<h2 id="overv" class="list">[Ontology Name]: Overview <span class="backlink"> back to <a href="#toc">ToC</a></span></h2>
<span class="markdown">
This ontology has the following classes and properties.</span>
<h4>Classes</h4>
<ul xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" class="hlist">
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/non_linear_transform"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/non_linear_transform">
         <span>non linear transform</span>
      </a>
   </li>
</ul><h4>Named Individuals</h4><ul xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" class="hlist">
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/accelerator_local_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/accelerator_local_memory_bank_1">
         <span>accelerator local memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/addsublogicfu_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/addsublogicfu_1">
         <span>addsublogicfu 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/branchfu_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/branchfu_1">
         <span>branchfu 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/cnn_accelerator_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/cnn_accelerator_1">
         <span>cnn accelerator 1</span>
      </a>
   </li>
   <li>
      <a href="#/cnn_accelerator_controller_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardwareKB/cnn_accelerator_controller_1">
         <span>cnn accelerator controller 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/control_register_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/control_register_1">
         <span>control register 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_accelerator_local_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_accelerator_local_memory_bank_1">
         <span>data width accelerator local memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_control_register_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_control_register_1">
         <span>data width control register 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_l1d_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_l1d_cache_1">
         <span>data width l1d cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_l1l_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_l1l_cache_1">
         <span>data width l1l cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_l2_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_l2_cache_1">
         <span>data width l2 cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_memory_bank_0"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_memory_bank_0">
         <span>data width memory bank 0</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_memory_bank_1">
         <span>data width memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_register_file_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/data_width_register_file_1">
         <span>data width register file 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/dct_matrix"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/dct_matrix">
         <span>dct matrix</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/decode_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/decode_stage_1">
         <span>decode stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/divfu_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/divfu_1">
         <span>divfu 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/execute_stage_0"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/execute_stage_0">
         <span>execute stage 0</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/execute_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/execute_stage_1">
         <span>execute stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/feature_load_unit_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/feature_load_unit_1">
         <span>feature load unit 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/feature_store_unit_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/feature_store_unit_1">
         <span>feature store unit 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/fetch_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/fetch_stage_1">
         <span>fetch stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/fft_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/fft_1">
         <span>fft 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/framing_and_window_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/framing_and_window_1">
         <span>framing and window 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/gemm_unit_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/gemm_unit_1">
         <span>gemm unit 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/input_data"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/input_data">
         <span>input data</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/instruction_buffer_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/instruction_buffer_1">
         <span>instruction buffer 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/issue_width_fetch_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/issue_width_fetch_stage_1">
         <span>issue width fetch stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/jumpfu_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/jumpfu_1">
         <span>jumpfu 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/l1d_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/l1d_cache_1">
         <span>l1d cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/l1l_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/l1l_cache_1">
         <span>l1l cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/l2_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/l2_cache_1">
         <span>l2 cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_decode_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_decode_stage_1">
         <span>latency decode stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_execute_stage_0"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_execute_stage_0">
         <span>latency execute stage 0</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_execute_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_execute_stage_1">
         <span>latency execute stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_fetch_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_fetch_stage_1">
         <span>latency fetch stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_logarithmic_memory_interconnect_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/latency_logarithmic_memory_interconnect_1">
         <span>latency logarithmic memory interconnect 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/load_unit_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/load_unit_1">
         <span>load unit 1</span>
      </a>
   </li>
   <li>
      <a href="#/logarithmic_memory_interconnect_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardwareKB/logarithmic_memory_interconnect_1">
         <span>logarithmic memory interconnect 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/magnitude_spectrogram"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/magnitude_spectrogram">
         <span>magnitude spectrogram</span>
      </a>
   </li>
   <li>
      <a href="#/main_memory_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardwareKB/main_memory_1">
         <span>main memory 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/matmul_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/matmul_1">
         <span>matmul 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/matmul_2"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/matmul_2">
         <span>matmul 2</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/matrix_length_16000"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/matrix_length_16000">
         <span>matrix length 16000</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/matrix_width_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/matrix_width_1">
         <span>matrix width 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_accelerator_local_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_accelerator_local_memory_bank_1">
         <span>measure data width accelerator local memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_control_register_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_control_register_1">
         <span>measure data width control register 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_l1d_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_l1d_cache_1">
         <span>measure data width l1d cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_l1l_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_l1l_cache_1">
         <span>measure data width l1l cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_l2_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_l2_cache_1">
         <span>measure data width l2 cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_data_width_memory_bank_1">
         <span>measure data width memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_issue_width_fetch_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_issue_width_fetch_stage_1">
         <span>measure issue width fetch stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_decode_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_decode_stage_1">
         <span>measure latency decode stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_execute_stage_0"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_execute_stage_0">
         <span>measure latency execute stage 0</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_execute_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_execute_stage_1">
         <span>measure latency execute stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_fetch_stage_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_fetch_stage_1">
         <span>measure latency fetch stage 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_logarithmic_memory_interconnect_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_latency_logarithmic_memory_interconnect_1">
         <span>measure latency logarithmic memory interconnect 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_matrix_length_16000"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_matrix_length_16000">
         <span>measure matrix length 16000</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_matrix_width_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_matrix_width_1">
         <span>measure matrix width 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_n_fft"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_n_fft">
         <span>measure n fft</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_n_mels"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_n_mels">
         <span>measure n mels</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_number_of_memory_banks_memory_map_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_number_of_memory_banks_memory_map_1">
         <span>measure number of memory banks memory map 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_accelerator_local_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_accelerator_local_memory_bank_1">
         <span>measure read latency accelerator local memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_control_register_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_control_register_1">
         <span>measure read latency control register 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_l1d_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_l1d_cache_1">
         <span>measure read latency l1d cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_l1l_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_l1l_cache_1">
         <span>measure read latency l1l cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_l2_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_l2_cache_1">
         <span>measure read latency l2 cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_latency_memory_bank_1">
         <span>measure read latency memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_ports_logarithmic_memory_interconnect_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_read_ports_logarithmic_memory_interconnect_1">
         <span>measure read ports logarithmic memory interconnect 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_accelerator_local_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_accelerator_local_memory_bank_1">
         <span>measure size accelerator local memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_control_register_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_control_register_1">
         <span>measure size control register 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_l1d_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_l1d_cache_1">
         <span>measure size l1d cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_l1l_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_l1l_cache_1">
         <span>measure size l1l cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_l2_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_l2_cache_1">
         <span>measure size l2 cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_size_memory_bank_1">
         <span>measure size memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_win_length"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_win_length">
         <span>measure win length</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_accelerator_local_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_accelerator_local_memory_bank_1">
         <span>measure write latency accelerator local memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_control_register_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_control_register_1">
         <span>measure write latency control register 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_l1d_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_l1d_cache_1">
         <span>measure write latency l1d cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_l1l_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_l1l_cache_1">
         <span>measure write latency l1l cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_l2_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_l2_cache_1">
         <span>measure write latency l2 cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_latency_memory_bank_1">
         <span>measure write latency memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_ports_logarithmic_memory_interconnect_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_write_ports_logarithmic_memory_interconnect_1">
         <span>measure write ports logarithmic memory interconnect 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_x_length"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_x_length">
         <span>measure x length</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_y_frames"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_y_frames">
         <span>measure y frames</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_y_length"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/measure_y_length">
         <span>measure y length</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/mel_weights"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/mel_weights">
         <span>mel weights</span>
      </a>
   </li>
   <li>
      <a href="#/memory_bank_0"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardwareKB/memory_bank_0">
         <span>memory bank 0</span>
      </a>
   </li>
   <li>
      <a href="#/memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardwareKB/memory_bank_1">
         <span>memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#/memory_map_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardwareKB/memory_map_1">
         <span>memory map 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/mfcc"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/mfcc">
         <span>mfcc</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/mfcc_computation_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/mfcc_computation_1">
         <span>mfcc computation 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/mulfu_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/mulfu_1">
         <span>mulfu 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/n_fft"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/n_fft">
         <span>n fft</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/n_mels"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/n_mels">
         <span>n mels</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/n_mels_length"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/n_mels_length">
         <span>n mels length</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/non_linearity_result"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/non_linearity_result">
         <span>non linearity result</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/number_of_memory_banks_memory_map_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/number_of_memory_banks_memory_map_1">
         <span>number of memory banks memory map 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/number_of_registers_register_file_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/number_of_registers_register_file_1">
         <span>number of registers register file 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/pulpissimo_controller_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/pulpissimo_controller_1">
         <span>pulpissimo controller 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/pulpissimo_soc_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/pulpissimo_soc_1">
         <span>pulpissimo soc 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_accelerator_local_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_accelerator_local_memory_bank_1">
         <span>read latency accelerator local memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_control_register1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_control_register1">
         <span>read latency control register1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_l1d_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_l1d_cache_1">
         <span>read latency l1d cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_l1l_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_l1l_cache_1">
         <span>read latency l1l cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_l2_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_l2_cache_1">
         <span>read latency l2 cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_memory_bank_0"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_memory_bank_0">
         <span>read latency memory bank 0</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_latency_memory_bank_1">
         <span>read latency memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_ports_logarithmic_memory_interconnect_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/read_ports_logarithmic_memory_interconnect_1">
         <span>read ports logarithmic memory interconnect 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/register_file_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/register_file_1">
         <span>register file 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_accelerator_local_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_accelerator_local_memory_bank_1">
         <span>size accelerator local memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_control_register_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_control_register_1">
         <span>size control register 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_l1d_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_l1d_cache_1">
         <span>size l1d cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_l1l_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_l1l_cache_1">
         <span>size l1l cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_l2_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_l2_cache_1">
         <span>size l2 cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_memory_bank_0"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_memory_bank_0">
         <span>size memory bank 0</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/size_memory_bank_1">
         <span>size memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/spectogram"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/spectogram">
         <span>spectogram</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/stft_matrix"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/stft_matrix">
         <span>stft matrix</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/store_unit_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/store_unit_1">
         <span>store unit 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/tuerix_processor_core_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/tuerix_processor_core_1">
         <span>tuerix processor core 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/weight_load_unit_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/weight_load_unit_1">
         <span>weight load unit 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/win_length"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/win_length">
         <span>win length</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/window_weights"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/window_weights">
         <span>window weights</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_accelerator_local_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_accelerator_local_memory_bank_1">
         <span>write latency accelerator local memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_control_register_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_control_register_1">
         <span>write latency control register 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_l1d_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_l1d_cache_1">
         <span>write latency l1d cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_l1l_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_l1l_cache_1">
         <span>write latency l1l cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_l2_cache_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_l2_cache_1">
         <span>write latency l2 cache 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_memory_bank_0"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_memory_bank_0">
         <span>write latency memory bank 0</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_memory_bank_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_latency_memory_bank_1">
         <span>write latency memory bank 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_ports_logarithmic_memory_interconnect_1"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/write_ports_logarithmic_memory_interconnect_1">
         <span>write ports logarithmic memory interconnect 1</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/x_length"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/x_length">
         <span>x length</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/y_frames"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/y_frames">
         <span>y frames</span>
      </a>
   </li>
   <li>
      <a href="#http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/y_length"
         title="http://cpsagila.cs.uni-kl.de/GENIALOnt/hardware/y_length">
         <span>y length</span>
      </a>
   </li>
</ul>
