Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 25 22:02:39 2018
| Host         : DESKTOP-7HPB0KE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: design_1_i/debounce_1/inst/DB_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/time_ended_0/U0/design_123_i/xup_clk_divider_0/inst/clkout_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/xup_clk_divider_0/inst/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.585        0.000                      0                  492        0.129        0.000                      0                  492        4.500        0.000                       0                   283  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.585        0.000                      0                  492        0.129        0.000                      0                  492        4.500        0.000                       0                   283  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.828ns (21.077%)  route 3.101ns (78.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.555     5.076    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.391    design_1_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  design_1_i/xup_clk_divider_0/inst/clkout_i_10/O
                         net (fo=1, routed)           0.433     6.948    design_1_i/xup_clk_divider_0/inst/clkout_i_10_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.072 f  design_1_i/xup_clk_divider_0/inst/clkout_i_3/O
                         net (fo=2, routed)           0.696     7.768    design_1_i/xup_clk_divider_0/inst/clkout_i_3_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.892 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.113     9.005    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X40Y17         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y17         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[0]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    design_1_i/xup_clk_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.828ns (21.077%)  route 3.101ns (78.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.555     5.076    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.391    design_1_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  design_1_i/xup_clk_divider_0/inst/clkout_i_10/O
                         net (fo=1, routed)           0.433     6.948    design_1_i/xup_clk_divider_0/inst/clkout_i_10_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.072 f  design_1_i/xup_clk_divider_0/inst/clkout_i_3/O
                         net (fo=2, routed)           0.696     7.768    design_1_i/xup_clk_divider_0/inst/clkout_i_3_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.892 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.113     9.005    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X40Y17         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y17         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    design_1_i/xup_clk_divider_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.828ns (21.077%)  route 3.101ns (78.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.555     5.076    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.391    design_1_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  design_1_i/xup_clk_divider_0/inst/clkout_i_10/O
                         net (fo=1, routed)           0.433     6.948    design_1_i/xup_clk_divider_0/inst/clkout_i_10_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.072 f  design_1_i/xup_clk_divider_0/inst/clkout_i_3/O
                         net (fo=2, routed)           0.696     7.768    design_1_i/xup_clk_divider_0/inst/clkout_i_3_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.892 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.113     9.005    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X40Y17         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y17         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    design_1_i/xup_clk_divider_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.828ns (21.077%)  route 3.101ns (78.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.555     5.076    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.391    design_1_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  design_1_i/xup_clk_divider_0/inst/clkout_i_10/O
                         net (fo=1, routed)           0.433     6.948    design_1_i/xup_clk_divider_0/inst/clkout_i_10_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.072 f  design_1_i/xup_clk_divider_0/inst/clkout_i_3/O
                         net (fo=2, routed)           0.696     7.768    design_1_i/xup_clk_divider_0/inst/clkout_i_3_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.892 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.113     9.005    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X40Y17         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y17         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[3]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X40Y17         FDRE (Setup_fdre_C_R)       -0.429    14.590    design_1_i/xup_clk_divider_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.343%)  route 3.052ns (78.657%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.555     5.076    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.391    design_1_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  design_1_i/xup_clk_divider_0/inst/clkout_i_10/O
                         net (fo=1, routed)           0.433     6.948    design_1_i/xup_clk_divider_0/inst/clkout_i_10_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.072 f  design_1_i/xup_clk_divider_0/inst/clkout_i_3/O
                         net (fo=2, routed)           0.696     7.768    design_1_i/xup_clk_divider_0/inst/clkout_i_3_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.892 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.064     8.956    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.437    14.778    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[4]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.429    14.612    design_1_i/xup_clk_divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.343%)  route 3.052ns (78.657%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.555     5.076    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.391    design_1_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  design_1_i/xup_clk_divider_0/inst/clkout_i_10/O
                         net (fo=1, routed)           0.433     6.948    design_1_i/xup_clk_divider_0/inst/clkout_i_10_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.072 f  design_1_i/xup_clk_divider_0/inst/clkout_i_3/O
                         net (fo=2, routed)           0.696     7.768    design_1_i/xup_clk_divider_0/inst/clkout_i_3_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.892 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.064     8.956    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.437    14.778    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[5]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.429    14.612    design_1_i/xup_clk_divider_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.343%)  route 3.052ns (78.657%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.555     5.076    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.391    design_1_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  design_1_i/xup_clk_divider_0/inst/clkout_i_10/O
                         net (fo=1, routed)           0.433     6.948    design_1_i/xup_clk_divider_0/inst/clkout_i_10_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.072 f  design_1_i/xup_clk_divider_0/inst/clkout_i_3/O
                         net (fo=2, routed)           0.696     7.768    design_1_i/xup_clk_divider_0/inst/clkout_i_3_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.892 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.064     8.956    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.437    14.778    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.429    14.612    design_1_i/xup_clk_divider_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_0/inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.343%)  route 3.052ns (78.657%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.555     5.076    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  design_1_i/xup_clk_divider_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.859     6.391    design_1_i/xup_clk_divider_0/inst/count_reg[6]
    SLICE_X41Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.515 r  design_1_i/xup_clk_divider_0/inst/clkout_i_10/O
                         net (fo=1, routed)           0.433     6.948    design_1_i/xup_clk_divider_0/inst/clkout_i_10_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.072 f  design_1_i/xup_clk_divider_0/inst/clkout_i_3/O
                         net (fo=2, routed)           0.696     7.768    design_1_i/xup_clk_divider_0/inst/clkout_i_3_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I3_O)        0.124     7.892 r  design_1_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.064     8.956    design_1_i/xup_clk_divider_0/inst/clear
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.437    14.778    design_1_i/xup_clk_divider_0/inst/clkin
    SLICE_X40Y18         FDRE                                         r  design_1_i/xup_clk_divider_0/inst/count_reg[7]/C
                         clock pessimism              0.298    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.429    14.612    design_1_i/xup_clk_divider_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_1/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_1/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.828ns (21.694%)  route 2.989ns (78.306%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.557     5.078    design_1_i/xup_clk_divider_1/inst/clkin
    SLICE_X39Y16         FDRE                                         r  design_1_i/xup_clk_divider_1/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  design_1_i/xup_clk_divider_1/inst/count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.415    design_1_i/xup_clk_divider_1/inst/count_reg[5]
    SLICE_X38Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  design_1_i/xup_clk_divider_1/inst/clkout_i_6/O
                         net (fo=1, routed)           0.571     7.109    design_1_i/xup_clk_divider_1/inst/clkout_i_6_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.233 r  design_1_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.810     8.043    design_1_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.167 r  design_1_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.728     8.895    design_1_i/xup_clk_divider_1/inst/clear
    SLICE_X39Y15         FDRE                                         r  design_1_i/xup_clk_divider_1/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    design_1_i/xup_clk_divider_1/inst/clkin
    SLICE_X39Y15         FDRE                                         r  design_1_i/xup_clk_divider_1/inst/count_reg[0]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X39Y15         FDRE (Setup_fdre_C_R)       -0.429    14.591    design_1_i/xup_clk_divider_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 design_1_i/xup_clk_divider_1/inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xup_clk_divider_1/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.828ns (21.694%)  route 2.989ns (78.306%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.557     5.078    design_1_i/xup_clk_divider_1/inst/clkin
    SLICE_X39Y16         FDRE                                         r  design_1_i/xup_clk_divider_1/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  design_1_i/xup_clk_divider_1/inst/count_reg[5]/Q
                         net (fo=2, routed)           0.881     6.415    design_1_i/xup_clk_divider_1/inst/count_reg[5]
    SLICE_X38Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.539 r  design_1_i/xup_clk_divider_1/inst/clkout_i_6/O
                         net (fo=1, routed)           0.571     7.109    design_1_i/xup_clk_divider_1/inst/clkout_i_6_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.233 r  design_1_i/xup_clk_divider_1/inst/clkout_i_2/O
                         net (fo=2, routed)           0.810     8.043    design_1_i/xup_clk_divider_1/inst/clkout_i_2_n_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.167 r  design_1_i/xup_clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          0.728     8.895    design_1_i/xup_clk_divider_1/inst/clear
    SLICE_X39Y15         FDRE                                         r  design_1_i/xup_clk_divider_1/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         1.439    14.780    design_1_i/xup_clk_divider_1/inst/clkin
    SLICE_X39Y15         FDRE                                         r  design_1_i/xup_clk_divider_1/inst/count_reg[1]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X39Y15         FDRE (Setup_fdre_C_R)       -0.429    14.591    design_1_i/xup_clk_divider_1/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.555     1.438    design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/clk
    SLICE_X47Y20         FDRE                                         r  design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.077     1.656    design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/s[0]
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.701 r  design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/digit_0[0]
    SLICE_X46Y20         FDRE                                         r  design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.823     1.950    design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/clk
    SLICE_X46Y20         FDRE                                         r  design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/digit_reg[0]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     1.572    design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/inst/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_1/inst/q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.206ns (40.543%)  route 0.302ns (59.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    design_1_i/debounce_1/inst/clk
    SLICE_X30Y18         FDRE                                         r  design_1_i/debounce_1/inst/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  design_1_i/debounce_1/inst/DFF1_reg/Q
                         net (fo=26, routed)          0.302     1.905    design_1_i/debounce_1/inst/DFF1
    SLICE_X37Y19         LUT3 (Prop_lut3_I1_O)        0.042     1.947 r  design_1_i/debounce_1/inst/q_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.947    design_1_i/debounce_1/inst/p_1_in[2]
    SLICE_X37Y19         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.822     1.949    design_1_i/debounce_1/inst/clk
    SLICE_X37Y19         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.107     1.807    design_1_i/debounce_1/inst/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/inst/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_1/inst/q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.207ns (40.500%)  route 0.304ns (59.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    design_1_i/debounce_1/inst/clk
    SLICE_X30Y18         FDRE                                         r  design_1_i/debounce_1/inst/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  design_1_i/debounce_1/inst/DFF1_reg/Q
                         net (fo=26, routed)          0.304     1.907    design_1_i/debounce_1/inst/DFF1
    SLICE_X37Y19         LUT3 (Prop_lut3_I1_O)        0.043     1.950 r  design_1_i/debounce_1/inst/q_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.950    design_1_i/debounce_1/inst/p_1_in[4]
    SLICE_X37Y19         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.822     1.949    design_1_i/debounce_1/inst/clk
    SLICE_X37Y19         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.107     1.807    design_1_i/debounce_1/inst/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/inst/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_1/inst/q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.892%)  route 0.302ns (59.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    design_1_i/debounce_1/inst/clk
    SLICE_X30Y18         FDRE                                         r  design_1_i/debounce_1/inst/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  design_1_i/debounce_1/inst/DFF1_reg/Q
                         net (fo=26, routed)          0.302     1.905    design_1_i/debounce_1/inst/DFF1
    SLICE_X37Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.950 r  design_1_i/debounce_1/inst/q_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.950    design_1_i/debounce_1/inst/p_1_in[1]
    SLICE_X37Y19         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.822     1.949    design_1_i/debounce_1/inst/clk
    SLICE_X37Y19         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[1]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.091     1.791    design_1_i/debounce_1/inst/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/inst/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_1/inst/q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.732%)  route 0.304ns (59.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    design_1_i/debounce_1/inst/clk
    SLICE_X30Y18         FDRE                                         r  design_1_i/debounce_1/inst/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  design_1_i/debounce_1/inst/DFF1_reg/Q
                         net (fo=26, routed)          0.304     1.907    design_1_i/debounce_1/inst/DFF1
    SLICE_X37Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.952 r  design_1_i/debounce_1/inst/q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.952    design_1_i/debounce_1/inst/p_1_in[3]
    SLICE_X37Y19         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.822     1.949    design_1_i/debounce_1/inst/clk
    SLICE_X37Y19         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.092     1.792    design_1_i/debounce_1/inst/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_0/inst/DFF2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.140%)  route 0.119ns (45.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.559     1.442    design_1_i/debounce_0/inst/clk
    SLICE_X37Y13         FDRE                                         r  design_1_i/debounce_0/inst/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  design_1_i/debounce_0/inst/DFF1_reg/Q
                         net (fo=26, routed)          0.119     1.703    design_1_i/debounce_0/inst/DFF1
    SLICE_X39Y12         FDRE                                         r  design_1_i/debounce_0/inst/DFF2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.828     1.955    design_1_i/debounce_0/inst/clk
    SLICE_X39Y12         FDRE                                         r  design_1_i/debounce_0/inst/DFF2_reg/C
                         clock pessimism             -0.497     1.458    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.070     1.528    design_1_i/debounce_0/inst/DFF2_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/inst/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_1/inst/q_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.212ns (36.051%)  route 0.376ns (63.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    design_1_i/debounce_1/inst/clk
    SLICE_X30Y18         FDRE                                         r  design_1_i/debounce_1/inst/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  design_1_i/debounce_1/inst/DFF1_reg/Q
                         net (fo=26, routed)          0.376     1.979    design_1_i/debounce_1/inst/DFF1
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.048     2.027 r  design_1_i/debounce_1/inst/q_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.027    design_1_i/debounce_1/inst/p_1_in[9]
    SLICE_X37Y21         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.820     1.947    design_1_i/debounce_1/inst/clk
    SLICE_X37Y21         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[9]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.107     1.805    design_1_i/debounce_1/inst/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/inst/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_1/inst/q_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.213ns (36.098%)  route 0.377ns (63.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    design_1_i/debounce_1/inst/clk
    SLICE_X30Y18         FDRE                                         r  design_1_i/debounce_1/inst/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  design_1_i/debounce_1/inst/DFF1_reg/Q
                         net (fo=26, routed)          0.377     1.980    design_1_i/debounce_1/inst/DFF1
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.049     2.029 r  design_1_i/debounce_1/inst/q_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.029    design_1_i/debounce_1/inst/p_1_in[12]
    SLICE_X37Y21         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.820     1.947    design_1_i/debounce_1/inst/clk
    SLICE_X37Y21         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[12]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.107     1.805    design_1_i/debounce_1/inst/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/inst/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_1/inst/q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.206ns (34.798%)  route 0.386ns (65.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    design_1_i/debounce_1/inst/clk
    SLICE_X30Y18         FDRE                                         r  design_1_i/debounce_1/inst/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  design_1_i/debounce_1/inst/DFF1_reg/Q
                         net (fo=26, routed)          0.386     1.989    design_1_i/debounce_1/inst/DFF1
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.042     2.031 r  design_1_i/debounce_1/inst/q_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.031    design_1_i/debounce_1/inst/p_1_in[6]
    SLICE_X37Y20         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.821     1.948    design_1_i/debounce_1/inst/clk
    SLICE_X37Y20         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[6]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.107     1.806    design_1_i/debounce_1/inst/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/debounce_1/inst/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/debounce_1/inst/q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.207ns (34.791%)  route 0.388ns (65.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.556     1.439    design_1_i/debounce_1/inst/clk
    SLICE_X30Y18         FDRE                                         r  design_1_i/debounce_1/inst/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  design_1_i/debounce_1/inst/DFF1_reg/Q
                         net (fo=26, routed)          0.388     1.991    design_1_i/debounce_1/inst/DFF1
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.043     2.034 r  design_1_i/debounce_1/inst/q_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.034    design_1_i/debounce_1/inst/p_1_in[8]
    SLICE_X37Y20         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=282, routed)         0.821     1.948    design_1_i/debounce_1/inst/clk
    SLICE_X37Y20         FDRE                                         r  design_1_i/debounce_1/inst/q_reg_reg[8]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.107     1.806    design_1_i/debounce_1/inst/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y16   design_1_i/debounce_0/inst/DB_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y13   design_1_i/debounce_0/inst/DFF1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y12   design_1_i/debounce_0/inst/DFF2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y13   design_1_i/debounce_0/inst/q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y12   design_1_i/debounce_0/inst/q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y12   design_1_i/debounce_0/inst/q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y12   design_1_i/debounce_0/inst/q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y13   design_1_i/debounce_0/inst/q_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y13   design_1_i/debounce_0/inst/q_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y11   design_1_i/debounce_0/inst/q_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y11   design_1_i/debounce_0/inst/q_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/clkdiv_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/digit_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y20   design_1_i/display_and_record_0/U0/design_1234_i/seg7display_0/inst/digit_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   design_1_i/xup_clk_divider_0/inst/clkout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   design_1_i/xup_clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   design_1_i/xup_clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y21   design_1_i/xup_clk_divider_0/inst/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y24   design_1_i/xup_clk_divider_0/inst/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y16   design_1_i/debounce_0/inst/DB_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   design_1_i/debounce_0/inst/DFF1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   design_1_i/debounce_0/inst/q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y12   design_1_i/debounce_0/inst/q_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y12   design_1_i/debounce_0/inst/q_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y12   design_1_i/debounce_0/inst/q_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   design_1_i/debounce_0/inst/q_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   design_1_i/debounce_0/inst/q_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   design_1_i/debounce_0/inst/q_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y13   design_1_i/debounce_0/inst/q_reg_reg[16]/C



