{
  "processor": "Motorola 68060",
  "year": 1994,
  "specifications": {
    "data_width_bits": 32,
    "external_bus_bits": 32,
    "clock_mhz": 50.0,
    "transistors": 2500000,
    "technology": "0.6um CMOS",
    "package": "206-pin PGA",
    "address_bus_bits": 32
  },
  "timing": {
    "cycles_per_instruction_range": [
      1,
      30
    ],
    "typical_cpi": 1.5
  },
  "validated_performance": {
    "ips_min": 30000000,
    "ips_max": 100000000,
    "mips_typical": 100.0
  },
  "notes": "Last and fastest 68K - superscalar dual-issue with branch prediction",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "sources": [
    {
      "type": "datasheet",
      "name": "MC68060 User's Manual",
      "url": "http://www.bitsavers.org/components/motorola/68000/MC68060_Users_Manual.pdf",
      "verified": true
    },
    {
      "type": "wikichip",
      "name": "WikiChip 68060",
      "url": "https://en.wikichip.org/wiki/motorola/68060",
      "verified": true
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia Motorola 68060",
      "url": "https://en.wikipedia.org/wiki/Motorola_68060",
      "verified": true
    }
  ],
  "timing_tests": [
    {
      "name": "NOP",
      "category": "control",
      "expected_cycles": 1,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "No operation (can dual-issue)",
      "source": "datasheet"
    },
    {
      "name": "MOVE.L_Dn_Dn",
      "category": "data_transfer",
      "expected_cycles": 1,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Register-to-register move (can dual-issue)",
      "source": "datasheet"
    },
    {
      "name": "MOVE.L_mem_Dn",
      "category": "memory",
      "expected_cycles": 1,
      "model_category": "load",
      "model_cycles": 2.0,
      "notes": "Memory to register (cache hit, pipelined)",
      "source": "datasheet"
    },
    {
      "name": "MOVE.L_Dn_mem",
      "category": "memory",
      "expected_cycles": 1,
      "model_category": "store",
      "model_cycles": 1.0,
      "notes": "Register to memory (pipelined)",
      "source": "datasheet"
    },
    {
      "name": "ADD.L_Dn_Dn",
      "category": "alu",
      "expected_cycles": 1,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "32-bit register add (can dual-issue)",
      "source": "datasheet"
    },
    {
      "name": "ADD.L_mem_Dn",
      "category": "alu",
      "expected_cycles": 1,
      "model_category": "load",
      "model_cycles": 2.0,
      "notes": "Memory operand add (pipelined)",
      "source": "datasheet"
    },
    {
      "name": "SUB.L_Dn_Dn",
      "category": "alu",
      "expected_cycles": 1,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "32-bit register subtract (can dual-issue)",
      "source": "datasheet"
    },
    {
      "name": "MULU.L_Dn_Dn",
      "category": "multiply",
      "expected_cycles": 2,
      "model_category": "multiply",
      "model_cycles": 2.0,
      "notes": "32x32->64 unsigned multiply (pipelined)",
      "source": "datasheet"
    },
    {
      "name": "MULS.L_Dn_Dn",
      "category": "multiply",
      "expected_cycles": 2,
      "model_category": "multiply",
      "model_cycles": 2.0,
      "notes": "32x32->64 signed multiply (pipelined)",
      "source": "datasheet"
    },
    {
      "name": "DIVU.L_Dn_Dn",
      "category": "divide",
      "expected_cycles": 10,
      "model_category": "divide",
      "model_cycles": 10.0,
      "notes": "64/32 unsigned divide (much faster than 68040)",
      "source": "datasheet"
    },
    {
      "name": "DIVS.L_Dn_Dn",
      "category": "divide",
      "expected_cycles": 10,
      "model_category": "divide",
      "model_cycles": 10.0,
      "notes": "64/32 signed divide",
      "source": "datasheet"
    },
    {
      "name": "BRA_predicted",
      "category": "control",
      "expected_cycles": 0,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Branch predicted correctly (zero penalty)",
      "source": "datasheet"
    },
    {
      "name": "BRA_mispredicted",
      "category": "control",
      "expected_cycles": 6,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Branch mispredicted",
      "source": "datasheet"
    },
    {
      "name": "Bcc_predicted",
      "category": "control",
      "expected_cycles": 0,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Conditional branch predicted correctly",
      "source": "datasheet"
    },
    {
      "name": "Bcc_mispredicted",
      "category": "control",
      "expected_cycles": 6,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Conditional branch mispredicted",
      "source": "datasheet"
    },
    {
      "name": "JSR",
      "category": "control",
      "expected_cycles": 2,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Jump to subroutine (return stack)",
      "source": "datasheet"
    },
    {
      "name": "RTS",
      "category": "control",
      "expected_cycles": 2,
      "model_category": "branch",
      "model_cycles": 1.0,
      "notes": "Return from subroutine (return stack)",
      "source": "datasheet"
    },
    {
      "name": "CLR.L_Dn",
      "category": "alu",
      "expected_cycles": 1,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Clear register (can dual-issue)",
      "source": "datasheet"
    },
    {
      "name": "CMP.L_Dn_Dn",
      "category": "alu",
      "expected_cycles": 1,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Compare registers (can dual-issue)",
      "source": "datasheet"
    },
    {
      "name": "FADD.D",
      "category": "fp",
      "expected_cycles": 3,
      "model_category": "fp_double",
      "model_cycles": 3.0,
      "notes": "FP double add (pipelined)",
      "source": "datasheet"
    },
    {
      "name": "FMUL.D",
      "category": "fp",
      "expected_cycles": 3,
      "model_category": "fp_double",
      "model_cycles": 3.0,
      "notes": "FP double multiply (pipelined)",
      "source": "datasheet"
    },
    {
      "name": "FDIV.D",
      "category": "fp",
      "expected_cycles": 20,
      "model_category": "fp_double",
      "model_cycles": 3.0,
      "notes": "FP double divide",
      "source": "datasheet"
    },
    {
      "name": "LEA_disp_An",
      "category": "data_transfer",
      "expected_cycles": 1,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Load effective address (can dual-issue)",
      "source": "datasheet"
    },
    {
      "name": "AND.L_Dn_Dn",
      "category": "alu",
      "expected_cycles": 1,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Logical AND (can dual-issue)",
      "source": "datasheet"
    },
    {
      "name": "LSL.L_Dn",
      "category": "alu",
      "expected_cycles": 1,
      "model_category": "alu",
      "model_cycles": 1.0,
      "notes": "Logical shift left (can dual-issue)",
      "source": "datasheet"
    }
  ],
  "cross_validation": {
    "family": "68K",
    "base_processor": "M68040",
    "relationship": "Superscalar evolution with dual-issue",
    "expected_relative_performance": {
      "vs_m68040": "2-3x faster at same clock",
      "vs_m68030": "5-6x faster",
      "vs_m68020": "8-10x faster",
      "vs_powerpc_601": "Comparable (but too late)"
    },
    "timing_consistency": {
      "instruction_cache": "8KB 4-way set-associative",
      "data_cache": "8KB 4-way set-associative",
      "pipeline_stages": 10,
      "superscalar_width": 2,
      "branch_prediction": "256-entry branch cache"
    },
    "architectural_notes": [
      "Last major 68K processor",
      "Superscalar dual-issue",
      "10-stage pipeline",
      "Branch prediction with 256-entry cache",
      "Pipelined multiply (2 cycles)",
      "Much faster divide than 68040",
      "Released same year as PowerPC Mac - too late for market"
    ]
  },
  "cache_system": {
    "instruction_cache_bytes": 8192,
    "data_cache_bytes": 8192,
    "cache_type": "4-way set associative",
    "i_cache_hit_rate": 0.98,
    "d_cache_hit_rate": 0.94,
    "hit_cycles": 1,
    "miss_cycles": 8
  },
  "superscalar_features": {
    "dual_issue": "Two instructions per cycle",
    "branch_prediction": true,
    "branch_cache": "256-entry",
    "out_of_order": "Limited",
    "register_renaming": false
  },
  "fpu": {
    "on_chip": true,
    "pipelined": true,
    "compatibility": "68881/68882 (partial - some transcendentals emulated)"
  },
  "historical_context": {
    "year_introduced": 1994,
    "significance": "Technically excellent but commercially irrelevant",
    "tragedy": "PowerPC Mac shipped same year - 68K era was over",
    "systems": [
      "Amiga 4000T/4060",
      "Atari Falcon accelerators",
      "Embedded systems"
    ]
  },
  "accuracy": {
    "expected_cpi": 1.5,
    "expected_ipc": 0.667,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 1.479,
    "cpi_error_percent": 1.4,
    "ipc_error_percent": 1.4,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-30"
  }
}