

================================================================
== Vitis HLS Report for 'IDCT8'
================================================================
* Date:           Mon Dec 22 13:42:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct8_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.841 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      151|    67732|  0.503 us|  0.226 ms|  152|  67733|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_260_1  |        3|    67584|    3 ~ 66|          -|          -|  1 ~ 1024|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 157
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 85 77 80 81 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 84 
81 --> 82 
82 --> 83 
83 --> 80 
84 --> 76 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 158 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %size"   --->   Operation 159 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%out_data = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 160 'alloca' 'out_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%out_data_1 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 161 'alloca' 'out_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%out_data_2 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 162 'alloca' 'out_data_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%out_data_3 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 163 'alloca' 'out_data_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%out_data_4 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 164 'alloca' 'out_data_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%out_data_5 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 165 'alloca' 'out_data_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%out_data_6 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 166 'alloca' 'out_data_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%out_data_7 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 167 'alloca' 'out_data_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%out_data_8 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 168 'alloca' 'out_data_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%out_data_9 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 169 'alloca' 'out_data_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%out_data_10 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 170 'alloca' 'out_data_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%out_data_11 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 171 'alloca' 'out_data_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%out_data_12 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 172 'alloca' 'out_data_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%out_data_13 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 173 'alloca' 'out_data_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%out_data_14 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 174 'alloca' 'out_data_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%out_data_15 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 175 'alloca' 'out_data_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%out_data_16 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 176 'alloca' 'out_data_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%out_data_17 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 177 'alloca' 'out_data_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%out_data_18 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 178 'alloca' 'out_data_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%out_data_19 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 179 'alloca' 'out_data_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%out_data_20 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 180 'alloca' 'out_data_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%out_data_21 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 181 'alloca' 'out_data_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%out_data_22 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 182 'alloca' 'out_data_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%out_data_23 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 183 'alloca' 'out_data_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%out_data_24 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 184 'alloca' 'out_data_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%out_data_25 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 185 'alloca' 'out_data_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%out_data_26 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 186 'alloca' 'out_data_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%out_data_27 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 187 'alloca' 'out_data_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%out_data_28 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 188 'alloca' 'out_data_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%out_data_29 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 189 'alloca' 'out_data_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%out_data_30 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 190 'alloca' 'out_data_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%out_data_31 = alloca i64 1" [src/IDCT8.cpp:269]   --->   Operation 191 'alloca' 'out_data_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%out_data_32 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 192 'alloca' 'out_data_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%out_data_33 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 193 'alloca' 'out_data_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%out_data_34 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 194 'alloca' 'out_data_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%out_data_35 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 195 'alloca' 'out_data_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%out_data_36 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 196 'alloca' 'out_data_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%out_data_37 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 197 'alloca' 'out_data_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%out_data_38 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 198 'alloca' 'out_data_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%out_data_39 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 199 'alloca' 'out_data_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%out_data_40 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 200 'alloca' 'out_data_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%out_data_41 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 201 'alloca' 'out_data_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%out_data_42 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 202 'alloca' 'out_data_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%out_data_43 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 203 'alloca' 'out_data_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%out_data_44 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 204 'alloca' 'out_data_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%out_data_45 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 205 'alloca' 'out_data_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%out_data_46 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 206 'alloca' 'out_data_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%out_data_47 = alloca i64 1" [src/IDCT8.cpp:289]   --->   Operation 207 'alloca' 'out_data_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%out_data_48 = alloca i64 1" [src/IDCT8.cpp:308]   --->   Operation 208 'alloca' 'out_data_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%out_data_49 = alloca i64 1" [src/IDCT8.cpp:308]   --->   Operation 209 'alloca' 'out_data_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%out_data_50 = alloca i64 1" [src/IDCT8.cpp:308]   --->   Operation 210 'alloca' 'out_data_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%out_data_51 = alloca i64 1" [src/IDCT8.cpp:308]   --->   Operation 211 'alloca' 'out_data_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%out_data_52 = alloca i64 1" [src/IDCT8.cpp:308]   --->   Operation 212 'alloca' 'out_data_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%out_data_53 = alloca i64 1" [src/IDCT8.cpp:308]   --->   Operation 213 'alloca' 'out_data_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%out_data_54 = alloca i64 1" [src/IDCT8.cpp:308]   --->   Operation 214 'alloca' 'out_data_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%out_data_55 = alloca i64 1" [src/IDCT8.cpp:308]   --->   Operation 215 'alloca' 'out_data_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%empty = trunc i32 %size_read"   --->   Operation 216 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 217 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 218 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 218 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 219 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r"   --->   Operation 219 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 220 [1/1] (0.67ns)   --->   "%icmp_ln260 = icmp_sgt  i32 %size_read, i32 0" [src/IDCT8.cpp:260]   --->   Operation 220 'icmp' 'icmp_ln260' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %in_r_read, i32 7, i32 63" [src/IDCT8.cpp:260]   --->   Operation 221 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i57 %trunc_ln" [src/IDCT8.cpp:260]   --->   Operation 222 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i1024 %gmem0, i64 %sext_ln260" [src/IDCT8.cpp:260]   --->   Operation 223 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.41ns)   --->   "%empty_305 = select i1 %icmp_ln260, i31 %empty, i31 0" [src/IDCT8.cpp:260]   --->   Operation 224 'select' 'empty_305' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i31 %empty_305" [src/IDCT8.cpp:260]   --->   Operation 225 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_306 = muxlogic i1024 %gmem0_addr"   --->   Operation 226 'muxlogic' 'muxLogicAXIMAddr_to_empty_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_306 = muxlogic i64 %zext_ln260"   --->   Operation 227 'muxlogic' 'muxLogicAXIMBurst_to_empty_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [74/74] (1.32ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 228 'readreq' 'empty_306' <Predicate = true> <Delay = 1.32> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %out_r_read, i32 7, i32 63" [src/IDCT8.cpp:260]   --->   Operation 229 'partselect' 'trunc_ln260_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 230 [73/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 230 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 231 [72/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 231 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 232 [71/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 232 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 233 [70/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 233 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 234 [69/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 234 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 235 [68/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 235 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 236 [67/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 236 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 237 [66/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 237 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 238 [65/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 238 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 239 [64/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 239 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 240 [63/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 240 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 241 [62/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 241 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 242 [61/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 242 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 243 [60/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 243 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 244 [59/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 244 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 245 [58/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 245 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 246 [57/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 246 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 247 [56/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 247 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 248 [55/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 248 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 249 [54/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 249 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 250 [53/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 250 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 251 [52/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 251 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 252 [51/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 252 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 253 [50/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 253 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 254 [49/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 254 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 255 [48/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 255 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 256 [47/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 256 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 257 [46/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 257 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 258 [45/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 258 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 259 [44/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 259 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 260 [43/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 260 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 261 [42/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 261 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 262 [41/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 262 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 263 [40/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 263 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 264 [39/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 264 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 265 [38/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 265 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 266 [37/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 266 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 267 [36/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 267 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 268 [35/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 268 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 269 [34/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 269 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 270 [33/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 270 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 271 [32/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 271 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 272 [31/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 272 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 273 [30/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 273 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 274 [29/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 274 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 275 [28/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 275 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 276 [27/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 276 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 277 [26/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 277 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 278 [25/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 278 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 279 [24/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 279 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 280 [23/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 280 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 281 [22/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 281 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 282 [21/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 282 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 283 [20/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 283 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 284 [19/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 284 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 285 [18/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 285 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 286 [17/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 286 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 287 [16/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 287 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 288 [15/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 288 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 289 [14/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 289 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 290 [13/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 290 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 291 [12/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 291 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 292 [11/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 292 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 293 [10/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 293 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 294 [9/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 294 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 295 [8/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 295 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 296 [7/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 296 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 297 [6/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 297 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 298 [5/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 298 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 299 [4/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 299 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 300 [3/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 300 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 301 [1/1] (1.00ns)   --->   "%shift_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %shift"   --->   Operation 301 'read' 'shift_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_74 : Operation 302 [1/1] (0.00ns)   --->   "%conv3_i_i_i860_i = sext i32 %shift_read"   --->   Operation 302 'sext' 'conv3_i_i_i860_i' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 303 [1/1] (0.85ns)   --->   "%sub_i_i_i = add i33 %conv3_i_i_i860_i, i33 8589934591"   --->   Operation 303 'add' 'sub_i_i_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 304 [1/1] (0.00ns)   --->   "%empty_304 = trunc i33 %sub_i_i_i"   --->   Operation 304 'trunc' 'empty_304' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 305 [2/74] (2.43ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 305 'readreq' 'empty_306' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 1.91>
ST_75 : Operation 306 [1/1] (0.00ns)   --->   "%spectopmodule_ln245 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [src/IDCT8.cpp:245]   --->   Operation 306 'spectopmodule' 'spectopmodule_ln245' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln245 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0" [src/IDCT8.cpp:245]   --->   Operation 307 'specinterface' 'specinterface_ln245' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %gmem0, void @empty_6, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_8, void @empty_9, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 309 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1024 %gmem0"   --->   Operation 309 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %gmem1, void @empty_6, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_10, void @empty_9, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 311 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1024 %gmem1"   --->   Operation 311 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 316 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %block_size"   --->   Operation 316 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_size, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_size, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 319 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sIn"   --->   Operation 319 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 320 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sIn, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 320 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sIn, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 322 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 322 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_23, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 325 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %shift"   --->   Operation 325 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %shift, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_20, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %shift, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 328 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %oMin"   --->   Operation 328 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %oMin, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_21, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %oMin, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 331 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %oMax"   --->   Operation 331 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %oMax, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_22, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %oMax, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 335 [1/1] (1.00ns)   --->   "%oMax_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %oMax"   --->   Operation 335 'read' 'oMax_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_75 : Operation 336 [1/1] (1.00ns)   --->   "%oMin_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %oMin"   --->   Operation 336 'read' 'oMin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_75 : Operation 337 [1/1] (1.00ns)   --->   "%sIn_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %sIn"   --->   Operation 337 'read' 'sIn_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_75 : Operation 338 [1/1] (1.00ns)   --->   "%block_size_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %block_size"   --->   Operation 338 'read' 'block_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_75 : Operation 339 [1/1] (0.85ns)   --->   "%sub_i_i_i831_i = sub i32 0, i32 %empty_304"   --->   Operation 339 'sub' 'sub_i_i_i831_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 340 [1/1] (1.06ns)   --->   "%rnd_factor = lshr i32 1, i32 %sub_i_i_i831_i"   --->   Operation 340 'lshr' 'rnd_factor' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 341 [1/1] (1.06ns)   --->   "%rnd_factor_1 = shl i32 1, i32 %empty_304"   --->   Operation 341 'shl' 'rnd_factor_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 342 [1/1] (0.85ns)   --->   "%sub_i_i_i540_i = sub i32 0, i32 %shift_read"   --->   Operation 342 'sub' 'sub_i_i_i540_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 343 [1/1] (0.00ns)   --->   "%sh_prom_i9_i549_i = zext i32 %sub_i_i_i540_i"   --->   Operation 343 'zext' 'sh_prom_i9_i549_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 344 [1/1] (0.00ns)   --->   "%sh_prom_i_i557_i = zext i32 %shift_read"   --->   Operation 344 'zext' 'sh_prom_i_i557_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 345 [1/1] (0.00ns)   --->   "%sh_prom_i9_i359_i = zext i32 %sub_i_i_i540_i"   --->   Operation 345 'zext' 'sh_prom_i9_i359_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 346 [1/1] (0.00ns)   --->   "%sh_prom_i_i367_i = zext i32 %shift_read"   --->   Operation 346 'zext' 'sh_prom_i_i367_i' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 347 [1/74] (1.32ns)   --->   "%empty_306 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %gmem0_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 347 'readreq' 'empty_306' <Predicate = true> <Delay = 1.32> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln260_1 = sext i57 %trunc_ln260_1" [src/IDCT8.cpp:260]   --->   Operation 348 'sext' 'sext_ln260_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 349 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i1024 %gmem1, i64 %sext_ln260_1" [src/IDCT8.cpp:260]   --->   Operation 349 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 350 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty_307 = muxlogic i1024 %gmem1_addr"   --->   Operation 350 'muxlogic' 'muxLogicAXIMAddr_to_empty_307' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 351 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty_307 = muxlogic i64 %zext_ln260"   --->   Operation 351 'muxlogic' 'muxLogicAXIMBurst_to_empty_307' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 352 [1/1] (1.32ns)   --->   "%empty_307 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i1024, i1024 %gmem1_addr, i64 %zext_ln260" [src/IDCT8.cpp:260]   --->   Operation 352 'writereq' 'empty_307' <Predicate = true> <Delay = 1.32> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln260 = br void %for.body" [src/IDCT8.cpp:260]   --->   Operation 353 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 2.84>
ST_76 : Operation 354 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [src/IDCT8.cpp:260]   --->   Operation 354 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 355 [1/1] (0.85ns)   --->   "%add_ln260 = add i31 %i_load, i31 1" [src/IDCT8.cpp:260]   --->   Operation 355 'add' 'add_ln260' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i31 %i_load" [src/IDCT8.cpp:260]   --->   Operation 356 'zext' 'zext_ln260_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 357 [1/1] (0.67ns)   --->   "%icmp_ln260_1 = icmp_slt  i32 %zext_ln260_1, i32 %size_read" [src/IDCT8.cpp:260]   --->   Operation 357 'icmp' 'icmp_ln260_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln260 = br i1 %icmp_ln260_1, void %for.end168.loopexit, void %for.body.split" [src/IDCT8.cpp:260]   --->   Operation 358 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 359 [1/1] (0.00ns)   --->   "%specpipeline_ln262 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [src/IDCT8.cpp:262]   --->   Operation 359 'specpipeline' 'specpipeline_ln262' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_76 : Operation 360 [1/1] (0.00ns)   --->   "%speclooptripcount_ln261 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1024, i64 512" [src/IDCT8.cpp:261]   --->   Operation 360 'speclooptripcount' 'speclooptripcount_ln261' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_76 : Operation 361 [1/1] (0.00ns)   --->   "%specloopname_ln260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/IDCT8.cpp:260]   --->   Operation 361 'specloopname' 'specloopname_ln260' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_76 : Operation 362 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_in_block = muxlogic"   --->   Operation 362 'muxlogic' 'muxLogicAXIMCE_to_in_block' <Predicate = (icmp_ln260_1)> <Delay = 0.00>
ST_76 : Operation 363 [1/1] (1.32ns)   --->   "%in_block = read i1024 @_ssdm_op_Read.m_axi.p1i1024, i1024 %gmem0_addr" [src/IDCT8.cpp:264]   --->   Operation 363 'read' 'in_block' <Predicate = (icmp_ln260_1)> <Delay = 1.32> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.51> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 364 [1/1] (0.82ns)   --->   "%switch_ln267 = switch i32 %block_size_read, void %for.inc166, i32 32, void %VITIS_LOOP_273_2, i32 16, void %VITIS_LOOP_293_4, i32 8, void %VITIS_LOOP_312_6, i32 4, void %VITIS_LOOP_332_8" [src/IDCT8.cpp:267]   --->   Operation 364 'switch' 'switch_ln267' <Predicate = (icmp_ln260_1)> <Delay = 0.82>
ST_76 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 64" [src/IDCT8.cpp:334]   --->   Operation 365 'partselect' 'tmp_1' <Predicate = (icmp_ln260_1 & block_size_read == 4)> <Delay = 0.00>
ST_76 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 96" [src/IDCT8.cpp:334]   --->   Operation 366 'partselect' 'tmp_2' <Predicate = (icmp_ln260_1 & block_size_read == 4)> <Delay = 0.00>
ST_76 : Operation 367 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %sub_i_i_i, i32 32" [src/IDCT8.cpp:94->src/IDCT8.cpp:337]   --->   Operation 367 'bitselect' 'tmp' <Predicate = (icmp_ln260_1 & block_size_read == 4)> <Delay = 0.00>
ST_76 : Operation 368 [1/1] (0.41ns)   --->   "%rnd_factor_2 = select i1 %tmp, i32 %rnd_factor, i32 %rnd_factor_1" [src/IDCT8.cpp:94->src/IDCT8.cpp:337]   --->   Operation 368 'select' 'rnd_factor_2' <Predicate = (icmp_ln260_1 & block_size_read == 4)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 369 [1/1] (0.85ns)   --->   "%c_2 = sub i32 %tmp_2, i32 %tmp_1" [src/IDCT8.cpp:103->src/IDCT8.cpp:337]   --->   Operation 369 'sub' 'c_2' <Predicate = (icmp_ln260_1 & block_size_read == 4)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 370 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_308 = muxlogic"   --->   Operation 370 'muxlogic' 'muxLogicAXIMCE_to_empty_308' <Predicate = (!icmp_ln260_1)> <Delay = 0.00>
ST_76 : Operation 371 [74/74] (1.32ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 371 'writeresp' 'empty_308' <Predicate = (!icmp_ln260_1)> <Delay = 1.32> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.18>
ST_77 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln334 = trunc i1024 %in_block" [src/IDCT8.cpp:334]   --->   Operation 372 'trunc' 'trunc_ln334' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 373 [1/1] (0.85ns)   --->   "%c = add i32 %tmp_2, i32 %trunc_ln334" [src/IDCT8.cpp:101->src/IDCT8.cpp:337]   --->   Operation 373 'add' 'c' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 374 [1/1] (0.85ns)   --->   "%c_1 = add i32 %tmp_1, i32 %trunc_ln334" [src/IDCT8.cpp:102->src/IDCT8.cpp:337]   --->   Operation 374 'add' 'c_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i26 @_ssdm_op_PartSelect.i26.i1024.i32.i32, i1024 %in_block, i32 32, i32 57" [src/IDCT8.cpp:104->src/IDCT8.cpp:337]   --->   Operation 375 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 376 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %tmp_28, i6 0" [src/IDCT8.cpp:104->src/IDCT8.cpp:337]   --->   Operation 376 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i29 @_ssdm_op_PartSelect.i29.i1024.i32.i32, i1024 %in_block, i32 32, i32 60" [src/IDCT8.cpp:104->src/IDCT8.cpp:337]   --->   Operation 377 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 378 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %tmp_29, i3 0" [src/IDCT8.cpp:104->src/IDCT8.cpp:337]   --->   Operation 378 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104 = add i32 %p_shl1, i32 %p_shl2" [src/IDCT8.cpp:104->src/IDCT8.cpp:337]   --->   Operation 379 'add' 'add_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i31 @_ssdm_op_PartSelect.i31.i1024.i32.i32, i1024 %in_block, i32 32, i32 62" [src/IDCT8.cpp:104->src/IDCT8.cpp:337]   --->   Operation 380 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 381 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_30, i1 0" [src/IDCT8.cpp:104->src/IDCT8.cpp:337]   --->   Operation 381 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 382 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%c_3 = add i32 %add_ln104, i32 %p_shl3" [src/IDCT8.cpp:104->src/IDCT8.cpp:337]   --->   Operation 382 'add' 'c_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i32 %c" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 383 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %c, i5 0" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 384 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln106_6 = sext i37 %tmp_31" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 385 'sext' 'sext_ln106_6' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %c, i2 0" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 386 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln106_7 = sext i34 %tmp_32" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 387 'sext' 'sext_ln106_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln106 = sub i38 %sext_ln106_6, i38 %sext_ln106_7" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 388 'sub' 'sub_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 389 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln106_3 = add i38 %sub_ln106, i38 %sext_ln106" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 389 'add' 'add_ln106_3' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln106_1 = sext i32 %c_1" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 390 'sext' 'sext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %c_1, i6 0" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 391 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln106_8 = sext i38 %tmp_33" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 392 'sext' 'sext_ln106_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %c_1, i3 0" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 393 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln106_9 = sext i35 %tmp_34" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 394 'sext' 'sext_ln106_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln106_1 = sub i39 %sext_ln106_8, i39 %sext_ln106_9" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 395 'sub' 'sub_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 396 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%sub_ln106_2 = sub i39 %sub_ln106_1, i39 %sext_ln106_1" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 396 'sub' 'sub_ln106_2' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shift_read, i32 31" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 397 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i32 %c_3" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 398 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %c_3, i6 0" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 399 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln107_7 = sext i38 %tmp_36" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 400 'sext' 'sext_ln107_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %c_3, i3 0" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 401 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln107_8 = sext i35 %tmp_37" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 402 'sext' 'sext_ln107_8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_2 = add i39 %sext_ln107_7, i39 %sext_ln107_8" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 403 'add' 'add_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %c_3, i1 0" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 404 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln107_9 = sext i33 %tmp_38" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 405 'sext' 'sext_ln107_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 406 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln107_3 = add i39 %add_ln107_2, i39 %sext_ln107_9" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 406 'add' 'add_ln107_3' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i32 %trunc_ln334" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 407 'sext' 'sext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln107_2 = sext i32 %tmp_1" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 408 'sext' 'sext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 409 [1/1] (0.85ns)   --->   "%sub_ln107 = sub i33 %sext_ln107_1, i33 %sext_ln107_2" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 409 'sub' 'sub_ln107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln107_3 = sext i33 %sub_ln107" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 410 'sext' 'sext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln107_4 = sext i32 %tmp_2" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 411 'sext' 'sext_ln107_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 412 [1/1] (0.85ns)   --->   "%sub_ln107_1 = sub i34 %sext_ln107_3, i34 %sext_ln107_4" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 412 'sub' 'sub_ln107_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %c_3, i5 0" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 413 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln109_3 = sext i37 %tmp_39" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 414 'sext' 'sext_ln109_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %c_3, i2 0" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 415 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln109_4 = sext i34 %tmp_40" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 416 'sext' 'sext_ln109_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln109_1 = sub i38 %sext_ln109_3, i38 %sext_ln109_4" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 417 'sub' 'sub_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 418 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln109_2 = add i38 %sub_ln109_1, i38 %sext_ln107" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 418 'add' 'add_ln109_2' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i32 %c_2" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 419 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 420 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln109 = muxlogic i39 %sext_ln109"   --->   Operation 420 'muxlogic' 'muxLogicI0_to_mul_ln109' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 421 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln109 = muxlogic i39 549755813833"   --->   Operation 421 'muxlogic' 'muxLogicI1_to_mul_ln109' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 422 [2/2] (2.18ns)   --->   "%mul_ln109 = mul i39 %sext_ln109, i39 549755813833" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 422 'mul' 'mul_ln109' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.24>
ST_78 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln106_2 = sext i38 %add_ln106_3" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 423 'sext' 'sext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 424 [1/1] (0.90ns)   --->   "%add_ln106 = add i39 %sext_ln106_2, i39 %sub_ln106_2" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 424 'add' 'add_ln106' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln106_3 = sext i32 %c_3" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 425 'sext' 'sext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_1 = add i39 %add_ln106, i39 %sext_ln106_3" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 426 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln106_4 = sext i32 %rnd_factor_2" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 427 'sext' 'sext_ln106_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 428 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln106_2 = add i39 %add_ln106_1, i39 %sext_ln106_4" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 428 'add' 'add_ln106_2' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln107_5 = sext i34 %sub_ln107_1" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 429 'sext' 'sext_ln107_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107 = add i39 %add_ln107_3, i39 %sext_ln107_5" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 430 'add' 'add_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 431 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln107_1 = add i39 %add_ln107, i39 %sext_ln106_4" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 431 'add' 'add_ln107_1' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln107_6 = sext i39 %add_ln107_1" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 432 'sext' 'sext_ln107_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 433 [1/1] (1.08ns)   --->   "%shl_ln107 = shl i66 %sext_ln107_6, i66 %sh_prom_i9_i359_i" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 433 'shl' 'shl_ln107' <Predicate = (tmp_35)> <Delay = 1.08> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 434 [1/1] (1.08ns)   --->   "%ashr_ln107 = ashr i66 %sext_ln107_6, i66 %sh_prom_i_i367_i" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 434 'ashr' 'ashr_ln107' <Predicate = (!tmp_35)> <Delay = 1.08> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i66 %shl_ln107" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 435 'trunc' 'trunc_ln107' <Predicate = (tmp_35)> <Delay = 0.00>
ST_78 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i66 %ashr_ln107" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 436 'trunc' 'trunc_ln107_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_78 : Operation 437 [1/1] (0.90ns)   --->   "%sub_ln108 = sub i39 %sext_ln106_2, i39 %sub_ln106_2" [src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 437 'sub' 'sub_ln108' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln108_1 = sub i39 %sub_ln108, i39 %sext_ln106_3" [src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 438 'sub' 'sub_ln108_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 439 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln108 = add i39 %sub_ln108_1, i39 %sext_ln106_4" [src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 439 'add' 'add_ln108' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i38 %add_ln109_2" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 440 'sext' 'sext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 441 [1/2] (0.28ns)   --->   "%mul_ln109 = mul i39 %sext_ln109, i39 549755813833" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 441 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 442 [1/1] (0.90ns)   --->   "%add_ln109_1 = add i39 %sext_ln109_1, i39 %mul_ln109" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 442 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln109 = sub i39 %add_ln109_1, i39 %sext_ln106_3" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 443 'sub' 'sub_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 444 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln109 = add i39 %sub_ln109, i39 %sext_ln106_4" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 444 'add' 'add_ln109' <Predicate = true> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 1.49>
ST_79 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln106_5 = sext i39 %add_ln106_2" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 445 'sext' 'sext_ln106_5' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 446 [1/1] (1.08ns)   --->   "%shl_ln106 = shl i67 %sext_ln106_5, i67 %sh_prom_i9_i549_i" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 446 'shl' 'shl_ln106' <Predicate = (tmp_35)> <Delay = 1.08> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 447 [1/1] (1.08ns)   --->   "%ashr_ln106 = ashr i67 %sext_ln106_5, i67 %sh_prom_i_i557_i" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 447 'ashr' 'ashr_ln106' <Predicate = (!tmp_35)> <Delay = 1.08> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i67 %shl_ln106" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 448 'trunc' 'trunc_ln106' <Predicate = (tmp_35)> <Delay = 0.00>
ST_79 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i67 %ashr_ln106" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 449 'trunc' 'trunc_ln106_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_79 : Operation 450 [1/1] (0.41ns)   --->   "%x = select i1 %tmp_35, i32 %trunc_ln106, i32 %trunc_ln106_1" [src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 450 'select' 'x' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 451 [1/1] (0.41ns)   --->   "%x_1 = select i1 %tmp_35, i32 %trunc_ln107, i32 %trunc_ln107_1" [src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 451 'select' 'x_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i39 %add_ln108" [src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 452 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 453 [1/1] (1.08ns)   --->   "%shl_ln108 = shl i67 %sext_ln108, i67 %sh_prom_i9_i549_i" [src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 453 'shl' 'shl_ln108' <Predicate = (tmp_35)> <Delay = 1.08> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 454 [1/1] (1.08ns)   --->   "%ashr_ln108 = ashr i67 %sext_ln108, i67 %sh_prom_i_i557_i" [src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 454 'ashr' 'ashr_ln108' <Predicate = (!tmp_35)> <Delay = 1.08> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i67 %shl_ln108" [src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 455 'trunc' 'trunc_ln108' <Predicate = (tmp_35)> <Delay = 0.00>
ST_79 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = trunc i67 %ashr_ln108" [src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 456 'trunc' 'trunc_ln108_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_79 : Operation 457 [1/1] (0.41ns)   --->   "%x_2 = select i1 %tmp_35, i32 %trunc_ln108, i32 %trunc_ln108_1" [src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 457 'select' 'x_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln109_2 = sext i39 %add_ln109" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 458 'sext' 'sext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 459 [1/1] (1.08ns)   --->   "%shl_ln109 = shl i67 %sext_ln109_2, i67 %sh_prom_i9_i549_i" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 459 'shl' 'shl_ln109' <Predicate = (tmp_35)> <Delay = 1.08> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 460 [1/1] (1.08ns)   --->   "%ashr_ln109 = ashr i67 %sext_ln109_2, i67 %sh_prom_i_i557_i" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 460 'ashr' 'ashr_ln109' <Predicate = (!tmp_35)> <Delay = 1.08> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i67 %shl_ln109" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 461 'trunc' 'trunc_ln109' <Predicate = (tmp_35)> <Delay = 0.00>
ST_79 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = trunc i67 %ashr_ln109" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 462 'trunc' 'trunc_ln109_1' <Predicate = (!tmp_35)> <Delay = 0.00>
ST_79 : Operation 463 [1/1] (0.41ns)   --->   "%x_3 = select i1 %tmp_35, i32 %trunc_ln109, i32 %trunc_ln109_1" [src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 463 'select' 'x_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.08>
ST_80 : Operation 464 [1/1] (0.67ns)   --->   "%icmp_ln8 = icmp_slt  i32 %x, i32 %oMin_read" [src/IDCT8.cpp:8->src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 464 'icmp' 'icmp_ln8' <Predicate = (block_size_read == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 465 [1/1] (0.67ns)   --->   "%icmp_ln9 = icmp_sgt  i32 %x, i32 %oMax_read" [src/IDCT8.cpp:9->src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 465 'icmp' 'icmp_ln9' <Predicate = (block_size_read == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%select_ln9 = select i1 %icmp_ln9, i32 %oMax_read, i32 %x" [src/IDCT8.cpp:9->src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 466 'select' 'select_ln9' <Predicate = (block_size_read == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 467 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %icmp_ln8, i32 %oMin_read, i32 %select_ln9" [src/IDCT8.cpp:8->src/IDCT8.cpp:106->src/IDCT8.cpp:337]   --->   Operation 467 'select' 'select_ln8' <Predicate = (block_size_read == 4)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 468 [1/1] (0.67ns)   --->   "%icmp_ln8_1 = icmp_slt  i32 %x_1, i32 %oMin_read" [src/IDCT8.cpp:8->src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 468 'icmp' 'icmp_ln8_1' <Predicate = (block_size_read == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 469 [1/1] (0.67ns)   --->   "%icmp_ln9_1 = icmp_sgt  i32 %x_1, i32 %oMax_read" [src/IDCT8.cpp:9->src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 469 'icmp' 'icmp_ln9_1' <Predicate = (block_size_read == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln8_1)   --->   "%select_ln9_1 = select i1 %icmp_ln9_1, i32 %oMax_read, i32 %x_1" [src/IDCT8.cpp:9->src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 470 'select' 'select_ln9_1' <Predicate = (block_size_read == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 471 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln8_1 = select i1 %icmp_ln8_1, i32 %oMin_read, i32 %select_ln9_1" [src/IDCT8.cpp:8->src/IDCT8.cpp:107->src/IDCT8.cpp:337]   --->   Operation 471 'select' 'select_ln8_1' <Predicate = (block_size_read == 4)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 472 [1/1] (0.67ns)   --->   "%icmp_ln8_2 = icmp_slt  i32 %x_2, i32 %oMin_read" [src/IDCT8.cpp:8->src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 472 'icmp' 'icmp_ln8_2' <Predicate = (block_size_read == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 473 [1/1] (0.67ns)   --->   "%icmp_ln9_2 = icmp_sgt  i32 %x_2, i32 %oMax_read" [src/IDCT8.cpp:9->src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 473 'icmp' 'icmp_ln9_2' <Predicate = (block_size_read == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln8_2)   --->   "%select_ln9_2 = select i1 %icmp_ln9_2, i32 %oMax_read, i32 %x_2" [src/IDCT8.cpp:9->src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 474 'select' 'select_ln9_2' <Predicate = (block_size_read == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 475 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln8_2 = select i1 %icmp_ln8_2, i32 %oMin_read, i32 %select_ln9_2" [src/IDCT8.cpp:8->src/IDCT8.cpp:108->src/IDCT8.cpp:337]   --->   Operation 475 'select' 'select_ln8_2' <Predicate = (block_size_read == 4)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 476 [1/1] (0.67ns)   --->   "%icmp_ln8_3 = icmp_slt  i32 %x_3, i32 %oMin_read" [src/IDCT8.cpp:8->src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 476 'icmp' 'icmp_ln8_3' <Predicate = (block_size_read == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 477 [1/1] (0.67ns)   --->   "%icmp_ln9_3 = icmp_sgt  i32 %x_3, i32 %oMax_read" [src/IDCT8.cpp:9->src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 477 'icmp' 'icmp_ln9_3' <Predicate = (block_size_read == 4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln8_3)   --->   "%select_ln9_3 = select i1 %icmp_ln9_3, i32 %oMax_read, i32 %x_3" [src/IDCT8.cpp:9->src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 478 'select' 'select_ln9_3' <Predicate = (block_size_read == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 479 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln8_3 = select i1 %icmp_ln8_3, i32 %oMin_read, i32 %select_ln9_3" [src/IDCT8.cpp:8->src/IDCT8.cpp:109->src/IDCT8.cpp:337]   --->   Operation 479 'select' 'select_ln8_3' <Predicate = (block_size_read == 4)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 480 [1/1] (0.00ns)   --->   "%out_block_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %select_ln8_3, i32 %select_ln8_2, i32 %select_ln8_1, i32 %select_ln8" [src/IDCT8.cpp:341]   --->   Operation 480 'bitconcatenate' 'out_block_3' <Predicate = (block_size_read == 4)> <Delay = 0.00>
ST_80 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i128 %out_block_3" [src/IDCT8.cpp:341]   --->   Operation 481 'zext' 'zext_ln341' <Predicate = (block_size_read == 4)> <Delay = 0.00>
ST_80 : Operation 482 [1/1] (0.82ns)   --->   "%br_ln345 = br void %for.inc166" [src/IDCT8.cpp:345]   --->   Operation 482 'br' 'br_ln345' <Predicate = (block_size_read == 4)> <Delay = 0.82>
ST_80 : Operation 483 [1/1] (0.00ns)   --->   "%out_data_48_load = load i32 %out_data_48" [src/IDCT8.cpp:321]   --->   Operation 483 'load' 'out_data_48_load' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 484 [1/1] (0.00ns)   --->   "%out_data_49_load = load i32 %out_data_49" [src/IDCT8.cpp:321]   --->   Operation 484 'load' 'out_data_49_load' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 485 [1/1] (0.00ns)   --->   "%out_data_50_load = load i32 %out_data_50" [src/IDCT8.cpp:321]   --->   Operation 485 'load' 'out_data_50_load' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 486 [1/1] (0.00ns)   --->   "%out_data_51_load = load i32 %out_data_51" [src/IDCT8.cpp:321]   --->   Operation 486 'load' 'out_data_51_load' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 487 [1/1] (0.00ns)   --->   "%out_data_52_load = load i32 %out_data_52" [src/IDCT8.cpp:321]   --->   Operation 487 'load' 'out_data_52_load' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 488 [1/1] (0.00ns)   --->   "%out_data_53_load = load i32 %out_data_53" [src/IDCT8.cpp:321]   --->   Operation 488 'load' 'out_data_53_load' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 489 [1/1] (0.00ns)   --->   "%out_data_54_load = load i32 %out_data_54" [src/IDCT8.cpp:321]   --->   Operation 489 'load' 'out_data_54_load' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 490 [1/1] (0.00ns)   --->   "%out_data_55_load = load i32 %out_data_55" [src/IDCT8.cpp:321]   --->   Operation 490 'load' 'out_data_55_load' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 491 [1/1] (0.00ns)   --->   "%out_block_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %out_data_55_load, i32 %out_data_54_load, i32 %out_data_53_load, i32 %out_data_52_load, i32 %out_data_51_load, i32 %out_data_50_load, i32 %out_data_49_load, i32 %out_data_48_load" [src/IDCT8.cpp:321]   --->   Operation 491 'bitconcatenate' 'out_block_2' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i256 %out_block_2" [src/IDCT8.cpp:321]   --->   Operation 492 'zext' 'zext_ln321' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_80 : Operation 493 [1/1] (0.82ns)   --->   "%br_ln325 = br void %for.inc166" [src/IDCT8.cpp:325]   --->   Operation 493 'br' 'br_ln325' <Predicate = (block_size_read == 8)> <Delay = 0.82>
ST_80 : Operation 494 [1/1] (0.00ns)   --->   "%out_data_32_load = load i32 %out_data_32" [src/IDCT8.cpp:302]   --->   Operation 494 'load' 'out_data_32_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 495 [1/1] (0.00ns)   --->   "%out_data_33_load = load i32 %out_data_33" [src/IDCT8.cpp:302]   --->   Operation 495 'load' 'out_data_33_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 496 [1/1] (0.00ns)   --->   "%out_data_34_load = load i32 %out_data_34" [src/IDCT8.cpp:302]   --->   Operation 496 'load' 'out_data_34_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 497 [1/1] (0.00ns)   --->   "%out_data_35_load = load i32 %out_data_35" [src/IDCT8.cpp:302]   --->   Operation 497 'load' 'out_data_35_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 498 [1/1] (0.00ns)   --->   "%out_data_36_load = load i32 %out_data_36" [src/IDCT8.cpp:302]   --->   Operation 498 'load' 'out_data_36_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 499 [1/1] (0.00ns)   --->   "%out_data_37_load = load i32 %out_data_37" [src/IDCT8.cpp:302]   --->   Operation 499 'load' 'out_data_37_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 500 [1/1] (0.00ns)   --->   "%out_data_38_load = load i32 %out_data_38" [src/IDCT8.cpp:302]   --->   Operation 500 'load' 'out_data_38_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 501 [1/1] (0.00ns)   --->   "%out_data_39_load = load i32 %out_data_39" [src/IDCT8.cpp:302]   --->   Operation 501 'load' 'out_data_39_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 502 [1/1] (0.00ns)   --->   "%out_data_40_load = load i32 %out_data_40" [src/IDCT8.cpp:302]   --->   Operation 502 'load' 'out_data_40_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 503 [1/1] (0.00ns)   --->   "%out_data_41_load = load i32 %out_data_41" [src/IDCT8.cpp:302]   --->   Operation 503 'load' 'out_data_41_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 504 [1/1] (0.00ns)   --->   "%out_data_42_load = load i32 %out_data_42" [src/IDCT8.cpp:302]   --->   Operation 504 'load' 'out_data_42_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 505 [1/1] (0.00ns)   --->   "%out_data_43_load = load i32 %out_data_43" [src/IDCT8.cpp:302]   --->   Operation 505 'load' 'out_data_43_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 506 [1/1] (0.00ns)   --->   "%out_data_44_load = load i32 %out_data_44" [src/IDCT8.cpp:302]   --->   Operation 506 'load' 'out_data_44_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 507 [1/1] (0.00ns)   --->   "%out_data_45_load = load i32 %out_data_45" [src/IDCT8.cpp:302]   --->   Operation 507 'load' 'out_data_45_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 508 [1/1] (0.00ns)   --->   "%out_data_46_load = load i32 %out_data_46" [src/IDCT8.cpp:302]   --->   Operation 508 'load' 'out_data_46_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 509 [1/1] (0.00ns)   --->   "%out_data_47_load = load i32 %out_data_47" [src/IDCT8.cpp:302]   --->   Operation 509 'load' 'out_data_47_load' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 510 [1/1] (0.00ns)   --->   "%out_block_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %out_data_47_load, i32 %out_data_46_load, i32 %out_data_45_load, i32 %out_data_44_load, i32 %out_data_43_load, i32 %out_data_42_load, i32 %out_data_41_load, i32 %out_data_40_load, i32 %out_data_39_load, i32 %out_data_38_load, i32 %out_data_37_load, i32 %out_data_36_load, i32 %out_data_35_load, i32 %out_data_34_load, i32 %out_data_33_load, i32 %out_data_32_load" [src/IDCT8.cpp:302]   --->   Operation 510 'bitconcatenate' 'out_block_1' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i512 %out_block_1" [src/IDCT8.cpp:302]   --->   Operation 511 'zext' 'zext_ln302' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_80 : Operation 512 [1/1] (0.82ns)   --->   "%br_ln306 = br void %for.inc166" [src/IDCT8.cpp:306]   --->   Operation 512 'br' 'br_ln306' <Predicate = (block_size_read == 16)> <Delay = 0.82>
ST_80 : Operation 513 [1/1] (0.00ns)   --->   "%out_data_load = load i32 %out_data" [src/IDCT8.cpp:282]   --->   Operation 513 'load' 'out_data_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 514 [1/1] (0.00ns)   --->   "%out_data_1_load = load i32 %out_data_1" [src/IDCT8.cpp:282]   --->   Operation 514 'load' 'out_data_1_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 515 [1/1] (0.00ns)   --->   "%out_data_2_load = load i32 %out_data_2" [src/IDCT8.cpp:282]   --->   Operation 515 'load' 'out_data_2_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 516 [1/1] (0.00ns)   --->   "%out_data_3_load = load i32 %out_data_3" [src/IDCT8.cpp:282]   --->   Operation 516 'load' 'out_data_3_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 517 [1/1] (0.00ns)   --->   "%out_data_4_load = load i32 %out_data_4" [src/IDCT8.cpp:282]   --->   Operation 517 'load' 'out_data_4_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 518 [1/1] (0.00ns)   --->   "%out_data_5_load = load i32 %out_data_5" [src/IDCT8.cpp:282]   --->   Operation 518 'load' 'out_data_5_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 519 [1/1] (0.00ns)   --->   "%out_data_6_load = load i32 %out_data_6" [src/IDCT8.cpp:282]   --->   Operation 519 'load' 'out_data_6_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 520 [1/1] (0.00ns)   --->   "%out_data_7_load = load i32 %out_data_7" [src/IDCT8.cpp:282]   --->   Operation 520 'load' 'out_data_7_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 521 [1/1] (0.00ns)   --->   "%out_data_8_load = load i32 %out_data_8" [src/IDCT8.cpp:282]   --->   Operation 521 'load' 'out_data_8_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 522 [1/1] (0.00ns)   --->   "%out_data_9_load = load i32 %out_data_9" [src/IDCT8.cpp:282]   --->   Operation 522 'load' 'out_data_9_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 523 [1/1] (0.00ns)   --->   "%out_data_10_load = load i32 %out_data_10" [src/IDCT8.cpp:282]   --->   Operation 523 'load' 'out_data_10_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 524 [1/1] (0.00ns)   --->   "%out_data_11_load = load i32 %out_data_11" [src/IDCT8.cpp:282]   --->   Operation 524 'load' 'out_data_11_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 525 [1/1] (0.00ns)   --->   "%out_data_12_load = load i32 %out_data_12" [src/IDCT8.cpp:282]   --->   Operation 525 'load' 'out_data_12_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 526 [1/1] (0.00ns)   --->   "%out_data_13_load = load i32 %out_data_13" [src/IDCT8.cpp:282]   --->   Operation 526 'load' 'out_data_13_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 527 [1/1] (0.00ns)   --->   "%out_data_14_load = load i32 %out_data_14" [src/IDCT8.cpp:282]   --->   Operation 527 'load' 'out_data_14_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 528 [1/1] (0.00ns)   --->   "%out_data_15_load = load i32 %out_data_15" [src/IDCT8.cpp:282]   --->   Operation 528 'load' 'out_data_15_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 529 [1/1] (0.00ns)   --->   "%out_data_16_load = load i32 %out_data_16" [src/IDCT8.cpp:282]   --->   Operation 529 'load' 'out_data_16_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 530 [1/1] (0.00ns)   --->   "%out_data_17_load = load i32 %out_data_17" [src/IDCT8.cpp:282]   --->   Operation 530 'load' 'out_data_17_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 531 [1/1] (0.00ns)   --->   "%out_data_18_load = load i32 %out_data_18" [src/IDCT8.cpp:282]   --->   Operation 531 'load' 'out_data_18_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 532 [1/1] (0.00ns)   --->   "%out_data_19_load = load i32 %out_data_19" [src/IDCT8.cpp:282]   --->   Operation 532 'load' 'out_data_19_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 533 [1/1] (0.00ns)   --->   "%out_data_20_load = load i32 %out_data_20" [src/IDCT8.cpp:282]   --->   Operation 533 'load' 'out_data_20_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 534 [1/1] (0.00ns)   --->   "%out_data_21_load = load i32 %out_data_21" [src/IDCT8.cpp:282]   --->   Operation 534 'load' 'out_data_21_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 535 [1/1] (0.00ns)   --->   "%out_data_22_load = load i32 %out_data_22" [src/IDCT8.cpp:282]   --->   Operation 535 'load' 'out_data_22_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 536 [1/1] (0.00ns)   --->   "%out_data_23_load = load i32 %out_data_23" [src/IDCT8.cpp:282]   --->   Operation 536 'load' 'out_data_23_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 537 [1/1] (0.00ns)   --->   "%out_data_24_load = load i32 %out_data_24" [src/IDCT8.cpp:282]   --->   Operation 537 'load' 'out_data_24_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 538 [1/1] (0.00ns)   --->   "%out_data_25_load = load i32 %out_data_25" [src/IDCT8.cpp:282]   --->   Operation 538 'load' 'out_data_25_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 539 [1/1] (0.00ns)   --->   "%out_data_26_load = load i32 %out_data_26" [src/IDCT8.cpp:282]   --->   Operation 539 'load' 'out_data_26_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 540 [1/1] (0.00ns)   --->   "%out_data_27_load = load i32 %out_data_27" [src/IDCT8.cpp:282]   --->   Operation 540 'load' 'out_data_27_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 541 [1/1] (0.00ns)   --->   "%out_data_28_load = load i32 %out_data_28" [src/IDCT8.cpp:282]   --->   Operation 541 'load' 'out_data_28_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 542 [1/1] (0.00ns)   --->   "%out_data_29_load = load i32 %out_data_29" [src/IDCT8.cpp:282]   --->   Operation 542 'load' 'out_data_29_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 543 [1/1] (0.00ns)   --->   "%out_data_30_load = load i32 %out_data_30" [src/IDCT8.cpp:282]   --->   Operation 543 'load' 'out_data_30_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 544 [1/1] (0.00ns)   --->   "%out_data_31_load = load i32 %out_data_31" [src/IDCT8.cpp:282]   --->   Operation 544 'load' 'out_data_31_load' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 545 [1/1] (0.00ns)   --->   "%out_block = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %out_data_31_load, i32 %out_data_30_load, i32 %out_data_29_load, i32 %out_data_28_load, i32 %out_data_27_load, i32 %out_data_26_load, i32 %out_data_25_load, i32 %out_data_24_load, i32 %out_data_23_load, i32 %out_data_22_load, i32 %out_data_21_load, i32 %out_data_20_load, i32 %out_data_19_load, i32 %out_data_18_load, i32 %out_data_17_load, i32 %out_data_16_load, i32 %out_data_15_load, i32 %out_data_14_load, i32 %out_data_13_load, i32 %out_data_12_load, i32 %out_data_11_load, i32 %out_data_10_load, i32 %out_data_9_load, i32 %out_data_8_load, i32 %out_data_7_load, i32 %out_data_6_load, i32 %out_data_5_load, i32 %out_data_4_load, i32 %out_data_3_load, i32 %out_data_2_load, i32 %out_data_1_load, i32 %out_data_load" [src/IDCT8.cpp:282]   --->   Operation 545 'bitconcatenate' 'out_block' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_80 : Operation 546 [1/1] (0.82ns)   --->   "%br_ln286 = br void %for.inc166" [src/IDCT8.cpp:286]   --->   Operation 546 'br' 'br_ln286' <Predicate = (block_size_read == 32)> <Delay = 0.82>
ST_80 : Operation 547 [1/1] (0.42ns)   --->   "%store_ln260 = store i31 %add_ln260, i31 %i" [src/IDCT8.cpp:260]   --->   Operation 547 'store' 'store_ln260' <Predicate = true> <Delay = 0.42>

State 81 <SV = 76> <Delay = 1.70>
ST_81 : Operation 548 [1/1] (0.00ns)   --->   "%in_data_54 = trunc i1024 %in_block" [src/IDCT8.cpp:314]   --->   Operation 548 'trunc' 'in_data_54' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_81 : Operation 549 [1/1] (0.00ns)   --->   "%in_data_55 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 32" [src/IDCT8.cpp:314]   --->   Operation 549 'partselect' 'in_data_55' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_81 : Operation 550 [1/1] (0.00ns)   --->   "%in_data_48 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 64" [src/IDCT8.cpp:314]   --->   Operation 550 'partselect' 'in_data_48' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_81 : Operation 551 [1/1] (0.00ns)   --->   "%in_data_49 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 96" [src/IDCT8.cpp:314]   --->   Operation 551 'partselect' 'in_data_49' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_81 : Operation 552 [1/1] (0.00ns)   --->   "%in_data_50 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 128" [src/IDCT8.cpp:314]   --->   Operation 552 'partselect' 'in_data_50' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_81 : Operation 553 [1/1] (0.00ns)   --->   "%in_data_51 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 160" [src/IDCT8.cpp:314]   --->   Operation 553 'partselect' 'in_data_51' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_81 : Operation 554 [1/1] (0.00ns)   --->   "%in_data_52 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 192" [src/IDCT8.cpp:314]   --->   Operation 554 'partselect' 'in_data_52' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_81 : Operation 555 [1/1] (0.00ns)   --->   "%in_data_53 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 224" [src/IDCT8.cpp:314]   --->   Operation 555 'partselect' 'in_data_53' <Predicate = (block_size_read == 8)> <Delay = 0.00>
ST_81 : Operation 556 [2/2] (1.70ns)   --->   "%call_ln317 = call void @IDCT8B8, i32 %in_data_54, i32 %in_data_55, i32 %in_data_48, i32 %in_data_49, i32 %in_data_50, i32 %in_data_51, i32 %in_data_52, i32 %in_data_53, i32 %out_data_48, i32 %out_data_49, i32 %out_data_50, i32 %out_data_51, i32 %out_data_52, i32 %out_data_53, i32 %out_data_54, i32 %out_data_55, i32 %shift_read, i32 %sIn_read, i32 %oMin_read, i32 %oMax_read, i7 %p_ZL7idct8_8_0, i8 %p_ZL7idct8_8_1, i8 %p_ZL7idct8_8_2, i8 %p_ZL7idct8_8_3, i8 %p_ZL7idct8_8_4, i8 %p_ZL7idct8_8_5, i8 %p_ZL7idct8_8_6, i8 %p_ZL7idct8_8_7" [src/IDCT8.cpp:317]   --->   Operation 556 'call' 'call_ln317' <Predicate = (block_size_read == 8)> <Delay = 1.70> <CoreType = "Generic">   --->   Generic Core
ST_81 : Operation 557 [1/1] (0.00ns)   --->   "%in_data_46 = trunc i1024 %in_block" [src/IDCT8.cpp:295]   --->   Operation 557 'trunc' 'in_data_46' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 558 [1/1] (0.00ns)   --->   "%in_data_47 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 32" [src/IDCT8.cpp:295]   --->   Operation 558 'partselect' 'in_data_47' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 559 [1/1] (0.00ns)   --->   "%in_data_32 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 64" [src/IDCT8.cpp:295]   --->   Operation 559 'partselect' 'in_data_32' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 560 [1/1] (0.00ns)   --->   "%in_data_33 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 96" [src/IDCT8.cpp:295]   --->   Operation 560 'partselect' 'in_data_33' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 561 [1/1] (0.00ns)   --->   "%in_data_34 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 128" [src/IDCT8.cpp:295]   --->   Operation 561 'partselect' 'in_data_34' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 562 [1/1] (0.00ns)   --->   "%in_data_35 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 160" [src/IDCT8.cpp:295]   --->   Operation 562 'partselect' 'in_data_35' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 563 [1/1] (0.00ns)   --->   "%in_data_36 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 192" [src/IDCT8.cpp:295]   --->   Operation 563 'partselect' 'in_data_36' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 564 [1/1] (0.00ns)   --->   "%in_data_37 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 224" [src/IDCT8.cpp:295]   --->   Operation 564 'partselect' 'in_data_37' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 565 [1/1] (0.00ns)   --->   "%in_data_38 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 256" [src/IDCT8.cpp:295]   --->   Operation 565 'partselect' 'in_data_38' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 566 [1/1] (0.00ns)   --->   "%in_data_39 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 288" [src/IDCT8.cpp:295]   --->   Operation 566 'partselect' 'in_data_39' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 567 [1/1] (0.00ns)   --->   "%in_data_40 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 320" [src/IDCT8.cpp:295]   --->   Operation 567 'partselect' 'in_data_40' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 568 [1/1] (0.00ns)   --->   "%in_data_41 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 352" [src/IDCT8.cpp:295]   --->   Operation 568 'partselect' 'in_data_41' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 569 [1/1] (0.00ns)   --->   "%in_data_42 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 384" [src/IDCT8.cpp:295]   --->   Operation 569 'partselect' 'in_data_42' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 570 [1/1] (0.00ns)   --->   "%in_data_43 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 416" [src/IDCT8.cpp:295]   --->   Operation 570 'partselect' 'in_data_43' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 571 [1/1] (0.00ns)   --->   "%in_data_44 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 448" [src/IDCT8.cpp:295]   --->   Operation 571 'partselect' 'in_data_44' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 572 [1/1] (0.00ns)   --->   "%in_data_45 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 480" [src/IDCT8.cpp:295]   --->   Operation 572 'partselect' 'in_data_45' <Predicate = (block_size_read == 16)> <Delay = 0.00>
ST_81 : Operation 573 [2/2] (1.70ns)   --->   "%call_ln298 = call void @IDCT8B16, i32 %in_data_46, i32 %in_data_47, i32 %in_data_32, i32 %in_data_33, i32 %in_data_34, i32 %in_data_35, i32 %in_data_36, i32 %in_data_37, i32 %in_data_38, i32 %in_data_39, i32 %in_data_40, i32 %in_data_41, i32 %in_data_42, i32 %in_data_43, i32 %in_data_44, i32 %in_data_45, i32 %out_data_32, i32 %out_data_33, i32 %out_data_34, i32 %out_data_35, i32 %out_data_36, i32 %out_data_37, i32 %out_data_38, i32 %out_data_39, i32 %out_data_40, i32 %out_data_41, i32 %out_data_42, i32 %out_data_43, i32 %out_data_44, i32 %out_data_45, i32 %out_data_46, i32 %out_data_47, i32 %shift_read, i32 %sIn_read, i32 %oMin_read, i32 %oMax_read, i7 %p_ZL8idct8_16_0, i8 %p_ZL8idct8_16_1, i8 %p_ZL8idct8_16_2, i8 %p_ZL8idct8_16_3, i8 %p_ZL8idct8_16_4, i8 %p_ZL8idct8_16_5, i8 %p_ZL8idct8_16_6, i8 %p_ZL8idct8_16_7, i8 %p_ZL8idct8_16_8, i8 %p_ZL8idct8_16_9, i8 %p_ZL8idct8_16_10, i8 %p_ZL8idct8_16_11, i8 %p_ZL8idct8_16_12, i8 %p_ZL8idct8_16_13, i8 %p_ZL8idct8_16_14, i8 %p_ZL8idct8_16_15" [src/IDCT8.cpp:298]   --->   Operation 573 'call' 'call_ln298' <Predicate = (block_size_read == 16)> <Delay = 1.70> <CoreType = "Generic">   --->   Generic Core
ST_81 : Operation 574 [1/1] (0.00ns)   --->   "%in_data = trunc i1024 %in_block" [src/IDCT8.cpp:275]   --->   Operation 574 'trunc' 'in_data' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 575 [1/1] (0.00ns)   --->   "%in_data_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 32" [src/IDCT8.cpp:275]   --->   Operation 575 'partselect' 'in_data_1' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 576 [1/1] (0.00ns)   --->   "%in_data_2 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 64" [src/IDCT8.cpp:275]   --->   Operation 576 'partselect' 'in_data_2' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 577 [1/1] (0.00ns)   --->   "%in_data_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 96" [src/IDCT8.cpp:275]   --->   Operation 577 'partselect' 'in_data_3' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 578 [1/1] (0.00ns)   --->   "%in_data_4 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 128" [src/IDCT8.cpp:275]   --->   Operation 578 'partselect' 'in_data_4' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 579 [1/1] (0.00ns)   --->   "%in_data_5 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 160" [src/IDCT8.cpp:275]   --->   Operation 579 'partselect' 'in_data_5' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 580 [1/1] (0.00ns)   --->   "%in_data_6 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 192" [src/IDCT8.cpp:275]   --->   Operation 580 'partselect' 'in_data_6' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 581 [1/1] (0.00ns)   --->   "%in_data_7 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 224" [src/IDCT8.cpp:275]   --->   Operation 581 'partselect' 'in_data_7' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 582 [1/1] (0.00ns)   --->   "%in_data_8 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 256" [src/IDCT8.cpp:275]   --->   Operation 582 'partselect' 'in_data_8' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 583 [1/1] (0.00ns)   --->   "%in_data_9 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 288" [src/IDCT8.cpp:275]   --->   Operation 583 'partselect' 'in_data_9' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 584 [1/1] (0.00ns)   --->   "%in_data_31 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 320" [src/IDCT8.cpp:275]   --->   Operation 584 'partselect' 'in_data_31' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 585 [1/1] (0.00ns)   --->   "%in_data_10 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 352" [src/IDCT8.cpp:275]   --->   Operation 585 'partselect' 'in_data_10' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 586 [1/1] (0.00ns)   --->   "%in_data_11 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 384" [src/IDCT8.cpp:275]   --->   Operation 586 'partselect' 'in_data_11' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 587 [1/1] (0.00ns)   --->   "%in_data_12 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 416" [src/IDCT8.cpp:275]   --->   Operation 587 'partselect' 'in_data_12' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 588 [1/1] (0.00ns)   --->   "%in_data_13 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 448" [src/IDCT8.cpp:275]   --->   Operation 588 'partselect' 'in_data_13' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 589 [1/1] (0.00ns)   --->   "%in_data_14 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 480" [src/IDCT8.cpp:275]   --->   Operation 589 'partselect' 'in_data_14' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 590 [1/1] (0.00ns)   --->   "%in_data_15 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 512" [src/IDCT8.cpp:275]   --->   Operation 590 'partselect' 'in_data_15' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 591 [1/1] (0.00ns)   --->   "%in_data_16 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 544" [src/IDCT8.cpp:275]   --->   Operation 591 'partselect' 'in_data_16' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 592 [1/1] (0.00ns)   --->   "%in_data_17 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 576" [src/IDCT8.cpp:275]   --->   Operation 592 'partselect' 'in_data_17' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 593 [1/1] (0.00ns)   --->   "%in_data_18 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 608" [src/IDCT8.cpp:275]   --->   Operation 593 'partselect' 'in_data_18' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 594 [1/1] (0.00ns)   --->   "%in_data_19 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 640" [src/IDCT8.cpp:275]   --->   Operation 594 'partselect' 'in_data_19' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 595 [1/1] (0.00ns)   --->   "%in_data_20 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 672" [src/IDCT8.cpp:275]   --->   Operation 595 'partselect' 'in_data_20' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 596 [1/1] (0.00ns)   --->   "%in_data_21 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 704" [src/IDCT8.cpp:275]   --->   Operation 596 'partselect' 'in_data_21' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 597 [1/1] (0.00ns)   --->   "%in_data_22 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 736" [src/IDCT8.cpp:275]   --->   Operation 597 'partselect' 'in_data_22' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 598 [1/1] (0.00ns)   --->   "%in_data_23 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 768" [src/IDCT8.cpp:275]   --->   Operation 598 'partselect' 'in_data_23' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 599 [1/1] (0.00ns)   --->   "%in_data_24 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 800" [src/IDCT8.cpp:275]   --->   Operation 599 'partselect' 'in_data_24' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 600 [1/1] (0.00ns)   --->   "%in_data_25 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 832" [src/IDCT8.cpp:275]   --->   Operation 600 'partselect' 'in_data_25' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 601 [1/1] (0.00ns)   --->   "%in_data_26 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 864" [src/IDCT8.cpp:275]   --->   Operation 601 'partselect' 'in_data_26' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 602 [1/1] (0.00ns)   --->   "%in_data_27 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 896" [src/IDCT8.cpp:275]   --->   Operation 602 'partselect' 'in_data_27' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 603 [1/1] (0.00ns)   --->   "%in_data_28 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 928" [src/IDCT8.cpp:275]   --->   Operation 603 'partselect' 'in_data_28' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 604 [1/1] (0.00ns)   --->   "%in_data_29 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 960" [src/IDCT8.cpp:275]   --->   Operation 604 'partselect' 'in_data_29' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 605 [1/1] (0.00ns)   --->   "%in_data_30 = partselect i32 @_ssdm_op_PartSelect.i32.i1024.i32, i1024 %in_block, i32 992" [src/IDCT8.cpp:275]   --->   Operation 605 'partselect' 'in_data_30' <Predicate = (block_size_read == 32)> <Delay = 0.00>
ST_81 : Operation 606 [2/2] (1.70ns)   --->   "%call_ln278 = call void @IDCT8B32, i32 %in_data, i32 %in_data_1, i32 %in_data_2, i32 %in_data_3, i32 %in_data_4, i32 %in_data_5, i32 %in_data_6, i32 %in_data_7, i32 %in_data_8, i32 %in_data_9, i32 %in_data_31, i32 %in_data_10, i32 %in_data_11, i32 %in_data_12, i32 %in_data_13, i32 %in_data_14, i32 %in_data_15, i32 %in_data_16, i32 %in_data_17, i32 %in_data_18, i32 %in_data_19, i32 %in_data_20, i32 %in_data_21, i32 %in_data_22, i32 %in_data_23, i32 %in_data_24, i32 %in_data_25, i32 %in_data_26, i32 %in_data_27, i32 %in_data_28, i32 %in_data_29, i32 %in_data_30, i32 %out_data, i32 %out_data_1, i32 %out_data_2, i32 %out_data_3, i32 %out_data_4, i32 %out_data_5, i32 %out_data_6, i32 %out_data_7, i32 %out_data_8, i32 %out_data_9, i32 %out_data_10, i32 %out_data_11, i32 %out_data_12, i32 %out_data_13, i32 %out_data_14, i32 %out_data_15, i32 %out_data_16, i32 %out_data_17, i32 %out_data_18, i32 %out_data_19, i32 %out_data_20, i32 %out_data_21, i32 %out_data_22, i32 %out_data_23, i32 %out_data_24, i32 %out_data_25, i32 %out_data_26, i32 %out_data_27, i32 %out_data_28, i32 %out_data_29, i32 %out_data_30, i32 %out_data_31, i32 %shift_read, i32 %sIn_read, i32 %oMin_read, i32 %oMax_read, i7 %p_ZL8idct8_32_0, i8 %p_ZL8idct8_32_1, i8 %p_ZL8idct8_32_2, i8 %p_ZL8idct8_32_3, i8 %p_ZL8idct8_32_4, i8 %p_ZL8idct8_32_5, i8 %p_ZL8idct8_32_6, i8 %p_ZL8idct8_32_7, i8 %p_ZL8idct8_32_8, i8 %p_ZL8idct8_32_9, i8 %p_ZL8idct8_32_10, i8 %p_ZL8idct8_32_11, i8 %p_ZL8idct8_32_12, i8 %p_ZL8idct8_32_13, i8 %p_ZL8idct8_32_14, i8 %p_ZL8idct8_32_15, i8 %p_ZL8idct8_32_16, i8 %p_ZL8idct8_32_17, i8 %p_ZL8idct8_32_18, i8 %p_ZL8idct8_32_19, i8 %p_ZL8idct8_32_20, i8 %p_ZL8idct8_32_21, i8 %p_ZL8idct8_32_22, i8 %p_ZL8idct8_32_23, i8 %p_ZL8idct8_32_24, i8 %p_ZL8idct8_32_25, i8 %p_ZL8idct8_32_26, i8 %p_ZL8idct8_32_27, i8 %p_ZL8idct8_32_28, i8 %p_ZL8idct8_32_29, i8 %p_ZL8idct8_32_30, i8 %p_ZL8idct8_32_31" [src/IDCT8.cpp:278]   --->   Operation 606 'call' 'call_ln278' <Predicate = (block_size_read == 32)> <Delay = 1.70> <CoreType = "Generic">   --->   Generic Core

State 82 <SV = 77> <Delay = 0.00>
ST_82 : Operation 607 [1/2] (0.00ns)   --->   "%call_ln317 = call void @IDCT8B8, i32 %in_data_54, i32 %in_data_55, i32 %in_data_48, i32 %in_data_49, i32 %in_data_50, i32 %in_data_51, i32 %in_data_52, i32 %in_data_53, i32 %out_data_48, i32 %out_data_49, i32 %out_data_50, i32 %out_data_51, i32 %out_data_52, i32 %out_data_53, i32 %out_data_54, i32 %out_data_55, i32 %shift_read, i32 %sIn_read, i32 %oMin_read, i32 %oMax_read, i7 %p_ZL7idct8_8_0, i8 %p_ZL7idct8_8_1, i8 %p_ZL7idct8_8_2, i8 %p_ZL7idct8_8_3, i8 %p_ZL7idct8_8_4, i8 %p_ZL7idct8_8_5, i8 %p_ZL7idct8_8_6, i8 %p_ZL7idct8_8_7" [src/IDCT8.cpp:317]   --->   Operation 607 'call' 'call_ln317' <Predicate = (block_size_read == 8)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_82 : Operation 608 [1/2] (0.00ns)   --->   "%call_ln298 = call void @IDCT8B16, i32 %in_data_46, i32 %in_data_47, i32 %in_data_32, i32 %in_data_33, i32 %in_data_34, i32 %in_data_35, i32 %in_data_36, i32 %in_data_37, i32 %in_data_38, i32 %in_data_39, i32 %in_data_40, i32 %in_data_41, i32 %in_data_42, i32 %in_data_43, i32 %in_data_44, i32 %in_data_45, i32 %out_data_32, i32 %out_data_33, i32 %out_data_34, i32 %out_data_35, i32 %out_data_36, i32 %out_data_37, i32 %out_data_38, i32 %out_data_39, i32 %out_data_40, i32 %out_data_41, i32 %out_data_42, i32 %out_data_43, i32 %out_data_44, i32 %out_data_45, i32 %out_data_46, i32 %out_data_47, i32 %shift_read, i32 %sIn_read, i32 %oMin_read, i32 %oMax_read, i7 %p_ZL8idct8_16_0, i8 %p_ZL8idct8_16_1, i8 %p_ZL8idct8_16_2, i8 %p_ZL8idct8_16_3, i8 %p_ZL8idct8_16_4, i8 %p_ZL8idct8_16_5, i8 %p_ZL8idct8_16_6, i8 %p_ZL8idct8_16_7, i8 %p_ZL8idct8_16_8, i8 %p_ZL8idct8_16_9, i8 %p_ZL8idct8_16_10, i8 %p_ZL8idct8_16_11, i8 %p_ZL8idct8_16_12, i8 %p_ZL8idct8_16_13, i8 %p_ZL8idct8_16_14, i8 %p_ZL8idct8_16_15" [src/IDCT8.cpp:298]   --->   Operation 608 'call' 'call_ln298' <Predicate = (block_size_read == 16)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_82 : Operation 609 [1/2] (0.00ns)   --->   "%call_ln278 = call void @IDCT8B32, i32 %in_data, i32 %in_data_1, i32 %in_data_2, i32 %in_data_3, i32 %in_data_4, i32 %in_data_5, i32 %in_data_6, i32 %in_data_7, i32 %in_data_8, i32 %in_data_9, i32 %in_data_31, i32 %in_data_10, i32 %in_data_11, i32 %in_data_12, i32 %in_data_13, i32 %in_data_14, i32 %in_data_15, i32 %in_data_16, i32 %in_data_17, i32 %in_data_18, i32 %in_data_19, i32 %in_data_20, i32 %in_data_21, i32 %in_data_22, i32 %in_data_23, i32 %in_data_24, i32 %in_data_25, i32 %in_data_26, i32 %in_data_27, i32 %in_data_28, i32 %in_data_29, i32 %in_data_30, i32 %out_data, i32 %out_data_1, i32 %out_data_2, i32 %out_data_3, i32 %out_data_4, i32 %out_data_5, i32 %out_data_6, i32 %out_data_7, i32 %out_data_8, i32 %out_data_9, i32 %out_data_10, i32 %out_data_11, i32 %out_data_12, i32 %out_data_13, i32 %out_data_14, i32 %out_data_15, i32 %out_data_16, i32 %out_data_17, i32 %out_data_18, i32 %out_data_19, i32 %out_data_20, i32 %out_data_21, i32 %out_data_22, i32 %out_data_23, i32 %out_data_24, i32 %out_data_25, i32 %out_data_26, i32 %out_data_27, i32 %out_data_28, i32 %out_data_29, i32 %out_data_30, i32 %out_data_31, i32 %shift_read, i32 %sIn_read, i32 %oMin_read, i32 %oMax_read, i7 %p_ZL8idct8_32_0, i8 %p_ZL8idct8_32_1, i8 %p_ZL8idct8_32_2, i8 %p_ZL8idct8_32_3, i8 %p_ZL8idct8_32_4, i8 %p_ZL8idct8_32_5, i8 %p_ZL8idct8_32_6, i8 %p_ZL8idct8_32_7, i8 %p_ZL8idct8_32_8, i8 %p_ZL8idct8_32_9, i8 %p_ZL8idct8_32_10, i8 %p_ZL8idct8_32_11, i8 %p_ZL8idct8_32_12, i8 %p_ZL8idct8_32_13, i8 %p_ZL8idct8_32_14, i8 %p_ZL8idct8_32_15, i8 %p_ZL8idct8_32_16, i8 %p_ZL8idct8_32_17, i8 %p_ZL8idct8_32_18, i8 %p_ZL8idct8_32_19, i8 %p_ZL8idct8_32_20, i8 %p_ZL8idct8_32_21, i8 %p_ZL8idct8_32_22, i8 %p_ZL8idct8_32_23, i8 %p_ZL8idct8_32_24, i8 %p_ZL8idct8_32_25, i8 %p_ZL8idct8_32_26, i8 %p_ZL8idct8_32_27, i8 %p_ZL8idct8_32_28, i8 %p_ZL8idct8_32_29, i8 %p_ZL8idct8_32_30, i8 %p_ZL8idct8_32_31" [src/IDCT8.cpp:278]   --->   Operation 609 'call' 'call_ln278' <Predicate = (block_size_read == 32)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 83 <SV = 78> <Delay = 0.00>

State 84 <SV = 80> <Delay = 1.32>
ST_84 : Operation 610 [1/1] (0.00ns)   --->   "%out_block_4 = phi i1024 %out_block, void %VITIS_LOOP_273_2, i1024 %zext_ln302, void %VITIS_LOOP_293_4, i1024 %zext_ln321, void %VITIS_LOOP_312_6, i1024 %zext_ln341, void %VITIS_LOOP_332_8, i1024 0, void %for.body.split"   --->   Operation 610 'phi' 'out_block_4' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 611 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln346 = muxlogic i1024 %out_block_4"   --->   Operation 611 'muxlogic' 'muxLogicAXIMData_to_write_ln346' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 612 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln346 = muxlogic i128 340282366920938463463374607431768211455"   --->   Operation 612 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln346' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 613 [1/1] (1.32ns)   --->   "%write_ln346 = write void @_ssdm_op_Write.m_axi.p1i1024, i1024 %gmem1_addr, i1024 %out_block_4, i128 340282366920938463463374607431768211455" [src/IDCT8.cpp:346]   --->   Operation 613 'write' 'write_ln346' <Predicate = true> <Delay = 1.32> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln260 = br void %for.body" [src/IDCT8.cpp:260]   --->   Operation 614 'br' 'br_ln260' <Predicate = true> <Delay = 0.00>

State 85 <SV = 76> <Delay = 2.43>
ST_85 : Operation 615 [73/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 615 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 77> <Delay = 2.43>
ST_86 : Operation 616 [72/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 616 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 78> <Delay = 2.43>
ST_87 : Operation 617 [71/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 617 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 79> <Delay = 2.43>
ST_88 : Operation 618 [70/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 618 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 80> <Delay = 2.43>
ST_89 : Operation 619 [69/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 619 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 81> <Delay = 2.43>
ST_90 : Operation 620 [68/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 620 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 82> <Delay = 2.43>
ST_91 : Operation 621 [67/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 621 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 83> <Delay = 2.43>
ST_92 : Operation 622 [66/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 622 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 84> <Delay = 2.43>
ST_93 : Operation 623 [65/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 623 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 85> <Delay = 2.43>
ST_94 : Operation 624 [64/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 624 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 86> <Delay = 2.43>
ST_95 : Operation 625 [63/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 625 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 87> <Delay = 2.43>
ST_96 : Operation 626 [62/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 626 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 88> <Delay = 2.43>
ST_97 : Operation 627 [61/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 627 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 89> <Delay = 2.43>
ST_98 : Operation 628 [60/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 628 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 90> <Delay = 2.43>
ST_99 : Operation 629 [59/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 629 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 91> <Delay = 2.43>
ST_100 : Operation 630 [58/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 630 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 92> <Delay = 2.43>
ST_101 : Operation 631 [57/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 631 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 93> <Delay = 2.43>
ST_102 : Operation 632 [56/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 632 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 94> <Delay = 2.43>
ST_103 : Operation 633 [55/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 633 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 95> <Delay = 2.43>
ST_104 : Operation 634 [54/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 634 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 96> <Delay = 2.43>
ST_105 : Operation 635 [53/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 635 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 97> <Delay = 2.43>
ST_106 : Operation 636 [52/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 636 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 98> <Delay = 2.43>
ST_107 : Operation 637 [51/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 637 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 99> <Delay = 2.43>
ST_108 : Operation 638 [50/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 638 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 100> <Delay = 2.43>
ST_109 : Operation 639 [49/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 639 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 101> <Delay = 2.43>
ST_110 : Operation 640 [48/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 640 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 102> <Delay = 2.43>
ST_111 : Operation 641 [47/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 641 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 103> <Delay = 2.43>
ST_112 : Operation 642 [46/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 642 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 104> <Delay = 2.43>
ST_113 : Operation 643 [45/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 643 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 105> <Delay = 2.43>
ST_114 : Operation 644 [44/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 644 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 106> <Delay = 2.43>
ST_115 : Operation 645 [43/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 645 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 107> <Delay = 2.43>
ST_116 : Operation 646 [42/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 646 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 108> <Delay = 2.43>
ST_117 : Operation 647 [41/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 647 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 109> <Delay = 2.43>
ST_118 : Operation 648 [40/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 648 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 110> <Delay = 2.43>
ST_119 : Operation 649 [39/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 649 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 111> <Delay = 2.43>
ST_120 : Operation 650 [38/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 650 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 112> <Delay = 2.43>
ST_121 : Operation 651 [37/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 651 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 113> <Delay = 2.43>
ST_122 : Operation 652 [36/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 652 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 114> <Delay = 2.43>
ST_123 : Operation 653 [35/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 653 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 115> <Delay = 2.43>
ST_124 : Operation 654 [34/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 654 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 116> <Delay = 2.43>
ST_125 : Operation 655 [33/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 655 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 117> <Delay = 2.43>
ST_126 : Operation 656 [32/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 656 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 118> <Delay = 2.43>
ST_127 : Operation 657 [31/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 657 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 119> <Delay = 2.43>
ST_128 : Operation 658 [30/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 658 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 120> <Delay = 2.43>
ST_129 : Operation 659 [29/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 659 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 121> <Delay = 2.43>
ST_130 : Operation 660 [28/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 660 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 122> <Delay = 2.43>
ST_131 : Operation 661 [27/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 661 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 123> <Delay = 2.43>
ST_132 : Operation 662 [26/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 662 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 124> <Delay = 2.43>
ST_133 : Operation 663 [25/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 663 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 125> <Delay = 2.43>
ST_134 : Operation 664 [24/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 664 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 126> <Delay = 2.43>
ST_135 : Operation 665 [23/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 665 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 127> <Delay = 2.43>
ST_136 : Operation 666 [22/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 666 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 128> <Delay = 2.43>
ST_137 : Operation 667 [21/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 667 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 129> <Delay = 2.43>
ST_138 : Operation 668 [20/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 668 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 130> <Delay = 2.43>
ST_139 : Operation 669 [19/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 669 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 131> <Delay = 2.43>
ST_140 : Operation 670 [18/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 670 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 132> <Delay = 2.43>
ST_141 : Operation 671 [17/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 671 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 133> <Delay = 2.43>
ST_142 : Operation 672 [16/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 672 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 134> <Delay = 2.43>
ST_143 : Operation 673 [15/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 673 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 135> <Delay = 2.43>
ST_144 : Operation 674 [14/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 674 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 136> <Delay = 2.43>
ST_145 : Operation 675 [13/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 675 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 137> <Delay = 2.43>
ST_146 : Operation 676 [12/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 676 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 138> <Delay = 2.43>
ST_147 : Operation 677 [11/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 677 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 139> <Delay = 2.43>
ST_148 : Operation 678 [10/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 678 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 140> <Delay = 2.43>
ST_149 : Operation 679 [9/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 679 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 141> <Delay = 2.43>
ST_150 : Operation 680 [8/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 680 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 142> <Delay = 2.43>
ST_151 : Operation 681 [7/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 681 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 143> <Delay = 2.43>
ST_152 : Operation 682 [6/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 682 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 144> <Delay = 2.43>
ST_153 : Operation 683 [5/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 683 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 145> <Delay = 2.43>
ST_154 : Operation 684 [4/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 684 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 146> <Delay = 2.43>
ST_155 : Operation 685 [3/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 685 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 147> <Delay = 2.43>
ST_156 : Operation 686 [2/74] (2.43ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 686 'writeresp' 'empty_308' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 148> <Delay = 0.09>
ST_157 : Operation 687 [1/74] (0.09ns)   --->   "%empty_308 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i1024, i1024 %gmem1_addr" [src/IDCT8.cpp:348]   --->   Operation 687 'writeresp' 'empty_308' <Predicate = true> <Delay = 0.09> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.54> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 688 [1/1] (0.00ns)   --->   "%ret_ln348 = ret" [src/IDCT8.cpp:348]   --->   Operation 688 'ret' 'ret_ln348' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	wire read operation ('size_read') on port 'size' [100]  (1.000 ns)

 <State 2>: 2.403ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln260', src/IDCT8.cpp:260) [161]  (0.671 ns)
	'select' operation 31 bit ('empty_305', src/IDCT8.cpp:260) [177]  (0.412 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMBurst_to_empty_306') [180]  (0.000 ns)
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (1.320 ns)

 <State 3>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 4>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 5>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 6>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 7>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 8>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 9>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 10>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 11>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 12>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 13>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 14>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 15>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 16>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 17>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 18>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 19>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 20>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 21>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 22>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 23>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 24>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 25>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 26>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 27>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 28>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 29>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 30>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 31>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 32>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 33>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 34>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 35>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 36>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 37>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 38>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 39>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 40>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 41>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 42>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 43>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 44>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 45>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 46>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 47>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 48>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 49>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 50>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 51>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 52>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 53>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 54>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 55>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 56>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 57>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 58>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 59>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 60>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 61>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 62>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 63>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 64>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 65>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 66>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 67>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 68>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 69>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 70>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 71>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 72>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 73>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 74>: 2.433ns
The critical path consists of the following:
	bus request operation ('empty_306', src/IDCT8.cpp:260) on port 'gmem0' (src/IDCT8.cpp:260) [181]  (2.433 ns)

 <State 75>: 1.917ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_i_i_i831_i') [166]  (0.850 ns)
	'lshr' operation 32 bit ('rnd_factor') [167]  (1.067 ns)

 <State 76>: 2.841ns
The critical path consists of the following:
	'load' operation 31 bit ('i_load', src/IDCT8.cpp:260) on local variable 'i' [191]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln260_1', src/IDCT8.cpp:260) [194]  (0.671 ns)
	bus read operation ('in_block', src/IDCT8.cpp:264) on port 'gmem0' (src/IDCT8.cpp:264) [201]  (1.320 ns)
	'sub' operation 32 bit ('c', src/IDCT8.cpp:103->src/IDCT8.cpp:337) [211]  (0.850 ns)

 <State 77>: 2.189ns
The critical path consists of the following:
	'muxlogic' operation 39 bit ('muxLogicI0_to_mul_ln109') [300]  (0.000 ns)
	'mul' operation 39 bit ('mul_ln109', src/IDCT8.cpp:109->src/IDCT8.cpp:337) [302]  (2.189 ns)

 <State 78>: 2.250ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln109', src/IDCT8.cpp:109->src/IDCT8.cpp:337) [302]  (0.284 ns)
	'add' operation 39 bit ('add_ln109_1', src/IDCT8.cpp:109->src/IDCT8.cpp:337) [303]  (0.903 ns)
	'sub' operation 39 bit ('sub_ln109', src/IDCT8.cpp:109->src/IDCT8.cpp:337) [304]  (0.000 ns)
	'add' operation 39 bit ('add_ln109', src/IDCT8.cpp:109->src/IDCT8.cpp:337) [305]  (1.063 ns)

 <State 79>: 1.493ns
The critical path consists of the following:
	'shl' operation 67 bit ('shl_ln106', src/IDCT8.cpp:106->src/IDCT8.cpp:337) [242]  (1.080 ns)
	'select' operation 32 bit ('x', src/IDCT8.cpp:106->src/IDCT8.cpp:337) [246]  (0.413 ns)

 <State 80>: 1.084ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln8', src/IDCT8.cpp:8->src/IDCT8.cpp:106->src/IDCT8.cpp:337) [247]  (0.671 ns)
	'select' operation 32 bit ('select_ln8', src/IDCT8.cpp:8->src/IDCT8.cpp:106->src/IDCT8.cpp:337) [250]  (0.413 ns)

 <State 81>: 1.700ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln317', src/IDCT8.cpp:317) to 'IDCT8B8' [328]  (1.700 ns)

 <State 82>: 0.000ns
The critical path consists of the following:

 <State 83>: 0.000ns
The critical path consists of the following:

 <State 84>: 1.320ns
The critical path consists of the following:
	'phi' operation 1024 bit ('out_block') with incoming values : ('zext_ln341', src/IDCT8.cpp:341) ('zext_ln321', src/IDCT8.cpp:321) ('zext_ln302', src/IDCT8.cpp:302) ('out_block', src/IDCT8.cpp:282) [446]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicAXIMData_to_write_ln346') [447]  (0.000 ns)
	bus write operation ('write_ln346', src/IDCT8.cpp:346) on port 'gmem1' (src/IDCT8.cpp:346) [449]  (1.320 ns)

 <State 85>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 86>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 87>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 88>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 89>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 90>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 91>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 92>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 93>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 94>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 95>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 96>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 97>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 98>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 99>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 100>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 101>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 102>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 103>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 104>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 105>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 106>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 107>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 108>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 109>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 110>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 111>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 112>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 113>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 114>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 115>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 116>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 117>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 118>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 119>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 120>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 121>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 122>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 123>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 124>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 125>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 126>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 127>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 128>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 129>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 130>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 131>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 132>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 133>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 134>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 135>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 136>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 137>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 138>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 139>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 140>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 141>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 142>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 143>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 144>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 145>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 146>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 147>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 148>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 149>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 150>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 151>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 152>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 153>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 154>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 155>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 156>: 2.433ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (2.433 ns)

 <State 157>: 0.091ns
The critical path consists of the following:
	bus response operation ('empty_308', src/IDCT8.cpp:348) on port 'gmem1' (src/IDCT8.cpp:348) [454]  (0.091 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
