| units: 30 tech: scmos format: MIT
n 011detector_0/XOR2_1/A 011detector_0/AND3_0/NAND3_0/a_9_8# 011detector_0/AND3_0/NAND3_0/a_17_8# 2 4 277 204
p 011detector_0/XOR2_1/A 011detector_0/AND3_0/INV_0/A VDD 2 8 277 236
n Q2 VSS 011detector_0/AND3_0/NAND3_0/a_9_8# 2 4 269 204
p 011detector_0/AND3_0/C VDD 011detector_0/AND3_0/INV_0/A 2 8 289 236
p Q2 VDD 011detector_0/AND3_0/INV_0/A 2 8 269 236
n 011detector_0/AND3_0/C 011detector_0/AND3_0/NAND3_0/a_17_8# 011detector_0/AND3_0/INV_0/A 2 4 289 204
n 011detector_0/AND3_0/INV_0/A VSS 011detector_0/AND3_0/Y 2 4 305 204
p 011detector_0/AND3_0/INV_0/A VDD 011detector_0/AND3_0/Y 2 8 305 236
n 011detector_0/OR2_0/B 011detector_0/OR2_0/INV_0/A VSS 2 4 331 80
p 011detector_0/OR2_0/B 011detector_0/OR2_0/NOR2_0/a_9_32# 011detector_0/OR2_0/INV_0/A 2 16 331 104
n 011detector_0/OR2_0/A VSS 011detector_0/OR2_0/INV_0/A 2 4 323 80
p 011detector_0/OR2_0/A VDD 011detector_0/OR2_0/NOR2_0/a_9_32# 2 16 323 104
n 011detector_0/OR2_0/INV_0/A VSS 011detector_0/OR2_0/Y 2 4 347 80
p 011detector_0/OR2_0/INV_0/A VDD 011detector_0/OR2_0/Y 2 8 347 112
p 011detector_0/A_xor_B VDD 011detector_0/AND2_1/INV_0/A 2 4 270 116
n 011detector_0/A_xor_B VSS 011detector_0/AND2_1/NAND2_0/a_10_8# 2 4 270 80
n Q2 011detector_0/AND2_1/NAND2_0/a_10_8# 011detector_0/AND2_1/INV_0/A 2 4 280 80
p Q2 011detector_0/AND2_1/INV_0/A VDD 2 4 280 116
n 011detector_0/AND2_1/INV_0/A VSS 011detector_0/AND2_1/Y 2 4 297 80
p 011detector_0/AND2_1/INV_0/A VDD 011detector_0/AND2_1/Y 2 8 297 112
p 011detector_0/XOR2_1/A VDD 011detector_0/AND2_2/INV_0/A 2 4 458 240
n 011detector_0/XOR2_1/A VSS 011detector_0/AND2_2/NAND2_0/a_10_8# 2 4 458 204
n 011detector_0/AND3_0/C 011detector_0/AND2_2/NAND2_0/a_10_8# 011detector_0/AND2_2/INV_0/A 2 4 468 204
p 011detector_0/AND3_0/C 011detector_0/AND2_2/INV_0/A VDD 2 4 468 240
n 011detector_0/AND2_2/INV_0/A VSS 011detector_0/OR2_0/A 2 4 485 204
p 011detector_0/AND2_2/INV_0/A VDD 011detector_0/OR2_0/A 2 8 485 236
n RST 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/a_9_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 584 88
p RST 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B VDD 2 8 584 120
n 011detector_0/OR2_0/Y VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 576 88
p 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B 2 8 596 120
p 011detector_0/OR2_0/Y VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B 2 8 576 120
n 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/a_17_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B 2 4 596 88
n CLK 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/a_9_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 620 88
p CLK 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A VDD 2 8 620 120
n 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 612 88
p 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A 2 8 632 120
p 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A 2 8 612 120
n 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/a_17_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A 2 4 632 88
n RST 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/a_9_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 656 88
p RST 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B VDD 2 8 656 120
n CLK VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 648 88
p 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 2 8 668 120
p CLK VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 2 8 648 120
n 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/a_17_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 2 4 668 88
n 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/a_9_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 692 88
p 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 692 120
n 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 684 88
p VDD VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y 2 8 704 120
p 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y 2 8 684 120
n VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/a_17_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y 2 4 704 88
n RST 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/a_9_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 728 88
p RST 011detector_0/AND3_0/C VDD 2 8 728 120
n 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 720 88
p 011detector_0/XOR2_1/B VDD 011detector_0/AND3_0/C 2 8 740 120
p 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A VDD 011detector_0/AND3_0/C 2 8 720 120
n 011detector_0/XOR2_1/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/a_17_8# 011detector_0/AND3_0/C 2 4 740 88
n 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/a_9_8# 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 764 88
p 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 011detector_0/XOR2_1/B VDD 2 8 764 120
n 011detector_0/AND3_0/C VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 756 88
p VDD VDD 011detector_0/XOR2_1/B 2 8 776 120
p 011detector_0/AND3_0/C VDD 011detector_0/XOR2_1/B 2 8 756 120
n VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/a_17_8# 011detector_0/XOR2_1/B 2 4 776 88
n RST 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/a_9_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/a_17_8# 2 4 584 304
p RST 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B VDD 2 8 584 336
n 011detector_0/AND3_0/Y VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/a_9_8# 2 4 576 304
p 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B 2 8 596 336
p 011detector_0/AND3_0/Y VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B 2 8 576 336
n 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/a_17_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B 2 4 596 304
n CLK 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/a_9_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/a_17_8# 2 4 620 304
p CLK 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A VDD 2 8 620 336
n 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/a_9_8# 2 4 612 304
p 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A 2 8 632 336
p 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A 2 8 612 336
n 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/a_17_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A 2 4 632 304
n RST 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/a_9_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/a_17_8# 2 4 656 304
p RST 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B VDD 2 8 656 336
n CLK VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/a_9_8# 2 4 648 304
p 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 2 8 668 336
p CLK VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 2 8 648 336
n 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/a_17_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 2 4 668 304
n 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/a_9_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/a_17_8# 2 4 692 304
p 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y VDD 2 8 692 336
n 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/a_9_8# 2 4 684 304
p VDD VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y 2 8 704 336
p 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y 2 8 684 336
n VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/a_17_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y 2 4 704 304
n RST 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/a_9_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/a_17_8# 2 4 728 304
p RST 011detector_0/Reg3_0/Q2b VDD 2 8 728 336
n 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/a_9_8# 2 4 720 304
p AND2_1INV_0/B VDD 011detector_0/Reg3_0/Q2b 2 8 740 336
p 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A VDD 011detector_0/Reg3_0/Q2b 2 8 720 336
n AND2_1INV_0/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/a_17_8# 011detector_0/Reg3_0/Q2b 2 4 740 304
n 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/a_9_8# 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/a_17_8# 2 4 764 304
p 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B AND2_1INV_0/B VDD 2 8 764 336
n 011detector_0/Reg3_0/Q2b VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/a_9_8# 2 4 756 304
p VDD VDD AND2_1INV_0/B 2 8 776 336
p 011detector_0/Reg3_0/Q2b VDD AND2_1INV_0/B 2 8 756 336
n VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/a_17_8# AND2_1INV_0/B 2 4 776 304
n RST 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/a_9_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/a_17_8# 2 4 584 196
p RST 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B VDD 2 8 584 228
n 011detector_0/AND2_1/Y VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/a_9_8# 2 4 576 196
p 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B 2 8 596 228
p 011detector_0/AND2_1/Y VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B 2 8 576 228
n 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/a_17_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B 2 4 596 196
n CLK 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/a_9_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/a_17_8# 2 4 620 196
p CLK 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A VDD 2 8 620 228
n 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/a_9_8# 2 4 612 196
p 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A 2 8 632 228
p 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A 2 8 612 228
n 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/a_17_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A 2 4 632 196
n RST 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/a_9_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/a_17_8# 2 4 656 196
p RST 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B VDD 2 8 656 228
n CLK VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/a_9_8# 2 4 648 196
p 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 2 8 668 228
p CLK VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 2 8 648 228
n 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/a_17_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 2 4 668 196
n 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/a_9_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/a_17_8# 2 4 692 196
p 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y VDD 2 8 692 228
n 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/a_9_8# 2 4 684 196
p VDD VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y 2 8 704 228
p 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y 2 8 684 228
n VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/a_17_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y 2 4 704 196
n RST 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/a_9_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/a_17_8# 2 4 728 196
p RST 011detector_0/Reg3_0/Q1b VDD 2 8 728 228
n 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/a_9_8# 2 4 720 196
p 011detector_0/XOR2_1/A VDD 011detector_0/Reg3_0/Q1b 2 8 740 228
p 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A VDD 011detector_0/Reg3_0/Q1b 2 8 720 228
n 011detector_0/XOR2_1/A 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/a_17_8# 011detector_0/Reg3_0/Q1b 2 4 740 196
n 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/a_9_8# 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/a_17_8# 2 4 764 196
p 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 011detector_0/XOR2_1/A VDD 2 8 764 228
n 011detector_0/Reg3_0/Q1b VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/a_9_8# 2 4 756 196
p VDD VDD 011detector_0/XOR2_1/A 2 8 776 228
p 011detector_0/Reg3_0/Q1b VDD 011detector_0/XOR2_1/A 2 8 756 228
n VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/a_17_8# 011detector_0/XOR2_1/A 2 4 776 196
p 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/Y VDD 011detector_0/XOR2_1/NAND2_0/A 2 4 346 240
n 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/Y VSS 011detector_0/XOR2_1/NAND2_1INV_0/NAND2_0/a_10_8# 2 4 346 204
n 011detector_0/XOR2_1/B 011detector_0/XOR2_1/NAND2_1INV_0/NAND2_0/a_10_8# 011detector_0/XOR2_1/NAND2_0/A 2 4 356 204
p 011detector_0/XOR2_1/B 011detector_0/XOR2_1/NAND2_0/A VDD 2 4 356 240
n 011detector_0/XOR2_1/A VSS 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/Y 2 4 329 204
p 011detector_0/XOR2_1/A VDD 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/Y 2 8 329 236
p 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/Y VDD 011detector_0/XOR2_1/NAND2_0/B 2 4 390 240
n 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/Y VSS 011detector_0/XOR2_1/NAND2_1INV_1/NAND2_0/a_10_8# 2 4 390 204
n 011detector_0/XOR2_1/A 011detector_0/XOR2_1/NAND2_1INV_1/NAND2_0/a_10_8# 011detector_0/XOR2_1/NAND2_0/B 2 4 400 204
p 011detector_0/XOR2_1/A 011detector_0/XOR2_1/NAND2_0/B VDD 2 4 400 240
n 011detector_0/XOR2_1/B VSS 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/Y 2 4 373 204
p 011detector_0/XOR2_1/B VDD 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/Y 2 8 373 236
p 011detector_0/XOR2_1/NAND2_0/A VDD 011detector_0/A_xor_B 2 4 418 240
n 011detector_0/XOR2_1/NAND2_0/A VSS 011detector_0/XOR2_1/NAND2_0/a_10_8# 2 4 418 204
n 011detector_0/XOR2_1/NAND2_0/B 011detector_0/XOR2_1/NAND2_0/a_10_8# 011detector_0/A_xor_B 2 4 428 204
p 011detector_0/XOR2_1/NAND2_0/B 011detector_0/A_xor_B VDD 2 4 428 240
n Q2 VSS 011detector_0/OR2_0/B 2 4 371 80
p Q2 VDD 011detector_0/OR2_0/B 2 8 371 112
n RST Reg3_0/DFlipFlop_0/NAND3_0/a_9_8# Reg3_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 21 48
p RST Reg3_0/DFlipFlop_0/NAND3_3/B VDD 2 8 21 80
n A VSS Reg3_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 13 48
p Reg3_0/DFlipFlop_0/NAND3_4/A VDD Reg3_0/DFlipFlop_0/NAND3_3/B 2 8 33 80
p A VDD Reg3_0/DFlipFlop_0/NAND3_3/B 2 8 13 80
n Reg3_0/DFlipFlop_0/NAND3_4/A Reg3_0/DFlipFlop_0/NAND3_0/a_17_8# Reg3_0/DFlipFlop_0/NAND3_3/B 2 4 33 48
n CLK Reg3_0/DFlipFlop_0/NAND3_1/a_9_8# Reg3_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 57 48
p CLK Reg3_0/DFlipFlop_0/NAND3_4/A VDD 2 8 57 80
n Reg3_0/DFlipFlop_0/NAND3_3/B VSS Reg3_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 49 48
p Reg3_0/DFlipFlop_0/NAND3_5/B VDD Reg3_0/DFlipFlop_0/NAND3_4/A 2 8 69 80
p Reg3_0/DFlipFlop_0/NAND3_3/B VDD Reg3_0/DFlipFlop_0/NAND3_4/A 2 8 49 80
n Reg3_0/DFlipFlop_0/NAND3_5/B Reg3_0/DFlipFlop_0/NAND3_1/a_17_8# Reg3_0/DFlipFlop_0/NAND3_4/A 2 4 69 48
n RST Reg3_0/DFlipFlop_0/NAND3_2/a_9_8# Reg3_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 93 48
p RST Reg3_0/DFlipFlop_0/NAND3_5/B VDD 2 8 93 80
n CLK VSS Reg3_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 85 48
p Reg3_0/DFlipFlop_0/NAND3_3/Y VDD Reg3_0/DFlipFlop_0/NAND3_5/B 2 8 105 80
p CLK VDD Reg3_0/DFlipFlop_0/NAND3_5/B 2 8 85 80
n Reg3_0/DFlipFlop_0/NAND3_3/Y Reg3_0/DFlipFlop_0/NAND3_2/a_17_8# Reg3_0/DFlipFlop_0/NAND3_5/B 2 4 105 48
n Reg3_0/DFlipFlop_0/NAND3_3/B Reg3_0/DFlipFlop_0/NAND3_3/a_9_8# Reg3_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 129 48
p Reg3_0/DFlipFlop_0/NAND3_3/B Reg3_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 129 80
n Reg3_0/DFlipFlop_0/NAND3_5/B VSS Reg3_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 121 48
p VDD VDD Reg3_0/DFlipFlop_0/NAND3_3/Y 2 8 141 80
p Reg3_0/DFlipFlop_0/NAND3_5/B VDD Reg3_0/DFlipFlop_0/NAND3_3/Y 2 8 121 80
n VDD Reg3_0/DFlipFlop_0/NAND3_3/a_17_8# Reg3_0/DFlipFlop_0/NAND3_3/Y 2 4 141 48
n RST Reg3_0/DFlipFlop_0/NAND3_4/a_9_8# Reg3_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 165 48
p RST Reg3_0/Q0b VDD 2 8 165 80
n Reg3_0/DFlipFlop_0/NAND3_4/A VSS Reg3_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 157 48
p Reg3_0/Q0 VDD Reg3_0/Q0b 2 8 177 80
p Reg3_0/DFlipFlop_0/NAND3_4/A VDD Reg3_0/Q0b 2 8 157 80
n Reg3_0/Q0 Reg3_0/DFlipFlop_0/NAND3_4/a_17_8# Reg3_0/Q0b 2 4 177 48
n Reg3_0/DFlipFlop_0/NAND3_5/B Reg3_0/DFlipFlop_0/NAND3_5/a_9_8# Reg3_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 201 48
p Reg3_0/DFlipFlop_0/NAND3_5/B Reg3_0/Q0 VDD 2 8 201 80
n Reg3_0/Q0b VSS Reg3_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 193 48
p VDD VDD Reg3_0/Q0 2 8 213 80
p Reg3_0/Q0b VDD Reg3_0/Q0 2 8 193 80
n VDD Reg3_0/DFlipFlop_0/NAND3_5/a_17_8# Reg3_0/Q0 2 4 213 48
n RST Reg3_0/DFlipFlop_2/NAND3_0/a_9_8# Reg3_0/DFlipFlop_2/NAND3_0/a_17_8# 2 4 21 264
p RST Reg3_0/DFlipFlop_2/NAND3_3/B VDD 2 8 21 296
n Reg3_0/Q1 VSS Reg3_0/DFlipFlop_2/NAND3_0/a_9_8# 2 4 13 264
p Reg3_0/DFlipFlop_2/NAND3_4/A VDD Reg3_0/DFlipFlop_2/NAND3_3/B 2 8 33 296
p Reg3_0/Q1 VDD Reg3_0/DFlipFlop_2/NAND3_3/B 2 8 13 296
n Reg3_0/DFlipFlop_2/NAND3_4/A Reg3_0/DFlipFlop_2/NAND3_0/a_17_8# Reg3_0/DFlipFlop_2/NAND3_3/B 2 4 33 264
n CLK Reg3_0/DFlipFlop_2/NAND3_1/a_9_8# Reg3_0/DFlipFlop_2/NAND3_1/a_17_8# 2 4 57 264
p CLK Reg3_0/DFlipFlop_2/NAND3_4/A VDD 2 8 57 296
n Reg3_0/DFlipFlop_2/NAND3_3/B VSS Reg3_0/DFlipFlop_2/NAND3_1/a_9_8# 2 4 49 264
p Reg3_0/DFlipFlop_2/NAND3_5/B VDD Reg3_0/DFlipFlop_2/NAND3_4/A 2 8 69 296
p Reg3_0/DFlipFlop_2/NAND3_3/B VDD Reg3_0/DFlipFlop_2/NAND3_4/A 2 8 49 296
n Reg3_0/DFlipFlop_2/NAND3_5/B Reg3_0/DFlipFlop_2/NAND3_1/a_17_8# Reg3_0/DFlipFlop_2/NAND3_4/A 2 4 69 264
n RST Reg3_0/DFlipFlop_2/NAND3_2/a_9_8# Reg3_0/DFlipFlop_2/NAND3_2/a_17_8# 2 4 93 264
p RST Reg3_0/DFlipFlop_2/NAND3_5/B VDD 2 8 93 296
n CLK VSS Reg3_0/DFlipFlop_2/NAND3_2/a_9_8# 2 4 85 264
p Reg3_0/DFlipFlop_2/NAND3_3/Y VDD Reg3_0/DFlipFlop_2/NAND3_5/B 2 8 105 296
p CLK VDD Reg3_0/DFlipFlop_2/NAND3_5/B 2 8 85 296
n Reg3_0/DFlipFlop_2/NAND3_3/Y Reg3_0/DFlipFlop_2/NAND3_2/a_17_8# Reg3_0/DFlipFlop_2/NAND3_5/B 2 4 105 264
n Reg3_0/DFlipFlop_2/NAND3_3/B Reg3_0/DFlipFlop_2/NAND3_3/a_9_8# Reg3_0/DFlipFlop_2/NAND3_3/a_17_8# 2 4 129 264
p Reg3_0/DFlipFlop_2/NAND3_3/B Reg3_0/DFlipFlop_2/NAND3_3/Y VDD 2 8 129 296
n Reg3_0/DFlipFlop_2/NAND3_5/B VSS Reg3_0/DFlipFlop_2/NAND3_3/a_9_8# 2 4 121 264
p VDD VDD Reg3_0/DFlipFlop_2/NAND3_3/Y 2 8 141 296
p Reg3_0/DFlipFlop_2/NAND3_5/B VDD Reg3_0/DFlipFlop_2/NAND3_3/Y 2 8 121 296
n VDD Reg3_0/DFlipFlop_2/NAND3_3/a_17_8# Reg3_0/DFlipFlop_2/NAND3_3/Y 2 4 141 264
n RST Reg3_0/DFlipFlop_2/NAND3_4/a_9_8# Reg3_0/DFlipFlop_2/NAND3_4/a_17_8# 2 4 165 264
p RST Reg3_0/Q2b VDD 2 8 165 296
n Reg3_0/DFlipFlop_2/NAND3_4/A VSS Reg3_0/DFlipFlop_2/NAND3_4/a_9_8# 2 4 157 264
p Q2 VDD Reg3_0/Q2b 2 8 177 296
p Reg3_0/DFlipFlop_2/NAND3_4/A VDD Reg3_0/Q2b 2 8 157 296
n Q2 Reg3_0/DFlipFlop_2/NAND3_4/a_17_8# Reg3_0/Q2b 2 4 177 264
n Reg3_0/DFlipFlop_2/NAND3_5/B Reg3_0/DFlipFlop_2/NAND3_5/a_9_8# Reg3_0/DFlipFlop_2/NAND3_5/a_17_8# 2 4 201 264
p Reg3_0/DFlipFlop_2/NAND3_5/B Q2 VDD 2 8 201 296
n Reg3_0/Q2b VSS Reg3_0/DFlipFlop_2/NAND3_5/a_9_8# 2 4 193 264
p VDD VDD Q2 2 8 213 296
p Reg3_0/Q2b VDD Q2 2 8 193 296
n VDD Reg3_0/DFlipFlop_2/NAND3_5/a_17_8# Q2 2 4 213 264
n RST Reg3_0/DFlipFlop_1/NAND3_0/a_9_8# Reg3_0/DFlipFlop_1/NAND3_0/a_17_8# 2 4 21 156
p RST Reg3_0/DFlipFlop_1/NAND3_3/B VDD 2 8 21 188
n Reg3_0/Q0 VSS Reg3_0/DFlipFlop_1/NAND3_0/a_9_8# 2 4 13 156
p Reg3_0/DFlipFlop_1/NAND3_4/A VDD Reg3_0/DFlipFlop_1/NAND3_3/B 2 8 33 188
p Reg3_0/Q0 VDD Reg3_0/DFlipFlop_1/NAND3_3/B 2 8 13 188
n Reg3_0/DFlipFlop_1/NAND3_4/A Reg3_0/DFlipFlop_1/NAND3_0/a_17_8# Reg3_0/DFlipFlop_1/NAND3_3/B 2 4 33 156
n CLK Reg3_0/DFlipFlop_1/NAND3_1/a_9_8# Reg3_0/DFlipFlop_1/NAND3_1/a_17_8# 2 4 57 156
p CLK Reg3_0/DFlipFlop_1/NAND3_4/A VDD 2 8 57 188
n Reg3_0/DFlipFlop_1/NAND3_3/B VSS Reg3_0/DFlipFlop_1/NAND3_1/a_9_8# 2 4 49 156
p Reg3_0/DFlipFlop_1/NAND3_5/B VDD Reg3_0/DFlipFlop_1/NAND3_4/A 2 8 69 188
p Reg3_0/DFlipFlop_1/NAND3_3/B VDD Reg3_0/DFlipFlop_1/NAND3_4/A 2 8 49 188
n Reg3_0/DFlipFlop_1/NAND3_5/B Reg3_0/DFlipFlop_1/NAND3_1/a_17_8# Reg3_0/DFlipFlop_1/NAND3_4/A 2 4 69 156
n RST Reg3_0/DFlipFlop_1/NAND3_2/a_9_8# Reg3_0/DFlipFlop_1/NAND3_2/a_17_8# 2 4 93 156
p RST Reg3_0/DFlipFlop_1/NAND3_5/B VDD 2 8 93 188
n CLK VSS Reg3_0/DFlipFlop_1/NAND3_2/a_9_8# 2 4 85 156
p Reg3_0/DFlipFlop_1/NAND3_3/Y VDD Reg3_0/DFlipFlop_1/NAND3_5/B 2 8 105 188
p CLK VDD Reg3_0/DFlipFlop_1/NAND3_5/B 2 8 85 188
n Reg3_0/DFlipFlop_1/NAND3_3/Y Reg3_0/DFlipFlop_1/NAND3_2/a_17_8# Reg3_0/DFlipFlop_1/NAND3_5/B 2 4 105 156
n Reg3_0/DFlipFlop_1/NAND3_3/B Reg3_0/DFlipFlop_1/NAND3_3/a_9_8# Reg3_0/DFlipFlop_1/NAND3_3/a_17_8# 2 4 129 156
p Reg3_0/DFlipFlop_1/NAND3_3/B Reg3_0/DFlipFlop_1/NAND3_3/Y VDD 2 8 129 188
n Reg3_0/DFlipFlop_1/NAND3_5/B VSS Reg3_0/DFlipFlop_1/NAND3_3/a_9_8# 2 4 121 156
p VDD VDD Reg3_0/DFlipFlop_1/NAND3_3/Y 2 8 141 188
p Reg3_0/DFlipFlop_1/NAND3_5/B VDD Reg3_0/DFlipFlop_1/NAND3_3/Y 2 8 121 188
n VDD Reg3_0/DFlipFlop_1/NAND3_3/a_17_8# Reg3_0/DFlipFlop_1/NAND3_3/Y 2 4 141 156
n RST Reg3_0/DFlipFlop_1/NAND3_4/a_9_8# Reg3_0/DFlipFlop_1/NAND3_4/a_17_8# 2 4 165 156
p RST Reg3_0/Q1b VDD 2 8 165 188
n Reg3_0/DFlipFlop_1/NAND3_4/A VSS Reg3_0/DFlipFlop_1/NAND3_4/a_9_8# 2 4 157 156
p Reg3_0/Q1 VDD Reg3_0/Q1b 2 8 177 188
p Reg3_0/DFlipFlop_1/NAND3_4/A VDD Reg3_0/Q1b 2 8 157 188
n Reg3_0/Q1 Reg3_0/DFlipFlop_1/NAND3_4/a_17_8# Reg3_0/Q1b 2 4 177 156
n Reg3_0/DFlipFlop_1/NAND3_5/B Reg3_0/DFlipFlop_1/NAND3_5/a_9_8# Reg3_0/DFlipFlop_1/NAND3_5/a_17_8# 2 4 201 156
p Reg3_0/DFlipFlop_1/NAND3_5/B Reg3_0/Q1 VDD 2 8 201 188
n Reg3_0/Q1b VSS Reg3_0/DFlipFlop_1/NAND3_5/a_9_8# 2 4 193 156
p VDD VDD Reg3_0/Q1 2 8 213 188
p Reg3_0/Q1b VDD Reg3_0/Q1 2 8 193 188
n VDD Reg3_0/DFlipFlop_1/NAND3_5/a_17_8# Reg3_0/Q1 2 4 213 156
p AND2_1INV_0/INV_0/Y VDD AND2_1INV_0/AND2_0/INV_0/A 2 4 858 124
n AND2_1INV_0/INV_0/Y VSS AND2_1INV_0/AND2_0/NAND2_0/a_10_8# 2 4 858 88
n AND2_1INV_0/B AND2_1INV_0/AND2_0/NAND2_0/a_10_8# AND2_1INV_0/AND2_0/INV_0/A 2 4 868 88
p AND2_1INV_0/B AND2_1INV_0/AND2_0/INV_0/A VDD 2 4 868 124
n AND2_1INV_0/AND2_0/INV_0/A VSS FWD 2 4 885 88
p AND2_1INV_0/AND2_0/INV_0/A VDD FWD 2 8 885 120
n B VSS AND2_1INV_0/INV_0/Y 2 4 841 88
p B VDD AND2_1INV_0/INV_0/Y 2 8 841 120
C VDD Q2 4.62
C 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A RST 2.72
C Reg3_0/Q0 Reg3_0/Q1 6.21
C VSS Q2 2.59
C RST Reg3_0/DFlipFlop_0/NAND3_4/A 2.72
C RST 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A 2.72
C 011detector_0/A_xor_B VDD 3.79
C RST Reg3_0/DFlipFlop_2/NAND3_4/A 2.72
C 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B VDD 2.62
C 011detector_0/XOR2_1/A VDD 3.97
C 011detector_0/OR2_0/Y 011detector_0/AND2_1/Y 2.71
C RST VDD 9.14
C 011detector_0/XOR2_1/A VSS 4.37
C CLK VDD 6.98
C RST VSS 2.82
C CLK VSS 2.53
C 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A VSS 2.33
C 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B VDD 2.62
C VSS Reg3_0/DFlipFlop_1/NAND3_4/A 2.33
C VDD Reg3_0/DFlipFlop_1/NAND3_5/B 2.62
C VDD Reg3_0/Q0 3.57
C 011detector_0/XOR2_1/B 011detector_0/XOR2_1/NAND2_0/A 2.04
C 011detector_0/XOR2_1/B VDD 3.10
C VSS Reg3_0/Q0 2.21
C 011detector_0/XOR2_1/B VSS 2.26
C 011detector_0/AND3_0/C 011detector_0/XOR2_1/B 8.28
C VDD Reg3_0/Q1 2.58
C CLK 011detector_0/XOR2_1/A 2.19
C CLK RST 20.01
C RST 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A 2.72
C 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A VSS 2.33
C VSS Reg3_0/DFlipFlop_0/NAND3_4/A 2.33
C RST Reg3_0/DFlipFlop_1/NAND3_4/A 2.72
C 011detector_0/AND3_0/Y VDD 5.56
C 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A VSS 2.33
C 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B VDD 2.62
C 011detector_0/XOR2_1/B 011detector_0/XOR2_1/A 6.83
C AND2_1INV_0/B VDD 2.74
C B CLK 3.26
C VSS Reg3_0/DFlipFlop_2/NAND3_4/A 2.33
C VDD Reg3_0/DFlipFlop_2/NAND3_5/B 2.62
C VDD VSS 6.22
C 011detector_0/AND3_0/C VDD 2.72
C VDD Reg3_0/DFlipFlop_0/NAND3_5/B 2.62
C B GND 21.78
R B 73
= B AND2_1INV_0/A
= B AND2_1INV_0/INV_0/A
= FWD AND2_1INV_0/Y
= FWD AND2_1INV_0/AND2_0/Y
= FWD AND2_1INV_0/AND2_0/INV_0/Y
C AND2_1INV_0/AND2_0/INV_0/A GND 2.02
R AND2_1INV_0/AND2_0/INV_0/A 65
= AND2_1INV_0/AND2_0/INV_0/A AND2_1INV_0/AND2_0/NAND2_0/Y
= AND2_1INV_0/AND2_0/INV_0/A AND2_1INV_0/AND2_0/m1_29_16#
C AND2_1INV_0/INV_0/Y GND 2.06
R AND2_1INV_0/INV_0/Y 64
= AND2_1INV_0/INV_0/Y AND2_1INV_0/m1_18_26#
= AND2_1INV_0/INV_0/Y AND2_1INV_0/AND2_0/A
= AND2_1INV_0/INV_0/Y AND2_1INV_0/AND2_0/NAND2_0/A
C Reg3_0/Q1b GND 2.91
R Reg3_0/Q1b 75
= Reg3_0/Q1b Reg3_0/DFlipFlop_1/Qb
= Reg3_0/Q1b Reg3_0/DFlipFlop_1/NAND3_4/Y
= Reg3_0/Q1b Reg3_0/DFlipFlop_1/NAND3_5/A
C Reg3_0/Q1 GND 10.56
R Reg3_0/Q1 141
= Reg3_0/Q1 Reg3_0/D2
= Reg3_0/Q1 Reg3_0/DFlipFlop_2/D
= Reg3_0/Q1 Reg3_0/DFlipFlop_2/NAND3_0/A
= Reg3_0/Q1 m1_n12_248#
= Reg3_0/Q1 Reg3_0/DFlipFlop_1/Q
= Reg3_0/Q1 Reg3_0/DFlipFlop_1/NAND3_5/Y
= Reg3_0/Q1 Reg3_0/DFlipFlop_1/NAND3_4/C
C Reg3_0/DFlipFlop_1/NAND3_5/B GND 8.91
R Reg3_0/DFlipFlop_1/NAND3_5/B 201
= Reg3_0/DFlipFlop_1/NAND3_5/B Reg3_0/DFlipFlop_1/NAND3_3/A
= Reg3_0/DFlipFlop_1/NAND3_5/B Reg3_0/DFlipFlop_1/NAND3_2/Y
= Reg3_0/DFlipFlop_1/NAND3_5/B Reg3_0/DFlipFlop_1/NAND3_1/C
= Reg3_0/DFlipFlop_1/NAND3_5/B Reg3_0/DFlipFlop_1/m1_58_n40#
C Reg3_0/DFlipFlop_1/NAND3_3/Y GND 3.79
R Reg3_0/DFlipFlop_1/NAND3_3/Y 77
= Reg3_0/DFlipFlop_1/NAND3_3/Y Reg3_0/DFlipFlop_1/NAND3_2/C
= Reg3_0/DFlipFlop_1/NAND3_3/Y Reg3_0/DFlipFlop_1/m1_94_n24#
C Reg3_0/DFlipFlop_1/NAND3_4/A GND 6.89
R Reg3_0/DFlipFlop_1/NAND3_4/A 139
= Reg3_0/DFlipFlop_1/NAND3_4/A Reg3_0/DFlipFlop_1/NAND3_1/Y
= Reg3_0/DFlipFlop_1/NAND3_4/A Reg3_0/DFlipFlop_1/NAND3_0/C
= Reg3_0/DFlipFlop_1/NAND3_4/A Reg3_0/DFlipFlop_1/m1_22_n8#
C Reg3_0/DFlipFlop_1/NAND3_3/B GND 6.01
R Reg3_0/DFlipFlop_1/NAND3_3/B 138
= Reg3_0/DFlipFlop_1/NAND3_3/B Reg3_0/DFlipFlop_1/NAND3_1/A
= Reg3_0/DFlipFlop_1/NAND3_3/B Reg3_0/DFlipFlop_1/NAND3_0/Y
= Reg3_0/DFlipFlop_1/NAND3_3/B Reg3_0/DFlipFlop_1/m1_30_n32#
C Reg3_0/Q2b GND 2.91
R Reg3_0/Q2b 75
= Reg3_0/Q2b Reg3_0/DFlipFlop_2/Qb
= Reg3_0/Q2b Reg3_0/DFlipFlop_2/NAND3_4/Y
= Reg3_0/Q2b Reg3_0/DFlipFlop_2/NAND3_5/A
C Reg3_0/DFlipFlop_2/NAND3_5/B GND 8.91
R Reg3_0/DFlipFlop_2/NAND3_5/B 201
= Reg3_0/DFlipFlop_2/NAND3_5/B Reg3_0/DFlipFlop_2/NAND3_3/A
= Reg3_0/DFlipFlop_2/NAND3_5/B Reg3_0/DFlipFlop_2/NAND3_2/Y
= Reg3_0/DFlipFlop_2/NAND3_5/B Reg3_0/DFlipFlop_2/NAND3_1/C
= Reg3_0/DFlipFlop_2/NAND3_5/B Reg3_0/DFlipFlop_2/m1_58_n40#
C Reg3_0/DFlipFlop_2/NAND3_3/Y GND 3.79
R Reg3_0/DFlipFlop_2/NAND3_3/Y 77
= Reg3_0/DFlipFlop_2/NAND3_3/Y Reg3_0/DFlipFlop_2/NAND3_2/C
= Reg3_0/DFlipFlop_2/NAND3_3/Y Reg3_0/DFlipFlop_2/m1_94_n24#
C Reg3_0/DFlipFlop_2/NAND3_4/A GND 6.89
R Reg3_0/DFlipFlop_2/NAND3_4/A 139
= Reg3_0/DFlipFlop_2/NAND3_4/A Reg3_0/DFlipFlop_2/NAND3_1/Y
= Reg3_0/DFlipFlop_2/NAND3_4/A Reg3_0/DFlipFlop_2/NAND3_0/C
= Reg3_0/DFlipFlop_2/NAND3_4/A Reg3_0/DFlipFlop_2/m1_22_n8#
C Reg3_0/DFlipFlop_2/NAND3_3/B GND 6.01
R Reg3_0/DFlipFlop_2/NAND3_3/B 138
= Reg3_0/DFlipFlop_2/NAND3_3/B Reg3_0/DFlipFlop_2/NAND3_1/A
= Reg3_0/DFlipFlop_2/NAND3_3/B Reg3_0/DFlipFlop_2/NAND3_0/Y
= Reg3_0/DFlipFlop_2/NAND3_3/B Reg3_0/DFlipFlop_2/m1_30_n32#
C Reg3_0/Q0b GND 2.91
R Reg3_0/Q0b 75
= Reg3_0/Q0b Reg3_0/DFlipFlop_0/Qb
= Reg3_0/Q0b Reg3_0/DFlipFlop_0/NAND3_4/Y
= Reg3_0/Q0b Reg3_0/DFlipFlop_0/NAND3_5/A
C Reg3_0/Q0 GND 6.01
R Reg3_0/Q0 139
= Reg3_0/Q0 Reg3_0/D1
= Reg3_0/Q0 Reg3_0/DFlipFlop_1/D
= Reg3_0/Q0 Reg3_0/DFlipFlop_1/NAND3_0/A
= Reg3_0/Q0 m1_n4_140#
= Reg3_0/Q0 Reg3_0/DFlipFlop_0/Q
= Reg3_0/Q0 Reg3_0/DFlipFlop_0/NAND3_5/Y
= Reg3_0/Q0 Reg3_0/DFlipFlop_0/NAND3_4/C
C Reg3_0/DFlipFlop_0/NAND3_5/B GND 8.91
R Reg3_0/DFlipFlop_0/NAND3_5/B 201
= Reg3_0/DFlipFlop_0/NAND3_5/B Reg3_0/DFlipFlop_0/NAND3_3/A
= Reg3_0/DFlipFlop_0/NAND3_5/B Reg3_0/DFlipFlop_0/NAND3_2/Y
= Reg3_0/DFlipFlop_0/NAND3_5/B Reg3_0/DFlipFlop_0/NAND3_1/C
= Reg3_0/DFlipFlop_0/NAND3_5/B Reg3_0/DFlipFlop_0/m1_58_n40#
C Reg3_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R Reg3_0/DFlipFlop_0/NAND3_3/Y 77
= Reg3_0/DFlipFlop_0/NAND3_3/Y Reg3_0/DFlipFlop_0/NAND3_2/C
= Reg3_0/DFlipFlop_0/NAND3_3/Y Reg3_0/DFlipFlop_0/m1_94_n24#
C Reg3_0/DFlipFlop_0/NAND3_4/A GND 6.89
R Reg3_0/DFlipFlop_0/NAND3_4/A 139
= Reg3_0/DFlipFlop_0/NAND3_4/A Reg3_0/DFlipFlop_0/NAND3_1/Y
= Reg3_0/DFlipFlop_0/NAND3_4/A Reg3_0/DFlipFlop_0/NAND3_0/C
= Reg3_0/DFlipFlop_0/NAND3_4/A Reg3_0/DFlipFlop_0/m1_22_n8#
C Reg3_0/DFlipFlop_0/NAND3_3/B GND 6.01
R Reg3_0/DFlipFlop_0/NAND3_3/B 138
= Reg3_0/DFlipFlop_0/NAND3_3/B Reg3_0/DFlipFlop_0/NAND3_1/A
= Reg3_0/DFlipFlop_0/NAND3_3/B Reg3_0/DFlipFlop_0/NAND3_0/Y
= Reg3_0/DFlipFlop_0/NAND3_3/B Reg3_0/DFlipFlop_0/m1_30_n32#
C A GND 2.24
R A 57
= A Reg3_0/D0
= A Reg3_0/DFlipFlop_0/D
= A Reg3_0/DFlipFlop_0/NAND3_0/A
C 011detector_0/XOR2_1/B GND 19.27
R 011detector_0/XOR2_1/B 213
= 011detector_0/XOR2_1/B 011detector_0/Reg3_0/Q0
= 011detector_0/XOR2_1/B 011detector_0/m1_95_n24#
= 011detector_0/XOR2_1/B 011detector_0/Reg3_0/DFlipFlop_0/Q
= 011detector_0/XOR2_1/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/Y
= 011detector_0/XOR2_1/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/C
= 011detector_0/XOR2_1/B 011detector_0/XOR2_1/NAND2_1INV_0/B
= 011detector_0/XOR2_1/B 011detector_0/XOR2_1/NAND2_1INV_0/NAND2_0/B
= 011detector_0/XOR2_1/B 011detector_0/XOR2_1/NAND2_1INV_1/A
= 011detector_0/XOR2_1/B 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/A
C 011detector_0/XOR2_1/NAND2_0/B GND 3.19
R 011detector_0/XOR2_1/NAND2_0/B 67
= 011detector_0/XOR2_1/NAND2_0/B 011detector_0/XOR2_1/NAND2_1INV_1/Y
= 011detector_0/XOR2_1/NAND2_0/B 011detector_0/XOR2_1/m1_86_n8#
= 011detector_0/XOR2_1/NAND2_0/B 011detector_0/XOR2_1/NAND2_1INV_1/NAND2_0/Y
C 011detector_0/XOR2_1/A GND 25.75
R 011detector_0/XOR2_1/A 340
= 011detector_0/XOR2_1/A 011detector_0/AND2_2/A
= 011detector_0/XOR2_1/A 011detector_0/AND2_2/NAND2_0/A
= 011detector_0/XOR2_1/A 011detector_0/AND3_0/B
= 011detector_0/XOR2_1/A 011detector_0/AND3_0/NAND3_0/B
= 011detector_0/XOR2_1/A 011detector_0/Reg3_0/Q1
= 011detector_0/XOR2_1/A 011detector_0/Reg3_0/DFlipFlop_1/Q
= 011detector_0/XOR2_1/A 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/Y
= 011detector_0/XOR2_1/A 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/C
= 011detector_0/XOR2_1/A 011detector_0/m1_20_0#
= 011detector_0/XOR2_1/A 011detector_0/m1_139_n8#
= 011detector_0/XOR2_1/A 011detector_0/XOR2_1/NAND2_1INV_0/A
= 011detector_0/XOR2_1/A 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/A
= 011detector_0/XOR2_1/A 011detector_0/XOR2_1/NAND2_1INV_1/B
= 011detector_0/XOR2_1/A 011detector_0/XOR2_1/NAND2_1INV_1/NAND2_0/B
C 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/Y GND 2.06
R 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/Y 63
= 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/Y 011detector_0/XOR2_1/NAND2_1INV_1/NAND2_0/A
= 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/Y 011detector_0/XOR2_1/NAND2_1INV_1/m1_18_25#
C 011detector_0/XOR2_1/NAND2_0/A GND 4.09
R 011detector_0/XOR2_1/NAND2_0/A 68
= 011detector_0/XOR2_1/NAND2_0/A 011detector_0/XOR2_1/NAND2_1INV_0/Y
= 011detector_0/XOR2_1/NAND2_0/A 011detector_0/XOR2_1/m1_42_n24#
= 011detector_0/XOR2_1/NAND2_0/A 011detector_0/XOR2_1/NAND2_1INV_0/NAND2_0/Y
C 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/Y GND 2.06
R 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/Y 63
= 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/Y 011detector_0/XOR2_1/NAND2_1INV_0/NAND2_0/A
= 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/Y 011detector_0/XOR2_1/NAND2_1INV_0/m1_18_25#
C VSS GND 56.88
R VSS 1152
= VSS Reg3_0/VSS
= VSS Reg3_0/DFlipFlop_2/VSS
= VSS Reg3_0/DFlipFlop_2/NAND3_0/VSS
= VSS Reg3_0/DFlipFlop_2/NAND3_5/VSS
= VSS Reg3_0/DFlipFlop_2/NAND3_1/VSS
= VSS Reg3_0/DFlipFlop_2/NAND3_2/VSS
= VSS Reg3_0/DFlipFlop_2/NAND3_3/VSS
= VSS Reg3_0/DFlipFlop_2/NAND3_4/VSS
= VSS Reg3_0/DFlipFlop_2/m1_186_0#
= VSS Reg3_0/DFlipFlop_1/VSS
= VSS Reg3_0/DFlipFlop_0/VSS
= VSS Reg3_0/DFlipFlop_0/NAND3_0/VSS
= VSS Reg3_0/DFlipFlop_0/NAND3_5/VSS
= VSS Reg3_0/DFlipFlop_0/NAND3_1/VSS
= VSS Reg3_0/DFlipFlop_0/NAND3_2/VSS
= VSS Reg3_0/DFlipFlop_0/NAND3_3/VSS
= VSS Reg3_0/DFlipFlop_0/NAND3_4/VSS
= VSS Reg3_0/DFlipFlop_0/m1_186_0#
= VSS Reg3_0/DFlipFlop_1/NAND3_0/VSS
= VSS Reg3_0/DFlipFlop_1/NAND3_5/VSS
= VSS Reg3_0/DFlipFlop_1/NAND3_1/VSS
= VSS Reg3_0/DFlipFlop_1/NAND3_2/VSS
= VSS Reg3_0/DFlipFlop_1/NAND3_3/VSS
= VSS Reg3_0/DFlipFlop_1/NAND3_4/VSS
= VSS Reg3_0/DFlipFlop_1/m1_186_0#
= VSS AND2_1INV_0/VSS
= VSS AND2_1INV_0/INV_0/VSS
= VSS AND2_1INV_0/AND2_0/VSS
= VSS AND2_1INV_0/AND2_0/NAND2_0/VSS
= VSS AND2_1INV_0/AND2_0/INV_0/VSS
= VSS 011detector_0/VSS
= VSS m1_783_80#
= VSS 011detector_0/AND2_2/VSS
= VSS 011detector_0/AND2_2/NAND2_0/VSS
= VSS 011detector_0/AND2_2/INV_0/VSS
= VSS 011detector_0/AND3_0/VSS
= VSS 011detector_0/AND3_0/INV_0/VSS
= VSS 011detector_0/AND3_0/NAND3_0/VSS
= VSS 011detector_0/XOR2_1/VSS
= VSS 011detector_0/XOR2_1/NAND2_0/VSS
= VSS 011detector_0/XOR2_1/NAND2_1INV_0/VSS
= VSS 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/VSS
= VSS 011detector_0/XOR2_1/NAND2_1INV_0/NAND2_0/VSS
= VSS 011detector_0/XOR2_1/NAND2_1INV_1/VSS
= VSS 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/VSS
= VSS 011detector_0/XOR2_1/NAND2_1INV_1/NAND2_0/VSS
= VSS 011detector_0/AND2_1/VSS
= VSS 011detector_0/AND2_1/NAND2_0/VSS
= VSS 011detector_0/AND2_1/INV_0/VSS
= VSS 011detector_0/INV_0/VSS
= VSS 011detector_0/OR2_0/VSS
= VSS 011detector_0/OR2_0/INV_0/VSS
= VSS 011detector_0/OR2_0/NOR2_0/VSS
= VSS 011detector_0/Reg3_0/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_2/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_2/m1_186_0#
= VSS 011detector_0/Reg3_0/DFlipFlop_1/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_0/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_0/m1_186_0#
= VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/VSS
= VSS 011detector_0/Reg3_0/DFlipFlop_1/m1_186_0#
C 011detector_0/Reg3_0/Q1b GND 2.91
R 011detector_0/Reg3_0/Q1b 75
= 011detector_0/Reg3_0/Q1b 011detector_0/Reg3_0/DFlipFlop_1/Qb
= 011detector_0/Reg3_0/Q1b 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/Y
= 011detector_0/Reg3_0/Q1b 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/A
C VDD GND 473.23
R VDD 54871
= VDD Reg3_0/VDD
= VDD Reg3_0/DFlipFlop_2/VDD
= VDD Reg3_0/DFlipFlop_2/NAND3_4/VDD
= VDD Reg3_0/DFlipFlop_2/NAND3_3/C
= VDD Reg3_0/DFlipFlop_2/m1_130_20#
= VDD Reg3_0/DFlipFlop_2/NAND3_5/VDD
= VDD Reg3_0/DFlipFlop_2/NAND3_5/C
= VDD Reg3_0/DFlipFlop_2/m1_202_20#
= VDD Reg3_0/DFlipFlop_2/NAND3_0/VDD
= VDD Reg3_0/DFlipFlop_2/NAND3_3/VDD
= VDD Reg3_0/DFlipFlop_2/NAND3_1/VDD
= VDD Reg3_0/DFlipFlop_2/NAND3_2/VDD
= VDD Reg3_0/DFlipFlop_2/w_n6_34#
= VDD Reg3_0/DFlipFlop_1/VDD
= VDD Reg3_0/DFlipFlop_0/VDD
= VDD Reg3_0/DFlipFlop_0/NAND3_4/VDD
= VDD Reg3_0/DFlipFlop_0/NAND3_3/C
= VDD Reg3_0/DFlipFlop_0/m1_130_20#
= VDD Reg3_0/DFlipFlop_0/NAND3_5/VDD
= VDD Reg3_0/DFlipFlop_0/NAND3_5/C
= VDD Reg3_0/DFlipFlop_0/m1_202_20#
= VDD Reg3_0/DFlipFlop_0/NAND3_0/VDD
= VDD Reg3_0/DFlipFlop_0/NAND3_3/VDD
= VDD Reg3_0/DFlipFlop_0/NAND3_1/VDD
= VDD Reg3_0/DFlipFlop_0/NAND3_2/VDD
= VDD Reg3_0/DFlipFlop_0/w_n6_34#
= VDD Reg3_0/DFlipFlop_1/NAND3_4/VDD
= VDD Reg3_0/DFlipFlop_1/NAND3_3/C
= VDD Reg3_0/DFlipFlop_1/m1_130_20#
= VDD Reg3_0/DFlipFlop_1/NAND3_5/VDD
= VDD Reg3_0/DFlipFlop_1/NAND3_5/C
= VDD Reg3_0/DFlipFlop_1/m1_202_20#
= VDD Reg3_0/DFlipFlop_1/NAND3_0/VDD
= VDD Reg3_0/DFlipFlop_1/NAND3_3/VDD
= VDD Reg3_0/DFlipFlop_1/NAND3_1/VDD
= VDD Reg3_0/DFlipFlop_1/NAND3_2/VDD
= VDD Reg3_0/DFlipFlop_1/w_n6_34#
= VDD AND2_1INV_0/VDD
= VDD AND2_1INV_0/INV_0/VDD
= VDD AND2_1INV_0/w_6_52#
= VDD AND2_1INV_0/AND2_0/VDD
= VDD AND2_1INV_0/AND2_0/NAND2_0/VDD
= VDD AND2_1INV_0/AND2_0/INV_0/VDD
= VDD 011detector_0/VDD
= VDD m1_785_132#
= VDD 011detector_0/AND2_2/VDD
= VDD 011detector_0/AND2_2/NAND2_0/VDD
= VDD 011detector_0/AND2_2/INV_0/VDD
= VDD 011detector_0/AND3_0/VDD
= VDD 011detector_0/AND3_0/INV_0/VDD
= VDD 011detector_0/AND3_0/NAND3_0/VDD
= VDD 011detector_0/XOR2_1/VDD
= VDD 011detector_0/XOR2_1/NAND2_0/VDD
= VDD 011detector_0/XOR2_1/NAND2_1INV_0/VDD
= VDD 011detector_0/XOR2_1/NAND2_1INV_0/INV_0/VDD
= VDD 011detector_0/XOR2_1/NAND2_1INV_0/NAND2_0/VDD
= VDD 011detector_0/XOR2_1/NAND2_1INV_0/w_6_51#
= VDD 011detector_0/XOR2_1/NAND2_1INV_1/VDD
= VDD 011detector_0/XOR2_1/w_6_52#
= VDD 011detector_0/XOR2_1/w_54_59#
= VDD 011detector_0/XOR2_1/NAND2_1INV_1/INV_0/VDD
= VDD 011detector_0/XOR2_1/NAND2_1INV_1/NAND2_0/VDD
= VDD 011detector_0/XOR2_1/NAND2_1INV_1/w_6_51#
= VDD 011detector_0/AND2_1/VDD
= VDD 011detector_0/AND2_1/NAND2_0/VDD
= VDD 011detector_0/AND2_1/INV_0/VDD
= VDD 011detector_0/OR2_0/VDD
= VDD 011detector_0/w_6_n64#
= VDD 011detector_0/INV_0/VDD
= VDD 011detector_0/OR2_0/INV_0/VDD
= VDD 011detector_0/OR2_0/NOR2_0/VDD
= VDD 011detector_0/Reg3_0/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_2/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/C
= VDD 011detector_0/Reg3_0/DFlipFlop_2/m1_130_20#
= VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/C
= VDD 011detector_0/Reg3_0/DFlipFlop_2/m1_202_20#
= VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_2/w_n6_34#
= VDD 011detector_0/Reg3_0/DFlipFlop_1/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_0/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/C
= VDD 011detector_0/Reg3_0/DFlipFlop_0/m1_130_20#
= VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/C
= VDD 011detector_0/Reg3_0/DFlipFlop_0/m1_202_20#
= VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_0/w_n6_34#
= VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/C
= VDD 011detector_0/Reg3_0/DFlipFlop_1/m1_130_20#
= VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/C
= VDD 011detector_0/Reg3_0/DFlipFlop_1/m1_202_20#
= VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/VDD
= VDD 011detector_0/Reg3_0/DFlipFlop_1/w_n6_34#
C 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B GND 8.91
R 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 201
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/A
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/Y
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/C
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_1/m1_58_n40#
C 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y GND 3.79
R 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y 77
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/C
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/Y 011detector_0/Reg3_0/DFlipFlop_1/m1_94_n24#
C 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A GND 6.89
R 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A 139
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/Y
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/C
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_1/m1_22_n8#
C 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B GND 6.01
R 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B 138
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/A
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/Y
= 011detector_0/Reg3_0/DFlipFlop_1/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_1/m1_30_n32#
C 011detector_0/AND2_1/Y GND 7.98
R 011detector_0/AND2_1/Y 70
= 011detector_0/AND2_1/Y 011detector_0/m1_44_n133#
= 011detector_0/AND2_1/Y 011detector_0/AND2_1/INV_0/Y
= 011detector_0/AND2_1/Y 011detector_0/Reg3_0/D1
= 011detector_0/AND2_1/Y 011detector_0/Reg3_0/DFlipFlop_1/D
= 011detector_0/AND2_1/Y 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/A
C 011detector_0/Reg3_0/Q2b GND 2.91
R 011detector_0/Reg3_0/Q2b 75
= 011detector_0/Reg3_0/Q2b 011detector_0/Reg3_0/DFlipFlop_2/Qb
= 011detector_0/Reg3_0/Q2b 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/Y
= 011detector_0/Reg3_0/Q2b 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/A
C AND2_1INV_0/B GND 10.92
R AND2_1INV_0/B 147
= AND2_1INV_0/B AND2_1INV_0/AND2_0/B
= AND2_1INV_0/B AND2_1INV_0/AND2_0/NAND2_0/B
= AND2_1INV_0/B 011detector_0/Y
= AND2_1INV_0/B m1_807_0#
= AND2_1INV_0/B 011detector_0/Reg3_0/Q2
= AND2_1INV_0/B 011detector_0/Reg3_0/DFlipFlop_2/Q
= AND2_1INV_0/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/Y
= AND2_1INV_0/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/C
C 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B GND 8.91
R 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 201
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/A
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/Y
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/C
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_2/m1_58_n40#
C 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y GND 3.79
R 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y 77
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/C
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/Y 011detector_0/Reg3_0/DFlipFlop_2/m1_94_n24#
C 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A GND 6.89
R 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A 139
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/Y
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/C
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_2/m1_22_n8#
C 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B GND 6.01
R 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B 138
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/A
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/Y
= 011detector_0/Reg3_0/DFlipFlop_2/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_2/m1_30_n32#
C 011detector_0/AND3_0/Y GND 3.66
R 011detector_0/AND3_0/Y 66
= 011detector_0/AND3_0/Y 011detector_0/m1_52_35#
= 011detector_0/AND3_0/Y 011detector_0/AND3_0/INV_0/Y
= 011detector_0/AND3_0/Y 011detector_0/Reg3_0/D2
= 011detector_0/AND3_0/Y 011detector_0/Reg3_0/DFlipFlop_2/D
= 011detector_0/AND3_0/Y 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/A
C 011detector_0/AND3_0/C GND 16.33
R 011detector_0/AND3_0/C 208
= 011detector_0/AND3_0/C 011detector_0/AND2_2/B
= 011detector_0/AND3_0/C 011detector_0/AND2_2/NAND2_0/B
= 011detector_0/AND3_0/C 011detector_0/AND3_0/NAND3_0/C
= 011detector_0/AND3_0/C 011detector_0/Reg3_0/Q0b
= 011detector_0/AND3_0/C 011detector_0/m1_28_n32#
= 011detector_0/AND3_0/C 011detector_0/Reg3_0/DFlipFlop_0/Qb
= 011detector_0/AND3_0/C 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/Y
= 011detector_0/AND3_0/C 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/A
C 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B GND 8.91
R 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 201
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/A
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/Y
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/C
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_5/B 011detector_0/Reg3_0/DFlipFlop_0/m1_58_n40#
C 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y 77
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/C
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/Y 011detector_0/Reg3_0/DFlipFlop_0/m1_94_n24#
C RST GND 62.92
R RST 1130
= RST Reg3_0/RST
= RST Reg3_0/DFlipFlop_2/RST
= RST Reg3_0/DFlipFlop_2/NAND3_4/B
= RST Reg3_0/DFlipFlop_2/NAND3_0/B
= RST Reg3_0/DFlipFlop_2/NAND3_2/B
= RST Reg3_0/DFlipFlop_1/RST
= RST Reg3_0/DFlipFlop_1/NAND3_4/B
= RST Reg3_0/DFlipFlop_1/NAND3_0/B
= RST Reg3_0/DFlipFlop_1/NAND3_2/B
= RST Reg3_0/DFlipFlop_0/RST
= RST Reg3_0/DFlipFlop_0/NAND3_4/B
= RST Reg3_0/DFlipFlop_0/NAND3_0/B
= RST Reg3_0/DFlipFlop_0/NAND3_2/B
= RST 011detector_0/RST'
= RST 011detector_0/Reg3_0/RST
= RST 011detector_0/Reg3_0/DFlipFlop_2/RST
= RST 011detector_0/Reg3_0/DFlipFlop_2/NAND3_4/B
= RST 011detector_0/Reg3_0/DFlipFlop_2/NAND3_0/B
= RST 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/B
= RST 011detector_0/Reg3_0/DFlipFlop_1/RST
= RST 011detector_0/Reg3_0/DFlipFlop_1/NAND3_4/B
= RST 011detector_0/Reg3_0/DFlipFlop_1/NAND3_0/B
= RST 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/B
= RST 011detector_0/Reg3_0/DFlipFlop_0/RST
= RST 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/B
= RST 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/B
= RST 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/B
C CLK GND 44.13
R CLK 757
= CLK Reg3_0/CLK
= CLK Reg3_0/DFlipFlop_2/CLK
= CLK Reg3_0/DFlipFlop_2/NAND3_1/B
= CLK Reg3_0/DFlipFlop_2/NAND3_2/A
= CLK Reg3_0/DFlipFlop_1/CLK
= CLK Reg3_0/DFlipFlop_1/NAND3_1/B
= CLK Reg3_0/DFlipFlop_1/NAND3_2/A
= CLK Reg3_0/DFlipFlop_0/CLK
= CLK Reg3_0/DFlipFlop_0/NAND3_1/B
= CLK Reg3_0/DFlipFlop_0/NAND3_2/A
= CLK 011detector_0/CLK
= CLK 011detector_0/Reg3_0/CLK
= CLK 011detector_0/Reg3_0/DFlipFlop_2/CLK
= CLK 011detector_0/Reg3_0/DFlipFlop_2/NAND3_1/B
= CLK 011detector_0/Reg3_0/DFlipFlop_2/NAND3_2/A
= CLK 011detector_0/Reg3_0/DFlipFlop_1/CLK
= CLK 011detector_0/Reg3_0/DFlipFlop_1/NAND3_1/B
= CLK 011detector_0/Reg3_0/DFlipFlop_1/NAND3_2/A
= CLK 011detector_0/Reg3_0/DFlipFlop_0/CLK
= CLK 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/B
= CLK 011detector_0/Reg3_0/DFlipFlop_0/NAND3_2/A
C 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A GND 6.89
R 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A 139
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/Y
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/C
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_4/A 011detector_0/Reg3_0/DFlipFlop_0/m1_22_n8#
C 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B GND 6.01
R 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B 138
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_1/A
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/Y
= 011detector_0/Reg3_0/DFlipFlop_0/NAND3_3/B 011detector_0/Reg3_0/DFlipFlop_0/m1_30_n32#
C 011detector_0/OR2_0/Y GND 7.63
R 011detector_0/OR2_0/Y 69
= 011detector_0/OR2_0/Y 011detector_0/m1_94_n141#
= 011detector_0/OR2_0/Y 011detector_0/OR2_0/INV_0/Y
= 011detector_0/OR2_0/Y 011detector_0/Reg3_0/D0
= 011detector_0/OR2_0/Y 011detector_0/Reg3_0/DFlipFlop_0/D
= 011detector_0/OR2_0/Y 011detector_0/Reg3_0/DFlipFlop_0/NAND3_0/A
C 011detector_0/AND2_2/INV_0/A GND 2.02
R 011detector_0/AND2_2/INV_0/A 65
= 011detector_0/AND2_2/INV_0/A 011detector_0/AND2_2/NAND2_0/Y
= 011detector_0/AND2_2/INV_0/A 011detector_0/AND2_2/m1_29_16#
C 011detector_0/AND2_1/INV_0/A GND 2.02
R 011detector_0/AND2_1/INV_0/A 65
= 011detector_0/AND2_1/INV_0/A 011detector_0/AND2_1/NAND2_0/Y
= 011detector_0/AND2_1/INV_0/A 011detector_0/AND2_1/m1_29_16#
C Q2 GND 16.35
R Q2 271
= Q2 Reg3_0/Q2
= Q2 Reg3_0/DFlipFlop_2/Q
= Q2 Reg3_0/DFlipFlop_2/NAND3_5/Y
= Q2 Reg3_0/DFlipFlop_2/NAND3_4/C
= Q2 011detector_0/I
= Q2 011detector_0/AND3_0/A
= Q2 011detector_0/AND3_0/NAND3_0/A
= Q2 011detector_0/INV_0/A
= Q2 011detector_0/AND2_1/B
= Q2 011detector_0/AND2_1/NAND2_0/B
C 011detector_0/A_xor_B GND 3.72
R 011detector_0/A_xor_B 69
= 011detector_0/A_xor_B 011detector_0/XOR2_1/Y
= 011detector_0/A_xor_B 011detector_0/XOR2_1/NAND2_0/Y
= 011detector_0/A_xor_B 011detector_0/AND2_1/A
= 011detector_0/A_xor_B 011detector_0/AND2_1/NAND2_0/A
R 011detector_0/OR2_0/INV_0/A 68
= 011detector_0/OR2_0/INV_0/A 011detector_0/OR2_0/NOR2_0/Y
= 011detector_0/OR2_0/INV_0/A 011detector_0/OR2_0/m1_10_28#
C 011detector_0/OR2_0/B GND 2.99
R 011detector_0/OR2_0/B 65
= 011detector_0/OR2_0/B 011detector_0/INV_0/Y
= 011detector_0/OR2_0/B 011detector_0/m1_78_n125#
= 011detector_0/OR2_0/B 011detector_0/OR2_0/NOR2_0/B
C 011detector_0/OR2_0/A GND 2.67
R 011detector_0/OR2_0/A 65
= 011detector_0/OR2_0/A 011detector_0/AND2_2/Y
= 011detector_0/OR2_0/A 011detector_0/AND2_2/INV_0/Y
= 011detector_0/OR2_0/A 011detector_0/m1_62_n96#
= 011detector_0/OR2_0/A 011detector_0/OR2_0/NOR2_0/A
C 011detector_0/AND3_0/INV_0/A GND 2.16
R 011detector_0/AND3_0/INV_0/A 74
= 011detector_0/AND3_0/INV_0/A 011detector_0/AND3_0/NAND3_0/Y
= 011detector_0/AND3_0/INV_0/A 011detector_0/AND3_0/m1_36_20#
