   chip capacitor reduce ground bounce noise small  systolic array chip load clock line  design micron cmo mosis scalable design rule  thought bypass capacitor   don help simultaneous output switching  large inductance bypass capacitor  capacitor signal line ground  ground power line bounce   help lot chip load load  clock line   transient trying suppress  forget large area poly thin oxide diff  time constant large  metal metal poly diff sandwich  lot hole poly layer allowing frequent  metal contact forget exactly wide poly  design probably  diff altogether solid poly sheet  poly substrate  ignored speed   probably better trying tune circuit run  slower edge lower voltage swing especially  signalling spending chip area capacitor  spare space die circuit big  mosis tiny chip size twice big    kevin karplus   kevin   due budgetary constraint light end tunnel  turned   