* Z:\mnt\design.r\spice\examples\4235-2.asc
M쬞1 N004 P001 N005 N005 SiR158DP
C1 N005 0 10
R1 N004 N001 3m
C2 N001 N011 .1
M쬞2 N001 N010 N003 N003 SiR158DP
C3 N003 N009 .1
M쬞3 N001 N008 N002 N002 SiR158DP
C4 N016 0 .1
C5 N017 0 .1
R2 N001 N012 13.7K
R3 N012 0 2K
R4 N001 N013 100K
R5 N001 N014 100K
V1 N002 0 PWL(0 0 100u 10 150m 10.5 2.15 13.5)
V2 N003 0 PWL(0 0 100u 12)
C6 N002 N007 .1
R6 P001 N006 10
R7 P002 N006 1K
C7 0 P002 10n
XU1 N004 N001 N002 N016 0 N003 N010 N009 N017 0 N015 N011 0 N012 N013 N014 N005 N006 N007 N008 LTC4235-2
Rload N005 0 1.7
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2.5
.lib LTC4235-2.sub
.backanno
.end
