#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jul  5 16:37:03 2021
# Process ID: 6108
# Current directory: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_app_layer_0_0_synth_1
# Command line: vivado.exe -log udp_block_app_layer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source udp_block_app_layer_0_0.tcl
# Log file: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_app_layer_0_0_synth_1/udp_block_app_layer_0_0.vds
# Journal file: C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_app_layer_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source udp_block_app_layer_0_0.tcl -notrace
Command: synth_design -top udp_block_app_layer_0_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.11' and will expire in -217 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3532 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 365.941 ; gain = 79.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'udp_block_app_layer_0_0' [c:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ip/udp_block_app_layer_0_0/synth/udp_block_app_layer_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'app_layer' [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/app_layer.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/app_layer.v:92]
WARNING: [Synth 8-6014] Unused sequential element data_send_reg was removed.  [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/app_layer.v:77]
INFO: [Synth 8-256] done synthesizing module 'app_layer' (1#1) [C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/app_layer.v:18]
INFO: [Synth 8-256] done synthesizing module 'udp_block_app_layer_0_0' (2#1) [c:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ip/udp_block_app_layer_0_0/synth/udp_block_app_layer_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 405.016 ; gain = 118.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 405.016 ; gain = 118.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 405.016 ; gain = 118.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_packets" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 405.016 ; gain = 118.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module app_layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/send_packets_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/state_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[0]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[1]' (FDRE) to 'inst/length_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[3]' (FDSE) to 'inst/length_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[5]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[6]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[7]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[8]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[9]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[10]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[11]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[12]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[13]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[14]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/length_in_reg[15]' (FDRE) to 'inst/dest_port_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[0]' (FDRE) to 'inst/dest_port_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[1]' (FDRE) to 'inst/dest_port_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[2]' (FDRE) to 'inst/dest_port_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[3]' (FDRE) to 'inst/dest_port_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[4]' (FDRE) to 'inst/dest_port_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[5]' (FDRE) to 'inst/dest_port_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[6]' (FDRE) to 'inst/dest_port_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[7]' (FDRE) to 'inst/dest_port_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[8]' (FDRE) to 'inst/dest_port_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[9]' (FDRE) to 'inst/dest_port_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[10]' (FDRE) to 'inst/dest_port_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[11]' (FDRE) to 'inst/dest_port_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[12]' (FDRE) to 'inst/dest_port_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[13]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[14]' (FDSE) to 'inst/dest_port_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/dest_port_reg[15]' (FDSE) to 'inst/ip_addr_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[0]' (FDSE) to 'inst/ip_addr_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[1]' (FDSE) to 'inst/ip_addr_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[2]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[3]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[4]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[5]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[6]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[7]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[8]' (FDSE) to 'inst/ip_addr_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[9]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[10]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[11]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[12]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[13]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[14]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[15]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[16]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[17]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[18]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[19]' (FDSE) to 'inst/ip_addr_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[20]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[21]' (FDSE) to 'inst/ip_addr_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[22]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[23]' (FDSE) to 'inst/ip_addr_in_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[24]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[25]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[26]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[27]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[28]' (FDRE) to 'inst/ip_addr_in_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ip_addr_in_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/ip_addr_in_reg[30]' (FDSE) to 'inst/ip_addr_in_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/ip_addr_in_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[0]' (FDRE) to 'inst/data_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[1]' (FDRE) to 'inst/data_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[2]' (FDRE) to 'inst/data_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[3]' (FDRE) to 'inst/data_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[4]' (FDRE) to 'inst/data_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[5]' (FDRE) to 'inst/data_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[6]' (FDRE) to 'inst/data_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[7]' (FDRE) to 'inst/data_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[8]' (FDRE) to 'inst/data_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[9]' (FDRE) to 'inst/data_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[10]' (FDRE) to 'inst/data_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[11]' (FDRE) to 'inst/data_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[12]' (FDRE) to 'inst/data_in_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[13]' (FDRE) to 'inst/data_in_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[14]' (FDRE) to 'inst/data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[15]' (FDRE) to 'inst/data_in_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[16]' (FDRE) to 'inst/data_in_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[17]' (FDRE) to 'inst/data_in_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[18]' (FDRE) to 'inst/data_in_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[19]' (FDRE) to 'inst/data_in_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[20]' (FDRE) to 'inst/data_in_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[21]' (FDRE) to 'inst/data_in_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[22]' (FDRE) to 'inst/data_in_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[23]' (FDRE) to 'inst/data_in_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[24]' (FDRE) to 'inst/data_in_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[25]' (FDRE) to 'inst/data_in_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[26]' (FDRE) to 'inst/data_in_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[27]' (FDRE) to 'inst/data_in_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[28]' (FDRE) to 'inst/data_in_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[29]' (FDRE) to 'inst/data_in_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/data_in_reg[30]' (FDRE) to 'inst/data_in_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_in_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/send_packets_reg[2]) is unused and will be removed from module udp_block_app_layer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/state_reg[2]) is unused and will be removed from module udp_block_app_layer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_in_reg[31]) is unused and will be removed from module udp_block_app_layer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ip_addr_in_reg[29]) is unused and will be removed from module udp_block_app_layer_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ip_addr_in_reg[31]) is unused and will be removed from module udp_block_app_layer_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 566.898 ; gain = 280.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 566.898 ; gain = 280.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     8|
|4     |LUT5 |     3|
|5     |LUT6 |     5|
|6     |FDRE |    12|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    31|
|2     |  inst   |app_layer |    31|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 568.023 ; gain = 281.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

117 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 659.426 ; gain = 374.426
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_app_layer_0_0_synth_1/udp_block_app_layer_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.219 ; gain = 501.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Downloads/working-1July2021/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_app_layer_0_0_synth_1/udp_block_app_layer_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1165.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  5 16:37:43 2021...
