# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LabFPartA.srcs/sources_1/new/clock20ns.v" \
"../../../../LabFPartA.srcs/sources_1/new/dtypeReset.v" \
"../../../../LabFPartA.srcs/sim_1/new/dtypeTB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
