INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH3/FPGA_Prototyping_CH3.srcs/sources_1/new/BCD_incrementor_12b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_incrementor_12b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH3/FPGA_Prototyping_CH3.srcs/sources_1/new/bcd_incrementor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_incrementor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH3/FPGA_Prototyping_CH3.srcs/sources_1/imports/FPGA-Intro/FPGA_Prototyping_Exercises/FPGA_Prototyping_Exercises.sim/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH3/FPGA_Prototyping_CH3.srcs/sources_1/imports/FPGA-Intro/Synthesized_Starter_Code/Synthesized_Starter_Code.srcs/sources_1/new/seven_seg_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH3/FPGA_Prototyping_CH3.srcs/chapter_3/new/BCD_incrementor_12b_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_incrementor_12b_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH3/FPGA_Prototyping_CH3.sim/chapter_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
