\hypertarget{structvga__m480__t}{}\doxysection{vga\+\_\+m480\+\_\+t结构体 参考}
\label{structvga__m480__t}\index{vga\_m480\_t@{vga\_m480\_t}}
\doxysubsection*{成员变量}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>struct \{\\
\>\>\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}} \mbox{\hyperlink{structvga__m480__t_aebe3c9be10983ba871f1290c1247db23}{pulse\_bporch}}\\
\>\>\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}} \mbox{\hyperlink{structvga__m480__t_a3c3932f3b80a56f7f136fbfe527599fd}{active\_fporch}}\\
\>\} \mbox{\hyperlink{structvga__m480__t_a876185b672e616ec50d139eeb50e1fb2}{h}}\\
\>struct \{\\
\>\>\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}} \mbox{\hyperlink{structvga__m480__t_a95de785ade3bf62fc8cd83053b53ec00}{fporch\_pulse\_bporch}}\\
\>\>\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\_t}} \mbox{\hyperlink{structvga__m480__t_a47f4f8bbf4e58bd9cf30b2314cec5317}{active}}\\
\>\} \mbox{\hyperlink{structvga__m480__t_a1ca786cc61fdcbaa976d56c0ead377af}{v}}\\
\} \mbox{\hyperlink{structvga__m480__t_a616860f44a3b8bfd8de12b1864bfff45}{param}}\\

\end{tabbing}\item 
\mbox{\hyperlink{arm_2type_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}} $\ast$ \mbox{\hyperlink{structvga__m480__t_a839dc612b698306cddd0524348d7aace}{frame\+\_\+buffer}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_a62b1b7b93fc7c4bebd52f87ac545c2ca}{reg\+\_\+dma\+\_\+ctl}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_aee6ab2fbe0709eea4438b878c5f02e2e}{pixel\+\_\+trg\+\_\+enable}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_a3edbb2b07bf085cd4ad787efa5e4d04e}{pixel\+\_\+trg\+\_\+disable}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_a48a0212160ff151d91c8fa966be2111f}{pixel\+\_\+trg\+\_\+control}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_a03eff6eee42729afecfd24233b038f0f}{pixel\+\_\+dma\+\_\+enable}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_a02411886ee53a959c6be3d95413e9d62}{hsync\+\_\+desc\+\_\+state}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_a4f8a6243cfd8196808c48a3c0faf8c33}{hsync\+\_\+reqsrc\+\_\+state}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{structm480__pdma__desc__t}{m480\+\_\+pdma\+\_\+desc\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_ab29846e9c451580c411d4c509f36c3c9}{hsync\+\_\+state0}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{structm480__pdma__desc__t}{m480\+\_\+pdma\+\_\+desc\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_a91ef98acdb57c97df8fe390b97a8236c}{hsync\+\_\+state1}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_ae26905de8f44bf3e78311126905a5250}{vsync\+\_\+desc\+\_\+state}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_ad4a43bd8307367aaaf7b209f9011d053}{vsync\+\_\+reqsrc\+\_\+state}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{structm480__pdma__desc__t}{m480\+\_\+pdma\+\_\+desc\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_aa89ad74441b4e2b38bc315c67299f368}{vsync\+\_\+state0}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{structm480__pdma__desc__t}{m480\+\_\+pdma\+\_\+desc\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_a1ecd91fcabfff9954da331a082b888f6}{vsync\+\_\+state1}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{arm_2type_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}} \mbox{\hyperlink{structvga__m480__t_a118193a27405439107a3736c7157ce37}{vga\+\_\+buffer}} \mbox{[}\mbox{\hyperlink{vsf__disp__vga__m480_8c_a33899394a1885046d5c7f2064c50d745}{VGA\+\_\+\+M480\+\_\+\+V\+\_\+\+ACTIVE\+\_\+\+LINES}}/\mbox{\hyperlink{vsf__disp__vga__m480_8c_adcb4c02a22a281dd50a9a8c0422213c0}{VGA\+\_\+\+M480\+\_\+\+CFG\+\_\+\+Y\+\_\+\+DIV}}\mbox{]}\mbox{[}320\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{结构体成员变量说明}
\mbox{\Hypertarget{structvga__m480__t_aebe3c9be10983ba871f1290c1247db23}\label{structvga__m480__t_aebe3c9be10983ba871f1290c1247db23}} 
\index{vga\_m480\_t@{vga\_m480\_t}!pulse\_bporch@{pulse\_bporch}}
\index{pulse\_bporch@{pulse\_bporch}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{pulse\_bporch}{pulse\_bporch}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::pulse\+\_\+bporch}

\mbox{\Hypertarget{structvga__m480__t_a3c3932f3b80a56f7f136fbfe527599fd}\label{structvga__m480__t_a3c3932f3b80a56f7f136fbfe527599fd}} 
\index{vga\_m480\_t@{vga\_m480\_t}!active\_fporch@{active\_fporch}}
\index{active\_fporch@{active\_fporch}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{active\_fporch}{active\_fporch}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::active\+\_\+fporch}

\mbox{\Hypertarget{structvga__m480__t_a876185b672e616ec50d139eeb50e1fb2}\label{structvga__m480__t_a876185b672e616ec50d139eeb50e1fb2}} 
\index{vga\_m480\_t@{vga\_m480\_t}!h@{h}}
\index{h@{h}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \}  vga\+\_\+m480\+\_\+t\+::h}

\mbox{\Hypertarget{structvga__m480__t_a95de785ade3bf62fc8cd83053b53ec00}\label{structvga__m480__t_a95de785ade3bf62fc8cd83053b53ec00}} 
\index{vga\_m480\_t@{vga\_m480\_t}!fporch\_pulse\_bporch@{fporch\_pulse\_bporch}}
\index{fporch\_pulse\_bporch@{fporch\_pulse\_bporch}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{fporch\_pulse\_bporch}{fporch\_pulse\_bporch}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::fporch\+\_\+pulse\+\_\+bporch}

\mbox{\Hypertarget{structvga__m480__t_a47f4f8bbf4e58bd9cf30b2314cec5317}\label{structvga__m480__t_a47f4f8bbf4e58bd9cf30b2314cec5317}} 
\index{vga\_m480\_t@{vga\_m480\_t}!active@{active}}
\index{active@{active}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{active}{active}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::active}

\mbox{\Hypertarget{structvga__m480__t_a1ca786cc61fdcbaa976d56c0ead377af}\label{structvga__m480__t_a1ca786cc61fdcbaa976d56c0ead377af}} 
\index{vga\_m480\_t@{vga\_m480\_t}!v@{v}}
\index{v@{v}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \}  vga\+\_\+m480\+\_\+t\+::v}

\mbox{\Hypertarget{structvga__m480__t_a616860f44a3b8bfd8de12b1864bfff45}\label{structvga__m480__t_a616860f44a3b8bfd8de12b1864bfff45}} 
\index{vga\_m480\_t@{vga\_m480\_t}!param@{param}}
\index{param@{param}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \}  vga\+\_\+m480\+\_\+t\+::param}

\mbox{\Hypertarget{structvga__m480__t_a839dc612b698306cddd0524348d7aace}\label{structvga__m480__t_a839dc612b698306cddd0524348d7aace}} 
\index{vga\_m480\_t@{vga\_m480\_t}!frame\_buffer@{frame\_buffer}}
\index{frame\_buffer@{frame\_buffer}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{frame\_buffer}{frame\_buffer}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}}$\ast$ vga\+\_\+m480\+\_\+t\+::frame\+\_\+buffer}

\mbox{\Hypertarget{structvga__m480__t_a62b1b7b93fc7c4bebd52f87ac545c2ca}\label{structvga__m480__t_a62b1b7b93fc7c4bebd52f87ac545c2ca}} 
\index{vga\_m480\_t@{vga\_m480\_t}!reg\_dma\_ctl@{reg\_dma\_ctl}}
\index{reg\_dma\_ctl@{reg\_dma\_ctl}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{reg\_dma\_ctl}{reg\_dma\_ctl}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::reg\+\_\+dma\+\_\+ctl}

\mbox{\Hypertarget{structvga__m480__t_aee6ab2fbe0709eea4438b878c5f02e2e}\label{structvga__m480__t_aee6ab2fbe0709eea4438b878c5f02e2e}} 
\index{vga\_m480\_t@{vga\_m480\_t}!pixel\_trg\_enable@{pixel\_trg\_enable}}
\index{pixel\_trg\_enable@{pixel\_trg\_enable}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{pixel\_trg\_enable}{pixel\_trg\_enable}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::pixel\+\_\+trg\+\_\+enable}

\mbox{\Hypertarget{structvga__m480__t_a3edbb2b07bf085cd4ad787efa5e4d04e}\label{structvga__m480__t_a3edbb2b07bf085cd4ad787efa5e4d04e}} 
\index{vga\_m480\_t@{vga\_m480\_t}!pixel\_trg\_disable@{pixel\_trg\_disable}}
\index{pixel\_trg\_disable@{pixel\_trg\_disable}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{pixel\_trg\_disable}{pixel\_trg\_disable}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::pixel\+\_\+trg\+\_\+disable}

\mbox{\Hypertarget{structvga__m480__t_a48a0212160ff151d91c8fa966be2111f}\label{structvga__m480__t_a48a0212160ff151d91c8fa966be2111f}} 
\index{vga\_m480\_t@{vga\_m480\_t}!pixel\_trg\_control@{pixel\_trg\_control}}
\index{pixel\_trg\_control@{pixel\_trg\_control}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{pixel\_trg\_control}{pixel\_trg\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::pixel\+\_\+trg\+\_\+control}

\mbox{\Hypertarget{structvga__m480__t_a03eff6eee42729afecfd24233b038f0f}\label{structvga__m480__t_a03eff6eee42729afecfd24233b038f0f}} 
\index{vga\_m480\_t@{vga\_m480\_t}!pixel\_dma\_enable@{pixel\_dma\_enable}}
\index{pixel\_dma\_enable@{pixel\_dma\_enable}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{pixel\_dma\_enable}{pixel\_dma\_enable}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::pixel\+\_\+dma\+\_\+enable}

\mbox{\Hypertarget{structvga__m480__t_a02411886ee53a959c6be3d95413e9d62}\label{structvga__m480__t_a02411886ee53a959c6be3d95413e9d62}} 
\index{vga\_m480\_t@{vga\_m480\_t}!hsync\_desc\_state@{hsync\_desc\_state}}
\index{hsync\_desc\_state@{hsync\_desc\_state}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{hsync\_desc\_state}{hsync\_desc\_state}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::hsync\+\_\+desc\+\_\+state\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{structvga__m480__t_a4f8a6243cfd8196808c48a3c0faf8c33}\label{structvga__m480__t_a4f8a6243cfd8196808c48a3c0faf8c33}} 
\index{vga\_m480\_t@{vga\_m480\_t}!hsync\_reqsrc\_state@{hsync\_reqsrc\_state}}
\index{hsync\_reqsrc\_state@{hsync\_reqsrc\_state}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{hsync\_reqsrc\_state}{hsync\_reqsrc\_state}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::hsync\+\_\+reqsrc\+\_\+state\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{structvga__m480__t_ab29846e9c451580c411d4c509f36c3c9}\label{structvga__m480__t_ab29846e9c451580c411d4c509f36c3c9}} 
\index{vga\_m480\_t@{vga\_m480\_t}!hsync\_state0@{hsync\_state0}}
\index{hsync\_state0@{hsync\_state0}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{hsync\_state0}{hsync\_state0}}
{\footnotesize\ttfamily \mbox{\hyperlink{structm480__pdma__desc__t}{m480\+\_\+pdma\+\_\+desc\+\_\+t}} vga\+\_\+m480\+\_\+t\+::hsync\+\_\+state0\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{structvga__m480__t_a91ef98acdb57c97df8fe390b97a8236c}\label{structvga__m480__t_a91ef98acdb57c97df8fe390b97a8236c}} 
\index{vga\_m480\_t@{vga\_m480\_t}!hsync\_state1@{hsync\_state1}}
\index{hsync\_state1@{hsync\_state1}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{hsync\_state1}{hsync\_state1}}
{\footnotesize\ttfamily \mbox{\hyperlink{structm480__pdma__desc__t}{m480\+\_\+pdma\+\_\+desc\+\_\+t}} vga\+\_\+m480\+\_\+t\+::hsync\+\_\+state1\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{structvga__m480__t_ae26905de8f44bf3e78311126905a5250}\label{structvga__m480__t_ae26905de8f44bf3e78311126905a5250}} 
\index{vga\_m480\_t@{vga\_m480\_t}!vsync\_desc\_state@{vsync\_desc\_state}}
\index{vsync\_desc\_state@{vsync\_desc\_state}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{vsync\_desc\_state}{vsync\_desc\_state}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::vsync\+\_\+desc\+\_\+state\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{structvga__m480__t_ad4a43bd8307367aaaf7b209f9011d053}\label{structvga__m480__t_ad4a43bd8307367aaaf7b209f9011d053}} 
\index{vga\_m480\_t@{vga\_m480\_t}!vsync\_reqsrc\_state@{vsync\_reqsrc\_state}}
\index{vsync\_reqsrc\_state@{vsync\_reqsrc\_state}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{vsync\_reqsrc\_state}{vsync\_reqsrc\_state}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} vga\+\_\+m480\+\_\+t\+::vsync\+\_\+reqsrc\+\_\+state\mbox{[}2\mbox{]}}

\mbox{\Hypertarget{structvga__m480__t_aa89ad74441b4e2b38bc315c67299f368}\label{structvga__m480__t_aa89ad74441b4e2b38bc315c67299f368}} 
\index{vga\_m480\_t@{vga\_m480\_t}!vsync\_state0@{vsync\_state0}}
\index{vsync\_state0@{vsync\_state0}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{vsync\_state0}{vsync\_state0}}
{\footnotesize\ttfamily \mbox{\hyperlink{structm480__pdma__desc__t}{m480\+\_\+pdma\+\_\+desc\+\_\+t}} vga\+\_\+m480\+\_\+t\+::vsync\+\_\+state0\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{structvga__m480__t_a1ecd91fcabfff9954da331a082b888f6}\label{structvga__m480__t_a1ecd91fcabfff9954da331a082b888f6}} 
\index{vga\_m480\_t@{vga\_m480\_t}!vsync\_state1@{vsync\_state1}}
\index{vsync\_state1@{vsync\_state1}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{vsync\_state1}{vsync\_state1}}
{\footnotesize\ttfamily \mbox{\hyperlink{structm480__pdma__desc__t}{m480\+\_\+pdma\+\_\+desc\+\_\+t}} vga\+\_\+m480\+\_\+t\+::vsync\+\_\+state1\mbox{[}16\mbox{]}}

\mbox{\Hypertarget{structvga__m480__t_a118193a27405439107a3736c7157ce37}\label{structvga__m480__t_a118193a27405439107a3736c7157ce37}} 
\index{vga\_m480\_t@{vga\_m480\_t}!vga\_buffer@{vga\_buffer}}
\index{vga\_buffer@{vga\_buffer}!vga\_m480\_t@{vga\_m480\_t}}
\doxysubsubsection{\texorpdfstring{vga\_buffer}{vga\_buffer}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t}} vga\+\_\+m480\+\_\+t\+::vga\+\_\+buffer\mbox{[}\mbox{\hyperlink{vsf__disp__vga__m480_8c_a33899394a1885046d5c7f2064c50d745}{VGA\+\_\+\+M480\+\_\+\+V\+\_\+\+ACTIVE\+\_\+\+LINES}}/\mbox{\hyperlink{vsf__disp__vga__m480_8c_adcb4c02a22a281dd50a9a8c0422213c0}{VGA\+\_\+\+M480\+\_\+\+CFG\+\_\+\+Y\+\_\+\+DIV}}\mbox{]}\mbox{[}320\mbox{]}}

