{
  "module_name": "reg.h",
  "hash_id": "f08c60ca298c4bc79f5b49d36b4c3552bf30719437a635860fb57260cc739bbd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192de/reg.h",
  "human_readable_source": " \n \n\n#ifndef __RTL92D_REG_H__\n#define __RTL92D_REG_H__\n\n \n \n \n#define REG_SYS_ISO_CTRL\t\t0x0000\n#define REG_SYS_FUNC_EN\t\t\t0x0002\n#define REG_APS_FSMCO\t\t\t0x0004\n#define REG_SYS_CLKR\t\t\t0x0008\n#define REG_9346CR\t\t\t0x000A\n#define REG_EE_VPD\t\t\t0x000C\n#define REG_AFE_MISC\t\t\t0x0010\n#define REG_SPS0_CTRL\t\t\t0x0011\n#define REG_POWER_OFF_IN_PROCESS\t0x0017\n#define REG_SPS_OCP_CFG\t\t\t0x0018\n#define REG_RSV_CTRL\t\t\t0x001C\n#define REG_RF_CTRL\t\t\t0x001F\n#define REG_LDOA15_CTRL\t\t\t0x0020\n#define REG_LDOV12D_CTRL\t\t0x0021\n#define REG_LDOHCI12_CTRL\t\t0x0022\n#define REG_LPLDO_CTRL\t\t\t0x0023\n#define REG_AFE_XTAL_CTRL\t\t0x0024\n#define REG_AFE_PLL_CTRL\t\t0x0028\n \n#define REG_MAC_PHY_CTRL\t\t0x002c\n#define REG_EFUSE_CTRL\t\t\t0x0030\n#define REG_EFUSE_TEST\t\t\t0x0034\n#define REG_PWR_DATA\t\t\t0x0038\n#define REG_CAL_TIMER\t\t\t0x003C\n#define REG_ACLK_MON\t\t\t0x003E\n#define REG_GPIO_MUXCFG\t\t\t0x0040\n#define REG_GPIO_IO_SEL\t\t\t0x0042\n#define REG_MAC_PINMUX_CFG\t\t0x0043\n#define REG_GPIO_PIN_CTRL\t\t0x0044\n#define REG_GPIO_INTM\t\t\t0x0048\n#define REG_LEDCFG0\t\t\t0x004C\n#define REG_LEDCFG1\t\t\t0x004D\n#define REG_LEDCFG2\t\t\t0x004E\n#define REG_LEDCFG3\t\t\t0x004F\n#define REG_FSIMR\t\t\t0x0050\n#define REG_FSISR\t\t\t0x0054\n\n#define REG_MCUFWDL\t\t\t0x0080\n\n#define REG_HMEBOX_EXT_0\t\t0x0088\n#define REG_HMEBOX_EXT_1\t\t0x008A\n#define REG_HMEBOX_EXT_2\t\t0x008C\n#define REG_HMEBOX_EXT_3\t\t0x008E\n\n#define REG_BIST_SCAN\t\t\t0x00D0\n#define REG_BIST_RPT\t\t\t0x00D4\n#define REG_BIST_ROM_RPT\t\t0x00D8\n#define REG_USB_SIE_INTF\t\t0x00E0\n#define REG_PCIE_MIO_INTF\t\t0x00E4\n#define REG_PCIE_MIO_INTD\t\t0x00E8\n#define REG_HPON_FSM\t\t\t0x00EC\n#define REG_SYS_CFG\t\t\t0x00F0\n#define REG_MAC_PHY_CTRL_NORMAL\t\t0x00f8\n\n#define  REG_MAC0\t\t\t0x0081\n#define  REG_MAC1\t\t\t0x0053\n#define  FW_MAC0_READY\t\t\t0x18\n#define  FW_MAC1_READY\t\t\t0x1A\n#define  MAC0_ON\t\t\tBIT(7)\n#define  MAC1_ON\t\t\tBIT(0)\n#define  MAC0_READY\t\t\tBIT(0)\n#define  MAC1_READY\t\t\tBIT(0)\n\n \n \n \n#define REG_CR\t\t\t\t0x0100\n#define REG_PBP\t\t\t\t0x0104\n#define REG_TRXDMA_CTRL\t\t\t0x010C\n#define REG_TRXFF_BNDY\t\t\t0x0114\n#define REG_TRXFF_STATUS\t\t0x0118\n#define REG_RXFF_PTR\t\t\t0x011C\n#define REG_HIMR\t\t\t0x0120\n#define REG_HISR\t\t\t0x0124\n#define REG_HIMRE\t\t\t0x0128\n#define REG_HISRE\t\t\t0x012C\n#define REG_CPWM\t\t\t0x012F\n#define REG_FWIMR\t\t\t0x0130\n#define REG_FWISR\t\t\t0x0134\n#define REG_PKTBUF_DBG_CTRL\t\t0x0140\n#define REG_PKTBUF_DBG_DATA_L\t\t0x0144\n#define REG_PKTBUF_DBG_DATA_H\t\t0x0148\n\n#define REG_TC0_CTRL\t\t\t0x0150\n#define REG_TC1_CTRL\t\t\t0x0154\n#define REG_TC2_CTRL\t\t\t0x0158\n#define REG_TC3_CTRL\t\t\t0x015C\n#define REG_TC4_CTRL\t\t\t0x0160\n#define REG_TCUNIT_BASE\t\t\t0x0164\n#define REG_MBIST_START\t\t\t0x0174\n#define REG_MBIST_DONE\t\t\t0x0178\n#define REG_MBIST_FAIL\t\t\t0x017C\n#define REG_C2HEVT_MSG_NORMAL\t\t0x01A0\n#define REG_C2HEVT_MSG_TEST\t\t0x01B8\n#define REG_C2HEVT_CLEAR\t\t0x01BF\n#define REG_MCUTST_1\t\t\t0x01c0\n#define REG_FMETHR\t\t\t0x01C8\n#define REG_HMETFR\t\t\t0x01CC\n#define REG_HMEBOX_0\t\t\t0x01D0\n#define REG_HMEBOX_1\t\t\t0x01D4\n#define REG_HMEBOX_2\t\t\t0x01D8\n#define REG_HMEBOX_3\t\t\t0x01DC\n\n#define REG_LLT_INIT\t\t\t0x01E0\n#define REG_BB_ACCEESS_CTRL\t\t0x01E8\n#define REG_BB_ACCESS_DATA\t\t0x01EC\n\n\n \n \n \n#define REG_RQPN\t\t\t0x0200\n#define REG_FIFOPAGE\t\t\t0x0204\n#define REG_TDECTRL\t\t\t0x0208\n#define REG_TXDMA_OFFSET_CHK\t\t0x020C\n#define REG_TXDMA_STATUS\t\t0x0210\n#define REG_RQPN_NPQ\t\t\t0x0214\n\n \n \n \n#define REG_RXDMA_AGG_PG_TH\t\t0x0280\n#define REG_RXPKT_NUM\t\t\t0x0284\n#define REG_RXDMA_STATUS\t\t0x0288\n\n \n \n \n#define\tREG_PCIE_CTRL_REG\t\t0x0300\n#define\tREG_INT_MIG\t\t\t0x0304\n#define\tREG_BCNQ_DESA\t\t\t0x0308\n#define\tREG_HQ_DESA\t\t\t0x0310\n#define\tREG_MGQ_DESA\t\t\t0x0318\n#define\tREG_VOQ_DESA\t\t\t0x0320\n#define\tREG_VIQ_DESA\t\t\t0x0328\n#define\tREG_BEQ_DESA\t\t\t0x0330\n#define\tREG_BKQ_DESA\t\t\t0x0338\n#define\tREG_RX_DESA\t\t\t0x0340\n#define\tREG_DBI\t\t\t\t0x0348\n#define\tREG_DBI_WDATA\t\t\t0x0348\n#define REG_DBI_RDATA\t\t\t0x034C\n#define REG_DBI_CTRL\t\t\t0x0350\n#define REG_DBI_FLAG\t\t\t0x0352\n#define\tREG_MDIO\t\t\t0x0354\n#define\tREG_DBG_SEL\t\t\t0x0360\n#define\tREG_PCIE_HRPWM\t\t\t0x0361\n#define\tREG_PCIE_HCPWM\t\t\t0x0363\n#define\tREG_UART_CTRL\t\t\t0x0364\n#define\tREG_UART_TX_DESA\t\t0x0370\n#define\tREG_UART_RX_DESA\t\t0x0378\n\n \n \n \n#define REG_VOQ_INFORMATION\t\t0x0400\n#define REG_VIQ_INFORMATION\t\t0x0404\n#define REG_BEQ_INFORMATION\t\t0x0408\n#define REG_BKQ_INFORMATION\t\t0x040C\n#define REG_MGQ_INFORMATION\t\t0x0410\n#define REG_HGQ_INFORMATION\t\t0x0414\n#define REG_BCNQ_INFORMATION\t\t0x0418\n\n\n#define REG_CPU_MGQ_INFORMATION\t\t0x041C\n#define REG_FWHW_TXQ_CTRL\t\t0x0420\n#define REG_HWSEQ_CTRL\t\t\t0x0423\n#define REG_TXPKTBUF_BCNQ_BDNY\t\t0x0424\n#define REG_TXPKTBUF_MGQ_BDNY\t\t0x0425\n#define REG_MULTI_BCNQ_EN\t\t0x0426\n#define REG_MULTI_BCNQ_OFFSET\t\t0x0427\n#define REG_SPEC_SIFS\t\t\t0x0428\n#define REG_RL\t\t\t\t0x042A\n#define REG_DARFRC\t\t\t0x0430\n#define REG_RARFRC\t\t\t0x0438\n#define REG_RRSR\t\t\t0x0440\n#define REG_ARFR0\t\t\t0x0444\n#define REG_ARFR1\t\t\t0x0448\n#define REG_ARFR2\t\t\t0x044C\n#define REG_ARFR3\t\t\t0x0450\n#define REG_AGGLEN_LMT\t\t\t0x0458\n#define REG_AMPDU_MIN_SPACE\t\t0x045C\n#define REG_TXPKTBUF_WMAC_LBK_BF_HD\t0x045D\n#define REG_FAST_EDCA_CTRL\t\t0x0460\n#define REG_RD_RESP_PKT_TH\t\t0x0463\n#define REG_INIRTS_RATE_SEL\t\t0x0480\n#define REG_INIDATA_RATE_SEL\t\t0x0484\n#define REG_POWER_STATUS\t\t0x04A4\n#define REG_POWER_STAGE1\t\t0x04B4\n#define REG_POWER_STAGE2\t\t0x04B8\n#define REG_PKT_LIFE_TIME\t\t0x04C0\n#define REG_STBC_SETTING\t\t0x04C4\n#define REG_PROT_MODE_CTRL\t\t0x04C8\n#define REG_MAX_AGGR_NUM\t\t0x04CA\n#define REG_RTS_MAX_AGGR_NUM\t\t0x04CB\n#define REG_BAR_MODE_CTRL\t\t0x04CC\n#define REG_RA_TRY_RATE_AGG_LMT\t\t0x04CF\n#define REG_EARLY_MODE_CONTROL\t\t0x4D0\n#define REG_NQOS_SEQ\t\t\t0x04DC\n#define REG_QOS_SEQ\t\t\t0x04DE\n#define REG_NEED_CPU_HANDLE\t\t0x04E0\n#define REG_PKT_LOSE_RPT\t\t0x04E1\n#define REG_PTCL_ERR_STATUS\t\t0x04E2\n#define REG_DUMMY\t\t\t0x04FC\n\n \n \n \n#define REG_EDCA_VO_PARAM\t\t0x0500\n#define REG_EDCA_VI_PARAM\t\t0x0504\n#define REG_EDCA_BE_PARAM\t\t0x0508\n#define REG_EDCA_BK_PARAM\t\t0x050C\n#define REG_BCNTCFG\t\t\t0x0510\n#define REG_PIFS\t\t\t0x0512\n#define REG_RDG_PIFS\t\t\t0x0513\n#define REG_SIFS_CTX\t\t\t0x0514\n#define REG_SIFS_TRX\t\t\t0x0516\n#define REG_AGGR_BREAK_TIME\t\t0x051A\n#define REG_SLOT\t\t\t0x051B\n#define REG_TX_PTCL_CTRL\t\t0x0520\n#define REG_TXPAUSE\t\t\t0x0522\n#define REG_DIS_TXREQ_CLR\t\t0x0523\n#define REG_RD_CTRL\t\t\t0x0524\n#define REG_TBTT_PROHIBIT\t\t0x0540\n#define REG_RD_NAV_NXT\t\t\t0x0544\n#define REG_NAV_PROT_LEN\t\t0x0546\n#define REG_BCN_CTRL\t\t\t0x0550\n#define REG_MBID_NUM\t\t\t0x0552\n#define REG_DUAL_TSF_RST\t\t0x0553\n#define REG_BCN_INTERVAL\t\t0x0554\n#define REG_MBSSID_BCN_SPACE\t\t0x0554\n#define REG_DRVERLYINT\t\t\t0x0558\n#define REG_BCNDMATIM\t\t\t0x0559\n#define REG_ATIMWND\t\t\t0x055A\n#define REG_USTIME_TSF\t\t\t0x055C\n#define REG_BCN_MAX_ERR\t\t\t0x055D\n#define REG_RXTSF_OFFSET_CCK\t\t0x055E\n#define REG_RXTSF_OFFSET_OFDM\t\t0x055F\n#define REG_TSFTR\t\t\t0x0560\n#define REG_INIT_TSFTR\t\t\t0x0564\n#define REG_PSTIMER\t\t\t0x0580\n#define REG_TIMER0\t\t\t0x0584\n#define REG_TIMER1\t\t\t0x0588\n#define REG_ACMHWCTRL\t\t\t0x05C0\n#define REG_ACMRSTCTRL\t\t\t0x05C1\n#define REG_ACMAVG\t\t\t0x05C2\n#define REG_VO_ADMTIME\t\t\t0x05C4\n#define REG_VI_ADMTIME\t\t\t0x05C6\n#define REG_BE_ADMTIME\t\t\t0x05C8\n#define REG_EDCA_RANDOM_GEN\t\t0x05CC\n#define REG_SCH_TXCMD\t\t\t0x05D0\n\n \n#define REG_DMC\t\t\t\t0x05F0\n\n \n \n \n#define REG_APSD_CTRL\t\t\t0x0600\n#define REG_BWOPMODE\t\t\t0x0603\n#define REG_TCR\t\t\t\t0x0604\n#define REG_RCR\t\t\t\t0x0608\n#define REG_RX_PKT_LIMIT\t\t0x060C\n#define REG_RX_DLK_TIME\t\t\t0x060D\n#define REG_RX_DRVINFO_SZ\t\t0x060F\n\n#define REG_MACID\t\t\t0x0610\n#define REG_BSSID\t\t\t0x0618\n#define REG_MAR\t\t\t\t0x0620\n#define REG_MBIDCAMCFG\t\t\t0x0628\n\n#define REG_USTIME_EDCA\t\t\t0x0638\n#define REG_MAC_SPEC_SIFS\t\t0x063A\n#define REG_RESP_SIFS_CCK\t\t0x063C\n#define REG_RESP_SIFS_OFDM\t\t0x063E\n#define REG_ACKTO\t\t\t0x0640\n#define REG_CTS2TO\t\t\t0x0641\n#define REG_EIFS\t\t\t0x0642\n\n\n \n#define REG_NAV_CTRL\t\t\t0x0650\n#define REG_BACAMCMD\t\t\t0x0654\n#define REG_BACAMCONTENT\t\t0x0658\n#define REG_LBDLY\t\t\t0x0660\n#define REG_FWDLY\t\t\t0x0661\n#define REG_RXERR_RPT\t\t\t0x0664\n#define REG_WMAC_TRXPTCL_CTL\t\t0x0668\n\n\n \n#define REG_CAMCMD\t\t\t0x0670\n#define REG_CAMWRITE\t\t\t0x0674\n#define REG_CAMREAD\t\t\t0x0678\n#define REG_CAMDBG\t\t\t0x067C\n#define REG_SECCFG\t\t\t0x0680\n\n \n#define REG_WOW_CTRL\t\t\t0x0690\n#define REG_PSSTATUS\t\t\t0x0691\n#define REG_PS_RX_INFO\t\t\t0x0692\n#define REG_LPNAV_CTRL\t\t\t0x0694\n#define REG_WKFMCAM_CMD\t\t\t0x0698\n#define REG_WKFMCAM_RWD\t\t\t0x069C\n#define REG_RXFLTMAP0\t\t\t0x06A0\n#define REG_RXFLTMAP1\t\t\t0x06A2\n#define REG_RXFLTMAP2\t\t\t0x06A4\n#define REG_BCN_PSR_RPT\t\t\t0x06A8\n#define REG_CALB32K_CTRL\t\t0x06AC\n#define REG_PKT_MON_CTRL\t\t0x06B4\n#define REG_BT_COEX_TABLE\t\t0x06C0\n#define REG_WMAC_RESP_TXINFO\t\t0x06D8\n\n\n \n \n \n#define\tCR9346\t\t\t\tREG_9346CR\n#define\tMSR\t\t\t\t(REG_CR + 2)\n#define\tISR\t\t\t\tREG_HISR\n#define\tTSFR\t\t\t\tREG_TSFTR\n\n#define\tMACIDR0\t\t\t\tREG_MACID\n#define\tMACIDR4\t\t\t\t(REG_MACID + 4)\n\n#define PBP\t\t\t\tREG_PBP\n\n#define\tIDR0\t\t\t\tMACIDR0\n#define\tIDR4\t\t\t\tMACIDR4\n\n \n \n \n#define\tMSR_NOLINK\t\t\t0x00\n#define\tMSR_ADHOC\t\t\t0x01\n#define\tMSR_INFRA\t\t\t0x02\n#define\tMSR_AP\t\t\t\t0x03\n#define\tMSR_MASK\t\t\t0x03\n\n \n \n \n \n#define\tRRSR_RSC_OFFSET\t\t\t21\n#define\tRRSR_SHORT_OFFSET\t\t23\n#define\tRRSR_RSC_BW_40M\t\t\t0x600000\n#define\tRRSR_RSC_UPSUBCHNL\t\t0x400000\n#define\tRRSR_RSC_LOWSUBCHNL\t\t0x200000\n#define\tRRSR_SHORT\t\t\t0x800000\n#define\tRRSR_1M\t\t\t\tBIT0\n#define\tRRSR_2M\t\t\t\tBIT1\n#define\tRRSR_5_5M\t\t\tBIT2\n#define\tRRSR_11M\t\t\tBIT3\n#define\tRRSR_6M\t\t\t\tBIT4\n#define\tRRSR_9M\t\t\t\tBIT5\n#define\tRRSR_12M\t\t\tBIT6\n#define\tRRSR_18M\t\t\tBIT7\n#define\tRRSR_24M\t\t\tBIT8\n#define\tRRSR_36M\t\t\tBIT9\n#define\tRRSR_48M\t\t\tBIT10\n#define\tRRSR_54M\t\t\tBIT11\n#define\tRRSR_MCS0\t\t\tBIT12\n#define\tRRSR_MCS1\t\t\tBIT13\n#define\tRRSR_MCS2\t\t\tBIT14\n#define\tRRSR_MCS3\t\t\tBIT15\n#define\tRRSR_MCS4\t\t\tBIT16\n#define\tRRSR_MCS5\t\t\tBIT17\n#define\tRRSR_MCS6\t\t\tBIT18\n#define\tRRSR_MCS7\t\t\tBIT19\n#define\tBRSR_ACKSHORTPMB\t\tBIT23\n\n \n \n \n \n#define\tRATR_1M\t\t\t\t0x00000001\n#define\tRATR_2M\t\t\t\t0x00000002\n#define\tRATR_55M\t\t\t0x00000004\n#define\tRATR_11M\t\t\t0x00000008\n \n#define\tRATR_6M\t\t\t\t0x00000010\n#define\tRATR_9M\t\t\t\t0x00000020\n#define\tRATR_12M\t\t\t0x00000040\n#define\tRATR_18M\t\t\t0x00000080\n#define\tRATR_24M\t\t\t0x00000100\n#define\tRATR_36M\t\t\t0x00000200\n#define\tRATR_48M\t\t\t0x00000400\n#define\tRATR_54M\t\t\t0x00000800\n \n#define\tRATR_MCS0\t\t\t0x00001000\n#define\tRATR_MCS1\t\t\t0x00002000\n#define\tRATR_MCS2\t\t\t0x00004000\n#define\tRATR_MCS3\t\t\t0x00008000\n#define\tRATR_MCS4\t\t\t0x00010000\n#define\tRATR_MCS5\t\t\t0x00020000\n#define\tRATR_MCS6\t\t\t0x00040000\n#define\tRATR_MCS7\t\t\t0x00080000\n \n#define\tRATR_MCS8\t\t\t0x00100000\n#define\tRATR_MCS9\t\t\t0x00200000\n#define\tRATR_MCS10\t\t\t0x00400000\n#define\tRATR_MCS11\t\t\t0x00800000\n#define\tRATR_MCS12\t\t\t0x01000000\n#define\tRATR_MCS13\t\t\t0x02000000\n#define\tRATR_MCS14\t\t\t0x04000000\n#define\tRATR_MCS15\t\t\t0x08000000\n\n \n#define RATE_1M\t\t\t\tBIT(0)\n#define RATE_2M\t\t\t\tBIT(1)\n#define RATE_5_5M\t\t\tBIT(2)\n#define RATE_11M\t\t\tBIT(3)\n \n#define RATE_6M\t\t\t\tBIT(4)\n#define RATE_9M\t\t\t\tBIT(5)\n#define RATE_12M\t\t\tBIT(6)\n#define RATE_18M\t\t\tBIT(7)\n#define RATE_24M\t\t\tBIT(8)\n#define RATE_36M\t\t\tBIT(9)\n#define RATE_48M\t\t\tBIT(10)\n#define RATE_54M\t\t\tBIT(11)\n \n#define RATE_MCS0\t\t\tBIT(12)\n#define RATE_MCS1\t\t\tBIT(13)\n#define RATE_MCS2\t\t\tBIT(14)\n#define RATE_MCS3\t\t\tBIT(15)\n#define RATE_MCS4\t\t\tBIT(16)\n#define RATE_MCS5\t\t\tBIT(17)\n#define RATE_MCS6\t\t\tBIT(18)\n#define RATE_MCS7\t\t\tBIT(19)\n \n#define RATE_MCS8\t\t\tBIT(20)\n#define RATE_MCS9\t\t\tBIT(21)\n#define RATE_MCS10\t\t\tBIT(22)\n#define RATE_MCS11\t\t\tBIT(23)\n#define RATE_MCS12\t\t\tBIT(24)\n#define RATE_MCS13\t\t\tBIT(25)\n#define RATE_MCS14\t\t\tBIT(26)\n#define RATE_MCS15\t\t\tBIT(27)\n\n \n#define\tRATE_ALL_CCK\t\t\t(RATR_1M | RATR_2M | RATR_55M | \\\n\t\t\t\t\tRATR_11M)\n#define\tRATE_ALL_OFDM_AG\t\t(RATR_6M | RATR_9M | RATR_12M | \\\n\t\t\t\t\tRATR_18M | RATR_24M | \\\n\t\t\t\t\tRATR_36M | RATR_48M | RATR_54M)\n#define\tRATE_ALL_OFDM_1SS\t\t(RATR_MCS0 | RATR_MCS1 | RATR_MCS2 | \\\n\t\t\t\t\tRATR_MCS3 | RATR_MCS4 | RATR_MCS5 | \\\n\t\t\t\t\tRATR_MCS6 | RATR_MCS7)\n#define\tRATE_ALL_OFDM_2SS\t\t(RATR_MCS8 | RATR_MCS9 | RATR_MCS10 | \\\n\t\t\t\t\tRATR_MCS11 | RATR_MCS12 | RATR_MCS13 | \\\n\t\t\t\t\tRATR_MCS14 | RATR_MCS15)\n\n \n \n \n#define\tBW_OPMODE_20MHZ\t\t\tBIT(2)\n#define\tBW_OPMODE_5G\t\t\tBIT(1)\n#define\tBW_OPMODE_11J\t\t\tBIT(0)\n\n\n \n \n \n#define\tCAM_VALID\t\t\tBIT(15)\n#define\tCAM_NOTVALID\t\t\t0x0000\n#define\tCAM_USEDK\t\t\tBIT(5)\n\n#define\tCAM_NONE\t\t\t0x0\n#define\tCAM_WEP40\t\t\t0x01\n#define\tCAM_TKIP\t\t\t0x02\n#define\tCAM_AES\t\t\t\t0x04\n#define\tCAM_WEP104\t\t\t0x05\n#define\tCAM_SMS4\t\t\t0x6\n\n\n#define\tTOTAL_CAM_ENTRY\t\t\t32\n#define\tHALF_CAM_ENTRY\t\t\t16\n\n#define\tCAM_WRITE\t\t\tBIT(16)\n#define\tCAM_READ\t\t\t0x00000000\n#define\tCAM_POLLINIG\t\t\tBIT(31)\n\n \n#define\tWOW_PMEN\t\t\tBIT0  \n#define\tWOW_WOMEN\t\t\tBIT1  \n#define\tWOW_MAGIC\t\t\tBIT2  \n#define\tWOW_UWF\t\t\t\tBIT3  \n\n \n \n \n \n#define\tIMR8190_DISABLED\t\t0x0\n#define\tIMR_BCNDMAINT6\t\t\tBIT(31)\n#define\tIMR_BCNDMAINT5\t\t\tBIT(30)\n#define\tIMR_BCNDMAINT4\t\t\tBIT(29)\n#define\tIMR_BCNDMAINT3\t\t\tBIT(28)\n#define\tIMR_BCNDMAINT2\t\t\tBIT(27)\n#define\tIMR_BCNDMAINT1\t\t\tBIT(26)\n#define\tIMR_BCNDOK8\t\t\tBIT(25)\n#define\tIMR_BCNDOK7\t\t\tBIT(24)\n#define\tIMR_BCNDOK6\t\t\tBIT(23)\n#define\tIMR_BCNDOK5\t\t\tBIT(22)\n#define\tIMR_BCNDOK4\t\t\tBIT(21)\n#define\tIMR_BCNDOK3\t\t\tBIT(20)\n#define\tIMR_BCNDOK2\t\t\tBIT(19)\n#define\tIMR_BCNDOK1\t\t\tBIT(18)\n#define\tIMR_TIMEOUT2\t\t\tBIT(17)\n#define\tIMR_TIMEOUT1\t\t\tBIT(16)\n#define\tIMR_TXFOVW\t\t\tBIT(15)\n#define\tIMR_PSTIMEOUT\t\t\tBIT(14)\n#define\tIMR_BCNINT\t\t\tBIT(13)\n#define\tIMR_RXFOVW\t\t\tBIT(12)\n#define\tIMR_RDU\t\t\t\tBIT(11)\n#define\tIMR_ATIMEND\t\t\tBIT(10)\n#define\tIMR_BDOK\t\t\tBIT(9)\n#define\tIMR_HIGHDOK\t\t\tBIT(8)\n#define\tIMR_TBDOK\t\t\tBIT(7)\n#define\tIMR_MGNTDOK\t\t\tBIT(6)\n#define\tIMR_TBDER\t\t\tBIT(5)\n#define\tIMR_BKDOK\t\t\tBIT(4)\n#define\tIMR_BEDOK\t\t\tBIT(3)\n#define\tIMR_VIDOK\t\t\tBIT(2)\n#define\tIMR_VODOK\t\t\tBIT(1)\n#define\tIMR_ROK\t\t\t\tBIT(0)\n\n#define\tIMR_TXERR\t\t\tBIT(11)\n#define\tIMR_RXERR\t\t\tBIT(10)\n#define\tIMR_C2HCMD\t\t\tBIT(9)\n#define\tIMR_CPWM\t\t\tBIT(8)\n#define\tIMR_OCPINT\t\t\tBIT(1)\n#define\tIMR_WLANOFF\t\t\tBIT(0)\n\n \n \n \n#define\tHWSET_MAX_SIZE\t\t\t256\n#define EFUSE_MAX_SECTION\t\t32\n#define EFUSE_REAL_CONTENT_LEN\t\t512\n\n \n \n \n#define\tEEPROM_DEFAULT_TSSI\t\t\t0x0\n#define EEPROM_DEFAULT_CRYSTALCAP\t\t0x0\n#define\tEEPROM_DEFAULT_THERMALMETER\t\t0x12\n\n#define\tEEPROM_DEFAULT_TXPOWERLEVEL_2G\t\t0x2C\n#define\tEEPROM_DEFAULT_TXPOWERLEVEL_5G\t\t0x22\n\n#define\tEEPROM_DEFAULT_HT40_2SDIFF\t\t0x0\n \n#define EEPROM_DEFAULT_HT20_DIFF\t\t2\n \n#define\tEEPROM_DEFAULT_LEGACYHTTXPOWERDIFF\t0x4\n#define EEPROM_DEFAULT_HT40_PWRMAXOFFSET\t0\n#define EEPROM_DEFAULT_HT20_PWRMAXOFFSET\t0\n\n#define\tEEPROM_CHANNEL_PLAN_FCC\t\t\t0x0\n#define\tEEPROM_CHANNEL_PLAN_IC\t\t\t0x1\n#define\tEEPROM_CHANNEL_PLAN_ETSI\t\t0x2\n#define\tEEPROM_CHANNEL_PLAN_SPAIN\t\t0x3\n#define\tEEPROM_CHANNEL_PLAN_FRANCE\t\t0x4\n#define\tEEPROM_CHANNEL_PLAN_MKK\t\t\t0x5\n#define\tEEPROM_CHANNEL_PLAN_MKK1\t\t0x6\n#define\tEEPROM_CHANNEL_PLAN_ISRAEL\t\t0x7\n#define\tEEPROM_CHANNEL_PLAN_TELEC\t\t0x8\n#define\tEEPROM_CHANNEL_PLAN_GLOBAL_DOMAIN\t0x9\n#define\tEEPROM_CHANNEL_PLAN_WORLD_WIDE_13\t0xA\n#define\tEEPROM_CHANNEL_PLAN_NCC\t\t\t0xB\n#define\tEEPROM_CHANNEL_PLAN_BY_HW_MASK\t\t0x80\n\n#define EEPROM_CID_DEFAULT\t\t\t0x0\n#define EEPROM_CID_TOSHIBA\t\t\t0x4\n#define\tEEPROM_CID_CCX\t\t\t\t0x10\n#define\tEEPROM_CID_QMI\t\t\t\t0x0D\n#define EEPROM_CID_WHQL\t\t\t\t0xFE\n\n\n#define\tRTL8192_EEPROM_ID\t\t\t0x8129\n#define\tEEPROM_WAPI_SUPPORT\t\t\t0x78\n\n\n#define RTL8190_EEPROM_ID\t\t0x8129\t \n#define EEPROM_HPON\t\t\t0x02  \n#define EEPROM_CLK\t\t\t0x06  \n#define EEPROM_MAC_FUNCTION\t\t0x08  \n\n#define EEPROM_VID\t\t\t0x28  \n#define EEPROM_DID\t\t\t0x2A  \n#define EEPROM_SVID\t\t\t0x2C  \n#define EEPROM_SMID\t\t\t0x2E  \n\n#define EEPROM_MAC_ADDR\t\t\t0x16  \n#define EEPROM_MAC_ADDR_MAC0_92D\t0x55\n#define EEPROM_MAC_ADDR_MAC1_92D\t0x5B\n\n \n#define EEPROM_CCK_TX_PWR_INX_2G\t0x61\n#define EEPROM_HT40_1S_TX_PWR_INX_2G\t0x67\n#define EEPROM_HT40_2S_TX_PWR_INX_DIFF_2G\t0x6D\n#define EEPROM_HT20_TX_PWR_INX_DIFF_2G\t\t0x70\n#define EEPROM_OFDM_TX_PWR_INX_DIFF_2G\t\t0x73\n#define EEPROM_HT40_MAX_PWR_OFFSET_2G\t\t0x76\n#define EEPROM_HT20_MAX_PWR_OFFSET_2G\t\t0x79\n\n \n#define EEPROM_HT40_1S_TX_PWR_INX_5GL\t\t0x7C\n#define EEPROM_HT40_2S_TX_PWR_INX_DIFF_5GL\t0x82\n#define EEPROM_HT20_TX_PWR_INX_DIFF_5GL\t\t0x85\n#define EEPROM_OFDM_TX_PWR_INX_DIFF_5GL\t\t0x88\n#define EEPROM_HT40_MAX_PWR_OFFSET_5GL\t\t0x8B\n#define EEPROM_HT20_MAX_PWR_OFFSET_5GL\t\t0x8E\n\n \n#define EEPROM_HT40_1S_TX_PWR_INX_5GM\t\t0x91\n#define EEPROM_HT40_2S_TX_PWR_INX_DIFF_5GM\t0x97\n#define EEPROM_HT20_TX_PWR_INX_DIFF_5GM\t\t0x9A\n#define EEPROM_OFDM_TX_PWR_INX_DIFF_5GM\t\t0x9D\n#define EEPROM_HT40_MAX_PWR_OFFSET_5GM\t\t0xA0\n#define EEPROM_HT20_MAX_PWR_OFFSET_5GM\t\t0xA3\n\n \n#define EEPROM_HT40_1S_TX_PWR_INX_5GH\t\t0xA6\n#define EEPROM_HT40_2S_TX_PWR_INX_DIFF_5GH\t0xAC\n#define EEPROM_HT20_TX_PWR_INX_DIFF_5GH\t\t0xAF\n#define EEPROM_OFDM_TX_PWR_INX_DIFF_5GH\t\t0xB2\n#define EEPROM_HT40_MAX_PWR_OFFSET_5GH\t\t0xB5\n#define EEPROM_HT20_MAX_PWR_OFFSET_5GH\t\t0xB8\n\n \n#define EEPROM_CHANNEL_PLAN\t\t\t0xBB\n#define EEPROM_IQK_DELTA\t\t\t0xBC\n#define EEPROM_LCK_DELTA\t\t\t0xBC\n#define EEPROM_XTAL_K\t\t\t\t0xBD\t \n#define EEPROM_TSSI_A_5G\t\t\t0xBE\n#define EEPROM_TSSI_B_5G\t\t\t0xBF\n#define EEPROM_TSSI_AB_5G\t\t\t0xC0\n#define EEPROM_THERMAL_METER\t\t\t0xC3\t \n#define EEPROM_RF_OPT1\t\t\t\t0xC4\n#define EEPROM_RF_OPT2\t\t\t\t0xC5\n#define EEPROM_RF_OPT3\t\t\t\t0xC6\n#define EEPROM_RF_OPT4\t\t\t\t0xC7\n#define EEPROM_RF_OPT5\t\t\t\t0xC8\n#define EEPROM_RF_OPT6\t\t\t\t0xC9\n#define EEPROM_VERSION\t\t\t\t0xCA\n#define EEPROM_CUSTOMER_ID\t\t\t0xCB\n#define EEPROM_RF_OPT7\t\t\t\t0xCC\n\n#define EEPROM_DEF_PART_NO\t\t\t0x3FD     \n#define EEPROME_CHIP_VERSION_L\t\t\t0x3FF\n#define EEPROME_CHIP_VERSION_H\t\t\t0x3FE\n\n \n\n \n \n \n#define\tRCR_APPFCS\t\t\t\tBIT(31)\n#define\tRCR_APP_MIC\t\t\t\tBIT(30)\n#define\tRCR_APP_ICV\t\t\t\tBIT(29)\n#define\tRCR_APP_PHYST_RXFF\t\t\tBIT(28)\n#define\tRCR_APP_BA_SSN\t\t\t\tBIT(27)\n#define\tRCR_ENMBID\t\t\t\tBIT(24)\n#define\tRCR_LSIGEN\t\t\t\tBIT(23)\n#define\tRCR_MFBEN\t\t\t\tBIT(22)\n#define\tRCR_HTC_LOC_CTRL\t\t\tBIT(14)\n#define\tRCR_AMF\t\t\t\t\tBIT(13)\n#define\tRCR_ACF\t\t\t\t\tBIT(12)\n#define\tRCR_ADF\t\t\t\t\tBIT(11)\n#define\tRCR_AICV\t\t\t\tBIT(9)\n#define\tRCR_ACRC32\t\t\t\tBIT(8)\n#define\tRCR_CBSSID_BCN\t\t\t\tBIT(7)\n#define\tRCR_CBSSID_DATA\t\t\t\tBIT(6)\n#define\tRCR_APWRMGT\t\t\t\tBIT(5)\n#define\tRCR_ADD3\t\t\t\tBIT(4)\n#define\tRCR_AB\t\t\t\t\tBIT(3)\n#define\tRCR_AM\t\t\t\t\tBIT(2)\n#define\tRCR_APM\t\t\t\t\tBIT(1)\n#define\tRCR_AAP\t\t\t\t\tBIT(0)\n#define\tRCR_MXDMA_OFFSET\t\t\t8\n#define\tRCR_FIFO_OFFSET\t\t\t\t13\n\n \n \n \n \n \n \n\n \n#define SW18_FPWM\t\t\t\tBIT(3)\n\n\n \n#define ISO_MD2PP\t\t\t\tBIT(0)\n#define ISO_UA2USB\t\t\t\tBIT(1)\n#define ISO_UD2CORE\t\t\t\tBIT(2)\n#define ISO_PA2PCIE\t\t\t\tBIT(3)\n#define ISO_PD2CORE\t\t\t\tBIT(4)\n#define ISO_IP2MAC\t\t\t\tBIT(5)\n#define ISO_DIOP\t\t\t\tBIT(6)\n#define ISO_DIOE\t\t\t\tBIT(7)\n#define ISO_EB2CORE\t\t\t\tBIT(8)\n#define ISO_DIOR\t\t\t\tBIT(9)\n\n#define PWC_EV25V\t\t\t\tBIT(14)\n#define PWC_EV12V\t\t\t\tBIT(15)\n\n\n \n#define FEN_BBRSTB\t\t\t\tBIT(0)\n#define FEN_BB_GLB_RSTN\t\t\t\tBIT(1)\n#define FEN_USBA\t\t\t\tBIT(2)\n#define FEN_UPLL\t\t\t\tBIT(3)\n#define FEN_USBD\t\t\t\tBIT(4)\n#define FEN_DIO_PCIE\t\t\t\tBIT(5)\n#define FEN_PCIEA\t\t\t\tBIT(6)\n#define FEN_PPLL\t\t\t\tBIT(7)\n#define FEN_PCIED\t\t\t\tBIT(8)\n#define FEN_DIOE\t\t\t\tBIT(9)\n#define FEN_CPUEN\t\t\t\tBIT(10)\n#define FEN_DCORE\t\t\t\tBIT(11)\n#define FEN_ELDR\t\t\t\tBIT(12)\n#define FEN_DIO_RF\t\t\t\tBIT(13)\n#define FEN_HWPDN\t\t\t\tBIT(14)\n#define FEN_MREGEN\t\t\t\tBIT(15)\n\n \n#define PFM_LDALL\t\t\t\tBIT(0)\n#define PFM_ALDN\t\t\t\tBIT(1)\n#define PFM_LDKP\t\t\t\tBIT(2)\n#define PFM_WOWL\t\t\t\tBIT(3)\n#define ENPDN\t\t\t\t\tBIT(4)\n#define PDN_PL\t\t\t\t\tBIT(5)\n#define APFM_ONMAC\t\t\t\tBIT(8)\n#define APFM_OFF\t\t\t\tBIT(9)\n#define APFM_RSM\t\t\t\tBIT(10)\n#define AFSM_HSUS\t\t\t\tBIT(11)\n#define AFSM_PCIE\t\t\t\tBIT(12)\n#define APDM_MAC\t\t\t\tBIT(13)\n#define APDM_HOST\t\t\t\tBIT(14)\n#define APDM_HPDN\t\t\t\tBIT(15)\n#define RDY_MACON\t\t\t\tBIT(16)\n#define SUS_HOST\t\t\t\tBIT(17)\n#define ROP_ALD\t\t\t\t\tBIT(20)\n#define ROP_PWR\t\t\t\t\tBIT(21)\n#define ROP_SPS\t\t\t\t\tBIT(22)\n#define SOP_MRST\t\t\t\tBIT(25)\n#define SOP_FUSE\t\t\t\tBIT(26)\n#define SOP_ABG\t\t\t\t\tBIT(27)\n#define SOP_AMB\t\t\t\t\tBIT(28)\n#define SOP_RCK\t\t\t\t\tBIT(29)\n#define SOP_A8M\t\t\t\t\tBIT(30)\n#define XOP_BTCK\t\t\t\tBIT(31)\n\n \n#define ANAD16V_EN\t\t\t\tBIT(0)\n#define ANA8M\t\t\t\t\tBIT(1)\n#define MACSLP\t\t\t\t\tBIT(4)\n#define LOADER_CLK_EN\t\t\t\tBIT(5)\n#define _80M_SSC_DIS\t\t\t\tBIT(7)\n#define _80M_SSC_EN_HO\t\t\t\tBIT(8)\n#define PHY_SSC_RSTB\t\t\t\tBIT(9)\n#define SEC_CLK_EN\t\t\t\tBIT(10)\n#define MAC_CLK_EN\t\t\t\tBIT(11)\n#define SYS_CLK_EN\t\t\t\tBIT(12)\n#define RING_CLK_EN\t\t\t\tBIT(13)\n\n\n \n#define\tBOOT_FROM_EEPROM\t\t\tBIT(4)\n#define\tEEPROM_EN\t\t\t\tBIT(5)\n\n \n#define AFE_BGEN\t\t\t\tBIT(0)\n#define AFE_MBEN\t\t\t\tBIT(1)\n#define MAC_ID_EN\t\t\t\tBIT(7)\n\n \n#define WLOCK_ALL\t\t\t\tBIT(0)\n#define WLOCK_00\t\t\t\tBIT(1)\n#define WLOCK_04\t\t\t\tBIT(2)\n#define WLOCK_08\t\t\t\tBIT(3)\n#define WLOCK_40\t\t\t\tBIT(4)\n#define R_DIS_PRST_0\t\t\t\tBIT(5)\n#define R_DIS_PRST_1\t\t\t\tBIT(6)\n#define LOCK_ALL_EN\t\t\t\tBIT(7)\n\n \n#define RF_EN\t\t\t\t\tBIT(0)\n#define RF_RSTB\t\t\t\t\tBIT(1)\n#define RF_SDMRSTB\t\t\t\tBIT(2)\n\n\n\n \n#define LDA15_EN\t\t\t\tBIT(0)\n#define LDA15_STBY\t\t\t\tBIT(1)\n#define LDA15_OBUF\t\t\t\tBIT(2)\n#define LDA15_REG_VOS\t\t\t\tBIT(3)\n#define _LDA15_VOADJ(x)\t\t\t\t(((x) & 0x7) << 4)\n\n\n\n \n#define LDV12_EN\t\t\t\tBIT(0)\n#define LDV12_SDBY\t\t\t\tBIT(1)\n#define LPLDO_HSM\t\t\t\tBIT(2)\n#define LPLDO_LSM_DIS\t\t\t\tBIT(3)\n#define _LDV12_VADJ(x)\t\t\t\t(((x) & 0xF) << 4)\n\n\n \n#define XTAL_EN\t\t\t\t\tBIT(0)\n#define XTAL_BSEL\t\t\t\tBIT(1)\n#define _XTAL_BOSC(x)\t\t\t\t(((x) & 0x3) << 2)\n#define _XTAL_CADJ(x)\t\t\t\t(((x) & 0xF) << 4)\n#define XTAL_GATE_USB\t\t\t\tBIT(8)\n#define _XTAL_USB_DRV(x)\t\t\t(((x) & 0x3) << 9)\n#define XTAL_GATE_AFE\t\t\t\tBIT(11)\n#define _XTAL_AFE_DRV(x)\t\t\t(((x) & 0x3) << 12)\n#define XTAL_RF_GATE\t\t\t\tBIT(14)\n#define _XTAL_RF_DRV(x)\t\t\t\t(((x) & 0x3) << 15)\n#define XTAL_GATE_DIG\t\t\t\tBIT(17)\n#define _XTAL_DIG_DRV(x)\t\t\t(((x) & 0x3) << 18)\n#define XTAL_BT_GATE\t\t\t\tBIT(20)\n#define _XTAL_BT_DRV(x)\t\t\t\t(((x) & 0x3) << 21)\n#define _XTAL_GPIO(x)\t\t\t\t(((x) & 0x7) << 23)\n\n\n#define CKDLY_AFE\t\t\t\tBIT(26)\n#define CKDLY_USB\t\t\t\tBIT(27)\n#define CKDLY_DIG\t\t\t\tBIT(28)\n#define CKDLY_BT\t\t\t\tBIT(29)\n\n\n \n#define APLL_EN\t\t\t\t\tBIT(0)\n#define APLL_320_EN\t\t\t\tBIT(1)\n#define APLL_FREF_SEL\t\t\t\tBIT(2)\n#define APLL_EDGE_SEL\t\t\t\tBIT(3)\n#define APLL_WDOGB\t\t\t\tBIT(4)\n#define APLL_LPFEN\t\t\t\tBIT(5)\n\n#define APLL_REF_CLK_13MHZ\t\t\t0x1\n#define APLL_REF_CLK_19_2MHZ\t\t\t0x2\n#define APLL_REF_CLK_20MHZ\t\t\t0x3\n#define APLL_REF_CLK_25MHZ\t\t\t0x4\n#define APLL_REF_CLK_26MHZ\t\t\t0x5\n#define APLL_REF_CLK_38_4MHZ\t\t\t0x6\n#define APLL_REF_CLK_40MHZ\t\t\t0x7\n\n#define APLL_320EN\t\t\t\tBIT(14)\n#define APLL_80EN\t\t\t\tBIT(15)\n#define APLL_1MEN\t\t\t\tBIT(24)\n\n\n \n#define ALD_EN\t\t\t\t\tBIT(18)\n#define EF_PD\t\t\t\t\tBIT(19)\n#define EF_FLAG\t\t\t\t\tBIT(31)\n\n \n#define EF_TRPT\t\t\t\t\tBIT(7)\n#define LDOE25_EN\t\t\t\tBIT(31)\n\n \n#define MCUFWDL_EN\t\t\t\tBIT(0)\n#define MCUFWDL_RDY\t\t\t\tBIT(1)\n#define FWDL_CHKSUM_RPT\t\t\t\tBIT(2)\n#define MACINI_RDY\t\t\t\tBIT(3)\n#define BBINI_RDY\t\t\t\tBIT(4)\n#define RFINI_RDY\t\t\t\tBIT(5)\n#define WINTINI_RDY\t\t\t\tBIT(6)\n#define MAC1_WINTINI_RDY\t\t\tBIT(11)\n#define CPRST\t\t\t\t\tBIT(23)\n\n \n#define XCLK_VLD\t\t\t\tBIT(0)\n#define ACLK_VLD\t\t\t\tBIT(1)\n#define UCLK_VLD\t\t\t\tBIT(2)\n#define PCLK_VLD\t\t\t\tBIT(3)\n#define PCIRSTB\t\t\t\t\tBIT(4)\n#define V15_VLD\t\t\t\t\tBIT(5)\n#define TRP_B15V_EN\t\t\t\tBIT(7)\n#define SIC_IDLE\t\t\t\tBIT(8)\n#define BD_MAC2\t\t\t\t\tBIT(9)\n#define BD_MAC1\t\t\t\t\tBIT(10)\n#define IC_MACPHY_MODE\t\t\t\tBIT(11)\n#define PAD_HWPD_IDN\t\t\t\tBIT(22)\n#define TRP_VAUX_EN\t\t\t\tBIT(23)\n#define TRP_BT_EN\t\t\t\tBIT(24)\n#define BD_PKG_SEL\t\t\t\tBIT(25)\n#define BD_HCI_SEL\t\t\t\tBIT(26)\n#define TYPE_ID\t\t\t\t\tBIT(27)\n\n \n#define _LLT_NO_ACTIVE\t\t\t\t0x0\n#define _LLT_WRITE_ACCESS\t\t\t0x1\n#define _LLT_READ_ACCESS\t\t\t0x2\n\n#define _LLT_INIT_DATA(x)\t\t\t((x) & 0xFF)\n#define _LLT_INIT_ADDR(x)\t\t\t(((x) & 0xFF) << 8)\n#define _LLT_OP(x)\t\t\t\t(((x) & 0x3) << 30)\n#define _LLT_OP_VALUE(x)\t\t\t(((x) >> 30) & 0x3)\n\n\n \n \n \n#define\tRETRY_LIMIT_SHORT_SHIFT\t\t\t8\n#define\tRETRY_LIMIT_LONG_SHIFT\t\t\t0\n\n\n \n \n \n \n#define AC_PARAM_TXOP_LIMIT_OFFSET\t\t16\n#define AC_PARAM_ECW_MAX_OFFSET\t\t\t12\n#define AC_PARAM_ECW_MIN_OFFSET\t\t\t8\n#define AC_PARAM_AIFS_OFFSET\t\t\t0\n\n \n#define\tACMHW_HWEN\t\t\t\tBIT(0)\n#define\tACMHW_BEQEN\t\t\t\tBIT(1)\n#define\tACMHW_VIQEN\t\t\t\tBIT(2)\n#define\tACMHW_VOQEN\t\t\t\tBIT(3)\n\n \n \n \n\n \n#define TSFRST\t\t\t\t\tBIT(0)\n#define DIS_GCLK\t\t\t\tBIT(1)\n#define PAD_SEL\t\t\t\t\tBIT(2)\n#define PWR_ST\t\t\t\t\tBIT(6)\n#define PWRBIT_OW_EN\t\t\t\tBIT(7)\n#define ACRC\t\t\t\t\tBIT(8)\n#define CFENDFORM\t\t\t\tBIT(9)\n#define ICV\t\t\t\t\tBIT(10)\n\n \n#define\tSCR_TXUSEDK\t\t\t\tBIT(0)\n#define\tSCR_RXUSEDK\t\t\t\tBIT(1)\n#define\tSCR_TXENCENABLE\t\t\t\tBIT(2)\n#define\tSCR_RXENCENABLE\t\t\t\tBIT(3)\n#define\tSCR_SKBYA2\t\t\t\tBIT(4)\n#define\tSCR_NOSKMC\t\t\t\tBIT(5)\n#define SCR_TXBCUSEDK\t\t\t\tBIT(6)\n#define SCR_RXBCUSEDK\t\t\t\tBIT(7)\n\n \n#define LAST_ENTRY_OF_TX_PKT_BUFFER\t\t255\n#define LAST_ENTRY_OF_TX_PKT_BUFFER_DUAL_MAC\t127\n\n#define POLLING_LLT_THRESHOLD\t\t\t20\n#define POLLING_READY_TIMEOUT_COUNT\t\t1000\n\n \n#define\tMAX_MSS_DENSITY_2T\t\t\t0x13\n#define\tMAX_MSS_DENSITY_1T\t\t\t0x0A\n\n\n \n \n \n \n \n \n \n\n \n#define\tRFPGA0_RFMOD\t\t\t\t0x800\n\n#define\tRFPGA0_TXINFO\t\t\t\t0x804\n#define\tRFPGA0_PSDFUNCTION\t\t\t0x808\n\n#define\tRFPGA0_TXGAINSTAGE\t\t\t0x80c\n\n#define\tRFPGA0_RFTIMING1\t\t\t0x810\n#define\tRFPGA0_RFTIMING2\t\t\t0x814\n\n#define\tRFPGA0_XA_HSSIPARAMETER1\t\t0x820\n#define\tRFPGA0_XA_HSSIPARAMETER2\t\t0x824\n#define\tRFPGA0_XB_HSSIPARAMETER1\t\t0x828\n#define\tRFPGA0_XB_HSSIPARAMETER2\t\t0x82c\n\n#define\tRFPGA0_XA_LSSIPARAMETER\t\t\t0x840\n#define\tRFPGA0_XB_LSSIPARAMETER\t\t\t0x844\n\n#define\tRFPGA0_RFWAKEUPPARAMETER\t\t0x850\n#define\tRFPGA0_RFSLEEPUPPARAMETER\t\t0x854\n\n#define\tRFPGA0_XAB_SWITCHCONTROL\t\t0x858\n#define\tRFPGA0_XCD_SWITCHCONTROL\t\t0x85c\n\n#define\tRFPGA0_XA_RFINTERFACEOE\t\t\t0x860\n#define\tRFPGA0_XB_RFINTERFACEOE\t\t\t0x864\n\n#define\tRFPGA0_XAB_RFINTERFACESW\t\t0x870\n#define\tRFPGA0_XCD_RFINTERFACESW\t\t0x874\n\n#define\tRFPGA0_XAB_RFPARAMETER\t\t\t0x878\n#define\tRFPGA0_XCD_RFPARAMETER\t\t\t0x87c\n\n#define\tRFPGA0_ANALOGPARAMETER1\t\t\t0x880\n#define\tRFPGA0_ANALOGPARAMETER2\t\t\t0x884\n#define\tRFPGA0_ANALOGPARAMETER3\t\t\t0x888\n#define\tRFPGA0_ADDALLOCKEN\t\t\t0x888\n#define\tRFPGA0_ANALOGPARAMETER4\t\t\t0x88c\n\n#define\tRFPGA0_XA_LSSIREADBACK\t\t\t0x8a0\n#define\tRFPGA0_XB_LSSIREADBACK\t\t\t0x8a4\n#define\tRFPGA0_XC_LSSIREADBACK\t\t\t0x8a8\n#define\tRFPGA0_XD_LSSIREADBACK\t\t\t0x8ac\n\n#define\tRFPGA0_PSDREPORT\t\t\t0x8b4\n#define\tTRANSCEIVERA_HSPI_READBACK\t\t0x8b8\n#define\tTRANSCEIVERB_HSPI_READBACK\t\t0x8bc\n#define\tRFPGA0_XAB_RFINTERFACERB\t\t0x8e0\n#define\tRFPGA0_XCD_RFINTERFACERB\t\t0x8e4\n\n \n#define\tRFPGA1_RFMOD\t\t\t\t0x900\n\n#define\tRFPGA1_TXBLOCK\t\t\t\t0x904\n#define\tRFPGA1_DEBUGSELECT\t\t\t0x908\n#define\tRFPGA1_TXINFO\t\t\t\t0x90c\n\n \n#define\tRCCK0_SYSTEM\t\t\t\t0xa00\n\n#define\tRCCK0_AFESSTTING\t\t\t0xa04\n#define\tRCCK0_CCA\t\t\t\t0xa08\n\n#define\tRCCK0_RXAGC1\t\t\t\t0xa0c\n#define\tRCCK0_RXAGC2\t\t\t\t0xa10\n\n#define\tRCCK0_RXHP\t\t\t\t0xa14\n\n#define\tRCCK0_DSPPARAMETER1\t\t\t0xa18\n#define\tRCCK0_DSPPARAMETER2\t\t\t0xa1c\n\n#define\tRCCK0_TXFILTER1\t\t\t\t0xa20\n#define\tRCCK0_TXFILTER2\t\t\t\t0xa24\n#define\tRCCK0_DEBUGPORT\t\t\t\t0xa28\n#define\tRCCK0_FALSEALARMREPORT\t\t\t0xa2c\n#define\tRCCK0_TRSSIREPORT\t\t\t0xa50\n#define\tRCCK0_RXREPORT\t\t\t\t0xa54\n#define\tRCCK0_FACOUNTERLOWER\t\t\t0xa5c\n#define\tRCCK0_FACOUNTERUPPER\t\t\t0xa58\n\n \n#define\tROFDM0_LSTF\t\t\t\t0xc00\n\n#define\tROFDM0_TRXPATHENABLE\t\t\t0xc04\n#define\tROFDM0_TRMUXPAR\t\t\t\t0xc08\n#define\tROFDM0_TRSWISOLATION\t\t\t0xc0c\n\n#define\tROFDM0_XARXAFE\t\t\t\t0xc10\n#define\tROFDM0_XARXIQIMBALANCE\t\t\t0xc14\n#define\tROFDM0_XBRXAFE\t\t\t\t0xc18\n#define\tROFDM0_XBRXIQIMBALANCE\t\t\t0xc1c\n#define\tROFDM0_XCRXAFE\t\t\t\t0xc20\n#define\tROFDM0_XCRXIQIMBALANCE\t\t\t0xc24\n#define\tROFDM0_XDRXAFE\t\t\t\t0xc28\n#define\tROFDM0_XDRXIQIMBALANCE\t\t\t0xc2c\n\n#define\tROFDM0_RXDETECTOR1\t\t\t0xc30\n#define\tROFDM0_RXDETECTOR2\t\t\t0xc34\n#define\tROFDM0_RXDETECTOR3\t\t\t0xc38\n#define\tROFDM0_RXDETECTOR4\t\t\t0xc3c\n\n#define\tROFDM0_RXDSP\t\t\t\t0xc40\n#define\tROFDM0_CFOANDDAGC\t\t\t0xc44\n#define\tROFDM0_CCADROPTHRESHOLD\t\t\t0xc48\n#define\tROFDM0_ECCATHRESHOLD\t\t\t0xc4c\n\n#define\tROFDM0_XAAGCCORE1\t\t\t0xc50\n#define\tROFDM0_XAAGCCORE2\t\t\t0xc54\n#define\tROFDM0_XBAGCCORE1\t\t\t0xc58\n#define\tROFDM0_XBAGCCORE2\t\t\t0xc5c\n#define\tROFDM0_XCAGCCORE1\t\t\t0xc60\n#define\tROFDM0_XCAGCCORE2\t\t\t0xc64\n#define\tROFDM0_XDAGCCORE1\t\t\t0xc68\n#define\tROFDM0_XDAGCCORE2\t\t\t0xc6c\n\n#define\tROFDM0_AGCPARAMETER1\t\t\t0xc70\n#define\tROFDM0_AGCPARAMETER2\t\t\t0xc74\n#define\tROFDM0_AGCRSSITABLE\t\t\t0xc78\n#define\tROFDM0_HTSTFAGC\t\t\t\t0xc7c\n\n#define\tROFDM0_XATXIQIMBALANCE\t\t\t0xc80\n#define\tROFDM0_XATXAFE\t\t\t\t0xc84\n#define\tROFDM0_XBTXIQIMBALANCE\t\t\t0xc88\n#define\tROFDM0_XBTXAFE\t\t\t\t0xc8c\n#define\tROFDM0_XCTXIQIMBALANCE\t\t\t0xc90\n#define\tROFDM0_XCTXAFE\t\t\t\t0xc94\n#define\tROFDM0_XDTXIQIMBALANCE\t\t\t0xc98\n#define\tROFDM0_XDTXAFE\t\t\t\t0xc9c\n\n#define\tROFDM0_RXHPPARAMETER\t\t\t0xce0\n#define\tROFDM0_TXPSEUDONOISEWGT\t\t\t0xce4\n#define\tROFDM0_FRAMESYNC\t\t\t0xcf0\n#define\tROFDM0_DFSREPORT\t\t\t0xcf4\n#define\tROFDM0_TXCOEFF1\t\t\t\t0xca4\n#define\tROFDM0_TXCOEFF2\t\t\t\t0xca8\n#define\tROFDM0_TXCOEFF3\t\t\t\t0xcac\n#define\tROFDM0_TXCOEFF4\t\t\t\t0xcb0\n#define\tROFDM0_TXCOEFF5\t\t\t\t0xcb4\n#define\tROFDM0_TXCOEFF6\t\t\t\t0xcb8\n\n \n#define\tROFDM1_LSTF\t\t\t\t0xd00\n#define\tROFDM1_TRXPATHENABLE\t\t\t0xd04\n\n#define\tROFDM1_CFO\t\t\t\t0xd08\n#define\tROFDM1_CSI1\t\t\t\t0xd10\n#define\tROFDM1_SBD\t\t\t\t0xd14\n#define\tROFDM1_CSI2\t\t\t\t0xd18\n#define\tROFDM1_CFOTRACKING\t\t\t0xd2c\n#define\tROFDM1_TRXMESAURE1\t\t\t0xd34\n#define\tROFDM1_INTFDET\t\t\t\t0xd3c\n#define\tROFDM1_PSEUDONOISESTATEAB\t\t0xd50\n#define\tROFDM1_PSEUDONOISESTATECD\t\t0xd54\n#define\tROFDM1_RXPSEUDONOISEWGT\t\t\t0xd58\n\n#define\tROFDM_PHYCOUNTER1\t\t\t0xda0\n#define\tROFDM_PHYCOUNTER2\t\t\t0xda4\n#define\tROFDM_PHYCOUNTER3\t\t\t0xda8\n\n#define\tROFDM_SHORTCFOAB\t\t\t0xdac\n#define\tROFDM_SHORTCFOCD\t\t\t0xdb0\n#define\tROFDM_LONGCFOAB\t\t\t\t0xdb4\n#define\tROFDM_LONGCFOCD\t\t\t\t0xdb8\n#define\tROFDM_TAILCFOAB\t\t\t\t0xdbc\n#define\tROFDM_TAILCFOCD\t\t\t\t0xdc0\n#define\tROFDM_PWMEASURE1\t\t\t0xdc4\n#define\tROFDM_PWMEASURE2\t\t\t0xdc8\n#define\tROFDM_BWREPORT\t\t\t\t0xdcc\n#define\tROFDM_AGCREPORT\t\t\t\t0xdd0\n#define\tROFDM_RXSNR\t\t\t\t0xdd4\n#define\tROFDM_RXEVMCSI\t\t\t\t0xdd8\n#define\tROFDM_SIGREPORT\t\t\t\t0xddc\n\n \n#define\tRTXAGC_A_RATE18_06\t\t\t0xe00\n#define\tRTXAGC_A_RATE54_24\t\t\t0xe04\n#define\tRTXAGC_A_CCK1_MCS32\t\t\t0xe08\n#define\tRTXAGC_A_MCS03_MCS00\t\t\t0xe10\n#define\tRTXAGC_A_MCS07_MCS04\t\t\t0xe14\n#define\tRTXAGC_A_MCS11_MCS08\t\t\t0xe18\n#define\tRTXAGC_A_MCS15_MCS12\t\t\t0xe1c\n\n#define\tRTXAGC_B_RATE18_06\t\t\t0x830\n#define\tRTXAGC_B_RATE54_24\t\t\t0x834\n#define\tRTXAGC_B_CCK1_55_MCS32\t\t\t0x838\n#define\tRTXAGC_B_MCS03_MCS00\t\t\t0x83c\n#define\tRTXAGC_B_MCS07_MCS04\t\t\t0x848\n#define\tRTXAGC_B_MCS11_MCS08\t\t\t0x84c\n#define\tRTXAGC_B_MCS15_MCS12\t\t\t0x868\n#define\tRTXAGC_B_CCK11_A_CCK2_11\t\t0x86c\n\n \n#define\tRF_AC\t\t\t\t\t0x00\n\n#define\tRF_IQADJ_G1\t\t\t\t0x01\n#define\tRF_IQADJ_G2\t\t\t\t0x02\n#define\tRF_POW_TRSW\t\t\t\t0x05\n\n#define\tRF_GAIN_RX\t\t\t\t0x06\n#define\tRF_GAIN_TX\t\t\t\t0x07\n\n#define\tRF_TXM_IDAC\t\t\t\t0x08\n#define\tRF_BS_IQGEN\t\t\t\t0x0F\n\n#define\tRF_MODE1\t\t\t\t0x10\n#define\tRF_MODE2\t\t\t\t0x11\n\n#define\tRF_RX_AGC_HP\t\t\t\t0x12\n#define\tRF_TX_AGC\t\t\t\t0x13\n#define\tRF_BIAS\t\t\t\t\t0x14\n#define\tRF_IPA\t\t\t\t\t0x15\n#define\tRF_POW_ABILITY\t\t\t\t0x17\n#define\tRF_MODE_AG\t\t\t\t0x18\n#define\trfchannel\t\t\t\t0x18\n#define\tRF_CHNLBW\t\t\t\t0x18\n#define\tRF_TOP\t\t\t\t\t0x19\n\n#define\tRF_RX_G1\t\t\t\t0x1A\n#define\tRF_RX_G2\t\t\t\t0x1B\n\n#define\tRF_RX_BB2\t\t\t\t0x1C\n#define\tRF_RX_BB1\t\t\t\t0x1D\n\n#define\tRF_RCK1\t\t\t\t\t0x1E\n#define\tRF_RCK2\t\t\t\t\t0x1F\n\n#define\tRF_TX_G1\t\t\t\t0x20\n#define\tRF_TX_G2\t\t\t\t0x21\n#define\tRF_TX_G3\t\t\t\t0x22\n\n#define\tRF_TX_BB1\t\t\t\t0x23\n\n#define\tRF_T_METER\t\t\t\t0x42\n\n#define\tRF_SYN_G1\t\t\t\t0x25\n#define\tRF_SYN_G2\t\t\t\t0x26\n#define\tRF_SYN_G3\t\t\t\t0x27\n#define\tRF_SYN_G4\t\t\t\t0x28\n#define\tRF_SYN_G5\t\t\t\t0x29\n#define\tRF_SYN_G6\t\t\t\t0x2A\n#define\tRF_SYN_G7\t\t\t\t0x2B\n#define\tRF_SYN_G8\t\t\t\t0x2C\n\n#define\tRF_RCK_OS\t\t\t\t0x30\n\n#define\tRF_TXPA_G1\t\t\t\t0x31\n#define\tRF_TXPA_G2\t\t\t\t0x32\n#define\tRF_TXPA_G3\t\t\t\t0x33\n\n \n\n \n#define\tBRFMOD\t\t\t\t\t0x1\n#define\tBCCKTXSC\t\t\t\t0x30\n#define\tBCCKEN\t\t\t\t\t0x1000000\n#define\tBOFDMEN\t\t\t\t\t0x2000000\n\n#define\tB3WIREDATALENGTH\t\t\t0x800\n#define\tB3WIREADDRESSLENGTH\t\t\t0x400\n\n#define\tBRFSI_RFENV\t\t\t\t0x10\n\n#define\tBLSSIREADADDRESS\t\t\t0x7f800000\n#define\tBLSSIREADEDGE\t\t\t\t0x80000000\n#define\tBLSSIREADBACKDATA\t\t\t0xfffff\n \n#define BCCKSIDEBAND\t\t\t\t0x10\n\n \n#define\tBBYTE0\t\t\t\t\t0x1\n#define\tBBYTE1\t\t\t\t\t0x2\n#define\tBBYTE2\t\t\t\t\t0x4\n#define\tBBYTE3\t\t\t\t\t0x8\n#define\tBWORD0\t\t\t\t\t0x3\n#define\tBWORD1\t\t\t\t\t0xc\n#define\tBDWORD\t\t\t\t\t0xf\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}