Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a41f9db6aa764c30967242f241367750 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot big_adder_tb_behav xil_defaultlib.big_adder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture structure of entity xil_defaultlib.carry_lookahead_adder [carry_lookahead_adder_default]
Compiling architecture big_adder of entity xil_defaultlib.big_adder [big_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.big_adder_tb
Built simulation snapshot big_adder_tb_behav
