// Seed: 1715536212
module module_0 (
    output wand  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  tri0  module_0,
    input  wand  id_4,
    input  wire  id_5,
    output wor   id_6
);
endmodule
module module_1 (
    output wor  id_0
    , id_5,
    input  tri  id_1,
    input  tri1 id_2,
    input  tri  id_3
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.type_4 = 0;
  wire id_6;
  wire id_7;
  assign id_0 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6
    , id_16,
    output wire id_7,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    inout wire id_11,
    input tri1 id_12,
    output supply0 id_13,
    output wand id_14
);
  specify
    (posedge id_17 => (id_18 +: 1 !=? 1'b0)) = (1, 1'h0);
    (id_19 => id_20) = ((id_4), 1);
    if (1) (posedge id_21 => (id_22 +: 1)) = (id_1, 1);
  endspecify
  module_0 modCall_1 (
      id_20,
      id_17,
      id_20,
      id_4,
      id_9,
      id_11,
      id_22
  );
  assign modCall_1.type_4 = 0;
endmodule
