// Seed: 4137200990
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  assign module_1._id_2 = 0;
  input wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd36,
    parameter id_12 = 32'd60,
    parameter id_2  = 32'd18,
    parameter id_4  = 32'd5,
    parameter id_6  = 32'd63
) (
    output tri0 id_0,
    output tri1 id_1,
    output tri1 _id_2,
    output logic id_3[id_12  -  -1 : id_2],
    input supply1 _id_4,
    input tri0 id_5,
    output wand _id_6,
    input wor id_7,
    output tri0 id_8,
    output wire id_9[1 : id_6],
    input supply0 _id_10,
    input tri id_11,
    input tri1 _id_12,
    input uwire id_13
);
  wire id_15;
  wire [id_10 : id_4] id_16;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_16
  );
  always_ff id_3 = (id_10);
endmodule
