{"vcs1":{"timestamp_begin":1711539356.574016948, "rt":0.98, "ut":0.57, "st":0.12}}
{"vcselab":{"timestamp_begin":1711539357.629732184, "rt":0.94, "ut":0.31, "st":0.10}}
{"link":{"timestamp_begin":1711539358.623184431, "rt":0.23, "ut":0.14, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711539356.082907733}
{"VCS_COMP_START_TIME": 1711539356.082907733}
{"VCS_COMP_END_TIME": 1711539360.664320408}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 330724}}
{"stitch_vcselab": {"peak_mem": 226168}}
