// Seed: 3305597737
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_7;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  wand  id_2,
    output wor   id_3,
    output uwire id_4,
    input  wand  id_5,
    output tri1  id_6,
    input  wire  id_7,
    input  tri0  id_8,
    output tri0  id_9,
    input  tri0  id_10,
    input  wor   id_11
);
  tri id_13 = 1;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
endmodule
