10

dir
121
https://github.com/openrisc/orpsoc-cores/trunk/systems/atlys/rtl/verilog/include
https://github.com/openrisc/orpsoc-cores



2014-05-22T19:40:19.000000Z
100
franck.jullien














1ea6d8a5-a690-ea7d-096b-ce57b7db7bff

orpsoc-defines.v
file




2014-05-26T12:37:04.207697Z
2b1fa33f484bd07c7f2b4e64d867cc91
2014-05-22T19:40:19.000000Z
100
franck.jullien
has-props




















298

timescale.v
file




2014-05-26T12:37:04.207697Z
3f3c0ce294c993b4d7a8b4e02a6f7cb7
2014-05-22T19:40:19.000000Z
100
franck.jullien
has-props




















19

uart_defines.v
file




2014-05-26T12:37:04.207697Z
748b3ffcec0622a39825d31c14ee0674
2014-05-22T19:40:19.000000Z
100
franck.jullien
has-props




















11080

xilinx_ddr2_params.v
file




2014-05-26T12:37:04.207697Z
59eea4d85fce482abcac0b87f54a8ea9
2014-05-22T19:40:19.000000Z
100
franck.jullien





















1068

