{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458853356134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458853356138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 17:02:35 2016 " "Processing started: Thu Mar 24 17:02:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458853356138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853356138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g14_rotor_stepper_test_bed -c g14_rotor_stepper_test_bed " "Command: quartus_map --read_settings_files=on --write_settings_files=off g14_rotor_stepper_test_bed -c g14_rotor_stepper_test_bed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853356139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458853356558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor_stepper_test_bed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor_stepper_test_bed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor_stepper_test_bed-behaviour " "Found design unit 1: g14_rotor_stepper_test_bed-behaviour" {  } { { "g14_rotor_stepper_test_bed.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369661 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor_stepper_test_bed " "Found entity 1: g14_rotor_stepper_test_bed" {  } { { "g14_rotor_stepper_test_bed.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_7_segment_decoder-behaviour " "Found design unit 1: g14_7_segment_decoder-behaviour" {  } { { "g14_7_segment_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_7_segment_decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369663 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_7_segment_decoder " "Found entity 1: g14_7_segment_decoder" {  } { { "g14_7_segment_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_7_segment_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor_stepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor_stepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor_stepper-rotor_step " "Found design unit 1: g14_rotor_stepper-rotor_step" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369664 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor_stepper " "Found entity 1: g14_rotor_stepper" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_generator-gen " "Found design unit 1: pulse_generator-gen" {  } { { "pulse_generator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369666 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_generator " "Found entity 1: pulse_generator" {  } { { "pulse_generator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_5_bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_5_bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_bit_comparator-behaviour " "Found design unit 1: g14_5_bit_comparator-behaviour" {  } { { "g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_5_bit_comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369667 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_bit_comparator " "Found entity 1: g14_5_bit_comparator" {  } { { "g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_5_bit_comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_counter_with_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_counter_with_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_counter_with_load-counter " "Found design unit 1: g14_counter_with_load-counter" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369668 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_counter_with_load " "Found entity 1: g14_counter_with_load" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g14_rotor_stepper_test_bed " "Elaborating entity \"g14_rotor_stepper_test_bed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458853369735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generator pulse_generator:pulse_gen " "Elaborating entity \"pulse_generator\" for hierarchy \"pulse_generator:pulse_gen\"" {  } { { "g14_rotor_stepper_test_bed.vhd" "pulse_gen" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853369749 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_out pulse_generator.vhd(40) " "VHDL Process Statement warning at pulse_generator.vhd(40): signal \"counter_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pulse_generator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1458853369751 "|g14_rotor_stepper_test_bed|pulse_generator:pulse_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER pulse_generator:pulse_gen\|LPM_COUNTER:down_counter " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"pulse_generator:pulse_gen\|LPM_COUNTER:down_counter\"" {  } { { "pulse_generator.vhd" "down_counter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853369794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pulse_generator:pulse_gen\|LPM_COUNTER:down_counter " "Elaborated megafunction instantiation \"pulse_generator:pulse_gen\|LPM_COUNTER:down_counter\"" {  } { { "pulse_generator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd" 23 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853369810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pulse_generator:pulse_gen\|LPM_COUNTER:down_counter " "Instantiated megafunction \"pulse_generator:pulse_gen\|LPM_COUNTER:down_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458853369811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 25000000 " "Parameter \"LPM_MODULUS\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458853369811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458853369811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458853369811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458853369811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458853369811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458853369811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458853369811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1458853369811 ""}  } { { "pulse_generator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/pulse_generator.vhd" 23 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1458853369811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2l " "Found entity 1: cntr_f2l" {  } { { "db/cntr_f2l.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_f2l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853369858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2l pulse_generator:pulse_gen\|LPM_COUNTER:down_counter\|cntr_f2l:auto_generated " "Elaborating entity \"cntr_f2l\" for hierarchy \"pulse_generator:pulse_gen\|LPM_COUNTER:down_counter\|cntr_f2l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853369858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_bit_comparator g14_5_bit_comparator:middle_comparator " "Elaborating entity \"g14_5_bit_comparator\" for hierarchy \"g14_5_bit_comparator:middle_comparator\"" {  } { { "g14_rotor_stepper_test_bed.vhd" "middle_comparator" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853369873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_rotor_stepper g14_rotor_stepper:rotor_stepper_fsm " "Elaborating entity \"g14_rotor_stepper\" for hierarchy \"g14_rotor_stepper:rotor_stepper_fsm\"" {  } { { "g14_rotor_stepper_test_bed.vhd" "rotor_stepper_fsm" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853369882 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state g14_rotor_stepper.vhd(33) " "VHDL Process Statement warning at g14_rotor_stepper.vhd(33): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1458853369883 "|g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s7\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369883 "|g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s6\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369883 "|g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s5\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369883 "|g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s4\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369884 "|g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s3\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369884 "|g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s2\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369884 "|g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s1\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369884 "|g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 g14_rotor_stepper.vhd(33) " "Inferred latch for \"next_state.s0\" at g14_rotor_stepper.vhd(33)" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853369884 "|g14_rotor_stepper_test_bed|g14_rotor_stepper:rotor_stepper_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_counter_with_load g14_counter_with_load:left_counter " "Elaborating entity \"g14_counter_with_load\" for hierarchy \"g14_counter_with_load:left_counter\"" {  } { { "g14_rotor_stepper_test_bed.vhd" "left_counter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853369927 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_value g14_counter_with_load.vhd(33) " "VHDL Process Statement warning at g14_counter_with_load.vhd(33): signal \"load_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1458853369928 "|g14_rotor_stepper_test_bed|g14_counter_with_load:left_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_7_segment_decoder g14_7_segment_decoder:left_led_out " "Elaborating entity \"g14_7_segment_decoder\" for hierarchy \"g14_7_segment_decoder:left_led_out\"" {  } { { "g14_rotor_stepper_test_bed.vhd" "left_led_out" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper_test_bed.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853369942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s484.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s484.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s484 " "Found entity 1: altsyncram_s484" {  } { { "db/altsyncram_s484.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/altsyncram_s484.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853370928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853370928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853371106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853371106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853371188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853371188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_19i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853371282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853371282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853371333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853371333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853371420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853371420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853371525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853371525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853371608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853371608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853371684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853371684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853371744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853371744 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853372045 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458853372098 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.24.17:02:58 Progress: Loading sld1dff2761/alt_sld_fab_wrapper_hw.tcl " "2016.03.24.17:02:58 Progress: Loading sld1dff2761/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853378143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853381137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853381373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853382577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853382617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853382657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853382721 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853382729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853382735 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1458853383428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1dff2761/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1dff2761/alt_sld_fab.v" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853383595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853383595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853383633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853383633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853383635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853383635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853383657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853383657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853383699 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853383699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853383699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/db/ip/sld1dff2761/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458853383725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853383725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g14_rotor_stepper:rotor_stepper_fsm\|next_state.s2_194 " "Latch g14_rotor_stepper:rotor_stepper_fsm\|next_state.s2_194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA g14_rotor_stepper:rotor_stepper_fsm\|current_state.s1 " "Ports D and ENA on the latch are fed by the same signal g14_rotor_stepper:rotor_stepper_fsm\|current_state.s1" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458853385041 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458853385041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g14_rotor_stepper:rotor_stepper_fsm\|next_state.s3_184 " "Latch g14_rotor_stepper:rotor_stepper_fsm\|next_state.s3_184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA g14_rotor_stepper:rotor_stepper_fsm\|current_state.s2 " "Ports D and ENA on the latch are fed by the same signal g14_rotor_stepper:rotor_stepper_fsm\|current_state.s2" {  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1458853385041 ""}  } { { "g14_rotor_stepper.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_rotor_stepper.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1458853385041 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1458853385042 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1458853385042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853385165 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g14_counter_with_load:left_counter\|temp_count\[3\] High " "Register g14_counter_with_load:left_counter\|temp_count\[3\] will power up to High" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1458853385327 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g14_counter_with_load:middle_counter\|temp_count\[1\] High " "Register g14_counter_with_load:middle_counter\|temp_count\[1\] will power up to High" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1458853385327 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g14_counter_with_load:middle_counter\|temp_count\[2\] High " "Register g14_counter_with_load:middle_counter\|temp_count\[2\] will power up to High" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1458853385327 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g14_counter_with_load:right_counter\|temp_count\[1\] High " "Register g14_counter_with_load:right_counter\|temp_count\[1\] will power up to High" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1458853385327 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g14_counter_with_load:right_counter\|temp_count\[0\] High " "Register g14_counter_with_load:right_counter\|temp_count\[0\] will power up to High" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab4/g14_rotor_stepper_test_bed/g14_counter_with_load.vhd" 29 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1458853385327 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1458853385327 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 67 81 0 0 14 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 67 of its 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 14 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1458853385979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458853386012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458853386012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "942 " "Implemented 942 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458853386188 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458853386188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "889 " "Implemented 889 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458853386188 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1458853386188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458853386188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458853386240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 17:03:06 2016 " "Processing ended: Thu Mar 24 17:03:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458853386240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458853386240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458853386240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458853386240 ""}
