<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_dcache.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__hal__dcache_8c_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_hal_dcache.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__hal__dcache_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx__hal_8h.html">stm32h5xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#if defined (DCACHE1)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#ifdef HAL_DCACHE_MODULE_ENABLED</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define IS_DCACHE_REGION_SIZE(__SIZE__)                ((__SIZE__) &gt; 0U)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define IS_DCACHE_MONITOR_TYPE(__TYPE__)               (((__TYPE__) &amp; ~DCACHE_MONITOR_ALL) == 0U)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define IS_DCACHE_SINGLE_MONITOR_TYPE(__TYPE__)        (((__TYPE__) == DCACHE_MONITOR_READ_HIT)  || \</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">                                                        ((__TYPE__) == DCACHE_MONITOR_READ_MISS) || \</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">                                                        ((__TYPE__) == DCACHE_MONITOR_WRITE_HIT) || \</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">                                                        ((__TYPE__) == DCACHE_MONITOR_WRITE_MISS))</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define IS_DCACHE_READ_BURST_TYPE(__OUTPUTBURSTTYPE__) (((__OUTPUTBURSTTYPE__) == DCACHE_READ_BURST_WRAP) || \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">                                                        ((__OUTPUTBURSTTYPE__) == DCACHE_READ_BURST_INCR))</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define DCACHE_COMMAND_TIMEOUT_VALUE           200U    </span><span class="comment">/* 200ms*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define DCACHE_DISABLE_TIMEOUT_VALUE           1U      </span><span class="comment">/* 1ms  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define DCACHE_COMMAND_INVALIDATE              DCACHE_CR_CACHECMD_1</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define DCACHE_COMMAND_CLEAN                   DCACHE_CR_CACHECMD_0</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define DCACHE_COMMAND_CLEAN_INVALIDATE        (DCACHE_CR_CACHECMD_0|DCACHE_CR_CACHECMD_1)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define DCACHE_POLLING_MODE                    0U</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define DCACHE_IT_MODE                         1U</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> DCACHE_CommandByAddr(DCACHE_HandleTypeDef *hdcache, uint32_t Command,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                                              <span class="keyword">const</span> uint32_t *<span class="keyword">const</span> pAddr, uint32_t dSize, uint32_t mode);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  HAL_DCACHE_Init(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>{</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">/* Check the DCACHE handle allocation */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  {</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  }</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_READ_BURST_TYPE(hdcache-&gt;Init.ReadBurstType));</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordflow">if</span> (hdcache-&gt;State == HAL_DCACHE_STATE_RESET)</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  {</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="comment">/* Init the DCACHE Callback settings with legacy weak */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    hdcache-&gt;ErrorCallback                      = HAL_DCACHE_ErrorCallback;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    hdcache-&gt;CleanByAddrCallback                = HAL_DCACHE_CleanByAddrCallback;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    hdcache-&gt;InvalidateByAddrCallback           = HAL_DCACHE_InvalidateByAddrCallback;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    hdcache-&gt;InvalidateCompleteCallback         = HAL_DCACHE_InvalidateCompleteCallback;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    hdcache-&gt;CleanAndInvalidateByAddrCallback   = HAL_DCACHE_CleanAndInvalidateByAddrCallback;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="keywordflow">if</span> (hdcache-&gt;MspInitCallback == NULL)</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    {</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>      hdcache-&gt;MspInitCallback = <a class="code hl_function" href="stm32h5xx__hal__msp_8c.html#ab34087604a8542981f023b8e09028055">HAL_DCACHE_MspInit</a>;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    }</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="comment">/* Init the low level hardware */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    hdcache-&gt;MspInitCallback(hdcache);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  }</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="comment">/* Init the error code */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_NONE;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">/* Init the DCACHE handle state */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  hdcache-&gt;State = HAL_DCACHE_STATE_READY;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="comment">/* Set requested read burst type */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga598d594c27af3cb55fd4083bec145392">DCACHE_CR_HBURST</a>, hdcache-&gt;Init.ReadBurstType);</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="comment">/* Enable the selected DCACHE peripheral */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  status = HAL_DCACHE_Enable(hdcache);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>}</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_DeInit(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>{</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  {</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  }</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_NONE;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="comment">/* Return to the reset state */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  hdcache-&gt;State = HAL_DCACHE_STATE_RESET;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="comment">/* Disable cache */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  status = HAL_DCACHE_Disable(hdcache);</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="comment">/* reset monitor values */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  (void)HAL_DCACHE_Monitor_Reset(hdcache, DCACHE_MONITOR_ALL);</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="comment">/* Reset all remaining bit */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(hdcache-&gt;Instance-&gt;CR, 0U);</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(hdcache-&gt;Instance-&gt;CMDRSADDRR, 0U);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(hdcache-&gt;Instance-&gt;CMDREADDRR, 0U);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(hdcache-&gt;Instance-&gt;FCR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4932abe859eafea34fa3aad3b844dffb">DCACHE_FCR_CCMDENDF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9cbeed00acbac46f38710312a7fcdf1">DCACHE_FCR_CERRF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c5655a55132f704aa1a3f231b51c158">DCACHE_FCR_CBSYENDF</a>);</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordflow">if</span> (hdcache-&gt;MspDeInitCallback == NULL)</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    hdcache-&gt;MspDeInitCallback = <a class="code hl_function" href="stm32h5xx__hal__msp_8c.html#a48728f86e000d02d18168962369c8d12">HAL_DCACHE_MspDeInit</a>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  }</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="comment">/* DeInitialize the low level hardware */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  hdcache-&gt;MspDeInitCallback(hdcache);</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>}</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>__weak <span class="keywordtype">void</span> <a class="code hl_function" href="stm32h5xx__hal__msp_8c.html#ab34087604a8542981f023b8e09028055">HAL_DCACHE_MspInit</a>(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(hdcache);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">            the HAL_DCACHE_MspInit can be implemented in the user file</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">   */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>}</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>__weak <span class="keywordtype">void</span> <a class="code hl_function" href="stm32h5xx__hal__msp_8c.html#a48728f86e000d02d18168962369c8d12">HAL_DCACHE_MspDeInit</a>(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>{</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(hdcache);</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">            the HAL_DCACHE_MspDeInit can be implemented in the user file</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">   */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>}</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_Enable(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>{</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  {</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  }</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <span class="comment">/* Check no ongoing operation */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a>)) != 0U)</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  {</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <span class="comment">/* Return busy status */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>    status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7">HAL_BUSY</a>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  }</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  {</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_NONE;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <span class="comment">/* Enable the selected DCACHE peripheral */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7981dd75d34bded0d347795dcf77e80b">DCACHE_CR_EN</a>);</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  }</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>}</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_Disable(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>{</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  {</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  }</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="comment">/* Check DCACHE handle status */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordflow">if</span> (HAL_DCACHE_IsEnabled(hdcache) != 0U)</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  {</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_NONE;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    <span class="comment">/* Change DCACHE handle state */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>    hdcache-&gt;State = HAL_DCACHE_STATE_READY;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    <span class="comment">/* Disable the selected DCACHE peripheral */</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7981dd75d34bded0d347795dcf77e80b">DCACHE_CR_EN</a>);</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    <span class="comment">/* Get timeout */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>    <span class="comment">/* Wait for end of data cache disabling */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a>)) != 0U)</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; DCACHE_DISABLE_TIMEOUT_VALUE)</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>      {</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>        <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a>)) != 0U)</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>        {</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>          <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>          hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_TIMEOUT;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>          <span class="comment">/* Change the DCACHE handle state */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>          hdcache-&gt;State = HAL_DCACHE_STATE_READY;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>          <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>          status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>        }</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>      }</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    }</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  }</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>}</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>uint32_t HAL_DCACHE_IsEnabled(<span class="keyword">const</span> DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>{</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7981dd75d34bded0d347795dcf77e80b">DCACHE_CR_EN</a>) != 0U) ? 1UL : 0UL);</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>}</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_SetReadBurstType(DCACHE_HandleTypeDef *hdcache, uint32_t ReadBurstType)</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>{</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  {</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  }</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_READ_BURST_TYPE(ReadBurstType));</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="comment">/* check DCACHE status */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="keywordflow">if</span> (HAL_DCACHE_IsEnabled(hdcache) == 0U)</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  {</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    <span class="comment">/* Set requested read burst type */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga598d594c27af3cb55fd4083bec145392">DCACHE_CR_HBURST</a>, ReadBurstType);</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  }</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  {</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_INVALID_OPERATION;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  }</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>}</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_Invalidate(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>{</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  }</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <span class="comment">/* Check no ongoing operation */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a>)) != 0U)</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  {</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>    <span class="comment">/* Return busy status */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7">HAL_BUSY</a>;</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  }</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  {</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>    <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>    hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_NONE;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>    <span class="comment">/* Change DCACHE Handle state */</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    hdcache-&gt;State = HAL_DCACHE_STATE_READY;</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>    <span class="comment">/* Make sure flags are reset */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(hdcache-&gt;Instance-&gt;FCR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c5655a55132f704aa1a3f231b51c158">DCACHE_FCR_CBSYENDF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4932abe859eafea34fa3aad3b844dffb">DCACHE_FCR_CCMDENDF</a>));</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>    <span class="comment">/* Set no operation on address range */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28f41c908a577909b447c573d96a42f4">DCACHE_CR_CACHECMD</a>, 0U);</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>    <span class="comment">/* Launch cache invalidation */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21199213924575b3ec2afe492e51379c">DCACHE_CR_CACHEINV</a>);</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>    <span class="comment">/* Get timeout */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <span class="comment">/* Wait for end of cache invalidation */</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a>) != 0U)</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    {</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>      <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; DCACHE_COMMAND_TIMEOUT_VALUE)</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>      {</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>        <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a>) != 0U)</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>        {</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>          <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>          hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_TIMEOUT;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>          <span class="comment">/* Change the DCACHE state */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>          hdcache-&gt;State = HAL_DCACHE_STATE_ERROR;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>          <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>          status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>        }</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>      }</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    }</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  }</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>}</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_InvalidateByAddr(DCACHE_HandleTypeDef *hdcache, <span class="keyword">const</span> uint32_t *<span class="keyword">const</span> pAddr,</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>                                              uint32_t dSize)</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>{</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status;</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  {</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  }</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_REGION_SIZE(dSize));</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  status = DCACHE_CommandByAddr(hdcache, DCACHE_COMMAND_INVALIDATE, pAddr, dSize, DCACHE_POLLING_MODE);</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>}</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_CleanByAddr(DCACHE_HandleTypeDef *hdcache, <span class="keyword">const</span> uint32_t *<span class="keyword">const</span> pAddr, uint32_t dSize)</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>{</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  {</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  }</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_REGION_SIZE(dSize));</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  status = DCACHE_CommandByAddr(hdcache, DCACHE_COMMAND_CLEAN, pAddr, dSize, DCACHE_POLLING_MODE);</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>}</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_CleanInvalidByAddr(DCACHE_HandleTypeDef *hdcache, <span class="keyword">const</span> uint32_t *<span class="keyword">const</span> pAddr,</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>                                                uint32_t dSize)</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>{</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status;</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  {</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  }</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_REGION_SIZE(dSize));</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  status = DCACHE_CommandByAddr(hdcache, DCACHE_COMMAND_CLEAN_INVALIDATE, pAddr, dSize, DCACHE_POLLING_MODE);</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>}</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_Invalidate_IT(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>{</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  {</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  }</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <span class="comment">/* Check no ongoing operation */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a>)) != 0U)</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  {</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>    <span class="comment">/* Return busy status */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7">HAL_BUSY</a>;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  }</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  {</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>    hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_NONE;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>    <span class="comment">/* Change DCACHE Handle state */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    hdcache-&gt;State = HAL_DCACHE_STATE_READY;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <span class="comment">/* Make sure BSYENDF is reset */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(hdcache-&gt;Instance-&gt;FCR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c5655a55132f704aa1a3f231b51c158">DCACHE_FCR_CBSYENDF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4932abe859eafea34fa3aad3b844dffb">DCACHE_FCR_CCMDENDF</a>));</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <span class="comment">/* Set no operation on address range for callback under interrupt */</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28f41c908a577909b447c573d96a42f4">DCACHE_CR_CACHECMD</a>, 0U);</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>    <span class="comment">/* Enable end of cache invalidation interrupt */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(hdcache-&gt;Instance-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d3cc14f7b6564175a87c98d20b65bdc">DCACHE_IER_BSYENDIE</a>);</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    <span class="comment">/* Launch cache invalidation */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21199213924575b3ec2afe492e51379c">DCACHE_CR_CACHEINV</a>);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  }</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>}</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_InvalidateByAddr_IT(DCACHE_HandleTypeDef *hdcache, <span class="keyword">const</span> uint32_t *<span class="keyword">const</span> pAddr,</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>                                                 uint32_t dSize)</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>{</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status;</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  {</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  }</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_REGION_SIZE(dSize));</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  status = DCACHE_CommandByAddr(hdcache, DCACHE_COMMAND_INVALIDATE, pAddr, dSize, DCACHE_IT_MODE);</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>}</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_CleanByAddr_IT(DCACHE_HandleTypeDef *hdcache, <span class="keyword">const</span> uint32_t *<span class="keyword">const</span> pAddr,</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>                                            uint32_t dSize)</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>{</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>  {</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  }</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_REGION_SIZE(dSize));</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  status = DCACHE_CommandByAddr(hdcache, DCACHE_COMMAND_CLEAN, pAddr, dSize, DCACHE_IT_MODE);</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>}</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_CleanInvalidByAddr_IT(DCACHE_HandleTypeDef *hdcache, <span class="keyword">const</span> uint32_t *<span class="keyword">const</span> pAddr,</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>                                                   uint32_t dSize)</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>{</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status;</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span> </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  {</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  }</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_REGION_SIZE(dSize));</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  status = DCACHE_CommandByAddr(hdcache, DCACHE_COMMAND_CLEAN_INVALIDATE, pAddr, dSize, DCACHE_IT_MODE);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>}</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_Monitor_Start(DCACHE_HandleTypeDef *hdcache, uint32_t MonitorType)</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>{</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  {</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  }</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_MONITOR_TYPE(MonitorType));</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(hdcache-&gt;Instance-&gt;CR, MonitorType);</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>}</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_Monitor_Stop(DCACHE_HandleTypeDef *hdcache, uint32_t MonitorType)</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>{</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  {</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  }</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_MONITOR_TYPE(MonitorType));</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(hdcache-&gt;Instance-&gt;CR, MonitorType);</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span> </div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>}</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_Monitor_Reset(DCACHE_HandleTypeDef *hdcache, uint32_t MonitorType)</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>{</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  {</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  }</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DCACHE_MONITOR_TYPE(MonitorType));</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <span class="comment">/* Force/Release reset */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(hdcache-&gt;Instance-&gt;CR, (MonitorType &lt;&lt; 2U));</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(hdcache-&gt;Instance-&gt;CR, (MonitorType &lt;&lt; 2U));</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>}</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>uint32_t HAL_DCACHE_Monitor_GetReadHitValue(<span class="keyword">const</span> DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>{</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  <span class="comment">/*return the Read Hit monitor value*/</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <span class="keywordflow">return</span> hdcache-&gt;Instance-&gt;RHMONR;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>}</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>uint32_t HAL_DCACHE_Monitor_GetReadMissValue(<span class="keyword">const</span> DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>{</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  <span class="comment">/*return the Read Miss monitor value*/</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  <span class="keywordflow">return</span> hdcache-&gt;Instance-&gt;RMMONR;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>}</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>uint32_t HAL_DCACHE_Monitor_GetWriteHitValue(<span class="keyword">const</span> DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>{</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <span class="comment">/*return the Write Hit monitor value*/</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <span class="keywordflow">return</span> hdcache-&gt;Instance-&gt;WHMONR;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>}</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>uint32_t HAL_DCACHE_Monitor_GetWriteMissValue(<span class="keyword">const</span> DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>{</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <span class="comment">/*return the Write Miss monitor value*/</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <span class="keywordflow">return</span> hdcache-&gt;Instance-&gt;WMMONR;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>}</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="keywordtype">void</span> HAL_DCACHE_IRQHandler(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>{</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  uint32_t itflags;</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  uint32_t itsources;</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <a class="code hl_define" href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a>(hdcache-&gt;Instance));</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <span class="comment">/* Get current interrupt flags and interrupt sources value */</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  itflags   = <a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(hdcache-&gt;Instance-&gt;SR);</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  itsources = <a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(hdcache-&gt;Instance-&gt;IER);</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <span class="comment">/* Check Data cache Error interrupt flag  */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="keywordflow">if</span> (((itflags &amp; itsources) &amp; DCACHE_FLAG_ERROR) != 0U)</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  {</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>    <span class="comment">/* Clear DCACHE error pending flag */</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    __HAL_DCACHE_CLEAR_FLAG(hdcache, DCACHE_FLAG_ERROR);</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>    <span class="comment">/* Update data cache error code */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>    hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_EVICTION_CLEAN;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>    <span class="comment">/* Data cache error interrupt user callback */</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>    hdcache-&gt;ErrorCallback(hdcache);</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  }</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  <span class="comment">/* Check for end of full invalidate operation */</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28f41c908a577909b447c573d96a42f4">DCACHE_CR_CACHECMD</a>) == 0U)</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  {</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>    <span class="comment">/* Clear DCACHE busyend pending flag */</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    __HAL_DCACHE_CLEAR_FLAG(hdcache, DCACHE_FLAG_BUSYEND);</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>    <span class="comment">/* Data cache invalidate complete interrupt user callback */</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    hdcache-&gt;InvalidateCompleteCallback(hdcache);</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  }</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <span class="comment">/* Check for end of clean and invalidate by address operation */</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;CR, DCACHE_COMMAND_CLEAN_INVALIDATE) == \</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>           (DCACHE_COMMAND_CLEAN_INVALIDATE))</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  {</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>    <span class="comment">/* Clear DCACHE cmdend pending flag */</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    __HAL_DCACHE_CLEAR_FLAG(hdcache, DCACHE_FLAG_CMDEND);</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>    <span class="comment">/* Data cache clean and invalidate range cmdend interrupt user callback */</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>    hdcache-&gt;CleanAndInvalidateByAddrCallback(hdcache);</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  }</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  <span class="comment">/* Check for end of clean by address operation */</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;CR, DCACHE_COMMAND_CLEAN) == DCACHE_COMMAND_CLEAN)</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  {</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <span class="comment">/* Clear DCACHE cmdend pending flag */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>    __HAL_DCACHE_CLEAR_FLAG(hdcache, DCACHE_FLAG_CMDEND);</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    <span class="comment">/* Data cache clean range cmdend interrupt user callback */</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>    hdcache-&gt;CleanByAddrCallback(hdcache);</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  }</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  <span class="comment">/* Check for end of invalidate by address operation */</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  {</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    <span class="comment">/* Clear DCACHE cmdend pending flag */</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>    __HAL_DCACHE_CLEAR_FLAG(hdcache, DCACHE_FLAG_CMDEND);</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>    <span class="comment">/* Data cache Invalidate range cmdend interrupt user callback */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    hdcache-&gt;InvalidateByAddrCallback(hdcache);</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  }</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>}</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_RegisterCallback(DCACHE_HandleTypeDef *hdcache, HAL_DCACHE_CallbackIDTypeDef CallbackID,</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>                                              pDCACHE_CallbackTypeDef pCallback)</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>{</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  {</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  }</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  <span class="keywordflow">if</span> (pCallback == NULL)</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  {</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>    <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    hdcache-&gt;ErrorCode |= HAL_DCACHE_ERROR_INVALID_CALLBACK;</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>  }</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>  <span class="keywordflow">if</span> (hdcache-&gt;State == HAL_DCACHE_STATE_READY)</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  {</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>    <span class="keywordflow">switch</span> (CallbackID)</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>    {</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>      <span class="keywordflow">case</span> HAL_DCACHE_CLEAN_BY_ADDRESS_CB_ID :</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>        hdcache-&gt;CleanByAddrCallback = pCallback;</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>      <span class="keywordflow">case</span> HAL_DCACHE_INVALIDATE_BY_ADDRESS_CB_ID :</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>        hdcache-&gt;InvalidateByAddrCallback = pCallback;</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>      <span class="keywordflow">case</span> HAL_DCACHE_CLEAN_AND_INVALIDATE_BY_ADDRESS_CB_ID :</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>        hdcache-&gt;CleanAndInvalidateByAddrCallback = pCallback;</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>      <span class="keywordflow">case</span> HAL_DCACHE_INVALIDATE_COMPLETE_CB_ID :</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>        hdcache-&gt;InvalidateCompleteCallback = pCallback;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>      <span class="keywordflow">case</span> HAL_DCACHE_ERROR_CB_ID :</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>        hdcache-&gt;ErrorCallback = pCallback;</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>      <span class="keywordflow">case</span> HAL_DCACHE_MSPINIT_CB_ID :</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>        hdcache-&gt;MspInitCallback = pCallback;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>      <span class="keywordflow">case</span> HAL_DCACHE_MSPDEINIT_CB_ID :</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>        hdcache-&gt;MspDeInitCallback = pCallback;</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>      default :</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>        <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>        hdcache-&gt;ErrorCode |= HAL_DCACHE_ERROR_INVALID_CALLBACK;</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>        <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>        status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>    }</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  }</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (hdcache-&gt;State == HAL_DCACHE_STATE_RESET)</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  {</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>    <span class="keywordflow">switch</span> (CallbackID)</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>    {</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>      <span class="keywordflow">case</span> HAL_DCACHE_MSPINIT_CB_ID :</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>        hdcache-&gt;MspInitCallback = pCallback;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>      <span class="keywordflow">case</span> HAL_DCACHE_MSPDEINIT_CB_ID :</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>        hdcache-&gt;MspDeInitCallback = pCallback;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span> </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>      default :</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>        <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>        hdcache-&gt;ErrorCode |= HAL_DCACHE_ERROR_INVALID_CALLBACK;</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span> </div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>        <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>        status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>    }</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  }</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  {</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>    <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>    hdcache-&gt;ErrorCode |= HAL_DCACHE_ERROR_INVALID_CALLBACK;</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>    status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  }</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>}</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_DCACHE_UnRegisterCallback(DCACHE_HandleTypeDef *hdcache, HAL_DCACHE_CallbackIDTypeDef CallbackID)</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>{</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  <span class="comment">/* Check the dcache handle allocation */</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <span class="keywordflow">if</span> (hdcache == NULL)</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  {</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  }</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>  <span class="keywordflow">if</span> (hdcache-&gt;State == HAL_DCACHE_STATE_READY)</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  {</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>    <span class="keywordflow">switch</span> (CallbackID)</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    {</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>      <span class="keywordflow">case</span> HAL_DCACHE_CLEAN_BY_ADDRESS_CB_ID :</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>        <span class="comment">/* Legacy weak Clean By Addr Callback */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>        hdcache-&gt;CleanByAddrCallback = HAL_DCACHE_CleanByAddrCallback;</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>      <span class="keywordflow">case</span> HAL_DCACHE_INVALIDATE_BY_ADDRESS_CB_ID :</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>        <span class="comment">/* Legacy weak Invalidate By Addr Callback */</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>        hdcache-&gt;InvalidateByAddrCallback = HAL_DCACHE_InvalidateByAddrCallback;</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span> </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>      <span class="keywordflow">case</span> HAL_DCACHE_CLEAN_AND_INVALIDATE_BY_ADDRESS_CB_ID :</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>        <span class="comment">/* Legacy weak Clean and Invalidate By Addr Callback */</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>        hdcache-&gt;CleanAndInvalidateByAddrCallback = HAL_DCACHE_CleanAndInvalidateByAddrCallback;</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>      <span class="keywordflow">case</span> HAL_DCACHE_INVALIDATE_COMPLETE_CB_ID :</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>        <span class="comment">/* Legacy weak Invalidate Complete Callback */</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>        hdcache-&gt;InvalidateCompleteCallback = HAL_DCACHE_InvalidateCompleteCallback;</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>      <span class="keywordflow">case</span> HAL_DCACHE_ERROR_CB_ID :</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>        <span class="comment">/* Legacy weak ErrorCallback */</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>        hdcache-&gt;ErrorCallback = HAL_DCACHE_ErrorCallback;</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span> </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>      <span class="keywordflow">case</span> HAL_DCACHE_MSPINIT_CB_ID :</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>        <span class="comment">/* Legacy weak MspInit */</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>        hdcache-&gt;MspInitCallback = <a class="code hl_function" href="stm32h5xx__hal__msp_8c.html#ab34087604a8542981f023b8e09028055">HAL_DCACHE_MspInit</a>;</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>      <span class="keywordflow">case</span> HAL_DCACHE_MSPDEINIT_CB_ID :</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>        <span class="comment">/* Legacy weak MspDeInit */</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>        hdcache-&gt;MspDeInitCallback = <a class="code hl_function" href="stm32h5xx__hal__msp_8c.html#a48728f86e000d02d18168962369c8d12">HAL_DCACHE_MspDeInit</a>;</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>      default :</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>        <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>        hdcache-&gt;ErrorCode |= HAL_DCACHE_ERROR_INVALID_CALLBACK;</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>        <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>        status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    }</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  }</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (HAL_DCACHE_STATE_RESET == hdcache-&gt;State)</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  {</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>    <span class="keywordflow">switch</span> (CallbackID)</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>    {</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>      <span class="keywordflow">case</span> HAL_DCACHE_MSPINIT_CB_ID :</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>        <span class="comment">/* Legacy weak MspInit */</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>        hdcache-&gt;MspInitCallback = <a class="code hl_function" href="stm32h5xx__hal__msp_8c.html#ab34087604a8542981f023b8e09028055">HAL_DCACHE_MspInit</a>;</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>      <span class="keywordflow">case</span> HAL_DCACHE_MSPDEINIT_CB_ID :</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>        <span class="comment">/* Legacy weak MspDeInit */</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>        hdcache-&gt;MspDeInitCallback = <a class="code hl_function" href="stm32h5xx__hal__msp_8c.html#a48728f86e000d02d18168962369c8d12">HAL_DCACHE_MspDeInit</a>;</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span> </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>      default :</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>        <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>        hdcache-&gt;ErrorCode |= HAL_DCACHE_ERROR_INVALID_CALLBACK;</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>        <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>        status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>    }</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>  }</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  {</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>    <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>    hdcache-&gt;ErrorCode |= HAL_DCACHE_ERROR_INVALID_CALLBACK;</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>    <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>    status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  }</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span> </div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>}</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>__weak <span class="keywordtype">void</span> HAL_DCACHE_CleanByAddrCallback(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>{</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(hdcache);</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">            the HAL_DCACHE_CleanByAddrCallback() should be implemented in the user file</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">   */</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>}</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>__weak <span class="keywordtype">void</span> HAL_DCACHE_InvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>{</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(hdcache);</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span> </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">            the HAL_DCACHE_InvalidateByAddrCallback() should be implemented in the user file</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment">   */</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>}</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>__weak <span class="keywordtype">void</span> HAL_DCACHE_CleanAndInvalidateByAddrCallback(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>{</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(hdcache);</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">            the HAL_DCACHE_CleanAndInvalidateByAddrCallback() should be implemented in the user file</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">   */</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>}</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>__weak <span class="keywordtype">void</span> HAL_DCACHE_InvalidateCompleteCallback(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>{</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(hdcache);</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">            the HAL_DCACHE_InvalidateCompleteCallback() should be implemented in the user file</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment">   */</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>}</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>__weak <span class="keywordtype">void</span> HAL_DCACHE_ErrorCallback(DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>{</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  <a class="code hl_define" href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(hdcache);</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span> </div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">            the HAL_DCACHE_ErrorCallback() should be implemented in the user file</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment">   */</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>}</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>HAL_DCACHE_StateTypeDef HAL_DCACHE_GetState(<span class="keyword">const</span> DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>{</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>  <span class="comment">/* Return DCACHE handle state */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  <span class="keywordflow">return</span> hdcache-&gt;State;</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>}</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>uint32_t HAL_DCACHE_GetError(<span class="keyword">const</span> DCACHE_HandleTypeDef *hdcache)</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>{</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  <span class="comment">/* Return DCACHE handle error code */</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  <span class="keywordflow">return</span> hdcache-&gt;ErrorCode;</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>}</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">/* Private functions -------------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> DCACHE_CommandByAddr(DCACHE_HandleTypeDef *hdcache, uint32_t Command,</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>                                              <span class="keyword">const</span> uint32_t *<span class="keyword">const</span> pAddr, uint32_t dSize, uint32_t mode)</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>{</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>  <a class="code hl_enumeration" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>  uint32_t op_addr = (uint32_t)pAddr;</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>  uint32_t tickstart;</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span> </div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>  <span class="comment">/* Check no ongoing operation */</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a>)) != 0U)</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  {</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>    <span class="comment">/* Return busy status */</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7">HAL_BUSY</a>;</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  }</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  {</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>    <span class="comment">/* Update the error code */</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>    hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_NONE;</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span> </div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>    <span class="comment">/* Update the DCACHE handle State */</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    hdcache-&gt;State = HAL_DCACHE_STATE_READY;</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span> </div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>    <span class="comment">/* Make sure flags are reset */</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(hdcache-&gt;Instance-&gt;FCR, (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c5655a55132f704aa1a3f231b51c158">DCACHE_FCR_CBSYENDF</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4932abe859eafea34fa3aad3b844dffb">DCACHE_FCR_CCMDENDF</a>));</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span> </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>    <span class="comment">/* Fill area start address */</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(hdcache-&gt;Instance-&gt;CMDRSADDRR, op_addr);</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>    <span class="comment">/* Fill area end address */</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(hdcache-&gt;Instance-&gt;CMDREADDRR, (op_addr + dSize - 1U));</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span> </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>    <span class="comment">/* Set command */</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28f41c908a577909b447c573d96a42f4">DCACHE_CR_CACHECMD</a>, Command);</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span> </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>    <span class="comment">/* Enable IT if required */</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>    <span class="keywordflow">if</span> (mode == DCACHE_IT_MODE)</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>    {</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>      <span class="comment">/* Enable end of cache command interrupt */</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>      <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(hdcache-&gt;Instance-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1768decafac98c636c438b2878bc792a">DCACHE_IER_CMDENDIE</a>);</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span> </div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>      <span class="comment">/* Launch cache command */</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>      <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d11dd83a037c42ac9be824a56e5ba56">DCACHE_CR_STARTCMD</a>);</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>    }</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>    {</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>      <span class="comment">/* Make sure that end of cache command interrupt is disabled */</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>      <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(hdcache-&gt;Instance-&gt;IER, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1768decafac98c636c438b2878bc792a">DCACHE_IER_CMDENDIE</a>);</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span> </div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>      <span class="comment">/* Launch cache command */</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>      <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(hdcache-&gt;Instance-&gt;CR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d11dd83a037c42ac9be824a56e5ba56">DCACHE_CR_STARTCMD</a>);</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>      <span class="comment">/* Get timeout */</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>      tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>      <span class="comment">/* Wait for end of cache command */</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>      <span class="keywordflow">while</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae256328d6ea73b2acb18adbf0fdfd369">DCACHE_SR_CMDENDF</a>) == 0U)</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>      {</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>        <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; DCACHE_COMMAND_TIMEOUT_VALUE)</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>        {</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>          <span class="keywordflow">if</span> (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(hdcache-&gt;Instance-&gt;SR, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae256328d6ea73b2acb18adbf0fdfd369">DCACHE_SR_CMDENDF</a>) == 0U)</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>          {</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>            <span class="comment">/* Update error code */</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>            hdcache-&gt;ErrorCode = HAL_DCACHE_ERROR_TIMEOUT;</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span> </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>            <span class="comment">/* Change the DCACHE state */</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>            hdcache-&gt;State = HAL_DCACHE_STATE_ERROR;</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span> </div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>            <span class="comment">/* Return error status */</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>            status =  <a class="code hl_enumvalue" href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>          }</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>        }</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>      }</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>    }</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>  }</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span> </div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>}</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_DCACHE_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">#endif </span><span class="comment">/* DCACHE1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00163">stm32h5xx.h:163</a></div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaf2c4f03d53e997a54e1fd5e80daa55c4"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral___exported__macros_html_ga8712b7367c5e722b75c649d372d2b90b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral___exported__macros.html#ga8712b7367c5e722b75c649d372d2b90b">IS_DCACHE_ALL_INSTANCE</a></div><div class="ttdeci">#define IS_DCACHE_ALL_INSTANCE(INSTANCE)</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l23231">stm32h563xx.h:23231</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga1768decafac98c636c438b2878bc792a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1768decafac98c636c438b2878bc792a">DCACHE_IER_CMDENDIE</a></div><div class="ttdeci">#define DCACHE_IER_CMDENDIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11796">stm32h563xx.h:11796</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga21199213924575b3ec2afe492e51379c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga21199213924575b3ec2afe492e51379c">DCACHE_CR_CACHEINV</a></div><div class="ttdeci">#define DCACHE_CR_CACHEINV</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11732">stm32h563xx.h:11732</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga28f41c908a577909b447c573d96a42f4"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28f41c908a577909b447c573d96a42f4">DCACHE_CR_CACHECMD</a></div><div class="ttdeci">#define DCACHE_CR_CACHECMD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11735">stm32h563xx.h:11735</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4932abe859eafea34fa3aad3b844dffb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4932abe859eafea34fa3aad3b844dffb">DCACHE_FCR_CCMDENDF</a></div><div class="ttdeci">#define DCACHE_FCR_CCMDENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11807">stm32h563xx.h:11807</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4c5655a55132f704aa1a3f231b51c158"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4c5655a55132f704aa1a3f231b51c158">DCACHE_FCR_CBSYENDF</a></div><div class="ttdeci">#define DCACHE_FCR_CBSYENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11801">stm32h563xx.h:11801</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga598d594c27af3cb55fd4083bec145392"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga598d594c27af3cb55fd4083bec145392">DCACHE_CR_HBURST</a></div><div class="ttdeci">#define DCACHE_CR_HBURST</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11768">stm32h563xx.h:11768</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5b41309013338632ab675e85df513aa6"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b41309013338632ab675e85df513aa6">DCACHE_SR_BUSYCMDF</a></div><div class="ttdeci">#define DCACHE_SR_BUSYCMDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11782">stm32h563xx.h:11782</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5d3cc14f7b6564175a87c98d20b65bdc"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5d3cc14f7b6564175a87c98d20b65bdc">DCACHE_IER_BSYENDIE</a></div><div class="ttdeci">#define DCACHE_IER_BSYENDIE</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11790">stm32h563xx.h:11790</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga7981dd75d34bded0d347795dcf77e80b"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7981dd75d34bded0d347795dcf77e80b">DCACHE_CR_EN</a></div><div class="ttdeci">#define DCACHE_CR_EN</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11729">stm32h563xx.h:11729</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8973ea92c643369484175052a6127f25"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8973ea92c643369484175052a6127f25">DCACHE_SR_BUSYF</a></div><div class="ttdeci">#define DCACHE_SR_BUSYF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11773">stm32h563xx.h:11773</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8d11dd83a037c42ac9be824a56e5ba56"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8d11dd83a037c42ac9be824a56e5ba56">DCACHE_CR_STARTCMD</a></div><div class="ttdeci">#define DCACHE_CR_STARTCMD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11741">stm32h563xx.h:11741</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa9cbeed00acbac46f38710312a7fcdf1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa9cbeed00acbac46f38710312a7fcdf1">DCACHE_FCR_CERRF</a></div><div class="ttdeci">#define DCACHE_FCR_CERRF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11804">stm32h563xx.h:11804</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae256328d6ea73b2acb18adbf0fdfd369"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae256328d6ea73b2acb18adbf0fdfd369">DCACHE_SR_CMDENDF</a></div><div class="ttdeci">#define DCACHE_SR_CMDENDF</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l11785">stm32h563xx.h:11785</a></div></div>
<div class="ttc" id="astm32h5xx__hal_8h_html"><div class="ttname"><a href="stm32h5xx__hal_8h.html">stm32h5xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32h5xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32h5xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module&#39;s header file.</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__conf_8h_source.html#l00493">stm32h5xx_hal_conf.h:493</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00043">stm32h5xx_hal_def.h:44</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a></div><div class="ttdeci">@ HAL_ERROR</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00046">stm32h5xx_hal_def.h:46</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00045">stm32h5xx_hal_def.h:45</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa8532fa3641ae7c14cb1b0554e2d9cbc7">HAL_BUSY</a></div><div class="ttdeci">@ HAL_BUSY</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00047">stm32h5xx_hal_def.h:47</a></div></div>
<div class="ttc" id="astm32h5xx__hal__def_8h_html_a86d500a34c624c2cae56bc25a31b12f3"><div class="ttname"><a href="stm32h5xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a></div><div class="ttdeci">#define UNUSED(x)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__def_8h_source.html#l00075">stm32h5xx_hal_def.h:75</a></div></div>
<div class="ttc" id="astm32h5xx__hal__msp_8c_html_a48728f86e000d02d18168962369c8d12"><div class="ttname"><a href="stm32h5xx__hal__msp_8c.html#a48728f86e000d02d18168962369c8d12">HAL_DCACHE_MspDeInit</a></div><div class="ttdeci">void HAL_DCACHE_MspDeInit(DCACHE_HandleTypeDef *hdcache)</div><div class="ttdoc">DCACHE MSP De-Initialization This function freeze the hardware resources used in this example.</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__msp_8c_source.html#l00113">stm32h5xx_hal_msp.c:113</a></div></div>
<div class="ttc" id="astm32h5xx__hal__msp_8c_html_ab34087604a8542981f023b8e09028055"><div class="ttname"><a href="stm32h5xx__hal__msp_8c.html#ab34087604a8542981f023b8e09028055">HAL_DCACHE_MspInit</a></div><div class="ttdeci">void HAL_DCACHE_MspInit(DCACHE_HandleTypeDef *hdcache)</div><div class="ttdoc">DCACHE MSP Initialization This function configures the hardware resources used in this example.</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx__hal__msp_8c_source.html#l00090">stm32h5xx_hal_msp.c:90</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_06f666ee06dcaf5c61cd73099dbbad52.html">Src</a></li><li class="navelem"><a class="el" href="stm32h5xx__hal__dcache_8c.html">stm32h5xx_hal_dcache.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
