<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/nxp/MKW41Z4/MKW41Z4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_c906d6db83df2060efb38228207fab0d.html">nxp</a></li><li class="navelem"><a class="el" href="dir_8b98d17ccf2fe8cc6adad902cbfd3b46.html">MKW41Z4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MKW41Z4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k_w41_z4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MKW41Z256VHT4</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MKW41Z512CAT4</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MKW41Z512VHT4</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          MCUXpresso Compiler</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Reference manual:    MKW41Z512RM Rev. 0.1, 04/2016</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**     Version:             rev. 1.0, 2015-09-23</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     Build:               b170213</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for MKW41Z4</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     Copyright 1997-2016 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**     Copyright 2016-2017 NXP</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**     o Neither the name of the copyright holder nor the names of its</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     http:                 www.nxp.com</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     mail:                 support@nxp.com</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**     - rev. 1.0 (2015-09-23)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#ifndef _MKW41Z4_H_</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="_m_k_w41_z4_8h.html#acee7b351b1b356e5a0bb02c8c7e2083c">   66</a></span>&#160;<span class="preprocessor">#define _MKW41Z4_H_                              </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="_m_k_w41_z4_8h.html#acb0f54172ffa1052aec8b964bf7642d6">   70</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0100U</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="_m_k_w41_z4_8h.html#a548743cf2764e560797b15c2a8b82e59">   72</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0000U</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#if !defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#pragma GCC diagnostic ignored &quot;-Wpedantic&quot;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#pragma GCC diagnostic ignored &quot;-Wmaybe-uninitialized&quot;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#pragma GCC diagnostic ignored &quot;-Wold-style-declaration&quot;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#pragma GCC diagnostic ignored &quot;-Woverride-init&quot;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#pragma GCC diagnostic ignored &quot;-Wmissing-field-initializers&quot;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">   92</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 48                 </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">   94</a></span>&#160;<span class="preprocessor">typedef enum IRQn {</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">/* Auxiliary constants */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">   96</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>                = -128,             </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">   99</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">  100</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  101</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  102</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  103</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">  106</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">  107</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">  108</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">  109</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">  110</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a>              = 4,                </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">  111</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a>                    = 5,                </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6741a8cd53fa41c9842a07eb908e0056">  112</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6741a8cd53fa41c9842a07eb908e0056">LVD_LVW_DCDC_IRQn</a>            = 6,                </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">  113</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a>                    = 7,                </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  114</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 8,                </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  115</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                    = 9,                </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">  116</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 10,               </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">  117</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a>                    = 11,               </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4a7d033e6cb46a64b460f9c2383e681e">  118</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4a7d033e6cb46a64b460f9c2383e681e">LPUART0_IRQn</a>                 = 12,               </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ea23967ec36874f2386e5778882becd">  119</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ea23967ec36874f2386e5778882becd">TRNG0_IRQn</a>                   = 13,               </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">  120</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a>                     = 14,               </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">  121</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 15,               </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">  122</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 16,               </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">  123</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a>                    = 17,               </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">  124</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a>                    = 18,               </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">  125</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">TPM2_IRQn</a>                    = 19,               </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  126</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 20,               </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  127</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 21,               </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">  128</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a>                     = 22,               </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8a615de19ed22cd9284fb7e12b6ca8ee">  129</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8a615de19ed22cd9284fb7e12b6ca8ee">LTC0_IRQn</a>                    = 23,               </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1d7b458188a2c65ad95c80fae3496558">  130</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1d7b458188a2c65ad95c80fae3496558">Radio_0_IRQn</a>                 = 24,               </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  131</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 25,               </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1054f452d4a9f059f3af51147ded43c1">  132</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1054f452d4a9f059f3af51147ded43c1">Radio_1_IRQn</a>                 = 26,               </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  133</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 27,               </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">  134</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 28,               </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  135</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                    = 29,               </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  136</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 30,               </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aac89c68ba0e3679dd71bf56b347bfa7f">  137</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aac89c68ba0e3679dd71bf56b347bfa7f">PORTB_PORTC_IRQn</a>             = 31                </div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;} <a class="code" href="group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">   -- Cortex M0 Core Configuration</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga2b7180ed347a0e902c5765deb46e650e">  154</a></span>&#160;<span class="preprocessor">#define __CM0PLUS_REV                  0x0000    </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  155</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gaddbae1a1b57539f398eb5546a17de8f6">  156</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT                 1         </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  157</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               2         </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  158</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#include &quot;core_cm0plus.h&quot;              </span><span class="comment">/* Core Peripheral Access Layer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system___m_k_w41_z4_8h.html">system_MKW41Z4.h</a>&quot;</span>            <span class="comment">/* Device specific configuration file */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; <span class="comment">/* end of group Cortex_Core_Configuration */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">   -- Mapping Information</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * Definitions</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__edma__request.html#gafd16b7227cfdebb996c941d293ddd600">  194</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__edma__request.html#gafd16b7227cfdebb996c941d293ddd600">_dma_request_source</a></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928">  196</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928">kDmaRequestMux0Disable</a>          = 0|0x100U,    </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a">  197</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a">kDmaRequestMux0Reserved1</a>        = 1|0x100U,    </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a59ec211754ebff8341c9877df8f9bd8f">  198</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a59ec211754ebff8341c9877df8f9bd8f">kDmaRequestMux0LPUART0Rx</a>        = 2|0x100U,    </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aed990911c11b6bd2072793fbac8a30ec">  199</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aed990911c11b6bd2072793fbac8a30ec">kDmaRequestMux0LPUART0Tx</a>        = 3|0x100U,    </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8f7daed84b359579e610557ac593a74d">  200</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8f7daed84b359579e610557ac593a74d">kDmaRequestMux0Reserved4</a>        = 4|0x100U,    </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae9bf298cb093cfe1b7e17fccd0a22001">  201</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae9bf298cb093cfe1b7e17fccd0a22001">kDmaRequestMux0Reserved5</a>        = 5|0x100U,    </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a15d46950d8ab1df9430f5d30d39f416d">  202</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a15d46950d8ab1df9430f5d30d39f416d">kDmaRequestMux0Reserved6</a>        = 6|0x100U,    </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5cfcfb246534c186eba5b7436ca5e20c">  203</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5cfcfb246534c186eba5b7436ca5e20c">kDmaRequestMux0Reserved7</a>        = 7|0x100U,    </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a019afe7b6f7294925b38542a3ef33354">  204</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a019afe7b6f7294925b38542a3ef33354">kDmaRequestMux0Reserved8</a>        = 8|0x100U,    </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa764337ee6b41dfd828043184373684f">  205</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa764337ee6b41dfd828043184373684f">kDmaRequestMux0Reserved9</a>        = 9|0x100U,    </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600acfcc46f4d3d4f6d7495119b368f47f1b">  206</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600acfcc46f4d3d4f6d7495119b368f47f1b">kDmaRequestMux0Reserved10</a>       = 10|0x100U,   </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a564c531995b06dc9afccb3314069c51f">  207</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a564c531995b06dc9afccb3314069c51f">kDmaRequestMux0Reserved11</a>       = 11|0x100U,   </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa770c68b491b40583f6426971d224ede">  208</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa770c68b491b40583f6426971d224ede">kDmaRequestMux0Reserved12</a>       = 12|0x100U,   </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac914d45890a1cd47cf7351ab2fe3f5fb">  209</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac914d45890a1cd47cf7351ab2fe3f5fb">kDmaRequestMux0Reserved13</a>       = 13|0x100U,   </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af271bb89d4fdd2f36fbcf501cee378b6">  210</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af271bb89d4fdd2f36fbcf501cee378b6">kDmaRequestMux0Reserved14</a>       = 14|0x100U,   </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a36947bd7d52edadcd807dc1d7ae89818">  211</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a36947bd7d52edadcd807dc1d7ae89818">kDmaRequestMux0Reserved15</a>       = 15|0x100U,   </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437">  212</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437">kDmaRequestMux0SPI0Rx</a>           = 16|0x100U,   </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b">  213</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b">kDmaRequestMux0SPI0Tx</a>           = 17|0x100U,   </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec06f3c54a246385346395ccbac0ec0b">  214</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec06f3c54a246385346395ccbac0ec0b">kDmaRequestMux0SPI1Rx</a>           = 18|0x100U,   </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2ced14f3371b938c0ce37969cba3bc46">  215</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2ced14f3371b938c0ce37969cba3bc46">kDmaRequestMux0SPI1Tx</a>           = 19|0x100U,   </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ade9ac0649e7237189e71edf6037f6f31">  216</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ade9ac0649e7237189e71edf6037f6f31">kDmaRequestMux0LTC0InputFIFO</a>    = 20|0x100U,   </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a3911c8f394f983ac74f5034ca80ae729">  217</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a3911c8f394f983ac74f5034ca80ae729">kDmaRequestMux0LTC0OutputFIFO</a>   = 21|0x100U,   </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8">  218</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8">kDmaRequestMux0I2C0</a>             = 22|0x100U,   </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289">  219</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289">kDmaRequestMux0I2C1</a>             = 23|0x100U,   </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8e91b0e04cdef04c3128524486850684">  220</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8e91b0e04cdef04c3128524486850684">kDmaRequestMux0TPM0Channel0</a>     = 24|0x100U,   </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa4e060c06294df52c6a4a6d1a7daa572">  221</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa4e060c06294df52c6a4a6d1a7daa572">kDmaRequestMux0TPM0Channel1</a>     = 25|0x100U,   </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a15bf2fb37725af8897db9e8597dfee93">  222</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a15bf2fb37725af8897db9e8597dfee93">kDmaRequestMux0TPM0Channel2</a>     = 26|0x100U,   </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aeb5fd0ed93f335668c0d223a34d1ed1e">  223</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aeb5fd0ed93f335668c0d223a34d1ed1e">kDmaRequestMux0TPM0Channel3</a>     = 27|0x100U,   </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a581dd682b9795ceca6074d48ef56a8af">  224</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a581dd682b9795ceca6074d48ef56a8af">kDmaRequestMux0Reserved28</a>       = 28|0x100U,   </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a13ceda5930d743b9f0f62605a6a93aee">  225</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a13ceda5930d743b9f0f62605a6a93aee">kDmaRequestMux0Reserved29</a>       = 29|0x100U,   </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a05af759cc53622834452838eda32cfd8">  226</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a05af759cc53622834452838eda32cfd8">kDmaRequestMux0Reserved30</a>       = 30|0x100U,   </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0b7d8178e3031edd5d3d4b5a7b33ab94">  227</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0b7d8178e3031edd5d3d4b5a7b33ab94">kDmaRequestMux0Reserved31</a>       = 31|0x100U,   </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1bbc4a70c8569ec33aa553b4dddd2196">  228</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1bbc4a70c8569ec33aa553b4dddd2196">kDmaRequestMux0TPM1Channel0</a>     = 32|0x100U,   </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a21cd666b300d43681eb3bad8c07d2aaf">  229</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a21cd666b300d43681eb3bad8c07d2aaf">kDmaRequestMux0TPM1Channel1</a>     = 33|0x100U,   </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9be441c25b892f36e1313a0b58e35c58">  230</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9be441c25b892f36e1313a0b58e35c58">kDmaRequestMux0TPM2Channel0</a>     = 34|0x100U,   </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8ffcc42aa21b32f272ff6b31589f5092">  231</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8ffcc42aa21b32f272ff6b31589f5092">kDmaRequestMux0TPM2Channel1</a>     = 35|0x100U,   </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7e416a92fd4ad9773323eaf65f06156b">  232</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7e416a92fd4ad9773323eaf65f06156b">kDmaRequestMux0Reserved36</a>       = 36|0x100U,   </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa1962a72143f8b64ce695ab311d15541">  233</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa1962a72143f8b64ce695ab311d15541">kDmaRequestMux0Reserved37</a>       = 37|0x100U,   </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0a238db6f37abc2b286899f6bf943a2e">  234</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0a238db6f37abc2b286899f6bf943a2e">kDmaRequestMux0Reserved38</a>       = 38|0x100U,   </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5f859ebbe56969e38d7f55ede49fb220">  235</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5f859ebbe56969e38d7f55ede49fb220">kDmaRequestMux0Reserved39</a>       = 39|0x100U,   </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc">  236</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc">kDmaRequestMux0ADC0</a>             = 40|0x100U,   </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa64c91cc639965ed7e7f5f192410ccef">  237</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa64c91cc639965ed7e7f5f192410ccef">kDmaRequestMux0Reserved41</a>       = 41|0x100U,   </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4">  238</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4">kDmaRequestMux0CMP0</a>             = 42|0x100U,   </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa04d1e4d42a85ee679f6d93050dd1297">  239</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa04d1e4d42a85ee679f6d93050dd1297">kDmaRequestMux0Reserved43</a>       = 43|0x100U,   </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab54e73df463c014210be4c80aa09877a">  240</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab54e73df463c014210be4c80aa09877a">kDmaRequestMux0Reserved44</a>       = 44|0x100U,   </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384">  241</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384">kDmaRequestMux0DAC0</a>             = 45|0x100U,   </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec417ebc3d520d3cb958a43bcb9e8da2">  242</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec417ebc3d520d3cb958a43bcb9e8da2">kDmaRequestMux0Reserved46</a>       = 46|0x100U,   </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a969ffc6e693b998a372e82f225013b3a">  243</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a969ffc6e693b998a372e82f225013b3a">kDmaRequestMux0CMT</a>              = 47|0x100U,   </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8368324365355bb57b9c859fa3b1d3a4">  244</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8368324365355bb57b9c859fa3b1d3a4">kDmaRequestMux0Reserved48</a>       = 48|0x100U,   </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f">  245</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f">kDmaRequestMux0PortA</a>            = 49|0x100U,   </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7242cd84029e5842520502cf5b4eab7c">  246</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7242cd84029e5842520502cf5b4eab7c">kDmaRequestMux0PortB</a>            = 50|0x100U,   </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f">  247</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f">kDmaRequestMux0PortC</a>            = 51|0x100U,   </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7fe6b1d42e55ed8e7099b80561ede53e">  248</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7fe6b1d42e55ed8e7099b80561ede53e">kDmaRequestMux0Reserved52</a>       = 52|0x100U,   </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a34a0199063cd6aad6947f4e2562ab964">  249</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a34a0199063cd6aad6947f4e2562ab964">kDmaRequestMux0Reserved53</a>       = 53|0x100U,   </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae1d795f442870f23812ff6aae028262d">  250</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae1d795f442870f23812ff6aae028262d">kDmaRequestMux0TPM0Overflow</a>     = 54|0x100U,   </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af908d2097af8559204a0855300c7a5a3">  251</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af908d2097af8559204a0855300c7a5a3">kDmaRequestMux0TPM1Overflow</a>     = 55|0x100U,   </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a77bbc437d6be7d7d117c613875b81b4f">  252</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a77bbc437d6be7d7d117c613875b81b4f">kDmaRequestMux0TPM2Overflow</a>     = 56|0x100U,   </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a89ad5b0929913124d1bb0023c6aeb7d8">  253</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a89ad5b0929913124d1bb0023c6aeb7d8">kDmaRequestMux0TSI0</a>             = 57|0x100U,   </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a371fe761bc74e0c3a7e11d4d3a0fdcda">  254</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a371fe761bc74e0c3a7e11d4d3a0fdcda">kDmaRequestMux0Reserved58</a>       = 58|0x100U,   </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600adaf3ec64c4ecb1e4e377d5eb9ff28643">  255</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600adaf3ec64c4ecb1e4e377d5eb9ff28643">kDmaRequestMux0Reserved59</a>       = 59|0x100U,   </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44">  256</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44">kDmaRequestMux0AlwaysOn60</a>       = 60|0x100U,   </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513">  257</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513">kDmaRequestMux0AlwaysOn61</a>       = 61|0x100U,   </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c">  258</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c">kDmaRequestMux0AlwaysOn62</a>       = 62|0x100U,   </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb">  259</a></span>&#160;    <a class="code" href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb">kDmaRequestMux0AlwaysOn63</a>       = 63|0x100U,   </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;} <a class="code" href="group__edma__request.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; <span class="comment">/* end of group Mapping_Information */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html">  305</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2f336dedf67a3b6dc792098c25f1197">  306</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SC1[2];                            </div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">  307</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">CFG1</a>;                              </div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">  308</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a>;                              </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2d5ff162ed91ca88f1f5ce93926a28a8">  309</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> R[2];                              </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab69f073a5103823855dfa98e8b75ec9c">  310</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab69f073a5103823855dfa98e8b75ec9c">CV1</a>;                               </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa6d0c2c2ba809736fd08737b76334280">  311</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa6d0c2c2ba809736fd08737b76334280">CV2</a>;                               </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab3540714d43d0b62818c72e8dc20d90a">  312</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab3540714d43d0b62818c72e8dc20d90a">SC2</a>;                               </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac9553a6641fb9da34cb7a0b63c7b2d4e">  313</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac9553a6641fb9da34cb7a0b63c7b2d4e">SC3</a>;                               </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c229965c5de3a76f0f694f7f008bd27">  314</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c229965c5de3a76f0f694f7f008bd27">OFS</a>;                               </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac25efaaa034049fd39719cfe5b8ef3a0">  315</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac25efaaa034049fd39719cfe5b8ef3a0">PG</a>;                                </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga986be295f88a5b585ac89b5ae6a75f57">  316</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga986be295f88a5b585ac89b5ae6a75f57">MG</a>;                                </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1ac68ed297fff3a0b27ccd90a55b2f28">  317</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1ac68ed297fff3a0b27ccd90a55b2f28">CLPD</a>;                              </div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae959a34b13cf9ea0076fda72fcf4cf70">  318</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae959a34b13cf9ea0076fda72fcf4cf70">CLPS</a>;                              </div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8205d2a8f6f433a429ad72e094d617e">  319</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8205d2a8f6f433a429ad72e094d617e">CLP4</a>;                              </div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc34fda0519e96304c90539eaa110979">  320</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc34fda0519e96304c90539eaa110979">CLP3</a>;                              </div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07deba1a9895548e459d751b6d4a9a9b">  321</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07deba1a9895548e459d751b6d4a9a9b">CLP2</a>;                              </div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa7869ef75cfd5cd705846e5ab901e275">  322</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa7869ef75cfd5cd705846e5ab901e275">CLP1</a>;                              </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga01995af9e111222e08476c9aee76677c">  323</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga01995af9e111222e08476c9aee76677c">CLP0</a>;                              </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">  324</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaddad8cc46860498791a191bb20eaabee">  325</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaddad8cc46860498791a191bb20eaabee">CLMD</a>;                              </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga58148ff5ccf31e3492e95fefe99ada53">  326</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga58148ff5ccf31e3492e95fefe99ada53">CLMS</a>;                              </div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae20cd4616d206938dcbdd0d89294a1c5">  327</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae20cd4616d206938dcbdd0d89294a1c5">CLM4</a>;                              </div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cc2d6954ca002237cf69c29c4c8fdaf">  328</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cc2d6954ca002237cf69c29c4c8fdaf">CLM3</a>;                              </div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4711a30f2fd22f8aeab7f895a48e23e5">  329</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4711a30f2fd22f8aeab7f895a48e23e5">CLM2</a>;                              </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1f1f4e8be5d496b5ee572702254ca97">  330</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1f1f4e8be5d496b5ee572702254ca97">CLM1</a>;                              </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga387c7f0803d309215cb3a8e950a3306e">  331</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga387c7f0803d309215cb3a8e950a3306e">CLM0</a>;                              </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  344</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        (0x1FU)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  345</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       (0U)</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ec3f01d5b560d3f839439b038f3981">  346</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_ADCH_SHIFT)) &amp; ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadc514fb491cf08eb3fb0f27298388645">  347</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        (0x20U)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1385c936a9440856068dcb917ed9c658">  348</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       (5U)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga565092499830413abb547372e66efab1">  349</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_DIFF_SHIFT)) &amp; ADC_SC1_DIFF_MASK)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  350</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        (0x40U)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  351</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       (6U)</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga63500f6af77c0494e67395a35716285b">  352</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_AIEN_SHIFT)) &amp; ADC_SC1_AIEN_MASK)</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  353</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        (0x80U)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  354</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       (7U)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9393e3e7b4f420e8871e93d81302ddef">  355</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC1_COCO_SHIFT)) &amp; ADC_SC1_COCO_MASK)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* The count of ADC_SC1 */</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad1b5275cc9fbdba08614fca93c5e30ef">  358</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COUNT                            (2U)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  361</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     (0x3U)</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  362</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    (0U)</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1f7b28bec60a20af8775724a4b33a6e6">  363</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADICLK_SHIFT)) &amp; ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  364</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       (0xCU)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  365</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      (2U)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabdbbdc3e2263f1d453aac3fef184d997">  366</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_MODE_SHIFT)) &amp; ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f96490246c5bef5f9ccede781423b22">  367</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     (0x10U)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2cd2b0ee8a3e6c0e3710e5477ba4f25">  368</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    (4U)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a0b2b8e5d22c85bc752995eadc23c8">  369</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLSMP_SHIFT)) &amp; ADC_CFG1_ADLSMP_MASK)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  370</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       (0x60U)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  371</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      (5U)</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7407a87e3d32012930901336c97b7694">  372</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADIV_SHIFT)) &amp; ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga308bdf4f339315924bd36b1f2aa3d254">  373</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      (0x80U)</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga15e7cf514347ab7f32e2104b1776704e">  374</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     (7U)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga614be72cb30e582c26d0b006b1aa9480">  375</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG1_ADLPC_SHIFT)) &amp; ADC_CFG1_ADLPC_MASK)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga99f0b4983922eca1e6ed86d053fe41db">  378</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     (0x3U)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d39dceb9fa2550294f0623cc1fbc3f3">  379</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    (0U)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae23653c06f0dfe00b27a15ef15138c8e">  380</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADLSTS_SHIFT)) &amp; ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga73cb928c5cacb18e02a3f0d67dcf1e6f">  381</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      (0x4U)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga447389268d77124eb2012fd98bfe07ce">  382</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     (2U)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga450ab5053af7a32f369bc1436b35d7f5">  383</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADHSC_SHIFT)) &amp; ADC_CFG2_ADHSC_MASK)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1158034a83b78e238c3f8ca481ab9b27">  384</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    (0x8U)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad009e6fe93b9f44fb0f79cd479d8bb1a">  385</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   (3U)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50dca8b1fee08be88a54965c18aa3f34">  386</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_ADACKEN_SHIFT)) &amp; ADC_CFG2_ADACKEN_MASK)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c50199c9b27cb92554a647909c6338a">  387</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     (0x10U)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3d74b5bda99558af8b4f0e986ef7ea9b">  388</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    (4U)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga6aeafd3ea1d2b27884cf4d6b15818398">  389</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CFG2_MUXSEL_SHIFT)) &amp; ADC_CFG2_MUXSEL_MASK)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  392</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             (0xFFFFU)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  393</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            (0U)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga170d774b5b873c5b8355cd8a57810f32">  394</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_R_D_SHIFT)) &amp; ADC_R_D_MASK)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* The count of ADC_R */</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2017fd646769acfc9ad3fab489690612">  397</a></span>&#160;<span class="preprocessor">#define ADC_R_COUNT                              (2U)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad67c3b5f385cd9b26be8257134e1e3cf">  400</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          (0xFFFFU)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1925520ab1dd2eb81e0e4505af905c13">  401</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         (0U)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga941b887791f6ce780cb100ff3ef98407">  402</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV1_CV_SHIFT)) &amp; ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab61d022e3c8d84d77f2895a91c049023">  405</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          (0xFFFFU)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5ecccc775bd06291531df6e989024d38">  406</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         (0U)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa4d71a13e422a14048307c0acab90841">  407</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CV2_CV_SHIFT)) &amp; ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  410</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      (0x3U)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  411</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     (0U)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacac3b41d5c2bb74a8c614f200f0c0a36">  412</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_REFSEL_SHIFT)) &amp; ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  413</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       (0x4U)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  414</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      (2U)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8917f7dbaa5ca1d78f2fddb82a9e004d">  415</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_DMAEN_SHIFT)) &amp; ADC_SC2_DMAEN_MASK)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  416</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       (0x8U)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  417</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      (3U)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad7fb3f932510bfc9289e81b533ab0e3c">  418</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACREN_SHIFT)) &amp; ADC_SC2_ACREN_MASK)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  419</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       (0x10U)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  420</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      (4U)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9c0a129086504b0b4a517d9ac2c48690">  421</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFGT_SHIFT)) &amp; ADC_SC2_ACFGT_MASK)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  422</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        (0x20U)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  423</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       (5U)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa7694354f2e8d79359a86e4facdc1996">  424</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ACFE_SHIFT)) &amp; ADC_SC2_ACFE_MASK)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  425</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       (0x40U)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  426</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      (6U)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf29a088073467afcfa39e0265ffd3a6a">  427</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADTRG_SHIFT)) &amp; ADC_SC2_ADTRG_MASK)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  428</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       (0x80U)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  429</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      (7U)</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9e4b9ffe90e9fcdd17e39d5a9c076959">  430</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC2_ADACT_SHIFT)) &amp; ADC_SC2_ADACT_MASK)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  433</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        (0x3U)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  434</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       (0U)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac693b130e0a9400fe61d0a23f5d59780">  435</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGS_SHIFT)) &amp; ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  436</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        (0x4U)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  437</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       (2U)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga85f16b549c4fb29fb7e24ab525fdca12">  438</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_AVGE_SHIFT)) &amp; ADC_SC3_AVGE_MASK)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  439</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        (0x8U)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  440</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       (3U)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa0533bb7840bfc57b7f764013808b74d">  441</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_ADCO_SHIFT)) &amp; ADC_SC3_ADCO_MASK)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3a706436447b6113727826e303c3fbe6">  442</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        (0x40U)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fd60a35fc4c15b563078ecbd3eaa449">  443</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       (6U)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga671f5531ad1accd17cbea2f319523a2d">  444</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CALF_SHIFT)) &amp; ADC_SC3_CALF_MASK)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  445</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         (0x80U)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  446</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        (7U)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1bfd643a932720e0eba32688dca9c795">  447</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_SC3_CAL_SHIFT)) &amp; ADC_SC3_CAL_MASK)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  450</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         (0xFFFFU)</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  451</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        (0U)</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad48888faa6b880f4011253b53413f37b">  452</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_OFS_OFS_SHIFT)) &amp; ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0619279d8dcf43af1fda9f27090ae51b">  455</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           (0xFFFFU)</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga014623fb35c473d12ff7fc64c3e8cfe3">  456</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          (0U)</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b6bf1c895aa431e08bed733de13e71e">  457</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_PG_PG_SHIFT)) &amp; ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f415258af1bad0159dd605efccd043b">  460</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           (0xFFFFU)</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b2717da089f0de5bd41ef91001b7cfe">  461</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          (0U)</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaca09277ff124324eca091b84eb116176">  462</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_MG_MG_SHIFT)) &amp; ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaae8d6090ede9d73497ae3e0b4fa2c6cd">  465</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       (0x3FU)</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga14a354b0de262fc93f30472e99bbe9bc">  466</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      (0U)</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad24bf778e8245118707b43a195a7ddf3">  467</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPD_CLPD_SHIFT)) &amp; ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  470</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       (0x3FU)</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  471</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      (0U)</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7b8e212b6c7c8504784c5af551e2b6bd">  472</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLPS_CLPS_SHIFT)) &amp; ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga877d163ca4067627ebb29125d75eb757">  475</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       (0x3FFU)</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee16600c1dd7fefead073d24320818a4">  476</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      (0U)</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac1366655a895ce73fc06cd74002258a5">  477</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP4_CLP4_SHIFT)) &amp; ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  480</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       (0x1FFU)</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  481</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      (0U)</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f0884b7fa6046cdcb1cce1eb2511baf">  482</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP3_CLP3_SHIFT)) &amp; ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  485</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       (0xFFU)</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  486</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      (0U)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9b88c4499b2da56a5919cb15dcdc5dab">  487</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP2_CLP2_SHIFT)) &amp; ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  490</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       (0x7FU)</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  491</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      (0U)</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf48a7a2edeb5d0485c5cdfdf19bd3e18">  492</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP1_CLP1_SHIFT)) &amp; ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  495</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       (0x3FU)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  496</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      (0U)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8ec1b8f6f0baa869f77385865e51a20d">  497</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLP0_CLP0_SHIFT)) &amp; ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45c4117ad9fba213c3d338cf6280cb75">  500</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       (0x3FU)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga872bf108b50c6dd439ddc1294f104fe5">  501</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      (0U)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8066beb7ed493b4d9964fffd3cdefd7a">  502</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMD_CLMD_SHIFT)) &amp; ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga108adc09b24001dddfd498e14213fea6">  505</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       (0x3FU)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabe0e92adb89c86d0523958a947288808">  506</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      (0U)</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga83a90dcd2d54b25cc64ad18d6b9d4f07">  507</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLMS_CLMS_SHIFT)) &amp; ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f8f5b63268c5b87f04ee884579a385b">  510</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       (0x3FFU)</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafa9121fc54ce9386fdc4c1d05f45d0de">  511</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      (0U)</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad44edd7b22b26259838f02e5348e2449">  512</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM4_CLM4_SHIFT)) &amp; ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga546b5a27d980deed324add231c050a6f">  515</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       (0x1FFU)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9bdd0a97bea9576ea5c9eccd54c08940">  516</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      (0U)</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccf9cd66317e1c61f7daacabd0d95904">  517</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM3_CLM3_SHIFT)) &amp; ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga815d6f1bf2d38384c8fd0dd4f07f7a08">  520</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       (0xFFU)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga945ed262c088eecda09d679df33ab193">  521</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      (0U)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2366c7a7142228c95c81d4d11c90b2b1">  522</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM2_CLM2_SHIFT)) &amp; ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf576a4eb27b1478ea37a1b35bf6b869f">  525</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       (0x7FU)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae83765be6a54aab249c89a0f47afb023">  526</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      (0U)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac77d03fd2d07583049ec6496092b3a40">  527</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM1_CLM1_SHIFT)) &amp; ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2f9f36fb3b4eceab2198582865dc5b14">  530</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       (0x3FU)</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf5a5fd710a47f83c5ee3fd083f430a66">  531</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      (0U)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga388deb317a8fa21fa77fc0d5df262966">  532</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ADC_CLM0_CLM0_SHIFT)) &amp; ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  542</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  544</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf635223a5796d02fc2f731139925696d">  546</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE }</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  548</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0 }</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga87c1a48633af604e5c7c6a64383398b9">  550</a></span>&#160;<span class="preprocessor">#define ADC_IRQS                                 { ADC0_IRQn }</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">   -- ANT Peripheral Access Layer</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="struct_a_n_t___type.html">  567</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2a0c766795fb67d8534ca04b5bee2ab6">  568</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2a0c766795fb67d8534ca04b5bee2ab6">IRQ_CTRL</a>;                          </div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328">  569</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328">EVENT_TMR</a>;                         </div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9520a43f2690ce815215a13edd949f1">  570</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9520a43f2690ce815215a13edd949f1">T1_CMP</a>;                            </div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbc4ca2aea586d82d72da5d7bf807f14">  571</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbc4ca2aea586d82d72da5d7bf807f14">T2_CMP</a>;                            </div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b">  572</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b">TIMESTAMP</a>;                         </div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152">  573</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152">XCVR_CTRL</a>;                         </div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf2e437b3be76a748bd174d7d9a47ef6">  574</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf2e437b3be76a748bd174d7d9a47ef6">XCVR_STS</a>;                          </div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ec026d20c4b1eda5887e01de355642f">  575</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ec026d20c4b1eda5887e01de355642f">XCVR_CFG</a>;                          </div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaae1df86e2bfdb852da35cd0168c46b69">  576</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaae1df86e2bfdb852da35cd0168c46b69">CHANNEL_NUM</a>;                       </div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga14fee816b731d7142a0eaba702efa014">  577</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga14fee816b731d7142a0eaba702efa014">TX_POWER</a>;                          </div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ef4d1b50b4adfaae80a42259ec026e">  578</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ef4d1b50b4adfaae80a42259ec026e">NTW_ADR_CTRL</a>;                      </div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85771910e133396d4e5d3ca98e0908e6">  579</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85771910e133396d4e5d3ca98e0908e6">NTW_ADR_0</a>;                         </div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadda8a7a49d3da567fe7cc125bfa484ba">  580</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadda8a7a49d3da567fe7cc125bfa484ba">NTW_ADR_1</a>;                         </div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5491b2a9cac4213005075b134631bd7c">  581</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5491b2a9cac4213005075b134631bd7c">NTW_ADR_2</a>;                         </div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91d5845ed02c6df02cab40581f30ee4">  582</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91d5845ed02c6df02cab40581f30ee4">NTW_ADR_3</a>;                         </div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad0f2eaa4ae1530f48396cf28523912d">  583</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad0f2eaa4ae1530f48396cf28523912d">RX_WATERMARK</a>;                      </div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5">  584</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5">DSM_CTRL</a>;                          </div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef">  585</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef">PART_ID</a>;                           </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae92c415eafe9cb1ed0cec84dcd51b900">  586</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[184];</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4e1875ef2eeb79f0c35d2db33172c27e">  587</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PACKET_BUFFER[64];                 </div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;} <a class="code" href="struct_a_n_t___type.html">ANT_Type</a>;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">   -- ANT Register Masks</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga98fe7e39d52ace3ad6e51f8f62aab682">  600</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_SEQ_END_IRQ_MASK            (0x1U)</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaed9c8f65ce3dc6596b917d2dde129831">  601</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_SEQ_END_IRQ_SHIFT           (0U)</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga77b38ede7bbf9e3396b0d5f73a7fcc7f">  602</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_SEQ_END_IRQ(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_SEQ_END_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_SEQ_END_IRQ_MASK)</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga195ca48a63ca2e673ce2840de0eba0f5">  603</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TX_IRQ_MASK                 (0x2U)</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8023619e4806872873da5076b1b72ff6">  604</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TX_IRQ_SHIFT                (1U)</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8a1ebe39f5f583d744a7ffc51d322308">  605</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TX_IRQ(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_TX_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_TX_IRQ_MASK)</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5bb554d8ce348d940fb3c24a1a17deee">  606</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_IRQ_MASK                 (0x4U)</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1c4c7c99dff08c225a35093a4a96d849">  607</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_IRQ_SHIFT                (2U)</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5d2fd14f68ad0c860e1deebe0b8240f3">  608</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_IRQ(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_RX_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_RX_IRQ_MASK)</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2f76aed88b4b1a39b7f5c8b7df7bfa87">  609</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_NTW_ADR_IRQ_MASK            (0x8U)</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac92f5e0ab73c300f4d85c9796dfdc14a">  610</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_NTW_ADR_IRQ_SHIFT           (3U)</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gade0865022b1e2ba0350a7d12b86c7605">  611</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_NTW_ADR_IRQ(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_NTW_ADR_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_NTW_ADR_IRQ_MASK)</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3d6e5e54aa0d83c1b3b7dfa8d8505ab7">  612</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T1_IRQ_MASK                 (0x10U)</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9d78566bde0afacdd6a6e3dd6f8fe2e0">  613</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T1_IRQ_SHIFT                (4U)</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga69cdf507cc82d6e75a46ab88d89488ed">  614</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T1_IRQ(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_T1_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_T1_IRQ_MASK)</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad432d45059dbc3c449008080e795ad86">  615</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T2_IRQ_MASK                 (0x20U)</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga717a796f4f2dfdcbee4b773c684b5c52">  616</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T2_IRQ_SHIFT                (5U)</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6b81264d5a315a9f8c01c2d52ca77c26">  617</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T2_IRQ(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_T2_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_T2_IRQ_MASK)</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac7fc7e53625da35b02015b8d4d458598">  618</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_MASK         (0x40U)</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad4c3425c58c3b8f3daf850fbdec6f6a7">  619</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_SHIFT        (6U)</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac65a869fdaeeeb53273abc555b296fb5">  620</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_PLL_UNLOCK_IRQ(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_MASK)</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae243dc0f9588a63ffd248e1864ebd0ab">  621</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_WAKE_IRQ_MASK               (0x80U)</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5dada45ebba3cbd509f303ca96930d7a">  622</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_WAKE_IRQ_SHIFT              (7U)</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga654a9f5f1b49da3d4611f95adede8a2c">  623</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_WAKE_IRQ(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_WAKE_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_WAKE_IRQ_MASK)</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaae4f38e6ba7b7ba8489bafa11456fab6">  624</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_WATERMARK_IRQ_MASK       (0x100U)</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafaa3f961e6173c54abca34de79bee02f">  625</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_WATERMARK_IRQ_SHIFT      (8U)</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga51a310190eabf9339b0bfde3dae2965d">  626</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_WATERMARK_IRQ(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_RX_WATERMARK_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_RX_WATERMARK_IRQ_MASK)</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga14327156a6736958a3fbe17b0bd9adf4">  627</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TSM_IRQ_MASK                (0x200U)</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab68f0fe036c559e8da543c2d92251f51">  628</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TSM_IRQ_SHIFT               (9U)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaccb47315903e90e2b678def659aed1aa">  629</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TSM_IRQ(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_TSM_IRQ_SHIFT)) &amp; ANT_IRQ_CTRL_TSM_IRQ_MASK)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4ecf7fcaf85535c8a9cf6de2ef2d2b86">  630</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_SEQ_END_IRQ_EN_MASK         (0x10000U)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad3abc2bbc8f8002e32fdd3da4df049e1">  631</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_SEQ_END_IRQ_EN_SHIFT        (16U)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6b99651feca0146637d1d11203569778">  632</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_SEQ_END_IRQ_EN(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_SEQ_END_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_SEQ_END_IRQ_EN_MASK)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga32c62ce0c76b3153466abd1bdb6f2b40">  633</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TX_IRQ_EN_MASK              (0x20000U)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad2defe1c7b82410094fc86f1b2d8e738">  634</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TX_IRQ_EN_SHIFT             (17U)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5d9a2bdd950f1ccab88276fdbe8042ef">  635</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TX_IRQ_EN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_TX_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_TX_IRQ_EN_MASK)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad274458a453eae4b6d1c43314b88fec7">  636</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_IRQ_EN_MASK              (0x40000U)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac67d5c2a3fae9deaebb74e39cc686340">  637</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_IRQ_EN_SHIFT             (18U)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga755921bdba0d32ecebea1f130ed10132">  638</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_IRQ_EN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_RX_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_RX_IRQ_EN_MASK)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa96a4a049ef7cec217ba5523d50f0048">  639</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_NTW_ADR_IRQ_EN_MASK         (0x80000U)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae029e87fa5446410f009d040e37c473e">  640</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_NTW_ADR_IRQ_EN_SHIFT        (19U)</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga655a52ccac42c1597050fa4379945e99">  641</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_NTW_ADR_IRQ_EN(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_NTW_ADR_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_NTW_ADR_IRQ_EN_MASK)</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab4bafebba8f5fe8ccc765d8929e04ee2">  642</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T1_IRQ_EN_MASK              (0x100000U)</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga17fe610e80697b0d6e606c4704ef4a9c">  643</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T1_IRQ_EN_SHIFT             (20U)</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad111ea444f53f1c3320f1042c559384c">  644</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T1_IRQ_EN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_T1_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_T1_IRQ_EN_MASK)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaaa92531ed39a1212eceee7f4b64f60e1">  645</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T2_IRQ_EN_MASK              (0x200000U)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga11589778b3165af7a0bdb010d72a46c0">  646</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T2_IRQ_EN_SHIFT             (21U)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga899afaf0b6d497a17b3901a8a18c4f15">  647</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_T2_IRQ_EN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_T2_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_T2_IRQ_EN_MASK)</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gace940fa3b486834dbea804805103886d">  648</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_MASK      (0x400000U)</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabb8588aea472dbfa216e8b2d11c7297a">  649</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_SHIFT     (22U)</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa349c46d3638fcf8633a5934622fe0ce">  650</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_MASK)</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaae254112cd4340e84f69f639425bc240">  651</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_WAKE_IRQ_EN_MASK            (0x800000U)</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaeaa9143beb59282470ebb9c7807e72ac">  652</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_WAKE_IRQ_EN_SHIFT           (23U)</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3de3f54b17a30ac4e15944af72176e02">  653</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_WAKE_IRQ_EN(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_WAKE_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_WAKE_IRQ_EN_MASK)</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga81cd642e570d89f1d0f6390f85b9c519">  654</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN_MASK    (0x1000000U)</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf41a73fc8a68560620cf36670f5d8e44">  655</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN_SHIFT   (24U)</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga55c85d00a47f4f2e202ce8f04b3c8e3e">  656</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_RX_WATERMARK_IRQ_EN_MASK)</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga98e448b37896b86a29add666b2b201b0">  657</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TSM_IRQ_EN_MASK             (0x2000000U)</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga43d335eba07a0bec8a1bcfdf3445cb51">  658</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TSM_IRQ_EN_SHIFT            (25U)</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6ec61a06181422e428d58355de614d65">  659</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_TSM_IRQ_EN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_TSM_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_TSM_IRQ_EN_MASK)</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga16ad99e0efecb083690e6606eb7272f1">  660</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_ANT_IRQ_EN_MASK             (0x4000000U)</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga10db5b6d6420c81eccb35b88d8f746d6">  661</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_ANT_IRQ_EN_SHIFT            (26U)</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4ca29b5d74098fafb3a52d1009e102ac">  662</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_ANT_IRQ_EN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_ANT_IRQ_EN_SHIFT)) &amp; ANT_IRQ_CTRL_ANT_IRQ_EN_MASK)</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1476173109ce8533738e0e1af4c12d05">  663</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_CRC_IGNORE_MASK             (0x8000000U)</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga10270a5fec8271a901d9618569be762f">  664</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_CRC_IGNORE_SHIFT            (27U)</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga347524d7addeb1318ef791e4933ce6ca">  665</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_CRC_IGNORE(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_CRC_IGNORE_SHIFT)) &amp; ANT_IRQ_CTRL_CRC_IGNORE_MASK)</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7670cf45e2564e7dc635eb75a0262ab5">  666</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_CRC_VALID_MASK              (0x80000000U)</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gacbe26d3bc33dab1629c0e2551dc8f352">  667</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_CRC_VALID_SHIFT             (31U)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gade01f4cc4818b603d9cfa640f22de5b8">  668</a></span>&#160;<span class="preprocessor">#define ANT_IRQ_CTRL_CRC_VALID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_IRQ_CTRL_CRC_VALID_SHIFT)) &amp; ANT_IRQ_CTRL_CRC_VALID_MASK)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac1d5be748a386e9a4f7f94a15a06aa48">  671</a></span>&#160;<span class="preprocessor">#define ANT_EVENT_TMR_EVENT_TMR_MASK             (0xFFFFFFU)</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1dca93a53a10480ebf4ff99c358dad34">  672</a></span>&#160;<span class="preprocessor">#define ANT_EVENT_TMR_EVENT_TMR_SHIFT            (0U)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad288be710fcde8e17966da042d1aac81">  673</a></span>&#160;<span class="preprocessor">#define ANT_EVENT_TMR_EVENT_TMR(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_EVENT_TMR_EVENT_TMR_SHIFT)) &amp; ANT_EVENT_TMR_EVENT_TMR_MASK)</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga76a5af0f33c4d8c45e34d052c6754078">  674</a></span>&#160;<span class="preprocessor">#define ANT_EVENT_TMR_EVENT_TMR_LD_MASK          (0x1000000U)</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4a578ed712989fba3e1e8afbf06466cb">  675</a></span>&#160;<span class="preprocessor">#define ANT_EVENT_TMR_EVENT_TMR_LD_SHIFT         (24U)</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad6614f3f9a242efbf7c98ba9d1bc7f8d">  676</a></span>&#160;<span class="preprocessor">#define ANT_EVENT_TMR_EVENT_TMR_LD(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_EVENT_TMR_EVENT_TMR_LD_SHIFT)) &amp; ANT_EVENT_TMR_EVENT_TMR_LD_MASK)</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1704cb067b72708f335200f3d20d9e60">  677</a></span>&#160;<span class="preprocessor">#define ANT_EVENT_TMR_EVENT_TMR_ADD_MASK         (0x2000000U)</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga10112eb1052bdb2e6903a9a1d0cf864e">  678</a></span>&#160;<span class="preprocessor">#define ANT_EVENT_TMR_EVENT_TMR_ADD_SHIFT        (25U)</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf93ea5b576b77d45c74da12b070a674c">  679</a></span>&#160;<span class="preprocessor">#define ANT_EVENT_TMR_EVENT_TMR_ADD(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_EVENT_TMR_EVENT_TMR_ADD_SHIFT)) &amp; ANT_EVENT_TMR_EVENT_TMR_ADD_MASK)</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0e5c788f6adf949691f934c2d5c36dff">  682</a></span>&#160;<span class="preprocessor">#define ANT_T1_CMP_T1_CMP_MASK                   (0xFFFFFFU)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa719f4cb5295b336d0f82affc9884e06">  683</a></span>&#160;<span class="preprocessor">#define ANT_T1_CMP_T1_CMP_SHIFT                  (0U)</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga30c53d6a9bc3b52fdd18788582e7c370">  684</a></span>&#160;<span class="preprocessor">#define ANT_T1_CMP_T1_CMP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_T1_CMP_T1_CMP_SHIFT)) &amp; ANT_T1_CMP_T1_CMP_MASK)</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafe96220e511b863ecd77149e01398484">  685</a></span>&#160;<span class="preprocessor">#define ANT_T1_CMP_T1_CMP_EN_MASK                (0x1000000U)</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gade15c00f227f1dd08d999f7254209451">  686</a></span>&#160;<span class="preprocessor">#define ANT_T1_CMP_T1_CMP_EN_SHIFT               (24U)</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3408b2dc03a17159d695d200e2b03a51">  687</a></span>&#160;<span class="preprocessor">#define ANT_T1_CMP_T1_CMP_EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_T1_CMP_T1_CMP_EN_SHIFT)) &amp; ANT_T1_CMP_T1_CMP_EN_MASK)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gace49c6d641538328b472a415112a6b7b">  690</a></span>&#160;<span class="preprocessor">#define ANT_T2_CMP_T2_CMP_MASK                   (0xFFFFFFU)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3a7a8ac28c4193ee54acb40895f6075e">  691</a></span>&#160;<span class="preprocessor">#define ANT_T2_CMP_T2_CMP_SHIFT                  (0U)</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6f42007e63e37662bb664488e7500fb1">  692</a></span>&#160;<span class="preprocessor">#define ANT_T2_CMP_T2_CMP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_T2_CMP_T2_CMP_SHIFT)) &amp; ANT_T2_CMP_T2_CMP_MASK)</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6e3659af550b589a22848e4ab30295e4">  693</a></span>&#160;<span class="preprocessor">#define ANT_T2_CMP_T2_CMP_EN_MASK                (0x1000000U)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6a7342ae8a47efc4833d5a05d550748a">  694</a></span>&#160;<span class="preprocessor">#define ANT_T2_CMP_T2_CMP_EN_SHIFT               (24U)</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga96e5477697bb4bc6e88157f50d4b6556">  695</a></span>&#160;<span class="preprocessor">#define ANT_T2_CMP_T2_CMP_EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_T2_CMP_T2_CMP_EN_SHIFT)) &amp; ANT_T2_CMP_T2_CMP_EN_MASK)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8c88fb44de4577075238e748e9ab9493">  698</a></span>&#160;<span class="preprocessor">#define ANT_TIMESTAMP_TIMESTAMP_MASK             (0xFFFFFFU)</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga63c4c91e344df7b77446b5a441d24ea3">  699</a></span>&#160;<span class="preprocessor">#define ANT_TIMESTAMP_TIMESTAMP_SHIFT            (0U)</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac8ab0ef9bb1c65fa24354c43e6803776">  700</a></span>&#160;<span class="preprocessor">#define ANT_TIMESTAMP_TIMESTAMP(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_TIMESTAMP_TIMESTAMP_SHIFT)) &amp; ANT_TIMESTAMP_TIMESTAMP_MASK)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabfe5429664f45cb6f576cddd2e316837">  703</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_SEQCMD_MASK                (0xFU)</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7b554059d99801b8e42cfa3ac8a757e6">  704</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_SEQCMD_SHIFT               (0U)</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa666d39a5cf0f659112a7aa48bdd7f1d">  705</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_SEQCMD(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CTRL_SEQCMD_SHIFT)) &amp; ANT_XCVR_CTRL_SEQCMD_MASK)</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2198cf1a0f5ed7525e9fe59d94cd5914">  706</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_TX_PKT_LENGTH_MASK         (0x3F00U)</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9260ef6311ca30cb33fa3c84543f6eb7">  707</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_TX_PKT_LENGTH_SHIFT        (8U)</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6aca201f5930470642a853631559c70b">  708</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_TX_PKT_LENGTH(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CTRL_TX_PKT_LENGTH_SHIFT)) &amp; ANT_XCVR_CTRL_TX_PKT_LENGTH_MASK)</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4daa379944f6c3b8a93a2c2a7c16c61a">  709</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_RX_PKT_LENGTH_MASK         (0x3F0000U)</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad908e1e7c44a8b617774ce9fa9ad0964">  710</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_RX_PKT_LENGTH_SHIFT        (16U)</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gacc45b1f45866c538298ff881324d2e07">  711</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_RX_PKT_LENGTH(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CTRL_RX_PKT_LENGTH_SHIFT)) &amp; ANT_XCVR_CTRL_RX_PKT_LENGTH_MASK)</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga77dc815bda5f379cc1167df83f9c62c4">  712</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_CMDDEC_CS_MASK             (0x7000000U)</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga374f9144c2d040c88e460ac7e742ef5c">  713</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_CMDDEC_CS_SHIFT            (24U)</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf723a4f2e83b71bfc2732f18ea82f40c">  714</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_CMDDEC_CS(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CTRL_CMDDEC_CS_SHIFT)) &amp; ANT_XCVR_CTRL_CMDDEC_CS_MASK)</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0cb6697c7a0f40dbe55cc2157f71b1be">  715</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_XCVR_BUSY_MASK             (0x80000000U)</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2c74156937ce5f98ca14d5e51bfd311b">  716</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_XCVR_BUSY_SHIFT            (31U)</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4e3ced00a9907db0142eca278e4a3f40">  717</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CTRL_XCVR_BUSY(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CTRL_XCVR_BUSY_SHIFT)) &amp; ANT_XCVR_CTRL_XCVR_BUSY_MASK)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7e686368add6a8924d3f303c72cdad13">  720</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_START_T1_PEND_MASK       (0x1U)</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga278a47d6700602384a00e73b66cebdc5">  721</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_START_T1_PEND_SHIFT      (0U)</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9d4c5fb32806d7b33b023b1fabb3aeda">  722</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_START_T1_PEND(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_TX_START_T1_PEND_SHIFT)) &amp; ANT_XCVR_STS_TX_START_T1_PEND_MASK)</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad8b04c9cb23850fc2b086b7092135944">  723</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_START_T2_PEND_MASK       (0x2U)</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga345b4edaca47bc19f9dc2389d1fc973b">  724</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_START_T2_PEND_SHIFT      (1U)</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf08680d1ab3a25d42e805fa25385face">  725</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_START_T2_PEND(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_TX_START_T2_PEND_SHIFT)) &amp; ANT_XCVR_STS_TX_START_T2_PEND_MASK)</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabff1999dffb5ccea396ae195361344cf">  726</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_IN_WARMUP_MASK           (0x4U)</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gadd7a7043fb67d5a141b8047c00ad1acf">  727</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_IN_WARMUP_SHIFT          (2U)</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5ffc3236693836f640b18e19b1904328">  728</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_IN_WARMUP(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_TX_IN_WARMUP_SHIFT)) &amp; ANT_XCVR_STS_TX_IN_WARMUP_MASK)</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae97ed90e5796a74620b5e7287238ef35">  729</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_IN_PROGRESS_MASK         (0x8U)</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga24179e5549e6e1b8c2acb55ea356cb00">  730</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_IN_PROGRESS_SHIFT        (3U)</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1a65655f1e3ac0558037ee27456c83cb">  731</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_IN_PROGRESS(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_TX_IN_PROGRESS_SHIFT)) &amp; ANT_XCVR_STS_TX_IN_PROGRESS_MASK)</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa210d869fd44753bc75a8d5557808771">  732</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_IN_WARMDN_MASK           (0x10U)</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga17344ba0cb33a62aa7bada6a78c2c72c">  733</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_IN_WARMDN_SHIFT          (4U)</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae9b4008370348b3540f484136b746430">  734</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_TX_IN_WARMDN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_TX_IN_WARMDN_SHIFT)) &amp; ANT_XCVR_STS_TX_IN_WARMDN_MASK)</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga92b8d5da349d201adff6575e99c4b942">  735</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_START_T1_PEND_MASK       (0x20U)</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga82be4e5458c7112c00ccb662565ace5a">  736</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_START_T1_PEND_SHIFT      (5U)</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac7e2b1f07f11f3293d2971b57218d520">  737</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_START_T1_PEND(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_RX_START_T1_PEND_SHIFT)) &amp; ANT_XCVR_STS_RX_START_T1_PEND_MASK)</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0e79f3f1287a44843087695ab82cd88d">  738</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_START_T2_PEND_MASK       (0x40U)</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga402d134a34f5c22e127ebe792fe543de">  739</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_START_T2_PEND_SHIFT      (6U)</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa90b9cc8bb10a8b9438fd51ae4fdf7b2">  740</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_START_T2_PEND(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_RX_START_T2_PEND_SHIFT)) &amp; ANT_XCVR_STS_RX_START_T2_PEND_MASK)</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae7b5cadca4dbed154d341c68ff069e31">  741</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_STOP_T1_PEND_MASK        (0x80U)</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae7f3ee630e6af8b46950059a5a726710">  742</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_STOP_T1_PEND_SHIFT       (7U)</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7999f6870e1fa6634217ea03d63e00f4">  743</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_STOP_T1_PEND(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_RX_STOP_T1_PEND_SHIFT)) &amp; ANT_XCVR_STS_RX_STOP_T1_PEND_MASK)</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6dc807dee88822f9d1cdc96ea0b13fcb">  744</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_STOP_T2_PEND_MASK        (0x100U)</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga39376ac1a6c79dd83d30a6a97bfd3887">  745</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_STOP_T2_PEND_SHIFT       (8U)</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabd82d4862874116a856e91c18f438b53">  746</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_STOP_T2_PEND(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_RX_STOP_T2_PEND_SHIFT)) &amp; ANT_XCVR_STS_RX_STOP_T2_PEND_MASK)</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5250542d0090d4308ea611ad51130669">  747</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_WARMUP_MASK           (0x200U)</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga62f2c2a2722a9bb13b1d5bc15c953ccf">  748</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_WARMUP_SHIFT          (9U)</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae8c6eba544067c72471f9c05bc993be9">  749</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_WARMUP(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_RX_IN_WARMUP_SHIFT)) &amp; ANT_XCVR_STS_RX_IN_WARMUP_MASK)</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8bc5ce15ab6cc5d656ffff3841b189fa">  750</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_SEARCH_MASK           (0x400U)</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaeffee6455a38a61542e637385032e0c3">  751</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_SEARCH_SHIFT          (10U)</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab45f85653359d8b951c86ec82e2fca89">  752</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_SEARCH(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_RX_IN_SEARCH_SHIFT)) &amp; ANT_XCVR_STS_RX_IN_SEARCH_MASK)</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf394ab66d9c7a04e454d4e9a0f695bf1">  753</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_PROGRESS_MASK         (0x800U)</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae6cd475611bcff3fedff844c950db702">  754</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_PROGRESS_SHIFT        (11U)</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae77a34e6f11ad601a874e989d70ce62f">  755</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_PROGRESS(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_RX_IN_PROGRESS_SHIFT)) &amp; ANT_XCVR_STS_RX_IN_PROGRESS_MASK)</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac3283065d35fb241a18404dd2f6e8215">  756</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_WARMDN_MASK           (0x1000U)</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3a675c226d0f8eee05f4274c81ab6f1b">  757</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_WARMDN_SHIFT          (12U)</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga07e1a866d62c547def66c17eabdeb123">  758</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RX_IN_WARMDN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_RX_IN_WARMDN_SHIFT)) &amp; ANT_XCVR_STS_RX_IN_WARMDN_MASK)</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga51331181b7219e17892167a1beda1c75">  759</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_CRC_VALID_MASK              (0x8000U)</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga466b987e8c7d191f5bcceddac255cd41">  760</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_CRC_VALID_SHIFT             (15U)</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad753af6d117d82764b9676125a5ab0eb">  761</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_CRC_VALID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_CRC_VALID_SHIFT)) &amp; ANT_XCVR_STS_CRC_VALID_MASK)</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga36f8f4c0ca649317baffda21639a228f">  762</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RSSI_MASK                   (0xFF0000U)</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga55ef7193c24d0832a498dcfcec89bdbe">  763</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RSSI_SHIFT                  (16U)</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9101db6d03334e72b26ee9e269e8086d">  764</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_STS_RSSI(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_STS_RSSI_SHIFT)) &amp; ANT_XCVR_STS_RSSI_MASK)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3fa402cdbb997824e87991f629d11244">  767</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_TX_WHITEN_DIS_MASK          (0x1U)</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf1d37d3001602a8face3634698ce3839">  768</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_TX_WHITEN_DIS_SHIFT         (0U)</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabae690c96c8cf38c1038caf65f9abe84">  769</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_TX_WHITEN_DIS(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CFG_TX_WHITEN_DIS_SHIFT)) &amp; ANT_XCVR_CFG_TX_WHITEN_DIS_MASK)</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac375ac795e6ce0f73d7c75f37d099528">  770</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_RX_DEWHITEN_DIS_MASK        (0x2U)</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9acd5b89a0ca7991b36447e877eaf7a1">  771</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_RX_DEWHITEN_DIS_SHIFT       (1U)</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaeeb4d82548abdc5560af3a06d7ddd3fc">  772</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_RX_DEWHITEN_DIS(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CFG_RX_DEWHITEN_DIS_SHIFT)) &amp; ANT_XCVR_CFG_RX_DEWHITEN_DIS_MASK)</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga15c38325a6fca5799f0fc5247e965828">  773</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_SW_CRC_EN_MASK              (0x4U)</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0eadc71659df9dc588b8c9ce30c9ad85">  774</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_SW_CRC_EN_SHIFT             (2U)</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga84bbc3050b71c181cb95a74769d37dd6">  775</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_SW_CRC_EN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CFG_SW_CRC_EN_SHIFT)) &amp; ANT_XCVR_CFG_SW_CRC_EN_MASK)</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga81679a4a7815342abc1438b7582bf845">  776</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_PREAMBLE_SZ_MASK            (0x30U)</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad37042dbc856f0f6fbda5b487ec8b1d2">  777</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_PREAMBLE_SZ_SHIFT           (4U)</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6f6e2a47e29ce92a4fcfe978c3f57d69">  778</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_PREAMBLE_SZ(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CFG_PREAMBLE_SZ_SHIFT)) &amp; ANT_XCVR_CFG_PREAMBLE_SZ_MASK)</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf1f7dee4ef05108be60a3864aa4f7cde">  779</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_TX_WARMUP_MASK              (0xFF00U)</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf3f15a0ae2919da792ccfe621eb0b12c">  780</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_TX_WARMUP_SHIFT             (8U)</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf1c99ad88759c39cef917a17312043f2">  781</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_TX_WARMUP(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CFG_TX_WARMUP_SHIFT)) &amp; ANT_XCVR_CFG_TX_WARMUP_MASK)</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga302b778e8afcc72e39c1d35254cc9178">  782</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_RX_WARMUP_MASK              (0xFF0000U)</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1727d18fa3e35dae25b72fb584332f0f">  783</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_RX_WARMUP_SHIFT             (16U)</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaaef8aca64f101d9b16ad35e5869ffe98">  784</a></span>&#160;<span class="preprocessor">#define ANT_XCVR_CFG_RX_WARMUP(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_XCVR_CFG_RX_WARMUP_SHIFT)) &amp; ANT_XCVR_CFG_RX_WARMUP_MASK)</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga181224fa11054d9420a5cc0c8d7bdd4b">  787</a></span>&#160;<span class="preprocessor">#define ANT_CHANNEL_NUM_CHANNEL_NUM_MASK         (0x7FU)</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3bafd9c3b475bb8fae7775f8c4f64b3d">  788</a></span>&#160;<span class="preprocessor">#define ANT_CHANNEL_NUM_CHANNEL_NUM_SHIFT        (0U)</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga67370ee84f8c17bcdfb828d2775ac37e">  789</a></span>&#160;<span class="preprocessor">#define ANT_CHANNEL_NUM_CHANNEL_NUM(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_CHANNEL_NUM_CHANNEL_NUM_SHIFT)) &amp; ANT_CHANNEL_NUM_CHANNEL_NUM_MASK)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae89403967ca96e698bcc3b435c8440f5">  792</a></span>&#160;<span class="preprocessor">#define ANT_TX_POWER_TX_POWER_MASK               (0x3FU)</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad598b0c3339f7f92b48aa51ec22bbdad">  793</a></span>&#160;<span class="preprocessor">#define ANT_TX_POWER_TX_POWER_SHIFT              (0U)</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6b00560296c29adfca25224b6e5383dc">  794</a></span>&#160;<span class="preprocessor">#define ANT_TX_POWER_TX_POWER(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_TX_POWER_TX_POWER_SHIFT)) &amp; ANT_TX_POWER_TX_POWER_MASK)</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga81ad6ff637f624f09f9b5c10d7804399">  797</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_EN_MASK         (0xFU)</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga22a7639aa5cee1187b3dbc9125181166">  798</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_EN_SHIFT        (0U)</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf44fa7b8e2cac1f5de499e54f241389f">  799</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_EN(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR_EN_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR_EN_MASK)</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabce8e4c879810036d851d29e68f55c79">  800</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_MCH_MASK        (0xF0U)</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga193c4dcf76ac63b941ec154ce56687e9">  801</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_MCH_SHIFT       (4U)</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9f1dd9fb4913f551663d0e2fb03400f3">  802</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_MCH(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR_MCH_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR_MCH_MASK)</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa820d3e4dcb38a1426e36ac9e44aafec">  803</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR0_SZ_MASK        (0x300U)</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8a459fe08e11100fbf78a7a785839775">  804</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR0_SZ_SHIFT       (8U)</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6540c36a59fa5d1079aadbb17a50da52">  805</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR0_SZ(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR0_SZ_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR0_SZ_MASK)</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1e1b356d579a09b076fc1ae9de00f4c2">  806</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR1_SZ_MASK        (0xC00U)</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6bb56a71611d43ed8ac109bf64a97dbf">  807</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR1_SZ_SHIFT       (10U)</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5d8d5092b33a09358d7a8b7b6cf17322">  808</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR1_SZ(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR1_SZ_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR1_SZ_MASK)</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab307106e13c5289882863388e100e5cd">  809</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR2_SZ_MASK        (0x3000U)</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf3cedab36c4f65692354afc181e7ea2b">  810</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR2_SZ_SHIFT       (12U)</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga05daf7c06dda86a936dd350a5b0cdea8">  811</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR2_SZ(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR2_SZ_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR2_SZ_MASK)</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae8f4bbebdddffa9a5d124a72732d5152">  812</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR3_SZ_MASK        (0xC000U)</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga702df30393806b99f486378d89ce3864">  813</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR3_SZ_SHIFT       (14U)</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf827906cfd48eda525259ae86ed9b3ec">  814</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR3_SZ(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR3_SZ_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR3_SZ_MASK)</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga30d553b954273435b8d6a501c896cf24">  815</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR0_MASK       (0x70000U)</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga80d67c459600f0ec38bb7f5709819fe0">  816</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR0_SHIFT      (16U)</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2a0f5109f20656defd0146b337798b73">  817</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR0(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR_THR0_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR_THR0_MASK)</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8b98418ce1d8b59d04ce3da7ffde6878">  818</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR1_MASK       (0x700000U)</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga244a0a2e8cccbf56897a585e2087068d">  819</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR1_SHIFT      (20U)</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga06d890e55af08c059c23262986b78cc5">  820</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR1(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR_THR1_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR_THR1_MASK)</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaae208aa98b9141109248c9d02af3bbfb">  821</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR2_MASK       (0x7000000U)</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga033f9b037772244516d4ca4eabca6052">  822</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR2_SHIFT      (24U)</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga93fc5d804fb9deb011864cd2f841f9d0">  823</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR2(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR_THR2_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR_THR2_MASK)</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6acff3f8d845b625d8df20076584b000">  824</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR3_MASK       (0x70000000U)</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafe453a39a587f03e48e31a4efa49e45c">  825</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR3_SHIFT      (28U)</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7aac0ad1012ab7a28fe7ec603357b6d5">  826</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_CTRL_NTW_ADR_THR3(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_CTRL_NTW_ADR_THR3_SHIFT)) &amp; ANT_NTW_ADR_CTRL_NTW_ADR_THR3_MASK)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafc38d4ec4044d95f5ca23cff060e1e89">  829</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_0_NTW_ADR_0_MASK             (0xFFFFFFFFU)</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab702c904a105babab5b067da8696e4ae">  830</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_0_NTW_ADR_0_SHIFT            (0U)</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga238ec70523277628d9978adc44a4b321">  831</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_0_NTW_ADR_0(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_0_NTW_ADR_0_SHIFT)) &amp; ANT_NTW_ADR_0_NTW_ADR_0_MASK)</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1ffe2334b5bd772d0b49c1b5a18bf273">  834</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_1_NTW_ADR_1_MASK             (0xFFFFFFFFU)</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga17daa12cb7315047cdb26c14d8ff2784">  835</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_1_NTW_ADR_1_SHIFT            (0U)</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab174cb8d6bb0708bce67ae983aa316a6">  836</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_1_NTW_ADR_1(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_1_NTW_ADR_1_SHIFT)) &amp; ANT_NTW_ADR_1_NTW_ADR_1_MASK)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf4c6c4d97f44378041c0f7a12c335e50">  839</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_2_NTW_ADR_2_MASK             (0xFFFFFFFFU)</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9b2cb9b843d64673e964baf9e259e105">  840</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_2_NTW_ADR_2_SHIFT            (0U)</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf329d9b1cb63c0e34cc679797c2fdb74">  841</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_2_NTW_ADR_2(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_2_NTW_ADR_2_SHIFT)) &amp; ANT_NTW_ADR_2_NTW_ADR_2_MASK)</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga49ecc63125640ef7b133f5b4f562a683">  844</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_3_NTW_ADR_3_MASK             (0xFFFFFFFFU)</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaee9cee2e17741338592d089a916a9d11">  845</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_3_NTW_ADR_3_SHIFT            (0U)</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga753109956666628beba480ec3431f188">  846</a></span>&#160;<span class="preprocessor">#define ANT_NTW_ADR_3_NTW_ADR_3(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_NTW_ADR_3_NTW_ADR_3_SHIFT)) &amp; ANT_NTW_ADR_3_NTW_ADR_3_MASK)</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac870691a0f4a663aa1f080873410a3af">  849</a></span>&#160;<span class="preprocessor">#define ANT_RX_WATERMARK_RX_WATERMARK_MASK       (0x7FU)</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabd2f874485f7c5d2b48698e7c9e5d8a9">  850</a></span>&#160;<span class="preprocessor">#define ANT_RX_WATERMARK_RX_WATERMARK_SHIFT      (0U)</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga641f09387c7be82ea4508d5b74425731">  851</a></span>&#160;<span class="preprocessor">#define ANT_RX_WATERMARK_RX_WATERMARK(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_RX_WATERMARK_RX_WATERMARK_SHIFT)) &amp; ANT_RX_WATERMARK_RX_WATERMARK_MASK)</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7c15ac3a85b3f1973d3ba70ea4076691">  852</a></span>&#160;<span class="preprocessor">#define ANT_RX_WATERMARK_BYTE_COUNTER_MASK       (0x7F0000U)</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaeec9e6c0243b68922af67d7403808e30">  853</a></span>&#160;<span class="preprocessor">#define ANT_RX_WATERMARK_BYTE_COUNTER_SHIFT      (16U)</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaebc69512501068356d5ef115b27295c1">  854</a></span>&#160;<span class="preprocessor">#define ANT_RX_WATERMARK_BYTE_COUNTER(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_RX_WATERMARK_BYTE_COUNTER_SHIFT)) &amp; ANT_RX_WATERMARK_BYTE_COUNTER_MASK)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaaf01b88268fd719b878faf10bd838dad">  857</a></span>&#160;<span class="preprocessor">#define ANT_DSM_CTRL_ANT_SLEEP_EN_MASK           (0x1U)</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga26616669f13e95501cacbddddbc6ed56">  858</a></span>&#160;<span class="preprocessor">#define ANT_DSM_CTRL_ANT_SLEEP_EN_SHIFT          (0U)</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaffc5e1fb9139492421307d1183aa37e2">  859</a></span>&#160;<span class="preprocessor">#define ANT_DSM_CTRL_ANT_SLEEP_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_DSM_CTRL_ANT_SLEEP_EN_SHIFT)) &amp; ANT_DSM_CTRL_ANT_SLEEP_EN_MASK)</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gadd7199b6b7bae94bc642967e80d596d9">  862</a></span>&#160;<span class="preprocessor">#define ANT_PART_ID_PART_ID_MASK                 (0xFFU)</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8216ea0a1808e451737429c6fbd2d6b2">  863</a></span>&#160;<span class="preprocessor">#define ANT_PART_ID_PART_ID_SHIFT                (0U)</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa646de2eb4678c4dd45de46a13fce2f9">  864</a></span>&#160;<span class="preprocessor">#define ANT_PART_ID_PART_ID(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ANT_PART_ID_PART_ID_SHIFT)) &amp; ANT_PART_ID_PART_ID_MASK)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa3cae670def45e2a698d8db86f20acae">  867</a></span>&#160;<span class="preprocessor">#define ANT_PACKET_BUFFER_PACKET_BUFFER_MASK     (0xFFFFU)</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga20607a9db1c76dac0bf0d56eabe878fc">  868</a></span>&#160;<span class="preprocessor">#define ANT_PACKET_BUFFER_PACKET_BUFFER_SHIFT    (0U)</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad161e0c41a15444179c137aea21362b6">  869</a></span>&#160;<span class="preprocessor">#define ANT_PACKET_BUFFER_PACKET_BUFFER(x)       (((uint16_t)(((uint16_t)(x)) &lt;&lt; ANT_PACKET_BUFFER_PACKET_BUFFER_SHIFT)) &amp; ANT_PACKET_BUFFER_PACKET_BUFFER_MASK)</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">/* The count of ANT_PACKET_BUFFER */</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabe8412d43f27ee5aa632991ac6eeae6a">  872</a></span>&#160;<span class="preprocessor">#define ANT_PACKET_BUFFER_COUNT                  (64U)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; <span class="comment">/* end of group ANT_Register_Masks */</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/* ANT - Peripheral instance base addresses */</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5c769468c7b4d0d9395544defa0249e6">  882</a></span>&#160;<span class="preprocessor">#define ANT_BASE                                 (0x4005E000u)</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6f2995bce3c27552dfe28e15fa1a7152">  884</a></span>&#160;<span class="preprocessor">#define ANT                                      ((ANT_Type *)ANT_BASE)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae93d9105975ec165d5b85e6205443f18">  886</a></span>&#160;<span class="preprocessor">#define ANT_BASE_ADDRS                           { ANT_BASE }</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1ec6cc15b1e84fa391decbe889f99c9a">  888</a></span>&#160;<span class="preprocessor">#define ANT_BASE_PTRS                            { ANT }</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160; <span class="comment">/* end of group ANT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">   -- BTLE_RF Peripheral Access Layer</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="struct_b_t_l_e___r_f___type.html">  905</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f43b6f9d613bb84229a7fcc84d01eb7">  906</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[1536];</div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b64c9f0406a39557d8cc7fe8954f5a0">  907</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b64c9f0406a39557d8cc7fe8954f5a0">BLE_PART_ID</a>;                       </div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7c0577eda55f0d43ef3c974346da6ccc">  908</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[2];</div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3a22682e0d13946501bd1807f3f378a7">  909</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3a22682e0d13946501bd1807f3f378a7">DSM_STATUS</a>;                        </div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e39aabb7a1d4065e9338e906c8bb94d">  910</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[2];</div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8c9b5b5bf8ec2a75b26479e54d64dac9">  911</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8c9b5b5bf8ec2a75b26479e54d64dac9">MISC_CTRL</a>;                         </div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;} <a class="code" href="struct_b_t_l_e___r_f___type.html">BTLE_RF_Type</a>;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">   -- BTLE_RF Register Masks</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gaf12c0cc206ce1d86fa47a877a49a9cc6">  924</a></span>&#160;<span class="preprocessor">#define BTLE_RF_BLE_PART_ID_BLE_PART_ID_MASK     (0xFFFFU)</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#ga889ace8d306704dcf34772e6db436cd0">  925</a></span>&#160;<span class="preprocessor">#define BTLE_RF_BLE_PART_ID_BLE_PART_ID_SHIFT    (0U)</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gad724b9dca5b0bd90c2a0827a58d3335e">  926</a></span>&#160;<span class="preprocessor">#define BTLE_RF_BLE_PART_ID_BLE_PART_ID(x)       (((uint16_t)(((uint16_t)(x)) &lt;&lt; BTLE_RF_BLE_PART_ID_BLE_PART_ID_SHIFT)) &amp; BTLE_RF_BLE_PART_ID_BLE_PART_ID_MASK)</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#ga2eea8fa9dfa5633683a948d4a0111bfa">  929</a></span>&#160;<span class="preprocessor">#define BTLE_RF_DSM_STATUS_ORF_SYSCLK_REQ_MASK   (0x1U)</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gaf01f333509f3ab81a568ac62843f937f">  930</a></span>&#160;<span class="preprocessor">#define BTLE_RF_DSM_STATUS_ORF_SYSCLK_REQ_SHIFT  (0U)</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gab9a5d4471b4c3176d115fba0021b05fb">  931</a></span>&#160;<span class="preprocessor">#define BTLE_RF_DSM_STATUS_ORF_SYSCLK_REQ(x)     (((uint16_t)(((uint16_t)(x)) &lt;&lt; BTLE_RF_DSM_STATUS_ORF_SYSCLK_REQ_SHIFT)) &amp; BTLE_RF_DSM_STATUS_ORF_SYSCLK_REQ_MASK)</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gabcbefc56e97969086623a7a65e9398ab">  932</a></span>&#160;<span class="preprocessor">#define BTLE_RF_DSM_STATUS_RIF_LL_ACTIVE_MASK    (0x2U)</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#ga755c58a381589fad7d11b6e875045596">  933</a></span>&#160;<span class="preprocessor">#define BTLE_RF_DSM_STATUS_RIF_LL_ACTIVE_SHIFT   (1U)</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gaba9feefb4d5e73bcafb0b22d17f24e5e">  934</a></span>&#160;<span class="preprocessor">#define BTLE_RF_DSM_STATUS_RIF_LL_ACTIVE(x)      (((uint16_t)(((uint16_t)(x)) &lt;&lt; BTLE_RF_DSM_STATUS_RIF_LL_ACTIVE_SHIFT)) &amp; BTLE_RF_DSM_STATUS_RIF_LL_ACTIVE_MASK)</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#ga91fe177fc56f1ada23727c8fa03ff716">  935</a></span>&#160;<span class="preprocessor">#define BTLE_RF_DSM_STATUS_XCVR_BUSY_MASK        (0x4U)</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#ga15583483bb6367c805802edb8417d875">  936</a></span>&#160;<span class="preprocessor">#define BTLE_RF_DSM_STATUS_XCVR_BUSY_SHIFT       (2U)</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gab7de417dcb62ba313facb12d9476eb61">  937</a></span>&#160;<span class="preprocessor">#define BTLE_RF_DSM_STATUS_XCVR_BUSY(x)          (((uint16_t)(((uint16_t)(x)) &lt;&lt; BTLE_RF_DSM_STATUS_XCVR_BUSY_SHIFT)) &amp; BTLE_RF_DSM_STATUS_XCVR_BUSY_MASK)</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#ga42fcfe1bad6f1ed10ea5d5e711bdd86c">  940</a></span>&#160;<span class="preprocessor">#define BTLE_RF_MISC_CTRL_TSM_INTR_EN_MASK       (0x2U)</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#ga700938d54bf178ff982cf127b4b618d6">  941</a></span>&#160;<span class="preprocessor">#define BTLE_RF_MISC_CTRL_TSM_INTR_EN_SHIFT      (1U)</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#ga126528e3944585e10d01bf7e4f6432bf">  942</a></span>&#160;<span class="preprocessor">#define BTLE_RF_MISC_CTRL_TSM_INTR_EN(x)         (((uint16_t)(((uint16_t)(x)) &lt;&lt; BTLE_RF_MISC_CTRL_TSM_INTR_EN_SHIFT)) &amp; BTLE_RF_MISC_CTRL_TSM_INTR_EN_MASK)</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160; <span class="comment">/* end of group BTLE_RF_Register_Masks */</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">/* BTLE_RF - Peripheral instance base addresses */</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gac5fb6ce241b82ff88ea91df832db6dfa">  952</a></span>&#160;<span class="preprocessor">#define BTLE_RF_BASE                             (0x4005B000u)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gafd0436fa543aaf5ada70ba52fb692502">  954</a></span>&#160;<span class="preprocessor">#define BTLE_RF                                  ((BTLE_RF_Type *)BTLE_RF_BASE)</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#gab634b46c0b1db447efc17cd64d461447">  956</a></span>&#160;<span class="preprocessor">#define BTLE_RF_BASE_ADDRS                       { BTLE_RF_BASE }</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___b_t_l_e___r_f___register___masks.html#ga86292abc706245872692403ec2fa0e20">  958</a></span>&#160;<span class="preprocessor">#define BTLE_RF_BASE_PTRS                        { BTLE_RF }</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160; <span class="comment">/* end of group BTLE_RF_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html">  975</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02e7a916df429e8749930cda0f1bd9e3">  976</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02e7a916df429e8749930cda0f1bd9e3">CR0</a>;                                </div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabdb5e2aed90a3a46151c8bb740665579">  977</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabdb5e2aed90a3a46151c8bb740665579">CR1</a>;                                </div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga366faa2333304f3085d824a6b21d6f43">  978</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga366faa2333304f3085d824a6b21d6f43">FPR</a>;                                </div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fa18be8bc25b11eff5d36fbad087a91">  979</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fa18be8bc25b11eff5d36fbad087a91">SCR</a>;                                </div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga67ee6ed882d48b23ff9b82a947a1e2ea">  980</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga67ee6ed882d48b23ff9b82a947a1e2ea">DACCR</a>;                              </div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa661e87917570b0139052849a7a1dae">  981</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa661e87917570b0139052849a7a1dae">MUXCR</a>;                              </div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9a81a95d8ceda15abb107f3c961e2f03">  994</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     (0x3U)</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga12a965eae39b79d9e6066de9af418df3">  995</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    (0U)</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78eaf28aa2956818501310daaeffca74">  996</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR0_HYSTCTR_SHIFT)) &amp; CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab1e98c122818fe880217f72fab932ac2">  997</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  (0x70U)</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga07a4d57ab7d44b55b3d73f612aa7dd98">  998</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 (4U)</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f6d81f303672acd661263de6da7ea13">  999</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR0_FILTER_CNT_SHIFT)) &amp; CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2492ad39a9661a1217cc26f20bd31ef2"> 1002</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          (0x1U)</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacaacf0894bdf41eb49de1ae81075fa2b"> 1003</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         (0U)</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga1f0fd12e9a61eced3f9d44e58269539e"> 1004</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_EN_SHIFT)) &amp; CMP_CR1_EN_MASK)</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaad42787753465406dd5006f228049dd"> 1005</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         (0x2U)</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5c273c5f23e09e69a9589a285cbe2c24"> 1006</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        (1U)</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac2c253d65771b16bf9124105672e5fbd"> 1007</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_OPE_SHIFT)) &amp; CMP_CR1_OPE_MASK)</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8b38740c4bddec386b2b7d674f5f0fc"> 1008</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         (0x4U)</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaf826df5b4ff2069e2cb112f03c7b782"> 1009</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        (2U)</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7b21f24c4a39952ce03371054c09fd6e"> 1010</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_COS_SHIFT)) &amp; CMP_CR1_COS_MASK)</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga562c151a4679c2b50e20d6418dcc7d99"> 1011</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         (0x8U)</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae8bcf6f11eb6afb3967dc6e318b0c41f"> 1012</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        (3U)</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga773bf2a2c66a8a3658045c17a09c6b25"> 1013</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_INV_SHIFT)) &amp; CMP_CR1_INV_MASK)</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga09a2757123048a40e1694dd9454982ee"> 1014</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       (0x10U)</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga35cfe45cce5ed6925e522e3c4527054a"> 1015</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      (4U)</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab32908b6aa407efc6cf10f244832a078"> 1016</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_PMODE_SHIFT)) &amp; CMP_CR1_PMODE_MASK)</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga24b34c51bad9a20f0b0d47b89fdd864b"> 1017</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_MASK                       (0x20U)</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga699c1c25ea54f378c1e6eece319bbca3"> 1018</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_SHIFT                      (5U)</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga61fda6b28c0a7402599a7cce546c3b56"> 1019</a></span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_TRIGM_SHIFT)) &amp; CMP_CR1_TRIGM_MASK)</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga70bc3069a7e105b59d01d83b4d1714b1"> 1020</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          (0x40U)</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga386bf7ca4f7eb8faa4ba8346620667f2"> 1021</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         (6U)</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2e5439a86a5b43d4216a4dbd4fa5536a"> 1022</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_WE_SHIFT)) &amp; CMP_CR1_WE_MASK)</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga899d139651dd67746e73452ff19e892b"> 1023</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          (0x80U)</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga57cd3f81d8844d4e0509f342ae5170bb"> 1024</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         (7U)</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab96d1c95a5c8ef96cf9369822ac387f6"> 1025</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_CR1_SE_SHIFT)) &amp; CMP_CR1_SE_MASK)</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8ca758656c156ecadfbb6f9e57a3eef"> 1028</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    (0xFFU)</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa563be7a82c0c1e3802e7ac7c920bf3a"> 1029</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   (0U)</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga006ee9cac0b4b9daa94e3b1d6a440627"> 1030</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_FPR_FILT_PER_SHIFT)) &amp; CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga024aec72a28ecdc04a1441cd7a3af23a"> 1033</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        (0x1U)</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa508076192a6b9aed5c4d46282c64394"> 1034</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       (0U)</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaff457b5ca15d0bc33dad1e49ac9793cf"> 1035</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_COUT_SHIFT)) &amp; CMP_SCR_COUT_MASK)</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab44e3da0576b12dd809881323944a1c"> 1036</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         (0x2U)</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga076d455f0d5bdad02282cbcce6e04c01"> 1037</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        (1U)</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3cf21e20fb83bffcac05736f6f7c797d"> 1038</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_CFF_SHIFT)) &amp; CMP_SCR_CFF_MASK)</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga876bfa2799338c6b10b152940d25c4a7"> 1039</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         (0x4U)</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78595d16db987c96e73ce96fc5436f6b"> 1040</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        (2U)</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae9adf37fae856f25e1caf7b4a48a7912"> 1041</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_CFR_SHIFT)) &amp; CMP_SCR_CFR_MASK)</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab36859944bb484db243358bb9a1a9692"> 1042</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         (0x8U)</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa9d242eac081d0d572e120ea3afa0e6f"> 1043</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        (3U)</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4cedf2626e72a16419c72b4bc802063e"> 1044</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_IEF_SHIFT)) &amp; CMP_SCR_IEF_MASK)</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2fbc99fb91c41e37b82ecabda7a9f0c7"> 1045</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         (0x10U)</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga24fc92779af70d4d7fc87102c53b86ca"> 1046</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        (4U)</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga663074e77d49fc2f2a715957bbcb76c1"> 1047</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_IER_SHIFT)) &amp; CMP_SCR_IER_MASK)</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga217e649d3512ff1bba2c22885d768148"> 1048</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       (0x40U)</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafafda406631ad26c72187f4df02df484"> 1049</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      (6U)</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga37fb4febf635332c87cd88361b4f8875"> 1050</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_SCR_DMAEN_SHIFT)) &amp; CMP_SCR_DMAEN_MASK)</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf785bdf33cec5e0e8d03022bd7d92022"> 1053</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     (0x3FU)</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga329adee42ffc5125d3a6a85c6b990311"> 1054</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    (0U)</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaac950bb0c2d158445dd28d3493708637"> 1055</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_DACCR_VOSEL_SHIFT)) &amp; CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac9eceaf5b3e478eb1a332681c8bcf160"> 1056</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     (0x40U)</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab9f804a9c4ecafbaaa82f2fc0ec69083"> 1057</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    (6U)</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga27c3cbdda69ab132f0a4ac2408221e37"> 1058</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_DACCR_VRSEL_SHIFT)) &amp; CMP_DACCR_VRSEL_MASK)</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacfd8aec2de81865d8f5fc0f06d17ba08"> 1059</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     (0x80U)</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga85aa1686a0d5a7de2375bfab7167bb93"> 1060</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    (7U)</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4d4b6f6bdeaeed839b8f565113dd2717"> 1061</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_DACCR_DACEN_SHIFT)) &amp; CMP_DACCR_DACEN_MASK)</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6ff83366097d3be5ae93234b68684cf5"> 1064</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      (0x7U)</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad74d8206afe9b7ad009b0a7ac2bbf1cf"> 1065</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     (0U)</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga31028e9db6d77502d4561380ce1b12fe"> 1066</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_MUXCR_MSEL_SHIFT)) &amp; CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaba9739da107b2a2b908af338d14df160"> 1067</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      (0x38U)</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab686629f56ced4b88c699f0f610dece5"> 1068</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     (3U)</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga23ea598b890c708e1748b52475f92f50"> 1069</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_MUXCR_PSEL_SHIFT)) &amp; CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5636686e652e5c89b119ff1954c0e98a"> 1070</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      (0x80U)</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafd77773e4a14b8f22b0b00c52a180d0c"> 1071</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     (7U)</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga062f6f254d40b3086bef0c64058f3db4"> 1072</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMP_MUXCR_PSTM_SHIFT)) &amp; CMP_MUXCR_PSTM_MASK)</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa174cde56b35e3d6a74b2a752296c268"> 1082</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 1084</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad9f05fa33dbe017e0dd089dab69067d7"> 1086</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE }</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacc69654296499d45b2060956a3c8e97f"> 1088</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0 }</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2497116c7859b3f4e8fe3e1b21a84cd9"> 1090</a></span>&#160;<span class="preprocessor">#define CMP_IRQS                                 { CMP0_IRQn }</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">   -- CMT Peripheral Access Layer</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="struct_c_m_t___type.html"> 1107</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga309b886425c6fe607ddc0ea652f9b194"> 1108</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga309b886425c6fe607ddc0ea652f9b194">CGH1</a>;                               </div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga11bdc2466acff90f1374d817bc1ed866"> 1109</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga11bdc2466acff90f1374d817bc1ed866">CGL1</a>;                               </div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga84d40ea282f57da8f5fae00f40398a5b"> 1110</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga84d40ea282f57da8f5fae00f40398a5b">CGH2</a>;                               </div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5b34f67e8f631ee467ef7bb5807928af"> 1111</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5b34f67e8f631ee467ef7bb5807928af">CGL2</a>;                               </div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga84eb9eb3539cff16c79647ab05ac460a"> 1112</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga84eb9eb3539cff16c79647ab05ac460a">OC</a>;                                 </div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63059b18d3d1ea9d10b88744c30e6f20"> 1113</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63059b18d3d1ea9d10b88744c30e6f20">MSC</a>;                                </div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaadbb65d4dd1c34987caf4632f7674dd1"> 1114</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaadbb65d4dd1c34987caf4632f7674dd1">CMD1</a>;                               </div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c388250948760641b6e24886ebfd605"> 1115</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c388250948760641b6e24886ebfd605">CMD2</a>;                               </div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63eadd8e8284c674163c9a0c7e33182e"> 1116</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63eadd8e8284c674163c9a0c7e33182e">CMD3</a>;                               </div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadac134f6fa860ce95fa218a286ea09ef"> 1117</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadac134f6fa860ce95fa218a286ea09ef">CMD4</a>;                               </div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae086b2bc67d37e48e34f64d9bc6ba5a2"> 1118</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae086b2bc67d37e48e34f64d9bc6ba5a2">PPS</a>;                                </div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87df1a716c395b3f3474710e434e41dc"> 1119</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87df1a716c395b3f3474710e434e41dc">DMA</a>;                                </div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;} <a class="code" href="struct_c_m_t___type.html">CMT_Type</a>;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">   -- CMT Register Masks</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4ca405c6721e302fabcb4ddcc7773f1a"> 1132</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_MASK                         (0xFFU)</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga6021b3f0f356c06b50371a28bf83f27e"> 1133</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        (0U)</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaab6db22ced1eff50005d7df4d1d6dc0f"> 1134</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CGH1_PH_SHIFT)) &amp; CMT_CGH1_PH_MASK)</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab1d6a610e9cc0a024160f157f48a851f"> 1137</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_MASK                         (0xFFU)</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7bf093c1ef1bfd7e40a2740eafb093d"> 1138</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        (0U)</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga2d042e508373d5fceb72b794eca5e7d1"> 1139</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CGL1_PL_SHIFT)) &amp; CMT_CGL1_PL_MASK)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8637e794f015ee608b47a547e35a72ea"> 1142</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_MASK                         (0xFFU)</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafcef3256a8434ecb052c1e6fa0226459"> 1143</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        (0U)</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga95219b8b12ea826848dec3d3287a1b7b"> 1144</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CGH2_SH_SHIFT)) &amp; CMT_CGH2_SH_MASK)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafd7f251bad02bcf7549874db413adcf9"> 1147</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_MASK                         (0xFFU)</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga5a5d53932d1fcce0a0f2e9fc29400df8"> 1148</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        (0U)</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga78f805fee13018151bbb94de65001f7e"> 1149</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CGL2_SL_SHIFT)) &amp; CMT_CGL2_SL_MASK)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7f61dcc57756388d9e913eb3653c2e58"> 1152</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_MASK                       (0x20U)</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0d1d56279862ab5f549e82bd9c25b0f2"> 1153</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      (5U)</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae2cbc01ba2aa26105f173ebfa58e199b"> 1154</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_OC_IROPEN_SHIFT)) &amp; CMT_OC_IROPEN_MASK)</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8096ee7b689f4a27e80c6d13f4097587"> 1155</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       (0x40U)</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa20b0e3e0a6bc7db56b8c87f1fa24fb8"> 1156</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      (6U)</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab100cae72fb9a9bc371593f115b4fd7e"> 1157</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_OC_CMTPOL_SHIFT)) &amp; CMT_OC_CMTPOL_MASK)</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gadb4b1905fcea060fccf7c4486db6908f"> 1158</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_MASK                         (0x80U)</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae67f5985213b34945cc357cfde809125"> 1159</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_SHIFT                        (7U)</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8a25012faeb43e492cb6677292111d9e"> 1160</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_OC_IROL_SHIFT)) &amp; CMT_OC_IROL_MASK)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga009968608dc16f63225cbfa192f0e159"> 1163</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       (0x1U)</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1245001d81145a1cede60ee0d98b9522"> 1164</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      (0U)</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8d4953240cb948382a8e53e369c84d4f"> 1165</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_MCGEN_SHIFT)) &amp; CMT_MSC_MCGEN_MASK)</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab7f246dc8aa0260f2696a23de0482cef"> 1166</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       (0x2U)</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7fa1a5e01690a63a09459cca5b763d0"> 1167</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      (1U)</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga35f1149c8a910b7c02e4429e37fff009"> 1168</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_EOCIE_SHIFT)) &amp; CMT_MSC_EOCIE_MASK)</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae434ad9168835c6d9e4d941a90a568cb"> 1169</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_MASK                         (0x4U)</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga73422722bbae07a50d0b2b473f5f9417"> 1170</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        (2U)</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gadc9ea322b17d9bf5916499ea6e210eae"> 1171</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_FSK_SHIFT)) &amp; CMT_MSC_FSK_MASK)</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac099af54e9456cad9c3343184d3e041a"> 1172</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_MASK                        (0x8U)</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga3ddb10ae744a6e2149a0d0185a796571"> 1173</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       (3U)</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gacec32d932436280ba984ee706b1459d7"> 1174</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_BASE_SHIFT)) &amp; CMT_MSC_BASE_MASK)</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafeb71169b6c47237583101487f6412e1"> 1175</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       (0x10U)</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7a71704451408ca7e8c8802fa72d4e4d"> 1176</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      (4U)</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga26a2204d2f6ef672902baa2d571f7e89"> 1177</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_EXSPC_SHIFT)) &amp; CMT_MSC_EXSPC_MASK)</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab663f14909462192c6e432c7bd0e56bf"> 1178</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      (0x60U)</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad2d262cf3ba8ccd189bd321219579c52"> 1179</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     (5U)</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4fb2c3b2ee10cfe9b48db2aa9e08551a"> 1180</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_CMTDIV_SHIFT)) &amp; CMT_MSC_CMTDIV_MASK)</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1aec1fa9b79d496b3f5f32fab07495a3"> 1181</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_MASK                        (0x80U)</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab505074d349c8d2c800e554a0893f312"> 1182</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       (7U)</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac05e9d2b91eee3b339a2733825fae231"> 1183</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_MSC_EOCF_SHIFT)) &amp; CMT_MSC_EOCF_MASK)</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae4b77d2880f04b69d33cacfe3978042a"> 1186</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_MASK                         (0xFFU)</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8bbdd2644bc864f959170f9260981476"> 1187</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        (0U)</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae3e2ac370668a3642cce5a73276c84c8"> 1188</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CMD1_MB_SHIFT)) &amp; CMT_CMD1_MB_MASK)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac9616164033684cd0d73e63eb6381441"> 1191</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_MASK                         (0xFFU)</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaeff28d00f2825fc455b2f37c218ce24f"> 1192</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        (0U)</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87471234abbe07360747af94e8ac2bf0"> 1193</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CMD2_MB_SHIFT)) &amp; CMT_CMD2_MB_MASK)</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0ee814da2957c935fad8b236d52b22f5"> 1196</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_MASK                         (0xFFU)</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87210814a860e3ea66f06747156fbd9a"> 1197</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        (0U)</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga431d80d598dabe4e65e1afb9eb9db574"> 1198</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CMD3_SB_SHIFT)) &amp; CMT_CMD3_SB_MASK)</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga634397e39fb458afba9c0cfefdfc36d8"> 1201</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_MASK                         (0xFFU)</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac4d14f573bc993ac68f7cc9242fbe888"> 1202</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        (0U)</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab29afd8c13712224b175b9ea866463ba"> 1203</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_CMD4_SB_SHIFT)) &amp; CMT_CMD4_SB_MASK)</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga52042920cc25a46d0e050801a105a629"> 1206</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      (0xFU)</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaaafd6c1e8178ed7cd283f3ffcfaed535"> 1207</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     (0U)</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga47d0c8720fa9b402dbacf8e53eec5134"> 1208</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_PPS_PPSDIV_SHIFT)) &amp; CMT_PPS_PPSDIV_MASK)</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga65c04dcbc5d319c8f0532568570e555a"> 1211</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_MASK                         (0x1U)</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaf60148184935a9ae825cecc482734b31"> 1212</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        (0U)</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae6e1b455275221bab4a30aa507d1054a"> 1213</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; CMT_DMA_DMA_SHIFT)) &amp; CMT_DMA_DMA_MASK)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160; <span class="comment">/* end of group CMT_Register_Masks */</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/* CMT - Peripheral instance base addresses */</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga53e160517651b4460f52bf43fe1e197a"> 1223</a></span>&#160;<span class="preprocessor">#define CMT_BASE                                 (0x40062000u)</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga20a0cd761e563c3a1a75267b661ac5b8"> 1225</a></span>&#160;<span class="preprocessor">#define CMT                                      ((CMT_Type *)CMT_BASE)</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad5658ec1717cf6b1a031581da622b98c"> 1227</a></span>&#160;<span class="preprocessor">#define CMT_BASE_ADDRS                           { CMT_BASE }</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad58e606f11af35440c1b77ff05b55874"> 1229</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTRS                            { CMT }</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga6ead37abf997ee35670a9464ae7858bb"> 1231</a></span>&#160;<span class="preprocessor">#define CMT_IRQS                                 { CMT_IRQn }</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160; <span class="comment">/* end of group CMT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html"> 1248</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293"> 1250</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293">DATL</a>;                               </div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2"> 1251</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2">DATH</a>;                               </div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  } DAT[2];</div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc36545658b11a98b00c51de3a3c5d42"> 1253</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[28];</div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5634132d0d636b9eac05627fe9e2b2f9"> 1254</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5634132d0d636b9eac05627fe9e2b2f9">SR</a>;                                 </div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0efd9120430014bffb829dea9ae59849"> 1255</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0efd9120430014bffb829dea9ae59849">C0</a>;                                 </div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad"> 1256</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450"> 1257</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;} <a class="code" href="struct_d_a_c___type.html">DAC_Type</a>;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga06d752efe9ec5bab7d61ccf9c2689345"> 1270</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      (0xFFU)</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad9030129a0f34502c115abd36728d001"> 1271</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     (0U)</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga87995bd867b0ea7e137b5a5a8cbfdf1e"> 1272</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_DATL_DATA0_SHIFT)) &amp; DAC_DATL_DATA0_MASK)</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">/* The count of DAC_DATL */</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaa16ae55ea8545fdeea11d28e84768d98"> 1275</a></span>&#160;<span class="preprocessor">#define DAC_DATL_COUNT                           (2U)</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga98c0e999ae86d666b5d6fa8df700ba6f"> 1278</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      (0xFU)</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0056432036b350d3839554982acfbff1"> 1279</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     (0U)</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga22ebc926dfe59f28a37b532767780fbc"> 1280</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_DATH_DATA1_SHIFT)) &amp; DAC_DATH_DATA1_MASK)</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/* The count of DAC_DATH */</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gafce897f56e48f350a733e28b92be7e4c"> 1283</a></span>&#160;<span class="preprocessor">#define DAC_DATH_COUNT                           (2U)</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5af56fd75a9c5b74fe07c8f303d452aa"> 1286</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    (0x1U)</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5581f254327f3d4e57b161b5c771fb1c"> 1287</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   (0U)</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga58daf0fee335108d3e29833050e418d8"> 1288</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_SR_DACBFRPBF_SHIFT)) &amp; DAC_SR_DACBFRPBF_MASK)</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga662e824677c1a7a94ddd36e90f3d37d5"> 1289</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    (0x2U)</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad1df4286616f5369388e865f5f821ae9"> 1290</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   (1U)</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga9677e128f12db2c318c7eb821f5af0b1"> 1291</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_SR_DACBFRPTF_SHIFT)) &amp; DAC_SR_DACBFRPTF_MASK)</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga612ec408d340d5011ff4326eda077ae3"> 1292</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     (0x4U)</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga01791b2f636fa97d33fa49d410ca8b44"> 1293</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    (2U)</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gab8d73c39fdf9b352de329c5fba7c9c77"> 1294</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_SR_DACBFWMF_SHIFT)) &amp; DAC_SR_DACBFWMF_MASK)</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc37ad99d42f4b9d0e26ce03f2ac79ad"> 1297</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     (0x1U)</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga956aa991114a1bb71a891e66d7092d1e"> 1298</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    (0U)</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga897a82572de7b549bb53f9544086ea6b"> 1299</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACBBIEN_SHIFT)) &amp; DAC_C0_DACBBIEN_MASK)</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad8a60a2fa6211ff08bba4b9648fb8daa"> 1300</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     (0x2U)</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga1f8eb9a96341365badba1280bed49e05"> 1301</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    (1U)</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gabc7d24355da2dbae3e80fe7bb3119e72"> 1302</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACBTIEN_SHIFT)) &amp; DAC_C0_DACBTIEN_MASK)</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaedff72359a12b93e4b61a57a0613d3cb"> 1303</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     (0x4U)</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2b61f6fc85e9dc9d7c736055b47fadd1"> 1304</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    (2U)</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2409daa5e63d66eab84411f307d3a9bb"> 1305</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACBWIEN_SHIFT)) &amp; DAC_C0_DACBWIEN_MASK)</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga54a04b9ae84c5a4f8977ae2e1a889717"> 1306</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         (0x8U)</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga97aaa812a3938df3559cb40b893db431"> 1307</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        (3U)</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad377727f80a52490cc645e637df965e4"> 1308</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_LPEN_SHIFT)) &amp; DAC_C0_LPEN_MASK)</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga7e785d90fec3c1817fc53fea41f41644"> 1309</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     (0x10U)</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga25e2afd71ee5cc41adde6f072c9d2604"> 1310</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    (4U)</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga775041bb7cbeca598c59975d064b39aa"> 1311</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACSWTRG_SHIFT)) &amp; DAC_C0_DACSWTRG_MASK)</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gac6dd81bc6500fc4b972c62bde339f31d"> 1312</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    (0x20U)</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga32f43711fa193364231213bd67c989f4"> 1313</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   (5U)</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gab22f811620842eff6b7b673d5e8d52ea"> 1314</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACTRGSEL_SHIFT)) &amp; DAC_C0_DACTRGSEL_MASK)</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc1973eafb50599b83de95422477a1f5"> 1315</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       (0x40U)</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga495d0702c9899844340d198120a77e33"> 1316</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      (6U)</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gafaa49ce63e2c85c050202ac3ed42a7ea"> 1317</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACRFS_SHIFT)) &amp; DAC_C0_DACRFS_MASK)</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga6865b52ae9a9275ef4db48eb3eb5d62a"> 1318</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        (0x80U)</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gae8835f0083d5a4e588402a32047e95cb"> 1319</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       (7U)</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga3d62c1a640199695d89ba3ce1c5336d4"> 1320</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C0_DACEN_SHIFT)) &amp; DAC_C0_DACEN_MASK)</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga61aa82d21d0c84ff4fe42d0856c506bd"> 1323</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      (0x1U)</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2062351429a9e737c0ac434488b59fe4"> 1324</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     (0U)</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga49da018be97202b42f8ffc39d5aaa848"> 1325</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DACBFEN_SHIFT)) &amp; DAC_C1_DACBFEN_MASK)</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga28373e4d9ae322da4f6a37933a340b78"> 1326</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      (0x4U)</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga779629844ed0967b310e7f2721c54624"> 1327</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     (2U)</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gabfcb0420c4e52f927d23e6c28554d648"> 1328</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DACBFMD_SHIFT)) &amp; DAC_C1_DACBFMD_MASK)</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaad89dbfc60735cf12eb6cfff9157fffa"> 1329</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      (0x18U)</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gacc4542331c55b93fe589d439a69122f7"> 1330</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     (3U)</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2084f4d4d9fd92156a8011e26ffb55a8"> 1331</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DACBFWM_SHIFT)) &amp; DAC_C1_DACBFWM_MASK)</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga091be41dfd851b71978ab7298c372292"> 1332</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        (0x80U)</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga481f558223c5c36402bebe924bdd00a3"> 1333</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       (7U)</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaa0c71561092dc89347f54d470e2924f0"> 1334</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C1_DMAEN_SHIFT)) &amp; DAC_C1_DMAEN_MASK)</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga329015367026aaee34f54edcbaab61bb"> 1337</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      (0x1U)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5d43a79719748e490a572fa6cdc75efe"> 1338</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     (0U)</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga8047d00b752e60690bae95e47bd8d75e"> 1339</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C2_DACBFUP_SHIFT)) &amp; DAC_C2_DACBFUP_MASK)</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga64b53e5effabf2e736fca6088752e6ea"> 1340</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      (0x10U)</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0ab880f693c25ecf491d3b76df611456"> 1341</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     (4U)</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga63520cda0dd201e556b139f064b82ee3"> 1342</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; DAC_C2_DACBFRP_SHIFT)) &amp; DAC_C2_DACBFRP_MASK)</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gada12ca8452e773fd8f38041872934efc"> 1352</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x4003F000u)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadfe0025fe66918c644e110c3b055c955"> 1354</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2e056d497cd21aa7a51e188e005e9b37"> 1356</a></span>&#160;<span class="preprocessor">#define DAC_BASE_ADDRS                           { DAC0_BASE }</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gab47690040e4d63adc4f324358c27157a"> 1358</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0 }</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gac003cc87c636841f96fbf9084f536c43"> 1360</a></span>&#160;<span class="preprocessor">#define DAC_IRQS                                 { DAC0_IRQn }</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160; <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">   -- DCDC Peripheral Access Layer</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6589d31839b08fcb52f2155d5c37a254"> 1378</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6589d31839b08fcb52f2155d5c37a254">REG0</a>;                              </div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9b3fcf75b540308b23c588afba1eb374"> 1379</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9b3fcf75b540308b23c588afba1eb374">REG1</a>;                              </div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga388d7d03469dacc587b95dd9ae656f61"> 1380</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga388d7d03469dacc587b95dd9ae656f61">REG2</a>;                              </div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga01f0f42197766e95651d8095a39df3e0"> 1381</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga01f0f42197766e95651d8095a39df3e0">REG3</a>;                              </div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0d7ad77cf22aa73ca80a2425d4df8ec5"> 1382</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0d7ad77cf22aa73ca80a2425d4df8ec5">REG4</a>;                              </div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 1383</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a7044a61dd42d11b873a3d156c1ae4c"> 1384</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a7044a61dd42d11b873a3d156c1ae4c">REG6</a>;                              </div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9bcbbb9fb5daa8d8ed402253174f0219"> 1385</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9bcbbb9fb5daa8d8ed402253174f0219">REG7</a>;                              </div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;} <a class="code" href="struct_d_c_d_c___type.html">DCDC_Type</a>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">   -- DCDC Register Masks</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga36e61fc2b70b820fcd23ff45ea73f449"> 1398</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_MASK (0x2U)</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga6e6da62068608b09e198f7c78d8fa8f5"> 1399</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_SHIFT (1U)</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gab2dec610ed1b615c3f22ad776ad25bbc"> 1400</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_SHIFT)) &amp; DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_MASK)</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga93720b602e654e831f260f1c0d41293c"> 1401</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_SEL_CLK_MASK              (0x4U)</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga842e638a99efbd85fb759781887a0cc6"> 1402</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_SEL_CLK_SHIFT             (2U)</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gab32c6f9d89e8647d6d68df3d86cdfceb"> 1403</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_SEL_CLK(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_SEL_CLK_SHIFT)) &amp; DCDC_REG0_DCDC_SEL_CLK_MASK)</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga2d07582bf881f94310105b30474b87d7"> 1404</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_PWD_OSC_INT_MASK          (0x8U)</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gabcc36ffc6900801c284bff22f2fcc89b"> 1405</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_PWD_OSC_INT_SHIFT         (3U)</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gad7883ef197e7db17cdcb185ef668c380"> 1406</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_PWD_OSC_INT(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_PWD_OSC_INT_SHIFT)) &amp; DCDC_REG0_DCDC_PWD_OSC_INT_MASK)</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga61d682edcf3fd6923c355cceb2ea5b67"> 1407</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_MASK     (0x200U)</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gacad903df9a0bed6434ed9d17b361c232"> 1408</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_SHIFT    (9U)</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gade15cba675ed18822f9a2784a7b522ee"> 1409</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LP_DF_CMP_ENABLE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_SHIFT)) &amp; DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_MASK)</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga656f2c841ce22dd63c93742cdd6b6624"> 1410</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_VBAT_DIV_CTRL_MASK        (0xC00U)</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gab75fac74e6f660c0c8c9bfdcbde355b1"> 1411</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_VBAT_DIV_CTRL_SHIFT       (10U)</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga226695d4f3c6ddf24cc9c81e677b3201"> 1412</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_VBAT_DIV_CTRL(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_VBAT_DIV_CTRL_SHIFT)) &amp; DCDC_REG0_DCDC_VBAT_DIV_CTRL_MASK)</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga1eff8cbbd8088fb9f89b0e6d0656e316"> 1413</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LP_STATE_HYS_L_MASK       (0x60000U)</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga70485ab138c1469589fab584e4026830"> 1414</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LP_STATE_HYS_L_SHIFT      (17U)</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga4bd4dd8f644bfa5022c1c9ab433f8a42"> 1415</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LP_STATE_HYS_L(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_LP_STATE_HYS_L_SHIFT)) &amp; DCDC_REG0_DCDC_LP_STATE_HYS_L_MASK)</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga1c6e1f852e33ec7713907428a3f21e97"> 1416</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LP_STATE_HYS_H_MASK       (0x180000U)</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga3b6d94724d757d556e77c7434fe42940"> 1417</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LP_STATE_HYS_H_SHIFT      (19U)</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaa6c4630475972e42e21ecca0a2ade1f5"> 1418</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LP_STATE_HYS_H(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_LP_STATE_HYS_H_SHIFT)) &amp; DCDC_REG0_DCDC_LP_STATE_HYS_H_MASK)</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga61b0736a96def2d0fa29c2c7e6958b2e"> 1419</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_HYST_LP_COMP_ADJ_MASK          (0x200000U)</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga56b20a4bf13c786684471dc4ffb62366"> 1420</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_HYST_LP_COMP_ADJ_SHIFT         (21U)</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gad5f962791687d06421c4b5c2ab23a465"> 1421</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_HYST_LP_COMP_ADJ(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_HYST_LP_COMP_ADJ_SHIFT)) &amp; DCDC_REG0_HYST_LP_COMP_ADJ_MASK)</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gafeb7780f4bebf734ebdcbfb7473934f5"> 1422</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_HYST_LP_CMP_DISABLE_MASK       (0x400000U)</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga9c00fed50c74a8d02ff1ddaf4a29e921"> 1423</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_HYST_LP_CMP_DISABLE_SHIFT      (22U)</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga419b969b382395f4951cf096dd3ddbb8"> 1424</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_HYST_LP_CMP_DISABLE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_HYST_LP_CMP_DISABLE_SHIFT)) &amp; DCDC_REG0_HYST_LP_CMP_DISABLE_MASK)</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga0dd92e4386ff6a8031c086c08b41db62"> 1425</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_OFFSET_RSNS_LP_ADJ_MASK        (0x800000U)</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga8f59fe01b3bb009814030dba7c005030"> 1426</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_OFFSET_RSNS_LP_ADJ_SHIFT       (23U)</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gad9baa51a6d22763809d964d18d34491a"> 1427</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_OFFSET_RSNS_LP_ADJ(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_OFFSET_RSNS_LP_ADJ_SHIFT)) &amp; DCDC_REG0_OFFSET_RSNS_LP_ADJ_MASK)</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga5d51fab8abee1841c2599a7b4376f678"> 1428</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_OFFSET_RSNS_LP_DISABLE_MASK    (0x1000000U)</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga76d462a4e0f2cfc22d4bfef794fd569c"> 1429</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_OFFSET_RSNS_LP_DISABLE_SHIFT   (24U)</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga8d6c2f7b70497e427ca46a40817f1a96"> 1430</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_OFFSET_RSNS_LP_DISABLE(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_OFFSET_RSNS_LP_DISABLE_SHIFT)) &amp; DCDC_REG0_OFFSET_RSNS_LP_DISABLE_MASK)</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga6f324ea7b15d2bff4168bc98dc1b9726"> 1431</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LESS_I_MASK               (0x2000000U)</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga44e2d37356205fc36068eeeb2ff7fd6f"> 1432</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LESS_I_SHIFT              (25U)</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaa3ec7413b3c5a53f0b0932127873369f"> 1433</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_LESS_I(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_LESS_I_SHIFT)) &amp; DCDC_REG0_DCDC_LESS_I_MASK)</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga130a6280b81c926f04da70d131564e5c"> 1434</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_PWD_CMP_OFFSET_MASK            (0x4000000U)</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaf073736c0356d83b6f6964799bb8c96d"> 1435</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_PWD_CMP_OFFSET_SHIFT           (26U)</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gad14396754ecb8329ea94c43fd522465d"> 1436</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_PWD_CMP_OFFSET(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_CMP_OFFSET_SHIFT)) &amp; DCDC_REG0_PWD_CMP_OFFSET_MASK)</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga1896ece796bf064e71e227ce2402ff2e"> 1437</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_XTALOK_DISABLE_MASK       (0x8000000U)</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga00dfea99905d6c230e5f67cabc53f6ce"> 1438</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_XTALOK_DISABLE_SHIFT      (27U)</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga63853c9c3d2dc5e9cb285eb7b93ab50a"> 1439</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_XTALOK_DISABLE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_XTALOK_DISABLE_SHIFT)) &amp; DCDC_REG0_DCDC_XTALOK_DISABLE_MASK)</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga29fd23c4a2db90a775cac08b1f895394"> 1440</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_PSWITCH_STATUS_MASK            (0x10000000U)</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaee0564d27df15181214cbde9dc4d0186"> 1441</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_PSWITCH_STATUS_SHIFT           (28U)</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gab114fb9e24cd0bc92bc26080ea12cd5e"> 1442</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_PSWITCH_STATUS(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PSWITCH_STATUS_SHIFT)) &amp; DCDC_REG0_PSWITCH_STATUS_MASK)</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gabc14705bc443e46d347588ce5d58981c"> 1443</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_VLPS_CONFIG_DCDC_HP_MASK       (0x20000000U)</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga455c41a6b7d6dcecf76358536de64cb0"> 1444</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_VLPS_CONFIG_DCDC_HP_SHIFT      (29U)</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga79fa045915cfc150cd81e2d773a426de"> 1445</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_VLPS_CONFIG_DCDC_HP(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_VLPS_CONFIG_DCDC_HP_SHIFT)) &amp; DCDC_REG0_VLPS_CONFIG_DCDC_HP_MASK)</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gae015ee62dc3ad8168ee9282b56e50e43"> 1446</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_MASK  (0x40000000U)</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga3f76476d9a9541325ba1dba9bcd34d17"> 1447</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_SHIFT (30U)</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gadd62bd1acbde3fdc0a1f958e25f6d8fc"> 1448</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_SHIFT)) &amp; DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_MASK)</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gab783b13661f9ad6b7abe9cce09fff709"> 1449</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_STS_DC_OK_MASK            (0x80000000U)</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga1d2ca2fbaa1a1f301d9e6a926f043c28"> 1450</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_STS_DC_OK_SHIFT           (31U)</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gafc53940a32c81e2c6a0e3c3d7933b7c4"> 1451</a></span>&#160;<span class="preprocessor">#define DCDC_REG0_DCDC_STS_DC_OK(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DCDC_STS_DC_OK_SHIFT)) &amp; DCDC_REG0_DCDC_STS_DC_OK_MASK)</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaaa4a1fb3d1c95f2c714108fd400447d3"> 1454</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_POSLIMIT_BUCK_IN_MASK          (0x7FU)</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga47b3384773e2e03d23a21eef930e7eaa"> 1455</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_POSLIMIT_BUCK_IN_SHIFT         (0U)</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga3daeb360e58b361f7a213966734f4ea6"> 1456</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_POSLIMIT_BUCK_IN(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_POSLIMIT_BUCK_IN_SHIFT)) &amp; DCDC_REG1_POSLIMIT_BUCK_IN_MASK)</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga59dd14d39e688c35bebe017533b824f9"> 1457</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_POSLIMIT_BOOST_IN_MASK         (0x3F80U)</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga6ee4625485bcf20e0daed2e81ed2eefe"> 1458</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_POSLIMIT_BOOST_IN_SHIFT        (7U)</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gad58fb67fed8d5cfedfb4e7bc04a7efff"> 1459</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_POSLIMIT_BOOST_IN(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_POSLIMIT_BOOST_IN_SHIFT)) &amp; DCDC_REG1_POSLIMIT_BOOST_IN_MASK)</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaa493486db1dee9a3900d580c4588d92f"> 1460</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_MASK (0x200000U)</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga46bc91d2d7cb4aa6e8d2e5065d668f9e"> 1461</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_SHIFT (21U)</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga0393c51b3bb9b6de11b7e93f379c404a"> 1462</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_SHIFT)) &amp; DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_MASK)</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gae73beb6b2cd63e1716936d121b52b652"> 1463</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_MASK (0x400000U)</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga60a0cc0af61b893130cfb315828d8164"> 1464</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_SHIFT (22U)</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga08926a3dcf5b44e89383448b93ca6218"> 1465</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_SHIFT)) &amp; DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_MASK)</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga9611739d42ebc29d98110a440c5f1ef9"> 1466</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_MASK  (0x800000U)</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga82b53ab7362949be9bbcd6a2df4c81bc"> 1467</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_SHIFT (23U)</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga09c9c363fe5dca310e75c8f1facadf0e"> 1468</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_SHIFT)) &amp; DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_MASK)</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gae7a04c015b95a9b4c89ebc901d8d4396"> 1469</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_MASK  (0x1000000U)</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gac4141428c3bb3fff60ba70a68c52e6d4"> 1470</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_SHIFT (24U)</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga8417e78eb36df7f6a1866db4feb61adf"> 1471</a></span>&#160;<span class="preprocessor">#define DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_SHIFT)) &amp; DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_MASK)</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga9cb57756d836772269d9cfc96bb68ba5"> 1474</a></span>&#160;<span class="preprocessor">#define DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_MASK   (0x2000U)</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga954a3d23c6ecc7a92a714e6ea98e35e7"> 1475</a></span>&#160;<span class="preprocessor">#define DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_SHIFT  (13U)</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gac630daff1f6055b379e4f006a7c39025"> 1476</a></span>&#160;<span class="preprocessor">#define DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_SHIFT)) &amp; DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_MASK)</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gac5b7e95e847b708460e01564930f747c"> 1477</a></span>&#160;<span class="preprocessor">#define DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_MASK (0x8000U)</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga329c891fc73b05f33a5b18373ac745ca"> 1478</a></span>&#160;<span class="preprocessor">#define DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_SHIFT (15U)</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga73de64c8d65696cc86b782c5c16fbbf7"> 1479</a></span>&#160;<span class="preprocessor">#define DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_SHIFT)) &amp; DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_MASK)</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gabf502efdf3f5c1ce5541bfbc1ec1d14c"> 1480</a></span>&#160;<span class="preprocessor">#define DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_MASK (0x3FF0000U)</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga71f1bf72ed26f19f545c4422f75d3681"> 1481</a></span>&#160;<span class="preprocessor">#define DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_SHIFT (16U)</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gab4a76b6492f067c4e7bd3be9d924fb9e"> 1482</a></span>&#160;<span class="preprocessor">#define DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_SHIFT)) &amp; DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_MASK)</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gab0665eb5c14f744e6925cf3df230f02b"> 1485</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P8CTRL_TRG_MASK       (0x3FU)</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga023ef18e680fa843428a42d0d6841c04"> 1486</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P8CTRL_TRG_SHIFT      (0U)</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gae7253f1c70a5876d09d1b05757fb8417"> 1487</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P8CTRL_TRG(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_VDD1P8CTRL_TRG_SHIFT)) &amp; DCDC_REG3_DCDC_VDD1P8CTRL_TRG_MASK)</span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gada5f25257b02268c990d4eebaea39f78"> 1488</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK_MASK  (0x7C0U)</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga89c321c75dd351f913f422c32bb988de"> 1489</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK_SHIFT (6U)</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga6673124627735fe1846dfe45d953bc8f"> 1490</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK_SHIFT)) &amp; DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BUCK_MASK)</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaf95652f4f364bba29a54228cb71a6715"> 1491</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST_MASK (0xF800U)</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga5efde68bb37e87a155e9925cb6dada54"> 1492</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST_SHIFT (11U)</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga7a2edb734ed94618ea57249513eafadf"> 1493</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST_SHIFT)) &amp; DCDC_REG3_DCDC_VDD1P5CTRL_TRG_BOOST_MASK)</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga744de42bc82e8bfff2d6da2cb239369d"> 1494</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN_MASK     (0x1E0000U)</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga1bc2eb04674fff2b767c0c0e6d831787"> 1495</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN_SHIFT    (17U)</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga551a2c1959103eec0a643f9710d191be"> 1496</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN_SHIFT)) &amp; DCDC_REG3_DCDC_VDD1P5CTRL_ADJTN_MASK)</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaa098e40dc93db1f3bae0e209377816ca"> 1497</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED_MASK (0x200000U)</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gab46cd094632760054b466469162dc369"> 1498</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED_SHIFT (21U)</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga24fc2eb811fa52e5c8ff9ad5b953b1f1"> 1499</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED_SHIFT)) &amp; DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_PULSED_MASK)</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaec4f213680f03a00bb5bdc5cff159a12"> 1500</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED_MASK (0x400000U)</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gacb9863c18a4230d93d3346edad748d42"> 1501</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED_SHIFT (22U)</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga73aafd7bc79cd41d9b1cac59aa444f93"> 1502</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED_SHIFT)) &amp; DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_PULSED_MASK)</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gacdeb500b91bfa2638a67ae70cd328a4c"> 1503</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED_MASK (0x800000U)</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga61be00e393b4bbe62039fe907f1c3e43"> 1504</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED_SHIFT (23U)</span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga8e4c9bfbacd0ad214c1c4d729f6d907e"> 1505</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED_SHIFT)) &amp; DCDC_REG3_DCDC_MINPWR_HALF_FETS_PULSED_MASK)</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga1361f5aa794e9aebccc6fc2039eaa7bf"> 1506</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_MASK    (0x1000000U)</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga4972edf89a98ee304fcb504bb5ec7a43"> 1507</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_SHIFT   (24U)</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga5f1f58f894c504ff3683bb7678b8aaad"> 1508</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DC_HALFCLK(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_SHIFT)) &amp; DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_MASK)</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga4d965533f624354ec9738cdf674a39cf"> 1509</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_MASK   (0x2000000U)</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga17d51522c91cfb4a26b75d4403c54b82"> 1510</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_SHIFT  (25U)</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga410f3437fa242f152ca739cceed27891"> 1511</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_SHIFT)) &amp; DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_MASK)</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaa81b9eaacb2a3d6236262e0d478277be"> 1512</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_HALF_FETS_MASK     (0x4000000U)</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga69c79ed5451166383a8d9e81b85b27b2"> 1513</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_HALF_FETS_SHIFT    (26U)</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga38878deaccef3abdddcaa675d821968a"> 1514</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_MINPWR_HALF_FETS(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_MINPWR_HALF_FETS_SHIFT)) &amp; DCDC_REG3_DCDC_MINPWR_HALF_FETS_MASK)</span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga7b828d17b5decb0c70ab4b53151432f0"> 1515</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP_MASK (0x20000000U)</span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaa07b95f84b17157f3202dd3371b98cec"> 1516</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP_SHIFT (29U)</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga52ca57f7b1286f2abb6d9d803cdcb22f"> 1517</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP_SHIFT)) &amp; DCDC_REG3_DCDC_VDD1P5CTRL_DISABLE_STEP_MASK)</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga7f90437ddb909568da450bee728160ec"> 1518</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_MASK (0x40000000U)</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga0ccfeef85f1b4efa914c71698cbd8d44"> 1519</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_SHIFT (30U)</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga2764534f98b0526a523ddd28c4e10d0a"> 1520</a></span>&#160;<span class="preprocessor">#define DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_SHIFT)) &amp; DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_MASK)</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga43209addd6dc18dae93a89c5405aca53"> 1523</a></span>&#160;<span class="preprocessor">#define DCDC_REG4_DCDC_SW_SHUTDOWN_MASK          (0x1U)</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga7536720e98ba06755079bd7ff369d361"> 1524</a></span>&#160;<span class="preprocessor">#define DCDC_REG4_DCDC_SW_SHUTDOWN_SHIFT         (0U)</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga7309d1b443833bb7723ade00b05eb3bd"> 1525</a></span>&#160;<span class="preprocessor">#define DCDC_REG4_DCDC_SW_SHUTDOWN(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG4_DCDC_SW_SHUTDOWN_SHIFT)) &amp; DCDC_REG4_DCDC_SW_SHUTDOWN_MASK)</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga3beba49a21f77329dcda9bb0f0c51171"> 1526</a></span>&#160;<span class="preprocessor">#define DCDC_REG4_UNLOCK_MASK                    (0xFFFF0000U)</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gac09f3f5d6db750682bea0d043bf7d2f0"> 1527</a></span>&#160;<span class="preprocessor">#define DCDC_REG4_UNLOCK_SHIFT                   (16U)</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga1340e4ca4fe2d06e955918d0b1075d87"> 1528</a></span>&#160;<span class="preprocessor">#define DCDC_REG4_UNLOCK(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG4_UNLOCK_SHIFT)) &amp; DCDC_REG4_UNLOCK_MASK)</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga461c26fe9a6c9ad232df6c70b329cf50"> 1531</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_RISE_EN_MASK       (0x1U)</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga0f163d9faad46e347e88fcfd09607ce5"> 1532</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_RISE_EN_SHIFT      (0U)</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga5032765d5e000ccf9a243dbb3fcbfebd"> 1533</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_RISE_EN(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG6_PSWITCH_INT_RISE_EN_SHIFT)) &amp; DCDC_REG6_PSWITCH_INT_RISE_EN_MASK)</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga66de569b0253a53ff6428314d5f3a7b7"> 1534</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_FALL_EN_MASK       (0x2U)</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gac2466e5a9d34474068ac678df2975cd9"> 1535</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_FALL_EN_SHIFT      (1U)</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gad8dff38765745f673063c56c0e8cba19"> 1536</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_FALL_EN(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG6_PSWITCH_INT_FALL_EN_SHIFT)) &amp; DCDC_REG6_PSWITCH_INT_FALL_EN_MASK)</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga891f00dfab17a1a9456db16bf020eef7"> 1537</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_CLEAR_MASK         (0x4U)</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga90b026c8fc90624e4d927b665b44f316"> 1538</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_CLEAR_SHIFT        (2U)</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga88da158315032e01ab4ddf688026f7aa"> 1539</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_CLEAR(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG6_PSWITCH_INT_CLEAR_SHIFT)) &amp; DCDC_REG6_PSWITCH_INT_CLEAR_MASK)</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga5dac374c5aad013865a6e753f92cc624"> 1540</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_MUTE_MASK          (0x8U)</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gabb60765fd5b46a9ea064298d69484163"> 1541</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_MUTE_SHIFT         (3U)</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga40555ce2ae361ba95fa828f2d2e8f6f1"> 1542</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_MUTE(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG6_PSWITCH_INT_MUTE_SHIFT)) &amp; DCDC_REG6_PSWITCH_INT_MUTE_MASK)</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gae41e1681243ac6ddd867906a9729b6d7"> 1543</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_STS_MASK           (0x80000000U)</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga1c3261c65615cc58ada97fd463a55363"> 1544</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_STS_SHIFT          (31U)</span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga7c6c0890d431088edf0293ab1644fa3c"> 1545</a></span>&#160;<span class="preprocessor">#define DCDC_REG6_PSWITCH_INT_STS(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG6_PSWITCH_INT_STS_SHIFT)) &amp; DCDC_REG6_PSWITCH_INT_STS_MASK)</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaa4440469bf1b848075cebbf8a0b32763"> 1548</a></span>&#160;<span class="preprocessor">#define DCDC_REG7_INTEGRATOR_VALUE_MASK          (0x7FFFFU)</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gafccccd579cd065ccb9a627deca76b9d7"> 1549</a></span>&#160;<span class="preprocessor">#define DCDC_REG7_INTEGRATOR_VALUE_SHIFT         (0U)</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaef6f3ac606f7fc52eefa869e68ecdfd9"> 1550</a></span>&#160;<span class="preprocessor">#define DCDC_REG7_INTEGRATOR_VALUE(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG7_INTEGRATOR_VALUE_SHIFT)) &amp; DCDC_REG7_INTEGRATOR_VALUE_MASK)</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaba0eed770ce5d1eae127e69c002dec55"> 1551</a></span>&#160;<span class="preprocessor">#define DCDC_REG7_INTEGRATOR_VALUE_SEL_MASK      (0x80000U)</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga4cd7114db37ae79c9fddc8c431adef45"> 1552</a></span>&#160;<span class="preprocessor">#define DCDC_REG7_INTEGRATOR_VALUE_SEL_SHIFT     (19U)</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga79c682d43b3bbb2675cc37e038b9ccd5"> 1553</a></span>&#160;<span class="preprocessor">#define DCDC_REG7_INTEGRATOR_VALUE_SEL(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG7_INTEGRATOR_VALUE_SEL_SHIFT)) &amp; DCDC_REG7_INTEGRATOR_VALUE_SEL_MASK)</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga217c43a9bed665c9f8f98d68220fab9b"> 1554</a></span>&#160;<span class="preprocessor">#define DCDC_REG7_PULSE_RUN_SPEEDUP_MASK         (0x100000U)</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga1c556fb8e3348525a905525f0b896357"> 1555</a></span>&#160;<span class="preprocessor">#define DCDC_REG7_PULSE_RUN_SPEEDUP_SHIFT        (20U)</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga25110ca867e4ed05214d2db2dea22051"> 1556</a></span>&#160;<span class="preprocessor">#define DCDC_REG7_PULSE_RUN_SPEEDUP(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG7_PULSE_RUN_SPEEDUP_SHIFT)) &amp; DCDC_REG7_PULSE_RUN_SPEEDUP_MASK)</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160; <span class="comment">/* end of group DCDC_Register_Masks */</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">/* DCDC - Peripheral instance base addresses */</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga873cd642387f178d16956819390ff37b"> 1566</a></span>&#160;<span class="preprocessor">#define DCDC_BASE                                (0x4005A000u)</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga57e1176e9531f541c406337812807132"> 1568</a></span>&#160;<span class="preprocessor">#define DCDC                                     ((DCDC_Type *)DCDC_BASE)</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#ga606d74056028956a08d9aa48243b374d"> 1570</a></span>&#160;<span class="preprocessor">#define DCDC_BASE_ADDRS                          { DCDC_BASE }</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___d_c_d_c___register___masks.html#gaeb508e3871de03ea5dfe3b9eac1a9cd9"> 1572</a></span>&#160;<span class="preprocessor">#define DCDC_BASE_PTRS                           { DCDC }</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160; <span class="comment">/* end of group DCDC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 1590</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga80b8bfa41d30c891884904851a949a12"> 1591</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga80b8bfa41d30c891884904851a949a12">ES</a>;                                </div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 1592</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2113e9581c43022c6c940eea384f49f7"> 1593</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2113e9581c43022c6c940eea384f49f7">ERQ</a>;                               </div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885"> 1594</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4];</div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga12046d2ab6e0818c9c11b4e96d66a2e0"> 1595</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga12046d2ab6e0818c9c11b4e96d66a2e0">EEI</a>;                               </div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8cbb6695cfc2845b17aa66c639d9bdc"> 1596</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8cbb6695cfc2845b17aa66c639d9bdc">CEEI</a>;                               </div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga31235a08f568be7aa41963234a9d676c"> 1597</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga31235a08f568be7aa41963234a9d676c">SEEI</a>;                               </div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac08ea0244abc5bc617eb46876d356511"> 1598</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac08ea0244abc5bc617eb46876d356511">CERQ</a>;                               </div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga325eddaf96c9a3e8006e525499c2d5eb"> 1599</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga325eddaf96c9a3e8006e525499c2d5eb">SERQ</a>;                               </div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8257711f5ac3a22ed38ac14eda8831c5"> 1600</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8257711f5ac3a22ed38ac14eda8831c5">CDNE</a>;                               </div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20abbb37927be43e6e153072de17c02f"> 1601</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20abbb37927be43e6e153072de17c02f">SSRT</a>;                               </div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3266bc4362b6e24d9ae98b3488fb720f"> 1602</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3266bc4362b6e24d9ae98b3488fb720f">CERR</a>;                               </div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae32bc5cf579720c458820a648a99f90e"> 1603</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae32bc5cf579720c458820a648a99f90e">CINT</a>;                               </div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c"> 1604</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[4];</div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f"> 1605</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f">INT</a>;                               </div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e4cf360c8569570721315e4ec5efee5"> 1606</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[4];</div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f69896b68c911026a7b60170918a560"> 1607</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f69896b68c911026a7b60170918a560">ERR</a>;                               </div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6ea8e8615e2c3fed17a661c8b53db8a9"> 1608</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4];</div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2dd2bc08cfd3cd38caf70219e38cd8a"> 1609</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2dd2bc08cfd3cd38caf70219e38cd8a">HRS</a>;                               </div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga51a38c56684a021d102c1575bd875354"> 1610</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[12];</div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacccd3cb72202ffd877ca501f0047d032"> 1611</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacccd3cb72202ffd877ca501f0047d032">EARS</a>;                              </div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50dd51e6f50025b299e9294b97fc53f2"> 1612</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[184];</div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac549f134c2167ee60b0ea44e0e1fef9e"> 1613</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac549f134c2167ee60b0ea44e0e1fef9e">DCHPRI3</a>;                            </div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc170f4c29e6e83f6abb9f835b04b32a"> 1614</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc170f4c29e6e83f6abb9f835b04b32a">DCHPRI2</a>;                            </div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf3a2877c556f586face2959ad88d8349"> 1615</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf3a2877c556f586face2959ad88d8349">DCHPRI1</a>;                            </div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37c9d7181170ae42cdd3f3015ccaa111"> 1616</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37c9d7181170ae42cdd3f3015ccaa111">DCHPRI0</a>;                            </div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga854b1699b72f532ae0afa766cd69177a"> 1617</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[3836];</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e"> 1619</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e">SADDR</a>;                             </div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7"> 1620</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7">SOFF</a>;                              </div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1"> 1621</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1">ATTR</a>;                              </div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125"> 1623</a></span>&#160;      <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">NBYTES_MLNO</a>;                       </div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764"> 1624</a></span>&#160;      <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">NBYTES_MLOFFNO</a>;                    </div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098"> 1625</a></span>&#160;      <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">NBYTES_MLOFFYES</a>;                   </div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    };</div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea"> 1627</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea">SLAST</a>;                             </div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf"> 1628</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf">DADDR</a>;                             </div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2"> 1629</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2">DOFF</a>;                              </div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2"> 1631</a></span>&#160;      <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">CITER_ELINKNO</a>;                     </div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311"> 1632</a></span>&#160;      <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">CITER_ELINKYES</a>;                    </div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    };</div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd"> 1634</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd">DLAST_SGA</a>;                         </div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f"> 1635</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f">CSR</a>;                               </div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9"> 1637</a></span>&#160;      <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">BITER_ELINKNO</a>;                     </div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c"> 1638</a></span>&#160;      <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">BITER_ELINKYES</a>;                    </div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    };</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  } TCD[4];</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 1653</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         (0x2U)</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a25fbfa3435be2df140701c300f6cc5"> 1654</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        (1U)</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaffa31ab52dd718d4a766970cdd5d29b7"> 1655</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_EDBG_SHIFT)) &amp; DMA_CR_EDBG_MASK)</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 1656</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         (0x4U)</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab3e613091d693c1c110bfbb902d58392"> 1657</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        (2U)</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga483a234dc3d8a4464870d008358d6db2"> 1658</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ERCA_SHIFT)) &amp; DMA_CR_ERCA_MASK)</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6324cec54d0032bcc142e28f4e1b5978"> 1659</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          (0x10U)</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddcd684abfce8db15928255dc243dbcb"> 1660</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         (4U)</span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada3b862eedf2924cbfce0cefa3dcb1ad"> 1661</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_HOE_SHIFT)) &amp; DMA_CR_HOE_MASK)</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03242701b29af462fbfd276ea315dd54"> 1662</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         (0x20U)</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga268b8561e52e0582a789cd08fc36f7aa"> 1663</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        (5U)</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga51d8fbda7388328c4ae36489f6a2db15"> 1664</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_HALT_SHIFT)) &amp; DMA_CR_HALT_MASK)</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 1665</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          (0x40U)</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac55b6a95d5882bac595a95e5af39cf1c"> 1666</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         (6U)</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a06397aadc34810ebf5e690cae2e1f9"> 1667</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_CLM_SHIFT)) &amp; DMA_CR_CLM_MASK)</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6625e2c683e5f6d20e91d968dab61920"> 1668</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         (0x80U)</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c925604097c85b391b925d0d8ef6ae0"> 1669</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        (7U)</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa27c8ea689528c876d2b229d04ca874"> 1670</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_EMLM_SHIFT)) &amp; DMA_CR_EMLM_MASK)</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 1671</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          (0x10000U)</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652ead499d504b771d8c4d036ff020a8"> 1672</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         (16U)</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34f3465d8d2aed7516f9ee01516a4acd"> 1673</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ECX_SHIFT)) &amp; DMA_CR_ECX_MASK)</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 1674</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           (0x20000U)</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga270e606ced175537eadb3762f1de1b9e"> 1675</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          (17U)</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace92741980f3ecf05009e19fb989baf5"> 1676</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_CX_SHIFT)) &amp; DMA_CR_CX_MASK)</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc6c9f88ec0f6c7135fcb2300f7d9fc3"> 1677</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_MASK                       (0x80000000U)</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc56ea1a7f9fc5eacff24f7a60b9b9a6"> 1678</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE_SHIFT                      (31U)</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd313842ca386096bc399789a6b3b1f6"> 1679</a></span>&#160;<span class="preprocessor">#define DMA_CR_ACTIVE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_CR_ACTIVE_SHIFT)) &amp; DMA_CR_ACTIVE_MASK)</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 1682</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          (0x1U)</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 1683</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         (0U)</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23b74ecd43a92de727826fcf847548d1"> 1684</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DBE_SHIFT)) &amp; DMA_ES_DBE_MASK)</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73f04cd2c448f23f1157c7803d57973b"> 1685</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          (0x2U)</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 1686</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         (1U)</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3a595507af4eb13a4d79ce82e2d7d7e3"> 1687</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SBE_SHIFT)) &amp; DMA_ES_SBE_MASK)</span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715f52ab979f3de95d541dc3e58d08aa"> 1688</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          (0x4U)</span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac41f0a3ee7fad8b4f88466de93947c98"> 1689</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         (2U)</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab984042e294046b1ddc36fb0427bfe99"> 1690</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SGE_SHIFT)) &amp; DMA_ES_SGE_MASK)</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae85bc044553b192e68c04bf81ef1e9d6"> 1691</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          (0x8U)</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 1692</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         (3U)</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25ced396f297fb7857ab1a6fcf27751f"> 1693</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_NCE_SHIFT)) &amp; DMA_ES_NCE_MASK)</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 1694</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          (0x10U)</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 1695</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         (4U)</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c8f6a8464ada111def7e3deb460db02"> 1696</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DOE_SHIFT)) &amp; DMA_ES_DOE_MASK)</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62debcb73cec6b330300520172723ff6"> 1697</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          (0x20U)</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13c3980b6560b52840cd338f4970966f"> 1698</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         (5U)</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c12353d665c1f9a6283c1a7b0da781a"> 1699</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_DAE_SHIFT)) &amp; DMA_ES_DAE_MASK)</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2b80aca760f9cbb20c913eac38db2c7"> 1700</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          (0x40U)</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3298918e14680c42e624d78d13dac2ba"> 1701</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         (6U)</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d4b547d028756b26a5ad9dd42510fda"> 1702</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SOE_SHIFT)) &amp; DMA_ES_SOE_MASK)</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5a0c75aa964d00ff152c804b9100701"> 1703</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          (0x80U)</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 1704</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         (7U)</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga21615c728b2d565eefe3eb83b057636d"> 1705</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_SAE_SHIFT)) &amp; DMA_ES_SAE_MASK)</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 1706</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       (0x300U)</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67f75f97e4bc971fa4044115d2831ede"> 1707</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      (8U)</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8110274a770ce169f7f5f3136b55431a"> 1708</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_ERRCHN_SHIFT)) &amp; DMA_ES_ERRCHN_MASK)</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49f6b77458101e61786c204ff60998cb"> 1709</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          (0x4000U)</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58313d5021ff6e2f0c8a55652c10316b"> 1710</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         (14U)</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad26c8c6bf17a3fc21f72c9dda17f37a7"> 1711</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_CPE_SHIFT)) &amp; DMA_ES_CPE_MASK)</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 1712</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          (0x10000U)</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008fd21305ccc358efafd3c27e03c809"> 1713</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         (16U)</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga809772fa9fbd00b4873ba02d3ee75d3b"> 1714</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_ECX_SHIFT)) &amp; DMA_ES_ECX_MASK)</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01506c3abe9cad680a827d4157d09c75"> 1715</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          (0x80000000U)</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 1716</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         (31U)</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae33ac178cf1b3a39586a14d489fb0f01"> 1717</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ES_VLD_SHIFT)) &amp; DMA_ES_VLD_MASK)</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0be17ff8fd5c65b049c533d5606d2231"> 1720</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        (0x1U)</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2a8539f558af723e44dd20693d6f6df"> 1721</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       (0U)</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f60172ecb673853ff52916ee024c67d"> 1722</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ0_SHIFT)) &amp; DMA_ERQ_ERQ0_MASK)</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76c16a768a3f551712db28e2452be75d"> 1723</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        (0x2U)</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 1724</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       (1U)</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga89d796d7b37512cfe49d7c226ba0df6e"> 1725</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ1_SHIFT)) &amp; DMA_ERQ_ERQ1_MASK)</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa851ac71085a14b3d7db10f642f3254c"> 1726</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        (0x4U)</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 1727</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       (2U)</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0d78957bf7128fd79981dc13a2a83c29"> 1728</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ2_SHIFT)) &amp; DMA_ERQ_ERQ2_MASK)</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661adec66eab3b8f80f58a698dd96d34"> 1729</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        (0x8U)</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadccb4f8d8991e9749b00991df83efafd"> 1730</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       (3U)</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ba6b06a0990416397d2a0095c40c6d4"> 1731</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERQ_ERQ3_SHIFT)) &amp; DMA_ERQ_ERQ3_MASK)</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd526dbbb455151535c6e8d7e371477"> 1734</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        (0x1U)</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4abb698bc75b24811557b2037d828c6"> 1735</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       (0U)</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga225960b9b72978580c4514cb9a49b99e"> 1736</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI0_SHIFT)) &amp; DMA_EEI_EEI0_MASK)</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb59616391e640e07162d0d33c0382d9"> 1737</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        (0x2U)</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c162765569a8cc74e648841337f09e2"> 1738</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       (1U)</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga15f77103df38751a98da522a466096ff"> 1739</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI1_SHIFT)) &amp; DMA_EEI_EEI1_MASK)</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c1e04e6f4916148ed252a53df2055f"> 1740</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        (0x4U)</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1455b4521842d7f51307bd79c2524b4e"> 1741</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       (2U)</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac81f32d98412b6586c24853736f29113"> 1742</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI2_SHIFT)) &amp; DMA_EEI_EEI2_MASK)</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4a71957c4a8f61de07af20b2ec2026b"> 1743</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        (0x8U)</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf042de0f122739453b8685fd3ccdef61"> 1744</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       (3U)</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ecf52c202df2dc5819ee1ddaa19c5b2"> 1745</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EEI_EEI3_SHIFT)) &amp; DMA_EEI_EEI3_MASK)</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 1748</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       (0x3U)</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 1749</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      (0U)</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1db6175a973e40e11a4ac87ee231096"> 1750</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_CEEI_SHIFT)) &amp; DMA_CEEI_CEEI_MASK)</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga386c3018389f0adce8b163c90bc171b7"> 1751</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       (0x40U)</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga389695175eaab975f78ed66669e467df"> 1752</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      (6U)</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab4d8578d0b4f25e873beb3311698ec19"> 1753</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_CAEE_SHIFT)) &amp; DMA_CEEI_CAEE_MASK)</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b85e28933ce4120f8a8542972b92115"> 1754</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        (0x80U)</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6681149d6d175500734c3ae71842eba"> 1755</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       (7U)</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2a97cec137f51555ce182a676d0282f7"> 1756</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CEEI_NOP_SHIFT)) &amp; DMA_CEEI_NOP_MASK)</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67059eac1eff574cd4934a35a0476015"> 1759</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       (0x3U)</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 1760</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      (0U)</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e1057a8a3c0471a410d748cd532cce3"> 1761</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_SEEI_SHIFT)) &amp; DMA_SEEI_SEEI_MASK)</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 1762</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       (0x40U)</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 1763</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      (6U)</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac543ddd4b89f5d1bcdf3e01580fc89a"> 1764</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_SAEE_SHIFT)) &amp; DMA_SEEI_SAEE_MASK)</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4561a1738dbf8013bd619fad65b0e216"> 1765</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        (0x80U)</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga190051f9e53699e081f1b6f96f6890c8"> 1766</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       (7U)</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga301325edcc8ae50aa17ff5914e9bca46"> 1767</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SEEI_NOP_SHIFT)) &amp; DMA_SEEI_NOP_MASK)</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c4e980f82778e0191670788d29dcb9e"> 1770</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       (0x3U)</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca402b011bea1924acca0e1e708c6db6"> 1771</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      (0U)</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06bccf8bb52efa7918d7ba7648d30aa0"> 1772</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_CERQ_SHIFT)) &amp; DMA_CERQ_CERQ_MASK)</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 1773</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       (0x40U)</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a6482d87d17b4fec19e2fd984323f54"> 1774</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      (6U)</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada20fa2dafc6c7a33ce0fc216390d2ce"> 1775</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_CAER_SHIFT)) &amp; DMA_CERQ_CAER_MASK)</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 1776</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        (0x80U)</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 1777</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       (7U)</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4c17adac0a84734a877eef48f53c204f"> 1778</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERQ_NOP_SHIFT)) &amp; DMA_CERQ_NOP_MASK)</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42b17276b88c86b34cabdbf64e4686c2"> 1781</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       (0x3U)</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41f7ac5f6e15267810208ea0146bdcad"> 1782</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      (0U)</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5a7acb359bcc57dd725102edfd21f9"> 1783</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_SERQ_SHIFT)) &amp; DMA_SERQ_SERQ_MASK)</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad102371be9a2c3a971988f98297f85eb"> 1784</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       (0x40U)</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 1785</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      (6U)</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0a739afb83bbff124fdc17bfc9764372"> 1786</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_SAER_SHIFT)) &amp; DMA_SERQ_SAER_MASK)</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga149895dd87ae0297478305fb26cc426e"> 1787</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        (0x80U)</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aef1400cca514fe504a0f23b53bea33"> 1788</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       (7U)</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c20d8c3b9be8c549305fa13c96bd79b"> 1789</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SERQ_NOP_SHIFT)) &amp; DMA_SERQ_NOP_MASK)</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42965bab0b0f5b27c28045c06f43d43d"> 1792</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       (0x3U)</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4993325bdeae286074e4e8eace0e19ef"> 1793</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      (0U)</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaad52359ad6d26f38404b2fffde7f9305"> 1794</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_CDNE_SHIFT)) &amp; DMA_CDNE_CDNE_MASK)</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1c134ccb3874e42a53d9294e1b1366c"> 1795</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       (0x40U)</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45fa14dce342a18cb1ea15705a772671"> 1796</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      (6U)</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabea38dcdc6bd2b4a2e3492fe8b2eb27d"> 1797</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_CADN_SHIFT)) &amp; DMA_CDNE_CADN_MASK)</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f22bcbf69b1598d53d60b7667079655"> 1798</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        (0x80U)</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6e57536846087bab95bfb2f8895f626"> 1799</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       (7U)</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9fc5b1a5dd45d819e3b8dc51c6e33db9"> 1800</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CDNE_NOP_SHIFT)) &amp; DMA_CDNE_NOP_MASK)</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 1803</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       (0x3U)</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdadd55124a59d83a6b26976e85fb0ff"> 1804</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      (0U)</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga381ae16ec1d637479a855f345d3e160f"> 1805</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_SSRT_SHIFT)) &amp; DMA_SSRT_SSRT_MASK)</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcecaad6474bd238180952527a63130b"> 1806</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       (0x40U)</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f4ffa288a04ba1361b240caf7188d7"> 1807</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      (6U)</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafbd701ff1cc8f6b92855ab4b4bdf3358"> 1808</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_SAST_SHIFT)) &amp; DMA_SSRT_SAST_MASK)</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad515a6cb794fc947138fac918dedd068"> 1809</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        (0x80U)</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 1810</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       (7U)</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8d402c58eceb0d66d7cc42a63655756"> 1811</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_SSRT_NOP_SHIFT)) &amp; DMA_SSRT_NOP_MASK)</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga291fce290f4fce77f31d4f210781a5cc"> 1814</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       (0x3U)</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aed793831e2681ef8989bbe67ffaa17"> 1815</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      (0U)</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8b912d2bceaf84a23183c7e93a862b1f"> 1816</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_CERR_SHIFT)) &amp; DMA_CERR_CERR_MASK)</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7998031f3e0e7906d352da54eb92a1a8"> 1817</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       (0x40U)</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04db9fa5c262642ad17f27d1cad24fba"> 1818</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      (6U)</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadac363dc55d992510952d63726cfa7d3"> 1819</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_CAEI_SHIFT)) &amp; DMA_CERR_CAEI_MASK)</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac284972d1fac094dd241e268d7a0ee17"> 1820</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        (0x80U)</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06ff2ec2da47380a89fcd01777bbe400"> 1821</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       (7U)</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62536035145049195663fe6208d9a4a5"> 1822</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CERR_NOP_SHIFT)) &amp; DMA_CERR_NOP_MASK)</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 1825</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       (0x3U)</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fd76123ada3ca8b762c83b344994a78"> 1826</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      (0U)</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aba228e6eca0c2db8b375c15b38cdcb"> 1827</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_CINT_SHIFT)) &amp; DMA_CINT_CINT_MASK)</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 1828</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       (0x40U)</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 1829</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      (6U)</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48036f8fba089c6b2d46fdd83c792ba5"> 1830</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_CAIR_SHIFT)) &amp; DMA_CINT_CAIR_MASK)</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46266d0d4343c952af65db101c5c9a61"> 1831</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        (0x80U)</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96d721360be562b2a0cf04acf72ebcf9"> 1832</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       (7U)</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77294056288dccb5a54e7fb1a3ac984d"> 1833</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_CINT_NOP_SHIFT)) &amp; DMA_CINT_NOP_MASK)</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 1836</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        (0x1U)</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a077d1184fbdd123ab2044dd012b179"> 1837</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       (0U)</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79539e1f8334632c65c0ed141bd09f8a"> 1838</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT0_SHIFT)) &amp; DMA_INT_INT0_MASK)</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f1f39a6b66719e6534899bff632438b"> 1839</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        (0x2U)</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ab9b94250b76e40285f610153c55b9"> 1840</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       (1U)</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d7944ca2dca6b4fec8050998509e1f7"> 1841</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT1_SHIFT)) &amp; DMA_INT_INT1_MASK)</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebc5eed7d9da43d58a7107731c4766dc"> 1842</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        (0x4U)</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad06728afa85b6e94aa8756fb96f40e11"> 1843</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       (2U)</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga69f9822dcc6f437c7f2c6f70a4ed41df"> 1844</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT2_SHIFT)) &amp; DMA_INT_INT2_MASK)</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 1845</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        (0x8U)</span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba8676e549d454d85e9ea4ed84a7d143"> 1846</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       (3U)</span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf17b431d0bf04546f1818f723bded5bd"> 1847</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_INT_INT3_SHIFT)) &amp; DMA_INT_INT3_MASK)</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 1850</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        (0x1U)</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 1851</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       (0U)</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5095a007ef1bd5e5d4fcf03376e262f7"> 1852</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR0_SHIFT)) &amp; DMA_ERR_ERR0_MASK)</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7499ec372d112f712c709c1a2e2abf86"> 1853</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        (0x2U)</span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 1854</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       (1U)</span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacda8fd2aaab8481980b1d90920a99b1"> 1855</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR1_SHIFT)) &amp; DMA_ERR_ERR1_MASK)</span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1951c1dbf65b90113283494a7f751606"> 1856</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        (0x4U)</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 1857</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       (2U)</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga846455307421616646ea397b277cca6d"> 1858</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR2_SHIFT)) &amp; DMA_ERR_ERR2_MASK)</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd75b06f746d41c3e5753356fe88c7d5"> 1859</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        (0x8U)</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce969b44f6794b1514fca19857cefd2"> 1860</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       (3U)</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa49d6df81bd5c660e6dc4b7eaa775339"> 1861</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_ERR_ERR3_SHIFT)) &amp; DMA_ERR_ERR3_MASK)</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 1864</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        (0x1U)</span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68978d004a9c81063869d7d59553f3e9"> 1865</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       (0U)</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace83a59e5cbcd17430edf2764d3926de"> 1866</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS0_SHIFT)) &amp; DMA_HRS_HRS0_MASK)</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 1867</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        (0x2U)</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33181a585c24a5532e4756d6f7080a74"> 1868</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       (1U)</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga863ae3ddb412303755f11c03db95a99c"> 1869</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS1_SHIFT)) &amp; DMA_HRS_HRS1_MASK)</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab172f0aec10459f57a424abf8218201"> 1870</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        (0x4U)</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ce6312c610677e9fd618e58cf5db4be"> 1871</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       (2U)</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae814a212f214cf999ccc03f0f7a868e6"> 1872</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS2_SHIFT)) &amp; DMA_HRS_HRS2_MASK)</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab38eb6178d982a70880d2540c8d21533"> 1873</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        (0x8U)</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga354d385e3e760a2808ba5320f58a17e9"> 1874</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       (3U)</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6b5552ec14f5867d89d80b22a4dc25f1"> 1875</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_HRS_HRS3_SHIFT)) &amp; DMA_HRS_HRS3_MASK)</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab6368234862b48e0a7f2309ace3992f6"> 1878</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    (0x1U)</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2934be6fd7ed7a0fb93f5c6ffc4ce38"> 1879</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   (0U)</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72f3e5f95d4d0d3291a63b5a7024a2d1"> 1880</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_0_SHIFT)) &amp; DMA_EARS_EDREQ_0_MASK)</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f4f201c43591c12109badab8cd908b6"> 1881</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    (0x2U)</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80e9c1ecdf42de0952acd104790bcd12"> 1882</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   (1U)</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd72931fb9fe07b3096599fe973bc91"> 1883</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_1_SHIFT)) &amp; DMA_EARS_EDREQ_1_MASK)</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab52d20c71ef34a10709a060142251eac"> 1884</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    (0x4U)</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa11c04279e8f3466fd66448de4eed7a8"> 1885</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   (2U)</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3901709282f4409de1f9664178a3d2c"> 1886</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_2_SHIFT)) &amp; DMA_EARS_EDREQ_2_MASK)</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcc3ec794a6b31e13b47fef4adbf2ed9"> 1887</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    (0x8U)</span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga89c310ce60ebfeea4c454f5f5dfa5879"> 1888</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   (3U)</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6838cbc18a2f6de5cdfe07c0458f21af"> 1889</a></span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_EARS_EDREQ_3_SHIFT)) &amp; DMA_EARS_EDREQ_3_MASK)</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d1165f5fe24dfa63c7496f07b15e5e2"> 1892</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_MASK                   (0x3U)</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacae7dcb7b9055f80ce91ce52e36d57b6"> 1893</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_SHIFT                  (0U)</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabac1032f1fad2a3a27d92490812c6eb3"> 1894</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_CHPRI_SHIFT)) &amp; DMA_DCHPRI3_CHPRI_MASK)</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef70570689d5f3d820526668a189e615"> 1895</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_MASK                     (0x40U)</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3efa0a806b45176edb7f736daf5ee774"> 1896</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_SHIFT                    (6U)</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadfab91518690d10b7513d2250f10f152"> 1897</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_DPA_SHIFT)) &amp; DMA_DCHPRI3_DPA_MASK)</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb8c04abc8cce4060af92862f34ed168"> 1898</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_MASK                     (0x80U)</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35828808080f8f51927f8731cf8be7bd"> 1899</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_SHIFT                    (7U)</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7eb319ebed83594926c12f8d9d5a3d80"> 1900</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI3_ECP_SHIFT)) &amp; DMA_DCHPRI3_ECP_MASK)</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa13f7f19a25ff7ec4c566803d9ab48b8"> 1903</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_MASK                   (0x3U)</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf8e134ae4fb5fe5af8e99f78b9e7d958"> 1904</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_SHIFT                  (0U)</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbc9d1829aeacdc6f53ebc706cbff015"> 1905</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_CHPRI_SHIFT)) &amp; DMA_DCHPRI2_CHPRI_MASK)</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb7c0ad697d56ee419d906f85515f222"> 1906</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_MASK                     (0x40U)</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1bb0bb4e70fc28664327a789d7b3f174"> 1907</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_SHIFT                    (6U)</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68759e0471203071fda3fbc54c8d050f"> 1908</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_DPA_SHIFT)) &amp; DMA_DCHPRI2_DPA_MASK)</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d73d5f6aae29465206f72cda9bccde6"> 1909</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_MASK                     (0x80U)</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga139a8b64a74b8009c858a68687a388aa"> 1910</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_SHIFT                    (7U)</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef33fef078d0f5ec8a9517628b47b23d"> 1911</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI2_ECP_SHIFT)) &amp; DMA_DCHPRI2_ECP_MASK)</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a655b5899c5da64b36029329ff25fb8"> 1914</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_MASK                   (0x3U)</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3270315532805b61a878d4ab0e96045f"> 1915</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_SHIFT                  (0U)</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddf04b7fae51a71b6e019f4b9394d156"> 1916</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_CHPRI_SHIFT)) &amp; DMA_DCHPRI1_CHPRI_MASK)</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a463897cc661b31a11d35fa0f31671a"> 1917</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_MASK                     (0x40U)</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88db9a46c344a07de9dc96e527e97e4f"> 1918</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_SHIFT                    (6U)</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25f34f2a39b6899ae03366a798e3bad8"> 1919</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_DPA_SHIFT)) &amp; DMA_DCHPRI1_DPA_MASK)</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14d7f4364a392f0b23a4effdf3f04f4a"> 1920</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_MASK                     (0x80U)</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga404b79e3e633ecb770dbf283d8b5fccd"> 1921</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_SHIFT                    (7U)</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c870d320064c8b7e4e17beab86f6d7c"> 1922</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI1_ECP_SHIFT)) &amp; DMA_DCHPRI1_ECP_MASK)</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d1b7f82e1bbdb7b8e2f15cb88712022"> 1925</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_MASK                   (0x3U)</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae28baaa3d91720906d6880186c20f7c0"> 1926</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_SHIFT                  (0U)</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga64abfb2d5a1388fd8e110117715685a6"> 1927</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_CHPRI_SHIFT)) &amp; DMA_DCHPRI0_CHPRI_MASK)</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad746dcaccbad5591a4c76f397bced727"> 1928</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_MASK                     (0x40U)</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58cc686267da58f32d00143ba6aa5044"> 1929</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_SHIFT                    (6U)</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a81ebbe7f8e047140e1a4b0669a459f"> 1930</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_DPA_SHIFT)) &amp; DMA_DCHPRI0_DPA_MASK)</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga691357e0e7e7aea1147f26d3e7b39ad7"> 1931</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_MASK                     (0x80U)</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77a342f1130e8d8aaccfd88774100b38"> 1932</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_SHIFT                    (7U)</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1b75052efb763afd1bbebaf39399d694"> 1933</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMA_DCHPRI0_ECP_SHIFT)) &amp; DMA_DCHPRI0_ECP_MASK)</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3dbf7c2ee61861c859e0cb3a420a77f8"> 1936</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga02af13fd09f7b39e0fbbbb8e28ddcf4d"> 1937</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    (0U)</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed2c0dfa4b40da7d754af68651980303"> 1938</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SADDR_SADDR_SHIFT)) &amp; DMA_SADDR_SADDR_MASK)</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">/* The count of DMA_SADDR */</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ae2bf524a2f47d0c567201c58375f0b"> 1941</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_COUNT                          (4U)</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bca88a49fda82f9a61bb3d832a9c156"> 1944</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       (0xFFFFU)</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79f435a1aaf18a307644638b20599a9e"> 1945</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      (0U)</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17c965464f8707b527e21600d136c450"> 1946</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_SOFF_SOFF_SHIFT)) &amp; DMA_SOFF_SOFF_MASK)</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment">/* The count of DMA_SOFF */</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac557695037d19b7f09218d1b0dea82ec"> 1949</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_COUNT                           (4U)</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2093ce5434ffef34988c7e74999edbee"> 1952</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      (0x7U)</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24d7778d89bba4e048649cfa85bbc2d3"> 1953</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     (0U)</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f2bffdadee81034ea85759111dfc711"> 1954</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_DSIZE_SHIFT)) &amp; DMA_ATTR_DSIZE_MASK)</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa09f9ea822cc0cfe20270611cf522cc"> 1955</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       (0xF8U)</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9f08d507f579493d605780d854404d6"> 1956</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      (3U)</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga817a104659b44c38da980ccf0ca4f594"> 1957</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_DMOD_SHIFT)) &amp; DMA_ATTR_DMOD_MASK)</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30f2f09fb581b8c9619414125cf3045b"> 1958</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      (0x700U)</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga815c285ac74667a99f2a7ce5e686641b"> 1959</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     (8U)</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab86855f2aff624b11942ebf79dbcb1b6"> 1960</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_SSIZE_SHIFT)) &amp; DMA_ATTR_SSIZE_MASK)</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga288d7e465abd4be34477ae308a9b0982"> 1961</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       (0xF800U)</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebf723df7b7cad164714583c0876a378"> 1962</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      (11U)</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga820fb5655da874e3672c8608b18ecfc9"> 1963</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_ATTR_SMOD_SHIFT)) &amp; DMA_ATTR_SMOD_MASK)</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">/* The count of DMA_ATTR */</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf45837e3176dfa475d5522e4669cca8b"> 1966</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_COUNT                           (4U)</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5898074fa37efdc15af6621cd8daa450"> 1969</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98cb66e15329c07a5b38d3d10c0d3dbe"> 1970</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             (0U)</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga955150e5aaff65cceeb0e2fb0f08d6c6"> 1971</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLNO_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLNO_NBYTES_MASK)</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">/* The count of DMA_NBYTES_MLNO */</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac886f238577cebc50d9ba7314543518b"> 1974</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_COUNT                    (4U)</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c3faf561a42d91448404d94823535ff"> 1977</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           (0x3FFFFFFFU)</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"> 1978</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          (0U)</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6ade3a2121a12d70dd34e978f92465e3"> 1979</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_NBYTES_MASK)</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3059dc9418c2806216aa96ef75adb3fe"> 1980</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            (0x40000000U)</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga761f3f81137087b195be0750f33d7c5a"> 1981</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           (30U)</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga279995630f704fa55780fff62f590aaa"> 1982</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_DMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_DMLOE_MASK)</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafda1d79fea3353361f7ae8b49c44e20f"> 1983</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            (0x80000000U)</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7fe83f71aff1752703f2ec145d70571a"> 1984</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           (31U)</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf24c9cd00e8d1e2f980a3129f48d06e2"> 1985</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFNO_SMLOE_MASK)</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">/* The count of DMA_NBYTES_MLOFFNO */</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9fd726a7af6f70699b3bbcfc5dfecbe7"> 1988</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_COUNT                 (4U)</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga83bbf68562a7ac3e45fb940a1a7f18f8"> 1991</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          (0x3FFU)</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30c39f4b863f96ab4563e05480f0c63e"> 1992</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         (0U)</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab46ecd8c1a7d2849248ee5ea3271873"> 1993</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_NBYTES_MASK)</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac07412f8b58bca6703cf427a9ce2bbcb"> 1994</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           (0x3FFFFC00U)</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeebd8fdf6a54f6511b5bc65a6b139545"> 1995</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          (10U)</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f73c3351f2fff2e2c04b2a03fabd506"> 1996</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_MLOFF_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_MLOFF_MASK)</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76a7714303966593beffe85120eb3620"> 1997</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           (0x40000000U)</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a2d840f400f7f2e0bff92c1696d933b"> 1998</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          (30U)</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae59c79342f2b0707a2e7a49fe4ea6944"> 1999</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_DMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_DMLOE_MASK)</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fc0c1eff32a41d0111c33ae3ba4c130"> 2000</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           (0x80000000U)</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35f2f83a6af667046813440107156960"> 2001</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          (31U)</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b5f1e12aa0fe559344707840a841b06"> 2002</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)) &amp; DMA_NBYTES_MLOFFYES_SMLOE_MASK)</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">/* The count of DMA_NBYTES_MLOFFYES */</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga640cb010b70a284a4687c0ed6eef44e7"> 2005</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_COUNT                (4U)</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5bf83d5a89fb81000526efccd2390490"> 2008</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3cfd6e1dd2ee3e538fe847f51c51e9e9"> 2009</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    (0U)</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaf7074ad8d4f6d4e0787cdd621f34212"> 2010</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_SLAST_SLAST_SHIFT)) &amp; DMA_SLAST_SLAST_MASK)</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">/* The count of DMA_SLAST */</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71055654243d17f5a66543bc53a8fc66"> 2013</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_COUNT                          (4U)</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48e5c0ccc5f7c71ee28906182a7ff94c"> 2016</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga807c49b547c5b45c106ddc9f99a791c3"> 2017</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    (0U)</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5ee85425c606207db16f18c9d16320d"> 2018</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DADDR_DADDR_SHIFT)) &amp; DMA_DADDR_DADDR_MASK)</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">/* The count of DMA_DADDR */</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b6e33b6568d03f9ecec40fb2798d52"> 2021</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_COUNT                          (4U)</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1132370cf369d1591e78a45fca94abc"> 2024</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       (0xFFFFU)</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeef657c3fd58c5d70e0d4934da146eb2"> 2025</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      (0U)</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7265c52e974590b80f54802562c12b40"> 2026</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_DOFF_DOFF_SHIFT)) &amp; DMA_DOFF_DOFF_MASK)</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">/* The count of DMA_DOFF */</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga50734802e69cadb6234e3bc209d19328"> 2029</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_COUNT                           (4U)</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2e735a50b1a3e8dd35e863ccb9932dc2"> 2032</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             (0x7FFFU)</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f8d80baa5e4e362665d8eb9781b09da"> 2033</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            (0U)</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7f14dceacc2f8924097e69b1770cbff3"> 2034</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKNO_CITER_SHIFT)) &amp; DMA_CITER_ELINKNO_CITER_MASK)</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97ca9c4d99839ee12bc10c712101038a"> 2035</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             (0x8000U)</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70c898d132a15d1d18b5a2d5863188a3"> 2036</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            (15U)</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90da234a92b743da263644fec6fb9b22"> 2037</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK(x)               (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKNO_ELINK_SHIFT)) &amp; DMA_CITER_ELINKNO_ELINK_MASK)</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">/* The count of DMA_CITER_ELINKNO */</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga352dd31d1393fbb464712b7a04da7fa0"> 2040</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_COUNT                  (4U)</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d3dc490db41703ee3444ab83abd49fc"> 2043</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            (0x1FFU)</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73c42915d2235324c9b45698eabb87b4"> 2044</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           (0U)</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1175f3bd26aae1cad208710bdef5c4d4"> 2045</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_CITER_SHIFT)) &amp; DMA_CITER_ELINKYES_CITER_MASK)</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2cd979a0efa9045304d49655f57747ef"> 2046</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           (0x600U)</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c85ee95c023b3a2705bc1b393d8261e"> 2047</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          (9U)</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33cdcc8c02ec5cf42a01b86c0c2c6b52"> 2048</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_LINKCH_SHIFT)) &amp; DMA_CITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f0a2f5fd8eaf8a52fcea91e57e48c11"> 2049</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            (0x8000U)</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8934a876cf4971db85286742f46b1ddb"> 2050</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           (15U)</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7abdef93f27ca27de55598908e89727"> 2051</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CITER_ELINKYES_ELINK_SHIFT)) &amp; DMA_CITER_ELINKYES_ELINK_MASK)</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">/* The count of DMA_CITER_ELINKYES */</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga81b87cd863bf7e9b424f05e751c760d9"> 2054</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_COUNT                 (4U)</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1fd5a37254e4699b6c8a52601ae30d9"> 2057</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f56cf638102a09cb466aaa5b477a3d"> 2058</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_SHIFT             (0U)</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga358ed52ff86816c240491d35576a8183"> 2059</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; DMA_DLAST_SGA_DLASTSGA_SHIFT)) &amp; DMA_DLAST_SGA_DLASTSGA_MASK)</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment">/* The count of DMA_DLAST_SGA */</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga729c1477652675656435734a572b2d8b"> 2062</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_COUNT                      (4U)</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9356cdce4f3a2f7986ce84cbb0cd31f"> 2065</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_MASK                       (0x1U)</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga195c81979f073c246c7cfd65eb5beeba"> 2066</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_SHIFT                      (0U)</span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadf8b3046d6c4f6a4577bd841c287a058"> 2067</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_START_SHIFT)) &amp; DMA_CSR_START_MASK)</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d41b8ec510ae91e64c21d13721a272d"> 2068</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    (0x2U)</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e62ac93fd0c7b4f8a78612dc83d67a4"> 2069</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   (1U)</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga19f9948f07166ffacc6c4eca2aa16368"> 2070</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR(x)                      (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_INTMAJOR_SHIFT)) &amp; DMA_CSR_INTMAJOR_MASK)</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d795eca7173289b56fc862abbf6703"> 2071</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     (0x4U)</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72ab8889d41c8ab88cea74dcb81d0f00"> 2072</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    (2U)</span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a8d521afcd31c2eec47dca10971eb76"> 2073</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF(x)                       (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_INTHALF_SHIFT)) &amp; DMA_CSR_INTHALF_MASK)</span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c490f9434d06e1bf11f5d5701dd546e"> 2074</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_MASK                        (0x8U)</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932e5b14fcfbde57315d875dc3288fd"> 2075</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       (3U)</span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad12e18848970d071c8cf82ff61030f90"> 2076</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ(x)                          (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_DREQ_SHIFT)) &amp; DMA_CSR_DREQ_MASK)</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58c5b388126424c012533eec1020e15d"> 2077</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_MASK                         (0x10U)</span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac36360d5090fc436e557ad8859046c4"> 2078</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        (4U)</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b00c35b778f76a80485ed53f4a0402f"> 2079</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG(x)                           (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_ESG_SHIFT)) &amp; DMA_CSR_ESG_MASK)</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb6466fd98e1ae2a8f7a682124192b97"> 2080</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  (0x20U)</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661ffd80f2647e1b9494de637a8a89bf"> 2081</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 (5U)</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6957a0a73cc2d6495b419dfc3a975b7a"> 2082</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK(x)                    (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_MAJORELINK_SHIFT)) &amp; DMA_CSR_MAJORELINK_MASK)</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e57ad208a3340d3f00b4470e5d039ff"> 2083</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      (0x40U)</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74b734e2edf221545bb66ade093a8875"> 2084</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     (6U)</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5eaa92544d743afc0bc68979a995c6bd"> 2085</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE(x)                        (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_ACTIVE_SHIFT)) &amp; DMA_CSR_ACTIVE_MASK)</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63a7af3b93217908bd0f7e6aa569b0b5"> 2086</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_MASK                        (0x80U)</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb03d2516c82508167b19a28d81055a3"> 2087</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       (7U)</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1dfbd4e13ff51c4f5bf1851d43af6bb0"> 2088</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE(x)                          (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_DONE_SHIFT)) &amp; DMA_CSR_DONE_MASK)</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46d684508f50948c307efc8c3411345f"> 2089</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 (0x300U)</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab34f787f2b2a3a927614699cfe50051d"> 2090</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                (8U)</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6215f32eef477970761eb917884b6fa7"> 2091</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_MAJORLINKCH_SHIFT)) &amp; DMA_CSR_MAJORLINKCH_MASK)</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ff3a4e1294d6ea9b00b675241d79a60"> 2092</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_MASK                         (0xC000U)</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf5c958b45ed9544b9877d50b330f2115"> 2093</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        (14U)</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabf096c1882a693d928756d1dbaba8ece"> 2094</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_CSR_BWC_SHIFT)) &amp; DMA_CSR_BWC_MASK)</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">/* The count of DMA_CSR */</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga85e4cdc8970aa81a6096c5b7f2c6010e"> 2097</a></span>&#160;<span class="preprocessor">#define DMA_CSR_COUNT                            (4U)</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae018437bb5b22efe7ef42c909c0ddc3e"> 2100</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             (0x7FFFU)</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac759c623fdfd96b0bb47471802d9dba8"> 2101</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            (0U)</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga380cdfa3ebd8d6413ebefa25de22b4de"> 2102</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKNO_BITER_SHIFT)) &amp; DMA_BITER_ELINKNO_BITER_MASK)</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ae8b9da1a0c899d39608bc0b92ddd43"> 2103</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             (0x8000U)</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd481ef160447f9125c779d6483649f0"> 2104</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            (15U)</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d189552eb2ef437cbed5bfc5658560d"> 2105</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK(x)               (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKNO_ELINK_SHIFT)) &amp; DMA_BITER_ELINKNO_ELINK_MASK)</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment">/* The count of DMA_BITER_ELINKNO */</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga874be0a910ec4c5181fb4275a25effda"> 2108</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_COUNT                  (4U)</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e5cea6df954df3bc7501c0074e7c52b"> 2111</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            (0x1FFU)</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6528aadc37f35d20d63354f8b755d11e"> 2112</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           (0U)</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03d7581566df49ec66bd0f49c364ef6c"> 2113</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_BITER_SHIFT)) &amp; DMA_BITER_ELINKYES_BITER_MASK)</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae29d9573a40f548fb59ef26557d43df"> 2114</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           (0x600U)</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac10d4afb5b6f8caa42e7ef897b700cd6"> 2115</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          (9U)</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90c0049ad1dc4dc1ea3f546e4cf6ccf8"> 2116</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_LINKCH_SHIFT)) &amp; DMA_BITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778135a3df3e1f1696c74d53062dbe27"> 2117</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            (0x8000U)</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga140716200d5f09b3f8819f8794444008"> 2118</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           (15U)</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga80d7b6ead1e9a1a3c5b285ce90e576be"> 2119</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK(x)              (((uint16_t)(((uint16_t)(x)) &lt;&lt; DMA_BITER_ELINKYES_ELINK_SHIFT)) &amp; DMA_BITER_ELINKYES_ELINK_MASK)</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment">/* The count of DMA_BITER_ELINKYES */</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a30a92a497d06e87b4cd3551e3da009"> 2122</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_COUNT                 (4U)</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab04dd812f37907dc8bd6ed82e346b563"> 2132</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4103044f9ca209772f513dc694513ffb"> 2134</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;</div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 2136</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gada914e90165e25ae4eeddf5175920e77"> 2138</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA0 }</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6defb6ef05bbbec3e07f8d2610756b7b"> 2140</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS                             { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn } }</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;</div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html"> 2157</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga98b3bd1909ec5d4b7ea675dcfa2d4662"> 2158</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CHCFG[4];                           </div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 2171</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 (0x3FU)</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 2172</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                (0U)</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga26ed125b670223f11ea326335729bb9b"> 2173</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMAMUX_CHCFG_SOURCE_SHIFT)) &amp; DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 2174</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   (0x40U)</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 2175</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  (6U)</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga7f31af225c1b0eca76b430ba76b5e516"> 2176</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMAMUX_CHCFG_TRIG_SHIFT)) &amp; DMAMUX_CHCFG_TRIG_MASK)</span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 2177</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   (0x80U)</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 2178</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  (7U)</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gaa2db13a0c108bf15d36830b42495686c"> 2179</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; DMAMUX_CHCFG_ENBL_SHIFT)) &amp; DMAMUX_CHCFG_ENBL_MASK)</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">/* The count of DMAMUX_CHCFG */</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga142bd4d929a1397622dd8a716558f3bb"> 2182</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_COUNT                       (4U)</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga53dad94854927e3f0d04159ddae91b12"> 2192</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE                             (0x40021000u)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gab65f26d32cad2fbb14838d5c831203ec"> 2194</a></span>&#160;<span class="preprocessor">#define DMAMUX0                                  ((DMAMUX_Type *)DMAMUX0_BASE)</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 2196</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX0_BASE }</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;</div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gaad218c12978071501dc2899f0624de4b"> 2198</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX0 }</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">   -- FGPIO Peripheral Access Layer</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html"> 2215</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637"> 2216</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637">PDOR</a>;                              </div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d"> 2217</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d">PSOR</a>;                              </div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572"> 2218</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572">PCOR</a>;                              </div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063"> 2219</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063">PTOR</a>;                              </div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc"> 2220</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc">PDIR</a>;                              </div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3"> 2221</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3">PDDR</a>;                              </div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;} <a class="code" href="struct_f_g_p_i_o___type.html">FGPIO_Type</a>;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment">   -- FGPIO Register Masks</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga36d3575737128f82053b0b713c2ba12c"> 2234</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gac47066e363d078fd698fccc3e2717b7e"> 2235</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_SHIFT                     (0U)</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gafab743986cbbf8fdbf9ed322104e413d"> 2236</a></span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDOR_PDO_SHIFT)) &amp; FGPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gae9ca2771800b24b305bfa09312e2ee3e"> 2239</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga8a5cd9350700e90d57dfc2d6b27f9184"> 2240</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_SHIFT                    (0U)</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gab91ddcf26e7cb532e95e1aadef87b8a9"> 2241</a></span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PSOR_PTSO_SHIFT)) &amp; FGPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga07265e812fba9f953394d6e9dfe82aab"> 2244</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaa72cbc41d1494dfea7662eede74ee2a1"> 2245</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_SHIFT                    (0U)</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga3e6a01871116d6b24b154bd78ff62963"> 2246</a></span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PCOR_PTCO_SHIFT)) &amp; FGPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gab0e5427135589fc107fe4b465e5c767f"> 2249</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gae2127729a1021dc8d34d55a758102213"> 2250</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_SHIFT                    (0U)</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gad88e5aa39295cd2c0d225f417f6c741a"> 2251</a></span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PTOR_PTTO_SHIFT)) &amp; FGPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga49077fe6b4cbd499bfa84f4b4c1be74c"> 2254</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaadc2ff381ef7eb1254eaab329f935aae"> 2255</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_SHIFT                     (0U)</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaa197ae1640b4c22ba461518f607c5608"> 2256</a></span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDIR_PDI_SHIFT)) &amp; FGPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gad20f346c1d3d80b99ea1dc94aa53898d"> 2259</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaae41c1c9d3ee91071f4f2a58b771754e"> 2260</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_SHIFT                     (0U)</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gae925ac53df59629914dc58fcf60d4480"> 2261</a></span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; FGPIO_PDDR_PDD_SHIFT)) &amp; FGPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160; <span class="comment">/* end of group FGPIO_Register_Masks */</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment">/* FGPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga5be504106abad77cbd9d7d05bce089bb"> 2271</a></span>&#160;<span class="preprocessor">#define FGPIOA_BASE                              (0xF8000000u)</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;</div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gae9c9828758a8c2a392181efa5f88ff23"> 2273</a></span>&#160;<span class="preprocessor">#define FGPIOA                                   ((FGPIO_Type *)FGPIOA_BASE)</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gae82f132d064f5a999cb0191619628cd4"> 2275</a></span>&#160;<span class="preprocessor">#define FGPIOB_BASE                              (0xF8000040u)</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;</div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gab6c2eaacd50ab03a400e2cf6fcff5e62"> 2277</a></span>&#160;<span class="preprocessor">#define FGPIOB                                   ((FGPIO_Type *)FGPIOB_BASE)</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;</div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga5a8489a84c23b5ff6aae4e0d3048c861"> 2279</a></span>&#160;<span class="preprocessor">#define FGPIOC_BASE                              (0xF8000080u)</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;</div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga587b64f3ba8e092c9b25a04c4129c6ae"> 2281</a></span>&#160;<span class="preprocessor">#define FGPIOC                                   ((FGPIO_Type *)FGPIOC_BASE)</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga4bd60cd4bdf238ff321195acb421b187"> 2283</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_ADDRS                         { FGPIOA_BASE, FGPIOB_BASE, FGPIOC_BASE }</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;</div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga58956e4d0a0ffec3e1dd70e77a5160b4"> 2285</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_PTRS                          { FGPIOA, FGPIOB, FGPIOC }</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160; <span class="comment">/* end of group FGPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="comment">   -- FTFA Peripheral Access Layer</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html"> 2302</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef000e29f3b219eb64c053000c22fe97"> 2303</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef000e29f3b219eb64c053000c22fe97">FSTAT</a>;                              </div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga06f204f3d6e31fa8b5c3af07bc098278"> 2304</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga06f204f3d6e31fa8b5c3af07bc098278">FCNFG</a>;                              </div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18"> 2305</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FSEC</a>;                               </div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e"> 2306</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FOPT</a>;                               </div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a966008c6b3e9777985b820a50c7634"> 2307</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a966008c6b3e9777985b820a50c7634">FCCOB3</a>;                             </div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga70dba78a9955734512a852eeea205781"> 2308</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga70dba78a9955734512a852eeea205781">FCCOB2</a>;                             </div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b45993d28df53171645290c45bdb55c"> 2309</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b45993d28df53171645290c45bdb55c">FCCOB1</a>;                             </div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga339e554f6ce0e1633a1e07f5ee9fd2ca"> 2310</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga339e554f6ce0e1633a1e07f5ee9fd2ca">FCCOB0</a>;                             </div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4fa927e3370c85b13ea9ad67312d3ec1"> 2311</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4fa927e3370c85b13ea9ad67312d3ec1">FCCOB7</a>;                             </div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7355e1e5bbdc6795f789840a8b281087"> 2312</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7355e1e5bbdc6795f789840a8b281087">FCCOB6</a>;                             </div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94dea30a2694ee7f503572038ba68249"> 2313</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94dea30a2694ee7f503572038ba68249">FCCOB5</a>;                             </div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadfd02f97965934a771d87e054c1fde3e"> 2314</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadfd02f97965934a771d87e054c1fde3e">FCCOB4</a>;                             </div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga547577f975c70d66760366cc120462b0"> 2315</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga547577f975c70d66760366cc120462b0">FCCOBB</a>;                             </div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b1815ddd62683aeabdeac281ff2b4e9"> 2316</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b1815ddd62683aeabdeac281ff2b4e9">FCCOBA</a>;                             </div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadfbc3fe490e0f3d6d67facdc8e0d3497"> 2317</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadfbc3fe490e0f3d6d67facdc8e0d3497">FCCOB9</a>;                             </div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02485b6c951602d1fc7bc5c4ffc13994"> 2318</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02485b6c951602d1fc7bc5c4ffc13994">FCCOB8</a>;                             </div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb3c733a52a45ab759f6a6d76d59b86c"> 2319</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb3c733a52a45ab759f6a6d76d59b86c">FPROT3</a>;                             </div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c86520f3dd610ad464ad0a595a761a9"> 2320</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c86520f3dd610ad464ad0a595a761a9">FPROT2</a>;                             </div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76768ab2e99c7ff366200d94db19eeea"> 2321</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76768ab2e99c7ff366200d94db19eeea">FPROT1</a>;                             </div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85880705c28fcc199112e1ed40773677"> 2322</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85880705c28fcc199112e1ed40773677">FPROT0</a>;                             </div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 2323</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad17962533b1a5b482865027eb1be7062"> 2324</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad17962533b1a5b482865027eb1be7062">XACCH3</a>;                             </div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a93f14ec2e2d41b106a71226d244af5"> 2325</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a93f14ec2e2d41b106a71226d244af5">XACCH2</a>;                             </div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa8a276e320ecc106bb5f383f06bf066b"> 2326</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa8a276e320ecc106bb5f383f06bf066b">XACCH1</a>;                             </div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga066810692b4558b3f43660b7de6e39e6"> 2327</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga066810692b4558b3f43660b7de6e39e6">XACCH0</a>;                             </div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa14684018806ce70b036df69499a3c6f"> 2328</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa14684018806ce70b036df69499a3c6f">XACCL3</a>;                             </div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga174eb6a1e96d15d0c35d4c0b038ed85a"> 2329</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga174eb6a1e96d15d0c35d4c0b038ed85a">XACCL2</a>;                             </div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga55520b48dd966abe0ad54c5f53f5ae9e"> 2330</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga55520b48dd966abe0ad54c5f53f5ae9e">XACCL1</a>;                             </div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad0d126189821bec8b8f0e681aff23080"> 2331</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad0d126189821bec8b8f0e681aff23080">XACCL0</a>;                             </div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0c0baa93492b593c75b66cd3578906a"> 2332</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0c0baa93492b593c75b66cd3578906a">SACCH3</a>;                             </div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc20ec564305c380e4b8232be82398b9"> 2333</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc20ec564305c380e4b8232be82398b9">SACCH2</a>;                             </div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaebe97c192e328bdd4152ee859377e372"> 2334</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaebe97c192e328bdd4152ee859377e372">SACCH1</a>;                             </div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga384f0a362fa4228cd43d765ba2c217f9"> 2335</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga384f0a362fa4228cd43d765ba2c217f9">SACCH0</a>;                             </div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacefe1b6afafefcfca3321388b5302f34"> 2336</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacefe1b6afafefcfca3321388b5302f34">SACCL3</a>;                             </div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5f357798cfae0d3c04af85d78354b729"> 2337</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5f357798cfae0d3c04af85d78354b729">SACCL2</a>;                             </div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad8aece7bb8af836aabd75d873b806ecc"> 2338</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad8aece7bb8af836aabd75d873b806ecc">SACCL1</a>;                             </div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2956b908e1e1eac75310f91afc852a6c"> 2339</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2956b908e1e1eac75310f91afc852a6c">SACCL0</a>;                             </div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fd936f25aa393bfdb6b3d68e4b7687b"> 2340</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fd936f25aa393bfdb6b3d68e4b7687b">FACSS</a>;                              </div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7c0577eda55f0d43ef3c974346da6ccc"> 2341</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[2];</div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga079c2b224370098d9da48cef6978c943"> 2342</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga079c2b224370098d9da48cef6978c943">FACSN</a>;                              </div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;} <a class="code" href="struct_f_t_f_a___type.html">FTFA_Type</a>;</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">   -- FTFA Register Masks</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga56163f418850b05a9fb528e94bbc026e"> 2355</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_MASK                  (0x1U)</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga61b25328b4e91259c518051ad485c9e1"> 2356</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_SHIFT                 (0U)</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga03bbe63ad266bfea72963f1d727b4875"> 2357</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_MGSTAT0_SHIFT)) &amp; FTFA_FSTAT_MGSTAT0_MASK)</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga371bc7284b6d2e14f852e4e7e0316fef"> 2358</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_MASK                   (0x10U)</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga92718795ccbab208784ed798d252567e"> 2359</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_SHIFT                  (4U)</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae915820b296a5c150fc3cae98fa95249"> 2360</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_FPVIOL_SHIFT)) &amp; FTFA_FSTAT_FPVIOL_MASK)</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaf7824945e3224ae270302e23286e9e34"> 2361</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_MASK                   (0x20U)</span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3bbe94d5c4203cd6eebe9e0e78f555aa"> 2362</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_SHIFT                  (5U)</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gad04a22e3da55d9f5d66b2c789ed3cfc7"> 2363</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_ACCERR_SHIFT)) &amp; FTFA_FSTAT_ACCERR_MASK)</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga96b65895e79e6256e4312d5677dd8ae2"> 2364</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_MASK                 (0x40U)</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4d4481b6c7d09a3bd6969cdf66a00d75"> 2365</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_SHIFT                (6U)</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga30726583d59dcce5a14bd9aa97707e55"> 2366</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_RDCOLERR_SHIFT)) &amp; FTFA_FSTAT_RDCOLERR_MASK)</span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7c3a9f7d0c5882721425d4c46b27a24d"> 2367</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_MASK                     (0x80U)</span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga14a29b83c4f1b2e67a066799a46863f6"> 2368</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_SHIFT                    (7U)</span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga2a11505d80dc52f6392743564adc0a50"> 2369</a></span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSTAT_CCIF_SHIFT)) &amp; FTFA_FSTAT_CCIF_MASK)</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0fc6d10ebdf1a45172f3c8291fdee94c"> 2372</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_MASK                  (0x10U)</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7586fcfe862202cd864fec542db66458"> 2373</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_SHIFT                 (4U)</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gad649f1c9e369528928f6ee12ea12693f"> 2374</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCNFG_ERSSUSP_SHIFT)) &amp; FTFA_FCNFG_ERSSUSP_MASK)</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac92e8d3d354f7352b8bd61086327d16d"> 2375</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_MASK                  (0x20U)</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0879413588f696dfe9f6a1c849103753"> 2376</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_SHIFT                 (5U)</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaa3b949d86755b3f62bf38394d943f72f"> 2377</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCNFG_ERSAREQ_SHIFT)) &amp; FTFA_FCNFG_ERSAREQ_MASK)</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae9ad4a9aac7c5ef332e4c7d7af0a63a9"> 2378</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_MASK                 (0x40U)</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaea7f60637733465718c684ca9c4612f6"> 2379</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_SHIFT                (6U)</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga82b49207b9172fd4f3b6eccb5f8b9236"> 2380</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCNFG_RDCOLLIE_SHIFT)) &amp; FTFA_FCNFG_RDCOLLIE_MASK)</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gad7b9ee7d7ca0f897784ed211030e6e8f"> 2381</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_MASK                     (0x80U)</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7032f590fbfc9a43d13109688eb3a4c0"> 2382</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_SHIFT                    (7U)</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga865557a904c8180ddaec175392cb282e"> 2383</a></span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCNFG_CCIE_SHIFT)) &amp; FTFA_FCNFG_CCIE_MASK)</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3f0ba5e4a511479878b0505bc098ec00"> 2386</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_MASK                       (0x3U)</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0c7032c13efe05ed6c6d86c42beb7a5f"> 2387</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_SHIFT                      (0U)</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gacb0f50c64228c78ff70896ffa68ec797"> 2388</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSEC_SEC_SHIFT)) &amp; FTFA_FSEC_SEC_MASK)</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac14ea09f287d879b663b0a592c330ec0"> 2389</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_MASK                    (0xCU)</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga1cb7f2755cb290524e1dbb662893582c"> 2390</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_SHIFT                   (2U)</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga31509f1de74f887b5f7c950b24fe48c0"> 2391</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSEC_FSLACC_SHIFT)) &amp; FTFA_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gacb199d6a808af296edd3b6ec6ac66cb8"> 2392</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_MASK                      (0x30U)</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab4ae1ea1634e962a9b420433b1d02e81"> 2393</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_SHIFT                     (4U)</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gabacff1abeb4f7ac2bdd162955446ebab"> 2394</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSEC_MEEN_SHIFT)) &amp; FTFA_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga6c9887828940e3a922c4b93037557df2"> 2395</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_MASK                     (0xC0U)</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab067e78749f412c158925484b07400c0"> 2396</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_SHIFT                    (6U)</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga92eb0ddc48393a53bf7109d6dac8c342"> 2397</a></span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FSEC_KEYEN_SHIFT)) &amp; FTFA_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga779df0be2be88c60f0c9e8e98850d479"> 2400</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_MASK                       (0xFFU)</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga89bbb59793ccc7cb270b4a285c73062f"> 2401</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_SHIFT                      (0U)</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga490833607b9534df37400600d5e4a1dd"> 2402</a></span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FOPT_OPT_SHIFT)) &amp; FTFA_FOPT_OPT_MASK)</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;</div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae1057e6e0ff5441696b4246e99fbd33f"> 2405</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0ee905ea83a52a6a22d12666387f266b"> 2406</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaab7c14d906b7e4a47fde00d6aaa1ecdf"> 2407</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB3_CCOBn_SHIFT)) &amp; FTFA_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gafce9dd30cc49db588976cffd40ff31a3"> 2410</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaf5731dc9ee3c6ce6fdd7c31a20bb0e6c"> 2411</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0b76c510573ac191f77fea543c3d36aa"> 2412</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB2_CCOBn_SHIFT)) &amp; FTFA_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;</div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga17fce81c2555358f011d813a6f3904ac"> 2415</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga077f35706cef4a20a363eb6980f65baf"> 2416</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4c29d83b6a844036b07db102da1daf0e"> 2417</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB1_CCOBn_SHIFT)) &amp; FTFA_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga5b8b3b721c731e331fb126491693baf4"> 2420</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaab9715b8a9e69d256acd31421b32ce97"> 2421</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaea8b726f8e7f7efdb8ce4acbabe06495"> 2422</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB0_CCOBn_SHIFT)) &amp; FTFA_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0fe4a465120d3602ebe4c144d3905534"> 2425</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4281fe52969c1c18536f869c7cf8d2ac"> 2426</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0d42424606f078959076e45bf6f45c3d"> 2427</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB7_CCOBn_SHIFT)) &amp; FTFA_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga35746ac0168b284ea3f29b1b6f47d932"> 2430</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaf859b028e8f5d2dfdbaed9aeccc6c66c"> 2431</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4c7674945e3f13c18ff9af0a27bf3340"> 2432</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB6_CCOBn_SHIFT)) &amp; FTFA_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;</div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga6112d953d0c0527ada279726c9b0c5a3"> 2435</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga632fbfd380fcb5f46e4388b4edb490b2"> 2436</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3eb812983637d422754d6c71bc37636f"> 2437</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB5_CCOBn_SHIFT)) &amp; FTFA_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga42b1625323567bb015cf90601b468433"> 2440</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga22245895591851bc7a547b2fe5464b63"> 2441</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3392c0d338eb61be4e67f0b4a720b06e"> 2442</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB4_CCOBn_SHIFT)) &amp; FTFA_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga286640e4b2ec8195c749e88ef23d6e9b"> 2445</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab9fc4173503ca47be2b4a04ec4635905"> 2446</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae536fccc4b97613a7a06a9889fa0ad7e"> 2447</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOBB_CCOBn_SHIFT)) &amp; FTFA_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaa0a0a7f61d12d4ec0fd9ee2c9117cd03"> 2450</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7ed8fee49581acc92a76f451786a6723"> 2451</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab15606625d07da7c18f59be622adf32a"> 2452</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOBA_CCOBn_SHIFT)) &amp; FTFA_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3d424ebf51a8b74312c01efe408117f1"> 2455</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae44c6a3215eb5b3a75a5cdd54e570127"> 2456</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga08fe939d39815b4825664858c66e32ff"> 2457</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB9_CCOBn_SHIFT)) &amp; FTFA_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4c40268e4d4ae3bc87a782cbbfc9ec99"> 2460</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_MASK                   (0xFFU)</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga9603935c5e6f2c1d51b6b4e952e1428a"> 2461</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_SHIFT                  (0U)</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga30cf95c2ee60990f4f30e05bd0ee29d8"> 2462</a></span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FCCOB8_CCOBn_SHIFT)) &amp; FTFA_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;</div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaa5d3fe6e00716f1d147e22799ba5b7ae"> 2465</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_MASK                    (0xFFU)</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga35d09e54593dc5d05e0946e9ca3ae42b"> 2466</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_SHIFT                   (0U)</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac94c3029a8dbe39595bf14c61e4a8e95"> 2467</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FPROT3_PROT_SHIFT)) &amp; FTFA_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga17b0f04e6c61b3683a99ef21674d8329"> 2470</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_MASK                    (0xFFU)</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7c2381deecb19163451591155ba5a05e"> 2471</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_SHIFT                   (0U)</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab3afd3ff3730b2fa996e86e53260db59"> 2472</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FPROT2_PROT_SHIFT)) &amp; FTFA_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaffbe916c9df3b3d7f04288d9d9746c50"> 2475</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_MASK                    (0xFFU)</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga1b5389e270a3438c9501d785ac868461"> 2476</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_SHIFT                   (0U)</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga97491955c7e87b9a1d0163ffb8f335cd"> 2477</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FPROT1_PROT_SHIFT)) &amp; FTFA_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;</div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac41f6c8343a42460ae9e13a58b2e7af5"> 2480</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_MASK                    (0xFFU)</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaeaea51b92cd5019f8909242cc90e2050"> 2481</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_SHIFT                   (0U)</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga33708b3fd4d704e72fef148e18c137f5"> 2482</a></span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FPROT0_PROT_SHIFT)) &amp; FTFA_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga9b018a4db4ab62e62a8425b190ec0c2c"> 2485</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH3_XA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga284d17958d52f73b623bdf339c0c8a57"> 2486</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH3_XA_SHIFT                     (0U)</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab5732057cfa779b7be311cd82b59214f"> 2487</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH3_XA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_XACCH3_XA_SHIFT)) &amp; FTFA_XACCH3_XA_MASK)</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;</div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac96fdc4aeca0cd56bf72cbe8d09fca96"> 2490</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH2_XA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4be6bf5f3240ebb9410f301ae6e5a50f"> 2491</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH2_XA_SHIFT                     (0U)</span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga4e6ff97062b9fc6c0096869c803ddfcb"> 2492</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH2_XA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_XACCH2_XA_SHIFT)) &amp; FTFA_XACCH2_XA_MASK)</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga2ed8fa0134d78e81f820e3cb5b6c55fb"> 2495</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH1_XA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga16ff2ce74298ed681dc5b089a10f959b"> 2496</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH1_XA_SHIFT                     (0U)</span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga1a5a993d1dc46909c101da0598d53ad1"> 2497</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH1_XA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_XACCH1_XA_SHIFT)) &amp; FTFA_XACCH1_XA_MASK)</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;</div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga1abd92d3534f4f39f42d1375272ec4bc"> 2500</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH0_XA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7860036886553e3b6c13c3dc8ce5d846"> 2501</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH0_XA_SHIFT                     (0U)</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga1749c63f3bd9a88cb06838c11ecfd918"> 2502</a></span>&#160;<span class="preprocessor">#define FTFA_XACCH0_XA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_XACCH0_XA_SHIFT)) &amp; FTFA_XACCH0_XA_MASK)</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gadc5b64314d96d33e345d077d04cdec29"> 2505</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL3_XA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaea55bbda50863ae20ef6ec64feb93057"> 2506</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL3_XA_SHIFT                     (0U)</span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gad989416032377a1bde9cd6f2cb5e957b"> 2507</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL3_XA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_XACCL3_XA_SHIFT)) &amp; FTFA_XACCL3_XA_MASK)</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga623dd95476096d7bfb61328873c06e30"> 2510</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL2_XA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga312e7659cfd50673cb75426fdbce5564"> 2511</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL2_XA_SHIFT                     (0U)</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga21e2947c9b6ac1fd9a81753db3c7b925"> 2512</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL2_XA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_XACCL2_XA_SHIFT)) &amp; FTFA_XACCL2_XA_MASK)</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga91216e204722e67b3da9fa274b462625"> 2515</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL1_XA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga44fcbbc53385d83233aa55acdbaaa845"> 2516</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL1_XA_SHIFT                     (0U)</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gadea2e714d6dd3a2b5fd3100a1258cfcf"> 2517</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL1_XA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_XACCL1_XA_SHIFT)) &amp; FTFA_XACCL1_XA_MASK)</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaae78b3c599ad35324574f57c65e91295"> 2520</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL0_XA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae3e66933aec715c85999d6ee7ee4d867"> 2521</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL0_XA_SHIFT                     (0U)</span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga0ba9aebcd30ba0f8b9fcf87f4671bd25"> 2522</a></span>&#160;<span class="preprocessor">#define FTFA_XACCL0_XA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_XACCL0_XA_SHIFT)) &amp; FTFA_XACCL0_XA_MASK)</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga98bee2a8301dadb0c120971a4012a5fd"> 2525</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH3_SA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gac6e3585303c7c23477412f927ddc1f0a"> 2526</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH3_SA_SHIFT                     (0U)</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gad8899a8f3b9b164fca33c3c8fba5f35a"> 2527</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH3_SA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_SACCH3_SA_SHIFT)) &amp; FTFA_SACCH3_SA_MASK)</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;</div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga7202efd2263fd521d5500897487d40f7"> 2530</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH2_SA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga306f9eebd5d3d1c29288e9e62852c7c5"> 2531</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH2_SA_SHIFT                     (0U)</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gad7ae4465b2ad5a0c9a8d4898646d7a8a"> 2532</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH2_SA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_SACCH2_SA_SHIFT)) &amp; FTFA_SACCH2_SA_MASK)</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga11d9fbdeec34fdf8188f66bbfa5cbf64"> 2535</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH1_SA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga91e65b372fe816c4438897d2a0711f29"> 2536</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH1_SA_SHIFT                     (0U)</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gafaa988183590c613cd7dc05c3d8635c0"> 2537</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH1_SA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_SACCH1_SA_SHIFT)) &amp; FTFA_SACCH1_SA_MASK)</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;</div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga2240566a9a76202c8f0181c55eb0d53a"> 2540</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH0_SA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga5d36721c346e586a6b1c967f54433975"> 2541</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH0_SA_SHIFT                     (0U)</span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga8d76cc66be20d1d14b3c149febca69b1"> 2542</a></span>&#160;<span class="preprocessor">#define FTFA_SACCH0_SA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_SACCH0_SA_SHIFT)) &amp; FTFA_SACCH0_SA_MASK)</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga312489741e676e1b763a4d952cb78d9a"> 2545</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL3_SA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gae1324b65cfa5645a61cd39b3c7551100"> 2546</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL3_SA_SHIFT                     (0U)</span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3e510e2dfeefdc741582e94a1f19769a"> 2547</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL3_SA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_SACCL3_SA_SHIFT)) &amp; FTFA_SACCL3_SA_MASK)</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga593171809d3e59cf1cce1c53e95bd506"> 2550</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL2_SA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga22d80d6436bc3754a8cb7e164a8b1c27"> 2551</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL2_SA_SHIFT                     (0U)</span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaaaa8a28e493733e4c3a052043cbd82fc"> 2552</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL2_SA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_SACCL2_SA_SHIFT)) &amp; FTFA_SACCL2_SA_MASK)</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3499f9ef4024f677524aaa34150cf513"> 2555</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL1_SA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga107cd0410af31d3e7cfdfc3dba742175"> 2556</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL1_SA_SHIFT                     (0U)</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaa287c06a2cbffb3c1e62334b766a86dc"> 2557</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL1_SA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_SACCL1_SA_SHIFT)) &amp; FTFA_SACCL1_SA_MASK)</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga47100ea9d25f8de0b46f772ab67fe732"> 2560</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL0_SA_MASK                      (0xFFU)</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga77c1a8777c9401328fcbd8d157d8916e"> 2561</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL0_SA_SHIFT                     (0U)</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga1482f9596d4911412d19dcecc9af2ca1"> 2562</a></span>&#160;<span class="preprocessor">#define FTFA_SACCL0_SA(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_SACCL0_SA_SHIFT)) &amp; FTFA_SACCL0_SA_MASK)</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;</div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaa9ee749aa184f4bdb99047f030e4ccc6"> 2565</a></span>&#160;<span class="preprocessor">#define FTFA_FACSS_SGSIZE_MASK                   (0xFFU)</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga110712fbed301c7373af482beb00c6df"> 2566</a></span>&#160;<span class="preprocessor">#define FTFA_FACSS_SGSIZE_SHIFT                  (0U)</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gab6586f726edca5b96cb7164190a79395"> 2567</a></span>&#160;<span class="preprocessor">#define FTFA_FACSS_SGSIZE(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FACSS_SGSIZE_SHIFT)) &amp; FTFA_FACSS_SGSIZE_MASK)</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga09bc1fbc515e76cd9714709bdb31ee64"> 2570</a></span>&#160;<span class="preprocessor">#define FTFA_FACSN_NUMSG_MASK                    (0xFFU)</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga34396f0de01e1d5c9133ea779d46fdf2"> 2571</a></span>&#160;<span class="preprocessor">#define FTFA_FACSN_NUMSG_SHIFT                   (0U)</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaf14bbaf29a201a30d1ad0e7cca2795fc"> 2572</a></span>&#160;<span class="preprocessor">#define FTFA_FACSN_NUMSG(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; FTFA_FACSN_NUMSG_SHIFT)) &amp; FTFA_FACSN_NUMSG_MASK)</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160; <span class="comment">/* end of group FTFA_Register_Masks */</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="comment">/* FTFA - Peripheral instance base addresses */</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#gaa2b2cdc953f8c4bfc44977ac97c1ca3a"> 2582</a></span>&#160;<span class="preprocessor">#define FTFA_BASE                                (0x40020000u)</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;</div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga51932e698139405f75ed323a8bc0bbb8"> 2584</a></span>&#160;<span class="preprocessor">#define FTFA                                     ((FTFA_Type *)FTFA_BASE)</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga28d40395dc31038db1be1208dd23fe92"> 2586</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_ADDRS                          { FTFA_BASE }</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;</div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga3f06770a713a2c02c4eec6b98daefd7e"> 2588</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_PTRS                           { FTFA }</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___f_t_f_a___register___masks.html#ga2038132a82db8c41df57436b93a52911"> 2590</a></span>&#160;<span class="preprocessor">#define FTFA_COMMAND_COMPLETE_IRQS               { FTFA_IRQn }</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160; <span class="comment">/* end of group FTFA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment">   -- GENFSK Peripheral Access Layer</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;</div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="struct_g_e_n_f_s_k___type.html"> 2607</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2a0c766795fb67d8534ca04b5bee2ab6"> 2608</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2a0c766795fb67d8534ca04b5bee2ab6">IRQ_CTRL</a>;                          </div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328"> 2609</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328">EVENT_TMR</a>;                         </div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9520a43f2690ce815215a13edd949f1"> 2610</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9520a43f2690ce815215a13edd949f1">T1_CMP</a>;                            </div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbc4ca2aea586d82d72da5d7bf807f14"> 2611</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbc4ca2aea586d82d72da5d7bf807f14">T2_CMP</a>;                            </div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b"> 2612</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b">TIMESTAMP</a>;                         </div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152"> 2613</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152">XCVR_CTRL</a>;                         </div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf2e437b3be76a748bd174d7d9a47ef6"> 2614</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf2e437b3be76a748bd174d7d9a47ef6">XCVR_STS</a>;                          </div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ec026d20c4b1eda5887e01de355642f"> 2615</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ec026d20c4b1eda5887e01de355642f">XCVR_CFG</a>;                          </div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaae1df86e2bfdb852da35cd0168c46b69"> 2616</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaae1df86e2bfdb852da35cd0168c46b69">CHANNEL_NUM</a>;                       </div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga14fee816b731d7142a0eaba702efa014"> 2617</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga14fee816b731d7142a0eaba702efa014">TX_POWER</a>;                          </div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ef4d1b50b4adfaae80a42259ec026e"> 2618</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ef4d1b50b4adfaae80a42259ec026e">NTW_ADR_CTRL</a>;                      </div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85771910e133396d4e5d3ca98e0908e6"> 2619</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85771910e133396d4e5d3ca98e0908e6">NTW_ADR_0</a>;                         </div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadda8a7a49d3da567fe7cc125bfa484ba"> 2620</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadda8a7a49d3da567fe7cc125bfa484ba">NTW_ADR_1</a>;                         </div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5491b2a9cac4213005075b134631bd7c"> 2621</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5491b2a9cac4213005075b134631bd7c">NTW_ADR_2</a>;                         </div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91d5845ed02c6df02cab40581f30ee4"> 2622</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91d5845ed02c6df02cab40581f30ee4">NTW_ADR_3</a>;                         </div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad0f2eaa4ae1530f48396cf28523912d"> 2623</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad0f2eaa4ae1530f48396cf28523912d">RX_WATERMARK</a>;                      </div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5"> 2624</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5">DSM_CTRL</a>;                          </div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef"> 2625</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef">PART_ID</a>;                           </div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga33a1c574e559dc57bb2fc28166bf6341"> 2626</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[24];</div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1df15f142e0c97a45ba79a498345539d"> 2627</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1df15f142e0c97a45ba79a498345539d">PACKET_CFG</a>;                        </div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cbbc2384a72b5886427a7817fd4ceff"> 2628</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cbbc2384a72b5886427a7817fd4ceff">H0_CFG</a>;                            </div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5cd0a65cb6405b93571c05910520fe99"> 2629</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5cd0a65cb6405b93571c05910520fe99">H1_CFG</a>;                            </div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa3551fcb405090c2db463490fc60d68f"> 2630</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa3551fcb405090c2db463490fc60d68f">CRC_CFG</a>;                           </div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7ce7811611e45ed3ec8d396b2d26efd"> 2631</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7ce7811611e45ed3ec8d396b2d26efd">CRC_INIT</a>;                          </div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07f5dd9c04ba87ea32b88eb657cc77c1"> 2632</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07f5dd9c04ba87ea32b88eb657cc77c1">CRC_POLY</a>;                          </div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cf9d46d19810bfef82bbebea82a8e17"> 2633</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cf9d46d19810bfef82bbebea82a8e17">CRC_XOR_OUT</a>;                       </div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88892bb379e6b5874648f7ba567fdc7f"> 2634</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88892bb379e6b5874648f7ba567fdc7f">WHITEN_CFG</a>;                        </div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf2cd038e0e067b56269a45a84fd51296"> 2635</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf2cd038e0e067b56269a45a84fd51296">WHITEN_POLY</a>;                       </div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf94da04d7b9a1c06f0761a2ab7b14e0d"> 2636</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf94da04d7b9a1c06f0761a2ab7b14e0d">WHITEN_SZ_THR</a>;                     </div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2c2f9ac8710b82ebe410167cf5751467"> 2637</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2c2f9ac8710b82ebe410167cf5751467">BITRATE</a>;                           </div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacce1054697f9c229474b3423aab81612"> 2638</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacce1054697f9c229474b3423aab81612">PB_PARTITION</a>;                      </div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;} <a class="code" href="struct_g_e_n_f_s_k___type.html">GENFSK_Type</a>;</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">   -- GENFSK Register Masks</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0a60c0c52bcdd1c20e96528a8f143410"> 2651</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_SEQ_END_IRQ_MASK         (0x1U)</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6084308b643099464a877afa820b6e90"> 2652</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_SEQ_END_IRQ_SHIFT        (0U)</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac706b2753c4dabc9f622e849095883e7"> 2653</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_SEQ_END_IRQ(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_SEQ_END_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_SEQ_END_IRQ_MASK)</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6f022b3e9fdf4e76e0b4a8d38f729dc2"> 2654</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TX_IRQ_MASK              (0x2U)</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf8c689a28d7804562d7748df26ab0de4"> 2655</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TX_IRQ_SHIFT             (1U)</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7fdd84dd705c8792d1639e43f5a67da2"> 2656</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TX_IRQ(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_TX_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_TX_IRQ_MASK)</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6d9b72f694d79462189110a795911acf"> 2657</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_IRQ_MASK              (0x4U)</span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga61a7e59c6dce0266f82c33e9fc3173ea"> 2658</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_IRQ_SHIFT             (2U)</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga581352efc1f9de06b03813216908923c"> 2659</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_IRQ(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_RX_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_RX_IRQ_MASK)</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5935f588cb9947761cc387c68b89c438"> 2660</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_NTW_ADR_IRQ_MASK         (0x8U)</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga570e0eb33a777fb5f6acd95b84f54766"> 2661</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_NTW_ADR_IRQ_SHIFT        (3U)</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gacb22e48a96b58bc187d554741c039916"> 2662</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_NTW_ADR_IRQ(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_NTW_ADR_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_NTW_ADR_IRQ_MASK)</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab9713c3069fc81e12cfb4baa8485e99e"> 2663</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T1_IRQ_MASK              (0x10U)</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab6a0a86e28d2dc5c4398a475f08346df"> 2664</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T1_IRQ_SHIFT             (4U)</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaeba1b1d9a7bbfbedf1fd9450c888d548"> 2665</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T1_IRQ(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_T1_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_T1_IRQ_MASK)</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8613bfefd11ccdc6fdfb6d7e23ce9091"> 2666</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T2_IRQ_MASK              (0x20U)</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4fab48036bc8ac7847a0b91a139639bb"> 2667</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T2_IRQ_SHIFT             (5U)</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga56b7b5940fedab961fcbd5b25cff49bf"> 2668</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T2_IRQ(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_T2_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_T2_IRQ_MASK)</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7788bc6ac434c7c29ff03e8b02945c64"> 2669</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_MASK      (0x40U)</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabd8c024661831388f31fe819c46565b2"> 2670</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_SHIFT     (6U)</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6246334b5f7328b3ca448358ddfa7b4e"> 2671</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_MASK)</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab6813cc72ff384eb6ba6dc26467581b6"> 2672</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_WAKE_IRQ_MASK            (0x80U)</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7dde4fef62a2b145f1fd34fccfc94bc5"> 2673</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_WAKE_IRQ_SHIFT           (7U)</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8247713d044a3823dcdb4bdcb1be085b"> 2674</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_WAKE_IRQ(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_WAKE_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_WAKE_IRQ_MASK)</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9d6c5f11af183dea25f71de5c779bd99"> 2675</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_MASK    (0x100U)</span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga37dc7bde46baad87132872889bfe8e6a"> 2676</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_SHIFT   (8U)</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3b3e543085542c64415d82c48f010e0e"> 2677</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_MASK)</span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga230bb2c813a1bfc2e75781de332ab66f"> 2678</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TSM_IRQ_MASK             (0x200U)</span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac46fcf8ce9cd196eb850f05b33ce432b"> 2679</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TSM_IRQ_SHIFT            (9U)</span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf55802cf16d5c16441a44158b84f1448"> 2680</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TSM_IRQ(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_TSM_IRQ_SHIFT)) &amp; GENFSK_IRQ_CTRL_TSM_IRQ_MASK)</span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6462dbe6e170f08f0ca1d217ee09381f"> 2681</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN_MASK      (0x10000U)</span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8f99ad999e820fbccff67b70af77c8ff"> 2682</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN_SHIFT     (16U)</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9c1f93143629ed390b67ce9bf473b5e8"> 2683</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_SEQ_END_IRQ_EN_MASK)</span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3ec9d95e0a3d59281c747acd9e0206eb"> 2684</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TX_IRQ_EN_MASK           (0x20000U)</span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1b41cf980e061c818c0fccae0abab6ae"> 2685</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TX_IRQ_EN_SHIFT          (17U)</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga16ef3bc4352246657f139428511d7060"> 2686</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TX_IRQ_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_TX_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_TX_IRQ_EN_MASK)</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae8817d2ca9ddeec3a4ab42bb0c14d264"> 2687</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_IRQ_EN_MASK           (0x40000U)</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafc59392b8c10c90332bf4a4b5c887093"> 2688</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_IRQ_EN_SHIFT          (18U)</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga57486d8defbd21028fc48efb315eb0ec"> 2689</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_IRQ_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_RX_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_RX_IRQ_EN_MASK)</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaad64976dd6406824b219c986a920a3a7"> 2690</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN_MASK      (0x80000U)</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1bdcabf842e9ccb17d4c84d7b48c09e4"> 2691</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN_SHIFT     (19U)</span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga62c5eb627b4b7b20fe14dbd88784a093"> 2692</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_NTW_ADR_IRQ_EN_MASK)</span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac406b58a700876bda093f2e606742d86"> 2693</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T1_IRQ_EN_MASK           (0x100000U)</span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac7a46987591e59af45f3a43018a6aa5b"> 2694</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T1_IRQ_EN_SHIFT          (20U)</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga970d08bce9b84d8bc81dc43c938086a5"> 2695</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T1_IRQ_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_T1_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_T1_IRQ_EN_MASK)</span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa20386e779b1422761c0dd926e2f6c1f"> 2696</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T2_IRQ_EN_MASK           (0x200000U)</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7ec885d867995b26f2f667eac8193539"> 2697</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T2_IRQ_EN_SHIFT          (21U)</span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga31698f4955a62a55741ab71869d4c2fc"> 2698</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_T2_IRQ_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_T2_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_T2_IRQ_EN_MASK)</span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabde3dea579b3b2f8f0c64e659bafb87b"> 2699</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_MASK   (0x400000U)</span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa0094f7e85f5078d5b5bb2ab392a0521"> 2700</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_SHIFT  (22U)</span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae1c8584d7a5b142f14711f1cc7d2c4d0"> 2701</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_PLL_UNLOCK_IRQ_EN_MASK)</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaaa039140b7d25fd985d563f6d1db5785"> 2702</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_WAKE_IRQ_EN_MASK         (0x800000U)</span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4f04ff2b227d7fc70abc756443fe2810"> 2703</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_WAKE_IRQ_EN_SHIFT        (23U)</span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab3af11d71fb9ec57a29c39a43bbc8167"> 2704</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_WAKE_IRQ_EN(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_WAKE_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_WAKE_IRQ_EN_MASK)</span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gacc5fa47e4871fefcce42e7977bfccfb6"> 2705</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN_MASK (0x1000000U)</span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga75bf9269d51ed98777212de7cc7929c1"> 2706</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN_SHIFT (24U)</span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae7967f7d30e0958cf299fd27d4aacdfc"> 2707</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_RX_WATERMARK_IRQ_EN_MASK)</span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8a041a40bbe5b080945eda5f10641565"> 2708</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TSM_IRQ_EN_MASK          (0x2000000U)</span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4c6a5181a18b96efc699c0c1a3fd1ce5"> 2709</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TSM_IRQ_EN_SHIFT         (25U)</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga68929ed0ed297258ffef3a220dbd4afc"> 2710</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_TSM_IRQ_EN(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_TSM_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_TSM_IRQ_EN_MASK)</span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga08a85294e6ae02aa95c104acce30ad77"> 2711</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN_MASK  (0x4000000U)</span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae2f1f9944900c68be0ed4c66649112b3"> 2712</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN_SHIFT (26U)</span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabf72cf42536ed23fb16ec712da9c7b11"> 2713</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN_SHIFT)) &amp; GENFSK_IRQ_CTRL_GENERIC_FSK_IRQ_EN_MASK)</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga75d3bf308826d73ab2e908bde7c743a7"> 2714</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_CRC_IGNORE_MASK          (0x8000000U)</span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafb921b4de59754094b554b833a11ce54"> 2715</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_CRC_IGNORE_SHIFT         (27U)</span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga154471d5fd8cb8b76a64b343cd7c2e57"> 2716</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_CRC_IGNORE(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_CRC_IGNORE_SHIFT)) &amp; GENFSK_IRQ_CTRL_CRC_IGNORE_MASK)</span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga09ae3003e313adb28380c874b6685cf9"> 2717</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_CRC_VALID_MASK           (0x80000000U)</span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaeb48d8435a1b2157dd139cc7a72fba13"> 2718</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_CRC_VALID_SHIFT          (31U)</span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5728b8be0e024f1dcca351e9b9536050"> 2719</a></span>&#160;<span class="preprocessor">#define GENFSK_IRQ_CTRL_CRC_VALID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_IRQ_CTRL_CRC_VALID_SHIFT)) &amp; GENFSK_IRQ_CTRL_CRC_VALID_MASK)</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga192191463903056a7245302e1ed4e936"> 2722</a></span>&#160;<span class="preprocessor">#define GENFSK_EVENT_TMR_EVENT_TMR_MASK          (0xFFFFFFU)</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga14786a275e861df904169a62864fff57"> 2723</a></span>&#160;<span class="preprocessor">#define GENFSK_EVENT_TMR_EVENT_TMR_SHIFT         (0U)</span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac7e40f1786c9bd0a8881b7812d810650"> 2724</a></span>&#160;<span class="preprocessor">#define GENFSK_EVENT_TMR_EVENT_TMR(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_EVENT_TMR_EVENT_TMR_SHIFT)) &amp; GENFSK_EVENT_TMR_EVENT_TMR_MASK)</span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf54835865a601381f9cf6e9422cae8ba"> 2725</a></span>&#160;<span class="preprocessor">#define GENFSK_EVENT_TMR_EVENT_TMR_LD_MASK       (0x1000000U)</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaaf6ea0bc5a4dc162b588457c00730832"> 2726</a></span>&#160;<span class="preprocessor">#define GENFSK_EVENT_TMR_EVENT_TMR_LD_SHIFT      (24U)</span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7b6bd684add79c4a3a556550eeb1651b"> 2727</a></span>&#160;<span class="preprocessor">#define GENFSK_EVENT_TMR_EVENT_TMR_LD(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_EVENT_TMR_EVENT_TMR_LD_SHIFT)) &amp; GENFSK_EVENT_TMR_EVENT_TMR_LD_MASK)</span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0ebf52b52cc0b03ace326cb793e2f4a2"> 2728</a></span>&#160;<span class="preprocessor">#define GENFSK_EVENT_TMR_EVENT_TMR_ADD_MASK      (0x2000000U)</span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1d38c3ead9189c6d9dd78ad32be0488d"> 2729</a></span>&#160;<span class="preprocessor">#define GENFSK_EVENT_TMR_EVENT_TMR_ADD_SHIFT     (25U)</span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7fe44af4b23fe07484c4958e95f9c0a5"> 2730</a></span>&#160;<span class="preprocessor">#define GENFSK_EVENT_TMR_EVENT_TMR_ADD(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_EVENT_TMR_EVENT_TMR_ADD_SHIFT)) &amp; GENFSK_EVENT_TMR_EVENT_TMR_ADD_MASK)</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga836336875e0ee6184af2f0c1551d9a63"> 2733</a></span>&#160;<span class="preprocessor">#define GENFSK_T1_CMP_T1_CMP_MASK                (0xFFFFFFU)</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab3d7402582cd7c78eab00444002e05dc"> 2734</a></span>&#160;<span class="preprocessor">#define GENFSK_T1_CMP_T1_CMP_SHIFT               (0U)</span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga711ed2f7713767217aaff585e4ab2644"> 2735</a></span>&#160;<span class="preprocessor">#define GENFSK_T1_CMP_T1_CMP(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_T1_CMP_T1_CMP_SHIFT)) &amp; GENFSK_T1_CMP_T1_CMP_MASK)</span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga267029d6cf490eacb11e3ac6e67f5c1c"> 2736</a></span>&#160;<span class="preprocessor">#define GENFSK_T1_CMP_T1_CMP_EN_MASK             (0x1000000U)</span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa11a46dd1030ba8d57edb671d2ffb54c"> 2737</a></span>&#160;<span class="preprocessor">#define GENFSK_T1_CMP_T1_CMP_EN_SHIFT            (24U)</span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gadb9b42336d5562b44c1572a2c12a4cc1"> 2738</a></span>&#160;<span class="preprocessor">#define GENFSK_T1_CMP_T1_CMP_EN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_T1_CMP_T1_CMP_EN_SHIFT)) &amp; GENFSK_T1_CMP_T1_CMP_EN_MASK)</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;</div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae77a5dd8205ed441ed04173bb6b2bc73"> 2741</a></span>&#160;<span class="preprocessor">#define GENFSK_T2_CMP_T2_CMP_MASK                (0xFFFFFFU)</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gadcd6fdd09d47dad44a4e1d8261da1a36"> 2742</a></span>&#160;<span class="preprocessor">#define GENFSK_T2_CMP_T2_CMP_SHIFT               (0U)</span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac5f5a26ee1c69c166f39ef5958288d1e"> 2743</a></span>&#160;<span class="preprocessor">#define GENFSK_T2_CMP_T2_CMP(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_T2_CMP_T2_CMP_SHIFT)) &amp; GENFSK_T2_CMP_T2_CMP_MASK)</span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2f1fddc0196a2e3d5fd7f85309ecac07"> 2744</a></span>&#160;<span class="preprocessor">#define GENFSK_T2_CMP_T2_CMP_EN_MASK             (0x1000000U)</span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabebca92e4e3133b98b820b5265078ce9"> 2745</a></span>&#160;<span class="preprocessor">#define GENFSK_T2_CMP_T2_CMP_EN_SHIFT            (24U)</span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa5dd9e1bf2e8954f430966207989f315"> 2746</a></span>&#160;<span class="preprocessor">#define GENFSK_T2_CMP_T2_CMP_EN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_T2_CMP_T2_CMP_EN_SHIFT)) &amp; GENFSK_T2_CMP_T2_CMP_EN_MASK)</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga31a65784e0c38f76b693498b670f560e"> 2749</a></span>&#160;<span class="preprocessor">#define GENFSK_TIMESTAMP_TIMESTAMP_MASK          (0xFFFFFFU)</span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga37edf76d686819e3824da828f5ba987d"> 2750</a></span>&#160;<span class="preprocessor">#define GENFSK_TIMESTAMP_TIMESTAMP_SHIFT         (0U)</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2a729756033b5fb24cd16034a577220a"> 2751</a></span>&#160;<span class="preprocessor">#define GENFSK_TIMESTAMP_TIMESTAMP(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_TIMESTAMP_TIMESTAMP_SHIFT)) &amp; GENFSK_TIMESTAMP_TIMESTAMP_MASK)</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab3aebc5202d5f52a05b7912a34a11360"> 2754</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CTRL_SEQCMD_MASK             (0xFU)</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0ebde159d4dd13e6ed036670ec4c4522"> 2755</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CTRL_SEQCMD_SHIFT            (0U)</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7abaec8f0dcd2c0214b1785250fc32ca"> 2756</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CTRL_SEQCMD(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_CTRL_SEQCMD_SHIFT)) &amp; GENFSK_XCVR_CTRL_SEQCMD_MASK)</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6ba440e36580b64190b2fc8ccecd0f5d"> 2757</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CTRL_CMDDEC_CS_MASK          (0x7000000U)</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5e5d98a8cd5aae8e2d5980baba0bd8b5"> 2758</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CTRL_CMDDEC_CS_SHIFT         (24U)</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3578d73d52370346c757c61bba47eb33"> 2759</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CTRL_CMDDEC_CS(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_CTRL_CMDDEC_CS_SHIFT)) &amp; GENFSK_XCVR_CTRL_CMDDEC_CS_MASK)</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga104337167d34909d06fdbb42e908ee9d"> 2760</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CTRL_XCVR_BUSY_MASK          (0x80000000U)</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga96b54d6f2f75001e2ad53a64a61002a5"> 2761</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CTRL_XCVR_BUSY_SHIFT         (31U)</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga970612b9b1bcc1fdc0c12664c66cb7b9"> 2762</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CTRL_XCVR_BUSY(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_CTRL_XCVR_BUSY_SHIFT)) &amp; GENFSK_XCVR_CTRL_XCVR_BUSY_MASK)</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa991ba135f9913dc96267f61bbb8d887"> 2765</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_START_T1_PEND_MASK    (0x1U)</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga592d5abc250f75d1b8e7f656a2e30fe8"> 2766</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_START_T1_PEND_SHIFT   (0U)</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa4a8201ba9862590868189ee4d822afc"> 2767</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_START_T1_PEND(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_TX_START_T1_PEND_SHIFT)) &amp; GENFSK_XCVR_STS_TX_START_T1_PEND_MASK)</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga05b729cc7dd247a12aa7e82398436ca4"> 2768</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_START_T2_PEND_MASK    (0x2U)</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae7aa8d683ac8e3373cf5b381af3c2390"> 2769</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_START_T2_PEND_SHIFT   (1U)</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafef7e2fa9daed083e540062eee28aac4"> 2770</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_START_T2_PEND(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_TX_START_T2_PEND_SHIFT)) &amp; GENFSK_XCVR_STS_TX_START_T2_PEND_MASK)</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gadfd85082fd543f114b5dfddf3b045d61"> 2771</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_IN_WARMUP_MASK        (0x4U)</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga00683ff32b8baa0ee15cdde4a71841c7"> 2772</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_IN_WARMUP_SHIFT       (2U)</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga60ec28a330c333bbff31ee8d4d6c9ec1"> 2773</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_IN_WARMUP(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_TX_IN_WARMUP_SHIFT)) &amp; GENFSK_XCVR_STS_TX_IN_WARMUP_MASK)</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga51ac0727b2a6bdfde6a42f676b6391cc"> 2774</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_IN_PROGRESS_MASK      (0x8U)</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga61a1ce513989229315d431c863102ad2"> 2775</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_IN_PROGRESS_SHIFT     (3U)</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1dd1acecceff3f03121744c92380a3fe"> 2776</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_IN_PROGRESS(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_TX_IN_PROGRESS_SHIFT)) &amp; GENFSK_XCVR_STS_TX_IN_PROGRESS_MASK)</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae81f134dd0eae43fb47de9fa87cf6de0"> 2777</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_IN_WARMDN_MASK        (0x10U)</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa9ced778d6c58f90a9b699a00a2ca24d"> 2778</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_IN_WARMDN_SHIFT       (4U)</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9686c125f3eb1cbd113975baf7da38a2"> 2779</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_TX_IN_WARMDN(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_TX_IN_WARMDN_SHIFT)) &amp; GENFSK_XCVR_STS_TX_IN_WARMDN_MASK)</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaeebaf2a7ecd0533319c605bf102334f2"> 2780</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_START_T1_PEND_MASK    (0x20U)</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga91316eb2ad98ac6050094a14015b1f70"> 2781</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_START_T1_PEND_SHIFT   (5U)</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0cf81651fe3eb6a499ad7e22472b045d"> 2782</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_START_T1_PEND(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_RX_START_T1_PEND_SHIFT)) &amp; GENFSK_XCVR_STS_RX_START_T1_PEND_MASK)</span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga738599ff8b726f2f3283368e9e20cc64"> 2783</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_START_T2_PEND_MASK    (0x40U)</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafebcceda55a8fd9e054d818b01dc09bd"> 2784</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_START_T2_PEND_SHIFT   (6U)</span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gacd81705334e58033088afe110baa7d07"> 2785</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_START_T2_PEND(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_RX_START_T2_PEND_SHIFT)) &amp; GENFSK_XCVR_STS_RX_START_T2_PEND_MASK)</span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8cb6752dcfa4a42f5f0ac4e89b979178"> 2786</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_STOP_T1_PEND_MASK     (0x80U)</span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad28e2e3d14ef911a891f7eecf1251a02"> 2787</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_STOP_T1_PEND_SHIFT    (7U)</span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6a18654753ea9c0ad32c5b8e7cdfe195"> 2788</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_STOP_T1_PEND(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_RX_STOP_T1_PEND_SHIFT)) &amp; GENFSK_XCVR_STS_RX_STOP_T1_PEND_MASK)</span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab6615baf28dcf088904772086d3004b6"> 2789</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_STOP_T2_PEND_MASK     (0x100U)</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0aede2fd7eaaa266d6983b91ae016e8f"> 2790</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_STOP_T2_PEND_SHIFT    (8U)</span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab57f2e432a343faba706d06a329db1f1"> 2791</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_STOP_T2_PEND(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_RX_STOP_T2_PEND_SHIFT)) &amp; GENFSK_XCVR_STS_RX_STOP_T2_PEND_MASK)</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6158620c483c9c96cc4b06f5cb2bae25"> 2792</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_WARMUP_MASK        (0x200U)</span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaccdb7f7e9f96e033ee8915a2afa6218d"> 2793</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_WARMUP_SHIFT       (9U)</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa74ec62e3a494103dc77c8c0bfc32f37"> 2794</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_WARMUP(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_RX_IN_WARMUP_SHIFT)) &amp; GENFSK_XCVR_STS_RX_IN_WARMUP_MASK)</span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab71727f33b9d15572b6d393847fc7cf2"> 2795</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_SEARCH_MASK        (0x400U)</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa6180b773e912e413e50ad7b8da2855d"> 2796</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_SEARCH_SHIFT       (10U)</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8fa834632ab8b5aa63282da0e8d52402"> 2797</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_SEARCH(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_RX_IN_SEARCH_SHIFT)) &amp; GENFSK_XCVR_STS_RX_IN_SEARCH_MASK)</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6779dcb73f81cb07a6e04d81ba36b6c7"> 2798</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_PROGRESS_MASK      (0x800U)</span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga590f04d7282df221c360cf1dbf331114"> 2799</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_PROGRESS_SHIFT     (11U)</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga79b4884b1678031dc64c0b4d93f0acf6"> 2800</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_PROGRESS(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_RX_IN_PROGRESS_SHIFT)) &amp; GENFSK_XCVR_STS_RX_IN_PROGRESS_MASK)</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6deea14d0f9d5c82111437e5f6b78b36"> 2801</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_WARMDN_MASK        (0x1000U)</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga30866c6b2e2b1440b340f6341e8e8cda"> 2802</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_WARMDN_SHIFT       (12U)</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaca389aae4a4f19b96b3e7c5b64bc393e"> 2803</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RX_IN_WARMDN(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_RX_IN_WARMDN_SHIFT)) &amp; GENFSK_XCVR_STS_RX_IN_WARMDN_MASK)</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga193e8d1dfcd2c46f2eea334278908ac6"> 2804</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_LQI_VALID_MASK           (0x4000U)</span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac34da8133a365e30ccfe5e046e710daa"> 2805</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_LQI_VALID_SHIFT          (14U)</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab87813483981d6ccc0d1de8eae22b6e6"> 2806</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_LQI_VALID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_LQI_VALID_SHIFT)) &amp; GENFSK_XCVR_STS_LQI_VALID_MASK)</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabde45afe2880dfd3a860ec70e4ab20e7"> 2807</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_CRC_VALID_MASK           (0x8000U)</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2086c3ce0cf29c06c618f990b9c97a6a"> 2808</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_CRC_VALID_SHIFT          (15U)</span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga25c0587f3c5272469f3f67f29f5249e1"> 2809</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_CRC_VALID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_CRC_VALID_SHIFT)) &amp; GENFSK_XCVR_STS_CRC_VALID_MASK)</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac9ebec739777f1eeb926b723980ce05a"> 2810</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RSSI_MASK                (0xFF0000U)</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa51902630955cd6adb84a45f4edfb76d"> 2811</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RSSI_SHIFT               (16U)</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga890858b3f94217c5a4ae41112a2d94f2"> 2812</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_RSSI(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_RSSI_SHIFT)) &amp; GENFSK_XCVR_STS_RSSI_MASK)</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga90756c06a83f478c1b324b253d310b1b"> 2813</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_LQI_MASK                 (0xFF000000U)</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gace0ed809206681d853f014fb7ebd2e77"> 2814</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_LQI_SHIFT                (24U)</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gacffbf0bac94a98c78bcd9130acae577a"> 2815</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_STS_LQI(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_STS_LQI_SHIFT)) &amp; GENFSK_XCVR_STS_LQI_MASK)</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaae27a348a3c0824030cee529caa7ca94"> 2818</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_TX_WHITEN_DIS_MASK       (0x1U)</span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaea12bf9dd6170f31950ff79fda1ccd03"> 2819</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_TX_WHITEN_DIS_SHIFT      (0U)</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0680102a0472c7c99242a4e2a3188998"> 2820</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_TX_WHITEN_DIS(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_CFG_TX_WHITEN_DIS_SHIFT)) &amp; GENFSK_XCVR_CFG_TX_WHITEN_DIS_MASK)</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga459dc81879cd93597ffefbc71eb0631b"> 2821</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_RX_DEWHITEN_DIS_MASK     (0x2U)</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae1e7b23ea79be27886c99c4307835a15"> 2822</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_RX_DEWHITEN_DIS_SHIFT    (1U)</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga205ec284e0d4da9b0efc87fbd25662e8"> 2823</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_RX_DEWHITEN_DIS(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_CFG_RX_DEWHITEN_DIS_SHIFT)) &amp; GENFSK_XCVR_CFG_RX_DEWHITEN_DIS_MASK)</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5fbe476ec3f303b9e28d38926996705d"> 2824</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_SW_CRC_EN_MASK           (0x4U)</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga847dc340b49c968cc3057cab16e8603e"> 2825</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_SW_CRC_EN_SHIFT          (2U)</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga46f86a272b6ea5795b41f66cd59fe0d2"> 2826</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_SW_CRC_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_CFG_SW_CRC_EN_SHIFT)) &amp; GENFSK_XCVR_CFG_SW_CRC_EN_MASK)</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf32a27507b98c766c11207e19b049985"> 2827</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_PREAMBLE_SZ_MASK         (0x70U)</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga24b5f2b41fed79d89c40dcf9f44b250a"> 2828</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_PREAMBLE_SZ_SHIFT        (4U)</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga93ceaf25b049cc0b5441290f156bf286"> 2829</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_PREAMBLE_SZ(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_CFG_PREAMBLE_SZ_SHIFT)) &amp; GENFSK_XCVR_CFG_PREAMBLE_SZ_MASK)</span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf1253729e70378531e90121c3b7728b5"> 2830</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_TX_WARMUP_MASK           (0xFF00U)</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad7ade0ea83a3aa3a35c0a524936a69a2"> 2831</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_TX_WARMUP_SHIFT          (8U)</span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae38e783fd97bb634ab8fd6111f9d1d66"> 2832</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_TX_WARMUP(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_CFG_TX_WARMUP_SHIFT)) &amp; GENFSK_XCVR_CFG_TX_WARMUP_MASK)</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3848de83102637f9c267582b8b879a3a"> 2833</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_RX_WARMUP_MASK           (0xFF0000U)</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9f7b7e6fb339e0547fcc8d086d8a8055"> 2834</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_RX_WARMUP_SHIFT          (16U)</span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0bd7437d778f52a0d98cebb221d225f3"> 2835</a></span>&#160;<span class="preprocessor">#define GENFSK_XCVR_CFG_RX_WARMUP(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_XCVR_CFG_RX_WARMUP_SHIFT)) &amp; GENFSK_XCVR_CFG_RX_WARMUP_MASK)</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;</div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga947dbe770ed5818d0aba66cc032b70ea"> 2838</a></span>&#160;<span class="preprocessor">#define GENFSK_CHANNEL_NUM_CHANNEL_NUM_MASK      (0x7FU)</span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4745e49888671ec340c1121ec01bfc79"> 2839</a></span>&#160;<span class="preprocessor">#define GENFSK_CHANNEL_NUM_CHANNEL_NUM_SHIFT     (0U)</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga687831161c54096326a78b253dd57b79"> 2840</a></span>&#160;<span class="preprocessor">#define GENFSK_CHANNEL_NUM_CHANNEL_NUM(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_CHANNEL_NUM_CHANNEL_NUM_SHIFT)) &amp; GENFSK_CHANNEL_NUM_CHANNEL_NUM_MASK)</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga7b285e38cfd3c97bb7ba2b332c7e70ad"> 2843</a></span>&#160;<span class="preprocessor">#define GENFSK_TX_POWER_TX_POWER_MASK            (0x3FU)</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0c018768af8cad8d29850d6ed483e88b"> 2844</a></span>&#160;<span class="preprocessor">#define GENFSK_TX_POWER_TX_POWER_SHIFT           (0U)</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaca4e3448058ea3f818aa80e5820902dc"> 2845</a></span>&#160;<span class="preprocessor">#define GENFSK_TX_POWER_TX_POWER(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_TX_POWER_TX_POWER_SHIFT)) &amp; GENFSK_TX_POWER_TX_POWER_MASK)</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;</div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2153e02aa9fb9046c2869095a8c9af51"> 2848</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_EN_MASK      (0xFU)</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf2379097eeea732e2b4028215c4c4c68"> 2849</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_EN_SHIFT     (0U)</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab79663a6c5bfd7c213aa3a43af74fe6d"> 2850</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR_EN_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR_EN_MASK)</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf3df04b4290efe5de8b036a78ed0e63e"> 2851</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH_MASK     (0xF0U)</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac5ef5d6bc95aab3a5b36e19e2b42a5f1"> 2852</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH_SHIFT    (4U)</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad07444d63749d2d8fa1c68392a256eb2"> 2853</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR_MCH_MASK)</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf4ff57425e6e405785e920dbef2d0978"> 2854</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ_MASK     (0x300U)</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga70fca0d17c49713acb7e72402ae55333"> 2855</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ_SHIFT    (8U)</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga23112bb4a8236bf576000bb4cc64a4d4"> 2856</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR0_SZ_MASK)</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2da1ebce1c9c58da178f7e8d84cdc1fc"> 2857</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ_MASK     (0xC00U)</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga20724a6a1204937ea7ac26c194073451"> 2858</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ_SHIFT    (10U)</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga249663c5bb66f434d476f1851ebb7faf"> 2859</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR1_SZ_MASK)</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga6ca284747bd8e315bb42cc3afdf9d55a"> 2860</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ_MASK     (0x3000U)</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0dbb9ce2fbf3bcd1147691dc93db76be"> 2861</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ_SHIFT    (12U)</span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf18a8f63e03ac28836fb34216d538e93"> 2862</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR2_SZ_MASK)</span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4aa1123030d9ab115ff5287ff0fdeb52"> 2863</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ_MASK     (0xC000U)</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafb735a96e6dc95c0ac94a37022bbc8b2"> 2864</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ_SHIFT    (14U)</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8f5485c6f5d79d4a3530ee5b53591764"> 2865</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR3_SZ_MASK)</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8abf293dd1f2a43edac8a82731f7e1c5"> 2866</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0_MASK    (0x70000U)</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga123c471288003bb39db08392bf3edd99"> 2867</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0_SHIFT   (16U)</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2fd447c043b7fb9e109c0e2a7774aaf4"> 2868</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR_THR0_MASK)</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2202a9657d71dde46b02b75482077b47"> 2869</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1_MASK    (0x700000U)</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0bcc7268d3036e9864b7407e43c8054f"> 2870</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1_SHIFT   (20U)</span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga33f2735fee3a264eb9b5f9b77cbf66db"> 2871</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR_THR1_MASK)</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab469dab289ddab93cead2ff0b6f2a799"> 2872</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2_MASK    (0x7000000U)</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8da9b9f922f7b529457b56d51abd0500"> 2873</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2_SHIFT   (24U)</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4174fd34cb38b3eb8ffb1986353e9e87"> 2874</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR_THR2_MASK)</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gafee2061671aea246785ecfa925131e78"> 2875</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3_MASK    (0x70000000U)</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf2f993d45519c1a325ca70a38b6e1a63"> 2876</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3_SHIFT   (28U)</span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5f5aff61f7c354099310538432eafdc8"> 2877</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3_SHIFT)) &amp; GENFSK_NTW_ADR_CTRL_NTW_ADR_THR3_MASK)</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;</div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gadcdb8cdce87f97a44d50527fcfaa57a2"> 2880</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_0_NTW_ADR_0_MASK          (0xFFFFFFFFU)</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga729bc01f2630d42d349b2367b4969f51"> 2881</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_0_NTW_ADR_0_SHIFT         (0U)</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad028a38f4fc07822df23b9e5393de920"> 2882</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_0_NTW_ADR_0(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_0_NTW_ADR_0_SHIFT)) &amp; GENFSK_NTW_ADR_0_NTW_ADR_0_MASK)</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga1c9991f87e8c966f39676ab058f4d150"> 2885</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_1_NTW_ADR_1_MASK          (0xFFFFFFFFU)</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gacdfd59fbb9ef615636ae83fe07fa7d10"> 2886</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_1_NTW_ADR_1_SHIFT         (0U)</span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gacd63d1133b19d5015df1de7d9bef0c43"> 2887</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_1_NTW_ADR_1(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_1_NTW_ADR_1_SHIFT)) &amp; GENFSK_NTW_ADR_1_NTW_ADR_1_MASK)</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;</div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8221523461fa95b97070c3d8b2be0c32"> 2890</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_2_NTW_ADR_2_MASK          (0xFFFFFFFFU)</span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa5327222fb7c073d10961dbf0e55f6c1"> 2891</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_2_NTW_ADR_2_SHIFT         (0U)</span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8ba12ebc1046b368c4f481008f23e589"> 2892</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_2_NTW_ADR_2(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_2_NTW_ADR_2_SHIFT)) &amp; GENFSK_NTW_ADR_2_NTW_ADR_2_MASK)</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9243d84083191c2de8a9c94dabd69ade"> 2895</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_3_NTW_ADR_3_MASK          (0xFFFFFFFFU)</span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga820f8deae296774eebf7ed9f5cdccc45"> 2896</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_3_NTW_ADR_3_SHIFT         (0U)</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4a131432c475cb96cde33a12a5c55be9"> 2897</a></span>&#160;<span class="preprocessor">#define GENFSK_NTW_ADR_3_NTW_ADR_3(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_NTW_ADR_3_NTW_ADR_3_SHIFT)) &amp; GENFSK_NTW_ADR_3_NTW_ADR_3_MASK)</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;</div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga3c8c56c390e302629ef473a3cfef8f89"> 2900</a></span>&#160;<span class="preprocessor">#define GENFSK_RX_WATERMARK_RX_WATERMARK_MASK    (0x1FFFU)</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga04906b2fcfa5f45f318cc69b11219118"> 2901</a></span>&#160;<span class="preprocessor">#define GENFSK_RX_WATERMARK_RX_WATERMARK_SHIFT   (0U)</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga56bd5fae28f35b7964a071bdf26e41f8"> 2902</a></span>&#160;<span class="preprocessor">#define GENFSK_RX_WATERMARK_RX_WATERMARK(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_RX_WATERMARK_RX_WATERMARK_SHIFT)) &amp; GENFSK_RX_WATERMARK_RX_WATERMARK_MASK)</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaf817b8bf55ee45350e52a46f7fc1055b"> 2903</a></span>&#160;<span class="preprocessor">#define GENFSK_RX_WATERMARK_BYTE_COUNTER_MASK    (0x1FFF0000U)</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga0ed36a581c61c555b486697f8025db87"> 2904</a></span>&#160;<span class="preprocessor">#define GENFSK_RX_WATERMARK_BYTE_COUNTER_SHIFT   (16U)</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gac10d84e5204536b44065addee7a08e64"> 2905</a></span>&#160;<span class="preprocessor">#define GENFSK_RX_WATERMARK_BYTE_COUNTER(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_RX_WATERMARK_BYTE_COUNTER_SHIFT)) &amp; GENFSK_RX_WATERMARK_BYTE_COUNTER_MASK)</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;</div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gadbe39cca4f1cc34672a9d8631e7c06ad"> 2908</a></span>&#160;<span class="preprocessor">#define GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN_MASK (0x1U)</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gab8f5f757eecbcd315bef71143369b90a"> 2909</a></span>&#160;<span class="preprocessor">#define GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN_SHIFT (0U)</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad978fe2fdaddf08a9d69aaadb2d790f4"> 2910</a></span>&#160;<span class="preprocessor">#define GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN_SHIFT)) &amp; GENFSK_DSM_CTRL_GENERIC_FSK_SLEEP_EN_MASK)</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;</div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga46af8cefd46f98d0b38c482cbf5a21fa"> 2913</a></span>&#160;<span class="preprocessor">#define GENFSK_PART_ID_PART_ID_MASK              (0xFFU)</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad55707d6078fb8f70ab8d1df331fd6e7"> 2914</a></span>&#160;<span class="preprocessor">#define GENFSK_PART_ID_PART_ID_SHIFT             (0U)</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac6d7827483f6e76b969f81bdd1c71572"> 2915</a></span>&#160;<span class="preprocessor">#define GENFSK_PART_ID_PART_ID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PART_ID_PART_ID_SHIFT)) &amp; GENFSK_PART_ID_PART_ID_MASK)</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;</div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga5d10532d39682faeabdcfd05fda1488e"> 2918</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_SZ_MASK         (0x1FU)</span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga3760225b50a082fee4a9c5ce4447d060"> 2919</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_SZ_SHIFT        (0U)</span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga8b2b307aee67cd3b2e612e845ad92e69"> 2920</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_SZ(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PACKET_CFG_LENGTH_SZ_SHIFT)) &amp; GENFSK_PACKET_CFG_LENGTH_SZ_MASK)</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga2a1116785c55193e4d7f107b2f990230"> 2921</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_BIT_ORD_MASK    (0x20U)</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga0cb9f4d9f16c191a20ba471569a8cfb6"> 2922</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_BIT_ORD_SHIFT   (5U)</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga5d3a1e437f0a52d81b22f18565d29e97"> 2923</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_BIT_ORD(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PACKET_CFG_LENGTH_BIT_ORD_SHIFT)) &amp; GENFSK_PACKET_CFG_LENGTH_BIT_ORD_MASK)</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaad0b6376ac11bc106e867b6bf5d7800f"> 2924</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_SYNC_ADDR_SZ_MASK      (0xC0U)</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga3531a5c0ba5c7f65cbf59be7e5ead27e"> 2925</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_SYNC_ADDR_SZ_SHIFT     (6U)</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga8fc07aaec32a4bb63319e4ddd4b6c5a7"> 2926</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_SYNC_ADDR_SZ(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PACKET_CFG_SYNC_ADDR_SZ_SHIFT)) &amp; GENFSK_PACKET_CFG_SYNC_ADDR_SZ_MASK)</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga7408c0a77ffcde9508f54bea17bc77c0"> 2927</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_ADJ_MASK        (0x3F00U)</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga04f6020ce3f0f7c208b9ddb67beba17d"> 2928</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_ADJ_SHIFT       (8U)</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga276d9be3604e85411603c236ebb56ef9"> 2929</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_ADJ(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PACKET_CFG_LENGTH_ADJ_SHIFT)) &amp; GENFSK_PACKET_CFG_LENGTH_ADJ_MASK)</span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga1953348af9c0e3e58acbf03f341f1f69"> 2930</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_FAIL_MASK       (0x8000U)</span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga1d3819a55ffdacda5355b6897d2f7c8d"> 2931</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_FAIL_SHIFT      (15U)</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaf8a77140af03588aeb6ae10989f06eed"> 2932</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_LENGTH_FAIL(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PACKET_CFG_LENGTH_FAIL_SHIFT)) &amp; GENFSK_PACKET_CFG_LENGTH_FAIL_MASK)</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaa7db7ef61fb8f79bed96b06fdd0a16f8"> 2933</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H0_SZ_MASK             (0x1F0000U)</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gae79b40d79bdbe8a5ccbb85a9a05d0758"> 2934</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H0_SZ_SHIFT            (16U)</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaffe877a48789e4838b3dd743da22dfa4"> 2935</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H0_SZ(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PACKET_CFG_H0_SZ_SHIFT)) &amp; GENFSK_PACKET_CFG_H0_SZ_MASK)</span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga785fd56c93949a58c72fe525894ecb41"> 2936</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H0_FAIL_MASK           (0x800000U)</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga7b97f9f9f27ad197f58795ec94034f0f"> 2937</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H0_FAIL_SHIFT          (23U)</span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaf69ee9f927dae065ef640a11271c4862"> 2938</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H0_FAIL(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PACKET_CFG_H0_FAIL_SHIFT)) &amp; GENFSK_PACKET_CFG_H0_FAIL_MASK)</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga811e367fee91f039c1899d46cbe961b6"> 2939</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H1_SZ_MASK             (0x1F000000U)</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga05127e0460bd42fe4cd078277066bcc6"> 2940</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H1_SZ_SHIFT            (24U)</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gab66019cecf66eedd2500362595592e2b"> 2941</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H1_SZ(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PACKET_CFG_H1_SZ_SHIFT)) &amp; GENFSK_PACKET_CFG_H1_SZ_MASK)</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga07f6358e73fdb251e2b07186f29b35f6"> 2942</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H1_FAIL_MASK           (0x80000000U)</span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaaeea42d6be9430995ea611db9ec3f729"> 2943</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H1_FAIL_SHIFT          (31U)</span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga66c13789befefaf3efb69b5edb445e4f"> 2944</a></span>&#160;<span class="preprocessor">#define GENFSK_PACKET_CFG_H1_FAIL(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PACKET_CFG_H1_FAIL_SHIFT)) &amp; GENFSK_PACKET_CFG_H1_FAIL_MASK)</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga03f1c196a2809b0161c4722b3aafcd56"> 2947</a></span>&#160;<span class="preprocessor">#define GENFSK_H0_CFG_H0_MATCH_MASK              (0xFFFFU)</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga0220f847035d83744dde25846cb8805c"> 2948</a></span>&#160;<span class="preprocessor">#define GENFSK_H0_CFG_H0_MATCH_SHIFT             (0U)</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaf37d752a81d3952d7596da0416253c43"> 2949</a></span>&#160;<span class="preprocessor">#define GENFSK_H0_CFG_H0_MATCH(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_H0_CFG_H0_MATCH_SHIFT)) &amp; GENFSK_H0_CFG_H0_MATCH_MASK)</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gab834ad76cc886cd916b94e85e2246a9c"> 2950</a></span>&#160;<span class="preprocessor">#define GENFSK_H0_CFG_H0_MASK_MASK               (0xFFFF0000U)</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga63e50b65e5befbfa805b782d4d0aef57"> 2951</a></span>&#160;<span class="preprocessor">#define GENFSK_H0_CFG_H0_MASK_SHIFT              (16U)</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga45f0801f0433bc2a56904a0e2bd985a1"> 2952</a></span>&#160;<span class="preprocessor">#define GENFSK_H0_CFG_H0_MASK(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_H0_CFG_H0_MASK_SHIFT)) &amp; GENFSK_H0_CFG_H0_MASK_MASK)</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;</div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga310dc133da998a9ef49235a36c0630ff"> 2955</a></span>&#160;<span class="preprocessor">#define GENFSK_H1_CFG_H1_MATCH_MASK              (0xFFFFU)</span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaa593057510c5d2abd746f0367b49a5fb"> 2956</a></span>&#160;<span class="preprocessor">#define GENFSK_H1_CFG_H1_MATCH_SHIFT             (0U)</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga1715e98a3f8e9cb64091f1fe534be392"> 2957</a></span>&#160;<span class="preprocessor">#define GENFSK_H1_CFG_H1_MATCH(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_H1_CFG_H1_MATCH_SHIFT)) &amp; GENFSK_H1_CFG_H1_MATCH_MASK)</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaaba0d4e7eb3de0dfa150866651f88340"> 2958</a></span>&#160;<span class="preprocessor">#define GENFSK_H1_CFG_H1_MASK_MASK               (0xFFFF0000U)</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga73c01c3e59839c5fc6ba077dc4882531"> 2959</a></span>&#160;<span class="preprocessor">#define GENFSK_H1_CFG_H1_MASK_SHIFT              (16U)</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga9c897075018100f090c8c62414ddd8f1"> 2960</a></span>&#160;<span class="preprocessor">#define GENFSK_H1_CFG_H1_MASK(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_H1_CFG_H1_MASK_SHIFT)) &amp; GENFSK_H1_CFG_H1_MASK_MASK)</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gae9d1d71c26565660a4751f85e7653c4e"> 2963</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_SZ_MASK               (0x7U)</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga0696add86e6f0f0fa5ab7676fb092be0"> 2964</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_SZ_SHIFT              (0U)</span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga42f4b4e2cc4324328d7b5b2bc7f32031"> 2965</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_SZ(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_CRC_CFG_CRC_SZ_SHIFT)) &amp; GENFSK_CRC_CFG_CRC_SZ_MASK)</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga05567f4b5f24110e2e85965236e45a33"> 2966</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_START_BYTE_MASK       (0xF00U)</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gab1232c1738068f32b001d69fad1c944f"> 2967</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_START_BYTE_SHIFT      (8U)</span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga1f56b1675dbee62bd3d9cf0b09525481"> 2968</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_START_BYTE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_CRC_CFG_CRC_START_BYTE_SHIFT)) &amp; GENFSK_CRC_CFG_CRC_START_BYTE_MASK)</span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga0d1f61ccfe2d3f1541950152c2c08b21"> 2969</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_REF_IN_MASK           (0x10000U)</span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga9ffb61395fdc975dadddbfb9b083c712"> 2970</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_REF_IN_SHIFT          (16U)</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga0501c13775fc4cda53d6ef7b9974601d"> 2971</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_REF_IN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_CRC_CFG_CRC_REF_IN_SHIFT)) &amp; GENFSK_CRC_CFG_CRC_REF_IN_MASK)</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga20b8cddd817f189efae859c43d8e4728"> 2972</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_REF_OUT_MASK          (0x20000U)</span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaf94bad90dce5f90b935e96c7c9c27f1e"> 2973</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_REF_OUT_SHIFT         (17U)</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga5f5ec031991e398dd953acf7382343d1"> 2974</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_REF_OUT(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_CRC_CFG_CRC_REF_OUT_SHIFT)) &amp; GENFSK_CRC_CFG_CRC_REF_OUT_MASK)</span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga77333dd773b59a0398a1062d5dd29535"> 2975</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_BYTE_ORD_MASK         (0x40000U)</span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gabb215a6e4523a43e0f3149b69f814ce5"> 2976</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_BYTE_ORD_SHIFT        (18U)</span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga6e4caae8a887857c439e7a92e891b796"> 2977</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_CFG_CRC_BYTE_ORD(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_CRC_CFG_CRC_BYTE_ORD_SHIFT)) &amp; GENFSK_CRC_CFG_CRC_BYTE_ORD_MASK)</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga926a0456b842422e9fcd826606fa4e98"> 2980</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_INIT_CRC_SEED_MASK            (0xFFFFFFFFU)</span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga5e4421ec3e001d3dca7a843ba1152c5a"> 2981</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_INIT_CRC_SEED_SHIFT           (0U)</span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga1f2ce9fdecbc12313553f06e10c4571e"> 2982</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_INIT_CRC_SEED(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_CRC_INIT_CRC_SEED_SHIFT)) &amp; GENFSK_CRC_INIT_CRC_SEED_MASK)</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gab7ba80382053860f48996b4865e5fd76"> 2985</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_POLY_CRC_POLY_MASK            (0xFFFFFFFFU)</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga0f09c701c63207e7518a8dfd246471e3"> 2986</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_POLY_CRC_POLY_SHIFT           (0U)</span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga72f2f8fd9084869a29493abd8be1035c"> 2987</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_POLY_CRC_POLY(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_CRC_POLY_CRC_POLY_SHIFT)) &amp; GENFSK_CRC_POLY_CRC_POLY_MASK)</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;</div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga62d5e3c68b4a1a3620ea9d39c515acb4"> 2990</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_XOR_OUT_CRC_XOR_OUT_MASK      (0xFFFFFFFFU)</span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gad6e47db882b9599643902af2314ed9d5"> 2991</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_XOR_OUT_CRC_XOR_OUT_SHIFT     (0U)</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga906b62f011cda4ef209712be861e3572"> 2992</a></span>&#160;<span class="preprocessor">#define GENFSK_CRC_XOR_OUT_CRC_XOR_OUT(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_CRC_XOR_OUT_CRC_XOR_OUT_SHIFT)) &amp; GENFSK_CRC_XOR_OUT_CRC_XOR_OUT_MASK)</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;</div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga8992f852bab3d327690690689ebcb774"> 2995</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_START_MASK      (0x3U)</span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga8fe6fbfb39515bb60e0c8283f613ff7a"> 2996</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_START_SHIFT     (0U)</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga047dd629d8afcc08066d63796d100d51"> 2997</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_START(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_WHITEN_START_SHIFT)) &amp; GENFSK_WHITEN_CFG_WHITEN_START_MASK)</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gafae10a0590b5642c9ddee0b8223d2a7e"> 2998</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_END_MASK        (0x4U)</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga5a9dc9d2c408b00dea42e3e7e4c07b72"> 2999</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_END_SHIFT       (2U)</span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gafdf75564d701b7a4bbef9d552473d79a"> 3000</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_END(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_WHITEN_END_SHIFT)) &amp; GENFSK_WHITEN_CFG_WHITEN_END_MASK)</span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga352e519965aa40530ad560a4943076d2"> 3001</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_B4_CRC_MASK     (0x8U)</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga9ebc1137969dce814d6d04bf53d5d3cd"> 3002</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_B4_CRC_SHIFT    (3U)</span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga67253da5e6916a9d65e76d811fa2a373"> 3003</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_B4_CRC(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_WHITEN_B4_CRC_SHIFT)) &amp; GENFSK_WHITEN_CFG_WHITEN_B4_CRC_MASK)</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaa19d074383790d838b2b544eb0a47bb0"> 3004</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE_MASK  (0x10U)</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga61b6bb6cf6b19f6752dd7f2f7b9c1317"> 3005</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE_SHIFT (4U)</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga2270de7ae95be46e920999523504cb34"> 3006</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE_SHIFT)) &amp; GENFSK_WHITEN_CFG_WHITEN_POLY_TYPE_MASK)</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga73e0a059f2156e452f72bc239e972644"> 3007</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_REF_IN_MASK     (0x20U)</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gafb24fcb254b5c94a106654c387d7eacd"> 3008</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_REF_IN_SHIFT    (5U)</span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gab4a21d1e8a1bfb0bb12232312b1c922c"> 3009</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_REF_IN(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_WHITEN_REF_IN_SHIFT)) &amp; GENFSK_WHITEN_CFG_WHITEN_REF_IN_MASK)</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gab6ed8de4817bf378bfa86f38a3592ec3"> 3010</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT_MASK (0x40U)</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaf84ec3fc23c45bef88128d2f0117c1fa"> 3011</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT_SHIFT (6U)</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gae62849227c818d32c7710deae8be1cdf"> 3012</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT_SHIFT)) &amp; GENFSK_WHITEN_CFG_WHITEN_PAYLOAD_REINIT_MASK)</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gad8fe9adad6b96c42b6dd9ac744be80e1"> 3013</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_SIZE_MASK       (0xF00U)</span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga83ef20042d876fa2f14bb1151d08ca91"> 3014</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_SIZE_SHIFT      (8U)</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gacfe1bf2857a49edb336ba39f87757527"> 3015</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_SIZE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_WHITEN_SIZE_SHIFT)) &amp; GENFSK_WHITEN_CFG_WHITEN_SIZE_MASK)</span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaef758250fa7ee6c248f41bba4a7fe187"> 3016</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_MANCHESTER_EN_MASK     (0x1000U)</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga267c64bef7fd84b98fc6fe1774b2be26"> 3017</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_MANCHESTER_EN_SHIFT    (12U)</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gad5e1c1c15677faaaa160c431341dc323"> 3018</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_MANCHESTER_EN(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_MANCHESTER_EN_SHIFT)) &amp; GENFSK_WHITEN_CFG_MANCHESTER_EN_MASK)</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaefca742b55b8fc54b253d30f280b4626"> 3019</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_MANCHESTER_INV_MASK    (0x2000U)</span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga18167698e1c77e1bea820f595488bc36"> 3020</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_MANCHESTER_INV_SHIFT   (13U)</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga56a0ec17863885a4d4c44860050e6e74"> 3021</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_MANCHESTER_INV(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_MANCHESTER_INV_SHIFT)) &amp; GENFSK_WHITEN_CFG_MANCHESTER_INV_MASK)</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga466539dd7fc52bbce519ec20656c2af4"> 3022</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_MANCHESTER_START_MASK  (0x4000U)</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga7781b39e8503bcf633cf12a5e429d8fc"> 3023</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_MANCHESTER_START_SHIFT (14U)</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga0902c08ad2bdc4a1d5c03480ccfe7845"> 3024</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_MANCHESTER_START(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_MANCHESTER_START_SHIFT)) &amp; GENFSK_WHITEN_CFG_MANCHESTER_START_MASK)</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga3303dcb0fd7ac09224bbbd0286ac8f6d"> 3025</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_INIT_MASK       (0x1FF0000U)</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gacd30bfa56511290d28d3799a65a3844a"> 3026</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_INIT_SHIFT      (16U)</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga09d743ce5cbaee9b977de2c88111b738"> 3027</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_CFG_WHITEN_INIT(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_CFG_WHITEN_INIT_SHIFT)) &amp; GENFSK_WHITEN_CFG_WHITEN_INIT_MASK)</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga95108ad97aaa88e314aa103ce6fd4977"> 3030</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_POLY_WHITEN_POLY_MASK      (0x1FFU)</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga848c169e5b06b29e3a6aee809088cc45"> 3031</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_POLY_WHITEN_POLY_SHIFT     (0U)</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga4afa7d52a41d63f5255bde9d1af57da4"> 3032</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_POLY_WHITEN_POLY(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_POLY_WHITEN_POLY_SHIFT)) &amp; GENFSK_WHITEN_POLY_WHITEN_POLY_MASK)</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;</div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gae29247efd39e578d45de333b94b7b05f"> 3035</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR_MASK  (0xFFFU)</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gad0142961a7d4dadacdc77b5357300b34"> 3036</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR_SHIFT (0U)</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga214df0faa6aaad4d9f27766dcc0d0a11"> 3037</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR_SHIFT)) &amp; GENFSK_WHITEN_SZ_THR_WHITEN_SZ_THR_MASK)</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga99b5dcaac200b84fe9650dc6efc20852"> 3038</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_SZ_THR_LENGTH_MAX_MASK     (0x7F0000U)</span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga425af5931e59c75923957f270139f7e1"> 3039</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_SZ_THR_LENGTH_MAX_SHIFT    (16U)</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gab5b4658141b21319c2d2a4397bf9f7e7"> 3040</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_SZ_THR_LENGTH_MAX(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_SZ_THR_LENGTH_MAX_SHIFT)) &amp; GENFSK_WHITEN_SZ_THR_LENGTH_MAX_MASK)</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga554beb061ccde9110ed0209971207f32"> 3041</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_SZ_THR_REC_BAD_PKT_MASK    (0x800000U)</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga7bc03b3cbe70a449dd54315ef0ec0af6"> 3042</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_SZ_THR_REC_BAD_PKT_SHIFT   (23U)</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga9b71e08a585d7a3b99c8efa8ad1ef454"> 3043</a></span>&#160;<span class="preprocessor">#define GENFSK_WHITEN_SZ_THR_REC_BAD_PKT(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_WHITEN_SZ_THR_REC_BAD_PKT_SHIFT)) &amp; GENFSK_WHITEN_SZ_THR_REC_BAD_PKT_MASK)</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gad154641421c131dd1187549248324069"> 3046</a></span>&#160;<span class="preprocessor">#define GENFSK_BITRATE_BITRATE_MASK              (0x3U)</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga9f20c95bec8146d1c7718d22515fa025"> 3047</a></span>&#160;<span class="preprocessor">#define GENFSK_BITRATE_BITRATE_SHIFT             (0U)</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gaa35d45c6cfa84b8d0d667d6a7ec22ac3"> 3048</a></span>&#160;<span class="preprocessor">#define GENFSK_BITRATE_BITRATE(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_BITRATE_BITRATE_SHIFT)) &amp; GENFSK_BITRATE_BITRATE_MASK)</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;</div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga6eac276d2bdff7ef93e067c7593fc837"> 3051</a></span>&#160;<span class="preprocessor">#define GENFSK_PB_PARTITION_PB_PARTITION_MASK    (0x7FFU)</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga18a14003198b6e81175963b7d8319c6c"> 3052</a></span>&#160;<span class="preprocessor">#define GENFSK_PB_PARTITION_PB_PARTITION_SHIFT   (0U)</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gab55f609291eeb1bcbf7466cebc111d41"> 3053</a></span>&#160;<span class="preprocessor">#define GENFSK_PB_PARTITION_PB_PARTITION(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; GENFSK_PB_PARTITION_PB_PARTITION_SHIFT)) &amp; GENFSK_PB_PARTITION_PB_PARTITION_MASK)</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160; <span class="comment">/* end of group GENFSK_Register_Masks */</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="comment">/* GENFSK - Peripheral instance base addresses */</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga81d1364ed858d67603ff13e58db479ea"> 3063</a></span>&#160;<span class="preprocessor">#define GENFSK_BASE                              (0x4005F000u)</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;</div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gacea93f3f2c711d4b5be50e67db61a3eb"> 3065</a></span>&#160;<span class="preprocessor">#define GENFSK                                   ((GENFSK_Type *)GENFSK_BASE)</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;</div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#ga9faeddc490632da91071df7c0702bdf3"> 3067</a></span>&#160;<span class="preprocessor">#define GENFSK_BASE_ADDRS                        { GENFSK_BASE }</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___g_e_n_f_s_k___register___masks.html#gae0e421ec1bd39228d91eab978de87e52"> 3069</a></span>&#160;<span class="preprocessor">#define GENFSK_BASE_PTRS                         { GENFSK }</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160; <span class="comment">/* end of group GENFSK_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637"> 3087</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637">PDOR</a>;                              </div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d"> 3088</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d">PSOR</a>;                              </div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572"> 3089</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572">PCOR</a>;                              </div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063"> 3090</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063">PTOR</a>;                              </div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc"> 3091</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc">PDIR</a>;                              </div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3"> 3092</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3">PDDR</a>;                              </div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>;</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801"> 3105</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab"> 3106</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      (0U)</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga4071beeff4d9b5c200686972dd52d855"> 3107</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDOR_PDO_SHIFT)) &amp; GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;</div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4"> 3110</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb"> 3111</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     (0U)</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga6b16f5841a5c5f20311eafc574f814e4"> 3112</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PSOR_PTSO_SHIFT)) &amp; GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;</div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03"> 3115</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772"> 3116</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     (0U)</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga3a9c3710923cd50fc2df4e678180eb1d"> 3117</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PCOR_PTCO_SHIFT)) &amp; GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680"> 3120</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      (0xFFFFFFFFU)</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5"> 3121</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     (0U)</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga40757476c8889ca9d4cb7017b6c5ab60"> 3122</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PTOR_PTTO_SHIFT)) &amp; GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68"> 3125</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741"> 3126</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      (0U)</span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga8f80c8e42743151c73569b5cef49f2b2"> 3127</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDIR_PDI_SHIFT)) &amp; GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788"> 3130</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776"> 3131</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      (0U)</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___register___masks.html#ga9836cb3ac719630f741fe6a0292083fc"> 3132</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; GPIO_PDDR_PDD_SHIFT)) &amp; GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gad7723846cc5db8e43a44d78cf21f6efa"> 3142</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE                               (0x400FF000u)</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;</div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gac485358099728ddae050db37924dd6b7"> 3144</a></span>&#160;<span class="preprocessor">#define GPIOA                                    ((GPIO_Type *)GPIOA_BASE)</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;</div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gac944a89eb789000ece920c0f89cb6a68"> 3146</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE                               (0x400FF040u)</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;</div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga68b66ac73be4c836db878a42e1fea3cd"> 3148</a></span>&#160;<span class="preprocessor">#define GPIOB                                    ((GPIO_Type *)GPIOB_BASE)</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga26f267dc35338eef219544c51f1e6b3f"> 3150</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE                               (0x400FF080u)</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;</div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga2dca03332d620196ba943bc2346eaa08"> 3152</a></span>&#160;<span class="preprocessor">#define GPIOC                                    ((GPIO_Type *)GPIOC_BASE)</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga7f97513de5235b3600dc07bf327fe315"> 3154</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { GPIOA_BASE, GPIOB_BASE, GPIOC_BASE }</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;</div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 3156</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { GPIOA, GPIOB, GPIOC }</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb6a1bc3db8fa6148894140daa6b97e1"> 3174</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb6a1bc3db8fa6148894140daa6b97e1">A1</a>;                                 </div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59168eda4690de8b4b61d6b940d010a6"> 3175</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59168eda4690de8b4b61d6b940d010a6">F</a>;                                  </div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad"> 3176</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474"> 3177</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474">S</a>;                                  </div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35"> 3178</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35">D</a>;                                  </div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450"> 3179</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1150d16f9855062058c3b12511dcd188"> 3180</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1150d16f9855062058c3b12511dcd188">FLT</a>;                                </div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dab8ef1aad113e4a4f83a1dc78e357"> 3181</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dab8ef1aad113e4a4f83a1dc78e357">RA</a>;                                 </div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7da5c460cfe30d313f3f057de44ae6b6"> 3182</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7da5c460cfe30d313f3f057de44ae6b6">SMB</a>;                                </div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae8436760942c43a7f6b6b8561803dfd7"> 3183</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae8436760942c43a7f6b6b8561803dfd7">A2</a>;                                 </div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae84d7b4597381d16c807ac8c0f77b12c"> 3184</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae84d7b4597381d16c807ac8c0f77b12c">SLTH</a>;                               </div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae154cfc39aa9ad234093c3a7a469a27d"> 3185</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae154cfc39aa9ad234093c3a7a469a27d">SLTL</a>;                               </div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaafdaf251d5cfeb18803536542a880459"> 3186</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaafdaf251d5cfeb18803536542a880459">S2</a>;                                 </div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;} <a class="code" href="struct_i2_c___type.html">I2C_Type</a>;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;</div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad90fbd42f33b89ff3296c52700771b1b"> 3199</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           (0xFEU)</span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf074658893634b95a9858ee29bbdd88a"> 3200</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          (1U)</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5248771248d1964b566ca3de1cadf6a3"> 3201</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_A1_AD_SHIFT)) &amp; I2C_A1_AD_MASK)</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;</div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb777a93b5695409902fb2f2b77eb760"> 3204</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           (0x3FU)</span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e2daf0de75e77e33467f6b132be0c30"> 3205</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          (0U)</span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga18089fd1cbe1936b133d50d580d39e6d"> 3206</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_F_ICR_SHIFT)) &amp; I2C_F_ICR_MASK)</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9e077caa9ac07c03f5e34e431d0806fa"> 3207</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          (0xC0U)</span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3a338cb3af4c140fde82427d091d5b4a"> 3208</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         (6U)</span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8f7d596736ebbdc72c823abdc045adfd"> 3209</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_F_MULT_SHIFT)) &amp; I2C_F_MULT_MASK)</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;</div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadfd8fccdd35a4944a1e53ffa26e5d06b"> 3212</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        (0x1U)</span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1cd5f87cc18a56d293697f0463e2a9e3"> 3213</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       (0U)</span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae8283d400fa6719b68eabf9129d5cec7"> 3214</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_DMAEN_SHIFT)) &amp; I2C_C1_DMAEN_MASK)</span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga708d3eded28946d6f2e4b7ed5aff8fe8"> 3215</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         (0x2U)</span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1bec740751b47fd0f4e02d913c3b287"> 3216</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        (1U)</span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga171df40460d773ec95fa8963897b51d3"> 3217</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_WUEN_SHIFT)) &amp; I2C_C1_WUEN_MASK)</span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga656f6747e8edc8299767365ea1ac9d70"> 3218</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         (0x4U)</span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac6c61e0bd2615da3bbc3079984192dd7"> 3219</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        (2U)</span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga31b0a3b7726742ff59778fbccb84dd28"> 3220</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_RSTA_SHIFT)) &amp; I2C_C1_RSTA_MASK)</span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaebf88a6e1a433272e606980474b4e577"> 3221</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         (0x8U)</span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga95ea65244938ce40ca695f5193268357"> 3222</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        (3U)</span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1105e55df739d9220eb67be155865d76"> 3223</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_TXAK_SHIFT)) &amp; I2C_C1_TXAK_MASK)</span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf2c2222f863ed79996904cac957fbcf2"> 3224</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           (0x10U)</span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4785c943be6e7664aad1f3166c54c07c"> 3225</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          (4U)</span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3cf0fe9237b0694a666d258ce536b1ea"> 3226</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_TX_SHIFT)) &amp; I2C_C1_TX_MASK)</span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4c4f11999967dae4bcf93fcefda51ebe"> 3227</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          (0x20U)</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d36bee9f6ccbd3cd27355c481eb35fc"> 3228</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         (5U)</span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga987507041611f0627a5a9b291146bb7b"> 3229</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_MST_SHIFT)) &amp; I2C_C1_MST_MASK)</span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gada20a7267cfb048f5f30adacf115a9c6"> 3230</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        (0x40U)</span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeddb698e3eec8ce064fa68ebbfd06e09"> 3231</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       (6U)</span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6dbf8bbd7e2cbe7c2db10407d1195bcc"> 3232</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_IICIE_SHIFT)) &amp; I2C_C1_IICIE_MASK)</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga93aaf10d7a7527ef23e270b7a2dd335d"> 3233</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        (0x80U)</span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga963bec89f31364bb2dfe369173d8d412"> 3234</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       (7U)</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7ea496e9a5688b0501f72e3163624e63"> 3235</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C1_IICEN_SHIFT)) &amp; I2C_C1_IICEN_MASK)</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;</div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad24c329c5eb1d51b4d1bdf637f0071d3"> 3238</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          (0x1U)</span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga120dc0ebf2986dd160b9592ec711a177"> 3239</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         (0U)</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8aacd2266555789c7840411ebcc2fb42"> 3240</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_RXAK_SHIFT)) &amp; I2C_S_RXAK_MASK)</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23f38878179bb0186dd2c64698417ec3"> 3241</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         (0x2U)</span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga36fe15d9bbf77410ab19317e78d2d5ea"> 3242</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        (1U)</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1a977ca499ff9150e08cbd671628a2c2"> 3243</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_IICIF_SHIFT)) &amp; I2C_S_IICIF_MASK)</span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf802822114be53d791101a05f50af5a3"> 3244</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           (0x4U)</span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae9ff7b0c74aeb1c906bfe71fa1620fae"> 3245</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          (2U)</span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3c251f26dc02eecdb65829e45b9830d1"> 3246</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_SRW_SHIFT)) &amp; I2C_S_SRW_MASK)</span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8176df0a3138ff19cc2551531d61fb2c"> 3247</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           (0x8U)</span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e3ed53ea2a04e7a0d0a2d0654fb74fd"> 3248</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          (3U)</span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga47a3e85124417d95a731713c96785054"> 3249</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_RAM_SHIFT)) &amp; I2C_S_RAM_MASK)</span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5f4949ee45450ae24a9885c8a0b5b71d"> 3250</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          (0x10U)</span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6401a3c073bca30cd0f01ce830bc2734"> 3251</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         (4U)</span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1b03d34de44807673dd516609532885d"> 3252</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_ARBL_SHIFT)) &amp; I2C_S_ARBL_MASK)</span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2e9a4cd81bee477ce0bb8f04dde5a836"> 3253</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          (0x20U)</span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf449f97abe53ded41a8cd83691089af7"> 3254</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         (5U)</span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf7db23b8eb1d0b696c31f5061e7e5c34"> 3255</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_BUSY_SHIFT)) &amp; I2C_S_BUSY_MASK)</span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2d60d97ef284aae3bcec1b9b9135a37f"> 3256</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          (0x40U)</span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef3ccc64a102f940ad82af4c5558381"> 3257</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         (6U)</span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad09259671dff856203dcd5e547a2e53a"> 3258</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_IAAS_SHIFT)) &amp; I2C_S_IAAS_MASK)</span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga20501abab9a2b23ac99fa69e87b2730d"> 3259</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           (0x80U)</span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga030264ea4205860abb6a32331d84cef3"> 3260</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          (7U)</span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad01c50b9058e88ffc519e7ffae8c76fc"> 3261</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S_TCF_SHIFT)) &amp; I2C_S_TCF_MASK)</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb11bc3736eba5b805bdc4bced7edb2e"> 3264</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          (0xFFU)</span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac9b220edf37227949c367bf455d11a04"> 3265</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         (0U)</span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7b68b1d5f1aa40f4bc5e9310e0a63754"> 3266</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_D_DATA_SHIFT)) &amp; I2C_D_DATA_MASK)</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;</div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c5f8db3bac4c51de9446448a8ad9072"> 3269</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           (0x7U)</span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab875d484e12dc6ae427c2063430d1362"> 3270</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          (0U)</span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa19edf20551c0d4dc70b840c2c5b7e24"> 3271</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_AD_SHIFT)) &amp; I2C_C2_AD_MASK)</span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga70911373d5619a4d8376777446085856"> 3272</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         (0x8U)</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga802a10e2d279895ec0230b4701b1a4bf"> 3273</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        (3U)</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaecaecedb471207c255fe346e6158cdef"> 3274</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_RMEN_SHIFT)) &amp; I2C_C2_RMEN_MASK)</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad5acb46182264a92f1f7ca818146d44e"> 3275</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         (0x10U)</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga620079dc18e7ce504b6092503a10d2ae"> 3276</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        (4U)</span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7ca1ec1871481fc75fb503d94403e577"> 3277</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_SBRC_SHIFT)) &amp; I2C_C2_SBRC_MASK)</span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa36c867ead9ecee381f4a6f1f75ccc70"> 3278</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         (0x20U)</span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga0d2a8c7a7fb308cf052fc122c1af92c5"> 3279</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        (5U)</span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9304dab45ed8b48ddb4556d285a24111"> 3280</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_HDRS_SHIFT)) &amp; I2C_C2_HDRS_MASK)</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga331301810a6ac65f43e66b78bbde4c91"> 3281</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        (0x40U)</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga266bbd66a022e8b78eb5501d9d927164"> 3282</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       (6U)</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d010148d4874ad1f38fe8270015e7f8"> 3283</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_ADEXT_SHIFT)) &amp; I2C_C2_ADEXT_MASK)</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gabe69d0985ed23c71c071a6ebd93f65df"> 3284</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        (0x80U)</span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2621c8acf26335441da9ced92ca4d29f"> 3285</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       (7U)</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae5c83ddb6e61d570ef28b79fbdcff1bc"> 3286</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_C2_GCAEN_SHIFT)) &amp; I2C_C2_GCAEN_MASK)</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;</div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga61b9691f2f522b624d0ace6268c972df"> 3289</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         (0xFU)</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga87c3021777b04e02f3c0481cdbde30e5"> 3290</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        (0U)</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a184e93601a1086484b0ac2752cab00"> 3291</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_FLT_SHIFT)) &amp; I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5957e41d1f413c45abde107e68d1f054"> 3292</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF_MASK                      (0x10U)</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga60596c41d1748a538e7e752c9b701bb3"> 3293</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF_SHIFT                     (4U)</span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa827d7e187b279eb296a11df6a520da9"> 3294</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STARTF(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_STARTF_SHIFT)) &amp; I2C_FLT_STARTF_MASK)</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga532d6e283f53b115820f6a20f4f442a8"> 3295</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE_MASK                        (0x20U)</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6fa677ac36d808e9e048d3ab81623f8c"> 3296</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE_SHIFT                       (5U)</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1002a3d1769dd5ddacefa1140f8003c0"> 3297</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SSIE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_SSIE_SHIFT)) &amp; I2C_FLT_SSIE_MASK)</span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga49bb44800a0defc2dd1efb27263f7c52"> 3298</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_MASK                       (0x40U)</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae69dbb7d8bd1dff50e5c30846d3285bb"> 3299</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      (6U)</span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa7638f8d630f1911fcf5d5d3441ea4fb"> 3300</a></span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_STOPF_SHIFT)) &amp; I2C_FLT_STOPF_MASK)</span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac404fda03fc23c08a56018d6ab2fc977"> 3301</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_MASK                        (0x80U)</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5d6c7b67f99e1f592d199bb77f7d5605"> 3302</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       (7U)</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8b71d53a5730c117133239d8245be98f"> 3303</a></span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_FLT_SHEN_SHIFT)) &amp; I2C_FLT_SHEN_MASK)</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa39c37c0d41e4cdafc00884a2fc791fa"> 3306</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          (0xFEU)</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8571ae2c33f4ea6503f568c2151ef2a9"> 3307</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         (1U)</span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae2a3d76c69fe5e8947660274f6744031"> 3308</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_RA_RAD_SHIFT)) &amp; I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad123ad3f9e1362d2ee5bd403cdf34327"> 3311</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     (0x1U)</span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga431377427b6cae03a360309ac07a4559"> 3312</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    (0U)</span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac8955a8d2c42508c67b42709dd15219c"> 3313</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SHTF2IE_SHIFT)) &amp; I2C_SMB_SHTF2IE_MASK)</span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac393f25577923046bb7755b7f398db70"> 3314</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       (0x2U)</span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeaa26602cb9aabcf738aef5e95b7672c"> 3315</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      (1U)</span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad70d76892456fd348b7fdc155b42d0d6"> 3316</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SHTF2_SHIFT)) &amp; I2C_SMB_SHTF2_MASK)</span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaefffa6f332bf3bd19ea55db0d1848546"> 3317</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       (0x4U)</span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga27af2fe0000903e76be422f1b0d0d277"> 3318</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      (2U)</span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1f9be41fbf54c218799bc986a2be0d3f"> 3319</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SHTF1_SHIFT)) &amp; I2C_SMB_SHTF1_MASK)</span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga19239e39699b975c050e78098f1160be"> 3320</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        (0x8U)</span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga158639264e921e0cdc2d1c531c0481be"> 3321</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       (3U)</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacdc4b251c48d9987a5183ac3b0e6b0c1"> 3322</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SLTF_SHIFT)) &amp; I2C_SMB_SLTF_MASK)</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a0dba773688ec97b8f2a6306085c136"> 3323</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      (0x10U)</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga07c36bbad07617ae5ae27911d3b00290"> 3324</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     (4U)</span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf627ce545902545010418f2bb533794c"> 3325</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_TCKSEL_SHIFT)) &amp; I2C_SMB_TCKSEL_MASK)</span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae54c99ffbc7df399f532cf0ddea2b43a"> 3326</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     (0x20U)</span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4a1109dbb19a0b37d8b7afcc6cfeba1b"> 3327</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    (5U)</span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga574c5e9e1437e408ccbeb4251048f6db"> 3328</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_SIICAEN_SHIFT)) &amp; I2C_SMB_SIICAEN_MASK)</span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23b35683fd53d9982486462740d577c8"> 3329</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     (0x40U)</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab3807b572e12675922212a4ccfaf9327"> 3330</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    (6U)</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacdf113efefeedc42ad08327c80f5d154"> 3331</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_ALERTEN_SHIFT)) &amp; I2C_SMB_ALERTEN_MASK)</span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c32b35c6a034b2d36c8341e41e1f5e0"> 3332</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        (0x80U)</span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8818be9583854e197aa6f7197d42e825"> 3333</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       (7U)</span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a9f868ed9fe09aa6c3964ccaa1f2be8"> 3334</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SMB_FACK_SHIFT)) &amp; I2C_SMB_FACK_MASK)</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;</div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga953881ff63411be620fa173f27ab4efa"> 3337</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          (0xFEU)</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1c31a37087b37cb76faeade10a4fbd6"> 3338</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         (1U)</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadb02a0d0b664b563e9f18a9a4d90fb8f"> 3339</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_A2_SAD_SHIFT)) &amp; I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef081c4825bc9248b218f4c6ee70f86"> 3342</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       (0xFFU)</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadc7429d429b6c58a18bcf147884e618f"> 3343</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      (0U)</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf6d95ca3bdf2d8da490e7ff3c4a937b7"> 3344</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SLTH_SSLT_SHIFT)) &amp; I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;</div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac29118698aa1c246c26835a19210a0c9"> 3347</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       (0xFFU)</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga177f38e09f29a382b35b19906462204f"> 3348</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      (0U)</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab7bec69c829adac299ed11bd66411507"> 3349</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_SLTL_SSLT_SHIFT)) &amp; I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;</div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1d56490270ba36839d3fe1e8936141d"> 3352</a></span>&#160;<span class="preprocessor">#define I2C_S2_EMPTY_MASK                        (0x1U)</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga35fa1c2c022150ff61481c6f63f921a5"> 3353</a></span>&#160;<span class="preprocessor">#define I2C_S2_EMPTY_SHIFT                       (0U)</span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9452e33468f61916ec9b601564dcad53"> 3354</a></span>&#160;<span class="preprocessor">#define I2C_S2_EMPTY(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S2_EMPTY_SHIFT)) &amp; I2C_S2_EMPTY_MASK)</span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9979bfbaf3194593eddd31e6d5c1a5eb"> 3355</a></span>&#160;<span class="preprocessor">#define I2C_S2_ERROR_MASK                        (0x2U)</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae208ee454bd351b6cb9b484004172a6b"> 3356</a></span>&#160;<span class="preprocessor">#define I2C_S2_ERROR_SHIFT                       (1U)</span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacb63cd2afab181a0256ec7731002eb3f"> 3357</a></span>&#160;<span class="preprocessor">#define I2C_S2_ERROR(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S2_ERROR_SHIFT)) &amp; I2C_S2_ERROR_MASK)</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5258d920418cff60c49c8b9597045dba"> 3358</a></span>&#160;<span class="preprocessor">#define I2C_S2_DFEN_MASK                         (0x4U)</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga395d0cd3c73ace632379967eb8ed18ff"> 3359</a></span>&#160;<span class="preprocessor">#define I2C_S2_DFEN_SHIFT                        (2U)</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6925e8b2c690f8409bf82ea90d07a215"> 3360</a></span>&#160;<span class="preprocessor">#define I2C_S2_DFEN(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; I2C_S2_DFEN_SHIFT)) &amp; I2C_S2_DFEN_MASK)</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gabf0928baf4e4350633ca9050b65d1939"> 3370</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;</div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga86abb2e8858d177c04e60c41e9242045"> 3372</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gacd72dbffb1738ca87c838545c4eb85a3"> 3374</a></span>&#160;<span class="preprocessor">#define I2C1_BASE                                (0x40067000u)</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab45d257574da6fe1f091cc45b7eda6cc"> 3376</a></span>&#160;<span class="preprocessor">#define I2C1                                     ((I2C_Type *)I2C1_BASE)</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;</div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae92fd6c5f532d79f1a47e76c6dbc33f0"> 3378</a></span>&#160;<span class="preprocessor">#define I2C_BASE_ADDRS                           { I2C0_BASE, I2C1_BASE }</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;</div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaee17f364d6d1712b62774e6c33dea554"> 3380</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0, I2C1 }</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa8773ffc80a322ac3833d4ad1853185a"> 3382</a></span>&#160;<span class="preprocessor">#define I2C_IRQS                                 { I2C0_IRQn, I2C1_IRQn }</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160; <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;</div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html"> 3399</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa97f1aae59ce6efd1a22b9ca279058f0"> 3400</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa97f1aae59ce6efd1a22b9ca279058f0">PE1</a>;                                </div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga995e13620d64851a128d6d2e03b6713e"> 3401</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga995e13620d64851a128d6d2e03b6713e">PE2</a>;                                </div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae66b179d39862bb7d0f8ba9b4c2c58a8"> 3402</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae66b179d39862bb7d0f8ba9b4c2c58a8">PE3</a>;                                </div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7c081e6d23713bc4eec0ab17965a8dff"> 3403</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7c081e6d23713bc4eec0ab17965a8dff">PE4</a>;                                </div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaafdc4eddd9d9e84f3175cf74e29f1b0"> 3404</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaafdc4eddd9d9e84f3175cf74e29f1b0">ME</a>;                                 </div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07810538c8d6aba73ee3dd0c573256c7"> 3405</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07810538c8d6aba73ee3dd0c573256c7">F1</a>;                                 </div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8390d51184687794c312ac5148cc9e2b"> 3406</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8390d51184687794c312ac5148cc9e2b">F2</a>;                                 </div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9830952a98862ed103ad0cff61b77bb5"> 3407</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9830952a98862ed103ad0cff61b77bb5">F3</a>;                                 </div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbd6f1eb8283eca63c4ea3c3d657f149"> 3408</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbd6f1eb8283eca63c4ea3c3d657f149">FILT1</a>;                              </div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5704aaa9940312ccd60ee44f31932094"> 3409</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5704aaa9940312ccd60ee44f31932094">FILT2</a>;                              </div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;} <a class="code" href="struct_l_l_w_u___type.html">LLWU_Type</a>;</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;</div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ed6c56a8797caa64d27eb915c164dad"> 3422</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      (0x3U)</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga234c02ee9c2b3e3e248c90473e922336"> 3423</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     (0U)</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61f1d3c27404e82bdebb9627e83f35dd"> 3424</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE0_SHIFT)) &amp; LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac0c417f78992f2ebaca7267ef06d888a"> 3425</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      (0xCU)</span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa9b8224f389f9c3d4f13772d8e5fbeee"> 3426</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     (2U)</span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab35a751adac37592806af18a4f6e3837"> 3427</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE1_SHIFT)) &amp; LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga97e8e2fc8ce673f6b4625d307bc94b4a"> 3428</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      (0x30U)</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0b1bb86eb31a82a18ad1491b0305000b"> 3429</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     (4U)</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae6a462624a848afff074ae6e6da83cb0"> 3430</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE2_SHIFT)) &amp; LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga44cae929b3178e210eb5e1346a4ce997"> 3431</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      (0xC0U)</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaceee1b1b6323ba4d33abf875718e885a"> 3432</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     (6U)</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3dfb03917664cd276f352b77e95624b9"> 3433</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE1_WUPE3_SHIFT)) &amp; LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;</div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga94128d26c60f13d22acf47200f4f37e0"> 3436</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      (0x3U)</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga12aa6ffb998e5273a8dd548ac434ad41"> 3437</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     (0U)</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd7ab2866ab9683237ee5d6c003cf2aa"> 3438</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE4_SHIFT)) &amp; LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gacfb855231e7a1c11c64d8b4e951817be"> 3439</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      (0xCU)</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4e823ada9bfc21dca4729eedf4e63778"> 3440</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     (2U)</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga956b7d4a8e1a041de809612c0cad83e3"> 3441</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE5_SHIFT)) &amp; LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0db50e96153e1ca74874da97d1c22f41"> 3442</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      (0x30U)</span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa7a0191eaf60166333a8bee953239c85"> 3443</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     (4U)</span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa96b35faf789a4b85552957c8227c1e0"> 3444</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE6_SHIFT)) &amp; LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga39b30f51fdd7f83bb5aa29bf2bc87c26"> 3445</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      (0xC0U)</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga82bfb99732d7f90dacdc01ef5222a59a"> 3446</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     (6U)</span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaecb28f5285444e1576a192260d5c3048"> 3447</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE2_WUPE7_SHIFT)) &amp; LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;</div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabe7fce492e2c0201c4bb5af893f5a63d"> 3450</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      (0x3U)</span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf02591badd7f37915120d0fd627cdf27"> 3451</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     (0U)</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad6e40b93385848a0a6dc1177f884107a"> 3452</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE8_SHIFT)) &amp; LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad03733955d18194da002aeceedc2edf5"> 3453</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      (0xCU)</span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga26cad28b7fe4fd2da53ece9d3744016c"> 3454</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     (2U)</span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga644ab845edd61fbd851fca7254c6a3f0"> 3455</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE9_SHIFT)) &amp; LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6d8e812233df26a72459712117996efa"> 3456</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     (0x30U)</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1686c8515045158eeef3fc0c5df480d9"> 3457</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    (4U)</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5ba778d142ba95753b9eec4e9c5e73f6"> 3458</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE10_SHIFT)) &amp; LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad46cfb926e4e6bbc0cba079fb07a2bfd"> 3459</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     (0xC0U)</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad8a60b9eab4fe9a0c559bae94033ca1e"> 3460</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    (6U)</span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga73485bbb713aeb9b283996279ffdea6c"> 3461</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE3_WUPE11_SHIFT)) &amp; LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;</div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d1b6351b58cc9fbf3099dc653754205"> 3464</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     (0x3U)</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaddb0a17347a85705dc2c2975129a7942"> 3465</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    (0U)</span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga433532e85a0db075b0e525c1483a27ad"> 3466</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE12_SHIFT)) &amp; LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4d9218c37bd27ed586a5e73aa1b20a84"> 3467</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     (0xCU)</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga176680468b0cf75fbccc4a8be5d45388"> 3468</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    (2U)</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0f97d1fbb1fd4c3be4a4641755e8b7a9"> 3469</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE13_SHIFT)) &amp; LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae3a1e7b7497f719cfebd559f31dc4d07"> 3470</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     (0x30U)</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1942d07f99eb5afb836650dcfb2185af"> 3471</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    (4U)</span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga376a97009729f8dde435a783deb148d8"> 3472</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE14_SHIFT)) &amp; LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga53e48ffd153996ab89adb3c4df7511ee"> 3473</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     (0xC0U)</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeaf1e05b8de75133c46d6f11b3346732"> 3474</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    (6U)</span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadd015539f974ee2820707b9abf3787ba"> 3475</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_PE4_WUPE15_SHIFT)) &amp; LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;</div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f1588218d510ac13093055708ceae49"> 3478</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       (0x1U)</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7f653f4ce89c4512437c0114f4659502"> 3479</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      (0U)</span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga57e76f009f14fc197aa6bf7ce0e56f22"> 3480</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME0_SHIFT)) &amp; LLWU_ME_WUME0_MASK)</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga99b29643134140d21a3d4259b7f64c86"> 3481</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       (0x2U)</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac623d0db3076972370ee795830b555c1"> 3482</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      (1U)</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7537345eb6a634652141bd92b6e1c029"> 3483</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME1_SHIFT)) &amp; LLWU_ME_WUME1_MASK)</span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9f19f501dd2ad4aa2f7b01ac8edf8056"> 3484</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       (0x4U)</span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga383c567df0dbc9edf2773d29676a7b30"> 3485</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      (2U)</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaad5f38620081713700faa574d4756037"> 3486</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME2_SHIFT)) &amp; LLWU_ME_WUME2_MASK)</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6f6ea286130568de4df073a50fbdc282"> 3487</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       (0x8U)</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga394f6049d44881fafbc58b62e3ea8f44"> 3488</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      (3U)</span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafd25630d6da4e8bd90c95a1b534bfe26"> 3489</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME3_SHIFT)) &amp; LLWU_ME_WUME3_MASK)</span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b7fa4566d64069e93d5bf9bf69efcf4"> 3490</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       (0x10U)</span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad162d87bd892f7bfcd34c74941168e64"> 3491</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      (4U)</span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f426ee3d4121039991f556746934a66"> 3492</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME4_SHIFT)) &amp; LLWU_ME_WUME4_MASK)</span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadeab309cd88e84e94433398ea4656511"> 3493</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       (0x20U)</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8eb531aa288bc7d32d75950b7bf9b1a5"> 3494</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      (5U)</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga57fe3b7c8697cae28d20ea2edd7502f6"> 3495</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME5_SHIFT)) &amp; LLWU_ME_WUME5_MASK)</span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f4902c05f5e93174a1ef5afaa426d01"> 3496</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       (0x40U)</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaba71957dbca47b2dd3aaec44106b013e"> 3497</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      (6U)</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga92d72bda2b26242276060b869bae0fb4"> 3498</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME6_SHIFT)) &amp; LLWU_ME_WUME6_MASK)</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga455f995ef197eea9796910ff1b7327a0"> 3499</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       (0x80U)</span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1676e95c4d2477005c4c37ee97b45db3"> 3500</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      (7U)</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga01fde478dc65d018fd0b6f70e6a5540f"> 3501</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_ME_WUME7_SHIFT)) &amp; LLWU_ME_WUME7_MASK)</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1308a2e0d967a81b7fc32af6816cb532"> 3504</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        (0x1U)</span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a004e1e5a54356cf5b70d9f17b96afc"> 3505</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       (0U)</span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadf947a1640b0c6ac4e501aec5b935154"> 3506</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF0_SHIFT)) &amp; LLWU_F1_WUF0_MASK)</span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3513d59cf672e1dfd8884672b57c879b"> 3507</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        (0x2U)</span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadfac3bafc6a624b27f059e3d9cf3a899"> 3508</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       (1U)</span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga550c62884c90b1a85c2fa07d1bfdcd48"> 3509</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF1_SHIFT)) &amp; LLWU_F1_WUF1_MASK)</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc46629018d0f2eb7a39896eb5225933"> 3510</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        (0x4U)</span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab99e1778fd26ccd69f31a56d94709e41"> 3511</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       (2U)</span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7baf252acb15c1af560212b69c4510b2"> 3512</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF2_SHIFT)) &amp; LLWU_F1_WUF2_MASK)</span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7c81d1a3309d56f967355042ac08c299"> 3513</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        (0x8U)</span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gada64305bc36dde8d293f511de2183d0c"> 3514</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       (3U)</span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga239699d31d2e283bf2edce04eb6e4636"> 3515</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF3_SHIFT)) &amp; LLWU_F1_WUF3_MASK)</span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9dad2dc81874baa09dac37d10cc4781d"> 3516</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        (0x10U)</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4ce65dd6db7f89bd5e6f0fb7df47a399"> 3517</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       (4U)</span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9c07a536d420eeb46f7a757d4449f2ac"> 3518</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF4_SHIFT)) &amp; LLWU_F1_WUF4_MASK)</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ba67283979e853e1601bd15a534523e"> 3519</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        (0x20U)</span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga56f1fa2e4a277de750be421a3b35df87"> 3520</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       (5U)</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a35873aa92f990b636a663a5f773ca1"> 3521</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF5_SHIFT)) &amp; LLWU_F1_WUF5_MASK)</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga25c6fc1f914e4e6cdc9863e9910a7a18"> 3522</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        (0x40U)</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadc6ba47e215a21859a0cdb07637e3720"> 3523</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       (6U)</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4aa665fdd93a08b2f72e0b24c2e89ad9"> 3524</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF6_SHIFT)) &amp; LLWU_F1_WUF6_MASK)</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga085396c6707e1233072318b9f791a179"> 3525</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        (0x80U)</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ec44402fb6f1879376fce39e4f48618"> 3526</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       (7U)</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga34f586b51974da9fe6ae867d38d48485"> 3527</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F1_WUF7_SHIFT)) &amp; LLWU_F1_WUF7_MASK)</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;</div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga76228bf3593a9417e43e509166c07fad"> 3530</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        (0x1U)</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga88963ab5583725d163689b615ce5a638"> 3531</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       (0U)</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab1a2b83044edbc6852ae049d8afdfbdd"> 3532</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF8_SHIFT)) &amp; LLWU_F2_WUF8_MASK)</span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga28d89e3d08f5a7db6ffbe56e9e35d771"> 3533</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        (0x2U)</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc3e93b75e1e8e95f392b59b5dbf6edf"> 3534</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       (1U)</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5bf58a8c2a31c1ee83569d2cf4896d86"> 3535</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF9_SHIFT)) &amp; LLWU_F2_WUF9_MASK)</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae005607b6cb3ebf1a7def97cd8b2abc5"> 3536</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       (0x4U)</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0ac579128aa08740377c46fd52be2bb5"> 3537</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      (2U)</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1fbe79331ec3d400d836f9bb7de533a6"> 3538</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF10_SHIFT)) &amp; LLWU_F2_WUF10_MASK)</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga618834480f34a7997f2f4fab80d87400"> 3539</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       (0x8U)</span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga37c17efe2e5332ad92f9a05d9a15a2f2"> 3540</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      (3U)</span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8cff952a35e87f71a4b24ef6feefee82"> 3541</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF11_SHIFT)) &amp; LLWU_F2_WUF11_MASK)</span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga59dfa340c96f0c04fe3667e00dfb0575"> 3542</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       (0x10U)</span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae04234ed612320f80fe119820ae78e39"> 3543</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      (4U)</span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b8f9110dc4fbd5597c179a2b819b946"> 3544</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF12_SHIFT)) &amp; LLWU_F2_WUF12_MASK)</span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6618b24b83e2e28d9268c1f5fac431af"> 3545</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       (0x20U)</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c8e71714d1a4c5e9b8dddb08d41679e"> 3546</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      (5U)</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga778553954826cc20c8bc34ffc0b32235"> 3547</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF13_SHIFT)) &amp; LLWU_F2_WUF13_MASK)</span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f6f604b22d249edf1101cd9aa087072"> 3548</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       (0x40U)</span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga775751b74c858d4adf406ff063630bbf"> 3549</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      (6U)</span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61bc00dcda4ef8eef2f2ef7d1e0cad66"> 3550</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF14_SHIFT)) &amp; LLWU_F2_WUF14_MASK)</span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa56b2f78b177bd14e66b3863dbb14625"> 3551</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       (0x80U)</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaae1c32b7e20bbc817c4c5af4479e2a91"> 3552</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      (7U)</span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf8402c732164092041061917782b29ec"> 3553</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F2_WUF15_SHIFT)) &amp; LLWU_F2_WUF15_MASK)</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1bb6bf136de15f4cc67eee67d53361a9"> 3556</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       (0x1U)</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3b2c7982efa30073491d05e0dbc698e8"> 3557</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      (0U)</span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3e088b69ca585116274b771ce4915311"> 3558</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF0_SHIFT)) &amp; LLWU_F3_MWUF0_MASK)</span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafe847acbd5a46291dd05b8ab682efffe"> 3559</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       (0x2U)</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6de4a2380bde727b70758cd1c818c859"> 3560</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      (1U)</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0102aac1d58b1c1a89c197c845f832a6"> 3561</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF1_SHIFT)) &amp; LLWU_F3_MWUF1_MASK)</span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3414123c30550a3dea14d84f931e2a0c"> 3562</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       (0x4U)</span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac83dee08de7a4bdce21d454a9cfab059"> 3563</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      (2U)</span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac71e0c2b5effba209a76bdea4199dcc9"> 3564</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF2_SHIFT)) &amp; LLWU_F3_MWUF2_MASK)</span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab85f671f2c6f2112c4e2e14845ef998b"> 3565</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       (0x8U)</span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga91a71ba06b95076252cd2594112da05d"> 3566</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      (3U)</span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf456eb8a736c3ef4d9813e6c8929fa05"> 3567</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF3_SHIFT)) &amp; LLWU_F3_MWUF3_MASK)</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd85c849a3b177444a91aa37457252a8"> 3568</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       (0x10U)</span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac1d2eb89a620cf503f11eecf9e8ece1f"> 3569</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      (4U)</span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad93b6ad2aae5b9b2b211254f8734236e"> 3570</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF4_SHIFT)) &amp; LLWU_F3_MWUF4_MASK)</span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeb14754fa2d5b4c1fd50b9df98f11b01"> 3571</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       (0x20U)</span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac8a9d2de72a5034fae66714d25aa5f33"> 3572</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      (5U)</span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga71b5bd482fdc7f772f235112e9395140"> 3573</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF5_SHIFT)) &amp; LLWU_F3_MWUF5_MASK)</span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd1f915448c7918a8aabc74239d7e773"> 3574</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       (0x40U)</span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab649d98d5d8eb9f2f272649ace225c4"> 3575</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      (6U)</span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga05d84dbe2b08378f0c3535e947cbf1c4"> 3576</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF6_SHIFT)) &amp; LLWU_F3_MWUF6_MASK)</span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ddb11dc5e9f8a8404ccf99f10046b5a"> 3577</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       (0x80U)</span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaee31def5b074844cbf46f9d7e54d2d4f"> 3578</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      (7U)</span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga29b4a5a062eb04f5fb0326fcdfd6f5f5"> 3579</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_F3_MWUF7_SHIFT)) &amp; LLWU_F3_MWUF7_MASK)</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa44e21d07f509d1f5d6cec9da32ab8ab"> 3582</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  (0xFU)</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab2a7991b2b135f0557b1b41cc3528f7"> 3583</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 (0U)</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9d7876a517542c2fa363b9f15d375d69"> 3584</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT1_FILTSEL_SHIFT)) &amp; LLWU_FILT1_FILTSEL_MASK)</span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae449f984f9cfeec99ab8380e356b57c7"> 3585</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    (0x60U)</span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d4b7527c910e60bdf1f52e51b1c0932"> 3586</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   (5U)</span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2eb83c2856ca0d1d7ff09384809aed2f"> 3587</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT1_FILTE_SHIFT)) &amp; LLWU_FILT1_FILTE_MASK)</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabdb5ca902522996074a75ed08a7a8b03"> 3588</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    (0x80U)</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga359dd7a99c209dc7c2f26d79c061d11e"> 3589</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   (7U)</span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga178c6ff91d71caeb12b9444cd028e09d"> 3590</a></span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT1_FILTF_SHIFT)) &amp; LLWU_FILT1_FILTF_MASK)</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;</div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae610069172bf4a4b8f783d54faf97496"> 3593</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  (0xFU)</span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4589e4982f58847b133e9792fac931ac"> 3594</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 (0U)</span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga158cb43770e2439838189522bb7696a3"> 3595</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT2_FILTSEL_SHIFT)) &amp; LLWU_FILT2_FILTSEL_MASK)</span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c6d4145e30bdb324bc6b137b2f7aada"> 3596</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    (0x60U)</span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac309ec1ef795572d048b09ac35847bf1"> 3597</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   (5U)</span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3c7ed2286e6f1a0041610a9b7de636ef"> 3598</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT2_FILTE_SHIFT)) &amp; LLWU_FILT2_FILTE_MASK)</span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab60be1393d84433fe44d4b332a77537c"> 3599</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    (0x80U)</span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga20b3ccaef11cade3a0dc88b3a378b790"> 3600</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   (7U)</span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa36637f2a12654139ec6c8b76f313c8d"> 3601</a></span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; LLWU_FILT2_FILTF_SHIFT)) &amp; LLWU_FILT2_FILTF_MASK)</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5596067d46debe317ac368bfc5db21f8"> 3611</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;</div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaed2d6ced03dff7739533096e53983dbe"> 3613</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;</div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3d947ff94f2db32873659ceeeb8bc767"> 3615</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_ADDRS                          { LLWU_BASE }</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;</div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4826d688973513cc02a2f1d4f67c336b"> 3617</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU }</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga00f85a14dffe324ff8e867f8b06f1461"> 3619</a></span>&#160;<span class="preprocessor">#define LLWU_IRQS                                { LLWU_IRQn }</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160; <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;</div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html"> 3636</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga876dd0a8546697065f406b7543e27af2"> 3637</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga876dd0a8546697065f406b7543e27af2">CSR</a>;                               </div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga909d70d4d88dd6731a07b76a21c8214b"> 3638</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga909d70d4d88dd6731a07b76a21c8214b">PSR</a>;                               </div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fbfa42319981886e98899e3ee069f81"> 3639</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fbfa42319981886e98899e3ee069f81">CMR</a>;                               </div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafabfe869c2da8a9974cac1da36481312"> 3640</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafabfe869c2da8a9974cac1da36481312">CNR</a>;                               </div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>;</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;</div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 3653</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       (0x1U)</span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 3654</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      (0U)</span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae18358081bf10e96a1307612264a31fd"> 3655</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TEN_SHIFT)) &amp; LPTMR_CSR_TEN_MASK)</span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 3656</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       (0x2U)</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 3657</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      (1U)</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae8af700b27a8e6aad5c035eb9181766c"> 3658</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TMS_SHIFT)) &amp; LPTMR_CSR_TMS_MASK)</span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 3659</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       (0x4U)</span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 3660</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      (2U)</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga9f9f9658cf9a8a4d04923d1487adae6a"> 3661</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TFC_SHIFT)) &amp; LPTMR_CSR_TFC_MASK)</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 3662</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       (0x8U)</span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 3663</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      (3U)</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1e706f8fb1de17fa05f83c3a8928a91c"> 3664</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TPP_SHIFT)) &amp; LPTMR_CSR_TPP_MASK)</span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 3665</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       (0x30U)</span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 3666</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      (4U)</span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga21ce2f3d05c087f7f46dcb9b7035e4f2"> 3667</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TPS_SHIFT)) &amp; LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 3668</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       (0x40U)</span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 3669</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      (6U)</span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga1b3ffe4be02efef291da12ce9e097a9d"> 3670</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TIE_SHIFT)) &amp; LPTMR_CSR_TIE_MASK)</span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 3671</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       (0x80U)</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 3672</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      (7U)</span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4a71110198e9becb2fe277e270c7499d"> 3673</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CSR_TCF_SHIFT)) &amp; LPTMR_CSR_TCF_MASK)</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;</div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 3676</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       (0x3U)</span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 3677</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      (0U)</span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabeba0b705770f53c56a569a5ee74536b"> 3678</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_PSR_PCS_SHIFT)) &amp; LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 3679</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      (0x4U)</span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 3680</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     (2U)</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3d7c49e91df0f310a5dcf2effef9ae25"> 3681</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_PSR_PBYP_SHIFT)) &amp; LPTMR_PSR_PBYP_MASK)</span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 3682</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  (0x78U)</span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 3683</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 (3U)</span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga37d8f4b0de3a75590548d8f3b6686b95"> 3684</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_PSR_PRESCALE_SHIFT)) &amp; LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;</div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 3687</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   (0xFFFFU)</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 3688</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  (0U)</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gad61ee0ea43ca3e503c2c16ed1b7b1696"> 3689</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CMR_COMPARE_SHIFT)) &amp; LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;</div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 3692</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   (0xFFFFU)</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 3693</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  (0U)</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga8732990b7f3af802120a5e95000c963f"> 3694</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPTMR_CNR_COUNTER_SHIFT)) &amp; LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga024f362857a8b928d96cf3b3f5106793"> 3704</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;</div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 3706</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;</div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 3708</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;</div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gac92660dedc63be48d689d43efc9f2c82"> 3710</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga5bf0032641d320fc7d486d703800c729"> 3712</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS                               { LPTMR0_IRQn }</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment">   -- LPUART Peripheral Access Layer</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;</div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html"> 3729</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga715a225c91b8c19aa933f75d516e4edd"> 3730</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga715a225c91b8c19aa933f75d516e4edd">BAUD</a>;                              </div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa90c98b3b95ed1374dbcf018c74aef79"> 3731</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa90c98b3b95ed1374dbcf018c74aef79">STAT</a>;                              </div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64"> 3732</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                              </div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101"> 3733</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101">DATA</a>;                              </div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga04dafd3ac005ff337f83b0a17755161f"> 3734</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga04dafd3ac005ff337f83b0a17755161f">MATCH</a>;                             </div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf536c921116e9685445db3f467441f35"> 3735</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf536c921116e9685445db3f467441f35">MODIR</a>;                             </div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;} <a class="code" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a>;</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="comment">   -- LPUART Register Masks</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf5ebc9e0bbd9cfb0461c2e47c882dfd2"> 3748</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_MASK                     (0x1FFFU)</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1792ebb16e8fa96c046706414e68536b"> 3749</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_SHIFT                    (0U)</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d4fd833faa90292e6098e9d0d618e8c"> 3750</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_SBR_SHIFT)) &amp; LPUART_BAUD_SBR_MASK)</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga728723a3258162036c6f4665bce313f6"> 3751</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_MASK                    (0x2000U)</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gace90162bfb929a75c628e763a2b48d64"> 3752</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_SHIFT                   (13U)</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0efd4bf18057e642f69d0b2653aca64f"> 3753</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_SBNS_SHIFT)) &amp; LPUART_BAUD_SBNS_MASK)</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6102ea87786499722af536351cb0ae0e"> 3754</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_MASK                 (0x4000U)</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga685125187e80c136d77d1069057f06a4"> 3755</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_SHIFT                (14U)</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaeb0bcf6a6082b068b0268e0eb5428123"> 3756</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_RXEDGIE_SHIFT)) &amp; LPUART_BAUD_RXEDGIE_MASK)</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa99df5ebffee879a29dd54bb9589ea39"> 3757</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_MASK                  (0x8000U)</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad8af1d56b921eb311d3bc010ac371e37"> 3758</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_SHIFT                 (15U)</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf701684966ed3fbd665ecc21ebe5931c"> 3759</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_LBKDIE_SHIFT)) &amp; LPUART_BAUD_LBKDIE_MASK)</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6cc09978510e9e2d5f956363bbdf82a0"> 3760</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_MASK               (0x10000U)</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7e405b396cace095b81ed780012d86c7"> 3761</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_SHIFT              (16U)</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8eddaea4487b6be1a83c8792e110bef5"> 3762</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_RESYNCDIS_SHIFT)) &amp; LPUART_BAUD_RESYNCDIS_MASK)</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga156a0b468b75f5f08936a3c2e362b4e0"> 3763</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_MASK                (0x20000U)</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b06b54fce5fa2033a7cb768262a3726"> 3764</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_SHIFT               (17U)</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2186298ec71137a11206fbbf24ff80dd"> 3765</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_BOTHEDGE_SHIFT)) &amp; LPUART_BAUD_BOTHEDGE_MASK)</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga69b9e9a03f3049414148e29a763a3327"> 3766</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_MASK                  (0xC0000U)</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d27b42ee91c7cb1e00ae3ba4479229c"> 3767</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_SHIFT                 (18U)</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga73df6d35c7a168d8505f118fea120190"> 3768</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_MATCFG_SHIFT)) &amp; LPUART_BAUD_MATCFG_MASK)</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa464e21061a8b2b8c13ddfeb61ace931"> 3769</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_MASK                   (0x200000U)</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa6be60b515146c12f6606c689be4b74e"> 3770</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_SHIFT                  (21U)</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b36f378c9fae470242dfefcb3c23a4f"> 3771</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_RDMAE_SHIFT)) &amp; LPUART_BAUD_RDMAE_MASK)</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga07a542d1e7372204c4f2d5a7e2683dd2"> 3772</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_MASK                   (0x800000U)</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8dfcf25d777a3faab01a2c0d3f77f46"> 3773</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_SHIFT                  (23U)</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68ec64935e2650de18d9d0bb53cc908c"> 3774</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_TDMAE_SHIFT)) &amp; LPUART_BAUD_TDMAE_MASK)</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga62858ed7941164e100b9fce4d57cf114"> 3775</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_MASK                     (0x1F000000U)</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3fae5d85be64ab5bb145a4fba6a515bd"> 3776</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_SHIFT                    (24U)</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga39a4fadc51e3713036419bb7e00f2a7b"> 3777</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_OSR_SHIFT)) &amp; LPUART_BAUD_OSR_MASK)</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad6353c4a7c33aab79903d95db1c63728"> 3778</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_MASK                     (0x20000000U)</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1ca2e38f6fd32b950c4d3bd28c3d8750"> 3779</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_SHIFT                    (29U)</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa8ecc2cd5e0c6a19b42d8eed5b22a99a"> 3780</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_M10_SHIFT)) &amp; LPUART_BAUD_M10_MASK)</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga37c9103f49adbc40050282ed4c6f43ec"> 3781</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_MASK                   (0x40000000U)</span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8c8f14416135355e46ec5d0345fcba0a"> 3782</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_SHIFT                  (30U)</span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5baad717cada728d26c9aedebc6816ba"> 3783</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_MAEN2_SHIFT)) &amp; LPUART_BAUD_MAEN2_MASK)</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2058e9d94b7e45009d7bc30523066e92"> 3784</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_MASK                   (0x80000000U)</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa06c245c6a8effbb4a3d207716c44a43"> 3785</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_SHIFT                  (31U)</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9525dc15acbc7a1a0b9a4e86a9f9d888"> 3786</a></span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_BAUD_MAEN1_SHIFT)) &amp; LPUART_BAUD_MAEN1_MASK)</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;</div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab448ab1f4b8311a97814f60a7b0341f2"> 3789</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_MASK                    (0x4000U)</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e214ea9e5058041f1c8b9c26209eb90"> 3790</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_SHIFT                   (14U)</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab487fe8b26dbcaaf9dd7531aa8780087"> 3791</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_MA2F_SHIFT)) &amp; LPUART_STAT_MA2F_MASK)</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac9c67f85e56d6b2feaf825247f1df8fb"> 3792</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_MASK                    (0x8000U)</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0073d96a82b97a6d3c5dd5782d0fc366"> 3793</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_SHIFT                   (15U)</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabab7c241b5ce9d1a556ab56792fe782f"> 3794</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_MA1F_SHIFT)) &amp; LPUART_STAT_MA1F_MASK)</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e50537fdcfd8f3c6b0b31bec75471f8"> 3795</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_MASK                      (0x10000U)</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9a80212e9f92b06a2e246bcaf95d51b5"> 3796</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_SHIFT                     (16U)</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa2cb11e6fe0b36086a9f68abb78bc2c7"> 3797</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_PF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_PF_SHIFT)) &amp; LPUART_STAT_PF_MASK)</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae836c8c3b467890c3e412aac26e46ca1"> 3798</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_MASK                      (0x20000U)</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaea08806016e20f5ab03918328d89cdf0"> 3799</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_SHIFT                     (17U)</span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab09ef4ae0a9eeb5abbe0808c296478a0"> 3800</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_FE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_FE_SHIFT)) &amp; LPUART_STAT_FE_MASK)</span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9c634f037381367cfdccc71d5ffeea9c"> 3801</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_MASK                      (0x40000U)</span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafb6046993f32c5f3ea3ac2184ec07b5e"> 3802</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_SHIFT                     (18U)</span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9627eb51d2b2868d3e75de33fe64f566"> 3803</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_NF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_NF_SHIFT)) &amp; LPUART_STAT_NF_MASK)</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8a36721c4a23256ef437be7600a7880c"> 3804</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_MASK                      (0x80000U)</span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga583539d0cfcf993232780316dfcda453"> 3805</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_SHIFT                     (19U)</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf9084f41bc9f5397e0053c3651fb2004"> 3806</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_OR(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_OR_SHIFT)) &amp; LPUART_STAT_OR_MASK)</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6ee5dfab4b3b1742f0f359f3c6fa47ba"> 3807</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_MASK                    (0x100000U)</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga14ad1ca675002e1f666f5a1b5a5f99c1"> 3808</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_SHIFT                   (20U)</span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0004dc64be568a184b2007ab95c16810"> 3809</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_IDLE_SHIFT)) &amp; LPUART_STAT_IDLE_MASK)</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga94bcae79520e9fe72c88e069ff294510"> 3810</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_MASK                    (0x200000U)</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9676e4864893f3edfaccd42af5b9b549"> 3811</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_SHIFT                   (21U)</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3220ee34ff75bcf21268236abeba405"> 3812</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RDRF_SHIFT)) &amp; LPUART_STAT_RDRF_MASK)</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad2e2b27d8822ee51c88ad0c1bc1a6643"> 3813</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_MASK                      (0x400000U)</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad5cf6969a84a02c866869e8d1ee442bc"> 3814</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_SHIFT                     (22U)</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga16645d63aebba70d1ae99e332c3e44e7"> 3815</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_TC_SHIFT)) &amp; LPUART_STAT_TC_MASK)</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2653424b8554365ac4f27b206caa585f"> 3816</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_MASK                    (0x800000U)</span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5c82cd278da885962e4e82a379a171ae"> 3817</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_SHIFT                   (23U)</span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5f25a4fd20bf169d0e979d2131e0a4f1"> 3818</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_TDRE_SHIFT)) &amp; LPUART_STAT_TDRE_MASK)</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae270407ae3170ab35c03dde777ba89c7"> 3819</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_MASK                     (0x1000000U)</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga714be6f396719fc672c346113227657e"> 3820</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_SHIFT                    (24U)</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1a40ceea5c411de9bbc9cf3de53bce2e"> 3821</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RAF_SHIFT)) &amp; LPUART_STAT_RAF_MASK)</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5e042db2601f7805fd05c0ef9ebf7207"> 3822</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_MASK                   (0x2000000U)</span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a9e8706b29e508202745f982c01cb94"> 3823</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_SHIFT                  (25U)</span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae1cd752f915d24c79e7868f1c59c6f7b"> 3824</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_LBKDE_SHIFT)) &amp; LPUART_STAT_LBKDE_MASK)</span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa7c43c685dd95e006228e2709d87012d"> 3825</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_MASK                   (0x4000000U)</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga30a4cc6ce8a95462963ec317c2310199"> 3826</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_SHIFT                  (26U)</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga72eee8e71bb38670c47cfb5f02e290a0"> 3827</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_BRK13_SHIFT)) &amp; LPUART_STAT_BRK13_MASK)</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf91fe72606540f8db9cec0634f026f2b"> 3828</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_MASK                   (0x8000000U)</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab51aed4d5798683bda04d4706dfe561e"> 3829</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_SHIFT                  (27U)</span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga87701a48aa4fa693bf9ce219cbd6ac49"> 3830</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RWUID_SHIFT)) &amp; LPUART_STAT_RWUID_MASK)</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga68ec887f10942a419fab1203a82b887c"> 3831</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_MASK                   (0x10000000U)</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6c1fb6dfc8a7c467ff1fc245d1d9658"> 3832</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_SHIFT                  (28U)</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac6138d9c077e761c13a4c71115ddf223"> 3833</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RXINV_SHIFT)) &amp; LPUART_STAT_RXINV_MASK)</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6a66985ca64f3d58bf51e7ab24ec0c5f"> 3834</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_MASK                    (0x20000000U)</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab8e85b25cd3876d35aa805a3db31d4ac"> 3835</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_SHIFT                   (29U)</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaeb6ac9424ab0357cc9d80b8c0bbdf5e2"> 3836</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_MSBF_SHIFT)) &amp; LPUART_STAT_MSBF_MASK)</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9954b895c4a600567b3201311a1ecd17"> 3837</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_MASK                 (0x40000000U)</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac40757777f0d9dbb4345bd1a0b6250f3"> 3838</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_SHIFT                (30U)</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafd0210be12e281aad2725e633cb2b3fe"> 3839</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_RXEDGIF_SHIFT)) &amp; LPUART_STAT_RXEDGIF_MASK)</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab764168568453cb511df6010d1fefaf5"> 3840</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_MASK                  (0x80000000U)</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab31e93296426282d40b6a3a97233f4f7"> 3841</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_SHIFT                 (31U)</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa0d8d8e83b0d8e6b939cbdedf9439e2b"> 3842</a></span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_STAT_LBKDIF_SHIFT)) &amp; LPUART_STAT_LBKDIF_MASK)</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;</div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae92aa041b0f242c19f5dff7d21e4fe78"> 3845</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_MASK                      (0x1U)</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga634d943f64d37a0e0e6d61abd1e1bd5e"> 3846</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_SHIFT                     (0U)</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga830b7bc52d82c855873cafb1c6144393"> 3847</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_PT_SHIFT)) &amp; LPUART_CTRL_PT_MASK)</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac92c20f6273ca56bd3210477b49f1ed6"> 3848</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_MASK                      (0x2U)</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f73fc8acf575be698faffe0bff4ac11"> 3849</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_SHIFT                     (1U)</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2682b851ce14fcd9d186926a5e857db4"> 3850</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_PE_SHIFT)) &amp; LPUART_CTRL_PE_MASK)</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6b2188d8cb1594d66d1c3982756949f1"> 3851</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_MASK                     (0x4U)</span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a6af3831641717a53dabbd3e21710f3"> 3852</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_SHIFT                    (2U)</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3781611e4e6334aad92367fe38e407a"> 3853</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_ILT_SHIFT)) &amp; LPUART_CTRL_ILT_MASK)</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaac7cd6bdf3caa274576f08100b270c94"> 3854</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_MASK                    (0x8U)</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3cbb44f788c3fa0008d1c5abbd7c031c"> 3855</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_SHIFT                   (3U)</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5a55b8264763b2e6d968324763121b60"> 3856</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_WAKE_SHIFT)) &amp; LPUART_CTRL_WAKE_MASK)</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafa7f038763c68042afc6ff7dde64cb88"> 3857</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_MASK                       (0x10U)</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga287ed872dd76fbb802b0db4d5242d14c"> 3858</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_SHIFT                      (4U)</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5ea03e6834ef610b343c290d4484ddac"> 3859</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_M(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_M_SHIFT)) &amp; LPUART_CTRL_M_MASK)</span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa1b9379c5d0a6fc19fd3ee99617426c3"> 3860</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_MASK                    (0x20U)</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0584563dbf928a7ededdde5f5a7fc047"> 3861</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_SHIFT                   (5U)</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga991657e62a95d5d6876f9e7149b730a6"> 3862</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_RSRC_SHIFT)) &amp; LPUART_CTRL_RSRC_MASK)</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac72eda4fe997c2e30054b7636b111a8d"> 3863</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_MASK                  (0x40U)</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaea6105984e362b57d706639a0b8e90c1"> 3864</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_SHIFT                 (6U)</span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6349c5cedc449c557080d9e3e76fb4a2"> 3865</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_DOZEEN_SHIFT)) &amp; LPUART_CTRL_DOZEEN_MASK)</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga049a6c06a9f907ef8521546821e0bcc9"> 3866</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_MASK                   (0x80U)</span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa3c61f519a0c25e6d5db83cec0de50e5"> 3867</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_SHIFT                  (7U)</span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1e381c7c4725446921b674b5d42f30f2"> 3868</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_LOOPS_SHIFT)) &amp; LPUART_CTRL_LOOPS_MASK)</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7e6c2cb5a38144bf2afbe6838ab8f922"> 3869</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_MASK                 (0x700U)</span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae2f5f904e330b49c6c6bb308d9e009b7"> 3870</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_SHIFT                (8U)</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafefb93785cfdc891eb6a3d73a7bfbd4f"> 3871</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_IDLECFG_SHIFT)) &amp; LPUART_CTRL_IDLECFG_MASK)</span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5477c641ff1a953d37680b81fde625b4"> 3872</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_MASK                   (0x4000U)</span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7ced1970f055b31b0613844874cdee5a"> 3873</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_SHIFT                  (14U)</span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga04a44ef4b04b6147db91ba6393f9defa"> 3874</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_MA2IE_SHIFT)) &amp; LPUART_CTRL_MA2IE_MASK)</span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac06a8e9deffa8b4cc7ade88bfa594d72"> 3875</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_MASK                   (0x8000U)</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafc666d11e9bfac2344f798be6e164ebc"> 3876</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_SHIFT                  (15U)</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8a7eb99c3eebca90dc2c05843c2ca411"> 3877</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_MA1IE_SHIFT)) &amp; LPUART_CTRL_MA1IE_MASK)</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3d5242d8ebf3e7a7cf54cb2a598a63d8"> 3878</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_MASK                     (0x10000U)</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab7db3129b85cfa889187dcc92fe56b96"> 3879</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_SHIFT                    (16U)</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga702c307ab5e7b9a1ab2aff5ad18c0bb3"> 3880</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_SBK_SHIFT)) &amp; LPUART_CTRL_SBK_MASK)</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafcfbae787cf91414b1b6635557dbcbbe"> 3881</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_MASK                     (0x20000U)</span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafbe6c48f8fe02be76d65e153100f0f41"> 3882</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_SHIFT                    (17U)</span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga64c0a830eae785e415d429810a3ebec6"> 3883</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_RWU_SHIFT)) &amp; LPUART_CTRL_RWU_MASK)</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4dc1f3b5d86e60c482705ebda3f6e8b8"> 3884</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_MASK                      (0x40000U)</span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2c7e434ab3a3e2b152a3d1bc2d354455"> 3885</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_SHIFT                     (18U)</span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab2f22da3d7c7b630d7db7199cdfe1c2b"> 3886</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_RE_SHIFT)) &amp; LPUART_CTRL_RE_MASK)</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga70240ad2f80b6b757515f421c5c79a36"> 3887</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_MASK                      (0x80000U)</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf47babf1aa00d18a47588eb367f132fc"> 3888</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_SHIFT                     (19U)</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga13fd13a3e9951b04010be4d08d6e5915"> 3889</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TE_SHIFT)) &amp; LPUART_CTRL_TE_MASK)</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0240e86032be2a661b5a1737b971570a"> 3890</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_MASK                    (0x100000U)</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab53335e6f3c5e5bf1b863853b5c3a430"> 3891</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_SHIFT                   (20U)</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac274b0a25ed73d1141a783b23e0e3100"> 3892</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_ILIE_SHIFT)) &amp; LPUART_CTRL_ILIE_MASK)</span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga21f5c7140245e880ea34e00655496933"> 3893</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_MASK                     (0x200000U)</span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga225157effbd76a9cc61c22eba14fb4d9"> 3894</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_SHIFT                    (21U)</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7a85d8a585d6a6fe698616c3c4dc64bc"> 3895</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_RIE_SHIFT)) &amp; LPUART_CTRL_RIE_MASK)</span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga44d5b4ae5c729710f8903476306e172b"> 3896</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_MASK                    (0x400000U)</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1da8a39dc877698664baf1c03d0c68d0"> 3897</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_SHIFT                   (22U)</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaaaeba1a79a61328d99f0b059184d9c8d"> 3898</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TCIE_SHIFT)) &amp; LPUART_CTRL_TCIE_MASK)</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac83549268480aabbbe8450d1f3986090"> 3899</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_MASK                     (0x800000U)</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab5a90d5ebd146e3cc70bcff71f23d8cc"> 3900</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_SHIFT                    (23U)</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5b4e1b65b7d7dd995742fdf22b9a53a5"> 3901</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TIE_SHIFT)) &amp; LPUART_CTRL_TIE_MASK)</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga84668ad4215b30ebeef6a75c5ea395c6"> 3902</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_MASK                    (0x1000000U)</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaabdf0695fa68f806e867926d801e1e63"> 3903</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_SHIFT                   (24U)</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2d374273d0b411f213736b9d43e9f2c5"> 3904</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_PEIE_SHIFT)) &amp; LPUART_CTRL_PEIE_MASK)</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga598a03022c0e9a34086e9205f8abea03"> 3905</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_MASK                    (0x2000000U)</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga812b3faf7150141aa2cda50c95ad00f4"> 3906</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_SHIFT                   (25U)</span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadaf2a4b2dad0928706aa63097880bd33"> 3907</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_FEIE_SHIFT)) &amp; LPUART_CTRL_FEIE_MASK)</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9bb78c865ac75751227638c3bc5661f0"> 3908</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_MASK                    (0x4000000U)</span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac67243e929ea991342dc3dfba6a6e5de"> 3909</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_SHIFT                   (26U)</span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6d8ca1e07224637c737e7ee7bcd66bfa"> 3910</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_NEIE_SHIFT)) &amp; LPUART_CTRL_NEIE_MASK)</span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3fe567dfdcf89e828b347a427b0b3361"> 3911</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_MASK                    (0x8000000U)</span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1dc6af0729867e4acfc6f294b2d6b9e0"> 3912</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_SHIFT                   (27U)</span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae00a00aa96fe6647577e5415d9a1299f"> 3913</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_ORIE_SHIFT)) &amp; LPUART_CTRL_ORIE_MASK)</span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaadbc6fc69a28a1cb3d708c3609bf4e8f"> 3914</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_MASK                   (0x10000000U)</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98888cb15a4b32c9e960cb93ed5e558b"> 3915</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_SHIFT                  (28U)</span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabc06b969ad84483f3e00844e6a3156c3"> 3916</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TXINV_SHIFT)) &amp; LPUART_CTRL_TXINV_MASK)</span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa959a2cffdbe299e1dbedeaf083efa66"> 3917</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_MASK                   (0x20000000U)</span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7b61406b5ae05bcfa119726b67d3bcdf"> 3918</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_SHIFT                  (29U)</span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadfb286d93feccc878420023f34a21e48"> 3919</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_TXDIR_SHIFT)) &amp; LPUART_CTRL_TXDIR_MASK)</span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad97e2926f143980f52ad922e9d2ca684"> 3920</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_MASK                    (0x40000000U)</span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae9217c9e68974d6fac7e31fec970363b"> 3921</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_SHIFT                   (30U)</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gab6d53b5f6d096d866d7702f61dee0234"> 3922</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_R9T8_SHIFT)) &amp; LPUART_CTRL_R9T8_MASK)</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadc31524621f868f56e22ab1c3f108164"> 3923</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_MASK                    (0x80000000U)</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga07032c9d1483c12df31b42c98421e02f"> 3924</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_SHIFT                   (31U)</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac20e87fe53920bf20ceeed4137800c0a"> 3925</a></span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_CTRL_R8T9_SHIFT)) &amp; LPUART_CTRL_R8T9_MASK)</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa43b1d3743dd2820a33775e5f831854f"> 3928</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_MASK                    (0x1U)</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gada55d788a0065f9e5c14ae018b0adca2"> 3929</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_SHIFT                   (0U)</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3ce2f76ccd3d72635a7cf952b2804152"> 3930</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R0T0_SHIFT)) &amp; LPUART_DATA_R0T0_MASK)</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga49c0c8d83f84c336663d18cb6dc72e9b"> 3931</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_MASK                    (0x2U)</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0d8cfa9fac4326883e220d043c580be1"> 3932</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_SHIFT                   (1U)</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga257b84946e94ec1b2f058563c6052817"> 3933</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R1T1_SHIFT)) &amp; LPUART_DATA_R1T1_MASK)</span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf85fbef712b638c71a74a236f98ba5ae"> 3934</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_MASK                    (0x4U)</span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga870afb7e3eb112288f0ca20e2028634f"> 3935</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_SHIFT                   (2U)</span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98f1aa1d239a78a87bfa72547016b141"> 3936</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R2T2_SHIFT)) &amp; LPUART_DATA_R2T2_MASK)</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0e62af189eaa1f303af9f0d939b647c6"> 3937</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_MASK                    (0x8U)</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga30f17884cd2f8cc4cf198918ef0ffa28"> 3938</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_SHIFT                   (3U)</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga66b36ecff6c7cf7031f20728f043bd17"> 3939</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R3T3_SHIFT)) &amp; LPUART_DATA_R3T3_MASK)</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8382d1825f095e7b44f0268131927c68"> 3940</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_MASK                    (0x10U)</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga04b3055d632d57ab1409655de3049348"> 3941</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_SHIFT                   (4U)</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gadeaa404162ba0736b41e864b9ef1f422"> 3942</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R4T4_SHIFT)) &amp; LPUART_DATA_R4T4_MASK)</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gacd1b7750820c72e4f4091ac62c56855d"> 3943</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_MASK                    (0x20U)</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga495c0a26e8bf85ba8a47d2088d58008c"> 3944</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_SHIFT                   (5U)</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga378513ba6b28569e391405f65c9f949a"> 3945</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R5T5_SHIFT)) &amp; LPUART_DATA_R5T5_MASK)</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4fff31ab2e0b73feb275a1deb08ec8d1"> 3946</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_MASK                    (0x40U)</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaad0d89ef64632ae3d0aeb989a8097d64"> 3947</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_SHIFT                   (6U)</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac53f01a82a369fdf4003bfa70f48fd36"> 3948</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R6T6_SHIFT)) &amp; LPUART_DATA_R6T6_MASK)</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga2c46edd8fd90e8dcfe97e11290722280"> 3949</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_MASK                    (0x80U)</span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae541cf705d160bb627df836dd2feed34"> 3950</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_SHIFT                   (7U)</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga38bd855e8298a2b84c59a83e131a2626"> 3951</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R7T7_SHIFT)) &amp; LPUART_DATA_R7T7_MASK)</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga339304782a9187b147807557deb9595c"> 3952</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_MASK                    (0x100U)</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad59ddff60243b1a3eac2a30c2333a87a"> 3953</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_SHIFT                   (8U)</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gad7cc02eac95443b05e6595fa735ce397"> 3954</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R8T8_SHIFT)) &amp; LPUART_DATA_R8T8_MASK)</span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1abe40bfa612be9944c62ea7e57b81f7"> 3955</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_MASK                    (0x200U)</span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3608c1a7e0036887daf626c56b38ecee"> 3956</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_SHIFT                   (9U)</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e9f5594bcd36730cfc96e381e846fd9"> 3957</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_R9T9_SHIFT)) &amp; LPUART_DATA_R9T9_MASK)</span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4283a0f94f7dac52bda7742a27237546"> 3958</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_MASK                  (0x800U)</span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa223aecf1366b5b3b99a7f0b48aa438d"> 3959</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_SHIFT                 (11U)</span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga38fb4c4f6766f88b92c2f608a8310a1b"> 3960</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_IDLINE_SHIFT)) &amp; LPUART_DATA_IDLINE_MASK)</span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga022e27ab11bf6f7781375af4106ecbdb"> 3961</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_MASK                  (0x1000U)</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga28cacae829577809f2d5158fe9e476f3"> 3962</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_SHIFT                 (12U)</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga870e26a8f7b82e5f29483bb3710b2b78"> 3963</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_RXEMPT_SHIFT)) &amp; LPUART_DATA_RXEMPT_MASK)</span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaec861bf8fd8b652b7335960c3f1d7a9c"> 3964</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_MASK                  (0x2000U)</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga140bec417a454b685efa23e67c1ce980"> 3965</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_SHIFT                 (13U)</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaca984b728eac675619bc7e6da1314cda"> 3966</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_FRETSC_SHIFT)) &amp; LPUART_DATA_FRETSC_MASK)</span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5477bfe4a443b8cd93875e96caafe27f"> 3967</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_MASK                 (0x4000U)</span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3641e0b7e8378d31923614fdb5ee2603"> 3968</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_SHIFT                (14U)</span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga423f5a9fce85bbdd9d9b078dd1c081c0"> 3969</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_PARITYE_SHIFT)) &amp; LPUART_DATA_PARITYE_MASK)</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga64d40d74a21260f67c0b3756313bdfba"> 3970</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_MASK                   (0x8000U)</span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga77c63374d5beaa88e7a049a4f9ef309e"> 3971</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_SHIFT                  (15U)</span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gabcb9ae6791c4ece2a4b2c496f88c9d2a"> 3972</a></span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_DATA_NOISY_SHIFT)) &amp; LPUART_DATA_NOISY_MASK)</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;</div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga96fef26f8b0b6726a60f32cd01829531"> 3975</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_MASK                    (0x3FFU)</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga651b7f6cd092b5ed316ab295825bad6b"> 3976</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_SHIFT                   (0U)</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga7f7287892dbd269075db3996d8ba2714"> 3977</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MATCH_MA1_SHIFT)) &amp; LPUART_MATCH_MA1_MASK)</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga6390f3953bf0a7b38f2233d5f21e4a65"> 3978</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_MASK                    (0x3FF0000U)</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga88c082aabff6db4033fa0a6e95151b6d"> 3979</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_SHIFT                   (16U)</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf3c6dd14c8356512ce94091194f99fb5"> 3980</a></span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MATCH_MA2_SHIFT)) &amp; LPUART_MATCH_MA2_MASK)</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga757b01fa21d7af7b5d8a0bdc2df7f3a7"> 3983</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_MASK                 (0x1U)</span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga62d61b4e68af374534246f8214d27bfa"> 3984</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_SHIFT                (0U)</span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0dce1f346aa376870fa5dfa49ccfb79c"> 3985</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MODIR_TXCTSE_SHIFT)) &amp; LPUART_MODIR_TXCTSE_MASK)</span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaa773ea9c49b118e95901e1487130a001"> 3986</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_MASK                 (0x2U)</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafb31e14eb661f1020ede1984bb23b88e"> 3987</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_SHIFT                (1U)</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga3373a0736495ab128f7d91e38e8c2244"> 3988</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MODIR_TXRTSE_SHIFT)) &amp; LPUART_MODIR_TXRTSE_MASK)</span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0a5beb1ad779893b50810143cbc03a1d"> 3989</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_MASK               (0x4U)</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga632e87a9e3a6fa65aea75d5d88231cbd"> 3990</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_SHIFT              (2U)</span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga1f1d712402ffb75afe7ac94dce74071b"> 3991</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MODIR_TXRTSPOL_SHIFT)) &amp; LPUART_MODIR_TXRTSPOL_MASK)</span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gafed243a581b7f44b7026cf0776feadca"> 3992</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_MASK                 (0x8U)</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaee4207c8bab1d97f5cda4142854c3380"> 3993</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_SHIFT                (3U)</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gaf7d3dfe593d766e896c4718e26c21c4e"> 3994</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MODIR_RXRTSE_SHIFT)) &amp; LPUART_MODIR_RXRTSE_MASK)</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga40cf7d5afaa61068f1cc786e7bdc87ba"> 3995</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_MASK                 (0x10U)</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae13483dc556ed1ca24f1422c5b727af7"> 3996</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_SHIFT                (4U)</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4e1d4d8186bbe8a03eef20fd99a549ac"> 3997</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MODIR_TXCTSC_SHIFT)) &amp; LPUART_MODIR_TXCTSC_MASK)</span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga4a0f9c34f8e9446b2d25841c760397f7"> 3998</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_MASK               (0x20U)</span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8b5bc7184afdd8df1e561e32bdd28c58"> 3999</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_SHIFT              (5U)</span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga37caf11328c524029141c28952b8b2b9"> 4000</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MODIR_TXCTSSRC_SHIFT)) &amp; LPUART_MODIR_TXCTSSRC_MASK)</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga98b5cb67f8e4162074369067781012c6"> 4001</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_MASK                    (0x30000U)</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae395239bfeb362b042740acb65f069f4"> 4002</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_SHIFT                   (16U)</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gac8c77a064f09cf8f7fbb01e0aedb8cc3"> 4003</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MODIR_TNP_SHIFT)) &amp; LPUART_MODIR_TNP_MASK)</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga9d921ea93b420f450952613a1aa27fb2"> 4004</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_MASK                   (0x40000U)</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga755a6b889ebb8917f2c5016f67387dec"> 4005</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_SHIFT                  (18U)</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#gae283baff8090311761c1406252dfa2ae"> 4006</a></span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LPUART_MODIR_IREN_SHIFT)) &amp; LPUART_MODIR_IREN_MASK)</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160; <span class="comment">/* end of group LPUART_Register_Masks */</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="comment">/* LPUART - Peripheral instance base addresses */</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga8d65c662026d150cdf0aa1e586fde2cb"> 4016</a></span>&#160;<span class="preprocessor">#define LPUART0_BASE                             (0x40054000u)</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;</div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5b2895bb50a19a21ddb954c28977629b"> 4018</a></span>&#160;<span class="preprocessor">#define LPUART0                                  ((LPUART_Type *)LPUART0_BASE)</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;</div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5c0c0d1905e4cb91614fe021176e8178"> 4020</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_ADDRS                        { LPUART0_BASE }</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;</div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga23d9c24323d49602ca4e69ed873982de"> 4022</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_PTRS                         { LPUART0 }</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;</div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga5fc5deafd2728edf687f15b780aa116b"> 4024</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS                        { LPUART0_IRQn }</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___register___masks.html#ga0b9ebfdd9c22de9f1be5874d60def757"> 4025</a></span>&#160;<span class="preprocessor">#define LPUART_ERR_IRQS                          { LPUART0_IRQn }</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160; <span class="comment">/* end of group LPUART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">   -- LTC Peripheral Access Layer</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;</div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="struct_l_t_c___type.html"> 4042</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga315fc01a6be904c49c72e25fce6e8e67"> 4043</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga315fc01a6be904c49c72e25fce6e8e67">MD</a>;                                </div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 4044</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88de3b9d8fe8a5eee3e04662ffba8daa"> 4045</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88de3b9d8fe8a5eee3e04662ffba8daa">KS</a>;                                </div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885"> 4046</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4];</div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa90669e9b10301bd4807a49caabe64c0"> 4047</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa90669e9b10301bd4807a49caabe64c0">DS</a>;                                </div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c"> 4048</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[4];</div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ce31cefe1df2a42897aa9d7f6e0edb4"> 4049</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ce31cefe1df2a42897aa9d7f6e0edb4">ICVS</a>;                              </div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c5f07c0d51983920ebca05f9e650883"> 4050</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[20];</div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae500c6dc990bd641d25e5aecc0f4cc8d"> 4051</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae500c6dc990bd641d25e5aecc0f4cc8d">COM</a>;                               </div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaf2f183e562beab2996e31a6b2d1c795"> 4052</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaf2f183e562beab2996e31a6b2d1c795">CTL</a>;                               </div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71033e44d51c3ca5bd7d938bf1685d47"> 4053</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[8];</div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf62dddb200b4a0fba7e41e99d85a6078"> 4054</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf62dddb200b4a0fba7e41e99d85a6078">CW</a>;                                </div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab95a859ed80f2b72b5538bcc1806d924"> 4055</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[4];</div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga32af8cf2b55296763149d66c4928cdd2"> 4056</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga32af8cf2b55296763149d66c4928cdd2">STA</a>;                               </div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga851b0ac337cf855f7616148a17f9411e"> 4057</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga851b0ac337cf855f7616148a17f9411e">ESTA</a>;                              </div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa279606096ee36b93658c2746eaeb493"> 4058</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[8];</div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafe37298e67ad42560476e8ac909b5ee5"> 4059</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafe37298e67ad42560476e8ac909b5ee5">AADSZ</a>;                             </div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ce991081618d5adf95ab338508d7128"> 4060</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[164];</div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2d627dfbb5d8e62f8f348b985b91b670"> 4061</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTX[14];                           </div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20760a1a58b7fe5744f77b3cd3a4443c"> 4062</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_8[200];</div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4eef446b65d5a64a2d56252022430c3"> 4063</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> KEY[4];                            </div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7fb87066b9687cbf70e5b54b20a1913e"> 4064</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_9[736];</div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a73c676b0b8d108278835003852a1f1"> 4065</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a73c676b0b8d108278835003852a1f1">VID1</a>;                              </div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3212280dafed0928fae4335d1780d0ce"> 4066</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3212280dafed0928fae4335d1780d0ce">VID2</a>;                              </div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1dc4ab69625597fe08c89f0752d29f05"> 4067</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1dc4ab69625597fe08c89f0752d29f05">CHAVID</a>;                            </div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabe97451cad168aef28ca5253678443fa"> 4068</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_10[708];</div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab3db5c9bf57d375cccc754a80757cb80"> 4069</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab3db5c9bf57d375cccc754a80757cb80">FIFOSTA</a>;                           </div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa34038b7ee045c4d1fc6115296ae41a2"> 4070</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_11[28];</div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4875202ab7f7a2537e0fe8e4cb230de6"> 4071</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4875202ab7f7a2537e0fe8e4cb230de6">IFIFO</a>;                             </div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga25415f08b1c72e5eb7e9df0accbc647e"> 4072</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_12[12];</div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb8e8940497e8654a1648db647c1e7a3"> 4073</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb8e8940497e8654a1648db647c1e7a3">OFIFO</a>;                             </div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;} <a class="code" href="struct_l_t_c___type.html">LTC_Type</a>;</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">   -- LTC Register Masks</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;</div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga699db9864d784cc61526940c36503c92"> 4086</a></span>&#160;<span class="preprocessor">#define LTC_MD_ENC_MASK                          (0x1U)</span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga0629809c68ffaa13ca5d8eb473857fba"> 4087</a></span>&#160;<span class="preprocessor">#define LTC_MD_ENC_SHIFT                         (0U)</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga307b12769986303f354ea24fa12bcc5e"> 4088</a></span>&#160;<span class="preprocessor">#define LTC_MD_ENC(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_MD_ENC_SHIFT)) &amp; LTC_MD_ENC_MASK)</span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga5ebe74a2514b1f0f9ecec5edcc80993b"> 4089</a></span>&#160;<span class="preprocessor">#define LTC_MD_ICV_TEST_MASK                     (0x2U)</span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga620b920f73c38e4aefdc89b7062b6622"> 4090</a></span>&#160;<span class="preprocessor">#define LTC_MD_ICV_TEST_SHIFT                    (1U)</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gad519813c2078871650d147615388b431"> 4091</a></span>&#160;<span class="preprocessor">#define LTC_MD_ICV_TEST(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_MD_ICV_TEST_SHIFT)) &amp; LTC_MD_ICV_TEST_MASK)</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga6ab8e3de057c652113e8a10aeda6a802"> 4092</a></span>&#160;<span class="preprocessor">#define LTC_MD_AS_MASK                           (0xCU)</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gac1136973b8f6461df3e6aaf05210e334"> 4093</a></span>&#160;<span class="preprocessor">#define LTC_MD_AS_SHIFT                          (2U)</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga6ad9be9bb4559c4867c5e4950afd6abd"> 4094</a></span>&#160;<span class="preprocessor">#define LTC_MD_AS(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_MD_AS_SHIFT)) &amp; LTC_MD_AS_MASK)</span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga5918ea272992130276db7fa2801e1111"> 4095</a></span>&#160;<span class="preprocessor">#define LTC_MD_AAI_MASK                          (0x1FF0U)</span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga15cbfd9f4bc180e4c46e2b487f6d7188"> 4096</a></span>&#160;<span class="preprocessor">#define LTC_MD_AAI_SHIFT                         (4U)</span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga9420e233823a62faa2da395e59512917"> 4097</a></span>&#160;<span class="preprocessor">#define LTC_MD_AAI(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_MD_AAI_SHIFT)) &amp; LTC_MD_AAI_MASK)</span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga5ea3fa623b0a2652f00c08b5fae459a6"> 4098</a></span>&#160;<span class="preprocessor">#define LTC_MD_ALG_MASK                          (0xFF0000U)</span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga7a76756abceb7bfa50130e15101d0bd9"> 4099</a></span>&#160;<span class="preprocessor">#define LTC_MD_ALG_SHIFT                         (16U)</span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gad16c688a80ef8bf5e9412f423603bf12"> 4100</a></span>&#160;<span class="preprocessor">#define LTC_MD_ALG(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_MD_ALG_SHIFT)) &amp; LTC_MD_ALG_MASK)</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;</div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gae22ad892db2058ae714f8a82375e343c"> 4103</a></span>&#160;<span class="preprocessor">#define LTC_KS_KS_MASK                           (0x1FU)</span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga391cefe97e411b4a56cebb0d3ac87d9e"> 4104</a></span>&#160;<span class="preprocessor">#define LTC_KS_KS_SHIFT                          (0U)</span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gae44bb696233197ab220b4a96ff5b2ca1"> 4105</a></span>&#160;<span class="preprocessor">#define LTC_KS_KS(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_KS_KS_SHIFT)) &amp; LTC_KS_KS_MASK)</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;</div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga933d230138bb4100c2690b0e9fe367b9"> 4108</a></span>&#160;<span class="preprocessor">#define LTC_DS_DS_MASK                           (0xFFFU)</span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga013062ade677a1bd46b8d47c026769b3"> 4109</a></span>&#160;<span class="preprocessor">#define LTC_DS_DS_SHIFT                          (0U)</span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga564e78acc04db1a22f317fc9e215da3c"> 4110</a></span>&#160;<span class="preprocessor">#define LTC_DS_DS(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_DS_DS_SHIFT)) &amp; LTC_DS_DS_MASK)</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;</div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga35c1d0fd898128d756e2c6e1e89be89a"> 4113</a></span>&#160;<span class="preprocessor">#define LTC_ICVS_ICVS_MASK                       (0x1FU)</span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gabad3234d508da2831f1fff739fbe4e27"> 4114</a></span>&#160;<span class="preprocessor">#define LTC_ICVS_ICVS_SHIFT                      (0U)</span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gabfb1b763f9aa4d68f7e166c6ec1110e3"> 4115</a></span>&#160;<span class="preprocessor">#define LTC_ICVS_ICVS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_ICVS_ICVS_SHIFT)) &amp; LTC_ICVS_ICVS_MASK)</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;</div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga83feccfdeac3a9e2f4b6a68a0b9a667b"> 4118</a></span>&#160;<span class="preprocessor">#define LTC_COM_ALL_MASK                         (0x1U)</span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga84ba9b16cc6470bec7d8e8fbad547948"> 4119</a></span>&#160;<span class="preprocessor">#define LTC_COM_ALL_SHIFT                        (0U)</span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga2d71a686dcad1e12d251ffa1c8cea1e4"> 4120</a></span>&#160;<span class="preprocessor">#define LTC_COM_ALL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_COM_ALL_SHIFT)) &amp; LTC_COM_ALL_MASK)</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga9990ccdcbfbb8ee6929feb16ff8ac552"> 4121</a></span>&#160;<span class="preprocessor">#define LTC_COM_AES_MASK                         (0x2U)</span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gae1da209e33584b95150ea6c9625a0f0b"> 4122</a></span>&#160;<span class="preprocessor">#define LTC_COM_AES_SHIFT                        (1U)</span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga4b8dfc2f9364856038b8078598537577"> 4123</a></span>&#160;<span class="preprocessor">#define LTC_COM_AES(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_COM_AES_SHIFT)) &amp; LTC_COM_AES_MASK)</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;</div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gacae7819629cfb7cf80e146a0e393f84e"> 4126</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IM_MASK                          (0x1U)</span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaccd1cb64693b74bf794ed16f257a39d6"> 4127</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IM_SHIFT                         (0U)</span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gac46faf0b670f3d4ce85611eb5ee5d898"> 4128</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IM(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_IM_SHIFT)) &amp; LTC_CTL_IM_MASK)</span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gabc1a8e4cae5ab7bf551cf218583e8f41"> 4129</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IFE_MASK                         (0x100U)</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga616644d8969d2b417cdaf664e1164018"> 4130</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IFE_SHIFT                        (8U)</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga8e59f879c33b910f033733eb3ccd3418"> 4131</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IFE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_IFE_SHIFT)) &amp; LTC_CTL_IFE_MASK)</span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaa6ddde0ffa7eb60fb6934a308ae33ee0"> 4132</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IFR_MASK                         (0x200U)</span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaf5f2ab355b0662efdb51b7061aa40cbe"> 4133</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IFR_SHIFT                        (9U)</span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaf8bc141871f913e641caf5115c5e52c1"> 4134</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IFR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_IFR_SHIFT)) &amp; LTC_CTL_IFR_MASK)</span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga2c5623a3e1a4786ffc48a14f64400325"> 4135</a></span>&#160;<span class="preprocessor">#define LTC_CTL_OFE_MASK                         (0x1000U)</span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga64f5ef8dc1331be86d30e4327a218b6f"> 4136</a></span>&#160;<span class="preprocessor">#define LTC_CTL_OFE_SHIFT                        (12U)</span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga22e495f5e677d78445f39ff308b8aefd"> 4137</a></span>&#160;<span class="preprocessor">#define LTC_CTL_OFE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_OFE_SHIFT)) &amp; LTC_CTL_OFE_MASK)</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga2e59361dc8400a9639de00dbcc926409"> 4138</a></span>&#160;<span class="preprocessor">#define LTC_CTL_OFR_MASK                         (0x2000U)</span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gadc8d57267e7b891dadd75f0694e8709b"> 4139</a></span>&#160;<span class="preprocessor">#define LTC_CTL_OFR_SHIFT                        (13U)</span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga8db59423edf910c5646043a8cb6b7e65"> 4140</a></span>&#160;<span class="preprocessor">#define LTC_CTL_OFR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_OFR_SHIFT)) &amp; LTC_CTL_OFR_MASK)</span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaa058edfba0b94d628573d8261aba8f02"> 4141</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IFS_MASK                         (0x10000U)</span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gab0ce48ad3f582169d5a8de9cd46d7484"> 4142</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IFS_SHIFT                        (16U)</span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga70c94ce5ac5bc350147e5e4e68608f9a"> 4143</a></span>&#160;<span class="preprocessor">#define LTC_CTL_IFS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_IFS_SHIFT)) &amp; LTC_CTL_IFS_MASK)</span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga53ad45d439c8973033ec5e929cf56fc0"> 4144</a></span>&#160;<span class="preprocessor">#define LTC_CTL_OFS_MASK                         (0x20000U)</span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga7402972ac730d46eed7a30cf95ae95ff"> 4145</a></span>&#160;<span class="preprocessor">#define LTC_CTL_OFS_SHIFT                        (17U)</span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaff72b4012445ef0a06be83e1ebe0a2b2"> 4146</a></span>&#160;<span class="preprocessor">#define LTC_CTL_OFS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_OFS_SHIFT)) &amp; LTC_CTL_OFS_MASK)</span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga7d55dce8a03ccfcf43758bb67030348f"> 4147</a></span>&#160;<span class="preprocessor">#define LTC_CTL_KIS_MASK                         (0x100000U)</span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gafb5fec48fbca72a1770a9f7276ba1798"> 4148</a></span>&#160;<span class="preprocessor">#define LTC_CTL_KIS_SHIFT                        (20U)</span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga52d738632d2ba7261b5f7f0da30ab90e"> 4149</a></span>&#160;<span class="preprocessor">#define LTC_CTL_KIS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_KIS_SHIFT)) &amp; LTC_CTL_KIS_MASK)</span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gabc63ce5a01d8d998aa1731c333576af1"> 4150</a></span>&#160;<span class="preprocessor">#define LTC_CTL_KOS_MASK                         (0x200000U)</span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga31f63c05f5ed081f5baacbeccb621c9f"> 4151</a></span>&#160;<span class="preprocessor">#define LTC_CTL_KOS_SHIFT                        (21U)</span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gadbee344a5b4658ee8d09f7350ad08416"> 4152</a></span>&#160;<span class="preprocessor">#define LTC_CTL_KOS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_KOS_SHIFT)) &amp; LTC_CTL_KOS_MASK)</span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga4cffeff76b1f107ec1597e315045a968"> 4153</a></span>&#160;<span class="preprocessor">#define LTC_CTL_CIS_MASK                         (0x400000U)</span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga25c7bf52232e94dc9b41b101590e868f"> 4154</a></span>&#160;<span class="preprocessor">#define LTC_CTL_CIS_SHIFT                        (22U)</span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga675621cb9775b4747f9750b7915758fb"> 4155</a></span>&#160;<span class="preprocessor">#define LTC_CTL_CIS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_CIS_SHIFT)) &amp; LTC_CTL_CIS_MASK)</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga9ea72cabc81a2276033ff40600087013"> 4156</a></span>&#160;<span class="preprocessor">#define LTC_CTL_COS_MASK                         (0x800000U)</span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga2f442ac8bc14f4b5ecda84e83fe8907d"> 4157</a></span>&#160;<span class="preprocessor">#define LTC_CTL_COS_SHIFT                        (23U)</span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga810fd5455017e9899777fff4c93b400f"> 4158</a></span>&#160;<span class="preprocessor">#define LTC_CTL_COS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_COS_SHIFT)) &amp; LTC_CTL_COS_MASK)</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga3e3ce78f77a2a25dc6ae5626108304de"> 4159</a></span>&#160;<span class="preprocessor">#define LTC_CTL_KAL_MASK                         (0x80000000U)</span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga16c6b29a73918605bf5be58cd5fc64c9"> 4160</a></span>&#160;<span class="preprocessor">#define LTC_CTL_KAL_SHIFT                        (31U)</span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga69711209e8fef385e084a068ff937862"> 4161</a></span>&#160;<span class="preprocessor">#define LTC_CTL_KAL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTL_KAL_SHIFT)) &amp; LTC_CTL_KAL_MASK)</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;</div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga1bd11aba56818dc9cc22c7f5cb5bd172"> 4164</a></span>&#160;<span class="preprocessor">#define LTC_CW_CM_MASK                           (0x1U)</span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga4dd8d3051b66e634fade930771f51a4b"> 4165</a></span>&#160;<span class="preprocessor">#define LTC_CW_CM_SHIFT                          (0U)</span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga740d6446d8870e881e9f28d792f229a9"> 4166</a></span>&#160;<span class="preprocessor">#define LTC_CW_CM(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CW_CM_SHIFT)) &amp; LTC_CW_CM_MASK)</span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gad3db18663d33fce9ae411e215f45dfa8"> 4167</a></span>&#160;<span class="preprocessor">#define LTC_CW_CDS_MASK                          (0x4U)</span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaa5a7c6e6c9417ceef2f60ccab1d57246"> 4168</a></span>&#160;<span class="preprocessor">#define LTC_CW_CDS_SHIFT                         (2U)</span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga9e382212ae5564611cea6c9d7fb5ce63"> 4169</a></span>&#160;<span class="preprocessor">#define LTC_CW_CDS(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CW_CDS_SHIFT)) &amp; LTC_CW_CDS_MASK)</span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gac67a800829d3cfa3fb5247dba5f2d54b"> 4170</a></span>&#160;<span class="preprocessor">#define LTC_CW_CICV_MASK                         (0x8U)</span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga1a4ec066995efc94944b9f69a0f88aea"> 4171</a></span>&#160;<span class="preprocessor">#define LTC_CW_CICV_SHIFT                        (3U)</span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga35962d339c43311e5b5f7b5b069e57d5"> 4172</a></span>&#160;<span class="preprocessor">#define LTC_CW_CICV(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CW_CICV_SHIFT)) &amp; LTC_CW_CICV_MASK)</span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gae40625091dbd59d29e1e089b27de0944"> 4173</a></span>&#160;<span class="preprocessor">#define LTC_CW_CCR_MASK                          (0x20U)</span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga3c6ad6d5300ba16c466d8a2e00bb6d6e"> 4174</a></span>&#160;<span class="preprocessor">#define LTC_CW_CCR_SHIFT                         (5U)</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga06898f913f255f29bbe2480c533dc414"> 4175</a></span>&#160;<span class="preprocessor">#define LTC_CW_CCR(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CW_CCR_SHIFT)) &amp; LTC_CW_CCR_MASK)</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga26037115ea8412af3f76b3333167060e"> 4176</a></span>&#160;<span class="preprocessor">#define LTC_CW_CKR_MASK                          (0x40U)</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gab07cf9bac349d55857efe51e143a75cd"> 4177</a></span>&#160;<span class="preprocessor">#define LTC_CW_CKR_SHIFT                         (6U)</span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gacc0dee6ad8eafadf29acb50641fa0e80"> 4178</a></span>&#160;<span class="preprocessor">#define LTC_CW_CKR(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CW_CKR_SHIFT)) &amp; LTC_CW_CKR_MASK)</span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga67cdbdc2b85bd7ac44ffb386d00909aa"> 4179</a></span>&#160;<span class="preprocessor">#define LTC_CW_COF_MASK                          (0x40000000U)</span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga10f2af09039f651bf2f9e985681f2974"> 4180</a></span>&#160;<span class="preprocessor">#define LTC_CW_COF_SHIFT                         (30U)</span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga0e1c8232cbeb6c15c7ab09b77428d453"> 4181</a></span>&#160;<span class="preprocessor">#define LTC_CW_COF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CW_COF_SHIFT)) &amp; LTC_CW_COF_MASK)</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga22b4714a389f84dda00cfb8f9c5cd207"> 4182</a></span>&#160;<span class="preprocessor">#define LTC_CW_CIF_MASK                          (0x80000000U)</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga0dd6871aa5c7211c0712fbabd020e152"> 4183</a></span>&#160;<span class="preprocessor">#define LTC_CW_CIF_SHIFT                         (31U)</span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gac8c9945f0a5302cb28d4f12693cd55ad"> 4184</a></span>&#160;<span class="preprocessor">#define LTC_CW_CIF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CW_CIF_SHIFT)) &amp; LTC_CW_CIF_MASK)</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;</div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gada99893e131a426acf6f24422e3bc7d4"> 4187</a></span>&#160;<span class="preprocessor">#define LTC_STA_AB_MASK                          (0x2U)</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gafba05bb48cd2565ee647a4750aaf251a"> 4188</a></span>&#160;<span class="preprocessor">#define LTC_STA_AB_SHIFT                         (1U)</span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gad8b0519f1aaebda2211dbdd0781fe2b5"> 4189</a></span>&#160;<span class="preprocessor">#define LTC_STA_AB(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_STA_AB_SHIFT)) &amp; LTC_STA_AB_MASK)</span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga7aded417ed23e1378171a348e59eacb7"> 4190</a></span>&#160;<span class="preprocessor">#define LTC_STA_DI_MASK                          (0x10000U)</span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gab45f111d512e6bd0050805508ee759d8"> 4191</a></span>&#160;<span class="preprocessor">#define LTC_STA_DI_SHIFT                         (16U)</span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga03af3e5f4d37e19ecd5013c08e58358e"> 4192</a></span>&#160;<span class="preprocessor">#define LTC_STA_DI(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_STA_DI_SHIFT)) &amp; LTC_STA_DI_MASK)</span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gae0840d22cde1f5af4858fb78d7ed5019"> 4193</a></span>&#160;<span class="preprocessor">#define LTC_STA_EI_MASK                          (0x100000U)</span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gae3cc53e89018248cb9265983cf399ebd"> 4194</a></span>&#160;<span class="preprocessor">#define LTC_STA_EI_SHIFT                         (20U)</span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga615f999f8e29170b8050a95fe9b4c62d"> 4195</a></span>&#160;<span class="preprocessor">#define LTC_STA_EI(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_STA_EI_SHIFT)) &amp; LTC_STA_EI_MASK)</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;</div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gad4b1a1345d206bc52f9c0d0fa8f9efde"> 4198</a></span>&#160;<span class="preprocessor">#define LTC_ESTA_ERRID1_MASK                     (0xFU)</span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga350cea57f58c7c76c847cb06a9f5a53f"> 4199</a></span>&#160;<span class="preprocessor">#define LTC_ESTA_ERRID1_SHIFT                    (0U)</span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga8275f2af617b5a785a69ea48941c2917"> 4200</a></span>&#160;<span class="preprocessor">#define LTC_ESTA_ERRID1(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_ESTA_ERRID1_SHIFT)) &amp; LTC_ESTA_ERRID1_MASK)</span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga14f04cd9129717b1b507bfa5cc93f4b8"> 4201</a></span>&#160;<span class="preprocessor">#define LTC_ESTA_CL1_MASK                        (0xF00U)</span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gadde499dbc73e025eed309b7c7258578d"> 4202</a></span>&#160;<span class="preprocessor">#define LTC_ESTA_CL1_SHIFT                       (8U)</span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gad6c9c21fd45fc21cee1ac766f70e189b"> 4203</a></span>&#160;<span class="preprocessor">#define LTC_ESTA_CL1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_ESTA_CL1_SHIFT)) &amp; LTC_ESTA_CL1_MASK)</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;</div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga1b7e87f486a18570ef6f438713d704af"> 4206</a></span>&#160;<span class="preprocessor">#define LTC_AADSZ_AADSZ_MASK                     (0xFU)</span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gad2b4a9ca1a115cb174c6dd485c4f1383"> 4207</a></span>&#160;<span class="preprocessor">#define LTC_AADSZ_AADSZ_SHIFT                    (0U)</span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga7a816ec7a46f6ddfc4f29a7ae4fe7aa8"> 4208</a></span>&#160;<span class="preprocessor">#define LTC_AADSZ_AADSZ(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_AADSZ_AADSZ_SHIFT)) &amp; LTC_AADSZ_AADSZ_MASK)</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaf93955f5488a2219c1fdadc1ae74febd"> 4209</a></span>&#160;<span class="preprocessor">#define LTC_AADSZ_AL_MASK                        (0x80000000U)</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga15212a299b044e81439d1237086fb820"> 4210</a></span>&#160;<span class="preprocessor">#define LTC_AADSZ_AL_SHIFT                       (31U)</span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga3db03133b51522d28bbf88c1c908e19b"> 4211</a></span>&#160;<span class="preprocessor">#define LTC_AADSZ_AL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_AADSZ_AL_SHIFT)) &amp; LTC_AADSZ_AL_MASK)</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;</div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gac8c4627510693d0e847a07ed4402a054"> 4214</a></span>&#160;<span class="preprocessor">#define LTC_CTX_CTX_MASK                         (0xFFFFFFFFU)</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga8e9b5174729d098664acd1b7d89786ca"> 4215</a></span>&#160;<span class="preprocessor">#define LTC_CTX_CTX_SHIFT                        (0U)</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga6395c3980a1f5750694c71b42c4a292e"> 4216</a></span>&#160;<span class="preprocessor">#define LTC_CTX_CTX(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CTX_CTX_SHIFT)) &amp; LTC_CTX_CTX_MASK)</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;</div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">/* The count of LTC_CTX */</span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaaad1f2c0ebaa523fa23a277461ee9b89"> 4219</a></span>&#160;<span class="preprocessor">#define LTC_CTX_COUNT                            (14U)</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;</div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga2fe24bdd35a67b8ced1bdaf8dedbcb88"> 4222</a></span>&#160;<span class="preprocessor">#define LTC_KEY_KEY_MASK                         (0xFFFFFFFFU)</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga28d380cd485cf4fe54a0baa99290fdea"> 4223</a></span>&#160;<span class="preprocessor">#define LTC_KEY_KEY_SHIFT                        (0U)</span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga19d82a54b1dae0ccef2b5937269f9ea3"> 4224</a></span>&#160;<span class="preprocessor">#define LTC_KEY_KEY(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_KEY_KEY_SHIFT)) &amp; LTC_KEY_KEY_MASK)</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="comment">/* The count of LTC_KEY */</span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga399aad0d8abbdfb3655432d7a8e24bb7"> 4227</a></span>&#160;<span class="preprocessor">#define LTC_KEY_COUNT                            (4U)</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;</div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga67b74ddb80acb7508718ecdb2459f793"> 4230</a></span>&#160;<span class="preprocessor">#define LTC_VID1_MIN_REV_MASK                    (0xFFU)</span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga120c56f83aa2c5e6a68ab33adb64cc8a"> 4231</a></span>&#160;<span class="preprocessor">#define LTC_VID1_MIN_REV_SHIFT                   (0U)</span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga95e5e74102dfe5266b1c6988baae7d7c"> 4232</a></span>&#160;<span class="preprocessor">#define LTC_VID1_MIN_REV(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_VID1_MIN_REV_SHIFT)) &amp; LTC_VID1_MIN_REV_MASK)</span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga8d1e30519741fec94a751598ac59da65"> 4233</a></span>&#160;<span class="preprocessor">#define LTC_VID1_MAJ_REV_MASK                    (0xFF00U)</span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga41851d640a2e1711ad8d6ac0351f87d5"> 4234</a></span>&#160;<span class="preprocessor">#define LTC_VID1_MAJ_REV_SHIFT                   (8U)</span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga87adcf48df86a2fd3c6f67e30344f450"> 4235</a></span>&#160;<span class="preprocessor">#define LTC_VID1_MAJ_REV(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_VID1_MAJ_REV_SHIFT)) &amp; LTC_VID1_MAJ_REV_MASK)</span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga08594dcfea8015d460a9e8a7e913baba"> 4236</a></span>&#160;<span class="preprocessor">#define LTC_VID1_IP_ID_MASK                      (0xFFFF0000U)</span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga3704535d712a638bad92937d71815415"> 4237</a></span>&#160;<span class="preprocessor">#define LTC_VID1_IP_ID_SHIFT                     (16U)</span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga1107a17f1447cea872b42069abca148b"> 4238</a></span>&#160;<span class="preprocessor">#define LTC_VID1_IP_ID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_VID1_IP_ID_SHIFT)) &amp; LTC_VID1_IP_ID_MASK)</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;</div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga10f9b50f46455988e4709868ea594341"> 4241</a></span>&#160;<span class="preprocessor">#define LTC_VID2_ECO_REV_MASK                    (0xFFU)</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga35235a779832edcfce4c0e424ab13c2c"> 4242</a></span>&#160;<span class="preprocessor">#define LTC_VID2_ECO_REV_SHIFT                   (0U)</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga0e15c6cbbdc5c7acf8139178b951e101"> 4243</a></span>&#160;<span class="preprocessor">#define LTC_VID2_ECO_REV(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_VID2_ECO_REV_SHIFT)) &amp; LTC_VID2_ECO_REV_MASK)</span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga21044e7d0d52906175c2ff189f00dafc"> 4244</a></span>&#160;<span class="preprocessor">#define LTC_VID2_ARCH_ERA_MASK                   (0xFF00U)</span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gab7259679efb8aafea057aa39e23edcc7"> 4245</a></span>&#160;<span class="preprocessor">#define LTC_VID2_ARCH_ERA_SHIFT                  (8U)</span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga49acbfc743e0bc38772d9f16d56285b7"> 4246</a></span>&#160;<span class="preprocessor">#define LTC_VID2_ARCH_ERA(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_VID2_ARCH_ERA_SHIFT)) &amp; LTC_VID2_ARCH_ERA_MASK)</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;</div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga3dd4eb69c0a4efe6b2e9b87c4098d60d"> 4249</a></span>&#160;<span class="preprocessor">#define LTC_CHAVID_AESREV_MASK                   (0xFU)</span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga3c2d564cee0a0d67608a161b7781f339"> 4250</a></span>&#160;<span class="preprocessor">#define LTC_CHAVID_AESREV_SHIFT                  (0U)</span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga8fa392041a9ac657fd3c6d0f42eb8189"> 4251</a></span>&#160;<span class="preprocessor">#define LTC_CHAVID_AESREV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CHAVID_AESREV_SHIFT)) &amp; LTC_CHAVID_AESREV_MASK)</span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gae30f46603688dfa5466215b039b1f511"> 4252</a></span>&#160;<span class="preprocessor">#define LTC_CHAVID_AESVID_MASK                   (0xF0U)</span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaa818e5029849e202ce999bf34ac5aa5a"> 4253</a></span>&#160;<span class="preprocessor">#define LTC_CHAVID_AESVID_SHIFT                  (4U)</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga29f159816578edac09ecacf1ea3de9b9"> 4254</a></span>&#160;<span class="preprocessor">#define LTC_CHAVID_AESVID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_CHAVID_AESVID_SHIFT)) &amp; LTC_CHAVID_AESVID_MASK)</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;</div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaf38670b626e1508e2c8df08ff299f939"> 4257</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_IFL_MASK                     (0x7FU)</span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga79a02e671a9f87bdc2d128b21098f7e4"> 4258</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_IFL_SHIFT                    (0U)</span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga7bc042aac7f64cfc98d569bdf066d208"> 4259</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_IFL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_FIFOSTA_IFL_SHIFT)) &amp; LTC_FIFOSTA_IFL_MASK)</span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga4443a233127e26e0cbb7c08fb824cf4b"> 4260</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_IFF_MASK                     (0x8000U)</span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga99e3c41ce0ac81e3dac900ba9bbe3f59"> 4261</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_IFF_SHIFT                    (15U)</span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gad31164b0f31d91e8f40d9a4636bb0b42"> 4262</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_IFF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_FIFOSTA_IFF_SHIFT)) &amp; LTC_FIFOSTA_IFF_MASK)</span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga33c0f415f744bbb3cbfd3487fd2e4251"> 4263</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_OFL_MASK                     (0x7F0000U)</span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaae1f5a44db68b28cd4649e5b59860625"> 4264</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_OFL_SHIFT                    (16U)</span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga4cff31ebaf80bebc14093f9342b725f7"> 4265</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_OFL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_FIFOSTA_OFL_SHIFT)) &amp; LTC_FIFOSTA_OFL_MASK)</span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga65170ba7f6c39fd7c723dae67ea450e7"> 4266</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_OFF_MASK                     (0x80000000U)</span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga8669841e9a6475146fee8189a84bbe39"> 4267</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_OFF_SHIFT                    (31U)</span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaaf49f4d24e068297d54cfe921da7d539"> 4268</a></span>&#160;<span class="preprocessor">#define LTC_FIFOSTA_OFF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_FIFOSTA_OFF_SHIFT)) &amp; LTC_FIFOSTA_OFF_MASK)</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;</div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga31916747e9adabc6a8669bf1d894466d"> 4271</a></span>&#160;<span class="preprocessor">#define LTC_IFIFO_IFIFO_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga38eb9f1a83089ded23c450e187644164"> 4272</a></span>&#160;<span class="preprocessor">#define LTC_IFIFO_IFIFO_SHIFT                    (0U)</span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaf92bbf090d4719b9fa636ccb4c75e548"> 4273</a></span>&#160;<span class="preprocessor">#define LTC_IFIFO_IFIFO(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_IFIFO_IFIFO_SHIFT)) &amp; LTC_IFIFO_IFIFO_MASK)</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;</div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga43525df5da0c49fa586ca39885884609"> 4276</a></span>&#160;<span class="preprocessor">#define LTC_OFIFO_OFIFO_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gae4ed091b1cae45beef3508b7764b6455"> 4277</a></span>&#160;<span class="preprocessor">#define LTC_OFIFO_OFIFO_SHIFT                    (0U)</span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga4ef1369b77838aa6952e7089a2a96e9c"> 4278</a></span>&#160;<span class="preprocessor">#define LTC_OFIFO_OFIFO(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; LTC_OFIFO_OFIFO_SHIFT)) &amp; LTC_OFIFO_OFIFO_MASK)</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160; <span class="comment">/* end of group LTC_Register_Masks */</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;</div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;</div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="comment">/* LTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gae67525d715f60f123a52fee5e39da51c"> 4288</a></span>&#160;<span class="preprocessor">#define LTC0_BASE                                (0x40058000u)</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;</div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga02475eb914e0cf6074172cdb194209fd"> 4290</a></span>&#160;<span class="preprocessor">#define LTC0                                     ((LTC_Type *)LTC0_BASE)</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;</div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga64b5ea7f376d368264a94df95bfe7569"> 4292</a></span>&#160;<span class="preprocessor">#define LTC_BASE_ADDRS                           { LTC0_BASE }</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;</div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#gaaed8e9a3624ecaadccdf5266923ecaa2"> 4294</a></span>&#160;<span class="preprocessor">#define LTC_BASE_PTRS                            { LTC0 }</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;</div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___l_t_c___register___masks.html#ga1571fb141b78783fc3dab65d21016b0b"> 4296</a></span>&#160;<span class="preprocessor">#define LTC_IRQS                                 { LTC0_IRQn }</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160; <span class="comment">/* end of group LTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;</div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;</div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html"> 4313</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad"> 4314</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">C1</a>;                                 </div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450"> 4315</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">C2</a>;                                 </div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a"> 4316</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a">C3</a>;                                 </div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43"> 4317</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43">C4</a>;                                 </div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeafc5d15051680edd9f2bc9ecb000a6"> 4318</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeafc5d15051680edd9f2bc9ecb000a6">C5</a>;                                 </div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf5f7dd7e0de054a868809b27a17e4207"> 4319</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf5f7dd7e0de054a868809b27a17e4207">C6</a>;                                 </div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac8db14da050fcf50b52dc461c601cf95"> 4320</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac8db14da050fcf50b52dc461c601cf95">S</a>;                                  </div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4be6979b69000068ac5203085d425825"> 4321</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[1];</div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f"> 4322</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">SC</a>;                                 </div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga83b2d6f5756a9b0aa609216190380d5f"> 4323</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[1];</div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga168419f9fd3337173f29d6dde2133745"> 4324</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga168419f9fd3337173f29d6dde2133745">ATCVH</a>;                              </div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9659cfc372d5156510bdda5bb491fdbb"> 4325</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9659cfc372d5156510bdda5bb491fdbb">ATCVL</a>;                              </div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97f1c9dcf32bf6af23cd6b977e99d40f"> 4326</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97f1c9dcf32bf6af23cd6b977e99d40f">C7</a>;                                 </div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga287edae47cc7c449d8ee31b6089559d4"> 4327</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga287edae47cc7c449d8ee31b6089559d4">C8</a>;                                 </div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;} <a class="code" href="struct_m_c_g___type.html">MCG_Type</a>;</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;</div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;</div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga275f9145f8c55ff4c836cbd20ab06139"> 4340</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     (0x1U)</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga10e0a80bfe715350aba6d5f5212617bc"> 4341</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    (0U)</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9002ca9879cd655f9e39f1829b40a03"> 4342</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_IREFSTEN_SHIFT)) &amp; MCG_C1_IREFSTEN_MASK)</span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50398d9dc80a3016fddc6a2aef3df994"> 4343</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      (0x2U)</span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c4305645e7c2b3977dcd0d35c7eaab9"> 4344</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     (1U)</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9fc55b990e5876cb6fbeef0bf7caa040"> 4345</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_IRCLKEN_SHIFT)) &amp; MCG_C1_IRCLKEN_MASK)</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gadc14970d17e8ee736a16805a412a87fe"> 4346</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        (0x4U)</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gada376a938782b95d20788418a2564476"> 4347</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       (2U)</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gadebea24932568e50a064507270a209c8"> 4348</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_IREFS_SHIFT)) &amp; MCG_C1_IREFS_MASK)</span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7762b84f41121882f4d1fbcaa839aeb"> 4349</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        (0x38U)</span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaee124d0ce81f6e815dbbcac62440708b"> 4350</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       (3U)</span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga39519f6e6a3b433988eca107d0e7d460"> 4351</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_FRDIV_SHIFT)) &amp; MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e"> 4352</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         (0xC0U)</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9ca1068f336097a94984ba4bba0798d6"> 4353</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        (6U)</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaffe61ac58c90dfaebbd4748c0dea558c"> 4354</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C1_CLKS_SHIFT)) &amp; MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;</div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb"> 4357</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         (0x1U)</span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a364696151f81b7a671bafd25cf16d1"> 4358</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        (0U)</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad8f801bcc07391ec8060d0d2249a81be"> 4359</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_IRCS_SHIFT)) &amp; MCG_C2_IRCS_MASK)</span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga204f588f13f46a9ae20bc7aecfdf4f37"> 4360</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           (0x2U)</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c16a5396267a83c2059741d31c3af1a"> 4361</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          (1U)</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga85aee53b6f4960d870b9f3f890c208ec"> 4362</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP(x)                             (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_LP_SHIFT)) &amp; MCG_C2_LP_MASK)</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c7a64bac24e9840a1b38fd20f45ee32"> 4363</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_MASK                        (0x4U)</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf8a3c1b95c6c95b6b86dd47ee3e8df8d"> 4364</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_SHIFT                       (2U)</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga80da2b67760170594286bd856e76019b"> 4365</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_EREFS_SHIFT)) &amp; MCG_C2_EREFS_MASK)</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaebd354dd4b68914ead6f2604e4aaf6f0"> 4366</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO_MASK                          (0x8U)</span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga803a8ad30224642fcf09f8d738a21e52"> 4367</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO_SHIFT                         (3U)</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga321fa7e0b6a6ac3c13a42c03b5ea1194"> 4368</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO(x)                            (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_HGO_SHIFT)) &amp; MCG_C2_HGO_MASK)</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga265bc5e03a60b515a2f554807c106c53"> 4369</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_MASK                        (0x30U)</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0198b0ee825233bd73c2681c2072e5d6"> 4370</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_SHIFT                       (4U)</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaaca8c6b60b8c40403204e606565281d2"> 4371</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_RANGE_SHIFT)) &amp; MCG_C2_RANGE_MASK)</span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga45707a93b3c20e13c76dfda9ba5ff622"> 4372</a></span>&#160;<span class="preprocessor">#define MCG_C2_FCFTRIM_MASK                      (0x40U)</span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga59a90f18817b5c06e8d77879105becda"> 4373</a></span>&#160;<span class="preprocessor">#define MCG_C2_FCFTRIM_SHIFT                     (6U)</span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga71f85b9ed46280e8c33a5fe91799483a"> 4374</a></span>&#160;<span class="preprocessor">#define MCG_C2_FCFTRIM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_FCFTRIM_SHIFT)) &amp; MCG_C2_FCFTRIM_MASK)</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae89f2e48b02a39563115d1a60dc8f16f"> 4375</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       (0x80U)</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gabc900505d9a12bd7a33c2a5e3cfdf02a"> 4376</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      (7U)</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3d3b107b5048c654be690911ae09feff"> 4377</a></span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C2_LOCRE0_SHIFT)) &amp; MCG_C2_LOCRE0_MASK)</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;</div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga44433c6372539508fbf3090b591f3d89"> 4380</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       (0xFFU)</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8b5c3c55be188745fefec24b945110b7"> 4381</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      (0U)</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a74a75c9244dad3298474a2bf04de8"> 4382</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C3_SCTRIM_SHIFT)) &amp; MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;</div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7386e83fdee774ec5d6ec402bae1e432"> 4385</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      (0x1U)</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1114052674119b01137ef4b4885ab757"> 4386</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     (0U)</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4dc087a188bd21971ad0867f4af9330c"> 4387</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C4_SCFTRIM_SHIFT)) &amp; MCG_C4_SCFTRIM_MASK)</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga91610035649d14c5027419db0bfa3231"> 4388</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       (0x1EU)</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0a1b1f2be0b8e9afc3ff91ab11d71a1e"> 4389</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      (1U)</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7ffe6f164c3d7440b9911c8de59b7171"> 4390</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C4_FCTRIM_SHIFT)) &amp; MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a"> 4391</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     (0x60U)</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga27d4baa0c8a770f1f67ab47e6407e948"> 4392</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    (5U)</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf074d694a596e6e92614fd435c9ccb35"> 4393</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C4_DRST_DRS_SHIFT)) &amp; MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0"> 4394</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        (0x80U)</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga12d73b2d4a4fd1f2fb21a1cbe87aaa83"> 4395</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       (7U)</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga10fd0030b4d3fcb34503269a2a5796c0"> 4396</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C4_DMX32_SHIFT)) &amp; MCG_C4_DMX32_MASK)</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;</div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2e0daa102ec3f225ed9297f7bc9f8239"> 4399</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         (0x20U)</span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga096e62e71f69f5b749999d671d800090"> 4400</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        (5U)</span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga70d94d0060b62ceb42672a91ebe51c73"> 4401</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C6_CME0_SHIFT)) &amp; MCG_C6_CME0_MASK)</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;</div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1c693472984fb69650b117ffe5b76da5"> 4404</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         (0x1U)</span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9abb1ad8f00a085572bb58ab815b7afd"> 4405</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        (0U)</span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9b7e5d9af38c4290a57311569d1e99f8"> 4406</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_IRCST_SHIFT)) &amp; MCG_S_IRCST_MASK)</span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga75a97c37fbe3689889ea81fd04f13805"> 4407</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      (0x2U)</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3680bc3a628991bb5279d9d6b938b374"> 4408</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     (1U)</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga98c936496f313b82960d9de69a28ea69"> 4409</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_OSCINIT0_SHIFT)) &amp; MCG_S_OSCINIT0_MASK)</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf43507c78cdda211a04b5ae0509edb2e"> 4410</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         (0xCU)</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab0768a667adb2dc2e1fb7972f9fd85a4"> 4411</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        (2U)</span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga891e8f2d733bebc7ab21cf49e0473b24"> 4412</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_CLKST_SHIFT)) &amp; MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5bf822a90d9c1e67d5297420157e1dd0"> 4413</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        (0x10U)</span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4a2727883c339845e709dacc0c2fd71a"> 4414</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       (4U)</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac86daa0998b4659fc37cb083d61a3171"> 4415</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_S_IREFST_SHIFT)) &amp; MCG_S_IREFST_MASK)</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;</div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a57acb821c7622eb2b25e6c7daf7e16"> 4418</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        (0x1U)</span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2a80b0f354602d5da8426e9d2b51ea12"> 4419</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       (0U)</span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab831af7e9fb430b45af114e428c811c3"> 4420</a></span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_LOCS0_SHIFT)) &amp; MCG_SC_LOCS0_MASK)</span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9b5d58f2f0a68eabe93f088dc2f81d2b"> 4421</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       (0xEU)</span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacc99cc05a01e5807395bfe11518b26e3"> 4422</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      (1U)</span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50a0225002267599fa7a2fc341fa783a"> 4423</a></span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_FCRDIV_SHIFT)) &amp; MCG_SC_FCRDIV_MASK)</span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1eea80f4646116c2ca2a68aa3469436a"> 4424</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     (0x10U)</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac75a3cb915913ba4acc64a098bba4eb5"> 4425</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    (4U)</span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0cfb3c172fe06a1ef6421e4ef2d446e4"> 4426</a></span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_FLTPRSRV_SHIFT)) &amp; MCG_SC_FLTPRSRV_MASK)</span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga15326687d7d214b4847a3cae6e6cdfaa"> 4427</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         (0x20U)</span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7fd1ff91fc1de6800a18f875398d966"> 4428</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        (5U)</span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga23e47c874463e34ac6ba3cbff56243b1"> 4429</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMF(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_ATMF_SHIFT)) &amp; MCG_SC_ATMF_MASK)</span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf5a12b51cc62a0ce10f3fbecdebd0222"> 4430</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         (0x40U)</span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a8ce406d5868276e9c3b37190ab89b1"> 4431</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        (6U)</span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3e28d781058567f53900eb505140e797"> 4432</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATMS(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_ATMS_SHIFT)) &amp; MCG_SC_ATMS_MASK)</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf9545e815c86bd04d8513af024cb8617"> 4433</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         (0x80U)</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga146594251d4266d02fecc44c1f0dd6ae"> 4434</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        (7U)</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa955a357cb65dadc3366c4a3ed691e7d"> 4435</a></span>&#160;<span class="preprocessor">#define MCG_SC_ATME(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_SC_ATME_SHIFT)) &amp; MCG_SC_ATME_MASK)</span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;</div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf989f84acb1a8c91c7c98c2255651b00"> 4438</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     (0xFFU)</span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0fec2d450a98ab78dc7a2e4e9e33dbc6"> 4439</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    (0U)</span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab382a7e152cca964b5cd64708384c608"> 4440</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_ATCVH_ATCVH_SHIFT)) &amp; MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;</div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga48750526150212b524f731e303a7e3cf"> 4443</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     (0xFFU)</span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e3e0eab24aaf1bf2905ae0cf4803eb3"> 4444</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    (0U)</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga124aa7c8cc26cfd1c06a278add1a0d21"> 4445</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_ATCVL_ATCVL_SHIFT)) &amp; MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8f29d6e2e3ddd8725de2ea86d8f0548f"> 4448</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_MASK                       (0x1U)</span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga36e349718cb5e8af96efea408f059dcb"> 4449</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL_SHIFT                      (0U)</span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac1a1e06d2189b74b5587b53d3104cb4a"> 4450</a></span>&#160;<span class="preprocessor">#define MCG_C7_OSCSEL(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C7_OSCSEL_SHIFT)) &amp; MCG_C7_OSCSEL_MASK)</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;</div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1417ca27a647ced3cdfc504a604f8dc8"> 4453</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_MASK                        (0x1U)</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga648e426b4d1f976cca5229505a26d9a8"> 4454</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1_SHIFT                       (0U)</span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8bbb08b76cef66c7b8dd85f944284815"> 4455</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCS1(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C8_LOCS1_SHIFT)) &amp; MCG_C8_LOCS1_MASK)</span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e0e0db74d7e18fffad7b4f08eb74524"> 4456</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1_MASK                         (0x20U)</span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga00dc55bd1e2197897d59597dd57592ba"> 4457</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1_SHIFT                        (5U)</span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacfd4bf40d2ff518561d54938851479ef"> 4458</a></span>&#160;<span class="preprocessor">#define MCG_C8_CME1(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C8_CME1_SHIFT)) &amp; MCG_C8_CME1_MASK)</span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad7fe66acc8b6391ccfe2c53b61a9b119"> 4459</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_MASK                       (0x80U)</span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad97e280f47539832dda56a845055c921"> 4460</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1_SHIFT                      (7U)</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga737fe26be9d82a9b0e2b841216f469dc"> 4461</a></span>&#160;<span class="preprocessor">#define MCG_C8_LOCRE1(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; MCG_C8_LOCRE1_SHIFT)) &amp; MCG_C8_LOCRE1_MASK)</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;</div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaad20a4618a24bbbb2edab9643eb6db29"> 4471</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;</div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 4473</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;</div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab7ba0907fd63f1e70dddac601e4f9dd9"> 4475</a></span>&#160;<span class="preprocessor">#define MCG_BASE_ADDRS                           { MCG_BASE }</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;</div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga3e6aec328b7327acc1f7bff70bec388c"> 4477</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG }</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;</div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf6f8deb82c130b93474670fbd1c3a429"> 4479</a></span>&#160;<span class="preprocessor">#define MCG_IRQS                                 { MCG_IRQn }</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160; <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;</div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html"> 4496</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5b3e978eb3ceb8a2aadaeeab28db00b"> 4497</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[8];</div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59d6723930c0cbfd56a7451ec569b598"> 4498</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59d6723930c0cbfd56a7451ec569b598">PLASC</a>;                             </div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga951da47dda3dfe3452e96e494178fad4"> 4499</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga951da47dda3dfe3452e96e494178fad4">PLAMC</a>;                             </div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16512ce9ebeba1cd4b36259b4872b679"> 4500</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16512ce9ebeba1cd4b36259b4872b679">PLACR</a>;                             </div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad8a834e9c0be4b8a1f57679868c10f2d"> 4501</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[48];</div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab20545f6570ba4fbd88b12f2f32d6cc4"> 4502</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab20545f6570ba4fbd88b12f2f32d6cc4">CPO</a>;                               </div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>;</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;</div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;</div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 4515</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       (0xFFU)</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 4516</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      (0U)</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaae648a9e1b6e2e44af89bb3a6881a54"> 4517</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; MCM_PLASC_ASC_SHIFT)) &amp; MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;</div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 4520</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       (0xFFU)</span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 4521</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      (0U)</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad8199ccd7b6edb29bcd5e940d17e7e47"> 4522</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x)) &lt;&lt; MCM_PLAMC_AMC_SHIFT)) &amp; MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;</div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaeea6e96c143304d5bb05ea7fc403efc3"> 4525</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       (0x200U)</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga074aa7cf18e97a20994af9c9f1151873"> 4526</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      (9U)</span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad4c82e8cda84e63613df6140b5eddcfa"> 4527</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_ARB_SHIFT)) &amp; MCM_PLACR_ARB_MASK)</span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gacbfd3b84d50859b667b4c8c8923893c6"> 4528</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_MASK                      (0x400U)</span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga278b7f999d641bc9c3ab1c7c6d28e8cb"> 4529</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_SHIFT                     (10U)</span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0bc908e2e311d482e30aaec5614e39f7"> 4530</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_CFCC_SHIFT)) &amp; MCM_PLACR_CFCC_MASK)</span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae6459088afbbf9bcb5bf4e5eb88f239c"> 4531</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_MASK                     (0x800U)</span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9834def64562d8851ba0500d81ae2a16"> 4532</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_SHIFT                    (11U)</span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaaf9605ea2614d154b1a52c1d5e1fa95"> 4533</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_DFCDA_SHIFT)) &amp; MCM_PLACR_DFCDA_MASK)</span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4a3f9ffb612145266536e0de8e9fa432"> 4534</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_MASK                     (0x1000U)</span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaff851bbdb5438d7e6c4816866107aec0"> 4535</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_SHIFT                    (12U)</span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaea78222e8aeb890a6839ee0b1f1ced49"> 4536</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_DFCIC_SHIFT)) &amp; MCM_PLACR_DFCIC_MASK)</span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga3a3b01206691dd0da2cc1699d7aff12f"> 4537</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_MASK                      (0x2000U)</span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga43547ea594fc5be9183ff24f3bdcdee7"> 4538</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_SHIFT                     (13U)</span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga5bf8dc2c888bf70076373822caac47d4"> 4539</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_DFCC_SHIFT)) &amp; MCM_PLACR_DFCC_MASK)</span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga90eea584eb5978a2ddfee057cd2fec28"> 4540</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_MASK                      (0x4000U)</span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab4f3cedc3a9560ddb10ca0cddaab74dd"> 4541</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_SHIFT                     (14U)</span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga13f7e71b3e230876582b0814144a7b0e"> 4542</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_EFDS_SHIFT)) &amp; MCM_PLACR_EFDS_MASK)</span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga336a7d6634a1b5f72698ee41e1768d08"> 4543</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_MASK                      (0x8000U)</span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab9eab0c37b97341f1af2e72ec3c299e6"> 4544</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_SHIFT                     (15U)</span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga70b8c86c26d80ad22fe939b9b94b3632"> 4545</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_DFCS_SHIFT)) &amp; MCM_PLACR_DFCS_MASK)</span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gadfd414b0c13cb1d199238e5a312a153d"> 4546</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_MASK                      (0x10000U)</span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae370a0400b2ce8cef0416ee11b9898f8"> 4547</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_SHIFT                     (16U)</span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga84e550ad1b98f64446b22e483a95c28f"> 4548</a></span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_PLACR_ESFC_SHIFT)) &amp; MCM_PLACR_ESFC_MASK)</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;</div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga36f43d6467fbe16e5585829747471da9"> 4551</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      (0x1U)</span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4787ad168d88290f8da659a6b30e243d"> 4552</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     (0U)</span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad3ef6c52b02135ec94837bfcf71a800d"> 4553</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CPO_CPOREQ_SHIFT)) &amp; MCM_CPO_CPOREQ_MASK)</span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga039f47e9952c17908e79eace8fd0139c"> 4554</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      (0x2U)</span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa9a8977b3a452ae07fb7ca851c5ee47e"> 4555</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     (1U)</span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gad02869a7082243f4250d7bf210e7c54a"> 4556</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CPO_CPOACK_SHIFT)) &amp; MCM_CPO_CPOACK_MASK)</span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga154f71ae507ca3bac1e2c2a9dbd1dcd5"> 4557</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      (0x4U)</span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga369c1ed9bf00d8317ea868b2ea1b0572"> 4558</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     (2U)</span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga67cd7144b5383315f372b397ddacc9a2"> 4559</a></span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MCM_CPO_CPOWOI_SHIFT)) &amp; MCM_CPO_CPOWOI_MASK)</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga84250d5694181f040a437d9125af3fac"> 4569</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xF0003000u)</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;</div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4cd2dcee5e786e36844ed653cfa40096"> 4571</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;</div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga240172b40ddf9d12c884fb331539f5e9"> 4573</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;</div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gae2d5e838ce7d2d4108738c05bf224272"> 4575</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">   -- MTB Peripheral Access Layer</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;</div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html"> 4592</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaacfec5feeacac6c5b12fd2eef4fcd197"> 4593</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaacfec5feeacac6c5b12fd2eef4fcd197">POSITION</a>;                          </div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc1a632d91e654ed519f8a5baa954733"> 4594</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc1a632d91e654ed519f8a5baa954733">MASTER</a>;                            </div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae7fbeaa986ae874c8c93bb71ba6ced25"> 4595</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae7fbeaa986ae874c8c93bb71ba6ced25">FLOW</a>;                              </div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae2242656e14a056a43afd653185ee173"> 4596</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae2242656e14a056a43afd653185ee173">_BASE</a>;                              </div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6ec763bccac6d03f5d21615e8190a0cf"> 4597</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[3824];</div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga22ddc096f121ce961c24976be80cacba"> 4598</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga22ddc096f121ce961c24976be80cacba">MODECTRL</a>;                          </div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga280910d9fdfd8acf24edab1d3950c732"> 4599</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[156];</div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5a64f3efc24eb45f8629ddc8050071d0"> 4600</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5a64f3efc24eb45f8629ddc8050071d0">TAGSET</a>;                            </div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76d0489a678cfb330980a27aa5c561ce"> 4601</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76d0489a678cfb330980a27aa5c561ce">TAGCLEAR</a>;                          </div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga186e433a83d42ecd6b4e218ea63d9674"> 4602</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[8];</div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b3db55ca4412212bfe2c7454f2c6d5e"> 4603</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b3db55ca4412212bfe2c7454f2c6d5e">LOCKACCESS</a>;                        </div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5937017796e3c90bd8d70273e5205549"> 4604</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5937017796e3c90bd8d70273e5205549">LOCKSTAT</a>;                          </div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f9beed9e0ae16bedb9f0681140527fc"> 4605</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f9beed9e0ae16bedb9f0681140527fc">AUTHSTAT</a>;                          </div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac731ad5635ca4bf89e48c2a9e2547877"> 4606</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac731ad5635ca4bf89e48c2a9e2547877">DEVICEARCH</a>;                        </div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86684537b595133db57a7bcc73843d2a"> 4607</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[8];</div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf02c1de4dc7a10addebde14fb6e4fa40"> 4608</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf02c1de4dc7a10addebde14fb6e4fa40">DEVICECFG</a>;                         </div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbfc4df5e76d5106a7e22475e477a468"> 4609</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbfc4df5e76d5106a7e22475e477a468">DEVICETYPID</a>;                       </div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab"> 4610</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab">PERIPHID4</a>;                         </div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab"> 4611</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">PERIPHID5</a>;                         </div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4"> 4612</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4">PERIPHID6</a>;                         </div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681"> 4613</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681">PERIPHID7</a>;                         </div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab"> 4614</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab">PERIPHID0</a>;                         </div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5"> 4615</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5">PERIPHID1</a>;                         </div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23"> 4616</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23">PERIPHID2</a>;                         </div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6"> 4617</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6">PERIPHID3</a>;                         </div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0ce339042860625e784ddae3ef2e2b7"> 4618</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COMPID[4];                         </div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;} <a class="code" href="struct_m_t_b___type.html">MTB_Type</a>;</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="comment">   -- MTB Register Masks</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;</div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga78e2e577559e338f1c3b58cc1cc63805"> 4631</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_MASK                   (0x4U)</span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab3f7a88c57218b9c54796e7d2f41ac2f"> 4632</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_SHIFT                  (2U)</span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gabee49679e5e9849843089e63f5f724bf"> 4633</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_POSITION_WRAP_SHIFT)) &amp; MTB_POSITION_WRAP_MASK)</span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gadb8fe67da29e5443d81624d913c6a5da"> 4634</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_MASK                (0xFFFFFFF8U)</span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7857f68d5a75794dbf744b3c484f782f"> 4635</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_SHIFT               (3U)</span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6521f4d89fa83ad4b901b931b36b2415"> 4636</a></span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_POSITION_POINTER_SHIFT)) &amp; MTB_POSITION_POINTER_MASK)</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;</div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga718f776541b94b2e942aac9479a60963"> 4639</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_MASK                     (0x1FU)</span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gad437c892ab8b61d2ffb4cd86dd2aa9b5"> 4640</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_SHIFT                    (0U)</span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga58835f546d852779402878c8f30204c5"> 4641</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_MASK_SHIFT)) &amp; MTB_MASTER_MASK_MASK)</span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gace5fa3a07ba94b52b019ba4adf6ded1d"> 4642</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_MASK                 (0x20U)</span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7ffc111a955bf51244819ab23048d2e9"> 4643</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_SHIFT                (5U)</span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga970e201bcaf074c3776157ccff0efac3"> 4644</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_TSTARTEN_SHIFT)) &amp; MTB_MASTER_TSTARTEN_MASK)</span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6497971415da774904dac543bebf23bb"> 4645</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_MASK                  (0x40U)</span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga3b7209aa39e65d10758a0ea962d32e8a"> 4646</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_SHIFT                 (6U)</span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga93cf575b7e47719eeb8da5cd4fac5a81"> 4647</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_TSTOPEN_SHIFT)) &amp; MTB_MASTER_TSTOPEN_MASK)</span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga445e1c53e9424d2e2c730fcd390009d7"> 4648</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_MASK                 (0x80U)</span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae6e1de627837f38d2a5cab79cf13f295"> 4649</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_SHIFT                (7U)</span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gad00c9dce249b79d1f009f2cfa1dc6656"> 4650</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_SFRWPRIV_SHIFT)) &amp; MTB_MASTER_SFRWPRIV_MASK)</span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga93d1c4a852b65c4f91c847930414e3bf"> 4651</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_MASK                  (0x100U)</span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gadd17751eced675ec41c38640f7922cc3"> 4652</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_SHIFT                 (8U)</span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae4894b8c754082949e8bf8e11ba86d3a"> 4653</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_RAMPRIV_SHIFT)) &amp; MTB_MASTER_RAMPRIV_MASK)</span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaee5817b3564e9ce65cc9c26af3055978"> 4654</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_MASK                  (0x200U)</span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga5f262014ec318bcd2273ade4e32ab362"> 4655</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_SHIFT                 (9U)</span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga99674391f096486abb29e7813d0468e5"> 4656</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_HALTREQ_SHIFT)) &amp; MTB_MASTER_HALTREQ_MASK)</span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab9f73fe136cde10e51b5192c621aaf7d"> 4657</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_MASK                       (0x80000000U)</span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga48c3714ccdd23d6fae7221619e7a3b29"> 4658</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_SHIFT                      (31U)</span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gabcf6319958567675742c47bb53bdc03a"> 4659</a></span>&#160;<span class="preprocessor">#define MTB_MASTER_EN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MASTER_EN_SHIFT)) &amp; MTB_MASTER_EN_MASK)</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;</div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9a44f1be981682cb9519f33e95b94644"> 4662</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_MASK                   (0x1U)</span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gacd0f126527ae40477d013b771e5103ee"> 4663</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_SHIFT                  (0U)</span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6d51db1ab5a421c90ef4bebf27447f45"> 4664</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_FLOW_AUTOSTOP_SHIFT)) &amp; MTB_FLOW_AUTOSTOP_MASK)</span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6be5a7f0961e0862f4d2d270f0524a51"> 4665</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_MASK                   (0x2U)</span></div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6791ae220dbaca3c5866b664c56c0b56"> 4666</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_SHIFT                  (1U)</span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae3bdefd546e68068d63078e8c4a73a4a"> 4667</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_FLOW_AUTOHALT_SHIFT)) &amp; MTB_FLOW_AUTOHALT_MASK)</span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga381f94c6e6980a65bb9fbc594dd688bd"> 4668</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_MASK                  (0xFFFFFFF8U)</span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga0307292719da2a56557ce153eada2315"> 4669</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_SHIFT                 (3U)</span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab88d4a36c552161249e11b5f0a1843cf"> 4670</a></span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_FLOW_WATERMARK_SHIFT)) &amp; MTB_FLOW_WATERMARK_MASK)</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;</div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9aabef14f0b7a38e25f049f289273193"> 4673</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_MASK                   (0xFFFFFFFFU)</span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaaa4c5bd3736221b3c88252a206a4b716"> 4674</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_SHIFT                  (0U)</span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gade2bba1592e9c02f0696a12e98e48736"> 4675</a></span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_BASE_BASEADDR_SHIFT)) &amp; MTB_BASE_BASEADDR_MASK)</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;</div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga1d66deff1d032af57ab9b808a240fa3a"> 4678</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_MASK               (0xFFFFFFFFU)</span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa771d72e2a22b472cb0f5daceeef22bb"> 4679</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_SHIFT              (0U)</span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaff04cf5dbefa8e6e2c809c425d21c150"> 4680</a></span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_MODECTRL_MODECTRL_SHIFT)) &amp; MTB_MODECTRL_MODECTRL_MASK)</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;</div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae10888ce190a167551d534dac7019f9d"> 4683</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_MASK                   (0xFFFFFFFFU)</span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac7d7e704f5b16991586fea0dc061bc3d"> 4684</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_SHIFT                  (0U)</span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2988aa0fa7c14b545fe30a05dcc10c67"> 4685</a></span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_TAGSET_TAGSET_SHIFT)) &amp; MTB_TAGSET_TAGSET_MASK)</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;</div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga50dabf07ab4f88615242b68c0466aab0"> 4688</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_MASK               (0xFFFFFFFFU)</span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac1ba97e3448e183a4d00b63060786290"> 4689</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_SHIFT              (0U)</span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2a3e47e7cacd4d3812c5371fd6d3fa0b"> 4690</a></span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_TAGCLEAR_TAGCLEAR_SHIFT)) &amp; MTB_TAGCLEAR_TAGCLEAR_MASK)</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;</div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga44e6720b612450d08ba896ca1ad61185"> 4693</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7417a26e29a0d9667c59ce74044f210b"> 4694</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_SHIFT          (0U)</span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga02368a1bc86c6a5cbc793233ee314147"> 4695</a></span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_LOCKACCESS_LOCKACCESS_SHIFT)) &amp; MTB_LOCKACCESS_LOCKACCESS_MASK)</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;</div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga8844dcbc4d3c0a3dcbb3ced21e84b950"> 4698</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_MASK               (0xFFFFFFFFU)</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga198cb66f9e01cde28d71dfab52f7b66c"> 4699</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_SHIFT              (0U)</span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7564897a50b19d58305ba8e6bb07cf14"> 4700</a></span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_LOCKSTAT_LOCKSTAT_SHIFT)) &amp; MTB_LOCKSTAT_LOCKSTAT_MASK)</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;</div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa148665a7a3f112c47167991fefb5dbd"> 4703</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_MASK                   (0x1U)</span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga0713a5495d348d4a4babb6bd55ad4827"> 4704</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_SHIFT                  (0U)</span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6e35b6cc3212725f148b8117830a3789"> 4705</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_AUTHSTAT_BIT0_SHIFT)) &amp; MTB_AUTHSTAT_BIT0_MASK)</span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa036b217bc7db012d81f65d0c830d61e"> 4706</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_MASK                   (0x2U)</span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6be2635a6e4593e4321ed7be280cb1b9"> 4707</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_SHIFT                  (1U)</span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga5b1880326bf62f8618e131b4af04fec5"> 4708</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_AUTHSTAT_BIT1_SHIFT)) &amp; MTB_AUTHSTAT_BIT1_MASK)</span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga3821a5eaa059a41c5dd9d851ae1e5462"> 4709</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_MASK                   (0x4U)</span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac75ef6d5ed3246bd912387fc3e43c2f5"> 4710</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_SHIFT                  (2U)</span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6765a100839addeb736dfd25c352b204"> 4711</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_AUTHSTAT_BIT2_SHIFT)) &amp; MTB_AUTHSTAT_BIT2_MASK)</span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6e8d3b959fd40d42d3d5dc2fdec1803a"> 4712</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_MASK                   (0x8U)</span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2d6c6d68c2f6c8236140a26bf49bb20b"> 4713</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_SHIFT                  (3U)</span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga496e4f7dca359a8485d5ecc9d7ff5b00"> 4714</a></span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_AUTHSTAT_BIT3_SHIFT)) &amp; MTB_AUTHSTAT_BIT3_MASK)</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;</div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaeae6cf618fbfa18ac171477644ef4eb6"> 4717</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga80261ce3e90659fbc1f5c9e2dd2867f8"> 4718</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_SHIFT          (0U)</span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac8fd3715da706f4ba8e69e23312ddbff"> 4719</a></span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_DEVICEARCH_DEVICEARCH_SHIFT)) &amp; MTB_DEVICEARCH_DEVICEARCH_MASK)</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;</div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga5d8dec4596fd0f32f4b71f1fbfb71aee"> 4722</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_MASK             (0xFFFFFFFFU)</span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac42900c87a48c38d0b310cbeb8781c81"> 4723</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_SHIFT            (0U)</span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa92591a7dc3aaa3c772d0ae4091130fb"> 4724</a></span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_DEVICECFG_DEVICECFG_SHIFT)) &amp; MTB_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;</div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga67e83a0bbb46ccb3456f83b4f1b39a86"> 4727</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_MASK         (0xFFFFFFFFU)</span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga233d82a0813df4ea2de5bdaf77f49b27"> 4728</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_SHIFT        (0U)</span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaf291bcc52e0eb418b9f7ccefe6c47df2"> 4729</a></span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_DEVICETYPID_DEVICETYPID_SHIFT)) &amp; MTB_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;</div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae2bbe3776020c18f81e307562dc29add"> 4732</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID4_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2f8c532d211d58d5a837aaf1b9b03d20"> 4733</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID4_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga27a085dd9308f93405769df32d7a5eeb"> 4734</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID4_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID4_PERIPHID_SHIFT)) &amp; MTB_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;</div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga97403028b18e8808c0c9b389ae067324"> 4737</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID5_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga16968bf6e9c9254ab08df1d84374ddd8"> 4738</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID5_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga5178d0f69b007e83f902e4880f428a8e"> 4739</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID5_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID5_PERIPHID_SHIFT)) &amp; MTB_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;</div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7965ab09b2fe60eb9b771e449cd7466c"> 4742</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID6_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga34767325aea0f8963dedfaf4dc2da469"> 4743</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID6_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6ccb4c04c2251fee8200622a034a9d04"> 4744</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID6_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID6_PERIPHID_SHIFT)) &amp; MTB_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;</div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga1d4e4da0f3d1223a23af545276cea368"> 4747</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID7_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9e856be0208ba9461b50de4a4a1982e0"> 4748</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID7_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga0fda7c328e91db5ba6d182ad0b573390"> 4749</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID7_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID7_PERIPHID_SHIFT)) &amp; MTB_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;</div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7941db6c387b14842e373342233e164c"> 4752</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID0_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaaff3b063b90f3dde3415de21d0dcf3d5"> 4753</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID0_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gadf9a1a9741993d612dc88171d5a86a0c"> 4754</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID0_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID0_PERIPHID_SHIFT)) &amp; MTB_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;</div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gabff826ec0895cd5e2c61bd5ae3a8b1dc"> 4757</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID1_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaf28786db9600821e9b3bcc0024e243fc"> 4758</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID1_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab259ccb6c24b01e53e4dee65501859cc"> 4759</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID1_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID1_PERIPHID_SHIFT)) &amp; MTB_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;</div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga02096ce6af0ca5e1b993ab869d8d33eb"> 4762</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID2_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7723f40ee0982cda1579ae42a95a461f"> 4763</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID2_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga816cba461fce60910be7d77f1cf0a48f"> 4764</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID2_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID2_PERIPHID_SHIFT)) &amp; MTB_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;</div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2edf0e76f268ede3c05ce96431268246"> 4767</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID3_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga8299dd1e5891689b801dc610227db07c"> 4768</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID3_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gad84611280cd8d231fc40753d1c1d9fba"> 4769</a></span>&#160;<span class="preprocessor">#define MTB_PERIPHID3_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_PERIPHID3_PERIPHID_SHIFT)) &amp; MTB_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;</div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga29964fec46d0063c44f12d25e96d2374"> 4772</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_MASK                   (0xFFFFFFFFU)</span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga3511be4cfe57cca4ef93611ab64b624a"> 4773</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_SHIFT                  (0U)</span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab89e1c5c517beb278cca39848b5932fb"> 4774</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTB_COMPID_COMPID_SHIFT)) &amp; MTB_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;</div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">/* The count of MTB_COMPID */</span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae03ed5b4b00076e5ba5cbd7c404b4c73"> 4777</a></span>&#160;<span class="preprocessor">#define MTB_COMPID_COUNT                         (4U)</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;</div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160; <span class="comment">/* end of group MTB_Register_Masks */</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;</div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment">/* MTB - Peripheral instance base addresses */</span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga64ea285c9775d03c2ab9d9194ad9c65c"> 4787</a></span>&#160;<span class="preprocessor">#define MTB_BASE                                 (0xF0000000u)</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;</div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga09636f7f0071f50666d5747d44c6b94e"> 4789</a></span>&#160;<span class="preprocessor">#define MTB                                      ((MTB_Type *)MTB_BASE)</span></div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;</div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga8ab0e661d080b1d198725219f26f1efb"> 4791</a></span>&#160;<span class="preprocessor">#define MTB_BASE_ADDRS                           { MTB_BASE }</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga45b3138a9794fd8f2c7613b48646e44f"> 4793</a></span>&#160;<span class="preprocessor">#define MTB_BASE_PTRS                            { MTB }</span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160; <span class="comment">/* end of group MTB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="comment">   -- MTBDWT Peripheral Access Layer</span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;</div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html"> 4810</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9549c4cef02a58746721348d670e4672"> 4811</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9549c4cef02a58746721348d670e4672">CTRL</a>;                              </div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac8c74521f9046fb165e5340648fde167"> 4812</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[28];</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0c446648987aaee5bb2cd7c8a2e95519"> 4814</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0c446648987aaee5bb2cd7c8a2e95519">COMP</a>;                              </div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c955643593b4aedbe9f84f054d26522"> 4815</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c955643593b4aedbe9f84f054d26522">MASK</a>;                              </div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafd5a884a462a6723edaced63ba23ba4e"> 4816</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafd5a884a462a6723edaced63ba23ba4e">FCT</a>;                               </div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 4817</a></span>&#160;         <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;  } COMPARATOR[2];</div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga58f4945ef26d5e7445535c45a4b9a41c"> 4819</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[448];</div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ccafb211d059f7673357ae5bd2c6f18"> 4820</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ccafb211d059f7673357ae5bd2c6f18">TBCTRL</a>;                            </div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab94602d1d19ef947e697256be9e503ea"> 4821</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[3524];</div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf02c1de4dc7a10addebde14fb6e4fa40"> 4822</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf02c1de4dc7a10addebde14fb6e4fa40">DEVICECFG</a>;                         </div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbfc4df5e76d5106a7e22475e477a468"> 4823</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbfc4df5e76d5106a7e22475e477a468">DEVICETYPID</a>;                       </div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab"> 4824</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab">PERIPHID4</a>;                         </div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab"> 4825</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">PERIPHID5</a>;                         </div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4"> 4826</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4">PERIPHID6</a>;                         </div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681"> 4827</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681">PERIPHID7</a>;                         </div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab"> 4828</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab">PERIPHID0</a>;                         </div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5"> 4829</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5">PERIPHID1</a>;                         </div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23"> 4830</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23">PERIPHID2</a>;                         </div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6"> 4831</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6">PERIPHID3</a>;                         </div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0ce339042860625e784ddae3ef2e2b7"> 4832</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COMPID[4];                         </div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;} <a class="code" href="struct_m_t_b_d_w_t___type.html">MTBDWT_Type</a>;</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;</div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">   -- MTBDWT Register Masks</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;</div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga9e40278e7b92b2e6b986112b6e2dddc3"> 4845</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_MASK              (0xFFFFFFFU)</span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gad6dd05558d41419cb9f877533730598a"> 4846</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_SHIFT             (0U)</span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga751a2e34d1e0f6ef6c755be288a29451"> 4847</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_CTRL_DWTCFGCTRL_SHIFT)) &amp; MTBDWT_CTRL_DWTCFGCTRL_MASK)</span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga846eb798600a6cbb83fb5343120b87e6"> 4848</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_MASK                  (0xF0000000U)</span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga8ae4e5abf11db57b34a826de0cd5e562"> 4849</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_SHIFT                 (28U)</span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga97447cbbfbb879c90c4072c4c4086254"> 4850</a></span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_CTRL_NUMCMP_SHIFT)) &amp; MTBDWT_CTRL_NUMCMP_MASK)</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;</div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga95b185cf8a19b80b863058a837c0978d"> 4853</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_MASK                    (0xFFFFFFFFU)</span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga0ec26e5cefc95dac603a0b03b1ad0fdd"> 4854</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_SHIFT                   (0U)</span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga1c3d552767450157531a7ef5e1d02731"> 4855</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_COMP_COMP_SHIFT)) &amp; MTBDWT_COMP_COMP_MASK)</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;</div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="comment">/* The count of MTBDWT_COMP */</span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga59123aa81fc436ba16780285ba64ccbf"> 4858</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COUNT                        (2U)</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;</div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gaa4fcad7c638af9ad4f678c9b02fe083e"> 4861</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_MASK                    (0x1FU)</span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga2ebeb9592fd6b0121c2e3729f5afd2ff"> 4862</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_SHIFT                   (0U)</span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga3ac9e2ec6bbab5088938f5dcdd2f76db"> 4863</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_MASK_MASK_SHIFT)) &amp; MTBDWT_MASK_MASK_MASK)</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="comment">/* The count of MTBDWT_MASK */</span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga1a804f507c5738c6ab65a55d23649be3"> 4866</a></span>&#160;<span class="preprocessor">#define MTBDWT_MASK_COUNT                        (2U)</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;</div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga05376c97e9f6d9af8d411be187d45d4c"> 4869</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_MASK                 (0xFU)</span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gae855270584ab08b726fd88c288d2e605"> 4870</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_SHIFT                (0U)</span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga14d63a7f56cfa9813f635e1bf3b2d1b0"> 4871</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_FUNCTION_SHIFT)) &amp; MTBDWT_FCT_FUNCTION_MASK)</span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga470cbefd664513c09ba77981a1b21cf2"> 4872</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_MASK               (0x100U)</span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga97c08cb34ddc638585a0af94825ed2f5"> 4873</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_SHIFT              (8U)</span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga29b5461e26a1320214e56f10c37729e7"> 4874</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_DATAVMATCH_SHIFT)) &amp; MTBDWT_FCT_DATAVMATCH_MASK)</span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gac5562a9a6e64541583f2c3335e92e26e"> 4875</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_MASK                (0xC00U)</span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gab273df7e6bc41ff730a16ed3bda34c0d"> 4876</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_SHIFT               (10U)</span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga5ab7bcca4526fbe61852979008a12b83"> 4877</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_DATAVSIZE_SHIFT)) &amp; MTBDWT_FCT_DATAVSIZE_MASK)</span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga75b2d3a8190ba867f64fd6dfe5454bdf"> 4878</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_MASK               (0xF000U)</span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gaafd0b0f0d3b07005320d859fa2d3ce30"> 4879</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_SHIFT              (12U)</span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gac85a2abfaa79aea7181e6a5e73a8f468"> 4880</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_DATAVADDR0_SHIFT)) &amp; MTBDWT_FCT_DATAVADDR0_MASK)</span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga7d1a477cd50c957daaeabd24ae8a2092"> 4881</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_MASK                  (0x1000000U)</span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga50433f9cbc4ffe91e3fe13b764bb78a9"> 4882</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_SHIFT                 (24U)</span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga33e6d2634521bfb953c0391e400e0b4e"> 4883</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_FCT_MATCHED_SHIFT)) &amp; MTBDWT_FCT_MATCHED_MASK)</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;</div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment">/* The count of MTBDWT_FCT */</span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga115c9013b3c62faa014a0809988f68ee"> 4886</a></span>&#160;<span class="preprocessor">#define MTBDWT_FCT_COUNT                         (2U)</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;</div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga6700f71254985be76d08c98be405c876"> 4889</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_MASK                (0x1U)</span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga3f297c6f29c0139f278543f70bb136a5"> 4890</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_SHIFT               (0U)</span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga855d2d7f528e0eb37dbbd52da4515d8e"> 4891</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_TBCTRL_ACOMP0_SHIFT)) &amp; MTBDWT_TBCTRL_ACOMP0_MASK)</span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga705f0b194cf2368d788195be4572665f"> 4892</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_MASK                (0x2U)</span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gafadbf74633562a3f35979a381188ed38"> 4893</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_SHIFT               (1U)</span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gaf75a97916d12741cc52c97895015979f"> 4894</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_TBCTRL_ACOMP1_SHIFT)) &amp; MTBDWT_TBCTRL_ACOMP1_MASK)</span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga15e57c95e23eee0df8332b48e65b9ef7"> 4895</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_MASK               (0xF0000000U)</span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga6f08c35f3754371bd7ee8209b27c746e"> 4896</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_SHIFT              (28U)</span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#gad92f0879bcd825f3696d1abc65df364c"> 4897</a></span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_TBCTRL_NUMCOMP_SHIFT)) &amp; MTBDWT_TBCTRL_NUMCOMP_MASK)</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;</div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga90daa5cb85d4d39b819f5c9bc1b20546"> 4900</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_MASK          (0xFFFFFFFFU)</span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2194cb4b21ad650bf3957d3f95f4dbbb"> 4901</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_SHIFT         (0U)</span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9d21c0abbf05163f867fd5f822a182bf"> 4902</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_DEVICECFG_DEVICECFG_SHIFT)) &amp; MTBDWT_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;</div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6986bcf237d6ff96e25d6458355ef4b8"> 4905</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_MASK      (0xFFFFFFFFU)</span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga8caaff8277e4bdaee5735e22d6eb6e7c"> 4906</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT     (0U)</span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaeb9942e9e9c4c3c52ef545b4d49e113d"> 4907</a></span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT)) &amp; MTBDWT_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;</div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaddd57001bd456b2dd9720666e79a6a9e"> 4910</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae4c40c829668a2b26905df906a978e6a"> 4911</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gafedb60fc72cfa242897fccc521c0ba14"> 4912</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID4_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;</div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga762d50a2531fdd0962d4736b7e783948"> 4915</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2e250362846de59fcb486266647ec7e8"> 4916</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga48edb015bd6c166b7195ec0e02d8cb7d"> 4917</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID5_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;</div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gadc45ad91346a567902451afe445949a0"> 4920</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaefb0c9e8c3e0ae087571adc2a087a670"> 4921</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga74cfcb5a32e50f288fee821949807eda"> 4922</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID6_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;</div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab91f1c8e7109af4dd71c9fab84ece4e4"> 4925</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa836402ed643b25f730532cae8072b7d"> 4926</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gad29073f33066706ed4cf4264a244caf5"> 4927</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID7_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;</div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga72e68ff35b7952164566609bcfda90cd"> 4930</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga0414df0247532ec3d97e2a15f2ab5419"> 4931</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae7cd120235fd7c30a2943dfac6f49015"> 4932</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID0_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;</div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga454b3b5f6fdf0afabb5ecf9bad14867a"> 4935</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga5672cddf7ccbf00edee735d65ba9ed4b"> 4936</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga783ced663f97019caa15b6f270697d13"> 4937</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID1_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;</div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7ff745cf5423b3e1a720239ec421175f"> 4940</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga77e08c5a187edc60cbafbd3bcd99003f"> 4941</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga038c0bcc02aa1185f73a7be90dfe8249"> 4942</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID2_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;</div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9323eb59d9a1018ebae28a7626bbd61b"> 4945</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3_PERIPHID_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9a4e4e9d8cde4f95dd05336786bb9ad3"> 4946</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3_PERIPHID_SHIFT          (0U)</span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga4ff280515681ada06bd251d8c9847c25"> 4947</a></span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3_PERIPHID(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_PERIPHID3_PERIPHID_SHIFT)) &amp; MTBDWT_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;</div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga6b80c05493bf46a1572b3f25fda4764b"> 4950</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_MASK                (0xFFFFFFFFU)</span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga26fe709d00d1433ca5a041dc307adfaa"> 4951</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_SHIFT               (0U)</span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga96051e4614a093622983f79511da83b1"> 4952</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; MTBDWT_COMPID_COMPID_SHIFT)) &amp; MTBDWT_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;</div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="comment">/* The count of MTBDWT_COMPID */</span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga5297046f4c3e158a1e2231f617f052fa"> 4955</a></span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COUNT                      (4U)</span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;</div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Masks */</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;</div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment">/* MTBDWT - Peripheral instance base addresses */</span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga35706ac7f77d2b8bad31f491675b3f31"> 4965</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE                              (0xF0001000u)</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;</div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga9727da650f73f6eee83b3886f78b8b7a"> 4967</a></span>&#160;<span class="preprocessor">#define MTBDWT                                   ((MTBDWT_Type *)MTBDWT_BASE)</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;</div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga4f0e0610e7386929cf335e6fbdb4b4da"> 4969</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_ADDRS                        { MTBDWT_BASE }</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;</div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___register___masks.html#ga0cbd89263cdbe0c07c59ed21112ea9ad"> 4971</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTRS                         { MTBDWT }</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160; <span class="comment">/* end of group MTBDWT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;</div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;</div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;</div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="struct_n_v___type.html"> 4988</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7d27c275caa809e8b950cb9fb1f52ea5"> 4989</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7d27c275caa809e8b950cb9fb1f52ea5">BACKKEY3</a>;                           </div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae0ad5dd66c2109955a90e1a6f4720a43"> 4990</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae0ad5dd66c2109955a90e1a6f4720a43">BACKKEY2</a>;                           </div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga42fa40dda0fa3aee0b861bdf6ffa1eae"> 4991</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga42fa40dda0fa3aee0b861bdf6ffa1eae">BACKKEY1</a>;                           </div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa0da3d6ede3a90b0697a300ddf18cd65"> 4992</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa0da3d6ede3a90b0697a300ddf18cd65">BACKKEY0</a>;                           </div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae3df2dcb7a5f33570f8cc15cc8126810"> 4993</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae3df2dcb7a5f33570f8cc15cc8126810">BACKKEY7</a>;                           </div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3076fe0bf30cde224dfb9c944d517de0"> 4994</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3076fe0bf30cde224dfb9c944d517de0">BACKKEY6</a>;                           </div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4ca5b627931a03b02c1d4ac01e664d5"> 4995</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4ca5b627931a03b02c1d4ac01e664d5">BACKKEY5</a>;                           </div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga925e5cd64e47102087d0a66af786a626"> 4996</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga925e5cd64e47102087d0a66af786a626">BACKKEY4</a>;                           </div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae95f76fe298558644b1a5c8acc1cdf3a"> 4997</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae95f76fe298558644b1a5c8acc1cdf3a">FPROT3</a>;                             </div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae87543688ebb5c30285916eaa270c014"> 4998</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae87543688ebb5c30285916eaa270c014">FPROT2</a>;                             </div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae00ef9e85bce41b17b8c85e226bfeadb"> 4999</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae00ef9e85bce41b17b8c85e226bfeadb">FPROT1</a>;                             </div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga060054d1f5f54bb8a55d0eeb7cd8ae29"> 5000</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga060054d1f5f54bb8a55d0eeb7cd8ae29">FPROT0</a>;                             </div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18"> 5001</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FSEC</a>;                               </div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e"> 5002</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FOPT</a>;                               </div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;} <a class="code" href="struct_n_v___type.html">NV_Type</a>;</div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;</div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;</div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe9123bc8137627b30e4f75c757cfb95"> 5015</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga78b75e37d984596ddd9053d2125a78ff"> 5016</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fa5913563629cd7c8b509cc87421687"> 5017</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY3_KEY_SHIFT)) &amp; NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;</div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5bf8822b0b59a321d9b5c30eb1618704"> 5020</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga408b1083508e784cba76d5be9b147a84"> 5021</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca7b47cbaa596b76f92f926f40dcc80a"> 5022</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY2_KEY_SHIFT)) &amp; NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;</div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6cd05d78b113df7f3cb0d11d29931666"> 5025</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga71418f17e11f902066ca404fbe473aef"> 5026</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac336f640b5b887647407bd036aabb060"> 5027</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY1_KEY_SHIFT)) &amp; NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;</div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafa0e31ca33d445d47d2fd89785e4ec9b"> 5030</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga381e2b0a778da31fa6c795550e71aed8"> 5031</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1806932e2ff643e0bd9d9718dd0921a4"> 5032</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY0_KEY_SHIFT)) &amp; NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;</div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac3f2bc7dd55b7951d70a5d1fcb6552b8"> 5035</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad6bef74e61e792dfa5b7d195e4ce5620"> 5036</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2dbc4f6480af3ebaeeaf328a7f394c9f"> 5037</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY7_KEY_SHIFT)) &amp; NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;</div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga44e2d846ef1b9d5ad94a707fa6f29ae1"> 5040</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga271a532af55987843f56d660efb5d440"> 5041</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0dc772c12f13eb390c75b52f2110f0f1"> 5042</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY6_KEY_SHIFT)) &amp; NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;</div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab1e58bd037f31bcaa1b96a71340315ba"> 5045</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga68762e18611e6dfaed3ddfd7847c09f4"> 5046</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga07bc019ba659fc1b38053c8f191371b6"> 5047</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY5_KEY_SHIFT)) &amp; NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;</div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga49a74f76cf8b7787284ac6e510e4e0c3"> 5050</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     (0xFFU)</span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gadfa9b097c522673010b11e94a5a7b9eb"> 5051</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    (0U)</span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaec4a23e778980f71beab56e3353a0abb"> 5052</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_BACKKEY4_KEY_SHIFT)) &amp; NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;</div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1a2ecc3ba1f6ae4c2db7fcaa8f369b34"> 5055</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      (0xFFU)</span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaee74e224c0572f7618f28c11d921b6e3"> 5056</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     (0U)</span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga67cd7aad5307a5ee8de3a2dd16c6315c"> 5057</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT3_PROT_SHIFT)) &amp; NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;</div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga99b7ccf89e4d3cc80d0317086202de0f"> 5060</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      (0xFFU)</span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50f9336b86839704ca20297b040c3ca5"> 5061</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     (0U)</span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3361ca8560d8cdf09a1efcc0b83950fe"> 5062</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT2_PROT_SHIFT)) &amp; NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;</div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4ca39bad3b57769cb423f1616c985e38"> 5065</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      (0xFFU)</span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga06d0cb2797f243b77d60cfecedfc9f86"> 5066</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     (0U)</span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga04b1531f415057befbd26a0bad3bd7e6"> 5067</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT1_PROT_SHIFT)) &amp; NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;</div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafb9244a297e4e856c53e7cb9515d8549"> 5070</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      (0xFFU)</span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaaae2badd9a03af803a09537c6c89382a"> 5071</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     (0U)</span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga69a376822e2425a5933dc10569a42d3d"> 5072</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FPROT0_PROT_SHIFT)) &amp; NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;</div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab159c721c6cde1f629b630c573da8ea9"> 5075</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         (0x3U)</span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga92a819b24b0472a83857ddd2d950ab08"> 5076</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        (0U)</span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga285ae0f5ea99f97dfae69dc7affebcde"> 5077</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_SEC_SHIFT)) &amp; NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8fd3b6696c82aa96017fe25be34d19c9"> 5078</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      (0xCU)</span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaba549ee99b8ca1af3531eafd5746f6b6"> 5079</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     (2U)</span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga75d524350a710ba87a95c927466a42d2"> 5080</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_FSLACC_SHIFT)) &amp; NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga02f5aa86e1f5bceefd0378fa736d5656"> 5081</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        (0x30U)</span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga13adfbdf46af9e59b446d17ce90b49c1"> 5082</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       (4U)</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6a3e909b41d8dd2ca5f55b10e8cc4e52"> 5083</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_MEEN_SHIFT)) &amp; NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50a87e963eeaaf5fdb904e7bac9099af"> 5084</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       (0xC0U)</span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3df55e24a4dc42a19afc15b4a3137bae"> 5085</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      (6U)</span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaca6379e60e0371d1d0c8493abe9db870"> 5086</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FSEC_KEYEN_SHIFT)) &amp; NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;</div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga47bf10ef60ce96fc8d7fdbd7378d9a52"> 5089</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_MASK                     (0x1U)</span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga342e15fe4074c4a1bef9dcd73b312b56"> 5090</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_SHIFT                    (0U)</span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga68451ed607b7df9fe16a0953ccfd60e9"> 5091</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_LPBOOT0_SHIFT)) &amp; NV_FOPT_LPBOOT0_MASK)</span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaa2bcf41c89cbfe86ef8eaf6fff2ad068"> 5092</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_MASK                     (0x4U)</span></div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8a4632e08257c81a80d8be3cdac911f9"> 5093</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_SHIFT                    (2U)</span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga65c16570531fad557aa2931e31014d41"> 5094</a></span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_NMI_DIS_SHIFT)) &amp; NV_FOPT_NMI_DIS_MASK)</span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4b475b316319ff2d76d026ca0a9df50a"> 5095</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_MASK               (0x8U)</span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga9ea43f031c7695bdbf13c5168dabee6d"> 5096</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_SHIFT              (3U)</span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2284a16380d7f994428c71ffe7adbd7f"> 5097</a></span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG(x)                 (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_RESET_PIN_CFG_SHIFT)) &amp; NV_FOPT_RESET_PIN_CFG_MASK)</span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0152e105ece0b627e9d8ffea2ec30cd9"> 5098</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_MASK                     (0x10U)</span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5acee776b6df2ef3408eb72e2caed133"> 5099</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_SHIFT                    (4U)</span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4f966d3cc3b2192e84f3b5339794dd2b"> 5100</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_LPBOOT1_SHIFT)) &amp; NV_FOPT_LPBOOT1_MASK)</span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga12400f522457526dbbe9e7e2549adecd"> 5101</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_MASK                   (0x20U)</span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae712cb476b0c59a5ba6ce468e3239a04"> 5102</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_SHIFT                  (5U)</span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf445f46fe8710fdb6025d23cba2164da"> 5103</a></span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; NV_FOPT_FAST_INIT_SHIFT)) &amp; NV_FOPT_FAST_INIT_MASK)</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;</div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1e6dbd99b75dd6c501dddbdbc8141ea7"> 5113</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig_BASE                    (0x400u)</span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;</div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf75019f28fbe0be805db316ab76bda45"> 5115</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig                         ((NV_Type *)FTFA_FlashConfig_BASE)</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;</div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga59a94e9ecd6653c2a47bc205a8c0ba4c"> 5117</a></span>&#160;<span class="preprocessor">#define NV_BASE_ADDRS                            { FTFA_FlashConfig_BASE }</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;</div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 5119</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFA_FlashConfig }</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160; <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;</div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;</div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html"> 5136</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798"> 5137</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3964851a29318d7b51030db55fb714ae"> 5138</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[220];</div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4123169fcefb48b1be09b131cbbbd51"> 5139</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4123169fcefb48b1be09b131cbbbd51">LTMR64H</a>;                           </div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga350a7f2bc07234049109e960348ae22c"> 5140</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga350a7f2bc07234049109e960348ae22c">LTMR64L</a>;                           </div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga53762b5329df1577d65fb443ec732a11"> 5141</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[24];</div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245"> 5143</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245">LDVAL</a>;                             </div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92"> 5144</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92">CVAL</a>;                              </div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8"> 5145</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8">TCTRL</a>;                             </div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276"> 5146</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276">TFLG</a>;                              </div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;  } CHANNEL[2];</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;} <a class="code" href="struct_p_i_t___type.html">PIT_Type</a>;</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;</div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;</div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga8149a0bb21843632dd4528b540480ba7"> 5160</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         (0x1U)</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga500ccd29eaebc20aa853e7bbb23e3c0c"> 5161</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        (0U)</span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab52ff9f5a1c18eee41b58100aa415dfe"> 5162</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_MCR_FRZ_SHIFT)) &amp; PIT_MCR_FRZ_MASK)</span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga024258b2c23ff75f3e161e56adbbe733"> 5163</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        (0x2U)</span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga7ddcd16550ff71e4ee5ac48022ae6fb6"> 5164</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       (1U)</span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gafae73f01b87a4e133c1289e0d09f8de2"> 5165</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_MCR_MDIS_SHIFT)) &amp; PIT_MCR_MDIS_MASK)</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;</div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2f52ce484f53348d406fae4b3cac7fdf"> 5168</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf355862db7eafd261031477364a6ef8d"> 5169</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_SHIFT                    (0U)</span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gad3b13100c85d855043c5f19494f33c2d"> 5170</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_LTMR64H_LTH_SHIFT)) &amp; PIT_LTMR64H_LTH_MASK)</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;</div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab7337206a85c605ed0ea16b77df99e1a"> 5173</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga773e29842f6f049c17bf141d4cc4fc87"> 5174</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_SHIFT                    (0U)</span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga42ab7207419fd5b7721cd01ea1d08a79"> 5175</a></span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_LTMR64L_LTL_SHIFT)) &amp; PIT_LTMR64L_LTL_MASK)</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;</div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab7929b3b8a0c170a50f57d97face5365"> 5178</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga463855d2b42de901bad9bea868f4f48b"> 5179</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      (0U)</span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1aa1b498b2c8f1a14d095370a7ddf9a6"> 5180</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_LDVAL_TSV_SHIFT)) &amp; PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;</div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">/* The count of PIT_LDVAL */</span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga3d2d70f366f2b214ae060c0cb0abb202"> 5183</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_COUNT                          (2U)</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;</div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2810b877338372cb9b9d944b206c08d3"> 5186</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        (0xFFFFFFFFU)</span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga28753a1a45034ccd34e052faa3e02ff0"> 5187</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       (0U)</span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga00291ae8d045c0b0f199d8950c7e453a"> 5188</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_CVAL_TVL_SHIFT)) &amp; PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;</div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="comment">/* The count of PIT_CVAL */</span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga8620fe2fb28dc11a864333f6ef51b9bd"> 5191</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_COUNT                           (2U)</span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;</div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1099670711f996f5fa84e33bbfe794b2"> 5194</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       (0x1U)</span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga0080137ff0378087f08cc12fd10b3e1f"> 5195</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      (0U)</span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaecd36aa22b2758d6c39b6b2df234e3a8"> 5196</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TCTRL_TEN_SHIFT)) &amp; PIT_TCTRL_TEN_MASK)</span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga99639aabcac1d6042d14e7893d00bf67"> 5197</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       (0x2U)</span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae21aee9e81741a924c9f2824fbc5775b"> 5198</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      (1U)</span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaa39036db7a5f8baae6f986b5809d054c"> 5199</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TCTRL_TIE_SHIFT)) &amp; PIT_TCTRL_TIE_MASK)</span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga734e2e947c649d50b9ca46405e451c2b"> 5200</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       (0x4U)</span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9a1c8aa25a05c9b2c9503a003fa8d24d"> 5201</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      (2U)</span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaeab3c9394c0312620a55449b2daeeaf8"> 5202</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TCTRL_CHN_SHIFT)) &amp; PIT_TCTRL_CHN_MASK)</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">/* The count of PIT_TCTRL */</span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf5d79447f057663c2cf041cb472bd2b3"> 5205</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_COUNT                          (2U)</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;</div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9de8d708b43c9ca35df26c7b43f09769"> 5208</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        (0x1U)</span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf6f5ddca2193ed04bc61bc3e899f5ced"> 5209</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       (0U)</span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae5a66a0689241a2d1f52b5c989c81b6b"> 5210</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PIT_TFLG_TIF_SHIFT)) &amp; PIT_TFLG_TIF_MASK)</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;</div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="comment">/* The count of PIT_TFLG */</span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga7d2129ae649e32ec8c7e6804ba6b6551"> 5213</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_COUNT                           (2U)</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;</div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;</div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;</div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 5223</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;</div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf181c9e6602b6432a0bf1a9243808968"> 5225</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;</div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga79085fa95893e4423661373b7be2f0a7"> 5227</a></span>&#160;<span class="preprocessor">#define PIT_BASE_ADDRS                           { PIT_BASE }</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;</div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 5229</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT }</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;</div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga5f0ae6317a2c8c12e46e49c6e2e29dda"> 5231</a></span>&#160;<span class="preprocessor">#define PIT_IRQS                                 { { PIT_IRQn, PIT_IRQn } }</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160; <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;</div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;</div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;</div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html"> 5248</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga183606de7c919c44520d5625860eaebd"> 5249</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga183606de7c919c44520d5625860eaebd">LVDSC1</a>;                             </div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga22e5df8ec02f6f9fb1aae7aab10f7ac6"> 5250</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga22e5df8ec02f6f9fb1aae7aab10f7ac6">LVDSC2</a>;                             </div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2fc2acedfe2248d41dfbaaccd2a582e"> 5251</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2fc2acedfe2248d41dfbaaccd2a582e">REGSC</a>;                              </div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>;</div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;</div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;</div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga777eada2a526d88569a30323e9d3e1d3"> 5264</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     (0x3U)</span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaaf45daa6de387f93bc57f1218ab17a16"> 5265</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    (0U)</span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gae2cf4048ec29cc1a54349d8bc18e27e4"> 5266</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDV_SHIFT)) &amp; PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 5267</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    (0x10U)</span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 5268</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   (4U)</span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5cb39f8534fc256799aa9e495b5f449d"> 5269</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDRE_SHIFT)) &amp; PMC_LVDSC1_LVDRE_MASK)</span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 5270</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    (0x20U)</span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 5271</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   (5U)</span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaca76bd97c7883297f5b00061a1cc0578"> 5272</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDIE_SHIFT)) &amp; PMC_LVDSC1_LVDIE_MASK)</span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 5273</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   (0x40U)</span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 5274</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  (6U)</span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaac6d13822cd8df0c6dcd9538aa820a6b"> 5275</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDACK_SHIFT)) &amp; PMC_LVDSC1_LVDACK_MASK)</span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 5276</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     (0x80U)</span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 5277</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    (7U)</span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga9deb83dbe1f7f6415f842750016bd408"> 5278</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC1_LVDF_SHIFT)) &amp; PMC_LVDSC1_LVDF_MASK)</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;</div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaab1198a446bb9b8412589eeb12311666"> 5281</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     (0x3U)</span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabd2e288b833d9e66c422b814dc7b5f03"> 5282</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    (0U)</span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4599ee84bb111c3f42a8613447ca823d"> 5283</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWV_SHIFT)) &amp; PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 5284</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    (0x20U)</span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 5285</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   (5U)</span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga48d1cdfca4a7c154993c1e741101a07d"> 5286</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWIE_SHIFT)) &amp; PMC_LVDSC2_LVWIE_MASK)</span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 5287</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   (0x40U)</span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 5288</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  (6U)</span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga487c1af0f694e53be64251c1862e8d9c"> 5289</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWACK_SHIFT)) &amp; PMC_LVDSC2_LVWACK_MASK)</span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 5290</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     (0x80U)</span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 5291</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    (7U)</span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga674f52d0325d911bf7dd91bf47b708f4"> 5292</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_LVDSC2_LVWF_SHIFT)) &amp; PMC_LVDSC2_LVWF_MASK)</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;</div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga98cf5c98c133e20fb620faa6ca29d98e"> 5295</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      (0x1U)</span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2e23aa8155158c86fc53ccd8baccf24d"> 5296</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     (0U)</span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gafb37a90d087dbf5bc4c3b654e33d6ef7"> 5297</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_BGBE_SHIFT)) &amp; PMC_REGSC_BGBE_MASK)</span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab830f2c82eef6d0db7caab8ee5689ba6"> 5298</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    (0x4U)</span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga06b4e6d970f2610a635c92bb1270541d"> 5299</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   (2U)</span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5c4e1173d8cdf7f0318071b77331fb83"> 5300</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_REGONS_SHIFT)) &amp; PMC_REGSC_REGONS_MASK)</span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga35ced6f0f133b2d5892bdcba3e0b2832"> 5301</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    (0x8U)</span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad2b9b6ce6aa455e8607fd3c2d1647544"> 5302</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   (3U)</span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3267bf5ad24a6ff2fced59c01f98c652"> 5303</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_ACKISO_SHIFT)) &amp; PMC_REGSC_ACKISO_MASK)</span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5bd3f8ee0f63c7373ac918d618535465"> 5304</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_VLPO_MASK                      (0x40U)</span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5899074f28bb1ba2e7071a4c55789d7a"> 5305</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_VLPO_SHIFT                     (6U)</span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1f2b87642162f8f40c5fb80424b9c76a"> 5306</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_VLPO(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; PMC_REGSC_VLPO_SHIFT)) &amp; PMC_REGSC_VLPO_MASK)</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;</div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;</div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;</div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 5316</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;</div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 5318</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;</div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab8cb010a2427fcd279c99d0bd4eb809f"> 5320</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;</div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 5322</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;</div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga55eb026c8e8941e1e4d009d8563784b0"> 5324</a></span>&#160;<span class="preprocessor">#define PMC_IRQS                                 { LVD_LVW_DCDC_IRQn }</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;</div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;</div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html"> 5341</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga25bc9eea888d201d852deb4819850bb2"> 5342</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PCR[32];                           </div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ca65d71461aa5e76eb2266ab7ccd0cf"> 5343</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ca65d71461aa5e76eb2266ab7ccd0cf">GPCLR</a>;                             </div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc885669f9579a0514a37a62fc070ec7"> 5344</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc885669f9579a0514a37a62fc070ec7">GPCHR</a>;                             </div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga33a1c574e559dc57bb2fc28166bf6341"> 5345</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[24];</div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga810f6911c38333115775f924be784050"> 5346</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga810f6911c38333115775f924be784050">ISFR</a>;                              </div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>;</div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;</div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;</div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 5359</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         (0x1U)</span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 5360</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        (0U)</span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabc7a02f49894ead35ce5d435bd05fb47"> 5361</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_PS_SHIFT)) &amp; PORT_PCR_PS_MASK)</span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97"> 5362</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         (0x2U)</span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46"> 5363</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        (1U)</span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa149bd9cd83aa17c213a827f9482a913"> 5364</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_PE_SHIFT)) &amp; PORT_PCR_PE_MASK)</span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9cdf02a7b160ee528de8e18aad2cae60"> 5365</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        (0x4U)</span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga87657ecdc18eb5b344d4e399a3a2fb70"> 5366</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       (2U)</span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0b115d46762f17530e67c2caeeca89b7"> 5367</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_SRE_SHIFT)) &amp; PORT_PCR_SRE_MASK)</span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 5368</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        (0x10U)</span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 5369</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       (4U)</span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga6aaad9480435ab627b88723f45b5c133"> 5370</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_PFE_SHIFT)) &amp; PORT_PCR_PFE_MASK)</span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 5371</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        (0x40U)</span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867"> 5372</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       (6U)</span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga991775ce627dd1e581bdaf4508239240"> 5373</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_DSE_SHIFT)) &amp; PORT_PCR_DSE_MASK)</span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 5374</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        (0x700U)</span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 5375</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       (8U)</span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga13b6c873e0e5385583b1f7907a9f796a"> 5376</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_MUX_SHIFT)) &amp; PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909"> 5377</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       (0xF0000U)</span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 5378</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      (16U)</span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7e6b6f68db9e76cf6fa34774c9b9b8f9"> 5379</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_IRQC_SHIFT)) &amp; PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 5380</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        (0x1000000U)</span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e"> 5381</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       (24U)</span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga88858366faa5d54510cb5c081289c075"> 5382</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_PCR_ISF_SHIFT)) &amp; PORT_PCR_ISF_MASK)</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="comment">/* The count of PORT_PCR */</span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae9d33dd352fbda70db758fa6daabf495"> 5385</a></span>&#160;<span class="preprocessor">#define PORT_PCR_COUNT                           (32U)</span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;</div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 5388</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     (0xFFFFU)</span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491"> 5389</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    (0U)</span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae13a63b19950557e19c9a884f3d3b77a"> 5390</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCLR_GPWD_SHIFT)) &amp; PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365"> 5391</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     (0xFFFF0000U)</span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 5392</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    (16U)</span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga52502515ea180d574d919f0ec155da74"> 5393</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCLR_GPWE_SHIFT)) &amp; PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;</div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63"> 5396</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     (0xFFFFU)</span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 5397</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    (0U)</span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga47cddb6551f05cf4810b6f7d96084540"> 5398</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCHR_GPWD_SHIFT)) &amp; PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 5399</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     (0xFFFF0000U)</span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d"> 5400</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    (16U)</span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac451ecefadd3d10c690199acf0540d6f"> 5401</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_GPCHR_GPWE_SHIFT)) &amp; PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;</div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 5404</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78"> 5405</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      (0U)</span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1ab6f959d1aa15059efd14641caf2e7"> 5406</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; PORT_ISFR_ISF_SHIFT)) &amp; PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;</div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;</div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;</div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae3d20f730f9619aabbf94e2efd1de34c"> 5416</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;</div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 5418</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;</div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 5420</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;</div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 5422</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;</div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0018f0edf7f8030868f9cc791275378d"> 5424</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;</div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga68fea88642279a70246e026e7221b0a5"> 5426</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;</div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga80b01d00368494b63dd2a67eda52b241"> 5428</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE }</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;</div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 5430</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC }</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;</div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga442cafa4ce211d588393a5f2954198bb"> 5432</a></span>&#160;<span class="preprocessor">#define PORT_IRQS                                { PORTA_IRQn, PORTB_PORTC_IRQn, PORTB_PORTC_IRQn }</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;</div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;</div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;</div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html"> 5449</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga41d4e6ae9fb47445146929d15e97153f"> 5450</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga41d4e6ae9fb47445146929d15e97153f">SRS0</a>;                               </div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2164524ec77565baad264a25fbc65378"> 5451</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2164524ec77565baad264a25fbc65378">SRS1</a>;                               </div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1d386ff4b328960f430b4c63f61423fa"> 5452</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[2];</div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadb3a6cb8a3c37e9a55ab12962d0983d1"> 5453</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadb3a6cb8a3c37e9a55ab12962d0983d1">RPFC</a>;                               </div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9423324babed28ac7e0a6990356c8cb1"> 5454</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9423324babed28ac7e0a6990356c8cb1">RPFW</a>;                               </div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>;</div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;</div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gacdeb6976064d599d6cd063b26a25dbda"> 5467</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     (0x1U)</span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2e140fc50106a6145cffe4b72671bbc2"> 5468</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    (0U)</span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf1b4c911a4eb41127e9866208f3527c7"> 5469</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_WAKEUP_SHIFT)) &amp; RCM_SRS0_WAKEUP_MASK)</span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4de74187b3bcc5b40a526b3ab5afda88"> 5470</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        (0x2U)</span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad3f4cb02d84182ddd0933dc93e1ec4ba"> 5471</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       (1U)</span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga5d394aa5b2a91b5963648d6d33a15411"> 5472</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_LVD_SHIFT)) &amp; RCM_SRS0_LVD_MASK)</span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0983314adae781518e2481ae518e14d8"> 5473</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        (0x4U)</span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga87c1e113b052d6c10c450973efa74eb7"> 5474</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       (2U)</span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7bf82026e976cd65600f81bd5438e475"> 5475</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_LOC_SHIFT)) &amp; RCM_SRS0_LOC_MASK)</span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad203634bcb298bf54a3d5cce5c378a7e"> 5476</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       (0x20U)</span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gac989a90d61cdfb7e612c212a3f6d06d8"> 5477</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      (5U)</span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3fcc4adf18ac9fce24a75a51e11853b2"> 5478</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_WDOG_SHIFT)) &amp; RCM_SRS0_WDOG_MASK)</span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab94707d2e91618c8c803dfa2d8df4e7b"> 5479</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        (0x40U)</span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga1c1ae6946300c9f33bf5575d45d2b862"> 5480</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       (6U)</span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga01275058684ccfde7a61e741061ba7e8"> 5481</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_PIN_SHIFT)) &amp; RCM_SRS0_PIN_MASK)</span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad172e7645b5b6a0c5a2ff91db3087f7e"> 5482</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        (0x80U)</span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga98b995f8d56d338b315d6750072474ff"> 5483</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       (7U)</span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga8af82fba8382caacead43eddbaae9f1c"> 5484</a></span>&#160;<span class="preprocessor">#define RCM_SRS0_POR(x)                          (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS0_POR_SHIFT)) &amp; RCM_SRS0_POR_MASK)</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;</div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4f7c4ce64c13c55fc0c7aaea3a702a03"> 5487</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     (0x2U)</span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga71f857503a2b2d2e0c30d4762e89a8d8"> 5488</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    (1U)</span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3f79a81c77e80752d0fed127cee7eb3f"> 5489</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_LOCKUP_SHIFT)) &amp; RCM_SRS1_LOCKUP_MASK)</span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga72f541acd2a0992ad0d1d089c694ad5f"> 5490</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         (0x4U)</span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga7e554c1ae96dae684fbc81204283f86c"> 5491</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        (2U)</span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga36b91894a31fac3176c85c742e21fda3"> 5492</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SW(x)                           (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_SW_SHIFT)) &amp; RCM_SRS1_SW_MASK)</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga6af4d8ed2135b602de575373f22b1af8"> 5493</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     (0x8U)</span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga91611da7546b27a939e92926f378229f"> 5494</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    (3U)</span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2e9238a5208d08d3f22f20dc0e512629"> 5495</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_MDM_AP_SHIFT)) &amp; RCM_SRS1_MDM_AP_MASK)</span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa09459c8ed6200a5828221f9d15656d3"> 5496</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    (0x20U)</span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gab30a0b3f954edb8a480649686bd208fb"> 5497</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   (5U)</span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga3cc2a42f8139fea40cc153345c0deed9"> 5498</a></span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_SRS1_SACKERR_SHIFT)) &amp; RCM_SRS1_SACKERR_MASK)</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;</div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga36e0fc448dc94b90314dd6dd2dd41763"> 5501</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  (0x3U)</span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad869b7629ba10023abe459d7293fd281"> 5502</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 (0U)</span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga9e84ee177022331e8509773374670eca"> 5503</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_RPFC_RSTFLTSRW_SHIFT)) &amp; RCM_RPFC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gadfb0f8132fbbc978c9756a2adfbf2ed0"> 5504</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   (0x4U)</span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga4c39eb26fa537bf5e4e6b0ea82ffaeb2"> 5505</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  (2U)</span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga56fcda592bc39cd3784fa6a65e8ae686"> 5506</a></span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_RPFC_RSTFLTSS_SHIFT)) &amp; RCM_RPFC_RSTFLTSS_MASK)</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;</div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga60f29f78d245476ae9716d81b5728739"> 5509</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  (0x1FU)</span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga489d9757284af48af000b769d36bf21a"> 5510</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 (0U)</span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga2b2127fc8187199672452ef9f62f6a89"> 5511</a></span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; RCM_RPFW_RSTFLTSEL_SHIFT)) &amp; RCM_RPFW_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;</div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;</div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;</div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#ga0f155ee1b03b8a20749da74c4f19d34d"> 5521</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;</div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaa5c5e6af3b266654facbd52caa0b8874"> 5523</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;</div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6"> 5525</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;</div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___r_c_m___register___masks.html#gad8549fec4a09b0b485983beadfc3a5fb"> 5527</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;</div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;</div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="comment">   -- RFSYS Peripheral Access Layer</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;</div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="struct_r_f_s_y_s___type.html"> 5544</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad1d411f494430b8bfb7e89e78efd49be"> 5545</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> REG[8];                            </div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;} <a class="code" href="struct_r_f_s_y_s___type.html">RFSYS_Type</a>;</div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="comment">   -- RFSYS Register Masks</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;</div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga2fe64579aaef18ce266e3d6c316d3241"> 5558</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_MASK                        (0xFFU)</span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaab45c60c0a8e5edb59537ee2bcb2bbcf"> 5559</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       (0U)</span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaf197b94e2d03011c483dee604724cfda"> 5560</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_LL_SHIFT)) &amp; RFSYS_REG_LL_MASK)</span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9f8ddcb45324c34fd2d19417b8b13d11"> 5561</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_MASK                        (0xFF00U)</span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabe96c857aab7668805c1fb3ea46693bf"> 5562</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       (8U)</span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9b8cd1814fd5957849b91bfd1bdf6ac6"> 5563</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_LH_SHIFT)) &amp; RFSYS_REG_LH_MASK)</span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga063f595b6c7267627c96048590611cc1"> 5564</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_MASK                        (0xFF0000U)</span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabc34a2d1963a697d1a773a8981a063f5"> 5565</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       (16U)</span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaea8beedf47675b6b2c630526a03d90e5"> 5566</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_HL_SHIFT)) &amp; RFSYS_REG_HL_MASK)</span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae1fb55483b3d79a2e74d0c1ad4e57d51"> 5567</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_MASK                        (0xFF000000U)</span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae78b067bd28db1d0ff57015f300312fb"> 5568</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       (24U)</span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9724177c60594bb3a22f13e9ef7de07c"> 5569</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RFSYS_REG_HH_SHIFT)) &amp; RFSYS_REG_HH_MASK)</span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;</div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="comment">/* The count of RFSYS_REG */</span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gafacec8fbd6ebad90fb7b4ac0e45b7e9a"> 5572</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_COUNT                          (8U)</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;</div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160; <span class="comment">/* end of group RFSYS_Register_Masks */</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;</div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;</div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="comment">/* RFSYS - Peripheral instance base addresses */</span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga742dcff49e1d900ccc5fb6d716dac969"> 5582</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE                               (0x40041000u)</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;</div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga83a5a75f5421c69ce93437b8be3c1144"> 5584</a></span>&#160;<span class="preprocessor">#define RFSYS                                    ((RFSYS_Type *)RFSYS_BASE)</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;</div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga65742e072e59ddefb5bc976bbd6f517b"> 5586</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_ADDRS                         { RFSYS_BASE }</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;</div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga59f6caa8732744ac3a9f91828ec2daa1"> 5588</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTRS                          { RFSYS }</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160; <span class="comment">/* end of group RFSYS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;</div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="comment">   -- ROM Peripheral Access Layer</span></div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;</div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html"> 5605</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab4d8f70e72a5bd04da9248587c74feaf"> 5606</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ENTRY[3];                          </div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeabd12dc10a19a2f333e39bb5f329295"> 5607</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeabd12dc10a19a2f333e39bb5f329295">TABLEMARK</a>;                         </div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0de996dea396cfe98eb44e61dbdff57d"> 5608</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4028];</div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga186e457099444315982ffe89d6235393"> 5609</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga186e457099444315982ffe89d6235393">SYSACCESS</a>;                         </div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab"> 5610</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab">PERIPHID4</a>;                         </div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab"> 5611</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">PERIPHID5</a>;                         </div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4"> 5612</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4">PERIPHID6</a>;                         </div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681"> 5613</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681">PERIPHID7</a>;                         </div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab"> 5614</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab">PERIPHID0</a>;                         </div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5"> 5615</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5">PERIPHID1</a>;                         </div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23"> 5616</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23">PERIPHID2</a>;                         </div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6"> 5617</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6">PERIPHID3</a>;                         </div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0ce339042860625e784ddae3ef2e2b7"> 5618</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> COMPID[4];                         </div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;} <a class="code" href="struct_r_o_m___type.html">ROM_Type</a>;</div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;</div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="comment">   -- ROM Register Masks</span></div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;</div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga1857448185c74895d4ba462f8ebd76a9"> 5631</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaef045dcd4648ca2c223f191d1e013673"> 5632</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_SHIFT                    (0U)</span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaffee58a0a8c0c3f652a6f88007194dc8"> 5633</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_ENTRY_ENTRY_SHIFT)) &amp; ROM_ENTRY_ENTRY_MASK)</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="comment">/* The count of ROM_ENTRY */</span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gafe6371af1c87a0080eba2f5e2a8eba7e"> 5636</a></span>&#160;<span class="preprocessor">#define ROM_ENTRY_COUNT                          (3U)</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;</div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaac600c2f3e33e425e374ca4f843d63e6"> 5639</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_MASK                  (0xFFFFFFFFU)</span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gaffb544cfa94716cfd71a99bb45c7411a"> 5640</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_SHIFT                 (0U)</span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga38bfb1952b2f112abc1e01ce0d2d24b1"> 5641</a></span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_TABLEMARK_MARK_SHIFT)) &amp; ROM_TABLEMARK_MARK_MASK)</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;</div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#gab3acbf5e9fc0f3ad82ae4e0004d0216d"> 5644</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_MASK             (0xFFFFFFFFU)</span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga3490b2f91c6a67625992dbc90f0e5a27"> 5645</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_SHIFT            (0U)</span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga169845d2d1c068c7ef4998e8801ac713"> 5646</a></span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_SYSACCESS_SYSACCESS_SHIFT)) &amp; ROM_SYSACCESS_SYSACCESS_MASK)</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;</div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gad17e07925ea552218422be227581a58f"> 5649</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga4ea3b3a45be6eb8eb4372f565af2d5d9"> 5650</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gab4f815fbbdfce7ff4af7ddeca74eff41"> 5651</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID4_PERIPHID_SHIFT)) &amp; ROM_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;</div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga39e8a3441c79c42651efba9100e653a7"> 5654</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga083194b41cf1109fe5a6e235b2c1f89a"> 5655</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa801210cd537086eddf2456575251d93"> 5656</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID5_PERIPHID_SHIFT)) &amp; ROM_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;</div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae29765428defa80237980d34b67f4fde"> 5659</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga0cb9b85e1ca798d1897bcef6afce8a79"> 5660</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gacd2a1a4b870a765537be3a9aaae25cba"> 5661</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID6_PERIPHID_SHIFT)) &amp; ROM_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;</div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga46d62ff696136480044fa6bd78597be6"> 5664</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga660f3354bf252cb5c5a72b828ba683bd"> 5665</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga954df1566228d34b0f016073d865e878"> 5666</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID7_PERIPHID_SHIFT)) &amp; ROM_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;</div><div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga2dfed5a6af54f8d29e984653d14a2d1a"> 5669</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaacd7e0172c630fb56d8d465c16111feb"> 5670</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga4e81784ff5ff7bb04e70159467a44e6f"> 5671</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID0_PERIPHID_SHIFT)) &amp; ROM_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;</div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga89bae76549b2b639d154bbab60fa87a6"> 5674</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga9370b3491eef6cf277f1b64339d4cacf"> 5675</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga67e3b02a049c4ac0c8f3d065175e655e"> 5676</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID1_PERIPHID_SHIFT)) &amp; ROM_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;</div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac4fd9dca16b12b524b3f7be8cb5d0386"> 5679</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga3a0032b94f8d01378b20d260317d85d9"> 5680</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gac890c8c525b06c4792a9bc16569978e1"> 5681</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID2_PERIPHID_SHIFT)) &amp; ROM_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;</div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga0f7212db2daf16bb9cd76004eef1f845"> 5684</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_MASK              (0xFFFFFFFFU)</span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga61106adc7eb36f078c312d6111da5941"> 5685</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_SHIFT             (0U)</span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa9d92ba0e5acb77de8834d3c921ae4e3"> 5686</a></span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_PERIPHID3_PERIPHID_SHIFT)) &amp; ROM_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;</div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gae20c6541595b7ae93be71b45403230b7"> 5689</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_MASK                   (0xFFFFFFFFU)</span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga348650897eca9cb7d75adcf78efceb33"> 5690</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_SHIFT                  (0U)</span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#gaa2a70f721f69f2c2111320ee1d37e673"> 5691</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ROM_COMPID_COMPID_SHIFT)) &amp; ROM_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="comment">/* The count of ROM_COMPID */</span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___m_t_b___register___masks.html#ga7c28f9ff5985361d9571a2ea8609cd27"> 5694</a></span>&#160;<span class="preprocessor">#define ROM_COMPID_COUNT                         (4U)</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160; <span class="comment">/* end of group ROM_Register_Masks */</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;</div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;</div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="comment">/* ROM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga8a652cff0033969443cc2f6f5389fbd9"> 5704</a></span>&#160;<span class="preprocessor">#define ROM_BASE                                 (0xF0002000u)</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;</div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga408c4c066164afa1b6aa3f804c3d3528"> 5706</a></span>&#160;<span class="preprocessor">#define ROM                                      ((ROM_Type *)ROM_BASE)</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;</div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga0eb4d11bf6d7e33f197e6e423e41409f"> 5708</a></span>&#160;<span class="preprocessor">#define ROM_BASE_ADDRS                           { ROM_BASE }</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;</div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___r_o_m___register___masks.html#ga41e000a3e59f16dd8f395cebcb883e82"> 5710</a></span>&#160;<span class="preprocessor">#define ROM_BASE_PTRS                            { ROM }</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160; <span class="comment">/* end of group ROM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;</div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;</div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">   -- RSIM Peripheral Access Layer</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;</div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="struct_r_s_i_m___type.html"> 5727</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60054d9772af540ff3d88432d724137f"> 5728</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60054d9772af540ff3d88432d724137f">CONTROL</a>;                           </div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7bac57e5cdb5101045bf1a9e98458b73"> 5729</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7bac57e5cdb5101045bf1a9e98458b73">ACTIVE_DELAY</a>;                      </div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae844c3ed2e92eaf2246745336c67a508"> 5730</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae844c3ed2e92eaf2246745336c67a508">MAC_MSB</a>;                           </div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20f308340f020d5dcc9522a6880faa50"> 5731</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20f308340f020d5dcc9522a6880faa50">MAC_LSB</a>;                           </div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga28ecacc31a70f5081d486f5f1c5224c1"> 5732</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga28ecacc31a70f5081d486f5f1c5224c1">MISC</a>;                              </div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff536eac9415395c98aef65fd91b7ed7"> 5733</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[236];</div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga375160dd6f1a58b9c1a32061df4ce38e"> 5734</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga375160dd6f1a58b9c1a32061df4ce38e">DSM_TIMER</a>;                         </div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadef3ca76f09900f20526b6c5c1be7018"> 5735</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadef3ca76f09900f20526b6c5c1be7018">DSM_CONTROL</a>;                       </div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadffe1dc893399a297c5014507a5caa4a"> 5736</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadffe1dc893399a297c5014507a5caa4a">DSM_OSC_OFFSET</a>;                    </div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacee8e08fc7716cb8e21188973748654f"> 5737</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacee8e08fc7716cb8e21188973748654f">ANT_SLEEP</a>;                         </div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga74cb1f1a2696803592f8c6ca130a3985"> 5738</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga74cb1f1a2696803592f8c6ca130a3985">ANT_WAKE</a>;                          </div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2daee8b53082eeacdd39315aa2cd2372"> 5739</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2daee8b53082eeacdd39315aa2cd2372">ZIG_SLEEP</a>;                         </div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3597835092bc632872bafa91284ff6ba"> 5740</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3597835092bc632872bafa91284ff6ba">ZIG_WAKE</a>;                          </div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8b8b91f446b8f406d25ad3713e5e2860"> 5741</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8b8b91f446b8f406d25ad3713e5e2860">GEN_SLEEP</a>;                         </div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga77f1dd48ec4d1106097a0a8b06a7105e"> 5742</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga77f1dd48ec4d1106097a0a8b06a7105e">GEN_WAKE</a>;                          </div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7d58a3f04922fa576c713c80afd0becc"> 5743</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7d58a3f04922fa576c713c80afd0becc">RF_OSC_CTRL</a>;                       </div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4d259931e234bf408fca72100a725da"> 5744</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4d259931e234bf408fca72100a725da">ANA_TEST</a>;                          </div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae54d1ab3217e26de3d72490aecc5295c"> 5745</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae54d1ab3217e26de3d72490aecc5295c">ANA_TRIM</a>;                          </div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;} <a class="code" href="struct_r_s_i_m___type.html">RSIM_Type</a>;</div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;</div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="comment">   -- RSIM Register Masks</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;</div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga22a9df38a98e1a15bb0a20bc836e6c2e"> 5758</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK      (0x1U)</span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0d98658b8b9d27f3e0d01448f105fa1a"> 5759</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT     (0U)</span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga049eed7d0801b8241c090a7eea372f7a"> 5760</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT)) &amp; RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK)</span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa563a3b0a55c72d916addc0e23e5ab72"> 5761</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK    (0x2U)</span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga86809f41f04743cc81964502706e662c"> 5762</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT   (1U)</span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6bf39ee05d34f71e13077df9fe2c5f6a"> 5763</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_STAT(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT)) &amp; RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK)</span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga2f30bf82383dc9d2c9adad7deb0b648f"> 5764</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK  (0x10U)</span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga38501320be8590925ad07fba6b9c3de7"> 5765</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT (4U)</span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gacb92e07d14d47f67b5964eb3f5aed76c"> 5766</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT)) &amp; RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK)</span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad9bd6cd3b445488dc44b3f8fe35a7489"> 5767</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK     (0x20U)</span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga266a5dc543ccf1b660b6a74e79d78d2e"> 5768</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT    (5U)</span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gadd921e9915ff43a60090663238407ea1"> 5769</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLE_RF_OSC_REQ_INT(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT)) &amp; RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK)</span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gab5ec5f1f4b992431dfbf2f06b086e154"> 5770</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_EN_MASK              (0xF00U)</span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga591e838e48fb456180892ad28b26dbcb"> 5771</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_EN_SHIFT             (8U)</span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa86b2898c0394cdfbdbb00dacdd98cea"> 5772</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_EN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RF_OSC_EN_SHIFT)) &amp; RSIM_CONTROL_RF_OSC_EN_MASK)</span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaafd2a480ad73b69f8786dbe5e277fe2a"> 5773</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_MASK (0x1000U)</span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae949e2fe9d311ae077fccb49ac05695d"> 5774</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_SHIFT (12U)</span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac611945a4820012e810362d9fd9c76b7"> 5775</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_SHIFT)) &amp; RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_EN_MASK)</span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga021c19fe79602c21e450f8bb8dfff24a"> 5776</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_MASK (0x2000U)</span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8a55db0e0f1b10f76788420e4d833c78"> 5777</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_SHIFT (13U)</span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga137ef437536f9ca261791c215e58226d"> 5778</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_SHIFT)) &amp; RSIM_CONTROL_RADIO_GASKET_BYPASS_OVRD_MASK)</span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf2869c654d3043bf83c33e014b942a81"> 5779</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_MASK (0x10000U)</span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae6ef7da13d85c00e0670b51efa4ee88f"> 5780</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_SHIFT (16U)</span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga73e94e82c667c415db5ec8ed700c8aac"> 5781</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_SHIFT)) &amp; RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_1_MASK)</span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga2cc0cd053b2b41d6b1978e1dd06a2efd"> 5782</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_MASK (0x20000U)</span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga1b216be75eb3838a5a5b7630ca86aa36"> 5783</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_SHIFT (17U)</span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8f9516e813a5984dcbb90dd04b84f451"> 5784</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_SHIFT)) &amp; RSIM_CONTROL_IPP_OBE_3V_BLE_ACTIVE_2_MASK)</span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga4ea0014bc32a3894aba4aaa3940788d6"> 5785</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_MASK (0x40000U)</span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga5062c9831cfa34821cc4bcdf046c57d4"> 5786</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_SHIFT (18U)</span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga98098f5eacc32fdf9168ecccef0889fa"> 5787</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_SHIFT)) &amp; RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_EN_MASK)</span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga00e6df6983ea0723b2d7f19ce3a0c806"> 5788</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_MASK  (0x80000U)</span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8d9a8ae0f36bf67cfbed26d3ded86755"> 5789</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_SHIFT (19U)</span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga77e03520811f556f2583cded3d0ece48"> 5790</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_SHIFT)) &amp; RSIM_CONTROL_RADIO_RAM_ACCESS_OVRD_MASK)</span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad24f835d205a1cc67fa9505cc471778f"> 5791</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RSIM_DSM_EXIT_MASK          (0x100000U)</span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga1c0ec3fdec8366b7346ae66b862e6a2e"> 5792</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RSIM_DSM_EXIT_SHIFT         (20U)</span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga78fce06e1257ad8b2b702effdde3baa9"> 5793</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RSIM_DSM_EXIT(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RSIM_DSM_EXIT_SHIFT)) &amp; RSIM_CONTROL_RSIM_DSM_EXIT_MASK)</span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8fbaa8cd7a2fde4d0ef070713e539d4e"> 5794</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_MASK  (0x400000U)</span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga474201bfe4ca36bf3aeed8c467bfcaa3"> 5795</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_SHIFT (22U)</span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga09881d6a94d1479a00d2b57848ff2587"> 5796</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_SHIFT)) &amp; RSIM_CONTROL_RSIM_STOP_ACK_OVRD_EN_MASK)</span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga86a478e84c49a57c433eb009e9b6aa3c"> 5797</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_MASK     (0x800000U)</span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gadfb416629eacc0ed3df59509159af9ce"> 5798</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD_SHIFT    (23U)</span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga42b5be21b03bc2c5aab2ec1929302ae0"> 5799</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RSIM_STOP_ACK_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RSIM_STOP_ACK_OVRD_SHIFT)) &amp; RSIM_CONTROL_RSIM_STOP_ACK_OVRD_MASK)</span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga37ad0a9cee406fbf14cf40235594afd2"> 5800</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_READY_MASK           (0x1000000U)</span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf9f3e9d008bd6dfdccfcae98e24b89db"> 5801</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_READY_SHIFT          (24U)</span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga5def7f91c9d04568945891c2d0af2219"> 5802</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_READY(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RF_OSC_READY_SHIFT)) &amp; RSIM_CONTROL_RF_OSC_READY_MASK)</span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaaeb16bc3581c10d8cee0fc357d50faba"> 5803</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK   (0x2000000U)</span></div><div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa9e752f897689b96cbf1ca8db8720f86"> 5804</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT  (25U)</span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad9c777da025cdb14a2d24bc841897d1a"> 5805</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_READY_OVRD_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT)) &amp; RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK)</span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae8ee200f083983660acecb3ecb55fd6e"> 5806</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_READY_OVRD_MASK      (0x4000000U)</span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gab54939e8b688f43e5b3112440761f7a9"> 5807</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT     (26U)</span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga1f538e76add5d57af5dba085662cfee5"> 5808</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RF_OSC_READY_OVRD(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT)) &amp; RSIM_CONTROL_RF_OSC_READY_OVRD_MASK)</span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga648ae4de3c519b2e170063baa4fcf563"> 5809</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLOCK_SOC_RESETS_MASK       (0x10000000U)</span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6777de33107f9721ff8a71f2d6aaf84e"> 5810</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLOCK_SOC_RESETS_SHIFT      (28U)</span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga7e89b0dc42df6bd07b769bcecb186f09"> 5811</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLOCK_SOC_RESETS(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_BLOCK_SOC_RESETS_SHIFT)) &amp; RSIM_CONTROL_BLOCK_SOC_RESETS_MASK)</span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga335fbcff72ab2e9b1c4e21c5ddc072e2"> 5812</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK    (0x20000000U)</span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga50cb58dffdf08a19331493a23071530f"> 5813</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT   (29U)</span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf5cf91203559805407d41beb22b45c8d"> 5814</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_BLOCK_RADIO_OUTPUTS(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT)) &amp; RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK)</span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8c05421b53702155a3c94b07206a65b2"> 5815</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_ALLOW_DFT_RESETS_MASK       (0x40000000U)</span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga83ec4ed05c16081c78dab5c1bce8cadd"> 5816</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_ALLOW_DFT_RESETS_SHIFT      (30U)</span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf0ad46d8a66153059a882d4438b53681"> 5817</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_ALLOW_DFT_RESETS(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_ALLOW_DFT_RESETS_SHIFT)) &amp; RSIM_CONTROL_ALLOW_DFT_RESETS_MASK)</span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaaa8e84c8f0d2cee459316fd72c73cb77"> 5818</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_RESET_BIT_MASK        (0x80000000U)</span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf0731dd14c277eed01cc984d9729075b"> 5819</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_RESET_BIT_SHIFT       (31U)</span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac9ed9239c92083361190db34fff5b6c4"> 5820</a></span>&#160;<span class="preprocessor">#define RSIM_CONTROL_RADIO_RESET_BIT(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_CONTROL_RADIO_RESET_BIT_SHIFT)) &amp; RSIM_CONTROL_RADIO_RESET_BIT_MASK)</span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;</div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaaaecacf20315cf2008650eab61e515ca"> 5823</a></span>&#160;<span class="preprocessor">#define RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_MASK    (0x3FU)</span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga7dd21c0a71e197593bb76fd33629a9fc"> 5824</a></span>&#160;<span class="preprocessor">#define RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_SHIFT   (0U)</span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0c843ae2c0dcd37debf3d691f62efb78"> 5825</a></span>&#160;<span class="preprocessor">#define RSIM_ACTIVE_DELAY_BLE_FINE_DELAY(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_SHIFT)) &amp; RSIM_ACTIVE_DELAY_BLE_FINE_DELAY_MASK)</span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga794e21ae2825f660ce95bffec4786ee8"> 5826</a></span>&#160;<span class="preprocessor">#define RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_MASK  (0xF0000U)</span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0c496795e926bf7976f0f2bb6426f3dd"> 5827</a></span>&#160;<span class="preprocessor">#define RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_SHIFT (16U)</span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga2df2b10d88d92e984573b214332b8f8e"> 5828</a></span>&#160;<span class="preprocessor">#define RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_SHIFT)) &amp; RSIM_ACTIVE_DELAY_BLE_COARSE_DELAY_MASK)</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaacd49fff17bed06bd9184a7b72b3a05d"> 5831</a></span>&#160;<span class="preprocessor">#define RSIM_MAC_MSB_MAC_ADDR_MSB_MASK           (0xFFU)</span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga780addcdc06101c9cace9566f54e9ec4"> 5832</a></span>&#160;<span class="preprocessor">#define RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT          (0U)</span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga79a31e81e8af53fec677d4b0a24f837c"> 5833</a></span>&#160;<span class="preprocessor">#define RSIM_MAC_MSB_MAC_ADDR_MSB(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT)) &amp; RSIM_MAC_MSB_MAC_ADDR_MSB_MASK)</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;</div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga46d60f299b208f57636e29545533f16b"> 5836</a></span>&#160;<span class="preprocessor">#define RSIM_MAC_LSB_MAC_ADDR_LSB_MASK           (0xFFFFFFFFU)</span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga351f7d7302acda6cf57bfbaf58401e15"> 5837</a></span>&#160;<span class="preprocessor">#define RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT          (0U)</span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gafd7fa4ca7c465c896bef593824b1f843"> 5838</a></span>&#160;<span class="preprocessor">#define RSIM_MAC_LSB_MAC_ADDR_LSB(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT)) &amp; RSIM_MAC_LSB_MAC_ADDR_LSB_MASK)</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;</div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga671125670ef693ac23d6092229d13e0b"> 5841</a></span>&#160;<span class="preprocessor">#define RSIM_MISC_ANALOG_TEST_EN_MASK            (0x1FU)</span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad38d1ec3c1388f421c03b2dbc25a656f"> 5842</a></span>&#160;<span class="preprocessor">#define RSIM_MISC_ANALOG_TEST_EN_SHIFT           (0U)</span></div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gab2caf27749bf5a4f4049df04d64ec89a"> 5843</a></span>&#160;<span class="preprocessor">#define RSIM_MISC_ANALOG_TEST_EN(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_MISC_ANALOG_TEST_EN_SHIFT)) &amp; RSIM_MISC_ANALOG_TEST_EN_MASK)</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf1dc64c1230ce61aaf060b6804d78b74"> 5844</a></span>&#160;<span class="preprocessor">#define RSIM_MISC_RADIO_VERSION_MASK             (0xFF000000U)</span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga9ac4e795e73b5794b33e544ec304c134"> 5845</a></span>&#160;<span class="preprocessor">#define RSIM_MISC_RADIO_VERSION_SHIFT            (24U)</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga60dff464aa43fcf5e128346a9b98ba34"> 5846</a></span>&#160;<span class="preprocessor">#define RSIM_MISC_RADIO_VERSION(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_MISC_RADIO_VERSION_SHIFT)) &amp; RSIM_MISC_RADIO_VERSION_MASK)</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;</div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga59a2392b766be6be9f753f59d1bf6cf6"> 5849</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_TIMER_DSM_TIMER_MASK            (0xFFFFFFU)</span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gacf4ca9f2da5379516df302e7dbe58387"> 5850</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_TIMER_DSM_TIMER_SHIFT           (0U)</span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga636cc268839ae17727f7aac79ea35446"> 5851</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_TIMER_DSM_TIMER(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_TIMER_DSM_TIMER_SHIFT)) &amp; RSIM_DSM_TIMER_DSM_TIMER_MASK)</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;</div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0ee8bd912278d694c8a5c118cad8a83b"> 5854</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ANT_READY_MASK      (0x1U)</span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga703880c5a6461d66613db8e8b173eaea"> 5855</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ANT_READY_SHIFT     (0U)</span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga2676e5ac6a4aa543b56c003dd97a143e"> 5856</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ANT_READY(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_DSM_ANT_READY_SHIFT)) &amp; RSIM_DSM_CONTROL_DSM_ANT_READY_MASK)</span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga71c6d4066706062a4d7de6054190eced"> 5857</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_MASK (0x2U)</span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga2ec249743c851fefd15234bb0ce0c437"> 5858</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_SHIFT (1U)</span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac2c5fc8578548b8c7e541d9042ab6987"> 5859</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_SHIFT)) &amp; RSIM_DSM_CONTROL_ANT_DEEP_SLEEP_STATUS_MASK)</span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga38de54935f6f1f2d2973b625f9463d4a"> 5860</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ANT_FINISHED_MASK   (0x4U)</span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac424a11a1aeed1c19739c1bd76700529"> 5861</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ANT_FINISHED_SHIFT  (2U)</span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga727dd6a877f84412a1297b2903baf091"> 5862</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ANT_FINISHED(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_DSM_ANT_FINISHED_SHIFT)) &amp; RSIM_DSM_CONTROL_DSM_ANT_FINISHED_MASK)</span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa2dc48c6b2abf6ffa36b580d50053e4c"> 5863</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_MASK (0x8U)</span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac8535a162052d0f8ea5844de99f6c4e8"> 5864</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_SHIFT (3U)</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga49f36c0966b80149ba654a951aa8cf78"> 5865</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_SHIFT)) &amp; RSIM_DSM_CONTROL_ANT_SYSCLK_REQUEST_EN_MASK)</span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae149fda259d4c357bba4a3fa98de0663"> 5866</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_MASK  (0x10U)</span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga9a73925dc499d88dbcbab4187b126871"> 5867</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_SHIFT (4U)</span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga2f535d20c90cb6bdee7525dd3fd8e0be"> 5868</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_SHIFT)) &amp; RSIM_DSM_CONTROL_ANT_SLEEP_REQUEST_MASK)</span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga09e967050c8ec95f90049f44f400947e"> 5869</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_MASK     (0x20U)</span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga81c448eec87b8792976063a7e25668a8"> 5870</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_SHIFT    (5U)</span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gab3a3baabd411784af2b696f844ae74cf"> 5871</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_SHIFT)) &amp; RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_MASK)</span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga9c7f06dc8109e6c4c2e542fa3581c275"> 5872</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_MASK (0x40U)</span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga5f1462f9c9594544b60a68828721f6c5"> 5873</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_SHIFT (6U)</span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga96c17bceb391c9138cce239c6aabea44"> 5874</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_SHIFT)) &amp; RSIM_DSM_CONTROL_ANT_SYSCLK_INTERRUPT_EN_MASK)</span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaea1b7f7381e95657f1e67197ed5459c4"> 5875</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_MASK (0x80U)</span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8824f6225b1540747a9d8afa1c91ea06"> 5876</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_SHIFT (7U)</span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0a27ae3b54c51903e43df3fbb4c495dd"> 5877</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_SHIFT)) &amp; RSIM_DSM_CONTROL_ANT_SYSCLK_REQ_INT_MASK)</span></div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga5f64e6126cc5a33a047eb2293ca9cc11"> 5878</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_GEN_READY_MASK      (0x100U)</span></div><div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga5629e2a6768e9aea85f4eca5e53377be"> 5879</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_GEN_READY_SHIFT     (8U)</span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga06c3b93f0411b36646cab2ab24adb0f8"> 5880</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_GEN_READY(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_DSM_GEN_READY_SHIFT)) &amp; RSIM_DSM_CONTROL_DSM_GEN_READY_MASK)</span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gabeb571520b6be65e247f478a286e378f"> 5881</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_MASK (0x200U)</span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga1ea81568398c60f550953e3abc8c1121"> 5882</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_SHIFT (9U)</span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga4e1a869f565596942f15206b59a1f3da"> 5883</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_SHIFT)) &amp; RSIM_DSM_CONTROL_GEN_DEEP_SLEEP_STATUS_MASK)</span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaef4ff5cd76205821422fde448156ab28"> 5884</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_GEN_FINISHED_MASK   (0x400U)</span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga4471059750d9fa0096c86f8dbf0f646c"> 5885</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_GEN_FINISHED_SHIFT  (10U)</span></div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae899d5f316e1dd87d49eed5ef6f08712"> 5886</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_GEN_FINISHED(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_DSM_GEN_FINISHED_SHIFT)) &amp; RSIM_DSM_CONTROL_DSM_GEN_FINISHED_MASK)</span></div><div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6cabdd1e2cd75770cbed3a496a36fc50"> 5887</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_MASK (0x800U)</span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga9e17fe5f847b9f52a78e8f3c87847d3b"> 5888</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_SHIFT (11U)</span></div><div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6f616a92a0d75811beafce3edf91dbe5"> 5889</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_SHIFT)) &amp; RSIM_DSM_CONTROL_GEN_SYSCLK_REQUEST_EN_MASK)</span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad9229f26659d14e079cf183713558a78"> 5890</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_MASK  (0x1000U)</span></div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0e36e3c5c94d86454007bb2bb7c5cdd8"> 5891</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_SHIFT (12U)</span></div><div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga03408aa6d9fbe489b2168a6dad791a73"> 5892</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_SHIFT)) &amp; RSIM_DSM_CONTROL_GEN_SLEEP_REQUEST_MASK)</span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6ef8f4b8073c33e57020d65041ccc9de"> 5893</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_MASK     (0x2000U)</span></div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac570ec0cb23da60edba2f8dc48951bc4"> 5894</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_SHIFT    (13U)</span></div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac5db3be2e9e890f63df5168211488c20"> 5895</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_SHIFT)) &amp; RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_MASK)</span></div><div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaaf53e9e6074cfa69895f07c805c0388d"> 5896</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_MASK (0x4000U)</span></div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga5f202a553d3d8ae36fd1c286b22bce2c"> 5897</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_SHIFT (14U)</span></div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga3c51f83b61f5ae84b96086724de4c3ed"> 5898</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_SHIFT)) &amp; RSIM_DSM_CONTROL_GEN_SYSCLK_INTERRUPT_EN_MASK)</span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga43be7026f5c340ab67a0f3ea353c49f7"> 5899</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_MASK (0x8000U)</span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga2b4095e4621da4b8ef63cb9f544dfd95"> 5900</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_SHIFT (15U)</span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf4abcec1133b7b6c9d17923968d10849"> 5901</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_SHIFT)) &amp; RSIM_DSM_CONTROL_GEN_SYSCLK_REQ_INT_MASK)</span></div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa9841fe5f5e438fa21b11bb962a153c5"> 5902</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ZIG_READY_MASK      (0x10000U)</span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaff443a12a05b3b9685bcc9081920c732"> 5903</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ZIG_READY_SHIFT     (16U)</span></div><div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga14de372acadebf3d023c6c395bd4f4ab"> 5904</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ZIG_READY(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_DSM_ZIG_READY_SHIFT)) &amp; RSIM_DSM_CONTROL_DSM_ZIG_READY_MASK)</span></div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga07c8570f2cbca073ddf9513ae0eaa8d4"> 5905</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_MASK (0x20000U)</span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga44aef789b5b947b37434e4c8facf1c32"> 5906</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_SHIFT (17U)</span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga066fc65186205c2213ffae99d57435ae"> 5907</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_SHIFT)) &amp; RSIM_DSM_CONTROL_ZIG_DEEP_SLEEP_STATUS_MASK)</span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf0bc9a37d513554deea6da58566914f4"> 5908</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_MASK   (0x40000U)</span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae1bece11b1721c5e37f643a3eb7506e3"> 5909</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_SHIFT  (18U)</span></div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gadbd1a33deb2a1573856227b9c689ab07"> 5910</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_ZIG_FINISHED(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_SHIFT)) &amp; RSIM_DSM_CONTROL_DSM_ZIG_FINISHED_MASK)</span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga39b23aa7315841e3b7a747d5106be1aa"> 5911</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_MASK (0x80000U)</span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga656585eb133302d8e6d0fcce5a41b9a2"> 5912</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_SHIFT (19U)</span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac39e5d65c6ec9dd1af2b3f7e13cae557"> 5913</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_SHIFT)) &amp; RSIM_DSM_CONTROL_ZIG_SYSCLK_REQUEST_EN_MASK)</span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga756ce3941ce0428a81d24942b7f8dae7"> 5914</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_MASK  (0x100000U)</span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga95443b3de7c8a13a3b818f8b9790c6b6"> 5915</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_SHIFT (20U)</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gabc831eab4c6d6e340b67a488a54c7929"> 5916</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_SHIFT)) &amp; RSIM_DSM_CONTROL_ZIG_SLEEP_REQUEST_MASK)</span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga3344aeb22606b2dafdcb248af4c1abe3"> 5917</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_MASK     (0x200000U)</span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga775b1b049d48731a262d50bd2b8493cd"> 5918</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_SHIFT    (21U)</span></div><div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaec4be4238f16ab3fd2b7fa22ae0fcaf8"> 5919</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_SHIFT)) &amp; RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_MASK)</span></div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga25b6a9cce2655a5ee290c95a4abac8ae"> 5920</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_MASK (0x400000U)</span></div><div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaeed4f93c041be9d60d5e0a40e603c55c"> 5921</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_SHIFT (22U)</span></div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa0a48578ba503aa516a845e6b59b496b"> 5922</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_SHIFT)) &amp; RSIM_DSM_CONTROL_ZIG_SYSCLK_INTERRUPT_EN_MASK)</span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga74c39af8fc757985640133bf3a4884f4"> 5923</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_MASK (0x800000U)</span></div><div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae0529a1f57247e43af15f78cd269e531"> 5924</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_SHIFT (23U)</span></div><div class="line"><a name="l05925"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad141095d0429ed22f08591fce06ac88e"> 5925</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_SHIFT)) &amp; RSIM_DSM_CONTROL_ZIG_SYSCLK_REQ_INT_MASK)</span></div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gacf65e3cff19aff7195a2dc85ff06272b"> 5926</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_TIMER_CLR_MASK      (0x8000000U)</span></div><div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaed0b4c34b0f7b9f3abbf03feb6a97d6c"> 5927</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_TIMER_CLR_SHIFT     (27U)</span></div><div class="line"><a name="l05928"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga55069f152ac23b548e2da4f58819bc4c"> 5928</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_TIMER_CLR(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_DSM_TIMER_CLR_SHIFT)) &amp; RSIM_DSM_CONTROL_DSM_TIMER_CLR_MASK)</span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6f333d22bc5d68638a69a5fc985f6b7e"> 5929</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_TIMER_EN_MASK       (0x80000000U)</span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga21a859975012e476ec43f349ca7aafb8"> 5930</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_TIMER_EN_SHIFT      (31U)</span></div><div class="line"><a name="l05931"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8b1e3049d67671da1223e55c237c1394"> 5931</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_CONTROL_DSM_TIMER_EN(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_CONTROL_DSM_TIMER_EN_SHIFT)) &amp; RSIM_DSM_CONTROL_DSM_TIMER_EN_MASK)</span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;</div><div class="line"><a name="l05934"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga699347b5de34ca08e4e34cfcce32b37c"> 5934</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_MASK (0x3FFU)</span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa3844f2fd96375f3457e05f4edbfcb8d"> 5935</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_SHIFT (0U)</span></div><div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gacb50b4edb1b7f3138e32bcb431dc61d9"> 5936</a></span>&#160;<span class="preprocessor">#define RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_SHIFT)) &amp; RSIM_DSM_OSC_OFFSET_DSM_OSC_STABILIZE_TIME_MASK)</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;</div><div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga887057555b332aaccd5f8c7a32eb4374"> 5939</a></span>&#160;<span class="preprocessor">#define RSIM_ANT_SLEEP_ANT_SLEEP_TIME_MASK       (0xFFFFFFU)</span></div><div class="line"><a name="l05940"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa29cd5dad983a2c14189e4a2c84d0e04"> 5940</a></span>&#160;<span class="preprocessor">#define RSIM_ANT_SLEEP_ANT_SLEEP_TIME_SHIFT      (0U)</span></div><div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga51d634acabe18c17c7e8a4f58c2ae8ca"> 5941</a></span>&#160;<span class="preprocessor">#define RSIM_ANT_SLEEP_ANT_SLEEP_TIME(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANT_SLEEP_ANT_SLEEP_TIME_SHIFT)) &amp; RSIM_ANT_SLEEP_ANT_SLEEP_TIME_MASK)</span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;</div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga2cbce176398aebf1ca128b804189467b"> 5944</a></span>&#160;<span class="preprocessor">#define RSIM_ANT_WAKE_ANT_WAKE_TIME_MASK         (0xFFFFFFU)</span></div><div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8e1762abb4b8c14d6921082fb2aafbc9"> 5945</a></span>&#160;<span class="preprocessor">#define RSIM_ANT_WAKE_ANT_WAKE_TIME_SHIFT        (0U)</span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga5ac5c1c4c0c60629165a28403870830f"> 5946</a></span>&#160;<span class="preprocessor">#define RSIM_ANT_WAKE_ANT_WAKE_TIME(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANT_WAKE_ANT_WAKE_TIME_SHIFT)) &amp; RSIM_ANT_WAKE_ANT_WAKE_TIME_MASK)</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;</div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0bfe4047bd0eb456c116aee796640adf"> 5949</a></span>&#160;<span class="preprocessor">#define RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_MASK       (0xFFFFFFU)</span></div><div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga448718e54c19324be950abf8e06f0bbc"> 5950</a></span>&#160;<span class="preprocessor">#define RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_SHIFT      (0U)</span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaefd01f8b3e47eaa3457203c1de100a6f"> 5951</a></span>&#160;<span class="preprocessor">#define RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_SHIFT)) &amp; RSIM_ZIG_SLEEP_ZIG_SLEEP_TIME_MASK)</span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;</div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga34b85a3c9d3cc4f2d6b2f07f71c1b1f7"> 5954</a></span>&#160;<span class="preprocessor">#define RSIM_ZIG_WAKE_ZIG_WAKE_TIME_MASK         (0xFFFFFFU)</span></div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga4b37d532514f22c09086a2605ebed7e4"> 5955</a></span>&#160;<span class="preprocessor">#define RSIM_ZIG_WAKE_ZIG_WAKE_TIME_SHIFT        (0U)</span></div><div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga7dee797af061da1f893f237a7ef107d2"> 5956</a></span>&#160;<span class="preprocessor">#define RSIM_ZIG_WAKE_ZIG_WAKE_TIME(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ZIG_WAKE_ZIG_WAKE_TIME_SHIFT)) &amp; RSIM_ZIG_WAKE_ZIG_WAKE_TIME_MASK)</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;</div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga4124db0bb2d207e56fa447a72a723b4e"> 5959</a></span>&#160;<span class="preprocessor">#define RSIM_GEN_SLEEP_GEN_SLEEP_TIME_MASK       (0xFFFFFFU)</span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6c81edb0a161ad447ddec805147913db"> 5960</a></span>&#160;<span class="preprocessor">#define RSIM_GEN_SLEEP_GEN_SLEEP_TIME_SHIFT      (0U)</span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga431e11602f8931ffc572caf852dac5de"> 5961</a></span>&#160;<span class="preprocessor">#define RSIM_GEN_SLEEP_GEN_SLEEP_TIME(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_GEN_SLEEP_GEN_SLEEP_TIME_SHIFT)) &amp; RSIM_GEN_SLEEP_GEN_SLEEP_TIME_MASK)</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;</div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga97ec242d234c5706a0cc5201f9bb145d"> 5964</a></span>&#160;<span class="preprocessor">#define RSIM_GEN_WAKE_GEN_WAKE_TIME_MASK         (0xFFFFFFU)</span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gab1750e46ffca00b73e7bf69c4e57dc56"> 5965</a></span>&#160;<span class="preprocessor">#define RSIM_GEN_WAKE_GEN_WAKE_TIME_SHIFT        (0U)</span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga53b2b4eb113c1e74a233839fdfdd4181"> 5966</a></span>&#160;<span class="preprocessor">#define RSIM_GEN_WAKE_GEN_WAKE_TIME(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_GEN_WAKE_GEN_WAKE_TIME_SHIFT)) &amp; RSIM_GEN_WAKE_GEN_WAKE_TIME_MASK)</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;</div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8d6a3cfdaaa38cd978f336313b7119d2"> 5969</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_MASK (0x3U)</span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad2d7e39cc2b5a0218e352193b44afc38"> 5970</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_SHIFT (0U)</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga23767047e9c1d0b011d943aae1601363"> 5971</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_ALC_COUNT_SEL_MASK)</span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga3e916cfc88f0a38afaa680fb1824e938"> 5972</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_MASK     (0x4U)</span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga60c4e2f607b5cc94c0c6351cbcf5e68a"> 5973</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_SHIFT    (2U)</span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac18949548cfd825c6bc41d9fdd06bcbd"> 5974</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_ALC_ON_MASK)</span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga793f7680e75da67e01db22107f9e30c2"> 5975</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_MASK   (0x8U)</span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6b2b7e30667983b07e843092e5a3fee0"> 5976</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_SHIFT  (3U)</span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga4f506c17e4b6fc4da36a1a5e0ed4e1a6"> 5977</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_SHIFT)) &amp; RSIM_RF_OSC_CTRL_RF_OSC_BYPASS_EN_MASK)</span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga659ce4e3d6ca970c5e99a3c49e68fa3a"> 5978</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_MASK  (0x1F0U)</span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga815d5add6ea8bb6ff0593609225b98fd"> 5979</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_SHIFT (4U)</span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6df595b49f8f724015b071389dee98a6"> 5980</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_COMP_BIAS_MASK)</span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gab1d718f3619ac59cb36129deb174d3e5"> 5981</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_MASK (0x200U)</span></div><div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaeb71e163b765057b96d0c00c593fa11e"> 5982</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_SHIFT (9U)</span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga438d888fea1fc8d163428b98500c8d25"> 5983</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_DC_COUP_MODE_EN_MASK)</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gab516c9117d0d016a97df02bb7684542d"> 5984</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_MASK    (0x400U)</span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga87d21952d82c5a5525e3e346817e0645"> 5985</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_SHIFT   (10U)</span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa7b6ff895f5019fa43aa2e4f0383825d"> 5986</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_DIAGSEL_MASK)</span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga40aa8cbb47b5b1b12ebe76bffb164484"> 5987</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_MASK (0x800U)</span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga19ba38880cbf8ed7a46edd9353687936"> 5988</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_SHIFT (11U)</span></div><div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga739130015053b89f6363749c2d4b5459"> 5989</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_DIG_CLK_ON_MASK)</span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gadde7c3679dcc4db929b7ebce9817a4f2"> 5990</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_GM_MASK         (0x1F000U)</span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga569da4c0deb782efe2827d26c379cd95"> 5991</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_GM_SHIFT        (12U)</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga3d2330365ebfbc31aa966c8b401d06a7"> 5992</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_GM(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_GM_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_GM_MASK)</span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gabc24e14f37acf8d10a113df424304032"> 5993</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_MASK    (0x20000U)</span></div><div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga314592af73fdcd8aa4fecb4009de2c2e"> 5994</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_SHIFT   (17U)</span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga89e1b54a67118f5fc47d537def87204e"> 5995</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_MASK)</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga232e7ca642e8293dcdbedbfd076169ad"> 5996</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_MASK (0x40000U)</span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga128cd39b0f4ba024f45bbe001613509e"> 5997</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_SHIFT (18U)</span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga207855145eebd87766a2ae157b853052"> 5998</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_ON_OVRD_ON_MASK)</span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gab5fe7df3fcede73704be01c6b773a31f"> 5999</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_MASK (0x300000U)</span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga41fe87daaf465bd41a1278beed0e4269"> 6000</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_SHIFT (20U)</span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga59127fc5a322ca30e1225560882f8055"> 6001</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_SHIFT)) &amp; RSIM_RF_OSC_CTRL_BB_XTAL_READY_COUNT_SEL_MASK)</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga9ba4ee07ca882d40a6701663a64b9d4b"> 6002</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_MASK (0x8000000U)</span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga507bfdf4f826b7b09a71fc175f8f3fa3"> 6003</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_SHIFT (27U)</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6d4141bdc7288e99d199e2e85e3dcf3a"> 6004</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_SHIFT)) &amp; RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_RF_EN_SEL_MASK)</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga498004481ef5e12f2fc15d03ee37d21a"> 6005</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_MASK (0x10000000U)</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga75cd664c2bbfda3b9f742afef1a3df14"> 6006</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_SHIFT (28U)</span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8e3991acf9bd18da244f12d29f460649"> 6007</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_SHIFT)) &amp; RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_MASK)</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga56d030ab93731aee8934ede723edd7cd"> 6008</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_MASK (0x20000000U)</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae0361b27dfeced1ecfae602f611ab985"> 6009</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_SHIFT (29U)</span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaca45a5a9d2692e53ca82b5e942af0eed"> 6010</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_SHIFT)) &amp; RSIM_RF_OSC_CTRL_RADIO_EXT_OSC_OVRD_EN_MASK)</span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga43943845f48b8bef76e0be6059bb6c3a"> 6011</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_MASK (0x40000000U)</span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaca30b467b0182b61f58aa306ad792cfd"> 6012</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_SHIFT (30U)</span></div><div class="line"><a name="l06013"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga156b08aeeffcf6492646ab77b8a4d395"> 6013</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_SHIFT)) &amp; RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_MASK)</span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga784e0f19a21ded483e8da70c497ddc5b"> 6014</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_MASK (0x80000000U)</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga07cf10724c54c95b427236adadda28b3"> 6015</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_SHIFT (31U)</span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga9e5ae7dc530c8b351ef2b8ce363e1431"> 6016</a></span>&#160;<span class="preprocessor">#define RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_SHIFT)) &amp; RSIM_RF_OSC_CTRL_RADIO_RF_ABORT_OVRD_EN_MASK)</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;</div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gac02f8603d31ebe53f9dcc489ef2c8eb5"> 6019</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_LS_BYP_MASK         (0x1U)</span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gabbe6c85c56ce23a1543f23df4bc3d6fb"> 6020</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_LS_BYP_SHIFT        (0U)</span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga9277babd61e2018965524e9052bdff7a"> 6021</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_LS_BYP(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_BB_LDO_LS_BYP_SHIFT)) &amp; RSIM_ANA_TEST_BB_LDO_LS_BYP_MASK)</span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaeef2d152f381ac3d3a197171bd202945"> 6022</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_MASK     (0x2U)</span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0d6113aa05dbe4e8301d478ebd5863d3"> 6023</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_SHIFT    (1U)</span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga18ea7d4c0b6f450f5187cf5884a08925"> 6024</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_SHIFT)) &amp; RSIM_ANA_TEST_BB_LDO_LS_DIAGSEL_MASK)</span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gafac3884558fabbd6f013f879d5e0523f"> 6025</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_MASK      (0x4U)</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga03d7ec26e3729012d85559eadc1c6be0"> 6026</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_SHIFT     (2U)</span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaddbbb8ce1dcf402a2a033b455108e87e"> 6027</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_XO_BYP_ON(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_SHIFT)) &amp; RSIM_ANA_TEST_BB_LDO_XO_BYP_ON_MASK)</span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaafda9b7f938503b36bb85dc54a855728"> 6028</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_MASK     (0x8U)</span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga1494efdd1149a2cc74408e272e7d78dc"> 6029</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_SHIFT    (3U)</span></div><div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga4faa31b23cfc3ed9dd196d9b351462ee"> 6030</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_SHIFT)) &amp; RSIM_ANA_TEST_BB_LDO_XO_DIAGSEL_MASK)</span></div><div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga3e6034c3b87e42fff3310e87e2912933"> 6031</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_XTAL_TEST_MASK          (0x10U)</span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga11502d858aa703cff15eb3d7632d4860"> 6032</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_XTAL_TEST_SHIFT         (4U)</span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga9314a4557bb86e07110f107913e07e67"> 6033</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BB_XTAL_TEST(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_BB_XTAL_TEST_SHIFT)) &amp; RSIM_ANA_TEST_BB_XTAL_TEST_MASK)</span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga4682fb144e6dc0bf4f60768651822d50"> 6034</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BG_DIAGBUF_MASK            (0x20U)</span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gada048d4977eb427fd24d780af777deea"> 6035</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BG_DIAGBUF_SHIFT           (5U)</span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga45d61006676e3aceb6af7afbfda562ec"> 6036</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BG_DIAGBUF(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_BG_DIAGBUF_SHIFT)) &amp; RSIM_ANA_TEST_BG_DIAGBUF_MASK)</span></div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga91fda05f6023b2915871c7c198a0d3b0"> 6037</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BG_DIAGSEL_MASK            (0x40U)</span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga947de3d76ec90528123d63cf3a86839f"> 6038</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BG_DIAGSEL_SHIFT           (6U)</span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga34c26f001fc8da00df94094ad1317435"> 6039</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BG_DIAGSEL(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_BG_DIAGSEL_SHIFT)) &amp; RSIM_ANA_TEST_BG_DIAGSEL_MASK)</span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga6e6f6dd68af4f037f217503c93a947d6"> 6040</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BG_STARTUPFORCE_MASK       (0x80U)</span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae3e51af3fa9584e5232e518aa17b43cd"> 6041</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BG_STARTUPFORCE_SHIFT      (7U)</span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad13c7861a5ca2bf3f8c9142525b65eb5"> 6042</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_BG_STARTUPFORCE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_BG_STARTUPFORCE_SHIFT)) &amp; RSIM_ANA_TEST_BG_STARTUPFORCE_MASK)</span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga08f6f04a81250fa2895b3b096272de95"> 6043</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAG_1234_ON_MASK          (0x100U)</span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0d65430c6aa0e25c9604a7c33a3fe5c5"> 6044</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAG_1234_ON_SHIFT         (8U)</span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gab96e1a87e421374841b4e0fbe4fa6299"> 6045</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAG_1234_ON(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_DIAG_1234_ON_SHIFT)) &amp; RSIM_ANA_TEST_DIAG_1234_ON_MASK)</span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad34532e5479a4bb980c06ccb8710db06"> 6046</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_MASK       (0x600U)</span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga5116f3a70a4b17d2067f30c5d02c172f"> 6047</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_SHIFT      (9U)</span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf80fbcddaab663e654a4736fa0d2773e"> 6048</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_DIAG2SOCADC_DEC_SHIFT)) &amp; RSIM_ANA_TEST_DIAG2SOCADC_DEC_MASK)</span></div><div class="line"><a name="l06049"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8be1726d18e70338d897db923dc005b9"> 6049</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_MASK    (0x800U)</span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga30dc7b9db4113723599ee824e098ebbb"> 6050</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_SHIFT   (11U)</span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaa1ca250b29d26d2d4e9946df4d904567"> 6051</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_SHIFT)) &amp; RSIM_ANA_TEST_DIAG2SOCADC_DEC_ON_MASK)</span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga27bae9844c2db9b50183ab8dfa472c6a"> 6052</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAGCODE_MASK              (0x7000U)</span></div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga03c86d1be35194890ea66f12024fae2f"> 6053</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAGCODE_SHIFT             (12U)</span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga39b99dbbcb14eddc8f2de4c200025b19"> 6054</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TEST_DIAGCODE(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TEST_DIAGCODE_SHIFT)) &amp; RSIM_ANA_TEST_DIAGCODE_MASK)</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;</div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gadfbc4b4f1c7843a69224c4998b633e74"> 6057</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_LS_SPARE_MASK       (0x3U)</span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga330750bed732ce78e2a4314e10ac47b8"> 6058</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_LS_SPARE_SHIFT      (0U)</span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gad4421486c24191eeeb09ecdbc3e8f0e6"> 6059</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_LS_SPARE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TRIM_BB_LDO_LS_SPARE_SHIFT)) &amp; RSIM_ANA_TRIM_BB_LDO_LS_SPARE_MASK)</span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gafde092349b4e09a97f9552c7ee70c5ee"> 6060</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_LS_TRIM_MASK        (0x38U)</span></div><div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga9d3399f789565f76f21b50ee1709a798"> 6061</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_LS_TRIM_SHIFT       (3U)</span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga60fd091abc76a2fb4455375e483d2456"> 6062</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_LS_TRIM(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TRIM_BB_LDO_LS_TRIM_SHIFT)) &amp; RSIM_ANA_TRIM_BB_LDO_LS_TRIM_MASK)</span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga80c8dbc3c6807858d58a5da499b94a9c"> 6063</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_XO_SPARE_MASK       (0xC0U)</span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga127786ea277ab78f5979b5aad9bce2ba"> 6064</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_XO_SPARE_SHIFT      (6U)</span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga1d49946ccd7ce22500c6586f1698bdde"> 6065</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_XO_SPARE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TRIM_BB_LDO_XO_SPARE_SHIFT)) &amp; RSIM_ANA_TRIM_BB_LDO_XO_SPARE_MASK)</span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga3ab4106df915907e3878778d8d88b0a3"> 6066</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_XO_TRIM_MASK        (0x700U)</span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8d4df6959aff8c2fe33452218a166b95"> 6067</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_XO_TRIM_SHIFT       (8U)</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga212c9d290e022024f21c34024c6e56bb"> 6068</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_LDO_XO_TRIM(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TRIM_BB_LDO_XO_TRIM_SHIFT)) &amp; RSIM_ANA_TRIM_BB_LDO_XO_TRIM_MASK)</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga571710b60f06a6571bcf8d1f4c6a4ba8"> 6069</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_XTAL_SPARE_MASK         (0xF800U)</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga5969991971bad2276f9fc315e33f4c06"> 6070</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_XTAL_SPARE_SHIFT        (11U)</span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaedf2b3190a7999497d2e9a689ef111b0"> 6071</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_XTAL_SPARE(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TRIM_BB_XTAL_SPARE_SHIFT)) &amp; RSIM_ANA_TRIM_BB_XTAL_SPARE_MASK)</span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga0b85fbfa45a4accc232c9a8d2006c0ad"> 6072</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_XTAL_TRIM_MASK          (0xFF0000U)</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga514753ea36a086b2c26065395d6f70f4"> 6073</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_XTAL_TRIM_SHIFT         (16U)</span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gacf5b32aa405f555fad1f418e51dd704b"> 6074</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BB_XTAL_TRIM(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TRIM_BB_XTAL_TRIM_SHIFT)) &amp; RSIM_ANA_TRIM_BB_XTAL_TRIM_MASK)</span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae394ad1aad14acc4dc27a8c337827484"> 6075</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BG_1V_TRIM_MASK            (0xF000000U)</span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8d881b11c54d3056af9b5eee18c17983"> 6076</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BG_1V_TRIM_SHIFT           (24U)</span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga8644619f121e84cdadf72208f9124601"> 6077</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BG_1V_TRIM(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TRIM_BG_1V_TRIM_SHIFT)) &amp; RSIM_ANA_TRIM_BG_1V_TRIM_MASK)</span></div><div class="line"><a name="l06078"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gae41b4d41920dffd11bdaed9e4ae34ca7"> 6078</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_MASK      (0xF0000000U)</span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga82c55eba68f901884251a7a3b6c0e4bd"> 6079</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_SHIFT     (28U)</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gafadce6354a6b2984ca66d7f3c461d80f"> 6080</a></span>&#160;<span class="preprocessor">#define RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_SHIFT)) &amp; RSIM_ANA_TRIM_BG_IBIAS_5U_TRIM_MASK)</span></div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;</div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160; <span class="comment">/* end of group RSIM_Register_Masks */</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;</div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;</div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="comment">/* RSIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf7a0b036b1a9d11c5907ccb2d6b7f8da"> 6090</a></span>&#160;<span class="preprocessor">#define RSIM_BASE                                (0x40059000u)</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;</div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#ga842f22fa866ac75a29feb1261f75e5e6"> 6092</a></span>&#160;<span class="preprocessor">#define RSIM                                     ((RSIM_Type *)RSIM_BASE)</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;</div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaf88dd93278240efd7031a18c90a4aeac"> 6094</a></span>&#160;<span class="preprocessor">#define RSIM_BASE_ADDRS                          { RSIM_BASE }</span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;</div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___r_s_i_m___register___masks.html#gaedd88afd8353ea8f54d7181a9a1a1d64"> 6096</a></span>&#160;<span class="preprocessor">#define RSIM_BASE_PTRS                           { RSIM }</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160; <span class="comment">/* end of group RSIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;</div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;</div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;</div><div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html"> 6113</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87e3001757a0cd493785f1f3337dd0e8"> 6114</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87e3001757a0cd493785f1f3337dd0e8">TSR</a>;                               </div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72bb9b7d61fe3262cd2a6070a7bd5b69"> 6115</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</a>;                               </div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga98069e908f0dbdf30857c4c33e5680b8"> 6116</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga98069e908f0dbdf30857c4c33e5680b8">TAR</a>;                               </div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53"> 6117</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a"> 6118</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                                </div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 6119</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;                                </div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7006c26539198fbc8729e0386bffdd40"> 6120</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7006c26539198fbc8729e0386bffdd40">LR</a>;                                </div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6566f8cfbd1d8aa7e8db046aa35e77db"> 6121</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;                               </div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>;</div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;</div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af"> 6134</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         (0xFFFFFFFFU)</span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a"> 6135</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        (0U)</span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0265b25e77883b6b0cb056ab697b5bc6"> 6136</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TSR_TSR_SHIFT)) &amp; RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;</div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79"> 6139</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         (0xFFFFU)</span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2"> 6140</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        (0U)</span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac2c160abce9b85ad4d9386f0dd8c31ea"> 6141</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TPR_TPR_SHIFT)) &amp; RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;</div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2"> 6144</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         (0xFFFFFFFFU)</span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278"> 6145</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        (0U)</span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga02ce5bc2603bebe1356ce961142f6700"> 6146</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TAR_TAR_SHIFT)) &amp; RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;</div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227"> 6149</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         (0xFFU)</span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe"> 6150</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        (0U)</span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaca21d09697f88aef5b056c81daaa8445"> 6151</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCR_SHIFT)) &amp; RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2"> 6152</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         (0xFF00U)</span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e"> 6153</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        (8U)</span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2425cc5a6f775938d0c0aa5448b96b05"> 6154</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIR_SHIFT)) &amp; RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405"> 6155</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         (0xFF0000U)</span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224"> 6156</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        (16U)</span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa8994c74539b06641e723be00af76459"> 6157</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_TCV_SHIFT)) &amp; RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64"> 6158</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         (0xFF000000U)</span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8"> 6159</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        (24U)</span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga650d1b34ad6d46090befda0296b4fe3f"> 6160</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_TCR_CIC_SHIFT)) &amp; RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;</div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059"> 6163</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          (0x1U)</span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d"> 6164</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         (0U)</span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga75b1e929441d00749e93c9d4b60e3740"> 6165</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SWR_SHIFT)) &amp; RTC_CR_SWR_MASK)</span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gade2b0c86902f83d7674c10e3a7923f80"> 6166</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          (0x2U)</span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga319f4682f30aed777eecac4c09a96223"> 6167</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         (1U)</span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf4b3b342ecd1384206e26ccf17dc8e3c"> 6168</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPE_SHIFT)) &amp; RTC_CR_WPE_MASK)</span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797"> 6169</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          (0x4U)</span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2"> 6170</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         (2U)</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga77d71ad1346f9dce80d00209745c3d6a"> 6171</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SUP_SHIFT)) &amp; RTC_CR_SUP_MASK)</span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a"> 6172</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           (0x8U)</span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7"> 6173</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          (3U)</span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab5d567fd2b557c6cd3568c1713b19709"> 6174</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_UM_SHIFT)) &amp; RTC_CR_UM_MASK)</span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf48371b4fd174e8652b2a970c68369f6"> 6175</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPS_MASK                          (0x10U)</span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga38c5d95b9794b935b221c298307efe2c"> 6176</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPS_SHIFT                         (4U)</span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga524b9e5ac1abfe638c018b002ccbea70"> 6177</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPS(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_WPS_SHIFT)) &amp; RTC_CR_WPS_MASK)</span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1517078d0ce615b7feb94ef57b28e4c8"> 6178</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         (0x100U)</span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9d52da825519dde1888921fb1b5e096d"> 6179</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        (8U)</span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac9e4be8e9ff1ae8615f97944825bd035"> 6180</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_OSCE_SHIFT)) &amp; RTC_CR_OSCE_MASK)</span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58"> 6181</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         (0x200U)</span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff"> 6182</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        (9U)</span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga227514fe8e96217ffd352795835630d0"> 6183</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_CLKO_SHIFT)) &amp; RTC_CR_CLKO_MASK)</span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga885a0abaf0aeae2525406950542df145"> 6184</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        (0x400U)</span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafefab96f792c2faf1c4580790af7a1c5"> 6185</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       (10U)</span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabdf20af79baf9729aa673ec4155bd92d"> 6186</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC16P_SHIFT)) &amp; RTC_CR_SC16P_MASK)</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac8a4d2f3837af6cea3924682d6d795c9"> 6187</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         (0x800U)</span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4bb07384fbca5f19f9e7b30daa071b92"> 6188</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        (11U)</span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae339c78e8f2d1fc58e9a0adad68a537a"> 6189</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC8P_SHIFT)) &amp; RTC_CR_SC8P_MASK)</span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf39585370663a36a6eba4dd1fe61534f"> 6190</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         (0x1000U)</span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga348565e2fabae104ce15d3b0e23b4fc1"> 6191</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        (12U)</span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gadb156be75959e7c745befbc41aedbba7"> 6192</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC4P_SHIFT)) &amp; RTC_CR_SC4P_MASK)</span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7eb15eb098b99b007a0fef42c3fef848"> 6193</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         (0x2000U)</span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacd1a88b76256f8efc3633459f3c21d83"> 6194</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        (13U)</span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga520f43e41947a4a6b81d08912c3d4a0a"> 6195</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_CR_SC2P_SHIFT)) &amp; RTC_CR_SC2P_MASK)</span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;</div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab"> 6198</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          (0x1U)</span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552"> 6199</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         (0U)</span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab119307a38d942f76aa92ff953520ff7"> 6200</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TIF_SHIFT)) &amp; RTC_SR_TIF_MASK)</span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010"> 6201</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          (0x2U)</span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65"> 6202</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         (1U)</span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad807b2dce6068d9e34b9403f3a213681"> 6203</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TOF_SHIFT)) &amp; RTC_SR_TOF_MASK)</span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868"> 6204</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          (0x4U)</span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb"> 6205</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         (2U)</span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaba0bf9515e6e6dd37ca03b337f068bb1"> 6206</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TAF_SHIFT)) &amp; RTC_SR_TAF_MASK)</span></div><div class="line"><a name="l06207"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907"> 6207</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          (0x10U)</span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac"> 6208</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         (4U)</span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaeffcb773dfeb9cb475867d46b29c3bff"> 6209</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_SR_TCE_SHIFT)) &amp; RTC_SR_TCE_MASK)</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;</div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b"> 6212</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          (0x8U)</span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4"> 6213</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         (3U)</span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62e9dbab511a4f727dd4674932501fee"> 6214</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_TCL_SHIFT)) &amp; RTC_LR_TCL_MASK)</span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7"> 6215</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          (0x10U)</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5"> 6216</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         (4U)</span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1a502847fc337b81764e45ee3bfd06d4"> 6217</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_CRL_SHIFT)) &amp; RTC_LR_CRL_MASK)</span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603"> 6218</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          (0x20U)</span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67"> 6219</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         (5U)</span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga22b30e792eed5423fdf1c23a28964d1a"> 6220</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_SRL_SHIFT)) &amp; RTC_LR_SRL_MASK)</span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf"> 6221</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          (0x40U)</span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f"> 6222</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         (6U)</span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga084591e0d6eba0d2f8082e3edc7ed45e"> 6223</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_LR_LRL_SHIFT)) &amp; RTC_LR_LRL_MASK)</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;</div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d"> 6226</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        (0x1U)</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478"> 6227</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       (0U)</span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabfbef54705a0c0320ffac94154df5628"> 6228</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TIIE_SHIFT)) &amp; RTC_IER_TIIE_MASK)</span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d"> 6229</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        (0x2U)</span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856"> 6230</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       (1U)</span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga32cf27d2d16f386987e4299177578929"> 6231</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TOIE_SHIFT)) &amp; RTC_IER_TOIE_MASK)</span></div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06"> 6232</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        (0x4U)</span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8"> 6233</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       (2U)</span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c84f648183b728883a6f14d6e1e36c6"> 6234</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TAIE_SHIFT)) &amp; RTC_IER_TAIE_MASK)</span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga63c8ae5db82845d5bb13907cd0e70cd7"> 6235</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        (0x10U)</span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga456ec6fb31112c122b38dcc586d9e75d"> 6236</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       (4U)</span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1bc67a85a822b7ad9ddb5aca49634471"> 6237</a></span>&#160;<span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_TSIE_SHIFT)) &amp; RTC_IER_TSIE_MASK)</span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae08d5bcb3d71bb932a7c1d41086b3545"> 6238</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        (0x80U)</span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa18422218526a3bb50a3158c3aee2100"> 6239</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       (7U)</span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9cfc0e9a7e1a84c019ed8cde67c963d2"> 6240</a></span>&#160;<span class="preprocessor">#define RTC_IER_WPON(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; RTC_IER_WPON_SHIFT)) &amp; RTC_IER_WPON_MASK)</span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;</div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;</div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;</div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4265e665d56225412e57a61d87417022"> 6250</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;</div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5359a088f5d8b20ce74d920e46059304"> 6252</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;</div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga417e8fb70b5f6eef161b10f664daa363"> 6254</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;</div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga426dff8af34f3304d58b5bed5a54e583"> 6256</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;</div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa24243a5e7ef8be5eeeedde3eaaa366e"> 6258</a></span>&#160;<span class="preprocessor">#define RTC_IRQS                                 { RTC_IRQn }</span></div><div class="line"><a name="l06259"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9d5d6f8bbcb56fa1073bebb9d130faad"> 6259</a></span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;</div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;</div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;</div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html"> 6276</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2dd2ae7d066d4b4240fe56f72f0f7095"> 6277</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2dd2ae7d066d4b4240fe56f72f0f7095">SOPT1</a>;                             </div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ff7fd9cfa27433e23333be538497a51"> 6278</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4096];</div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f8dc2ae265d799ec159ccd2c2fddabd"> 6279</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f8dc2ae265d799ec159ccd2c2fddabd">SOPT2</a>;                             </div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885"> 6280</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4];</div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5e152370dc7f083dff49c4e56e669435"> 6281</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5e152370dc7f083dff49c4e56e669435">SOPT4</a>;                             </div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad3423d05c1b61a09639d9ea8b5d3ea66"> 6282</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad3423d05c1b61a09639d9ea8b5d3ea66">SOPT5</a>;                             </div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc19a07675d1806592b3ed4a92f91e1c"> 6283</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[4];</div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a5cff1a3ad3808a7b9478791a37915d"> 6284</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a5cff1a3ad3808a7b9478791a37915d">SOPT7</a>;                             </div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86684537b595133db57a7bcc73843d2a"> 6285</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[8];</div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5baf01a3a36a117e2bebdd02d6d6876a"> 6286</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5baf01a3a36a117e2bebdd02d6d6876a">SDID</a>;                              </div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8c752b26764b7d15368cf85fe57a34b9"> 6287</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[12];</div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga342559d79209f064052a8a005bfd38a3"> 6288</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga342559d79209f064052a8a005bfd38a3">SCGC4</a>;                             </div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0c6b967745d0bb3e1bd280f7dd98db49"> 6289</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0c6b967745d0bb3e1bd280f7dd98db49">SCGC5</a>;                             </div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8075f4fb5887b43eba04eb636853be29"> 6290</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8075f4fb5887b43eba04eb636853be29">SCGC6</a>;                             </div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafa6e40b1dfd085e74bffc345bd359205"> 6291</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafa6e40b1dfd085e74bffc345bd359205">SCGC7</a>;                             </div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga063b97a92c34c2c0cb7f8746f9f50f3c"> 6292</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga063b97a92c34c2c0cb7f8746f9f50f3c">CLKDIV1</a>;                           </div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab95a859ed80f2b72b5538bcc1806d924"> 6293</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[4];</div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b5282422d8bb162cd742775e5f9864f"> 6294</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b5282422d8bb162cd742775e5f9864f">FCFG1</a>;                             </div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48581edecb6a9421e0e159dca5bf8c8c"> 6295</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48581edecb6a9421e0e159dca5bf8c8c">FCFG2</a>;                             </div><div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4e4f1fbee587e08a2b02ff956746fb74"> 6296</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[4];</div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6526be9b8cd1160be6ff367641220e96"> 6297</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6526be9b8cd1160be6ff367641220e96">UIDMH</a>;                             </div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9d04f09d406768348505eb747ade1e23"> 6298</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9d04f09d406768348505eb747ade1e23">UIDML</a>;                             </div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac796478e9fdd908d4bccc7b754de080"> 6299</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac796478e9fdd908d4bccc7b754de080">UIDL</a>;                              </div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2139860497710bc375266dc42d96ee6c"> 6300</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[156];</div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa35d8ef46eb486a961d6a3c4d5b3441f"> 6301</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa35d8ef46eb486a961d6a3c4d5b3441f">COPC</a>;                              </div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga57790bed2fb6759181812845dbca3eb8"> 6302</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga57790bed2fb6759181812845dbca3eb8">SRVCOP</a>;                            </div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>;</div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;</div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;</div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga81cebedfbcab734ebd30a05e5b61652c"> 6315</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KOUT_MASK                 (0x30000U)</span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac274ffbf68a679b2c544225333829f1b"> 6316</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KOUT_SHIFT                (16U)</span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6b22ff4edd2e91d195264946f8cc672b"> 6317</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KOUT(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_OSC32KOUT_SHIFT)) &amp; SIM_SOPT1_OSC32KOUT_MASK)</span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4"> 6318</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 (0xC0000U)</span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9e930c4ee375a2aee6fa6c97e061226"> 6319</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                (18U)</span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf89520e7506a3dec707983ab729aef08"> 6320</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_OSC32KSEL_SHIFT)) &amp; SIM_SOPT1_OSC32KSEL_MASK)</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;</div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga601bb7007f58e3ad5433d3538f4dcef0"> 6323</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 (0xE0U)</span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga520c9a255ff79372237f5f332f749112"> 6324</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                (5U)</span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga34712f0ffce6dca092bd902ef7eb783f"> 6325</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_CLKOUTSEL_SHIFT)) &amp; SIM_SOPT2_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab515715932139549d30bb4b6f3e2dc99"> 6326</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_MASK                    (0x3000000U)</span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac70dc9abda7a707019da3d8fed90a265"> 6327</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_SHIFT                   (24U)</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3feae3d7da32c0a46d155fdfdf8d4da"> 6328</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_TPMSRC_SHIFT)) &amp; SIM_SOPT2_TPMSRC_MASK)</span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga759acf1ff86afb0102b845c2df781a91"> 6329</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_LPUART0SRC_MASK                (0xC000000U)</span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade1ce55d624045d51c5c15818d9cfeee"> 6330</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_LPUART0SRC_SHIFT               (26U)</span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3b9c2c824ddbe18c89c4deb47ffb69eb"> 6331</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_LPUART0SRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_LPUART0SRC_SHIFT)) &amp; SIM_SOPT2_LPUART0SRC_MASK)</span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;</div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9897da591b25b25a121a2321c5515923"> 6334</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_MASK                (0x40000U)</span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga79b1e63028e073fbe12351561f1b7645"> 6335</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_SHIFT               (18U)</span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5723b75e6315f4f95b6ab3709a851377"> 6336</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM1CH0SRC_SHIFT)) &amp; SIM_SOPT4_TPM1CH0SRC_MASK)</span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga871c6061ab30b4ad99b919e35e86c081"> 6337</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_MASK                (0x100000U)</span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga85ccc239517b7633b2c0a164b8d5cbf3"> 6338</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC_SHIFT               (20U)</span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga67e4facef308f4e1a3aaa6f8cc56494a"> 6339</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM2CH0SRC_SHIFT)) &amp; SIM_SOPT4_TPM2CH0SRC_MASK)</span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae889ccb89e5c139f002b6a62d21628a9"> 6340</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_MASK                (0x1000000U)</span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga608eeddec48cf22911d5f5a1ea52c261"> 6341</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_SHIFT               (24U)</span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafaa026e86fa3a9757bd3fce00954c1bb"> 6342</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM0CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM0CLKSEL_MASK)</span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga049c795a05cfcabb4865bd94e9960d1c"> 6343</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_MASK                (0x2000000U)</span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae2f48392a848aa2b9dd0f4f117682ff1"> 6344</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_SHIFT               (25U)</span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37f37925f9e731d2ef7619ce2b3d3a75"> 6345</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM1CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM1CLKSEL_MASK)</span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5a902a0614ee968bf5f4e8b4d619631"> 6346</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_MASK                (0x4000000U)</span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e0e458665aad403b0a67a515fa08ff3"> 6347</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL_SHIFT               (26U)</span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2d15c8a25c6561fae46fd998243841f8"> 6348</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM2CLKSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM2CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM2CLKSEL_MASK)</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;</div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga97add49b891980bf4f6ef85baab1ffba"> 6351</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0TXSRC_MASK              (0x3U)</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga67ce7e4f6db781fd3a80409ceadb066d"> 6352</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0TXSRC_SHIFT             (0U)</span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9d428a29003502337648f46e6441ee8b"> 6353</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0TXSRC(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0TXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART0TXSRC_MASK)</span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf40a5947847659e369997e8c080cefba"> 6354</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0RXSRC_MASK              (0x4U)</span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab8a6afc643c5374f4545a3f6a2967765"> 6355</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0RXSRC_SHIFT             (2U)</span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga35cb2dd7d6581ce558c0acd4a35f99b3"> 6356</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0RXSRC(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0RXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART0RXSRC_MASK)</span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9723c69aea5b7bcc0d62b3b1c8bbf503"> 6357</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0ODE_MASK                (0x10000U)</span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga54d5030bf86edab8ae8cf157764eb9fd"> 6358</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0ODE_SHIFT               (16U)</span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabfef4d470a15a1a20978af220d3c5b58"> 6359</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_LPUART0ODE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0ODE_SHIFT)) &amp; SIM_SOPT5_LPUART0ODE_MASK)</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;</div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeda70babef834cacace2c775d62bb4ae"> 6362</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                (0xFU)</span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga914ced2a5cf4e7f37371d52d34d4a930"> 6363</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               (0U)</span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4fec73a0cfeecaa863fc29f85326f4a"> 6364</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0TRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74544c6c9d4fbc593884681ac79c796f"> 6365</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             (0x10U)</span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee870f942318f14376ee9e6d5558e2ff"> 6366</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            (4U)</span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga32aad79c431ab427d548f59637f16e76"> 6367</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0PRETRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0PRETRGSEL_MASK)</span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6390cd75db35ecc6c5fc6d5b0d417a7d"> 6368</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              (0x80U)</span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa20ed5f5ab9cf02714a993c3996adcc5"> 6369</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             (7U)</span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa6e4ac1e062d8dbe841774255a1c04e9"> 6370</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0ALTTRGEN_SHIFT)) &amp; SIM_SOPT7_ADC0ALTTRGEN_MASK)</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;</div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf0820acb74ce8270da2025fee624b47c"> 6373</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      (0xFU)</span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga593faac0d0629fde52f6fe4b83614c23"> 6374</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     (0U)</span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64447ab3209ba3103c4d452b56c405a1"> 6375</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_PINID_SHIFT)) &amp; SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b02a91f9dd18064e4fc83575cfb117e"> 6376</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      (0xF80U)</span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaedeb2d58c67fcc1e588f224527ac623b"> 6377</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     (7U)</span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea847889b6fc3ce04fbbe415d64ef070"> 6378</a></span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_DIEID_SHIFT)) &amp; SIM_SDID_DIEID_MASK)</span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e"> 6379</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      (0xF000U)</span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c"> 6380</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     (12U)</span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f"> 6381</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_REVID_SHIFT)) &amp; SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaedb71533a342dcb2cc83241898378b70"> 6382</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_MASK                   (0xF0000U)</span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga096c5cec8db3701100c59233e3db0584"> 6383</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_SHIFT                  (16U)</span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga35d378159b24a0e0cc4ac842e0510ee9"> 6384</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SRAMSIZE_SHIFT)) &amp; SIM_SDID_SRAMSIZE_MASK)</span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga014f6aec38e92afbd07904db6ed617d0"> 6385</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   (0xF00000U)</span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga47e31524526fda3e3058a55da89d098b"> 6386</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  (20U)</span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaef9ed54f0f9c0105ed9e07608e9a5f69"> 6387</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SERIESID_SHIFT)) &amp; SIM_SDID_SERIESID_MASK)</span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga530d8fe59d2589cf56c00456e89487aa"> 6388</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   (0x3000000U)</span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5e40d63bf136287a591bb4fa0b019aba"> 6389</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  (24U)</span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaba1b690ef87b8401c561fdb1ac2248f0"> 6390</a></span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SUBFAMID_SHIFT)) &amp; SIM_SDID_SUBFAMID_MASK)</span></div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5344e7283b2aead14d9d3bded0114f3b"> 6391</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      (0xF0000000U)</span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga377bc761e6ee1caab79baad3e2d0d331"> 6392</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     (28U)</span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad745ac0cdf951b6e7a8fd2f3e133d961"> 6393</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_FAMID_SHIFT)) &amp; SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;</div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9511253ca2efb3add3f216b07a2af5f2"> 6396</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       (0x4U)</span></div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86a5e7e5d0367e60bf1cccefec02f6ec"> 6397</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      (2U)</span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3315f886e39bcffb98b523c321e3cf14"> 6398</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_CMT_SHIFT)) &amp; SIM_SCGC4_CMT_MASK)</span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga55fc2bdfb36e61b4771015749307c480"> 6399</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      (0x40U)</span></div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b"> 6400</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     (6U)</span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4922352ee7ec444127df95440453118e"> 6401</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C0_SHIFT)) &amp; SIM_SCGC4_I2C0_MASK)</span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad28d1d702a535531373c915824c34793"> 6402</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      (0x80U)</span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9f7b3fb0b1b7843cdf821b6b9a86ecfb"> 6403</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     (7U)</span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8382653e8bd89819cf6b34ead07fff6c"> 6404</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C1_SHIFT)) &amp; SIM_SCGC4_I2C1_MASK)</span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7304bdb8fc46deb77c5e444e56fae40"> 6405</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       (0x80000U)</span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1072a5419bbeaf4081c6c4a5ca7cf86c"> 6406</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      (19U)</span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaff90740406fbbab2fa6a645d3dfdad37"> 6407</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_CMP_SHIFT)) &amp; SIM_SCGC4_CMP_MASK)</span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab32de0f8a4b83a05b226638154da75c0"> 6408</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      (0x100000U)</span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7f6801c437e23853cffdf9807319ff87"> 6409</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     (20U)</span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3cd47b9a7ec5fab5709df8e8d5929d1f"> 6410</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_VREF_SHIFT)) &amp; SIM_SCGC4_VREF_MASK)</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;</div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6f63b73e0ad63163df381c795d583cc1"> 6413</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     (0x1U)</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9b3669f3f4f380e18133785d6356c56c"> 6414</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    (0U)</span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab1ead6f54c5176113ceb9b609d7287b7"> 6415</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPTMR_SHIFT)) &amp; SIM_SCGC5_LPTMR_MASK)</span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga12aa3509d85f1dddc69c48821f4f3225"> 6416</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       (0x20U)</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3e9511b0e9cf6b524a0a405b172038da"> 6417</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      (5U)</span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad96dbf2d34d21a51246eeeec9f8e82b1"> 6418</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_TSI_SHIFT)) &amp; SIM_SCGC5_TSI_MASK)</span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c4853233394870202cccd7844fc8a56"> 6419</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     (0x200U)</span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a"> 6420</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    (9U)</span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4f6394bfabad2f1c8669037fd0ea30e7"> 6421</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTA_SHIFT)) &amp; SIM_SCGC5_PORTA_MASK)</span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5509cf72c7508dd77f0a1a9e631943e8"> 6422</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     (0x400U)</span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d"> 6423</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    (10U)</span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf3bc60a4a7ab6d478a550ccee752f98d"> 6424</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTB_SHIFT)) &amp; SIM_SCGC5_PORTB_MASK)</span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac31449d101ad0d05f2bed682571be35"> 6425</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     (0x800U)</span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f"> 6426</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    (11U)</span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac46313896b39db20c797f777ecb4efa6"> 6427</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTC_SHIFT)) &amp; SIM_SCGC5_PORTC_MASK)</span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga33aa1b9cc7fb201e822292de62c36ce9"> 6428</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPUART0_MASK                   (0x100000U)</span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad3329f5a84adb73cf903de4ef07d17de"> 6429</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPUART0_SHIFT                  (20U)</span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8c7d8011e82538c4e005248fe5de70c9"> 6430</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPUART0(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPUART0_SHIFT)) &amp; SIM_SCGC5_LPUART0_MASK)</span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa74458c616f8699cdcab29f9f04bb0d6"> 6431</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LTC_MASK                       (0x1000000U)</span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6b116763ddf532f782b712f0b83e6edd"> 6432</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LTC_SHIFT                      (24U)</span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2665d800b2ce4926620e8db1277ae75e"> 6433</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LTC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LTC_SHIFT)) &amp; SIM_SCGC5_LTC_MASK)</span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga94c1a36619d2cff684d0a4fcd3fcb3b8"> 6434</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_RSIM_MASK                      (0x2000000U)</span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga53b376074155cbc9f4106d64e16f56d7"> 6435</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_RSIM_SHIFT                     (25U)</span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7c7a7995058379e77ad5ef218f035941"> 6436</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_RSIM(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_RSIM_SHIFT)) &amp; SIM_SCGC5_RSIM_MASK)</span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga247c2f71a93547a16390addfc3763c2e"> 6437</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_DCDC_MASK                      (0x4000000U)</span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga040e41969832487bb3a5a2cb0df45405"> 6438</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_DCDC_SHIFT                     (26U)</span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga702773af1307d0c4f50048de0c8d3764"> 6439</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_DCDC(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_DCDC_SHIFT)) &amp; SIM_SCGC5_DCDC_MASK)</span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c4e86bdc77604c19e9a9e95bba42f6f"> 6440</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_BTLL_MASK                      (0x8000000U)</span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0f0036b8eb2ce1723481b7d027099f8f"> 6441</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_BTLL_SHIFT                     (27U)</span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7c61caefa93f7d5132ab42da8f4b4110"> 6442</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_BTLL(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_BTLL_SHIFT)) &amp; SIM_SCGC5_BTLL_MASK)</span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaefdb6e211686a9d4dfc60765648a7fa1"> 6443</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PHYDIG_MASK                    (0x10000000U)</span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga87c30725f5e831cfea9d99767e2e74c4"> 6444</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PHYDIG_SHIFT                   (28U)</span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24894954d522f4c1ec26f3bb72bbdf56"> 6445</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PHYDIG(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PHYDIG_SHIFT)) &amp; SIM_SCGC5_PHYDIG_MASK)</span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga655f6f9e7b9cb5eff756e3443a6553de"> 6446</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_ZigBee_MASK                    (0x20000000U)</span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaadf7898f963a421181a680a231a314d3"> 6447</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_ZigBee_SHIFT                   (29U)</span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf96839692ab47bfc67645e1302ff7bf7"> 6448</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_ZigBee(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_ZigBee_SHIFT)) &amp; SIM_SCGC5_ZigBee_MASK)</span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9a67fc95c8ff143c04d9bd9a0a3b5d9d"> 6449</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_ANT_MASK                       (0x40000000U)</span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga81f375860924a21c0509a7fdc415dc3d"> 6450</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_ANT_SHIFT                      (30U)</span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga33e7f67a06dc0aab6083dfffe97a0303"> 6451</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_ANT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_ANT_SHIFT)) &amp; SIM_SCGC5_ANT_MASK)</span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga59a1f8066c0ab4e54098afac8fb5bbc0"> 6452</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_GEN_FSK_MASK                   (0x80000000U)</span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8e655257f5efe636938a2359e3e55aa1"> 6453</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_GEN_FSK_SHIFT                  (31U)</span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3a78c0cb4c26f1fa8bab7c305355fc6"> 6454</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_GEN_FSK(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_GEN_FSK_SHIFT)) &amp; SIM_SCGC5_GEN_FSK_MASK)</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;</div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga949452096cb8609fdb3503dda3f9f729"> 6457</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       (0x1U)</span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf767cc087ed5983b84e79996586efb12"> 6458</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      (0U)</span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2c761f5f9e8cfb50bd7cb870945f4fd3"> 6459</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_FTF_SHIFT)) &amp; SIM_SCGC6_FTF_MASK)</span></div><div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10469a89e2c48cd79e29fb73b0d06395"> 6460</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    (0x2U)</span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa69ac431213fb94ecd1d9ed2fa966e50"> 6461</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   (1U)</span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c9ba170477dab6105665d342c48de2f"> 6462</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DMAMUX_SHIFT)) &amp; SIM_SCGC6_DMAMUX_MASK)</span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a7b3df94104beb5fac0a915a9098b26"> 6463</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TRNG_MASK                      (0x200U)</span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3d51161453059ddec3bda9f40f8d319d"> 6464</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TRNG_SHIFT                     (9U)</span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9e2c1ef6d8e72370a8a70be326885f92"> 6465</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TRNG(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TRNG_SHIFT)) &amp; SIM_SCGC6_TRNG_MASK)</span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6cfd673689486764c72caf5eeba1513c"> 6466</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_MASK                      (0x1000U)</span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab10f9ec70e4419e5d05c5b01c36477fe"> 6467</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_SHIFT                     (12U)</span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac8a840a62de70969f8d9f95242e2e40"> 6468</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_SPI0_SHIFT)) &amp; SIM_SCGC6_SPI0_MASK)</span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d38de382d6c484b94514d467e8d6d9c"> 6469</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_MASK                      (0x2000U)</span></div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabed7d3e53684ae906b100a45266974cb"> 6470</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_SHIFT                     (13U)</span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0ce08fcc6525591b3e6aa97d96fb6754"> 6471</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_SPI1_SHIFT)) &amp; SIM_SCGC6_SPI1_MASK)</span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5baabd241aba695593ce6369aa56ee2"> 6472</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       (0x800000U)</span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae"> 6473</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      (23U)</span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga16d21af29d691ae7d8b70b5e2d308da9"> 6474</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_PIT_SHIFT)) &amp; SIM_SCGC6_PIT_MASK)</span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad879476f2922fd7dad2f65d3d052e95d"> 6475</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_MASK                      (0x1000000U)</span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9e379c439a6d1d14f65b4c58c46453c5"> 6476</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_SHIFT                     (24U)</span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab557b317ab5428206e831b7684c339d0"> 6477</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM0_SHIFT)) &amp; SIM_SCGC6_TPM0_MASK)</span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga94a77c9065fd06f267b9920024067cd6"> 6478</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_MASK                      (0x2000000U)</span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga26bf0c38385affd6680bb0f4853e43df"> 6479</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_SHIFT                     (25U)</span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b3e49db20b1e3335a180d8cf8886ced"> 6480</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM1_SHIFT)) &amp; SIM_SCGC6_TPM1_MASK)</span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e18a8c1e42f318d03294d14df255132"> 6481</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_MASK                      (0x4000000U)</span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc1cb84a2b2b306b043c31ed98213ff0"> 6482</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2_SHIFT                     (26U)</span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3b5f0e0ad9c768646b4dcbc22ceef83c"> 6483</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM2(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM2_SHIFT)) &amp; SIM_SCGC6_TPM2_MASK)</span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga481c725e02da6a245c9d715307969f09"> 6484</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      (0x8000000U)</span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f62de5fc5ccaa13d6975cf1e0ebba03"> 6485</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     (27U)</span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a3fd4d8007ac2ce1bbb95fa569bcdb4"> 6486</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_ADC0_SHIFT)) &amp; SIM_SCGC6_ADC0_MASK)</span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad51b16006c9f793c4b342ea1ff91a846"> 6487</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       (0x20000000U)</span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac04e5a3a7a2848658a30e7c89f791f39"> 6488</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      (29U)</span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga990c8f7df22a43224e3e2ca8964e30f5"> 6489</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_RTC_SHIFT)) &amp; SIM_SCGC6_RTC_MASK)</span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga67d96adcce9fece065ce6a7f57f495a1"> 6490</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      (0x80000000U)</span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga263123e8c1970021957fa8e72cf4a25a"> 6491</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     (31U)</span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8fe68abfa8f4b9852083e040d38c30b0"> 6492</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DAC0_SHIFT)) &amp; SIM_SCGC6_DAC0_MASK)</span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;</div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac559e129885604991932101719e3b368"> 6495</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       (0x100U)</span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1113f1622eb2e4099653e93943a89c6e"> 6496</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      (8U)</span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab654fa6242c7052090ea5e5aae4e5b18"> 6497</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC7_DMA_SHIFT)) &amp; SIM_SCGC7_DMA_MASK)</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;</div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2a972171bb5a662e1b4993b042f7180"> 6500</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 (0x70000U)</span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29"> 6501</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                (16U)</span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4e380b274f15fdde19e4fbd5c341a728"> 6502</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV4_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606"> 6503</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 (0xF0000000U)</span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2d45b701595bf4f2bc6a451508f94c25"> 6504</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                (28U)</span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga288f4756a2240c6242f28335cc21a0a8"> 6505</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV1_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;</div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2bcfe2db5329ab186bb8393228f24cc"> 6508</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  (0x1U)</span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a8408a876a3a68b16780a1d45d539df"> 6509</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 (0U)</span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa783d3af583f1bcf4cd7805d8fcdf6e5"> 6510</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDIS_SHIFT)) &amp; SIM_FCFG1_FLASHDIS_MASK)</span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5922dc31ee4c05aba3cfeaa4474fddb8"> 6511</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 (0x2U)</span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f6c60d4baf2c592dbd5c43974bd19f3"> 6512</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                (1U)</span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa8869a17756fb7c7746ce191f97073ec"> 6513</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDOZE_SHIFT)) &amp; SIM_FCFG1_FLASHDOZE_MASK)</span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5adf627ba4cd9516ebf3e0a6d33aa7c5"> 6514</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    (0xF000000U)</span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaec8960bc114f5539e22701491dcf58f7"> 6515</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   (24U)</span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a"> 6516</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_PFSIZE_SHIFT)) &amp; SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;</div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a9efde69ef5ab882d94b4ff6f659493"> 6519</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  (0x7F0000U)</span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4efd23d8fd9d589919b9b211ab523e09"> 6520</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 (16U)</span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaadeff570babcc1f87581f48ca4d2951f"> 6521</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_MAXADDR1_SHIFT)) &amp; SIM_FCFG2_MAXADDR1_MASK)</span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1096c0a75d0bf4dfc93f4b1957fe493"> 6522</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  (0x7F000000U)</span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ccb8fde0ef2e170d0c84cdfa3651d34"> 6523</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 (24U)</span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae7829e3338a5d460d360b8ed9e06e1e1"> 6524</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_MAXADDR0_SHIFT)) &amp; SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;</div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38dffcb27b09a015e2f2e7812d42477c"> 6527</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       (0xFFFFU)</span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga56b83da182908eb5c406181b72870e54"> 6528</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      (0U)</span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62269c010d4ee5e3036fea63bbe21702"> 6529</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDMH_UID_SHIFT)) &amp; SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;</div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga87fba538d2482490ddfdb1ef8a44ec66"> 6532</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       (0xFFFFFFFFU)</span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacedaca5a049852ee395767e70f806c14"> 6533</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      (0U)</span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb63e00b9ee42283435043b437b8d29"> 6534</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDML_UID_SHIFT)) &amp; SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;</div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga412340eabbcd0f0d48ce4886e9beb071"> 6537</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        (0xFFFFFFFFU)</span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6fb1383717ebfa6f47b5a5952fd21d63"> 6538</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       (0U)</span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga636c37811a4a8c9a57df79fd1790b800"> 6539</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDL_UID_SHIFT)) &amp; SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;</div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabea5c1af6c493fe6e417dd6c3eba4ad6"> 6542</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_MASK                       (0x1U)</span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga219c76cc0f76e8ba2cbe438cb80cb6cc"> 6543</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_SHIFT                      (0U)</span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7c73ff69bdcf80d5b351e696f0352e91"> 6544</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPW(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPW_SHIFT)) &amp; SIM_COPC_COPW_MASK)</span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05e787905b2cb2c97a688a31c461235f"> 6545</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_MASK                    (0x2U)</span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga61c1964987078934db4ab11e5358b51a"> 6546</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_SHIFT                   (1U)</span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga506deb0bdab5ae7db9285fa7feee762a"> 6547</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPCLKS_SHIFT)) &amp; SIM_COPC_COPCLKS_MASK)</span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf9109bf584bb00c7c6bcf002582b2905"> 6548</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_MASK                       (0xCU)</span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc24142fbaab3d1f12a325df24e7887f"> 6549</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_SHIFT                      (2U)</span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga79aa2a249c90720120834eae00f8bd27"> 6550</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPT_SHIFT)) &amp; SIM_COPC_COPT_MASK)</span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4391ab84767cd1b75e18fecac03eb43e"> 6551</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPSTPEN_MASK                   (0x10U)</span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab1e73e314cf6c3b208b9394dda5c4484"> 6552</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPSTPEN_SHIFT                  (4U)</span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade681bda3a2b1ad66d752b04f66f8192"> 6553</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPSTPEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPSTPEN_SHIFT)) &amp; SIM_COPC_COPSTPEN_MASK)</span></div><div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05a25ca10cd9ea7e14e71500aa9e2400"> 6554</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPDBGEN_MASK                   (0x20U)</span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabdb55843930e88cf0819ec86d511ecee"> 6555</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPDBGEN_SHIFT                  (5U)</span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga304f13cb0a7ea7666e2e1d713cc30482"> 6556</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPDBGEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPDBGEN_SHIFT)) &amp; SIM_COPC_COPDBGEN_MASK)</span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2016ba82584b35aee1435030e9fc8738"> 6557</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKSEL_MASK                  (0xC0U)</span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad8d6328324a3fda2db976f10849bc0e8"> 6558</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKSEL_SHIFT                 (6U)</span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga655862aa1cad5be40023ae4cefc798fe"> 6559</a></span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKSEL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPCLKSEL_SHIFT)) &amp; SIM_COPC_COPCLKSEL_MASK)</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;</div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab4c335374c03a075c320d522e7df0198"> 6562</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_MASK                   (0xFFU)</span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga66e056e11b3573007a32850a12dae975"> 6563</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_SHIFT                  (0U)</span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9faea7e0638433b640106274cf7a9d4"> 6564</a></span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SRVCOP_SRVCOP_SHIFT)) &amp; SIM_SRVCOP_SRVCOP_MASK)</span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;</div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;</div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;</div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gace1d6947a3e5c9530f00f8c22adcd700"> 6574</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;</div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3dd2f4c4bfb41778902b4b5350143d9e"> 6576</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;</div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad0dfdd9f125421e6e0387da3fce02a5d"> 6578</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;</div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91"> 6580</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;</div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;</div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;</div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html"> 6597</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab80b0e0bb4c1aa3e20de93cee5828603"> 6598</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab80b0e0bb4c1aa3e20de93cee5828603">PMPROT</a>;                             </div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96fa5644eba54c5bf0a4c5c16ad4f6f7"> 6599</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96fa5644eba54c5bf0a4c5c16ad4f6f7">PMCTRL</a>;                             </div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga758faafc20c20806df9267730ac4bd6a"> 6600</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga758faafc20c20806df9267730ac4bd6a">STOPCTRL</a>;                           </div><div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad38d8d9691e23bb395d7b9030040693a"> 6601</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad38d8d9691e23bb395d7b9030040693a">PMSTAT</a>;                             </div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>;</div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;</div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;</div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga62e9f3c7e74a3e5b80b0fae8a896640d"> 6614</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    (0x2U)</span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gad625b387a627eb3a69f3a26edc0096b8"> 6615</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   (1U)</span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga541d218a478588a9ea88a20e32dca00d"> 6616</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMPROT_AVLLS_SHIFT)) &amp; SMC_PMPROT_AVLLS_MASK)</span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga79d87e312be895d4f2bdfdda8c947600"> 6617</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     (0x8U)</span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac6cb1305b9cb329a8bb903036893db11"> 6618</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    (3U)</span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga94eb76615367d90d1cd865316a56120d"> 6619</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMPROT_ALLS_SHIFT)) &amp; SMC_PMPROT_ALLS_MASK)</span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga30602dafb393b5d9c52f0c75e1d78210"> 6620</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     (0x20U)</span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae13777e671c1caf2d10809999574fed4"> 6621</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    (5U)</span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9cc7998d16f01dc2d8deb5cd1bf184df"> 6622</a></span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMPROT_AVLP_SHIFT)) &amp; SMC_PMPROT_AVLP_MASK)</span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;</div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8df79d8a16a6d12e3b343eec59d9453c"> 6625</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    (0x7U)</span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac7423086f31a8fbbfc8d18b1a876f26"> 6626</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   (0U)</span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa2ea36f819a21ef6b513564dc1453958"> 6627</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_STOPM_SHIFT)) &amp; SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadd72ad662b62a7b51225b529fef2c77a"> 6628</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    (0x8U)</span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gadfe89210f121f10b74f2fba55f059e1d"> 6629</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   (3U)</span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf2a78629f2034b26e237c45e889e122e"> 6630</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA(x)                      (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_STOPA_SHIFT)) &amp; SMC_PMCTRL_STOPA_MASK)</span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1a456925e291d6d53f4891b25fcaf8eb"> 6631</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     (0x60U)</span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8f8dc472f4a4b6ad1babae518c44d55e"> 6632</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    (5U)</span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa375b91daca0dd7f4b1452da903b5bdc"> 6633</a></span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMCTRL_RUNM_SHIFT)) &amp; SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;</div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2916cb5c469c0e4213cd1dd575b8aaf7"> 6636</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_LLSM_MASK                   (0x7U)</span></div><div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1114b55469e0b28dae2b12b7c60ee47f"> 6637</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_LLSM_SHIFT                  (0U)</span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaf3dd481ac9c732560a8b109990947dae"> 6638</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_LLSM(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_STOPCTRL_LLSM_SHIFT)) &amp; SMC_STOPCTRL_LLSM_MASK)</span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga59d57ec3ed3cf5b087843f60f1c8dc45"> 6639</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_RAM2PO_MASK                 (0x10U)</span></div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga9c288395fad0131f90b985ac6829a700"> 6640</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_RAM2PO_SHIFT                (4U)</span></div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2dcebfc05abee257ddb19f4ed33c2b26"> 6641</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_RAM2PO(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_STOPCTRL_RAM2PO_SHIFT)) &amp; SMC_STOPCTRL_RAM2PO_MASK)</span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga686e24e6e009e5066a1325f159c603bd"> 6642</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_MASK                  (0x20U)</span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga36eb36236efe97e99984cfc2e6f215be"> 6643</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_SHIFT                 (5U)</span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaac6a41dda8ce84c5d1c5b7d4513e3e4c"> 6644</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO(x)                    (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_STOPCTRL_PORPO_SHIFT)) &amp; SMC_STOPCTRL_PORPO_MASK)</span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga8495d4f93210f68516438215c68c9b80"> 6645</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_MASK                 (0xC0U)</span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gac99e62cd86e9c12454c78fd6d5e3dc75"> 6646</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_SHIFT                (6U)</span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gab9a92e4e28cd51019d49beff472acdc4"> 6647</a></span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO(x)                   (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_STOPCTRL_PSTOPO_SHIFT)) &amp; SMC_STOPCTRL_PSTOPO_MASK)</span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;</div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga2574f973caed7a43c1d0b69888866f63"> 6650</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   (0xFFU)</span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gaa4083ab43677e6a1b6832f6607a5ef0e"> 6651</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  (0U)</span></div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga27d1d3c05772950ce55e5ad4d2a998e3"> 6652</a></span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x)) &lt;&lt; SMC_PMSTAT_PMSTAT_SHIFT)) &amp; SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;</div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;</div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;</div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44"> 6662</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;</div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga6667e81e5b32250febd3d46511d9309d"> 6664</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;</div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#ga1378b926401c2f7a44f4238a027ff8c2"> 6666</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;</div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___s_m_c___register___masks.html#gae583f3f0917ee513adcac36dd042a5f3"> 6668</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;</div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;</div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;</div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798"> 6686</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                               </div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 6687</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53"> 6688</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">TCR</a>;                               </div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga90305b1c98db19c193acfe3f454523bd"> 6690</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTAR[2];                           </div><div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8203e168b85b6c31c5b2bbda76d37e75"> 6691</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> CTAR_SLAVE[1];                     </div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;  };</div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga53762b5329df1577d65fb443ec732a11"> 6693</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[24];</div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360"> 6694</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;                                </div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad10ae0d821edec8a6cf1bf982a307b91"> 6695</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad10ae0d821edec8a6cf1bf982a307b91">RSER</a>;                              </div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8"> 6697</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">PUSHR</a>;                             </div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e"> 6698</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">PUSHR_SLAVE</a>;                       </div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;  };</div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7adaf881f37145caba5861609765d994"> 6700</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7adaf881f37145caba5861609765d994">POPR</a>;                              </div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga32896f14fd2897523a91974664932241"> 6701</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga32896f14fd2897523a91974664932241">TXFR0</a>;                             </div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27755ff1a835bbd95f58ecdba1f2795b"> 6702</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27755ff1a835bbd95f58ecdba1f2795b">TXFR1</a>;                             </div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga331a5555b34b49975fd14f52d0989790"> 6703</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga331a5555b34b49975fd14f52d0989790">TXFR2</a>;                             </div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb7709e9633e66598f149c96d12e2640"> 6704</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb7709e9633e66598f149c96d12e2640">TXFR3</a>;                             </div><div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7de7b234e4846024bdeb9198f89edba"> 6705</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[48];</div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac60db58d1ff9c9bae1ff1460dd6972ab"> 6706</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac60db58d1ff9c9bae1ff1460dd6972ab">RXFR0</a>;                             </div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafdbe91d4e8ea80ec8bcc8c89551429e1"> 6707</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafdbe91d4e8ea80ec8bcc8c89551429e1">RXFR1</a>;                             </div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac4caeaac62400fb5d871f11574557a22"> 6708</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac4caeaac62400fb5d871f11574557a22">RXFR2</a>;                             </div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa997d3f01aca2c5e21a526b29e466f27"> 6709</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa997d3f01aca2c5e21a526b29e466f27">RXFR3</a>;                             </div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;} <a class="code" href="struct_s_p_i___type.html">SPI_Type</a>;</div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;</div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;</div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88c670302548b2d5b5f032b5709bc366"> 6722</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_MASK                        (0x1U)</span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f13f49cf8502462271d8a179338d81b"> 6723</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       (0U)</span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga615e3c6718820a26ff62dde21b352b27"> 6724</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_HALT_SHIFT)) &amp; SPI_MCR_HALT_MASK)</span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaebb0539e04af465a39892f5aaabc872d"> 6725</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     (0x300U)</span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1ffc13b9075cc6b0b34ea3162d6c1b74"> 6726</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    (8U)</span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga85a76d4d3ea961f858f6eed9882bfd99"> 6727</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_SMPL_PT_SHIFT)) &amp; SPI_MCR_SMPL_PT_MASK)</span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaedd370380f06f2e4bf2ca01babda8732"> 6728</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     (0x400U)</span></div><div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae1f4b01eb27f199a893e42f6a3d3edb7"> 6729</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    (10U)</span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaae3c74d637272a70177d20cfde606d6d"> 6730</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_CLR_RXF_SHIFT)) &amp; SPI_MCR_CLR_RXF_MASK)</span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b57559246a1a4c32c53542e9f0ea2cb"> 6731</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     (0x800U)</span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0f0a133d00c115835f0b50c334c104cf"> 6732</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    (11U)</span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3556df040389407ff335eb2c0829231a"> 6733</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_CLR_TXF_SHIFT)) &amp; SPI_MCR_CLR_TXF_MASK)</span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27dfc23fb0551340c07676e7092267d4"> 6734</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     (0x1000U)</span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaea17770537c6e387ed266e662f5e9d49"> 6735</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    (12U)</span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabef7124a5c4ecb95b364f88d8e98cefc"> 6736</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_DIS_RXF_SHIFT)) &amp; SPI_MCR_DIS_RXF_MASK)</span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa8bb3e6a285a70d51f3e637c2a29a41e"> 6737</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     (0x2000U)</span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga66fb6e165076aac7d60e416ed0950067"> 6738</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    (13U)</span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga161db05dd7fdd6904090126c0407ea01"> 6739</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_DIS_TXF_SHIFT)) &amp; SPI_MCR_DIS_TXF_MASK)</span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad6230b186a0f86d3b06973a0abad85d3"> 6740</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_MASK                        (0x4000U)</span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad71aeecbfd5ab69825143fb055ae3e2b"> 6741</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       (14U)</span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafaab696ae478ac9e423d8262502aae38"> 6742</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_MDIS_SHIFT)) &amp; SPI_MCR_MDIS_MASK)</span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1f301c07deb8544d117e752400e0e537"> 6743</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_MASK                        (0x8000U)</span></div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab24077f2090f26468c4ebe2ecfda7c5f"> 6744</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       (15U)</span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4b82cf6a4a4b286b6ec8c1dad08c746a"> 6745</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_DOZE_SHIFT)) &amp; SPI_MCR_DOZE_MASK)</span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga69de8a51e829efc59b2a2402a8210aeb"> 6746</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       (0xF0000U)</span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5130ba4524baa3be71b17af17b06b3e2"> 6747</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      (16U)</span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81637c9ef8f34bdb499086de99c99858"> 6748</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_PCSIS_SHIFT)) &amp; SPI_MCR_PCSIS_MASK)</span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2f3c41dcffc0058ae83ae7b1dbfffd86"> 6749</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_MASK                        (0x1000000U)</span></div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga78f4dfaad41aae2ee10979f2e248e4d3"> 6750</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       (24U)</span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga976b4b71102dac6e646d34dc6f91351b"> 6751</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_ROOE_SHIFT)) &amp; SPI_MCR_ROOE_MASK)</span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3fa9d02b4302f9963c26383bdeb35da8"> 6752</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_MASK                        (0x4000000U)</span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaaff9ea9fcaf46dc8bfd358d941e0d3ac"> 6753</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       (26U)</span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8e3423c2e937dc66be10e2314542ee28"> 6754</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_MTFE_SHIFT)) &amp; SPI_MCR_MTFE_MASK)</span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6d4131c2e45352910d630723c1172d2c"> 6755</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_MASK                         (0x8000000U)</span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7500a54a21171d20a3bbf0355350c9bd"> 6756</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        (27U)</span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5afa13e7f27cebb89bb952630967834f"> 6757</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_FRZ_SHIFT)) &amp; SPI_MCR_FRZ_MASK)</span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6f80a07ce3be21ee0de56c3de90f380"> 6758</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_MASK                       (0x30000000U)</span></div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f84d391d6b5838c50b44217617d66a8"> 6759</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      (28U)</span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4157226a8f489e3d1d8321beed0afcb6"> 6760</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_DCONF_SHIFT)) &amp; SPI_MCR_DCONF_MASK)</span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad40a2cace787fe5eaaf74379ffb7cfc2"> 6761</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   (0x40000000U)</span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c862186e43a26823716267bfadd92f"> 6762</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  (30U)</span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga741c4834ced3eb76c50fd2e161791689"> 6763</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_CONT_SCKE_SHIFT)) &amp; SPI_MCR_CONT_SCKE_MASK)</span></div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa201344af736c83618497329b6529f04"> 6764</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_MASK                        (0x80000000U)</span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7118ec0360c840ddef7e666831cb13fb"> 6765</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       (31U)</span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8c511b3daf106ff16f3b1ecec55ef2d2"> 6766</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_MCR_MSTR_SHIFT)) &amp; SPI_MCR_MSTR_MASK)</span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;</div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3b9bdb39b00af35d3f731123bc82d143"> 6769</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    (0xFFFF0000U)</span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4ac4f90bab2c1a761f439f50bcdca71f"> 6770</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   (16U)</span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e79144ff705279f17e657cd3d596afa"> 6771</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TCR_SPI_TCNT_SHIFT)) &amp; SPI_TCR_SPI_TCNT_MASK)</span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;</div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad1ba5817c825831950fc73cc726f0737"> 6774</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_MASK                         (0xFU)</span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad988143e0be530acb59dca0fad52ec0b"> 6775</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        (0U)</span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8ef1d047cb27c76c57b494ffeada5259"> 6776</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_BR_SHIFT)) &amp; SPI_CTAR_BR_MASK)</span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7d4ee19c78f67b68c6320eefe6a53ac0"> 6777</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_MASK                         (0xF0U)</span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaac557ee81ac4ec00ee6280d5b761edf1"> 6778</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        (4U)</span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga48f6e8c7555056687cfcc2c56fc63c46"> 6779</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_DT_SHIFT)) &amp; SPI_CTAR_DT_MASK)</span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad15c92f5474cc1ba1ca2af14c92cbf26"> 6780</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_MASK                        (0xF00U)</span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadbf91ef3bf1d4943ab782ff027d121bd"> 6781</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       (8U)</span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2cd43b6b9241829083a88d903cc1ca2a"> 6782</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_ASC_SHIFT)) &amp; SPI_CTAR_ASC_MASK)</span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5c824276fa48ae7b05fc922d20d237c0"> 6783</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      (0xF000U)</span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf4e35373d2e9149e1c73f9b65887ad37"> 6784</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     (12U)</span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3c988f51f8a9ffc42af2b1c780796666"> 6785</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_CSSCK_SHIFT)) &amp; SPI_CTAR_CSSCK_MASK)</span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4f40ea2ab0d14559523ab0699fd682c6"> 6786</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_MASK                        (0x30000U)</span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf53f764d59da1c7a68c9185a71dfec66"> 6787</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       (16U)</span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32e4047abbaf3dcf3d1cb2ab30142442"> 6788</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_PBR_SHIFT)) &amp; SPI_CTAR_PBR_MASK)</span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3680f8dc0308705f06e234914edfa14b"> 6789</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_MASK                        (0xC0000U)</span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4201dd4e39a23f36fc01eb3f74b7c094"> 6790</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       (18U)</span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9b8b72764c75d047a2b4deb5a6a15619"> 6791</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_PDT_SHIFT)) &amp; SPI_CTAR_PDT_MASK)</span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e9fd2ca2e90b6c40db0d51c8d8baa84"> 6792</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_MASK                       (0x300000U)</span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7883643ad4e73cc46c7a140375a2be7a"> 6793</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      (20U)</span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae16156d09743ff57feb66a1e4c96d8c8"> 6794</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_PASC_SHIFT)) &amp; SPI_CTAR_PASC_MASK)</span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27ec6f89727e91f1d272d06c6f1c44b3"> 6795</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     (0xC00000U)</span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8bb5e598d3bbadd3efc273c57bc522ab"> 6796</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    (22U)</span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1d67f4830c56355cfbee79721e4d30d3"> 6797</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_PCSSCK_SHIFT)) &amp; SPI_CTAR_PCSSCK_MASK)</span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadefae41f4962681a83ae61a653026dc2"> 6798</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      (0x1000000U)</span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f3c8977a22e59cab407497ba5e32dc9"> 6799</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     (24U)</span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4c9cea463fa7641c820c5622500cd296"> 6800</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_LSBFE_SHIFT)) &amp; SPI_CTAR_LSBFE_MASK)</span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga562416b33f74ea5595e122d862093e51"> 6801</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       (0x2000000U)</span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1a27d47d54bd5b51d69b21216b3662b4"> 6802</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      (25U)</span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga967844b3614749fa16ce2ddc72549653"> 6803</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_CPHA_SHIFT)) &amp; SPI_CTAR_CPHA_MASK)</span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga128560de0ef72566ec53bb208e6ad5ef"> 6804</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       (0x4000000U)</span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac46d6c45f2f45383d1f6d062a570e81d"> 6805</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      (26U)</span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad04548e76bbaa595940fc1d043cdbace"> 6806</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_CPOL_SHIFT)) &amp; SPI_CTAR_CPOL_MASK)</span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71b046a902929cf107f46e422092ff33"> 6807</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       (0x78000000U)</span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaabebaa480c90d32ad8bc580ea2507b8e"> 6808</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      (27U)</span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga217a65114bc44312a9c953c3fd394464"> 6809</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_FMSZ_SHIFT)) &amp; SPI_CTAR_FMSZ_MASK)</span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3347aad10c0b5dc1a5062275e89353b2"> 6810</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_MASK                        (0x80000000U)</span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4600954a3cc5c07f14c1b0e602cec4cd"> 6811</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       (31U)</span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga77bad716c1594f4effc799394f6a2483"> 6812</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_DBR_SHIFT)) &amp; SPI_CTAR_DBR_MASK)</span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;</div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="comment">/* The count of SPI_CTAR */</span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaab0ccf00dedff39044b958e061cd4f69"> 6815</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_COUNT                           (2U)</span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;</div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e8aa9f143abc35fcb9f86e5de378621"> 6818</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 (0x2000000U)</span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6470631f0d2f0d7722ab55a1f97c936e"> 6819</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                (25U)</span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga28951f37b39ab32bd77c07318b53e94f"> 6820</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_SLAVE_CPHA_SHIFT)) &amp; SPI_CTAR_SLAVE_CPHA_MASK)</span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c0bdc9ff5183b0e8da776a8d803ff1"> 6821</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 (0x4000000U)</span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga183134048ae879b82e3aa07b4a51d79d"> 6822</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                (26U)</span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga56f54251b5751bd87f577f5a3144446e"> 6823</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_SLAVE_CPOL_SHIFT)) &amp; SPI_CTAR_SLAVE_CPOL_MASK)</span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5230074b3809e2ef525e87fdca078717"> 6824</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 (0x78000000U)</span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf8ee524100dedae1cc3afb60643b2475"> 6825</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                (27U)</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga20fc13a457a7df6331fdfdcbbc89c972"> 6826</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_CTAR_SLAVE_FMSZ_SHIFT)) &amp; SPI_CTAR_SLAVE_FMSZ_MASK)</span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;</div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="comment">/* The count of SPI_CTAR_SLAVE */</span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0f2d4d476832545d05a60d1f54871be2"> 6829</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_COUNT                     (1U)</span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;</div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabf0bcd5a32bcc6e58bac1a0f826ab3c6"> 6832</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    (0xFU)</span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac1f2a81bf6d8b44020db098097c74964"> 6833</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   (0U)</span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7524dc6520cf5bcea82f6d62db3a5ee8"> 6834</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_POPNXTPTR_SHIFT)) &amp; SPI_SR_POPNXTPTR_MASK)</span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad70ca8db9ba4e1d62e081ef648d84752"> 6835</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_MASK                        (0xF0U)</span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gacd499785f654eb1b4d1ced2bf0b2e7ac"> 6836</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       (4U)</span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2b05bb18cd3b859747bf5bff6e0eda29"> 6837</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_RXCTR_SHIFT)) &amp; SPI_SR_RXCTR_MASK)</span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5526eeae29bb85218c41d8a06608acbd"> 6838</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     (0xF00U)</span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga129ad514464ae667c6d78ee9840236d5"> 6839</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    (8U)</span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabc6d25e4bdcb3abacedb397ad24b0bc3"> 6840</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TXNXTPTR_SHIFT)) &amp; SPI_SR_TXNXTPTR_MASK)</span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaba58e43f829f6e6103933bf570e9feb7"> 6841</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_MASK                        (0xF000U)</span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad7fc9ecdd51f12aabb492271648e133b"> 6842</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       (12U)</span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5bd8906225c5b7e8ed97cacd8a0d3bd"> 6843</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TXCTR_SHIFT)) &amp; SPI_SR_TXCTR_MASK)</span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71c5bf00b7a6fdd6df9f46068d43cc90"> 6844</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_MASK                         (0x20000U)</span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab969720c704e5da43908b804881bd512"> 6845</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        (17U)</span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6b4decf126f2648e8892c9c8341d2402"> 6846</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_RFDF_SHIFT)) &amp; SPI_SR_RFDF_MASK)</span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaec13b65c44bed521e4800ecd6f7e838a"> 6847</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_MASK                         (0x80000U)</span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6ceb5392843b8d85ed2f00305b524870"> 6848</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        (19U)</span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf1ae7f8c5ea26bf9393400bb355ec60c"> 6849</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_RFOF_SHIFT)) &amp; SPI_SR_RFOF_MASK)</span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa2b1ac1e36caec8d6c547c45e9436b5d"> 6850</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_MASK                         (0x2000000U)</span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8cc4f0762da38ecb90793428c8e5a26c"> 6851</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        (25U)</span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7f465919edfc1e08d99f45a23fff3f08"> 6852</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TFFF_SHIFT)) &amp; SPI_SR_TFFF_MASK)</span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa7abad389fa7a46434442b742d4a35c3"> 6853</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_MASK                         (0x8000000U)</span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0e5f44b6803f40e8db0718fe2812092a"> 6854</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        (27U)</span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3dbffba5f6f5bb828b87a6b2329b6276"> 6855</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TFUF_SHIFT)) &amp; SPI_SR_TFUF_MASK)</span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf90e19a9b8d8a54d8ae278820d8f1558"> 6856</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_MASK                         (0x10000000U)</span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0395371ab4e76da4f99c89bc6963e816"> 6857</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        (28U)</span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga78a6c798b522222613b13ff15bc0a19c"> 6858</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_EOQF_SHIFT)) &amp; SPI_SR_EOQF_MASK)</span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga82001e6d6fa1c1e51ab330a4d6b209c5"> 6859</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_MASK                        (0x40000000U)</span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga596b82d7dd4fe7f24ea66c19a9413b96"> 6860</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       (30U)</span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac82b2f662a1fdec456fa374282d26d5d"> 6861</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TXRXS_SHIFT)) &amp; SPI_SR_TXRXS_MASK)</span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3142ac7389c847b78c8f42e6bad5eec1"> 6862</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_MASK                          (0x80000000U)</span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4edd10f93f07c7b2edfbac31c1d4ebf5"> 6863</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_SHIFT                         (31U)</span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaef8ce3128f64525ab4aead7fc9fd4c60"> 6864</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_SR_TCF_SHIFT)) &amp; SPI_SR_TCF_MASK)</span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;</div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga10709e9e15464e94d63f2034df58cd32"> 6867</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  (0x10000U)</span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1abe68cebab13a4018f43162098e4cd6"> 6868</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 (16U)</span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac0822dc99c670f67d28ee973bc6dd9ec"> 6869</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_RFDF_DIRS_SHIFT)) &amp; SPI_RSER_RFDF_DIRS_MASK)</span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b78af7a1292fc0e0b4b39a92a4140b2"> 6870</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    (0x20000U)</span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga39481cbcda158bbfc6640eb07d0c2276"> 6871</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   (17U)</span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga220c88340bd372ec2b1a91557caac1b6"> 6872</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_RFDF_RE_SHIFT)) &amp; SPI_RSER_RFDF_RE_MASK)</span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32d8083bb571fb12a424b1803c596f47"> 6873</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    (0x80000U)</span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab18f888cf02c471809ebc9f807711a13"> 6874</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   (19U)</span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga23fe74057428ef330f653fe2115d270b"> 6875</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_RFOF_RE_SHIFT)) &amp; SPI_RSER_RFOF_RE_MASK)</span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga01228112dcc4440aa1678eb55b97306e"> 6876</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  (0x1000000U)</span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9f1684fdb2e7f9e9adb7afd07a3278da"> 6877</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 (24U)</span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gacec859c23755e68e8b6ca6ee2d42cec4"> 6878</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_TFFF_DIRS_SHIFT)) &amp; SPI_RSER_TFFF_DIRS_MASK)</span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1bb1c8b3d77e69e8ea3197b2a26392cb"> 6879</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    (0x2000000U)</span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6b7e6d97146fb2244a8b1fb870cf980b"> 6880</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   (25U)</span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57eacd49a756b99850d51f17e5d80475"> 6881</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_TFFF_RE_SHIFT)) &amp; SPI_RSER_TFFF_RE_MASK)</span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga245d7987838cad9b4392b051fbd6fb06"> 6882</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    (0x8000000U)</span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga42ef57e6e872c54f15ba9742f98ea522"> 6883</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   (27U)</span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0d53d442648e115ee18c1f0f6ed065c3"> 6884</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_TFUF_RE_SHIFT)) &amp; SPI_RSER_TFUF_RE_MASK)</span></div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga41b148811704b6e9903262dbd1d72433"> 6885</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    (0x10000000U)</span></div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga93b9a7fbf5962c0e407879c781779ac4"> 6886</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   (28U)</span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad3604b04d87365a05286029814555e09"> 6887</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_EOQF_RE_SHIFT)) &amp; SPI_RSER_EOQF_RE_MASK)</span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51ba97f1d47ebd36d19c5a634ce96873"> 6888</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     (0x80000000U)</span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51740ce9a6d3a38cf50cb1f19af3d002"> 6889</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    (31U)</span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga619908c67a62a0a51b8514f9629e0361"> 6890</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RSER_TCF_RE_SHIFT)) &amp; SPI_RSER_TCF_RE_MASK)</span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;</div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac3651a6adad71c41138f88336e7711b4"> 6893</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    (0xFFFFU)</span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac9778e35b8039b1268b42e16066a7812"> 6894</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   (0U)</span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad19c7faf45531d7c7a6703a54ac2f69d"> 6895</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_TXDATA_SHIFT)) &amp; SPI_PUSHR_TXDATA_MASK)</span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae2a7d0ea8a143281112074fe3745a70c"> 6896</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       (0xF0000U)</span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafb0dfe436cd6273ce0b0052aca58499e"> 6897</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      (16U)</span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad551a287ffb207f5d78c2ac04d393a9b"> 6898</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_PCS_SHIFT)) &amp; SPI_PUSHR_PCS_MASK)</span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad9e8859d590a59f5e208f5f4a2c8b873"> 6899</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     (0x4000000U)</span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7db8f0d7ae83f27f34eafd5e4d993ed1"> 6900</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    (26U)</span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4662cfbebbea26e0c427a9e4c310d9b2"> 6901</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_CTCNT_SHIFT)) &amp; SPI_PUSHR_CTCNT_MASK)</span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga997edfebb20bfe6a385f018eb9a8a8fb"> 6902</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       (0x8000000U)</span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81e193cbd4602af43cd59a35e56fa958"> 6903</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      (27U)</span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga91c3110a4dbb544395f48a657b22dabe"> 6904</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_EOQ_SHIFT)) &amp; SPI_PUSHR_EOQ_MASK)</span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3ac8018fdfe57c16da2782e99232ae45"> 6905</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      (0x70000000U)</span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga16a0810e65793ba9f24a5ae8be8cf49a"> 6906</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     (28U)</span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadc43fdbca4e34579e7ede4ac104c7ae5"> 6907</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_CTAS_SHIFT)) &amp; SPI_PUSHR_CTAS_MASK)</span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac28b0accd475a1a991ccece8d1333ae0"> 6908</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      (0x80000000U)</span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab114a13d8478311e8b77778d4cbd5d96"> 6909</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     (31U)</span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7efcf8c8ad046b928c6aa218e9d63be7"> 6910</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_CONT_SHIFT)) &amp; SPI_PUSHR_CONT_MASK)</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;</div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga70296421b5faddc6c9fbbb984685b5a0"> 6913</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              (0xFFFFU)</span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa965b8c34dc45034184a2cad39a0b825"> 6914</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             (0U)</span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5833d343153e57cb3493f85b0342989e"> 6915</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_PUSHR_SLAVE_TXDATA_SHIFT)) &amp; SPI_PUSHR_SLAVE_TXDATA_MASK)</span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;</div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3d2d3998529fd7de17cac99d625fe004"> 6918</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     (0xFFFFFFFFU)</span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga862819a722e0ccbd3f03edce9b82e5c2"> 6919</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    (0U)</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae6858b63bc7af767270dafed1e9c5060"> 6920</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_POPR_RXDATA_SHIFT)) &amp; SPI_POPR_RXDATA_MASK)</span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;</div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9a231481c0385058731013344776a9f1"> 6923</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_MASK                    (0xFFFFU)</span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f072c39e4ee2cddff2444298fc92be0"> 6924</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_SHIFT                   (0U)</span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae09e375e6cc7f496ac90d900888f7d9c"> 6925</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR0_TXDATA_SHIFT)) &amp; SPI_TXFR0_TXDATA_MASK)</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2d7e46a45e284b2a837f0dfa4103c9cc"> 6926</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5b1e75e9410e41d3c81384798040284"> 6927</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_SHIFT             (16U)</span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7534e83201b7ea6c7beb55f2ed16ecaa"> 6928</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR0_TXCMD_TXDATA_SHIFT)) &amp; SPI_TXFR0_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;</div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1264b5c9bd3d50782925741457405b2d"> 6931</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_MASK                    (0xFFFFU)</span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga15dd2d0a8568bc36fed73be8a4cb24a0"> 6932</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_SHIFT                   (0U)</span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7f5fddb0dfde74876bf4b6ff4603dd56"> 6933</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR1_TXDATA_SHIFT)) &amp; SPI_TXFR1_TXDATA_MASK)</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga03437d9c36165cd76cc1b649bc61fdcd"> 6934</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0240ff4345642a5bca2308c670c5a980"> 6935</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_SHIFT             (16U)</span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7aee126ae71c905a5041e9313be0bbea"> 6936</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR1_TXCMD_TXDATA_SHIFT)) &amp; SPI_TXFR1_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;</div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5af82cbc997e329e1c914390f4a46ddf"> 6939</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_MASK                    (0xFFFFU)</span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga563b2a2513ee7f9ba76d56405bfaa053"> 6940</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_SHIFT                   (0U)</span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga250949668a77db2805371541e9bb8e16"> 6941</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR2_TXDATA_SHIFT)) &amp; SPI_TXFR2_TXDATA_MASK)</span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7b74d7b06c2d79ce4f3f5171e63a66f6"> 6942</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8093c55dfe44be309ef0286209361f0e"> 6943</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_SHIFT             (16U)</span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga75b102ae2a2b880227933ea731c97323"> 6944</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR2_TXCMD_TXDATA_SHIFT)) &amp; SPI_TXFR2_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;</div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac55f871f2a4bd1462049674e1b69d771"> 6947</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_MASK                    (0xFFFFU)</span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga13d115127f0f26ef2f4afac9d4fcafd9"> 6948</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_SHIFT                   (0U)</span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga49209a3863af39f655a385ddd5b917c4"> 6949</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR3_TXDATA_SHIFT)) &amp; SPI_TXFR3_TXDATA_MASK)</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5db2d61f529d80173f78729f46c098a9"> 6950</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga22a70393315807bfa3480a1892da3531"> 6951</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_SHIFT             (16U)</span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabd1aff6c08d7a7334407f5a122fb2684"> 6952</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_TXFR3_TXCMD_TXDATA_SHIFT)) &amp; SPI_TXFR3_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;</div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga61ebb4d00d387b335d5b9d64d024e16f"> 6955</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_MASK                    (0xFFFFFFFFU)</span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga030988e177b7d3ab914b5bb4cd734463"> 6956</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_SHIFT                   (0U)</span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaefa909022ef28f93b77915a01f7456c6"> 6957</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RXFR0_RXDATA_SHIFT)) &amp; SPI_RXFR0_RXDATA_MASK)</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;</div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae5778ef350adb171937498b1b49ffdb0"> 6960</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_MASK                    (0xFFFFFFFFU)</span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6747e932cee7cbdab3b46213f8d793b"> 6961</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_SHIFT                   (0U)</span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac6df902214c0e119f65e494ad20d21c6"> 6962</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RXFR1_RXDATA_SHIFT)) &amp; SPI_RXFR1_RXDATA_MASK)</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;</div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga659737d6e82c6f3ace0e1d568157426f"> 6965</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_MASK                    (0xFFFFFFFFU)</span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac8d903abae42a6b97dcbdc5bf31b1276"> 6966</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_SHIFT                   (0U)</span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88f81c7a0134abe2eb9dac410625fee3"> 6967</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RXFR2_RXDATA_SHIFT)) &amp; SPI_RXFR2_RXDATA_MASK)</span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;</div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga06579b6d579b820152dd81435d71c09e"> 6970</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_MASK                    (0xFFFFFFFFU)</span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaae4c2a3c38669f7a03fbcaabd29de0c7"> 6971</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_SHIFT                   (0U)</span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa0268e30e0adb838413ec371a2afecf7"> 6972</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; SPI_RXFR3_RXDATA_SHIFT)) &amp; SPI_RXFR3_RXDATA_MASK)</span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;</div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;</div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;</div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadeaa49ab944c7dcae2a868b0450232c8"> 6982</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x4002C000u)</span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;</div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf26e39c91b262cc480085abcc450d3d5"> 6984</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;</div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 6986</a></span>&#160;<span class="preprocessor">#define SPI1_BASE                                (0x4002D000u)</span></div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;</div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad483be344a28ac800be8f03654a9612f"> 6988</a></span>&#160;<span class="preprocessor">#define SPI1                                     ((SPI_Type *)SPI1_BASE)</span></div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;</div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab542f6d657e05e21cc2c9e66ae3ceb41"> 6990</a></span>&#160;<span class="preprocessor">#define SPI_BASE_ADDRS                           { SPI0_BASE, SPI1_BASE }</span></div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;</div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3a16fecfe27c2052ab60e014be3f66f6"> 6992</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0, SPI1 }</span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;</div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga30fd955e8b934f6ea091b7476a020d59"> 6994</a></span>&#160;<span class="preprocessor">#define SPI_IRQS                                 { SPI0_IRQn, SPI1_IRQn }</span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160; <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;</div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;</div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="comment">   -- TPM Peripheral Access Layer</span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;</div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html"> 7011</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a"> 7012</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a">SC</a>;                                </div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6095a27d764d06750fc0d642e08f8b2a"> 7013</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6095a27d764d06750fc0d642e08f8b2a">CNT</a>;                               </div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb"> 7014</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb">MOD</a>;                               </div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863"> 7016</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863">CnSC</a>;                              </div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac"> 7017</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac">CnV</a>;                               </div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;  } CONTROLS[4];</div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae456f971869c40ad0dc2bd7199636300"> 7019</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[36];</div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0b3f4c41f87ca52c3b6bca0bafa0df6b"> 7020</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a>;                            </div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga751eb9bad252d2a0d98a9d0f0c8ae7d4"> 7021</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[16];</div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga26b6fa0ba5b755cebdc2e3457f8a5172"> 7022</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga26b6fa0ba5b755cebdc2e3457f8a5172">COMBINE</a>;                           </div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga186e433a83d42ecd6b4e218ea63d9674"> 7023</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[8];</div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9037a11797290aef4ac48048c07e2e89"> 7024</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9037a11797290aef4ac48048c07e2e89">POL</a>;                               </div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e4cf360c8569570721315e4ec5efee5"> 7025</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[4];</div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4db3bd27e96389911d0d4b7f88f56f67"> 7026</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4db3bd27e96389911d0d4b7f88f56f67">FILTER</a>;                            </div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6ea8e8615e2c3fed17a661c8b53db8a9"> 7027</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4];</div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9416ddd62b5d7ccea41cb9bb4cd7b29f"> 7028</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9416ddd62b5d7ccea41cb9bb4cd7b29f">QDCTRL</a>;                            </div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga42f5a13cd52a3f76b0b20e3e7cb441b4"> 7029</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga42f5a13cd52a3f76b0b20e3e7cb441b4">CONF</a>;                              </div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;} <a class="code" href="struct_t_p_m___type.html">TPM_Type</a>;</div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;</div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="comment">   -- TPM Register Masks</span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;</div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab20218cf8b49b4d2aa932cfafdf5a43e"> 7042</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS_MASK                           (0x7U)</span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga13fca37c98cc93640be8ed1733cb9805"> 7043</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS_SHIFT                          (0U)</span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga41fa7e0f125e9bdeaf17b70dea969399"> 7044</a></span>&#160;<span class="preprocessor">#define TPM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_PS_SHIFT)) &amp; TPM_SC_PS_MASK)</span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga86346adaa1aec83adbcf3a21289d6400"> 7045</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_MASK                         (0x18U)</span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9268286302a41feb004444a7b368af69"> 7046</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_SHIFT                        (3U)</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae0978f8437371339fe391bf34ff321bb"> 7047</a></span>&#160;<span class="preprocessor">#define TPM_SC_CMOD(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_CMOD_SHIFT)) &amp; TPM_SC_CMOD_MASK)</span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2ed4f55ed6ec313d2f5c0cef0d9606e7"> 7048</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_MASK                        (0x20U)</span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1bf84a093f66cf0f37c7b77ee16c32b3"> 7049</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_SHIFT                       (5U)</span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab2cc78fe1027407f56ca1d634504c6de"> 7050</a></span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_CPWMS_SHIFT)) &amp; TPM_SC_CPWMS_MASK)</span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga67bad1290533531584e40005c865380d"> 7051</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_MASK                         (0x40U)</span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga6ab65f7b4d48095133fd762e1595eb3a"> 7052</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_SHIFT                        (6U)</span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga81f381f640b9d867e67822fba52b1faa"> 7053</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_TOIE_SHIFT)) &amp; TPM_SC_TOIE_MASK)</span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae25305cad922790ffe882f8d4d423439"> 7054</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF_MASK                          (0x80U)</span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaa58c9acc6863e92d142671b2da4b60a5"> 7055</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF_SHIFT                         (7U)</span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gacfa7d026ef3dcc0db7720661193022ec"> 7056</a></span>&#160;<span class="preprocessor">#define TPM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_TOF_SHIFT)) &amp; TPM_SC_TOF_MASK)</span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5d17b5a81f3f84eee65c94d5b0e7eca6"> 7057</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA_MASK                          (0x100U)</span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga04279ab580223012d6e172ce92a5f8c5"> 7058</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA_SHIFT                         (8U)</span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga378b523c95d8ba9d626e426bfc91c3e2"> 7059</a></span>&#160;<span class="preprocessor">#define TPM_SC_DMA(x)                            (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_SC_DMA_SHIFT)) &amp; TPM_SC_DMA_MASK)</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;</div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae4ca4e3ce211106290e584675dab1d28"> 7062</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_MASK                       (0xFFFFU)</span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gabc68cb7f4dfd853021c35f9cad5b05e2"> 7063</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_SHIFT                      (0U)</span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5b121b9bc3cc5527202fc0e64eae37fd"> 7064</a></span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CNT_COUNT_SHIFT)) &amp; TPM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;</div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga547f0f1f80a59cf7a5c19b6e5ee66055"> 7067</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_MASK                         (0xFFFFU)</span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad3b8c1cb94d29448d0eef30e94d65299"> 7068</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_SHIFT                        (0U)</span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5bbadc84c3e752cd934747b91cdaf426"> 7069</a></span>&#160;<span class="preprocessor">#define TPM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_MOD_MOD_SHIFT)) &amp; TPM_MOD_MOD_MASK)</span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;</div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga22ac77707a11ee299dc16d5a6b738739"> 7072</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_MASK                        (0x1U)</span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga368e054056cb1a0c32a9b3493e4c5871"> 7073</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_SHIFT                       (0U)</span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab93404e2873a4d644f53c02fb5c17f05"> 7074</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_DMA_SHIFT)) &amp; TPM_CnSC_DMA_MASK)</span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2e5b9e774ab4f1ad012602f399949dbf"> 7075</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_MASK                       (0x4U)</span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae1c6de45c167effd025f7dc8219a0362"> 7076</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_SHIFT                      (2U)</span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf54cebb2611b099b10f1e8ab1642aa1f"> 7077</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_ELSA_SHIFT)) &amp; TPM_CnSC_ELSA_MASK)</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga147b60bd08ffe27748d03dfeb6fcc327"> 7078</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_MASK                       (0x8U)</span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaa7e82ce01efb5e40ec556ff6c656b995"> 7079</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_SHIFT                      (3U)</span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga0ec35197ba98b3c0a4a42691646f0fd7"> 7080</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_ELSB_SHIFT)) &amp; TPM_CnSC_ELSB_MASK)</span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1701b53531ba658b0a237329ee8e223d"> 7081</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_MASK                        (0x10U)</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1fdd989e2e0ec651c5e31641dde8f3ab"> 7082</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_SHIFT                       (4U)</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga347134863250a8610dcbd5cc89c4679a"> 7083</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_MSA_SHIFT)) &amp; TPM_CnSC_MSA_MASK)</span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gadcd7434cb96e2f7ea230e9007fc1d438"> 7084</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_MASK                        (0x20U)</span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaaac3c867927ac54cedc020da041c890d"> 7085</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_SHIFT                       (5U)</span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3ca2e73c81bd6a05ded83a2ed9d2bfb0"> 7086</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_MSB_SHIFT)) &amp; TPM_CnSC_MSB_MASK)</span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga10d745a2f031a572b8d871ac2d6199a8"> 7087</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_MASK                       (0x40U)</span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga621c521a5a2376b0685156af85a93b56"> 7088</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_SHIFT                      (6U)</span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad27be22c32533079ff92a9685468f896"> 7089</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_CHIE_SHIFT)) &amp; TPM_CnSC_CHIE_MASK)</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gac8ec8543edea61f3ebe7c98f09addd6c"> 7090</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_MASK                        (0x80U)</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga070c2d7e35f829f8f2025682c04193d8"> 7091</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_SHIFT                       (7U)</span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5a5812ac655d55f524a2dcca1e3b9baa"> 7092</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnSC_CHF_SHIFT)) &amp; TPM_CnSC_CHF_MASK)</span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;</div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="comment">/* The count of TPM_CnSC */</span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5e0f281dcf1bee0c4500c5f99c14f909"> 7095</a></span>&#160;<span class="preprocessor">#define TPM_CnSC_COUNT                           (4U)</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;</div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab65cebe025551107c0b6dd05e5795ae5"> 7098</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_MASK                         (0xFFFFU)</span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga89562c16ce3c849bd51b1ba1e124b307"> 7099</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_SHIFT                        (0U)</span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga28132959dec9653625c8f6d16c47d635"> 7100</a></span>&#160;<span class="preprocessor">#define TPM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CnV_VAL_SHIFT)) &amp; TPM_CnV_VAL_MASK)</span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;</div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="comment">/* The count of TPM_CnV */</span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga26a5513883384b455a94bf705e78fe15"> 7103</a></span>&#160;<span class="preprocessor">#define TPM_CnV_COUNT                            (4U)</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;</div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2441823dbe4ebc3b7f88773a95eff6d6"> 7106</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_MASK                     (0x1U)</span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab7b122b8ff741ae1bacff6a0929d7adc"> 7107</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_SHIFT                    (0U)</span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga172b7520f10a6535f2a4ffb65bb84278"> 7108</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH0F_SHIFT)) &amp; TPM_STATUS_CH0F_MASK)</span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaed654f625ebff2d9f8a2cc89ef410330"> 7109</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_MASK                     (0x2U)</span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga531fc0daa18458bc1d781df31cffbfe9"> 7110</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_SHIFT                    (1U)</span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga8770f4b598143b6884a2e8302c49c572"> 7111</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH1F_SHIFT)) &amp; TPM_STATUS_CH1F_MASK)</span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga151f2aa4b0d2eef94e75170580ca4c13"> 7112</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_MASK                     (0x4U)</span></div><div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga99af753c0fea3de796c9226db4d5c9f3"> 7113</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_SHIFT                    (2U)</span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga7c32f74e206b5591505f7642ef514971"> 7114</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH2F_SHIFT)) &amp; TPM_STATUS_CH2F_MASK)</span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf38a26c12fe2fb6eaa5bc39bba39a500"> 7115</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_MASK                     (0x8U)</span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga4d0b65d9b967127713fdddd70a654c50"> 7116</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_SHIFT                    (3U)</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab657cadf3ff2856cf6ded71e879b5867"> 7117</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_CH3F_SHIFT)) &amp; TPM_STATUS_CH3F_MASK)</span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2b3ff7c5c27b1645f2aa20e443bd806c"> 7118</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_MASK                      (0x100U)</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5a38aeba334eb7104fc05909881ee482"> 7119</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_SHIFT                     (8U)</span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1bfaf2ff629083b93ddac505c52bda58"> 7120</a></span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_STATUS_TOF_SHIFT)) &amp; TPM_STATUS_TOF_MASK)</span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;</div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5841d553d23ef88202ffb0f10e3e4728"> 7123</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMBINE0_MASK                (0x1U)</span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf4cb804f1f4bbc7194e9a0989b71b55b"> 7124</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMBINE0_SHIFT               (0U)</span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaebc4f8977f7b451a8dcc93728cba6022"> 7125</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMBINE0(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_COMBINE_COMBINE0_SHIFT)) &amp; TPM_COMBINE_COMBINE0_MASK)</span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga8bebd69b8b4f5faf84b27eb19f18bc2f"> 7126</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMSWAP0_MASK                (0x2U)</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaaa499bbf143c1c9368b09c66ed1c3ae2"> 7127</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMSWAP0_SHIFT               (1U)</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3074781afc0d0af0513849010a4ab39b"> 7128</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMSWAP0(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_COMBINE_COMSWAP0_SHIFT)) &amp; TPM_COMBINE_COMSWAP0_MASK)</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3938a440029fc08ff298f846b5c98690"> 7129</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMBINE1_MASK                (0x100U)</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2212d12e9a050bb587d076c22e1c9587"> 7130</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMBINE1_SHIFT               (8U)</span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga0b52e5344a7c15de86ecc12d44f5f625"> 7131</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMBINE1(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_COMBINE_COMBINE1_SHIFT)) &amp; TPM_COMBINE_COMBINE1_MASK)</span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga09816f07477fb6c7571c116daed56dcd"> 7132</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMSWAP1_MASK                (0x200U)</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga93bc20efd29d65800cfdc690b41aeea0"> 7133</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMSWAP1_SHIFT               (9U)</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga7b6c18854c56f9db7cab57e5e6937efe"> 7134</a></span>&#160;<span class="preprocessor">#define TPM_COMBINE_COMSWAP1(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_COMBINE_COMSWAP1_SHIFT)) &amp; TPM_COMBINE_COMSWAP1_MASK)</span></div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;</div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9fcdee10cb45dcad8aab327b49b37274"> 7137</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL0_MASK                        (0x1U)</span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga4d48b4838b250911abe65f8a4f44f6d0"> 7138</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL0_SHIFT                       (0U)</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaaaa83dec21e88499ea0f24262cf33acc"> 7139</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL0(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL0_SHIFT)) &amp; TPM_POL_POL0_MASK)</span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9086844811cbd6d3b145c15615ffeb79"> 7140</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL1_MASK                        (0x2U)</span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga456ad7191f7a102c240eade37156f41e"> 7141</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL1_SHIFT                       (1U)</span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2d7e2b437b1feec6ffa2500eba9684fd"> 7142</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL1(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL1_SHIFT)) &amp; TPM_POL_POL1_MASK)</span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga815df6c46ad9c26198d208d909b4ecdc"> 7143</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL2_MASK                        (0x4U)</span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga7252ff73c800f201fc6de1a8017afb2d"> 7144</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL2_SHIFT                       (2U)</span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga4901e2fe9de6eebbfa54904851f8a643"> 7145</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL2(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL2_SHIFT)) &amp; TPM_POL_POL2_MASK)</span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga50f2e98cad779d2a60ddff115a98666c"> 7146</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL3_MASK                        (0x8U)</span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga66f86957c7b594a750937f2d73ca2329"> 7147</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL3_SHIFT                       (3U)</span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga209a5dd5f2d62805440af8b7201cf6c8"> 7148</a></span>&#160;<span class="preprocessor">#define TPM_POL_POL3(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_POL_POL3_SHIFT)) &amp; TPM_POL_POL3_MASK)</span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;</div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf80be3f0aebce78a0e90847b144dffaf"> 7151</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH0FVAL_MASK                  (0xFU)</span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae2f79f72c896e70664d49ddceb4eeb3d"> 7152</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH0FVAL_SHIFT                 (0U)</span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaa3eb25e1c75c55c039c41b56a81cd027"> 7153</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_FILTER_CH0FVAL_SHIFT)) &amp; TPM_FILTER_CH0FVAL_MASK)</span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9174eb9105a825e3f5a8a52c74d4dafc"> 7154</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH1FVAL_MASK                  (0xF0U)</span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga61568e56c830e5c3a01ea991ac51a040"> 7155</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH1FVAL_SHIFT                 (4U)</span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf82c869eb745ab79bf06b91ad13aa78a"> 7156</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_FILTER_CH1FVAL_SHIFT)) &amp; TPM_FILTER_CH1FVAL_MASK)</span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5eb8550a6236bdcfd2ba36f56c908582"> 7157</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH2FVAL_MASK                  (0xF00U)</span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga137c5b2963c98d77e201a67be4cf6b02"> 7158</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH2FVAL_SHIFT                 (8U)</span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga297633987bac3dc3bc0cbf74ff6df1aa"> 7159</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_FILTER_CH2FVAL_SHIFT)) &amp; TPM_FILTER_CH2FVAL_MASK)</span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gafdd473ac201c34aed56d295ddeb58a49"> 7160</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH3FVAL_MASK                  (0xF000U)</span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2fb96538fb7045fa81804ee119473467"> 7161</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH3FVAL_SHIFT                 (12U)</span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad8f3f2af061e5f3a58df8256440ec709"> 7162</a></span>&#160;<span class="preprocessor">#define TPM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_FILTER_CH3FVAL_SHIFT)) &amp; TPM_FILTER_CH3FVAL_MASK)</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;</div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga0a141bedc4ab03146f295902437fe0dd"> 7165</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_QUADEN_MASK                   (0x1U)</span></div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga41854cfa8b632f889e08ecdd317ec435"> 7166</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_QUADEN_SHIFT                  (0U)</span></div><div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gadc52ffedef0b6d740bb4e57209185e08"> 7167</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_QUADEN(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_QDCTRL_QUADEN_SHIFT)) &amp; TPM_QDCTRL_QUADEN_MASK)</span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga98ca981f4eca49c56ebdbfa9723732ea"> 7168</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_TOFDIR_MASK                   (0x2U)</span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad203427ca6ef17e74a1d0e41ed00f58c"> 7169</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_TOFDIR_SHIFT                  (1U)</span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga8255e5354dcff3cf94c438f352882449"> 7170</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_TOFDIR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_QDCTRL_TOFDIR_SHIFT)) &amp; TPM_QDCTRL_TOFDIR_MASK)</span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5e8f6ccbef4f56b7414a76e2490e3fdf"> 7171</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_QUADIR_MASK                   (0x4U)</span></div><div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga0d269bef8010d58f1efbabe0541879c3"> 7172</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_QUADIR_SHIFT                  (2U)</span></div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga7969450a6a215ca2acae99c0f21627a3"> 7173</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_QUADIR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_QDCTRL_QUADIR_SHIFT)) &amp; TPM_QDCTRL_QUADIR_MASK)</span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad94e203c53a5b714530fb2ddbd18638f"> 7174</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_QUADMODE_MASK                 (0x8U)</span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga79e634b15f62eed7e56d3f4f32593d74"> 7175</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_QUADMODE_SHIFT                (3U)</span></div><div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gac2d6c1839a39db465aa4e992fa94aa4f"> 7176</a></span>&#160;<span class="preprocessor">#define TPM_QDCTRL_QUADMODE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_QDCTRL_QUADMODE_SHIFT)) &amp; TPM_QDCTRL_QUADMODE_MASK)</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;</div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3588ec19d239de2ab13d4305b2beb96a"> 7179</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_MASK                     (0x20U)</span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gad0be3a285e31316fb01fe11d311531d6"> 7180</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_SHIFT                    (5U)</span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga68f20aa76ed528653fb720d823511c46"> 7181</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_DOZEEN_SHIFT)) &amp; TPM_CONF_DOZEEN_MASK)</span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf0d19de5100b155d1e946914e2d2756d"> 7182</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_MASK                    (0xC0U)</span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga25ea1086410a263c975c77f31e18079c"> 7183</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_SHIFT                   (6U)</span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga70aa3e6b93f7303ad7bc838330a45402"> 7184</a></span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_DBGMODE_SHIFT)) &amp; TPM_CONF_DBGMODE_MASK)</span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab7b91078ebd94a6d143265c365020fef"> 7185</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBSYNC_MASK                    (0x100U)</span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga21d544c3b37febeee7525c8246d7f553"> 7186</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBSYNC_SHIFT                   (8U)</span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga640f2f1cb26cdd0af7ddb04c89bab413"> 7187</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBSYNC(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_GTBSYNC_SHIFT)) &amp; TPM_CONF_GTBSYNC_MASK)</span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga70d64b81799a4ecd3933ea8e46618747"> 7188</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_MASK                     (0x200U)</span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga6ecd0b94ee9f74112c93027dd5833468"> 7189</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_SHIFT                    (9U)</span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3bfa358856f5e6b0b21566a15f371b01"> 7190</a></span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_GTBEEN_SHIFT)) &amp; TPM_CONF_GTBEEN_MASK)</span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab1950d4b5e28ba67b305e3fca7f716f0"> 7191</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_MASK                       (0x10000U)</span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga007e2eccc45940318d15822a729ca061"> 7192</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_SHIFT                      (16U)</span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga3a769eea9b0e3abc8a49f7a13111b896"> 7193</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_CSOT_SHIFT)) &amp; TPM_CONF_CSOT_MASK)</span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga627db017557d5466cd9aeb7e8e8f91ed"> 7194</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_MASK                       (0x20000U)</span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1c255c7ab3843cb488664bcc582a3294"> 7195</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_SHIFT                      (17U)</span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gab2631db2118a49b5a50e283a0721ea7f"> 7196</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_CSOO_SHIFT)) &amp; TPM_CONF_CSOO_MASK)</span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga0ec6abbf10f7d46ff88e60b86e4c5de9"> 7197</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_MASK                       (0x40000U)</span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaff3474ae6e7542a599c5696d928aab74"> 7198</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_SHIFT                      (18U)</span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae295e543ac2865ce73ebf83c36f969b6"> 7199</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CROT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_CROT_SHIFT)) &amp; TPM_CONF_CROT_MASK)</span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9dfd65ce1639c73e305e075e0d99578c"> 7200</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CPOT_MASK                       (0x80000U)</span></div><div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaba2f2d5b4d08ed87c5a03459a15c6874"> 7201</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CPOT_SHIFT                      (19U)</span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gadf6ed47609e6c8f9231b841cd06d1eac"> 7202</a></span>&#160;<span class="preprocessor">#define TPM_CONF_CPOT(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_CPOT_SHIFT)) &amp; TPM_CONF_CPOT_MASK)</span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9b024cc8c97314fc488a10076429181a"> 7203</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGPOL_MASK                     (0x400000U)</span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga625b92b6ce44e6bbf6e8fe5664c5ac97"> 7204</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGPOL_SHIFT                    (22U)</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gae09adc3b38566ef3068e7b13c0a3ddbe"> 7205</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGPOL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_TRGPOL_SHIFT)) &amp; TPM_CONF_TRGPOL_MASK)</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga5b9a57c9752fefd7a934a7b72261c9ca"> 7206</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSRC_MASK                     (0x800000U)</span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gace85d4c81d90e8422deb9ce531a901be"> 7207</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSRC_SHIFT                    (23U)</span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaa79f1e8499481b83a62eb1654d3ebddb"> 7208</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSRC(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_TRGSRC_SHIFT)) &amp; TPM_CONF_TRGSRC_MASK)</span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gaf967b5f3b180314df5c4990c14b53ebe"> 7209</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_MASK                     (0xF000000U)</span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga44218135f21b8af592c21f46fc097423"> 7210</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_SHIFT                    (24U)</span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga9cce83bc335e7c53566df0a88083b045"> 7211</a></span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TPM_CONF_TRGSEL_SHIFT)) &amp; TPM_CONF_TRGSEL_MASK)</span></div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;</div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160; <span class="comment">/* end of group TPM_Register_Masks */</span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;</div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;</div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="comment">/* TPM - Peripheral instance base addresses */</span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gafce6fdf5fb48d6c6b77a8c5a86ae50c2"> 7221</a></span>&#160;<span class="preprocessor">#define TPM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;</div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga255cfcfa3e71e5e8bc0f8eb3272de220"> 7223</a></span>&#160;<span class="preprocessor">#define TPM0                                     ((TPM_Type *)TPM0_BASE)</span></div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;</div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga563e0e90d795a6083656fd2d61c0f694"> 7225</a></span>&#160;<span class="preprocessor">#define TPM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;</div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga2e4965bffa80b3aab662e2d60096ae53"> 7227</a></span>&#160;<span class="preprocessor">#define TPM1                                     ((TPM_Type *)TPM1_BASE)</span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;</div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#gac3255fe3941602acc3b942bb6d885611"> 7229</a></span>&#160;<span class="preprocessor">#define TPM2_BASE                                (0x4003A000u)</span></div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;</div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga833a0146c6466718ff4e2ffa215355ea"> 7231</a></span>&#160;<span class="preprocessor">#define TPM2                                     ((TPM_Type *)TPM2_BASE)</span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;</div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga0087611419dac57b62b50b4fb052ce37"> 7233</a></span>&#160;<span class="preprocessor">#define TPM_BASE_ADDRS                           { TPM0_BASE, TPM1_BASE, TPM2_BASE }</span></div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;</div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga1d61ed554c056d8f63d1dbcc7ce05e62"> 7235</a></span>&#160;<span class="preprocessor">#define TPM_BASE_PTRS                            { TPM0, TPM1, TPM2 }</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;</div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___t_p_m___register___masks.html#ga00286d54e4f8b9944c9fb9fc5acf54ba"> 7237</a></span>&#160;<span class="preprocessor">#define TPM_IRQS                                 { TPM0_IRQn, TPM1_IRQn, TPM2_IRQn }</span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160; <span class="comment">/* end of group TPM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;</div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;</div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="comment">   -- TRNG Peripheral Access Layer</span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;</div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeafb480414c6a4a4e4314747e5e3aa0"> 7255</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeafb480414c6a4a4e4314747e5e3aa0">MCTL</a>;                              </div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae0d53fedd3c877bac72fbd6adbadb197"> 7256</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae0d53fedd3c877bac72fbd6adbadb197">SCMISC</a>;                            </div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4411088c179aecefb6b099374abb5949"> 7257</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4411088c179aecefb6b099374abb5949">PKRRNG</a>;                            </div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafcbf9c706f5e7373c3221cd99057c9a2"> 7259</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafcbf9c706f5e7373c3221cd99057c9a2">PKRMAX</a>;                            </div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3ba282eec41bd1d56a664e781ddc92e5"> 7260</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3ba282eec41bd1d56a664e781ddc92e5">PKRSQ</a>;                             </div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;  };</div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga40117c0218afde94483832c6f40eb0ab"> 7262</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga40117c0218afde94483832c6f40eb0ab">SDCTL</a>;                             </div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x14 */</span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e4186c987991db2055d1d27cf0f60d9"> 7264</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e4186c987991db2055d1d27cf0f60d9">SBLIM</a>;                             </div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf4a2b4306ea1f45169f48e500268e414"> 7265</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf4a2b4306ea1f45169f48e500268e414">TOTSAM</a>;                            </div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;  };</div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71b13ae58847819182ae1c110ab1816c"> 7267</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71b13ae58847819182ae1c110ab1816c">FRQMIN</a>;                            </div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1C */</span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa718581f0b76b6ae46e8946e37965e02"> 7269</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa718581f0b76b6ae46e8946e37965e02">FRQCNT</a>;                            </div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0505b09e6b0d23bc18710642396169b8"> 7270</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0505b09e6b0d23bc18710642396169b8">FRQMAX</a>;                            </div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;  };</div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x20 */</span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga078bb09ccd63d90efd7b265ef492bfcf"> 7273</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga078bb09ccd63d90efd7b265ef492bfcf">SCMC</a>;                              </div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad0799e7eadfb45df21ff4002bd2bff46"> 7274</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad0799e7eadfb45df21ff4002bd2bff46">SCML</a>;                              </div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;  };</div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x24 */</span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5354dab1e9213ebe9e5fa761d012e459"> 7277</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5354dab1e9213ebe9e5fa761d012e459">SCR1C</a>;                             </div><div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga90d57685e5ec8c381296deb62cf2be7d"> 7278</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga90d57685e5ec8c381296deb62cf2be7d">SCR1L</a>;                             </div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;  };</div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x28 */</span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1179ba8e69b62d6b41c02d3f2c35f75"> 7281</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1179ba8e69b62d6b41c02d3f2c35f75">SCR2C</a>;                             </div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9a2250477e1128160fdae63e98c9dff"> 7282</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9a2250477e1128160fdae63e98c9dff">SCR2L</a>;                             </div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;  };</div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x2C */</span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb9ddffedafd3f38e503c11d44d35181"> 7285</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb9ddffedafd3f38e503c11d44d35181">SCR3C</a>;                             </div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad12ce6952f66988843364a95f05358ab"> 7286</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad12ce6952f66988843364a95f05358ab">SCR3L</a>;                             </div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;  };</div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x30 */</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga81dc5fa18d7cd2430d91b36087505792"> 7289</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga81dc5fa18d7cd2430d91b36087505792">SCR4C</a>;                             </div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabe1f0198ee820d2d5d28905f194c2e5b"> 7290</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabe1f0198ee820d2d5d28905f194c2e5b">SCR4L</a>;                             </div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;  };</div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f3f887db2af77b4983c4b4b24ecf3d5"> 7293</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f3f887db2af77b4983c4b4b24ecf3d5">SCR5C</a>;                             </div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48ce51d9f48c30679a5881eb8b2a8cb6"> 7294</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48ce51d9f48c30679a5881eb8b2a8cb6">SCR5L</a>;                             </div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;  };</div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x38 */</span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16dc341902c31ad93e762f4828078579"> 7297</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16dc341902c31ad93e762f4828078579">SCR6PC</a>;                            </div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4243bc74579b2cf474b28bcf2e72a7af"> 7298</a></span>&#160;    <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4243bc74579b2cf474b28bcf2e72a7af">SCR6PL</a>;                            </div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;  };</div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26"> 7300</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26">STATUS</a>;                            </div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac9fe15b40f03bc93a625627618b7b716"> 7301</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ENT[16];                           </div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga022c98e4bf252d62dd2b9241efe7f749"> 7302</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga022c98e4bf252d62dd2b9241efe7f749">PKRCNT10</a>;                          </div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa12de5a275a5990d92531c3e74b950ff"> 7303</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa12de5a275a5990d92531c3e74b950ff">PKRCNT32</a>;                          </div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga44488ced4955f8b5bd7348d84b3c95b8"> 7304</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga44488ced4955f8b5bd7348d84b3c95b8">PKRCNT54</a>;                          </div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga970ab584f5b8d53589603f8948e0151d"> 7305</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga970ab584f5b8d53589603f8948e0151d">PKRCNT76</a>;                          </div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07df917e1fbbbf68719f11d69acd02f5"> 7306</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07df917e1fbbbf68719f11d69acd02f5">PKRCNT98</a>;                          </div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabef759450e975d4a6effcc36112fa7ad"> 7307</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabef759450e975d4a6effcc36112fa7ad">PKRCNTBA</a>;                          </div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cf7b34047abf911fdb0d672ae5f5fb6"> 7308</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cf7b34047abf911fdb0d672ae5f5fb6">PKRCNTDC</a>;                          </div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86a96e94a97895fcd96965bc29bb4331"> 7309</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86a96e94a97895fcd96965bc29bb4331">PKRCNTFE</a>;                          </div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4398e5001fa061061fe95e2ceef7a31a"> 7310</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[16];</div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4ceea6da4a940b6d348a8d814397791"> 7311</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4ceea6da4a940b6d348a8d814397791">SEC_CFG</a>;                           </div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ca4267f763e792742559f95171a1196"> 7312</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ca4267f763e792742559f95171a1196">INT_CTRL</a>;                          </div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafaacffb4f67efcb63a0372140c4e50cb"> 7313</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafaacffb4f67efcb63a0372140c4e50cb">INT_MASK</a>;                          </div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37a750768c65ec34c269d8a8c7557231"> 7314</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37a750768c65ec34c269d8a8c7557231">INT_STATUS</a>;                        </div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad8a834e9c0be4b8a1f57679868c10f2d"> 7315</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[48];</div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a73c676b0b8d108278835003852a1f1"> 7316</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a73c676b0b8d108278835003852a1f1">VID1</a>;                              </div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3212280dafed0928fae4335d1780d0ce"> 7317</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3212280dafed0928fae4335d1780d0ce">VID2</a>;                              </div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;} <a class="code" href="struct_t_r_n_g___type.html">TRNG_Type</a>;</div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;</div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="comment">   -- TRNG Register Masks</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;</div><div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga2e8044fd2581ff64e558479fba91aa2e"> 7330</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_SAMP_MODE_MASK                 (0x3U)</span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga479f62e4e243e06bc48f08ca8f11cb70"> 7331</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_SAMP_MODE_SHIFT                (0U)</span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gace62bf280fccea6faca9d257cd6a224b"> 7332</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_SAMP_MODE(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_SAMP_MODE_SHIFT)) &amp; TRNG_MCTL_SAMP_MODE_MASK)</span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab755db873f0ca9e08e3a1f892f985f91"> 7333</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_OSC_DIV_MASK                   (0xCU)</span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gada1e7809c4d35f9ac20a7101f1b35ba5"> 7334</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_OSC_DIV_SHIFT                  (2U)</span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga24b787ff705447939adcdd1f8cf0d633"> 7335</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_OSC_DIV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_OSC_DIV_SHIFT)) &amp; TRNG_MCTL_OSC_DIV_MASK)</span></div><div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga54023710b2fd54489c9976567401c271"> 7336</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_UNUSED_MASK                    (0x10U)</span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga553629b61a53f00a3e48f23d7dafd56d"> 7337</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_UNUSED_SHIFT                   (4U)</span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga79c54275e0afcfd4d3ec4ce159b06ad4"> 7338</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_UNUSED(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_UNUSED_SHIFT)) &amp; TRNG_MCTL_UNUSED_MASK)</span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaa8153c6ecf55f2b895c48446a6b8722c"> 7339</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_TRNG_ACC_MASK                  (0x20U)</span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga2828ff6155f6973fe27922af69da5e81"> 7340</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_TRNG_ACC_SHIFT                 (5U)</span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga32eedc55e4bb66292bcd3a6b2b6c727d"> 7341</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_TRNG_ACC(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_TRNG_ACC_SHIFT)) &amp; TRNG_MCTL_TRNG_ACC_MASK)</span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4f8533671d17f9339cb8f73d9ad8bc35"> 7342</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_RST_DEF_MASK                   (0x40U)</span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga78d5f40eec501f3891d1f0d68c2bb610"> 7343</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_RST_DEF_SHIFT                  (6U)</span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1fd0582604f03156d769b01644c2bd76"> 7344</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_RST_DEF(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_RST_DEF_SHIFT)) &amp; TRNG_MCTL_RST_DEF_MASK)</span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gad5eca00c374fd0e43403eb5b8f4cdcc5"> 7345</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_FOR_SCLK_MASK                  (0x80U)</span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab1fb0acab1b20bafb68f56487008dfcf"> 7346</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_FOR_SCLK_SHIFT                 (7U)</span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gad68f0f9f18d2a1fb4f0dc415c7945d7a"> 7347</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_FOR_SCLK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_FOR_SCLK_SHIFT)) &amp; TRNG_MCTL_FOR_SCLK_MASK)</span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga13a3d6c25b0dc581530bbffd6194640b"> 7348</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_FCT_FAIL_MASK                  (0x100U)</span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga92a6ff0289eda44fa16268e2c7bb8b4c"> 7349</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_FCT_FAIL_SHIFT                 (8U)</span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gac16706c7a9dc4b03e583eef5ee8dca84"> 7350</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_FCT_FAIL(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_FCT_FAIL_SHIFT)) &amp; TRNG_MCTL_FCT_FAIL_MASK)</span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1e7a1808923bf9cfdcedf2a689907240"> 7351</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_FCT_VAL_MASK                   (0x200U)</span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab1228dcf0a84bb102f7e79bff7313172"> 7352</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_FCT_VAL_SHIFT                  (9U)</span></div><div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1195d0ad056749aba5340ddc45bf36b1"> 7353</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_FCT_VAL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_FCT_VAL_SHIFT)) &amp; TRNG_MCTL_FCT_VAL_MASK)</span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabe8047b7fc65a5e06f643d76c39f2b7e"> 7354</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_ENT_VAL_MASK                   (0x400U)</span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga67c70fb7931d1709432d3dceec3bcc79"> 7355</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_ENT_VAL_SHIFT                  (10U)</span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab567dd1cd496981c444a446b0fa7963d"> 7356</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_ENT_VAL(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_ENT_VAL_SHIFT)) &amp; TRNG_MCTL_ENT_VAL_MASK)</span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0d5c8221583adcdc565a860c2bc0a6c7"> 7357</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_TST_OUT_MASK                   (0x800U)</span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gacc526754b578003a195d64ca79512232"> 7358</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_TST_OUT_SHIFT                  (11U)</span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gadbc0790bda639c9337271647b57db606"> 7359</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_TST_OUT(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_TST_OUT_SHIFT)) &amp; TRNG_MCTL_TST_OUT_MASK)</span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga065dd11f648021fd0040d8127002a762"> 7360</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_ERR_MASK                       (0x1000U)</span></div><div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae70a3af20c73874e4be584017b63d52d"> 7361</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_ERR_SHIFT                      (12U)</span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga6c63effe7ce0eb956e54d747b919e873"> 7362</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_ERR(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_ERR_SHIFT)) &amp; TRNG_MCTL_ERR_MASK)</span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab1a7959d3352d4556af75df649608d01"> 7363</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_TSTOP_OK_MASK                  (0x2000U)</span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4588962265383d8e96abda2a0d9ba0b0"> 7364</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_TSTOP_OK_SHIFT                 (13U)</span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga60e5b328a1344fed57aded9b909d9fe5"> 7365</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_TSTOP_OK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_TSTOP_OK_SHIFT)) &amp; TRNG_MCTL_TSTOP_OK_MASK)</span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0a22bc41f8d3b66e3cb842852cc7f906"> 7366</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_PRGM_MASK                      (0x10000U)</span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga3dc1470f0e9d2235a559068ae6a7ee3b"> 7367</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_PRGM_SHIFT                     (16U)</span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga524686b0682873c4804194a88c19ac6e"> 7368</a></span>&#160;<span class="preprocessor">#define TRNG_MCTL_PRGM(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_MCTL_PRGM_SHIFT)) &amp; TRNG_MCTL_PRGM_MASK)</span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;</div><div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gacd4a1317549f77f01891d6bb225aa6dd"> 7371</a></span>&#160;<span class="preprocessor">#define TRNG_SCMISC_LRUN_MAX_MASK                (0xFFU)</span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaaa1b348912524ecc357db4f0b45b362c"> 7372</a></span>&#160;<span class="preprocessor">#define TRNG_SCMISC_LRUN_MAX_SHIFT               (0U)</span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga905afc0bb6f24ff91d59c92f161d9cab"> 7373</a></span>&#160;<span class="preprocessor">#define TRNG_SCMISC_LRUN_MAX(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCMISC_LRUN_MAX_SHIFT)) &amp; TRNG_SCMISC_LRUN_MAX_MASK)</span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga54d13da92a1cb6badb03b6b8bf080e9a"> 7374</a></span>&#160;<span class="preprocessor">#define TRNG_SCMISC_RTY_CT_MASK                  (0xF0000U)</span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga788ce01a26e32b311785e1b4e1ce2f6a"> 7375</a></span>&#160;<span class="preprocessor">#define TRNG_SCMISC_RTY_CT_SHIFT                 (16U)</span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga6b54902fe68d841beb8007ce866b02c6"> 7376</a></span>&#160;<span class="preprocessor">#define TRNG_SCMISC_RTY_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCMISC_RTY_CT_SHIFT)) &amp; TRNG_SCMISC_RTY_CT_MASK)</span></div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;</div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gadf18c5e01d253edf3363711bede7d42d"> 7379</a></span>&#160;<span class="preprocessor">#define TRNG_PKRRNG_PKR_RNG_MASK                 (0xFFFFU)</span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga30ba8bf617fcfdfa578974df2d2bacd9"> 7380</a></span>&#160;<span class="preprocessor">#define TRNG_PKRRNG_PKR_RNG_SHIFT                (0U)</span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5273dc55a94a77c29fe3435885e0c8bd"> 7381</a></span>&#160;<span class="preprocessor">#define TRNG_PKRRNG_PKR_RNG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRRNG_PKR_RNG_SHIFT)) &amp; TRNG_PKRRNG_PKR_RNG_MASK)</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;</div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae0b3cfa66c63e2d254db4eab8a113817"> 7384</a></span>&#160;<span class="preprocessor">#define TRNG_PKRMAX_PKR_MAX_MASK                 (0xFFFFFFU)</span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaac40039f483e210680becf2985646084"> 7385</a></span>&#160;<span class="preprocessor">#define TRNG_PKRMAX_PKR_MAX_SHIFT                (0U)</span></div><div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0c4910b483a6022d1f4cfa33cabca3aa"> 7386</a></span>&#160;<span class="preprocessor">#define TRNG_PKRMAX_PKR_MAX(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRMAX_PKR_MAX_SHIFT)) &amp; TRNG_PKRMAX_PKR_MAX_MASK)</span></div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;</div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5b8407853d9f9451e355e67715aacc34"> 7389</a></span>&#160;<span class="preprocessor">#define TRNG_PKRSQ_PKR_SQ_MASK                   (0xFFFFFFU)</span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gac24f1fc572910f42940245df1ef88420"> 7390</a></span>&#160;<span class="preprocessor">#define TRNG_PKRSQ_PKR_SQ_SHIFT                  (0U)</span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaae279f34412a34c679e96c0f075b7b66"> 7391</a></span>&#160;<span class="preprocessor">#define TRNG_PKRSQ_PKR_SQ(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRSQ_PKR_SQ_SHIFT)) &amp; TRNG_PKRSQ_PKR_SQ_MASK)</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;</div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga792f1629c50d9c1e12ec2f51ceeec27c"> 7394</a></span>&#160;<span class="preprocessor">#define TRNG_SDCTL_SAMP_SIZE_MASK                (0xFFFFU)</span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga9b6127fd244de43a5603bf8f529a0bc8"> 7395</a></span>&#160;<span class="preprocessor">#define TRNG_SDCTL_SAMP_SIZE_SHIFT               (0U)</span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0fb616964ea23159a68dce2be18e359d"> 7396</a></span>&#160;<span class="preprocessor">#define TRNG_SDCTL_SAMP_SIZE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SDCTL_SAMP_SIZE_SHIFT)) &amp; TRNG_SDCTL_SAMP_SIZE_MASK)</span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0214c5224eb286774c8b33c0c5fb406b"> 7397</a></span>&#160;<span class="preprocessor">#define TRNG_SDCTL_ENT_DLY_MASK                  (0xFFFF0000U)</span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8394539fc1768811af9293b76b8990f7"> 7398</a></span>&#160;<span class="preprocessor">#define TRNG_SDCTL_ENT_DLY_SHIFT                 (16U)</span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga52107d5cb5029570cb21449405c27069"> 7399</a></span>&#160;<span class="preprocessor">#define TRNG_SDCTL_ENT_DLY(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SDCTL_ENT_DLY_SHIFT)) &amp; TRNG_SDCTL_ENT_DLY_MASK)</span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;</div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga956817fbc675cbc03b52bd00e829064c"> 7402</a></span>&#160;<span class="preprocessor">#define TRNG_SBLIM_SB_LIM_MASK                   (0x3FFU)</span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1a2e258036cf3f8f5ac91b8945cd9c82"> 7403</a></span>&#160;<span class="preprocessor">#define TRNG_SBLIM_SB_LIM_SHIFT                  (0U)</span></div><div class="line"><a name="l07404"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaf947f9d34f324d2c004d32eeaf9a77c2"> 7404</a></span>&#160;<span class="preprocessor">#define TRNG_SBLIM_SB_LIM(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SBLIM_SB_LIM_SHIFT)) &amp; TRNG_SBLIM_SB_LIM_MASK)</span></div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;</div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga3961931b7833bcfca65270003ae13444"> 7407</a></span>&#160;<span class="preprocessor">#define TRNG_TOTSAM_TOT_SAM_MASK                 (0xFFFFFU)</span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaf3ce62ba5034952a935fefb0e86aab9e"> 7408</a></span>&#160;<span class="preprocessor">#define TRNG_TOTSAM_TOT_SAM_SHIFT                (0U)</span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga508d165e704bb970579bc20d1514a97b"> 7409</a></span>&#160;<span class="preprocessor">#define TRNG_TOTSAM_TOT_SAM(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_TOTSAM_TOT_SAM_SHIFT)) &amp; TRNG_TOTSAM_TOT_SAM_MASK)</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;</div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae6a05c566020d214b4be52c3afad6e76"> 7412</a></span>&#160;<span class="preprocessor">#define TRNG_FRQMIN_FRQ_MIN_MASK                 (0x3FFFFFU)</span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8a3f6eeb0fe57d79ae36a19b5cdc6be4"> 7413</a></span>&#160;<span class="preprocessor">#define TRNG_FRQMIN_FRQ_MIN_SHIFT                (0U)</span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae4f6a8d631d96bce79193888d657aa54"> 7414</a></span>&#160;<span class="preprocessor">#define TRNG_FRQMIN_FRQ_MIN(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_FRQMIN_FRQ_MIN_SHIFT)) &amp; TRNG_FRQMIN_FRQ_MIN_MASK)</span></div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;</div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga33cbaf932a8ce94b188c1cb32796507e"> 7417</a></span>&#160;<span class="preprocessor">#define TRNG_FRQCNT_FRQ_CT_MASK                  (0x3FFFFFU)</span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gadc1dc18dae1734c53a067c088baa3163"> 7418</a></span>&#160;<span class="preprocessor">#define TRNG_FRQCNT_FRQ_CT_SHIFT                 (0U)</span></div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaeb19324935253124cc0e9e0cc2fa82b3"> 7419</a></span>&#160;<span class="preprocessor">#define TRNG_FRQCNT_FRQ_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_FRQCNT_FRQ_CT_SHIFT)) &amp; TRNG_FRQCNT_FRQ_CT_MASK)</span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;</div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaa5d2071e329d0c5fe945c06d4d6d5bdf"> 7422</a></span>&#160;<span class="preprocessor">#define TRNG_FRQMAX_FRQ_MAX_MASK                 (0x3FFFFFU)</span></div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae14508c06679b0fd3fcf40d5ceb10198"> 7423</a></span>&#160;<span class="preprocessor">#define TRNG_FRQMAX_FRQ_MAX_SHIFT                (0U)</span></div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga2d756008b8974f2f09be75aa4d2a35a2"> 7424</a></span>&#160;<span class="preprocessor">#define TRNG_FRQMAX_FRQ_MAX(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_FRQMAX_FRQ_MAX_SHIFT)) &amp; TRNG_FRQMAX_FRQ_MAX_MASK)</span></div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;</div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gac007dd710e8a6c44941928cb871f25a9"> 7427</a></span>&#160;<span class="preprocessor">#define TRNG_SCMC_MONO_CT_MASK                   (0xFFFFU)</span></div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga27729fdd49da0a6ae0cde14b8005af8a"> 7428</a></span>&#160;<span class="preprocessor">#define TRNG_SCMC_MONO_CT_SHIFT                  (0U)</span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5d63d93f629b7ebe3dc1c227e84a2072"> 7429</a></span>&#160;<span class="preprocessor">#define TRNG_SCMC_MONO_CT(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCMC_MONO_CT_SHIFT)) &amp; TRNG_SCMC_MONO_CT_MASK)</span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;</div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8adc2e4f33587f87c46ae7ce5bbb789e"> 7432</a></span>&#160;<span class="preprocessor">#define TRNG_SCML_MONO_MAX_MASK                  (0xFFFFU)</span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga56f30e22882a200329446084f8373539"> 7433</a></span>&#160;<span class="preprocessor">#define TRNG_SCML_MONO_MAX_SHIFT                 (0U)</span></div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaaf8e2276a8164c3c1bb4bd202549ec2e"> 7434</a></span>&#160;<span class="preprocessor">#define TRNG_SCML_MONO_MAX(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCML_MONO_MAX_SHIFT)) &amp; TRNG_SCML_MONO_MAX_MASK)</span></div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5aef6a6df96b2c2ffe31e4f68e4cc359"> 7435</a></span>&#160;<span class="preprocessor">#define TRNG_SCML_MONO_RNG_MASK                  (0xFFFF0000U)</span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaf1ecdb7ff2baf12e78a6466841ea0ff5"> 7436</a></span>&#160;<span class="preprocessor">#define TRNG_SCML_MONO_RNG_SHIFT                 (16U)</span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaa8f124c5753452012bc1a3a09d9d62f5"> 7437</a></span>&#160;<span class="preprocessor">#define TRNG_SCML_MONO_RNG(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCML_MONO_RNG_SHIFT)) &amp; TRNG_SCML_MONO_RNG_MASK)</span></div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;</div><div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga6f7c9607f036f07149adf79a45c03164"> 7440</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1C_R1_0_CT_MASK                  (0x7FFFU)</span></div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gadc77c3446872e0f82836f1307c5c4013"> 7441</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1C_R1_0_CT_SHIFT                 (0U)</span></div><div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gafd9bed8261f86db75d598f4ef81b7ea8"> 7442</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1C_R1_0_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR1C_R1_0_CT_SHIFT)) &amp; TRNG_SCR1C_R1_0_CT_MASK)</span></div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga266ee1e76ab11046dd00902f2adfc3be"> 7443</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1C_R1_1_CT_MASK                  (0x7FFF0000U)</span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0800e06f7f16d93688db158e359360f9"> 7444</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1C_R1_1_CT_SHIFT                 (16U)</span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae13292260a841d1cf0c1f7f6486b1075"> 7445</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1C_R1_1_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR1C_R1_1_CT_SHIFT)) &amp; TRNG_SCR1C_R1_1_CT_MASK)</span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;</div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga018ae03b83d89f84811c12e6d7d9cf5c"> 7448</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1L_RUN1_MAX_MASK                 (0x7FFFU)</span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga39bcea33551cd5b1fa1e7aadbf3d1410"> 7449</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1L_RUN1_MAX_SHIFT                (0U)</span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaa36d5be510692d1a742c2ff93ceb8341"> 7450</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1L_RUN1_MAX(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR1L_RUN1_MAX_SHIFT)) &amp; TRNG_SCR1L_RUN1_MAX_MASK)</span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga6e59b601b9161f144fde8af68094984f"> 7451</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1L_RUN1_RNG_MASK                 (0x7FFF0000U)</span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga26e057de9e366e273f115c34ae5f09aa"> 7452</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1L_RUN1_RNG_SHIFT                (16U)</span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaee1254beca862f2f5d4d5a867356f74a"> 7453</a></span>&#160;<span class="preprocessor">#define TRNG_SCR1L_RUN1_RNG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR1L_RUN1_RNG_SHIFT)) &amp; TRNG_SCR1L_RUN1_RNG_MASK)</span></div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;</div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8f2ff94336825a9241fe31adcc2b2d35"> 7456</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2C_R2_0_CT_MASK                  (0x3FFFU)</span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaf41e386ca7af40dcf1f53318fbc794f2"> 7457</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2C_R2_0_CT_SHIFT                 (0U)</span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab761a497202911196c443fd61dcf8ac3"> 7458</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2C_R2_0_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR2C_R2_0_CT_SHIFT)) &amp; TRNG_SCR2C_R2_0_CT_MASK)</span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1c9484b2b00882982018bdca3b67dcee"> 7459</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2C_R2_1_CT_MASK                  (0x3FFF0000U)</span></div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga2b9563650ab92eb9235b6c3f5c9b59a0"> 7460</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2C_R2_1_CT_SHIFT                 (16U)</span></div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab49af6ff7fca651fe31c9ab8be7d9085"> 7461</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2C_R2_1_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR2C_R2_1_CT_SHIFT)) &amp; TRNG_SCR2C_R2_1_CT_MASK)</span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;</div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gac3efcdac1eeb82037250c80e47675aad"> 7464</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2L_RUN2_MAX_MASK                 (0x3FFFU)</span></div><div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga85b6732e0fb7e69ee534a48e1ee3cc05"> 7465</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2L_RUN2_MAX_SHIFT                (0U)</span></div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga634ec63a857cc5eec09d0921ebbc70ad"> 7466</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2L_RUN2_MAX(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR2L_RUN2_MAX_SHIFT)) &amp; TRNG_SCR2L_RUN2_MAX_MASK)</span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga32fa557fcc33f9013d93218b17126820"> 7467</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2L_RUN2_RNG_MASK                 (0x3FFF0000U)</span></div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga3371ea48800ccd9bdb40d7d058f4094b"> 7468</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2L_RUN2_RNG_SHIFT                (16U)</span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1c18441514a5717275a4118025eb1ff7"> 7469</a></span>&#160;<span class="preprocessor">#define TRNG_SCR2L_RUN2_RNG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR2L_RUN2_RNG_SHIFT)) &amp; TRNG_SCR2L_RUN2_RNG_MASK)</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;</div><div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gadb659d4d9b069ce0d17b972d208ee20a"> 7472</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3C_R3_0_CT_MASK                  (0x1FFFU)</span></div><div class="line"><a name="l07473"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga16ed9671e96cf1ca23ca9a97bbdf087b"> 7473</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3C_R3_0_CT_SHIFT                 (0U)</span></div><div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaf0dedd2ad7cd4357b029eb2d15aa72db"> 7474</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3C_R3_0_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR3C_R3_0_CT_SHIFT)) &amp; TRNG_SCR3C_R3_0_CT_MASK)</span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga81549b5aa08f380f41c5b5813e6f2f21"> 7475</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3C_R3_1_CT_MASK                  (0x1FFF0000U)</span></div><div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7d3fd4b6cd565639c71172ef70f0f61c"> 7476</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3C_R3_1_CT_SHIFT                 (16U)</span></div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga46b374528777ea053b26076717998303"> 7477</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3C_R3_1_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR3C_R3_1_CT_SHIFT)) &amp; TRNG_SCR3C_R3_1_CT_MASK)</span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;</div><div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaf0cc435e51102efdc6b29658030ec60c"> 7480</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3L_RUN3_MAX_MASK                 (0x1FFFU)</span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gac97bca9d64977295cb5305a2ba11f4d9"> 7481</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3L_RUN3_MAX_SHIFT                (0U)</span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaac70253befbfcd01ed11bff13d3c7fa3"> 7482</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3L_RUN3_MAX(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR3L_RUN3_MAX_SHIFT)) &amp; TRNG_SCR3L_RUN3_MAX_MASK)</span></div><div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8f0c51ae1a041f431d76237b4ca81484"> 7483</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3L_RUN3_RNG_MASK                 (0x1FFF0000U)</span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga2cd4e9cbbd393ffefaaf8ae4b6de9173"> 7484</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3L_RUN3_RNG_SHIFT                (16U)</span></div><div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabff5979f1ddb54b4bc5f57bd72277e45"> 7485</a></span>&#160;<span class="preprocessor">#define TRNG_SCR3L_RUN3_RNG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR3L_RUN3_RNG_SHIFT)) &amp; TRNG_SCR3L_RUN3_RNG_MASK)</span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;</div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga65d150c6a8bba5da267d3be358b524cc"> 7488</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4C_R4_0_CT_MASK                  (0xFFFU)</span></div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0afa64c4610d32055f3a6314253c3861"> 7489</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4C_R4_0_CT_SHIFT                 (0U)</span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga931a7904254072bd471d3dd74bac4487"> 7490</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4C_R4_0_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR4C_R4_0_CT_SHIFT)) &amp; TRNG_SCR4C_R4_0_CT_MASK)</span></div><div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae82ec3257d116f2d141a5b7b9f24d984"> 7491</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4C_R4_1_CT_MASK                  (0xFFF0000U)</span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae971cbcc57d43462501935bb23ee6016"> 7492</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4C_R4_1_CT_SHIFT                 (16U)</span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7569e4f9d6a269e29bdee64d7800294a"> 7493</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4C_R4_1_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR4C_R4_1_CT_SHIFT)) &amp; TRNG_SCR4C_R4_1_CT_MASK)</span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;</div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga92737e9ee6b60a92d2cc772c27ca904c"> 7496</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4L_RUN4_MAX_MASK                 (0xFFFU)</span></div><div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1ab53184afa3b20b62d9b5d51f437ac3"> 7497</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4L_RUN4_MAX_SHIFT                (0U)</span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabd9ca7ea9be08437982b3679bf39c118"> 7498</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4L_RUN4_MAX(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR4L_RUN4_MAX_SHIFT)) &amp; TRNG_SCR4L_RUN4_MAX_MASK)</span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8a4de94dd0796da5b27a22393dcaf91f"> 7499</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4L_RUN4_RNG_MASK                 (0xFFF0000U)</span></div><div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga26d37259bc49faf8337996464bf32f0c"> 7500</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4L_RUN4_RNG_SHIFT                (16U)</span></div><div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gad22124e852b0dd65dc6052b2bd3c843a"> 7501</a></span>&#160;<span class="preprocessor">#define TRNG_SCR4L_RUN4_RNG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR4L_RUN4_RNG_SHIFT)) &amp; TRNG_SCR4L_RUN4_RNG_MASK)</span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;</div><div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga03a3f25c94c49a739a714d808aaa38bd"> 7504</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5C_R5_0_CT_MASK                  (0x7FFU)</span></div><div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga05e78470c559a3f343543492c49f029a"> 7505</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5C_R5_0_CT_SHIFT                 (0U)</span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1a2c0bdfff8dbf9c7947392e835a7632"> 7506</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5C_R5_0_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR5C_R5_0_CT_SHIFT)) &amp; TRNG_SCR5C_R5_0_CT_MASK)</span></div><div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4a4aa351ac52faf4ba7e62c566447edf"> 7507</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5C_R5_1_CT_MASK                  (0x7FF0000U)</span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaa29b4c60f3e09596fc207d053e4576c8"> 7508</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5C_R5_1_CT_SHIFT                 (16U)</span></div><div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5e192b6c8f92e2377ce31c7216740b20"> 7509</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5C_R5_1_CT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR5C_R5_1_CT_SHIFT)) &amp; TRNG_SCR5C_R5_1_CT_MASK)</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;</div><div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gad8696ebd815d8a1d124d6fb398858af2"> 7512</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5L_RUN5_MAX_MASK                 (0x7FFU)</span></div><div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga6d52ef0ed043b7b8ccd58a51a08421ba"> 7513</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5L_RUN5_MAX_SHIFT                (0U)</span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga6b04c96af4048ebce2e46fc51aaf26c5"> 7514</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5L_RUN5_MAX(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR5L_RUN5_MAX_SHIFT)) &amp; TRNG_SCR5L_RUN5_MAX_MASK)</span></div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga686dcffc288e09f37856ea6ec04d2006"> 7515</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5L_RUN5_RNG_MASK                 (0x7FF0000U)</span></div><div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga94fab10fdd865523f0619213abc6c3a5"> 7516</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5L_RUN5_RNG_SHIFT                (16U)</span></div><div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae6fddea9c1d0b36337e7c81aed189b17"> 7517</a></span>&#160;<span class="preprocessor">#define TRNG_SCR5L_RUN5_RNG(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR5L_RUN5_RNG_SHIFT)) &amp; TRNG_SCR5L_RUN5_RNG_MASK)</span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;</div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0f4eb60746d2ec6d2190edc3332e97da"> 7520</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PC_R6P_0_CT_MASK                (0x7FFU)</span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5e002b6e551e5f5be38b0eff7f389586"> 7521</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PC_R6P_0_CT_SHIFT               (0U)</span></div><div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0ee6a57fe24a9aeed2ff7e3ff0cfa6e1"> 7522</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PC_R6P_0_CT(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR6PC_R6P_0_CT_SHIFT)) &amp; TRNG_SCR6PC_R6P_0_CT_MASK)</span></div><div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1b6deea487e33ad85c9e44c9cbb18c9d"> 7523</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PC_R6P_1_CT_MASK                (0x7FF0000U)</span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaffbd4f7a45e126ec856b1007ec31046b"> 7524</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PC_R6P_1_CT_SHIFT               (16U)</span></div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabde46a5f031496ef83d342d15d1b94a6"> 7525</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PC_R6P_1_CT(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR6PC_R6P_1_CT_SHIFT)) &amp; TRNG_SCR6PC_R6P_1_CT_MASK)</span></div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;</div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga44e2e35b2ff6fc7243ad54c19b0b8009"> 7528</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PL_RUN6P_MAX_MASK               (0x7FFU)</span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7a623d16ce3d26f147d8892c782bab2c"> 7529</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PL_RUN6P_MAX_SHIFT              (0U)</span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga3fb01c5857a96bf7479cd811c2cafaf2"> 7530</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PL_RUN6P_MAX(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR6PL_RUN6P_MAX_SHIFT)) &amp; TRNG_SCR6PL_RUN6P_MAX_MASK)</span></div><div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gadcc1b97eb7c22c174e5cf2583420039d"> 7531</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PL_RUN6P_RNG_MASK               (0x7FF0000U)</span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8ffebfe25002f140f7a344ac0ca7f22a"> 7532</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PL_RUN6P_RNG_SHIFT              (16U)</span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gafadf37a3bb834b0fb7d75d2b5d2f1875"> 7533</a></span>&#160;<span class="preprocessor">#define TRNG_SCR6PL_RUN6P_RNG(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SCR6PL_RUN6P_RNG_SHIFT)) &amp; TRNG_SCR6PL_RUN6P_RNG_MASK)</span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;</div><div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7442bc0a3902982152771302d3a94ae6"> 7536</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF1BR0_MASK                  (0x1U)</span></div><div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaf4650403c6045333201a28f103e96260"> 7537</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF1BR0_SHIFT                 (0U)</span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga854bf087dc80c95810ac3c87a850c213"> 7538</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF1BR0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF1BR0_SHIFT)) &amp; TRNG_STATUS_TF1BR0_MASK)</span></div><div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga90b5730f457f86cb8b36034c6d1ed232"> 7539</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF1BR1_MASK                  (0x2U)</span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae5dc1a5550cff1683b12b6b2fe3e904d"> 7540</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF1BR1_SHIFT                 (1U)</span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga068baffbf03d9e140e059e1b7e7d6787"> 7541</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF1BR1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF1BR1_SHIFT)) &amp; TRNG_STATUS_TF1BR1_MASK)</span></div><div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8e2f3173ccea1998c6d91820e2d3b414"> 7542</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF2BR0_MASK                  (0x4U)</span></div><div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabf1de216106cbf9a048421b15d1ee4d5"> 7543</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF2BR0_SHIFT                 (2U)</span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabbe7dc55585080c33a135c8c6496ad29"> 7544</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF2BR0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF2BR0_SHIFT)) &amp; TRNG_STATUS_TF2BR0_MASK)</span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabea375d0f59222e9ba99a9f2a13eb1b5"> 7545</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF2BR1_MASK                  (0x8U)</span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga58106481a13ed2f390b55e0ff68de795"> 7546</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF2BR1_SHIFT                 (3U)</span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga176fca4f738f3e1b109287178f2231e0"> 7547</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF2BR1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF2BR1_SHIFT)) &amp; TRNG_STATUS_TF2BR1_MASK)</span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaed6181bcbecf2d805fce975366eaf9d9"> 7548</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF3BR0_MASK                  (0x10U)</span></div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4b684acda103a431eedb6ad9958395de"> 7549</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF3BR0_SHIFT                 (4U)</span></div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7fb0edd5bb21b39b3d31ed8a2bd8f4d3"> 7550</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF3BR0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF3BR0_SHIFT)) &amp; TRNG_STATUS_TF3BR0_MASK)</span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gad885453444283e839951a5a99a2d61ff"> 7551</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF3BR1_MASK                  (0x20U)</span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga65df7f1937613b1ec212234ea84cbdbd"> 7552</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF3BR1_SHIFT                 (5U)</span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0106dbc2c2c88df6da9944fc253c9036"> 7553</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF3BR1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF3BR1_SHIFT)) &amp; TRNG_STATUS_TF3BR1_MASK)</span></div><div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4c628ee98c482c62f35c03805b350647"> 7554</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF4BR0_MASK                  (0x40U)</span></div><div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga58707a15fdf383506786834588643847"> 7555</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF4BR0_SHIFT                 (6U)</span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0988e6fb5d3a0b745c2f596358b69358"> 7556</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF4BR0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF4BR0_SHIFT)) &amp; TRNG_STATUS_TF4BR0_MASK)</span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8c23d3b409e01a747c7098bf32f6865d"> 7557</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF4BR1_MASK                  (0x80U)</span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0a38fefa0cce7c526230b6694e8b0f23"> 7558</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF4BR1_SHIFT                 (7U)</span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gafa17de2a2557ebd45a15aa492c956346"> 7559</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF4BR1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF4BR1_SHIFT)) &amp; TRNG_STATUS_TF4BR1_MASK)</span></div><div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4c8ab02d592efa0f9281de72df11f627"> 7560</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF5BR0_MASK                  (0x100U)</span></div><div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga90f507a9c8028ca70710849fb827fc6f"> 7561</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF5BR0_SHIFT                 (8U)</span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga56b403b891297d83c131475458168207"> 7562</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF5BR0(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF5BR0_SHIFT)) &amp; TRNG_STATUS_TF5BR0_MASK)</span></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga78eb6fe2e17a1db0ffeb206e35c2489d"> 7563</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF5BR1_MASK                  (0x200U)</span></div><div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga66ff54052d493b9a094b7ca539ef259f"> 7564</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF5BR1_SHIFT                 (9U)</span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaadac2c914fc2955efc6052c123e88d1b"> 7565</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF5BR1(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF5BR1_SHIFT)) &amp; TRNG_STATUS_TF5BR1_MASK)</span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga98248298e3114eb2c4b01a1b7e78f883"> 7566</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF6PBR0_MASK                 (0x400U)</span></div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga9e47bb7e86b4f31b1bc7e9a84bb4a645"> 7567</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF6PBR0_SHIFT                (10U)</span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7f49e0b1bb12b0ee806a7dcf57e84f38"> 7568</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF6PBR0(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF6PBR0_SHIFT)) &amp; TRNG_STATUS_TF6PBR0_MASK)</span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga963ebabc984f38346bf426438bd537d1"> 7569</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF6PBR1_MASK                 (0x800U)</span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga2e8f2449a5133af0c97746e74d1ee0c5"> 7570</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF6PBR1_SHIFT                (11U)</span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7e60a339c120b4eb2de33fcd360d6968"> 7571</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TF6PBR1(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TF6PBR1_SHIFT)) &amp; TRNG_STATUS_TF6PBR1_MASK)</span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga75e9b176996d2cbb60baa4bfdac15c1f"> 7572</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFSB_MASK                    (0x1000U)</span></div><div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7521362e8e0275075a7c9111b45d683a"> 7573</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFSB_SHIFT                   (12U)</span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga612312d7cbb9a21bc51a25e1aff0e7d5"> 7574</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFSB(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TFSB_SHIFT)) &amp; TRNG_STATUS_TFSB_MASK)</span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaa71fd66d66fb8627f6c32e7ee9fe46e4"> 7575</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFLR_MASK                    (0x2000U)</span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga71f0c15172115be0e8f953c90d08a180"> 7576</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFLR_SHIFT                   (13U)</span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4336bc6316b381fb3df78373ac99f7fd"> 7577</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFLR(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TFLR_SHIFT)) &amp; TRNG_STATUS_TFLR_MASK)</span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga56d16e576778dec50e23b55bf78d98d5"> 7578</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFP_MASK                     (0x4000U)</span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga92281caf672958c7f3df9456af66d013"> 7579</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFP_SHIFT                    (14U)</span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga77b5f1421852575d7e9e397712581ac9"> 7580</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TFP_SHIFT)) &amp; TRNG_STATUS_TFP_MASK)</span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga68e06c6360146d80af854c2ddeb038d5"> 7581</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFMB_MASK                    (0x8000U)</span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1639a0a05fe4cc6ac095a1df7ab122d9"> 7582</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFMB_SHIFT                   (15U)</span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab2ea52d8c30915dc02596f468d0410ee"> 7583</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_TFMB(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_TFMB_SHIFT)) &amp; TRNG_STATUS_TFMB_MASK)</span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab9b100764592e201c84662ae0f25fc7e"> 7584</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_RETRY_CT_MASK                (0xF0000U)</span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5d2667b8809c17c4ee8e27566133627d"> 7585</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_RETRY_CT_SHIFT               (16U)</span></div><div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga76840389ef88d8356df111122cb9e23e"> 7586</a></span>&#160;<span class="preprocessor">#define TRNG_STATUS_RETRY_CT(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_STATUS_RETRY_CT_SHIFT)) &amp; TRNG_STATUS_RETRY_CT_MASK)</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;</div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga9d1f97d770719da73de31a39af052558"> 7589</a></span>&#160;<span class="preprocessor">#define TRNG_ENT_ENT_MASK                        (0xFFFFFFFFU)</span></div><div class="line"><a name="l07590"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga708db663dc730fadc0c064542ebd8325"> 7590</a></span>&#160;<span class="preprocessor">#define TRNG_ENT_ENT_SHIFT                       (0U)</span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gad12812d1cee0f9f1b0f73909512766f4"> 7591</a></span>&#160;<span class="preprocessor">#define TRNG_ENT_ENT(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_ENT_ENT_SHIFT)) &amp; TRNG_ENT_ENT_MASK)</span></div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;</div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="comment">/* The count of TRNG_ENT */</span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga636025cabe312d7b089725ef29c01470"> 7594</a></span>&#160;<span class="preprocessor">#define TRNG_ENT_COUNT                           (16U)</span></div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;</div><div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaee94e52a4fef3efc8aa6d48cdc01e7de"> 7597</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT10_PKR_0_CT_MASK              (0xFFFFU)</span></div><div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga266a0e46f401b241e122e962d0adfe04"> 7598</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT10_PKR_0_CT_SHIFT             (0U)</span></div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga08ecd9c4405ddf8bb0702a3ef0eca92a"> 7599</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT10_PKR_0_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT10_PKR_0_CT_SHIFT)) &amp; TRNG_PKRCNT10_PKR_0_CT_MASK)</span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga649bda605a80474f8e8c0fce507e53b1"> 7600</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT10_PKR_1_CT_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4587f0037ad95102c5809f9e75501cde"> 7601</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT10_PKR_1_CT_SHIFT             (16U)</span></div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaade3024672de2397daefdf0906d6a0ce"> 7602</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT10_PKR_1_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT10_PKR_1_CT_SHIFT)) &amp; TRNG_PKRCNT10_PKR_1_CT_MASK)</span></div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;</div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga704e9bb24cef2b34045aed24514fbff4"> 7605</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT32_PKR_2_CT_MASK              (0xFFFFU)</span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab67a3f3fb2bcea255ae48d53eefadf98"> 7606</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT32_PKR_2_CT_SHIFT             (0U)</span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga24d649a68ec1907668fb3fcdb54fc1ae"> 7607</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT32_PKR_2_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT32_PKR_2_CT_SHIFT)) &amp; TRNG_PKRCNT32_PKR_2_CT_MASK)</span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gad978ae3769664a9c8a6e864d1efd726e"> 7608</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT32_PKR_3_CT_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga84d7bf57482bc6b66ee42f735a39c6e7"> 7609</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT32_PKR_3_CT_SHIFT             (16U)</span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gadb74723e95ccfde73a8a2e235c05200f"> 7610</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT32_PKR_3_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT32_PKR_3_CT_SHIFT)) &amp; TRNG_PKRCNT32_PKR_3_CT_MASK)</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;</div><div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga11957deafcb833b12024b5380f396cf6"> 7613</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT54_PKR_4_CT_MASK              (0xFFFFU)</span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga56977f1b5bf93a45f7b9811dd33cb731"> 7614</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT54_PKR_4_CT_SHIFT             (0U)</span></div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4733e4e32ff656bdbe8b8f58bf9304a4"> 7615</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT54_PKR_4_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT54_PKR_4_CT_SHIFT)) &amp; TRNG_PKRCNT54_PKR_4_CT_MASK)</span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga252b49cccf698fc9c98f5ce53373964b"> 7616</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT54_PKR_5_CT_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gacafb2f88bd01ca18c54ed74426bb5eee"> 7617</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT54_PKR_5_CT_SHIFT             (16U)</span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0865f2fd3828228d7a3fd0127f1cd487"> 7618</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT54_PKR_5_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT54_PKR_5_CT_SHIFT)) &amp; TRNG_PKRCNT54_PKR_5_CT_MASK)</span></div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;</div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1e70b0ca01ed7a36333c34ada75467e4"> 7621</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT76_PKR_6_CT_MASK              (0xFFFFU)</span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7a2f2bd77e4a68a6722e08a0ac0af5f5"> 7622</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT76_PKR_6_CT_SHIFT             (0U)</span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5199d77b78bf2844c0e19f4444aa3eea"> 7623</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT76_PKR_6_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT76_PKR_6_CT_SHIFT)) &amp; TRNG_PKRCNT76_PKR_6_CT_MASK)</span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7ad0b708519b99117d884cb44031a7b5"> 7624</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT76_PKR_7_CT_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaa71d69fdfa23fdf5d9ea76f8b8bcc860"> 7625</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT76_PKR_7_CT_SHIFT             (16U)</span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4dbb2c0d8e6fcd37571bb190dc10f2f5"> 7626</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT76_PKR_7_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT76_PKR_7_CT_SHIFT)) &amp; TRNG_PKRCNT76_PKR_7_CT_MASK)</span></div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;</div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8d4828563837a12a3bea3594152385ad"> 7629</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT98_PKR_8_CT_MASK              (0xFFFFU)</span></div><div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5b13526e58b94b10dfa0cecfc52dacc9"> 7630</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT98_PKR_8_CT_SHIFT             (0U)</span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga79ed22399726d9a08fc49888d44c3d4d"> 7631</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT98_PKR_8_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT98_PKR_8_CT_SHIFT)) &amp; TRNG_PKRCNT98_PKR_8_CT_MASK)</span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gac202d6a591d15ba69688808ba0a83da9"> 7632</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT98_PKR_9_CT_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaef9207b0a460a8fd4bb3e1d51fd5053d"> 7633</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT98_PKR_9_CT_SHIFT             (16U)</span></div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gac4ce7787544fe4c8f87770cde6ea5255"> 7634</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNT98_PKR_9_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNT98_PKR_9_CT_SHIFT)) &amp; TRNG_PKRCNT98_PKR_9_CT_MASK)</span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;</div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1aa8b3ce4c085edc7739f994992a595e"> 7637</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTBA_PKR_A_CT_MASK              (0xFFFFU)</span></div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5c54d287bfbfb516a752a044064cae79"> 7638</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTBA_PKR_A_CT_SHIFT             (0U)</span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga6f67e6964180ddcee9eba79136dce2ee"> 7639</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTBA_PKR_A_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNTBA_PKR_A_CT_SHIFT)) &amp; TRNG_PKRCNTBA_PKR_A_CT_MASK)</span></div><div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab3f87977b737dc083d29e45c31a9601a"> 7640</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTBA_PKR_B_CT_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga089e84e0e8fc0d945965f28e6b7a2fde"> 7641</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTBA_PKR_B_CT_SHIFT             (16U)</span></div><div class="line"><a name="l07642"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga821161a8be8d0712acfd72af555192ae"> 7642</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTBA_PKR_B_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNTBA_PKR_B_CT_SHIFT)) &amp; TRNG_PKRCNTBA_PKR_B_CT_MASK)</span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;</div><div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga511ed41d50f27408ec29c446f30e672f"> 7645</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTDC_PKR_C_CT_MASK              (0xFFFFU)</span></div><div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga04ad9ac8ae630caf381e576db12b02d3"> 7646</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTDC_PKR_C_CT_SHIFT             (0U)</span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gadbd9a3d3d8a7949796d79f0473dc6f6d"> 7647</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTDC_PKR_C_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNTDC_PKR_C_CT_SHIFT)) &amp; TRNG_PKRCNTDC_PKR_C_CT_MASK)</span></div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4fe2d7c81b2d8ff43159e46dce639863"> 7648</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTDC_PKR_D_CT_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab9fbea2492994c44998f9e1a0614e720"> 7649</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTDC_PKR_D_CT_SHIFT             (16U)</span></div><div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga3cbad9dcf53851f34db669a4c33cc86b"> 7650</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTDC_PKR_D_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNTDC_PKR_D_CT_SHIFT)) &amp; TRNG_PKRCNTDC_PKR_D_CT_MASK)</span></div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;</div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gac81e849ddec182d760ff8c5999d212c5"> 7653</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTFE_PKR_E_CT_MASK              (0xFFFFU)</span></div><div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gacada4e20b5ad0d5763138e720116d945"> 7654</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTFE_PKR_E_CT_SHIFT             (0U)</span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga3c72fb1f534d666ef8abd0a4b1ab97b0"> 7655</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTFE_PKR_E_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNTFE_PKR_E_CT_SHIFT)) &amp; TRNG_PKRCNTFE_PKR_E_CT_MASK)</span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga47e5d41b77975be10a21cc3ffb37137e"> 7656</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTFE_PKR_F_CT_MASK              (0xFFFF0000U)</span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga04c23db3735d636eafc731756ff180a8"> 7657</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTFE_PKR_F_CT_SHIFT             (16U)</span></div><div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga8aa287d1d08e0852aac9db140d18f885"> 7658</a></span>&#160;<span class="preprocessor">#define TRNG_PKRCNTFE_PKR_F_CT(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_PKRCNTFE_PKR_F_CT_SHIFT)) &amp; TRNG_PKRCNTFE_PKR_F_CT_MASK)</span></div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;</div><div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga09503145dbd822afc9a62947c1796f02"> 7661</a></span>&#160;<span class="preprocessor">#define TRNG_SEC_CFG_SH0_MASK                    (0x1U)</span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga84c82afcd04b6eab703d78764e9ba755"> 7662</a></span>&#160;<span class="preprocessor">#define TRNG_SEC_CFG_SH0_SHIFT                   (0U)</span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga81f21a92776b7e5915e784059d2a68ed"> 7663</a></span>&#160;<span class="preprocessor">#define TRNG_SEC_CFG_SH0(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SEC_CFG_SH0_SHIFT)) &amp; TRNG_SEC_CFG_SH0_MASK)</span></div><div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga054276e13de9280f43767d3468d7dfa2"> 7664</a></span>&#160;<span class="preprocessor">#define TRNG_SEC_CFG_NO_PRGM_MASK                (0x2U)</span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga55ff73a8a55ecd93568de3ecaa7fc2d4"> 7665</a></span>&#160;<span class="preprocessor">#define TRNG_SEC_CFG_NO_PRGM_SHIFT               (1U)</span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab1686cd7a4c126494edccb309b7c6dac"> 7666</a></span>&#160;<span class="preprocessor">#define TRNG_SEC_CFG_NO_PRGM(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SEC_CFG_NO_PRGM_SHIFT)) &amp; TRNG_SEC_CFG_NO_PRGM_MASK)</span></div><div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1ae012097b8dbcac3b6710d49eced5cf"> 7667</a></span>&#160;<span class="preprocessor">#define TRNG_SEC_CFG_SK_VAL_MASK                 (0x4U)</span></div><div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gac3f49ca48fc8e37e30ed30791ca42b0a"> 7668</a></span>&#160;<span class="preprocessor">#define TRNG_SEC_CFG_SK_VAL_SHIFT                (2U)</span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5137087256bf9fa34da7551409a5e6bc"> 7669</a></span>&#160;<span class="preprocessor">#define TRNG_SEC_CFG_SK_VAL(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_SEC_CFG_SK_VAL_SHIFT)) &amp; TRNG_SEC_CFG_SK_VAL_MASK)</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;</div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga61742a85f84bf0b418e0d97269fd60dc"> 7672</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_HW_ERR_MASK                (0x1U)</span></div><div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gae982ac1aadb3470504c6fa22884fe5b2"> 7673</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_HW_ERR_SHIFT               (0U)</span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga792f9d56edebe39da59c8baadd771664"> 7674</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_HW_ERR(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_CTRL_HW_ERR_SHIFT)) &amp; TRNG_INT_CTRL_HW_ERR_MASK)</span></div><div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4aae79df675605028d002056d310c693"> 7675</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_ENT_VAL_MASK               (0x2U)</span></div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga6e9685a840332d199a2c2a8cb4d2ef6c"> 7676</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_ENT_VAL_SHIFT              (1U)</span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga9e6338f00206d45a054f6ae2b32f523b"> 7677</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_ENT_VAL(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_CTRL_ENT_VAL_SHIFT)) &amp; TRNG_INT_CTRL_ENT_VAL_MASK)</span></div><div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga989d42e23bd601c877d8eab73484a117"> 7678</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_FRQ_CT_FAIL_MASK           (0x4U)</span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gafe007dfc3f04f97bdfcf73da5ba7dc79"> 7679</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT          (2U)</span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gab4346920b038ec34a623e69ad54c1e59"> 7680</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_FRQ_CT_FAIL(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT)) &amp; TRNG_INT_CTRL_FRQ_CT_FAIL_MASK)</span></div><div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga00c0017c4ef321e9e0e87c63ad4722dd"> 7681</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_UNUSED_MASK                (0xFFFFFFF8U)</span></div><div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5a40cae8013071f3b346007537cc4fae"> 7682</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_UNUSED_SHIFT               (3U)</span></div><div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5c1e9fea560752568aa6c1bf790aa7d1"> 7683</a></span>&#160;<span class="preprocessor">#define TRNG_INT_CTRL_UNUSED(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_CTRL_UNUSED_SHIFT)) &amp; TRNG_INT_CTRL_UNUSED_MASK)</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;</div><div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga844b5b248328d196103f02f4478a140f"> 7686</a></span>&#160;<span class="preprocessor">#define TRNG_INT_MASK_HW_ERR_MASK                (0x1U)</span></div><div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gadde1fea5252000ff685ad8ef18cf0ac5"> 7687</a></span>&#160;<span class="preprocessor">#define TRNG_INT_MASK_HW_ERR_SHIFT               (0U)</span></div><div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaadfce3ece8f8379ef51293d9bf1cad31"> 7688</a></span>&#160;<span class="preprocessor">#define TRNG_INT_MASK_HW_ERR(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_MASK_HW_ERR_SHIFT)) &amp; TRNG_INT_MASK_HW_ERR_MASK)</span></div><div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5506e3b60b2a50a3a7259e39ac732629"> 7689</a></span>&#160;<span class="preprocessor">#define TRNG_INT_MASK_ENT_VAL_MASK               (0x2U)</span></div><div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4aec61965500c9e318b123fdf25940c1"> 7690</a></span>&#160;<span class="preprocessor">#define TRNG_INT_MASK_ENT_VAL_SHIFT              (1U)</span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga0e7c5296446aa4df26c18af04863eaa6"> 7691</a></span>&#160;<span class="preprocessor">#define TRNG_INT_MASK_ENT_VAL(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_MASK_ENT_VAL_SHIFT)) &amp; TRNG_INT_MASK_ENT_VAL_MASK)</span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga402be859135feaec750958ff1b8d149d"> 7692</a></span>&#160;<span class="preprocessor">#define TRNG_INT_MASK_FRQ_CT_FAIL_MASK           (0x4U)</span></div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga82fbf19df7b0b406e6fa676cb76d8289"> 7693</a></span>&#160;<span class="preprocessor">#define TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT          (2U)</span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga99ca2a85b029b3e3ea0e92bb7cabaa7d"> 7694</a></span>&#160;<span class="preprocessor">#define TRNG_INT_MASK_FRQ_CT_FAIL(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT)) &amp; TRNG_INT_MASK_FRQ_CT_FAIL_MASK)</span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;</div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabb92881dd21219f52d5e8b44ebb84540"> 7697</a></span>&#160;<span class="preprocessor">#define TRNG_INT_STATUS_HW_ERR_MASK              (0x1U)</span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga9191f74f70ff1a212a860a2f1c29a613"> 7698</a></span>&#160;<span class="preprocessor">#define TRNG_INT_STATUS_HW_ERR_SHIFT             (0U)</span></div><div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga6d224d4406c67bb32672519dd27f0912"> 7699</a></span>&#160;<span class="preprocessor">#define TRNG_INT_STATUS_HW_ERR(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_STATUS_HW_ERR_SHIFT)) &amp; TRNG_INT_STATUS_HW_ERR_MASK)</span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gacc624a1b87ef6a4a9b0c8865b3fb7342"> 7700</a></span>&#160;<span class="preprocessor">#define TRNG_INT_STATUS_ENT_VAL_MASK             (0x2U)</span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga78edda89664c4b2937310076da46f2a8"> 7701</a></span>&#160;<span class="preprocessor">#define TRNG_INT_STATUS_ENT_VAL_SHIFT            (1U)</span></div><div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga936350d4cb8328e65d9b6d7caada286a"> 7702</a></span>&#160;<span class="preprocessor">#define TRNG_INT_STATUS_ENT_VAL(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_STATUS_ENT_VAL_SHIFT)) &amp; TRNG_INT_STATUS_ENT_VAL_MASK)</span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga40b99fa3c8a416ab92aefa26795c81d1"> 7703</a></span>&#160;<span class="preprocessor">#define TRNG_INT_STATUS_FRQ_CT_FAIL_MASK         (0x4U)</span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gad33da40f3a53c9b87087eed78ac934a7"> 7704</a></span>&#160;<span class="preprocessor">#define TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT        (2U)</span></div><div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5fc849b18f3b665699eea09ef872c62d"> 7705</a></span>&#160;<span class="preprocessor">#define TRNG_INT_STATUS_FRQ_CT_FAIL(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT)) &amp; TRNG_INT_STATUS_FRQ_CT_FAIL_MASK)</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;</div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga98a3809483faa5d8f3cc4df2534de16a"> 7708</a></span>&#160;<span class="preprocessor">#define TRNG_VID1_MIN_REV_MASK                   (0xFFU)</span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga4ada104484c49065bbe29faa6a23f1c3"> 7709</a></span>&#160;<span class="preprocessor">#define TRNG_VID1_MIN_REV_SHIFT                  (0U)</span></div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga62fcccd962f7ad58210c3c0b306e0178"> 7710</a></span>&#160;<span class="preprocessor">#define TRNG_VID1_MIN_REV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_VID1_MIN_REV_SHIFT)) &amp; TRNG_VID1_MIN_REV_MASK)</span></div><div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gafb02d6a8674411d9329d67974d8d4263"> 7711</a></span>&#160;<span class="preprocessor">#define TRNG_VID1_MAJ_REV_MASK                   (0xFF00U)</span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga79f789e6e213bf19d1e3e73f57e2bd76"> 7712</a></span>&#160;<span class="preprocessor">#define TRNG_VID1_MAJ_REV_SHIFT                  (8U)</span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga3f443856c280cb5b8dd9996dd23f7e6e"> 7713</a></span>&#160;<span class="preprocessor">#define TRNG_VID1_MAJ_REV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_VID1_MAJ_REV_SHIFT)) &amp; TRNG_VID1_MAJ_REV_MASK)</span></div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga423c3c2d8c136404ad1e426d90c21716"> 7714</a></span>&#160;<span class="preprocessor">#define TRNG_VID1_IP_ID_MASK                     (0xFFFF0000U)</span></div><div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga2faadcbfacf48c7e844d74bff1597920"> 7715</a></span>&#160;<span class="preprocessor">#define TRNG_VID1_IP_ID_SHIFT                    (16U)</span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga52cb5dc183fb914a456f82155f38bd73"> 7716</a></span>&#160;<span class="preprocessor">#define TRNG_VID1_IP_ID(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_VID1_IP_ID_SHIFT)) &amp; TRNG_VID1_IP_ID_MASK)</span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;</div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga19ee862ba09953256255f08e1d826aea"> 7719</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_CONFIG_OPT_MASK                (0xFFU)</span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabfe5ace4f27e4b07f14fa5e2c02d128d"> 7720</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_CONFIG_OPT_SHIFT               (0U)</span></div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga7506d5f7a04108bc2484f1a13dfad6fc"> 7721</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_CONFIG_OPT(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_VID2_CONFIG_OPT_SHIFT)) &amp; TRNG_VID2_CONFIG_OPT_MASK)</span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1a15aecf80907f2d6d958c4d26d04002"> 7722</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_ECO_REV_MASK                   (0xFF00U)</span></div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaf454b4532d57192c8b78a69d4fb1c041"> 7723</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_ECO_REV_SHIFT                  (8U)</span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1a819c1aaac1d4b82f200ff9700b5840"> 7724</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_ECO_REV(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_VID2_ECO_REV_SHIFT)) &amp; TRNG_VID2_ECO_REV_MASK)</span></div><div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1a6606daf96749ecc030a0cc5a2cef3c"> 7725</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_INTG_OPT_MASK                  (0xFF0000U)</span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga62e504a6f5dc3109888bd599578ea21f"> 7726</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_INTG_OPT_SHIFT                 (16U)</span></div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga489ebac15dd45bc418355c2b46e9165c"> 7727</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_INTG_OPT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_VID2_INTG_OPT_SHIFT)) &amp; TRNG_VID2_INTG_OPT_MASK)</span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga5aad0c2f47d1c8f2e0a1ddacd1a9d30b"> 7728</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_ERA_MASK                       (0xFF000000U)</span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gaa403790d70f44d9168f2d6202e7f4f39"> 7729</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_ERA_SHIFT                      (24U)</span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga05ffc4efdb4680b0c1c1306d5e24a28e"> 7730</a></span>&#160;<span class="preprocessor">#define TRNG_VID2_ERA(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TRNG_VID2_ERA_SHIFT)) &amp; TRNG_VID2_ERA_MASK)</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;</div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160; <span class="comment">/* end of group TRNG_Register_Masks */</span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;</div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;</div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="comment">/* TRNG - Peripheral instance base addresses */</span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga98ad221077722e7ad1cbbea880ca3b64"> 7740</a></span>&#160;<span class="preprocessor">#define TRNG0_BASE                               (0x40029000u)</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;</div><div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga2dbe2a18c623571c2085c977610defb1"> 7742</a></span>&#160;<span class="preprocessor">#define TRNG0                                    ((TRNG_Type *)TRNG0_BASE)</span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;</div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#gabea1b27f987e373cced265b4441c28e5"> 7744</a></span>&#160;<span class="preprocessor">#define TRNG_BASE_ADDRS                          { TRNG0_BASE }</span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;</div><div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga1d296ea6711917cf168c8a617392b782"> 7746</a></span>&#160;<span class="preprocessor">#define TRNG_BASE_PTRS                           { TRNG0 }</span></div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;</div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___t_r_n_g___register___masks.html#ga9f4bb4dade7645b527a1581f072091b3"> 7748</a></span>&#160;<span class="preprocessor">#define TRNG_IRQS                                { TRNG0_IRQn }</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160; <span class="comment">/* end of group TRNG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;</div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;</div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="comment">   -- TSI Peripheral Access Layer</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;</div><div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="struct_t_s_i___type.html"> 7765</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63e08b339903a91eb8e42ccf85debdac"> 7766</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63e08b339903a91eb8e42ccf85debdac">GENCS</a>;                             </div><div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101"> 7767</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101">DATA</a>;                              </div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeb1f64a61b707e41d19cbec23a65bef"> 7768</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeb1f64a61b707e41d19cbec23a65bef">TSHD</a>;                              </div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;} <a class="code" href="struct_t_s_i___type.html">TSI_Type</a>;</div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;</div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="comment">   -- TSI Register Masks</span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;</div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafd7d98d809a1d17c59cc86addc5fe801"> 7781</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_MASK                     (0x2U)</span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadcd854b12f8b747a492eac3e88522b1e"> 7782</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_SHIFT                    (1U)</span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2708cd37d6b5a3a6628b1c7a9e83ec4a"> 7783</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_CURSW_SHIFT)) &amp; TSI_GENCS_CURSW_MASK)</span></div><div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga820de7fe1ecba9a42260e304554b389f"> 7784</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      (0x4U)</span></div><div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9a2e8c68bfb60312ebdeea4f069d9086"> 7785</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     (2U)</span></div><div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac1559c6240c8c9a15e426ab9a29478a9"> 7786</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_EOSF_SHIFT)) &amp; TSI_GENCS_EOSF_MASK)</span></div><div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf7212a89bc45902f2ed4cee12a1ceb92"> 7787</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     (0x8U)</span></div><div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga372b92d46c9f071d4fdee3edcc0d5219"> 7788</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    (3U)</span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab3c799aef4d8d1fc5ab73932fcec4714"> 7789</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_SCNIP_SHIFT)) &amp; TSI_GENCS_SCNIP_MASK)</span></div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga490fa9afb2591596712216cc7031cd47"> 7790</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_MASK                       (0x10U)</span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4e08b4560fff0d44559e8dd48afcb4b0"> 7791</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      (4U)</span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3ae0930dcc693d3273c5454b113184cd"> 7792</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_STM_SHIFT)) &amp; TSI_GENCS_STM_MASK)</span></div><div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga83a2e8e8965873c67507422e6e9a9b8e"> 7793</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      (0x20U)</span></div><div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab11b995ab664e22700a2f67aa2b1a070"> 7794</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     (5U)</span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7084244493e5ddd4612e5f47369ec4fc"> 7795</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_STPE_SHIFT)) &amp; TSI_GENCS_STPE_MASK)</span></div><div class="line"><a name="l07796"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab0858eebe3e9aafb69f43b4547681aa4"> 7796</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_MASK                    (0x40U)</span></div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga484d481ffbcbe5d9199e848658c66cc7"> 7797</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_SHIFT                   (6U)</span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga97bc871b92baf40b238f54c2691028a9"> 7798</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_TSIIEN_SHIFT)) &amp; TSI_GENCS_TSIIEN_MASK)</span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafa7ce02781bc0e3d369d9a00a77b480f"> 7799</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     (0x80U)</span></div><div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga503402dbca8eec965cad561df32e7cf5"> 7800</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    (7U)</span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga71fabc689d6d100f836a3bf818a33833"> 7801</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_TSIEN_SHIFT)) &amp; TSI_GENCS_TSIEN_MASK)</span></div><div class="line"><a name="l07802"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3a420e0ae200374eca1a185b535cc0ba"> 7802</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      (0x1F00U)</span></div><div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab90732bc69449d59a0fc0f3c208caf21"> 7803</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     (8U)</span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gad18125542d6e5cebc57833da32c13668"> 7804</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_NSCN_SHIFT)) &amp; TSI_GENCS_NSCN_MASK)</span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3c608c250c31872d206e9c18eea97799"> 7805</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_MASK                        (0xE000U)</span></div><div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaae1f3b081a9c92fefe10bd3ec1f40734"> 7806</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       (13U)</span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0562bb631fc7da30eaf08301b5430d53"> 7807</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_PS_SHIFT)) &amp; TSI_GENCS_PS_MASK)</span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga14b70379252ea633e8c97c1ab13553c6"> 7808</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_MASK                   (0x70000U)</span></div><div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf6315fa37479b4e49a6f3252a451352b"> 7809</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_SHIFT                  (16U)</span></div><div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab5fefdd5c15d6e5d832d2843a15a167a"> 7810</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_EXTCHRG_SHIFT)) &amp; TSI_GENCS_EXTCHRG_MASK)</span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5f993b291aa5098c00c7ca603d76fa8c"> 7811</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_MASK                     (0x180000U)</span></div><div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabef14bd85b2c22b59a963796a510d2aa"> 7812</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_SHIFT                    (19U)</span></div><div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga00fe2f1ed68ec2cc7c65063d9c0c4bde"> 7813</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_DVOLT_SHIFT)) &amp; TSI_GENCS_DVOLT_MASK)</span></div><div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga497b1a716e54da9ae1f89fe866c9dfec"> 7814</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_MASK                   (0xE00000U)</span></div><div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga53636ad4be1c8098f9475103fdc056e2"> 7815</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_SHIFT                  (21U)</span></div><div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga715bd94ad29e87470a8addab0a2f04e4"> 7816</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_REFCHRG_SHIFT)) &amp; TSI_GENCS_REFCHRG_MASK)</span></div><div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab587591eee9153b51aca25177a129404"> 7817</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_MASK                      (0xF000000U)</span></div><div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4958dbdc98f77bad2618b035d3d89112"> 7818</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_SHIFT                     (24U)</span></div><div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga720bd5eb88b316ef8e9c426962fb53d6"> 7819</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_MODE_SHIFT)) &amp; TSI_GENCS_MODE_MASK)</span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1036a1740b9fd85ac9a7ee8c7b31fbc5"> 7820</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      (0x10000000U)</span></div><div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2cdb34b848a822afc459c74893200fbb"> 7821</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     (28U)</span></div><div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4f97d9b111217d817cd8efa1530b5a1d"> 7822</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_ESOR_SHIFT)) &amp; TSI_GENCS_ESOR_MASK)</span></div><div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae0670e2e8c0eb55717171acb5a2bebfe"> 7823</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    (0x80000000U)</span></div><div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa269027bdefea51eddd47bfc47140224"> 7824</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   (31U)</span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5d20adbb7f827ed3d0b5f682c0649b66"> 7825</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_GENCS_OUTRGF_SHIFT)) &amp; TSI_GENCS_OUTRGF_MASK)</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;</div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6b838baebe1044a43b0f64070cf708a8"> 7828</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_MASK                     (0xFFFFU)</span></div><div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga364bea02a4d933c3fc935262493986cd"> 7829</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_SHIFT                    (0U)</span></div><div class="line"><a name="l07830"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac07a30f55b2381a0350a522bfeac07f6"> 7830</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_DATA_TSICNT_SHIFT)) &amp; TSI_DATA_TSICNT_MASK)</span></div><div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4b533f08277dec51d70c9bf4a536f9e5"> 7831</a></span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_MASK                       (0x400000U)</span></div><div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1e6460b9202aeb655c0a0f678b716526"> 7832</a></span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_SHIFT                      (22U)</span></div><div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga183469cd0ff0a64ef8f9b06f70bf90c3"> 7833</a></span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_DATA_SWTS_SHIFT)) &amp; TSI_DATA_SWTS_MASK)</span></div><div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab6346bdfb0f86f39a0e22bf63724e2b6"> 7834</a></span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_MASK                      (0x800000U)</span></div><div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab90f8f124f3b09590815173156ddc149"> 7835</a></span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_SHIFT                     (23U)</span></div><div class="line"><a name="l07836"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2c949a7e197be0d9676854124fb1f2ff"> 7836</a></span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_DATA_DMAEN_SHIFT)) &amp; TSI_DATA_DMAEN_MASK)</span></div><div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4e8ebbde2df6b54d7056eb509d23dcf6"> 7837</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_MASK                      (0xF0000000U)</span></div><div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga93e49d0e44e5be77fbf39e45d5b9b9f0"> 7838</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_SHIFT                     (28U)</span></div><div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabc816a3e5aa6be2b683ae4ca3d72e793"> 7839</a></span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_DATA_TSICH_SHIFT)) &amp; TSI_DATA_TSICH_MASK)</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;</div><div class="line"><a name="l07842"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9b69d87b18f8791e9b8d97d67b3bc6d7"> 7842</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_MASK                     (0xFFFFU)</span></div><div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga18eac1ce2de17bfde158e5047b4a9e0e"> 7843</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_SHIFT                    (0U)</span></div><div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadeef11bfa64314e7382e1cfeaaad7ee4"> 7844</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_TSHD_THRESL_SHIFT)) &amp; TSI_TSHD_THRESL_MASK)</span></div><div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0600b952fc2faf25682e507b91ce4a15"> 7845</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_MASK                     (0xFFFF0000U)</span></div><div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf35f3c8f797b62c3b5dba24c5035255a"> 7846</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_SHIFT                    (16U)</span></div><div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga203450ceffe74f78f3669057eb1898a5"> 7847</a></span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; TSI_TSHD_THRESH_SHIFT)) &amp; TSI_TSHD_THRESH_MASK)</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;</div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160; <span class="comment">/* end of group TSI_Register_Masks */</span></div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;</div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;</div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span></div><div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4f4029c5109ad3bccf1575309f9dbc51"> 7857</a></span>&#160;<span class="preprocessor">#define TSI0_BASE                                (0x40045000u)</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;</div><div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2c7d71b60c1e9a79fb1f5a0f966b5e82"> 7859</a></span>&#160;<span class="preprocessor">#define TSI0                                     ((TSI_Type *)TSI0_BASE)</span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;</div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga525c74303c624c889f83805270123b6c"> 7861</a></span>&#160;<span class="preprocessor">#define TSI_BASE_ADDRS                           { TSI0_BASE }</span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;</div><div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf0e643a8dc882d5a89dd6bb9a4ca3d16"> 7863</a></span>&#160;<span class="preprocessor">#define TSI_BASE_PTRS                            { TSI0 }</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;</div><div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga51ec7d0a5ad9d0e898cf00eef9e8a78a"> 7865</a></span>&#160;<span class="preprocessor">#define TSI_IRQS                                 { TSI0_IRQn }</span></div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160; <span class="comment">/* end of group TSI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;</div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;</div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="comment">   -- VREF Peripheral Access Layer</span></div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;</div><div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="struct_v_r_e_f___type.html"> 7882</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacdaf356ffe42125ef3a82e4439a2e3c9"> 7883</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacdaf356ffe42125ef3a82e4439a2e3c9">TRM</a>;                                </div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f"> 7884</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">SC</a>;                                 </div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;} <a class="code" href="struct_v_r_e_f___type.html">VREF_Type</a>;</div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;</div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="comment">   -- VREF Register Masks</span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;</div><div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaf233ddf56401003ec721b808d3910978"> 7897</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_MASK                       (0x3FU)</span></div><div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7738b4edb18c8c9dcb36d6be564c80e6"> 7898</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      (0U)</span></div><div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7b200f282af693ea614c6bb380a5bfb8"> 7899</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_TRM_TRIM_SHIFT)) &amp; VREF_TRM_TRIM_MASK)</span></div><div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaca90564d0247d6637d487fa045dbe328"> 7900</a></span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_MASK                     (0x40U)</span></div><div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gad66c35e7a2372a16a0ef1042ad0d029a"> 7901</a></span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN_SHIFT                    (6U)</span></div><div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaaa2d50a050e401275bb8db441075a60c"> 7902</a></span>&#160;<span class="preprocessor">#define VREF_TRM_CHOPEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_TRM_CHOPEN_SHIFT)) &amp; VREF_TRM_CHOPEN_MASK)</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;</div><div class="line"><a name="l07905"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7eb8ab4b25ed9f93b23d7199c50e7181"> 7905</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     (0x3U)</span></div><div class="line"><a name="l07906"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga3130891ca865a042a784a2c3bc7141b0"> 7906</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    (0U)</span></div><div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2bd98e877f61a410c3226d6472365b5e"> 7907</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_MODE_LV_SHIFT)) &amp; VREF_SC_MODE_LV_MASK)</span></div><div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gadc4f84c737775ee82f350149ade8f5bf"> 7908</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_MASK                      (0x4U)</span></div><div class="line"><a name="l07909"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga88b36251362ceabbeeb2302dae65000d"> 7909</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     (2U)</span></div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga30537740fce6d9a373359c63805e11e8"> 7910</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_VREFST_SHIFT)) &amp; VREF_SC_VREFST_MASK)</span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaeb737c0b08409b6e7ea8de3bf7a90732"> 7911</a></span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_MASK                     (0x20U)</span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gab4b6bb1062b8e67c9224814d85df2a2c"> 7912</a></span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN_SHIFT                    (5U)</span></div><div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gab383d7f445ab9bf9266da50107d30f7f"> 7913</a></span>&#160;<span class="preprocessor">#define VREF_SC_ICOMPEN(x)                       (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_ICOMPEN_SHIFT)) &amp; VREF_SC_ICOMPEN_MASK)</span></div><div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga1396c56eb73d89394a57b1f83f20c9ea"> 7914</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_MASK                       (0x40U)</span></div><div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gacfe64ba6f4a76a4aef274f2fedb95a90"> 7915</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      (6U)</span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gac93682ccff6c6c12d1929940d197020a"> 7916</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN(x)                         (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_REGEN_SHIFT)) &amp; VREF_SC_REGEN_MASK)</span></div><div class="line"><a name="l07917"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2df8186aa60a77e25e67589bc50ce539"> 7917</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_MASK                      (0x80U)</span></div><div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaca5e397ea8b43f55854f4a6b80ec479b"> 7918</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     (7U)</span></div><div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7a5994dbf9e379f63aea014ab33e4822"> 7919</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN(x)                        (((uint8_t)(((uint8_t)(x)) &lt;&lt; VREF_SC_VREFEN_SHIFT)) &amp; VREF_SC_VREFEN_MASK)</span></div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;</div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160; <span class="comment">/* end of group VREF_Register_Masks */</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;</div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;</div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="comment">/* VREF - Peripheral instance base addresses */</span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga4a13ce72546505561e4a780677ec0375"> 7929</a></span>&#160;<span class="preprocessor">#define VREF_BASE                                (0x40074000u)</span></div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;</div><div class="line"><a name="l07931"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2c9e85d22a9ba37ea589b1747af46307"> 7931</a></span>&#160;<span class="preprocessor">#define VREF                                     ((VREF_Type *)VREF_BASE)</span></div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;</div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gac0ccacace16937d7109589180bb2650b"> 7933</a></span>&#160;<span class="preprocessor">#define VREF_BASE_ADDRS                          { VREF_BASE }</span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;</div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga3eb17aee5de4a519ee18fe763e43865b"> 7935</a></span>&#160;<span class="preprocessor">#define VREF_BASE_PTRS                           { VREF }</span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160; <span class="comment">/* end of group VREF_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;</div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;</div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="comment">   -- XCVR_ANALOG Peripheral Access Layer</span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;</div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="struct_x_c_v_r___a_n_a_l_o_g___type.html"> 7952</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b02426bfa61c514eb2dcae1425c4a08"> 7953</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b02426bfa61c514eb2dcae1425c4a08">BB_LDO_1</a>;                          </div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c93319a7f968c5724be2983cdd7f128"> 7954</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c93319a7f968c5724be2983cdd7f128">BB_LDO_2</a>;                          </div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4bd82e51749014ad79211138018a44ea"> 7955</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4bd82e51749014ad79211138018a44ea">RX_ADC</a>;                            </div><div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86e0265651bc121a96023b94c69b3c49"> 7956</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86e0265651bc121a96023b94c69b3c49">RX_BBA</a>;                            </div><div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa92c2fa383547bf5f1f30bcc1cd894c9"> 7957</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa92c2fa383547bf5f1f30bcc1cd894c9">RX_LNA</a>;                            </div><div class="line"><a name="l07958"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd7d3c4a2eef33be0fee961bd6f6a6f1"> 7958</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd7d3c4a2eef33be0fee961bd6f6a6f1">RX_TZA</a>;                            </div><div class="line"><a name="l07959"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7258a5fe602bc706197504fcd6db165e"> 7959</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7258a5fe602bc706197504fcd6db165e">RX_AUXPLL</a>;                         </div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga66430cf793849a50035907a807375789"> 7960</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga66430cf793849a50035907a807375789">SY_CTRL_1</a>;                         </div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff18a24df5abc43ec452f276daf57d81"> 7961</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff18a24df5abc43ec452f276daf57d81">SY_CTRL_2</a>;                         </div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga417f1248486f958c98ba036c6cf1a534"> 7962</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga417f1248486f958c98ba036c6cf1a534">TX_DAC_PA</a>;                         </div><div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac97b00acc6d1754f6f3ebfd8c5645ce2"> 7963</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac97b00acc6d1754f6f3ebfd8c5645ce2">BALUN_TX</a>;                          </div><div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga05cc704a442cd4752064756e29febeaa"> 7964</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga05cc704a442cd4752064756e29febeaa">BALUN_RX</a>;                          </div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaf4688b8f7f29be9b9c2bb2154d067dc"> 7965</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaf4688b8f7f29be9b9c2bb2154d067dc">DFT_OBSV_1</a>;                        </div><div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c6caa2194d8b44c4cdff06b8cfcd8b2"> 7966</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c6caa2194d8b44c4cdff06b8cfcd8b2">DFT_OBSV_2</a>;                        </div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;} <a class="code" href="struct_x_c_v_r___a_n_a_l_o_g___type.html">XCVR_ANALOG_Type</a>;</div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;</div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="comment">   -- XCVR_ANALOG Register Masks</span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;</div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gadd2c2e184e0186c0fba17b5e0cf3c6ed"> 7979</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP_MASK (0x1U)</span></div><div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5793c57dd9d0774aa27e984d876d90d8"> 7980</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP_SHIFT (0U)</span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8270f27f693e1db7e012105ee10f01f4"> 7981</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_BYP_MASK)</span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6393b06984e0517dc62f2c9881536d6a"> 7982</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL_MASK (0x2U)</span></div><div class="line"><a name="l07983"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga330f4d9d605dcd5ad0d4d66298ee65d5"> 7983</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL_SHIFT (1U)</span></div><div class="line"><a name="l07984"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga7e204137a581e38ef6257a315acbf498"> 7984</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_DIAGSEL_MASK)</span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8b807bec65cc56cd582a5e5e37b19cb1"> 7985</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE_MASK (0xCU)</span></div><div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga87bf431440bbd062620dd240d57823d0"> 7986</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE_SHIFT (2U)</span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga83c20398cae6a20fdaa3c41dca06abab"> 7987</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_SPARE_MASK)</span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaadeb926af0269b353cba2c9d8065ec3b"> 7988</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM_MASK (0x70U)</span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaa1ec9287f9d326f6da975303a645ab08"> 7989</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM_SHIFT (4U)</span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad57bd9879069b53a9f152cca0d76ed39"> 7990</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_ADCDAC_TRIM_MASK)</span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad817c0539e8cace3c88baaab02773ec7"> 7991</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP_MASK (0x100U)</span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad15acf77babf54d8a635952ec9c6e140"> 7992</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP_SHIFT (8U)</span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga435c12fefccf23bf228cd2fc6eebd545"> 7993</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_BYP_MASK)</span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga06abfee3e737ee24f7388b9555ba92f6"> 7994</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL_MASK (0x200U)</span></div><div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaa923e19cf4568685e96ead0dd2817cb3"> 7995</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL_SHIFT (9U)</span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8f477b34e6d34da9475c7635e1adbc2a"> 7996</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_DIAGSEL_MASK)</span></div><div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaeb9a791510bf4f85b5c4c25b4cb0f25a"> 7997</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE_MASK (0xC00U)</span></div><div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8b8526f811a321eb98ad14d9ff47ffdb"> 7998</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE_SHIFT (10U)</span></div><div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8e8eba643f10acbd267b35810a3aaa0c"> 7999</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_SPARE_MASK)</span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga3587a3598abaa337a9b84c9cda5cf701"> 8000</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM_MASK (0x7000U)</span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga3ec6b180b2afb6257c09af97535ae8f0"> 8001</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM_SHIFT (12U)</span></div><div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gadc3dfbb57c909182567bae9c2ccbfa43"> 8002</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_BBA_TRIM_MASK)</span></div><div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga20bbec7400e2c8038d7c0c3b1e91fe3b"> 8003</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP_MASK (0x10000U)</span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1134418fc893e38b53cd59df39c6f497"> 8004</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP_SHIFT (16U)</span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae04a2248cc05bdcbb0e68852ba72522e"> 8005</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_BYP_MASK)</span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga4d9414cbb43fa1990fd33baf72f88fe9"> 8006</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL_MASK (0x20000U)</span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga741596328f9251ce1deeac085141c847"> 8007</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL_SHIFT (17U)</span></div><div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac5924ec1a0a8ecd0a81785e1aa3be095"> 8008</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_DIAGSEL_MASK)</span></div><div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2b0ef9b759f2c7973dadf7b55dd594ff"> 8009</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE_MASK (0xC0000U)</span></div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2248ae9fc4541c444ab8d154f1fde28a"> 8010</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE_SHIFT (18U)</span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga73c0e59f5b75bc364ad5a48b65db5e3a"> 8011</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_SPARE_MASK)</span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae8ce9a6337e92daef220d8a6a6c79177"> 8012</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM_MASK (0x700000U)</span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga00ee26c6323bfc24b60a9c75546b9e36"> 8013</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM_SHIFT (20U)</span></div><div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga196308f30aa22536c826bb049a762114"> 8014</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_FDBK_TRIM_MASK)</span></div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gabf5593ea2fbbcffe98f956859fa63ed9"> 8015</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP_MASK  (0x1000000U)</span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga010695dc00f769acace49ca06c1d5a37"> 8016</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP_SHIFT (24U)</span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2e3f19c1d0264a06064ee096e3eb9a1e"> 8017</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_BYP_MASK)</span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5fc7b171d9015ce9b77a0a03991983eb"> 8018</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL_MASK (0x2000000U)</span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaa80c2958e77560bf26eb753e880ea626"> 8019</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL_SHIFT (25U)</span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gacc2822078dfac16caf2d2725b2515e1f"> 8020</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_DIAGSEL_MASK)</span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga084c9149a2307538a9a20b3c66a4fabf"> 8021</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE_MASK (0xC000000U)</span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga245b21324b00a9e5f18fa7475ddef3b8"> 8022</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE_SHIFT (26U)</span></div><div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9fb933e8a3d2902770dff16808f26cd9"> 8023</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_SPARE_MASK)</span></div><div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga367250fa93e519c36758b2852690bef8"> 8024</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM_MASK (0x70000000U)</span></div><div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga07ed1c071b9f635f7d2618d8eeac0f59"> 8025</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM_SHIFT (28U)</span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga4d4c28d61f6593cc64e742910a5cc774"> 8026</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_1_BB_LDO_HF_TRIM_MASK)</span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;</div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae71734fa47234c4666133625a894798c"> 8029</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP_MASK  (0x1U)</span></div><div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaee34a0096f3a1375c3f16cdeb4acd7b3"> 8030</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP_SHIFT (0U)</span></div><div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad80166997016e09399108b8de2c68e29"> 8031</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_BYP_MASK)</span></div><div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac0a35f28d91c188ffef078f6274c8b46"> 8032</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL_MASK (0x2U)</span></div><div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga753406c01bd7023026fc215e98e73024"> 8033</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL_SHIFT (1U)</span></div><div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga344783a99ea1319fbd2edd3b0023b521"> 8034</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_DIAGSEL_MASK)</span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gabe19bfd43661669ba97df32fc4c51a70"> 8035</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE_MASK (0xCU)</span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf7d2c729b1aaca9a9678d8369bdfe214"> 8036</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE_SHIFT (2U)</span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6a29e01bf2cd97e277267979a4c96ad1"> 8037</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_SPARE_MASK)</span></div><div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga16d80b2669476f6bf6d5f0ede30dc94a"> 8038</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM_MASK (0x70U)</span></div><div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga52b71eba51d7ac4100e8242e0f39abc9"> 8039</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM_SHIFT (4U)</span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga612aae5e49b60e261f9526e0b99162a4"> 8040</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_PD_TRIM_MASK)</span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1fe7072681c5dea5435faddaa0441660"> 8041</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE_MASK (0x300U)</span></div><div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga20be19019391f05efb909a6104b68a28"> 8042</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE_SHIFT (8U)</span></div><div class="line"><a name="l08043"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga278ea8f4bfaeafc63aede4f3a4e5aeb2"> 8043</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_VCO_SPARE_MASK)</span></div><div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga4e192730bf5296ef720d36aae4346bde"> 8044</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP_MASK (0x400U)</span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gacacd227b6120506143c295188483c962"> 8045</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP_SHIFT (10U)</span></div><div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac496c32eb1b296d10dc235560bc6bdda"> 8046</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_BYP_MASK)</span></div><div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaebd6e280efd53570b8583df1dec7a4cb"> 8047</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL_MASK (0x800U)</span></div><div class="line"><a name="l08048"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaae9712638ede3afc9cf667d7879273a0"> 8048</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL_SHIFT (11U)</span></div><div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9172143d7a8527c20783d304eb718de3"> 8049</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_DIAGSEL_MASK)</span></div><div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga498a9e0cfd2d0445204d66ed5cb29efe"> 8050</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM_MASK (0x7000U)</span></div><div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga0ed8cbd74cb7a03d9f92c6ac39d7e34b"> 8051</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM_SHIFT (12U)</span></div><div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1db6431925b29780774a816d8f102bd3"> 8052</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_VCOLO_TRIM_MASK)</span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2a872107a8eb713a84d0611db3526b90"> 8053</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL_MASK (0x10000U)</span></div><div class="line"><a name="l08054"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad6eb544ef1d91a0d164bfede86b875fe"> 8054</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL_SHIFT (16U)</span></div><div class="line"><a name="l08055"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6515df904407b2afab6fffca96bf6761"> 8055</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_DIAGSEL_MASK)</span></div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga472489c2cf53043c5c31d96c086a847d"> 8056</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC_MASK (0x60000U)</span></div><div class="line"><a name="l08057"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga59c473064c0ce430cf26e6a88c656363"> 8057</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC_SHIFT (17U)</span></div><div class="line"><a name="l08058"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga7d7831154ad44156c9994e721f04db91"> 8058</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC_SHIFT)) &amp; XCVR_ANALOG_BB_LDO_2_BB_LDO_VTREF_TC_MASK)</span></div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;</div><div class="line"><a name="l08061"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga807dcd04a1c1f0fe06457d5801a040a5"> 8061</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_BUMP_MASK      (0xFFU)</span></div><div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5791746047fc4499f9800d9da2848204"> 8062</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_BUMP_SHIFT     (0U)</span></div><div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga185e384a3aee580078c4573bf4a660ca"> 8063</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_BUMP(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_ADC_RX_ADC_BUMP_SHIFT)) &amp; XCVR_ANALOG_RX_ADC_RX_ADC_BUMP_MASK)</span></div><div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad2419bae5df6b71d24885faf24970642"> 8064</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL_MASK    (0x300U)</span></div><div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5c92946dfa5847fa761d8f3633d0ada3"> 8065</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL_SHIFT   (8U)</span></div><div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaeb7a167bd805ed7cd6ae9485bfc94d55"> 8066</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL_SHIFT)) &amp; XCVR_ANALOG_RX_ADC_RX_ADC_FS_SEL_MASK)</span></div><div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga92a4ae8655eb2307c2df0dec9ac6fd17"> 8067</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL_MASK (0x400U)</span></div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gada606ca6a100960d96c292720aade52c"> 8068</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL_SHIFT (10U)</span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6342af1f8125d8a8992da9534a8e6848"> 8069</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_RX_ADC_RX_ADC_I_DIAGSEL_MASK)</span></div><div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaafbd8da472404ab4dd2d9f627ef92c98"> 8070</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL_MASK (0x800U)</span></div><div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6d84900755e94d1c7c0fa634e7b8cd87"> 8071</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL_SHIFT (11U)</span></div><div class="line"><a name="l08072"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga0ce0f8fab6391c89d49e443e7d963ca0"> 8072</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_RX_ADC_RX_ADC_Q_DIAGSEL_MASK)</span></div><div class="line"><a name="l08073"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga23e217d90ff7e16ecc268d6c3b3a1ec2"> 8073</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_SPARE_MASK     (0xF000U)</span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5a13d1ccd778ecc6824272c80d5d44a5"> 8074</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_SPARE_SHIFT    (12U)</span></div><div class="line"><a name="l08075"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga7f0ae364b1969ce58146dd7efddf97dd"> 8075</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_ADC_RX_ADC_SPARE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_ADC_RX_ADC_SPARE_SHIFT)) &amp; XCVR_ANALOG_RX_ADC_RX_ADC_SPARE_MASK)</span></div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;</div><div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga85f0fa998a3014ec45c6580978e0309b"> 8078</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL_MASK    (0x7U)</span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf93af5a3ddd791cbe1e14cbf0f224bda"> 8079</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL_SHIFT   (0U)</span></div><div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5ac66aa9301236a37842264b8d341613"> 8080</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL_SHIFT)) &amp; XCVR_ANALOG_RX_BBA_RX_BBA_BW_SEL_MASK)</span></div><div class="line"><a name="l08081"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga38cfa4b228358c44c92d6355c0ffa7ad"> 8081</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP_MASK  (0x8U)</span></div><div class="line"><a name="l08082"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga362605b65a7d730929b86d1ba729265f"> 8082</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP_SHIFT (3U)</span></div><div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf5b02a6d14ae846b1b1a108c12f939ea"> 8083</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP_SHIFT)) &amp; XCVR_ANALOG_RX_BBA_RX_BBA_CUR_BUMP_MASK)</span></div><div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gacc2edb209b03fe20e96e70ab925488bf"> 8084</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1_MASK  (0x10U)</span></div><div class="line"><a name="l08085"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga695aa0ef7875df8312ac9c9b0510c86a"> 8085</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1_SHIFT (4U)</span></div><div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga52a2250ced4e4f377b261e4b6d52fcac"> 8086</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1_SHIFT)) &amp; XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL1_MASK)</span></div><div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga315fa43bb6fcbf8ea30808c0a1e5105a"> 8087</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2_MASK  (0x20U)</span></div><div class="line"><a name="l08088"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6575405b85fcd7ada90f6545bf6cc462"> 8088</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2_SHIFT (5U)</span></div><div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9c0e21c02964cc4034407de3d8e2469d"> 8089</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2_SHIFT)) &amp; XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL2_MASK)</span></div><div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga70f23ad7242e09b632d30bfeaf97f6dd"> 8090</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3_MASK  (0x40U)</span></div><div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6853b5239548ee08ff61f53b70a071fd"> 8091</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3_SHIFT (6U)</span></div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga522d9df9df2ab079d3c015c496548b3e"> 8092</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3_SHIFT)) &amp; XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL3_MASK)</span></div><div class="line"><a name="l08093"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9c35caa041b49edd6103f6c025d53ffc"> 8093</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4_MASK  (0x80U)</span></div><div class="line"><a name="l08094"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga11bba4f56eb8007c9081fb48cee3b3ec"> 8094</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4_SHIFT (7U)</span></div><div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga06a50f20f19a7bfc4ca730b11f84f435"> 8095</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4_SHIFT)) &amp; XCVR_ANALOG_RX_BBA_RX_BBA_DIAGSEL4_MASK)</span></div><div class="line"><a name="l08096"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6ac0963ec0787a3e9c7920a5be53ffff"> 8096</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_SPARE_MASK     (0x3F0000U)</span></div><div class="line"><a name="l08097"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5a20c7d95114c1009adca24d407921f9"> 8097</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_SPARE_SHIFT    (16U)</span></div><div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac830cb34316b5927827240333f53fd6b"> 8098</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA_SPARE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_BBA_RX_BBA_SPARE_SHIFT)) &amp; XCVR_ANALOG_RX_BBA_RX_BBA_SPARE_MASK)</span></div><div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2b5909935177caecbbb1870d9d8cd6d8"> 8099</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL_MASK   (0x7000000U)</span></div><div class="line"><a name="l08100"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga738c3cda3cfb57bfb157cd5feb65c032"> 8100</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL_SHIFT  (24U)</span></div><div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga508a28faa5c1b152ac772ef89cd5ccf1"> 8101</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL_SHIFT)) &amp; XCVR_ANALOG_RX_BBA_RX_BBA2_BW_SEL_MASK)</span></div><div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9b3651f24e9ae7c7bc72018332e21ac5"> 8102</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE_MASK    (0x70000000U)</span></div><div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8bc7eb486d0e43924826ab88048a76b8"> 8103</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE_SHIFT   (28U)</span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9b6950c722c38761ad4f18b644b23bd2"> 8104</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE_SHIFT)) &amp; XCVR_ANALOG_RX_BBA_RX_BBA2_SPARE_MASK)</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;</div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9df391233e5c822f58002a19117ec3c3"> 8107</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_BUMP_MASK      (0xFU)</span></div><div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga623610c2214019100d21abab471d3533"> 8108</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_BUMP_SHIFT     (0U)</span></div><div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5d02567b6203654996380fcb8cae05cd"> 8109</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_BUMP(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_LNA_RX_LNA_BUMP_SHIFT)) &amp; XCVR_ANALOG_RX_LNA_RX_LNA_BUMP_MASK)</span></div><div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5c0ac6e87b3b923a4f1fa07cf477c3fd"> 8110</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL_MASK (0x10U)</span></div><div class="line"><a name="l08111"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga7bb69a6de6342aa0e3ca7510372eb688"> 8111</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL_SHIFT (4U)</span></div><div class="line"><a name="l08112"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga37e792e193f3acae2a05571ae040fd5e"> 8112</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_RX_LNA_RX_LNA_HG_DIAGSEL_MASK)</span></div><div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae72174575a3d298182462c4da27e2fa1"> 8113</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE_MASK (0x20U)</span></div><div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8b5d488ab2806eb73e48ec9a99539c22"> 8114</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE_SHIFT (5U)</span></div><div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga653952b524931c49b0db80dfb3548c0a"> 8115</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE_SHIFT)) &amp; XCVR_ANALOG_RX_LNA_RX_LNA_HIZ_ENABLE_MASK)</span></div><div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga62448d47975042cdca41ade4833cd18d"> 8116</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL_MASK (0x40U)</span></div><div class="line"><a name="l08117"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga164840cd17814322ead8fbdff70cd858"> 8117</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL_SHIFT (6U)</span></div><div class="line"><a name="l08118"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6e08b3cc2a1c4495da09b94ef51e362d"> 8118</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_RX_LNA_RX_LNA_LG_DIAGSEL_MASK)</span></div><div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga33ac544232ae2a2c3142ea4788ec94cc"> 8119</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_SPARE_MASK     (0x300U)</span></div><div class="line"><a name="l08120"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga73514c2702004c2c41eae6bf6ab02b11"> 8120</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_SPARE_SHIFT    (8U)</span></div><div class="line"><a name="l08121"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga01f099e8d2bd364b587f4f065d2c6406"> 8121</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_LNA_SPARE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_LNA_RX_LNA_SPARE_SHIFT)) &amp; XCVR_ANALOG_RX_LNA_RX_LNA_SPARE_MASK)</span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaedc15b6b2f7448214e11e791c0f5b3f3"> 8122</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP_MASK    (0xF0000U)</span></div><div class="line"><a name="l08123"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gacfa560aa863db294c3c9022c512a90c2"> 8123</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP_SHIFT   (16U)</span></div><div class="line"><a name="l08124"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad7c924466f77f8dc41756eabfc257270"> 8124</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP_SHIFT)) &amp; XCVR_ANALOG_RX_LNA_RX_MIXER_BUMP_MASK)</span></div><div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga94ef19ad1937cd966b0cb22f43df03dc"> 8125</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE_MASK   (0x100000U)</span></div><div class="line"><a name="l08126"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga161a548d5130b1bb04b91ba4b89b464e"> 8126</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE_SHIFT  (20U)</span></div><div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaa43629f383ba81ff3b185370ef1c2485"> 8127</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE_SHIFT)) &amp; XCVR_ANALOG_RX_LNA_RX_MIXER_SPARE_MASK)</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;</div><div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga24de28fc02f4d06a01211deb2d39d45f"> 8130</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL_MASK    (0x7U)</span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga82da32c520923474711fbbaa53c91333"> 8131</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL_SHIFT   (0U)</span></div><div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga449227c143a13ba895c6008ec1e19c10"> 8132</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL_SHIFT)) &amp; XCVR_ANALOG_RX_TZA_RX_TZA_BW_SEL_MASK)</span></div><div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga16a44aa302c1ed8d1d447dadc74ea45b"> 8133</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP_MASK  (0x8U)</span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae7e60dd30759bd1feb4e6d689170305e"> 8134</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP_SHIFT (3U)</span></div><div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga47b551a237eca843d80a763f4c696f87"> 8135</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP_SHIFT)) &amp; XCVR_ANALOG_RX_TZA_RX_TZA_CUR_BUMP_MASK)</span></div><div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5dd5b4dfb64235576405872f267254b7"> 8136</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP_MASK (0x10U)</span></div><div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga62ceed5c28ca2c84faacdc346caf259a"> 8137</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP_SHIFT (4U)</span></div><div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1798cdac2082d5137bb6ff1295fbc4bc"> 8138</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP_SHIFT)) &amp; XCVR_ANALOG_RX_TZA_RX_TZA_GAIN_BUMP_MASK)</span></div><div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga219688922161775e93a6b0a8302d9d72"> 8139</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_SPARE_MASK     (0x3F0000U)</span></div><div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga82db440c007abe7cc68580a29d0ba57d"> 8140</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_SPARE_SHIFT    (16U)</span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga28ece77fc25c47c379638db0800f0bae"> 8141</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA_SPARE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_TZA_RX_TZA_SPARE_SHIFT)) &amp; XCVR_ANALOG_RX_TZA_RX_TZA_SPARE_MASK)</span></div><div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga43158d36bdd62b9512ab52f5dd82fc98"> 8142</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL_MASK  (0x1000000U)</span></div><div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga33cb609f31c674809754f5de26d9409e"> 8143</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL_SHIFT (24U)</span></div><div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga391dac9575188c9ee07e1042968908e4"> 8144</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_RX_TZA_RX_TZA1_DIAGSEL_MASK)</span></div><div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8a3a8f2ea97f6636bee4f8b26abc0026"> 8145</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL_MASK  (0x2000000U)</span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga504d512181a0f8f497099443ec54195b"> 8146</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL_SHIFT (25U)</span></div><div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae2709acb48ca5a36f4db7fb6c9ba2834"> 8147</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_RX_TZA_RX_TZA2_DIAGSEL_MASK)</span></div><div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga57c906bd3270052e81b0e434eb09113c"> 8148</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL_MASK  (0x4000000U)</span></div><div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac5fb0bf73477e79b813e290f6d25d117"> 8149</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL_SHIFT (26U)</span></div><div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9ccef459cf64080b21d63dc8c6c22329"> 8150</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_RX_TZA_RX_TZA3_DIAGSEL_MASK)</span></div><div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1745c6f0b51ce2e552e5ade3796d2331"> 8151</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL_MASK  (0x8000000U)</span></div><div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga96e041e290fce95b80f0395f0b307387"> 8152</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL_SHIFT (27U)</span></div><div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf8de0159ced123eb12c140aa19385fe1"> 8153</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_RX_TZA_RX_TZA4_DIAGSEL_MASK)</span></div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;</div><div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga26f32ff83bf6b7e146bc56948aea2fe5"> 8156</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM_MASK     (0x7U)</span></div><div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga54bb15377c8c68d1059ad4004ac85c9e"> 8157</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM_SHIFT    (0U)</span></div><div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf799615a8901c963ec1c08fd85e5efc8"> 8158</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_BIAS_TRIM_MASK)</span></div><div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6542e2b09bd4bb5ee3d4e1d395508559"> 8159</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_DIAGSEL1_MASK      (0x8U)</span></div><div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8fbc744e161283854a6d5a4f903d191a"> 8160</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_DIAGSEL1_SHIFT     (3U)</span></div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac60baad23aaf94d6f1e43dbb75fae2a1"> 8161</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_DIAGSEL1(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_DIAGSEL1_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_DIAGSEL1_MASK)</span></div><div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga15cdccaa4948496786167accd20eb092"> 8162</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_DIAGSEL2_MASK      (0x10U)</span></div><div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga527df0bf9f2b544343462b609a8b9424"> 8163</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_DIAGSEL2_SHIFT     (4U)</span></div><div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf4cd0e0c772ebb6616e32e1d8fdae577"> 8164</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_DIAGSEL2(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_DIAGSEL2_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_DIAGSEL2_MASK)</span></div><div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga93df6ffd3e11948e119bb02633a791c2"> 8165</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_LF_CNTL_MASK       (0xE0U)</span></div><div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga0d2e2fe75aba2213449ebc661972b699"> 8166</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_LF_CNTL_SHIFT      (5U)</span></div><div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga942cff048def688266a6af6470926a22"> 8167</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_LF_CNTL(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_LF_CNTL_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_LF_CNTL_MASK)</span></div><div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8389b5bdd5258099005590fbfeca454c"> 8168</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_SPARE_MASK         (0xF00U)</span></div><div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaa2ac4b255cd90c5567f2743e0222c54c"> 8169</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_SPARE_SHIFT        (8U)</span></div><div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga773e132aecdaa88c6a18cc5885692195"> 8170</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_SPARE(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_SPARE_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_SPARE_MASK)</span></div><div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga84d135963c3df66f8fe3575a893358eb"> 8171</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST_MASK (0xF000U)</span></div><div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga622b0c9d3081f2920af28a86aa73cddd"> 8172</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST_SHIFT (12U)</span></div><div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf55bbef35847e9856089cf46d16fd983"> 8173</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_VCO_DAC_REF_ADJUST_MASK)</span></div><div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9e493bad52c8cc13376632d6749f268d"> 8174</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE_MASK (0x10000U)</span></div><div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac22b0bba0d288d9a02cb92b80ab4e2a7"> 8175</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE_SHIFT (16U)</span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5f8ea23f1fb0d9a967b4e35ffa012e8d"> 8176</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_VTUNE_TESTMODE_MASK)</span></div><div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6c7c3a875c155907cc017d7e76c2f9e4"> 8177</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST_MASK (0x300000U)</span></div><div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaacf1b0649a1ff22a58043c44f8b06bdb"> 8178</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST_SHIFT (20U)</span></div><div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8354ee3bd29a53112db61e1eb3538bc0"> 8179</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_BIAST_MASK)</span></div><div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga48f10e56ad6703b831d7967dc276dbfd"> 8180</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE_MASK (0x7000000U)</span></div><div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga7f73016c0cba03198f3c2264e3e9282d"> 8181</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE_SHIFT (24U)</span></div><div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gafe9263aa244821e0f7138ca63524d508"> 8182</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_RXTX_BAL_SPARE_MASK)</span></div><div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf317177d202e67acd4443c304a40aab7"> 8183</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL_MASK (0x10000000U)</span></div><div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8fd024d113b49bcec5cceb0355d95f6b"> 8184</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL_SHIFT (28U)</span></div><div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf35826ac7d710908771b0c9b73a4c87e"> 8185</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_RX_AUXPLL_RXTX_RCCAL_DIAGSEL_MASK)</span></div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;</div><div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2556aff9b3f982a72d4a27dfb993d727"> 8188</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE_MASK (0x1U)</span></div><div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga857a7253ae02b6d208e53b82ac8403fb"> 8189</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE_SHIFT (0U)</span></div><div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf493d714c2e882efc40b12da0cf22c7c"> 8190</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_DIVN_SPARE_MASK)</span></div><div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac4d5d0a850047a8711f6dab0672ba98f"> 8191</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE_MASK (0x2U)</span></div><div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8bf33d6a30a62b2e9dd136b78c6fa869"> 8192</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE_SHIFT (1U)</span></div><div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga4bf9bc3cacf46ace6f1249e0e14cb382"> 8193</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_FCAL_SPARE_MASK)</span></div><div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6d6130f067ef1bd1df0baf137c8b58bc"> 8194</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK_MASK (0x30U)</span></div><div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaa80e0bd3bf2a8fb0e2ea1a971da920e7"> 8195</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK_SHIFT (4U)</span></div><div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga4fe9a298cb54129b10830f0bfcf54c18"> 8196</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_FDBK_MASK)</span></div><div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaec4251c7853dec7e2ac4c25769461623"> 8197</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX_MASK (0xC0U)</span></div><div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaadc830812ca931678f4581d0741b5dc7"> 8198</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX_SHIFT (6U)</span></div><div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2825a83692b094e1c31e158a7c0027d7"> 8199</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_RX_MASK)</span></div><div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga04c66236c046e66b306208a84edb5742"> 8200</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX_MASK (0x300U)</span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga0fe497a59a8aa7751de3dd92dfb51804"> 8201</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX_SHIFT (8U)</span></div><div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga03567b128c822f0634616561f24b8c81"> 8202</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_LO_BUMP_RTLO_TX_MASK)</span></div><div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga906e2cf7f10bc1286f56cdb7e0bca723"> 8203</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL_MASK (0x400U)</span></div><div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5c9905349114766369a10dbcac4fa81e"> 8204</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL_SHIFT (10U)</span></div><div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad1ec608776208ef272179027f02a9c98"> 8205</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_LO_DIAGSEL_MASK)</span></div><div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga20147b6619f50063aec823d02b3da31c"> 8206</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE_MASK   (0x7000U)</span></div><div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga0bf111d3291eddbe29bd9d6492aa4fcb"> 8207</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE_SHIFT  (12U)</span></div><div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8074534017f69beddfc0844dc47b62a7"> 8208</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_LO_SPARE_MASK)</span></div><div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gada75d2ed7e3f2c7d6dfb9a8fa3975457"> 8209</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL_MASK (0x70000U)</span></div><div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga621326bcddcc76901535b4db8d49d7d2"> 8210</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL_SHIFT (16U)</span></div><div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1f13f83a959cd9354823db23954fcd35"> 8211</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_LPF_FILT_CTRL_MASK)</span></div><div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaea5572b5e3b9a8d6aee92ae40eae67ab"> 8212</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE_MASK  (0x80000U)</span></div><div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae335e342014ba98c7fa665eb19c72185"> 8213</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE_SHIFT (19U)</span></div><div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8722b8625fba206baabdd535a92ccefc"> 8214</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_LPF_SPARE_MASK)</span></div><div class="line"><a name="l08215"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1c777a334686606eb7dabb203ef7ebe8"> 8215</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL_MASK (0x100000U)</span></div><div class="line"><a name="l08216"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga78a8370bd98e6d87414677be90ede738"> 8216</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL_SHIFT (20U)</span></div><div class="line"><a name="l08217"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga678504f1fa6c1bbc3078d68a61c7f3b1"> 8217</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_PD_DIAGSEL_MASK)</span></div><div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8dd87dd5daecdb1ff0b3b051f7f0dab3"> 8218</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE_MASK (0x600000U)</span></div><div class="line"><a name="l08219"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac16709b282edac5e122e753da9a83499"> 8219</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE_SHIFT (21U)</span></div><div class="line"><a name="l08220"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga0c549654563d96f8b2f67ae26aa2dcf0"> 8220</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_TUNE_MASK)</span></div><div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8803434e12253a191b59d8dc2a13f826"> 8221</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL_MASK (0x800000U)</span></div><div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9311374bddf6c1a3acee5ab62b5668d3"> 8222</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL_SHIFT (23U)</span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1fce00a441f37929c05c3b41684974b8"> 8223</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_PD_PCH_SEL_MASK)</span></div><div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga34e1f6b9d061af9b1535d7ea33f5369a"> 8224</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE_MASK   (0x3000000U)</span></div><div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga197ac07bcd3eafcbe700705ebfe12f69"> 8225</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE_SHIFT  (24U)</span></div><div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaed261b2484fa46481dac68c38e581417"> 8226</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_PD_SPARE_MASK)</span></div><div class="line"><a name="l08227"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9a6a0f00697e0ff1889e8f9c1c19a4ed"> 8227</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE_MASK (0x10000000U)</span></div><div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga84108f90b567f2a0badc73d3f41e3fbe"> 8228</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE_SHIFT (28U)</span></div><div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga17e48a97b9dd8a9bdf9b3c00bd5fff3e"> 8229</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_1_SY_PD_VTUNE_OVERRIDE_TEST_MODE_MASK)</span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;</div><div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaa0d39a1527a65e5aaa14f246cc89bb25"> 8232</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS_MASK   (0x7U)</span></div><div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad90d725d568342fcd8caba875bd80455"> 8233</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS_SHIFT  (0U)</span></div><div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaac60a19b15e038c019c055eb3de50710"> 8234</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_2_SY_VCO_BIAS_MASK)</span></div><div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1e72cfb1d1a557e2c5fef3b1d4c3b29e"> 8235</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL_MASK (0x8U)</span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga02b937ec711674b7a8ab73aa348fcf90"> 8236</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL_SHIFT (3U)</span></div><div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf94a911fe992f777fa45e929f894c09a"> 8237</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_2_SY_VCO_DIAGSEL_MASK)</span></div><div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae6497a7653adfd9da0914708fdb2c836"> 8238</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV_MASK     (0x70U)</span></div><div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaee33047d913edb0b3140cd58caa45fd4"> 8239</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV_SHIFT    (4U)</span></div><div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5e2f12e737588d581e0c8d11e48cb360"> 8240</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_2_SY_VCO_KV_MASK)</span></div><div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1ecc971865f2c41a471e8f9c86a49f18"> 8241</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM_MASK    (0x700U)</span></div><div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga87cd92240c15c6165df4bf04d186d792"> 8242</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM_SHIFT   (8U)</span></div><div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1b011bbb14175badae286832dceaa4d6"> 8243</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_2_SY_VCO_KVM_MASK)</span></div><div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf7f793fb8db4e446b916d87a30099cf7"> 8244</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON_MASK (0x1000U)</span></div><div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga7b7a36fd3f31cd1b7a67f6acc1d6e10a"> 8245</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON_SHIFT (12U)</span></div><div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga834c48f82c4a2a7bf63964a6b036dca3"> 8246</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_2_SY_VCO_PK_DET_ON_MASK)</span></div><div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga767657751305adec52f7f550265d3780"> 8247</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE_MASK  (0x1C000U)</span></div><div class="line"><a name="l08248"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8d8adae1ab71c4f3fa81308220bdaa5d"> 8248</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE_SHIFT (14U)</span></div><div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gab1ccf48321914e216f630290ddb3c01d"> 8249</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE_SHIFT)) &amp; XCVR_ANALOG_SY_CTRL_2_SY_VCO_SPARE_MASK)</span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;</div><div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gafc707336e7313a26f9cf4f6892a28ef1"> 8252</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP_MASK (0x3U)</span></div><div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac6026fcc3fa0cc15649f39bbc75d403b"> 8253</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP_SHIFT (0U)</span></div><div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga1cc5be967277db212d288913708a943d"> 8254</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_CAP_MASK)</span></div><div class="line"><a name="l08255"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga638971e600e04d6c2d3c200c46c3c9a6"> 8255</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC_MASK (0x18U)</span></div><div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae3c0240af08973f8ee030752d25203d1"> 8256</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC_SHIFT (3U)</span></div><div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gab8b35cf0e1aed7c525b31b116fca4e4e"> 8257</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_IDAC_MASK)</span></div><div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae58dfac1033fa50bc3e74f2e6eae6838"> 8258</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD_MASK (0xC0U)</span></div><div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga513451b4c731e39e7fb49e0869f9f1fb"> 8259</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD_SHIFT (6U)</span></div><div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gabf2baea3d300ddf5b3e36b3557c38a1d"> 8260</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_DAC_BUMP_RLOAD_MASK)</span></div><div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga627276cb7b7da6cf164fedebe49254fe"> 8261</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL_MASK (0x200U)</span></div><div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaa17e15686af65914dde3d8e0d33fea44"> 8262</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL_SHIFT (9U)</span></div><div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gae9e7307143b89cd276738a8d42e66b5b"> 8263</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_DAC_DIAGSEL_MASK)</span></div><div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2256fadb2a8721cc30a2a729fca850c6"> 8264</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK_MASK (0x400U)</span></div><div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga6b62fa57869c026f0045d1dca76f8370"> 8265</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK_SHIFT (10U)</span></div><div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga8083caf9a91bcd43d5855b8fa515ab76"> 8266</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_DAC_INVERT_CLK_MASK)</span></div><div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga652f9345ad8944f67347cafefabaa8c5"> 8267</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL_MASK (0x800U)</span></div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaeb2ff54603678bccec43dd19ec245359"> 8268</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL_SHIFT (11U)</span></div><div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2215c931db08d175d8994ffcfa3ec4ce"> 8269</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_DAC_OPAMP_DIAGSEL_MASK)</span></div><div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga4196510ebf0d41c69931ac47f4a833d7"> 8270</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE_MASK  (0xE000U)</span></div><div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga7eb40673dd84888fb3495f4e504b1dc1"> 8271</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE_SHIFT (13U)</span></div><div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga53f04a5933c52e0cc957e6b5a5390af6"> 8272</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_DAC_SPARE_MASK)</span></div><div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga073b40550eea81b131022b1962e28b53"> 8273</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS_MASK (0xE0000U)</span></div><div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gabfb7abda1c7fa1a32706f76fc3adf501"> 8274</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS_SHIFT (17U)</span></div><div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga72f1dee2984f9a59e6adaa920010dfb2"> 8275</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_PA_BUMP_VBIAS_MASK)</span></div><div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaca865587172c23044913d7ea8a2ffde4"> 8276</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL_MASK (0x200000U)</span></div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaaf98914a448a2cdec7fc45430757af69"> 8277</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL_SHIFT (21U)</span></div><div class="line"><a name="l08278"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gada0701ae260941d17d33f0aa3366cd2e"> 8278</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_PA_DIAGSEL_MASK)</span></div><div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gab8daf32e7a27739d206c6e7832433335"> 8279</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE_MASK   (0x3800000U)</span></div><div class="line"><a name="l08280"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga51bafbd6e85ca9757c0f7b2f4c42535c"> 8280</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE_SHIFT  (23U)</span></div><div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad33b90cb706ccfedca4fe10f32b6aeb6"> 8281</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE_SHIFT)) &amp; XCVR_ANALOG_TX_DAC_PA_TX_PA_SPARE_MASK)</span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;</div><div class="line"><a name="l08284"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga17aca2d56e2b7fc430b05bd49997888a"> 8284</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE_MASK (0xFFFFFFU)</span></div><div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga916961733396abe050ca61f2947bef23"> 8285</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE_SHIFT (0U)</span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaf3feb40f7ae45b244172391b844e4961"> 8286</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE_SHIFT)) &amp; XCVR_ANALOG_BALUN_TX_RXTX_BAL_TX_CODE_MASK)</span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;</div><div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga34c3a1af3af860ecd14119a7c9380180"> 8289</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE_MASK (0xFFFFFFU)</span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga32e32f747c9456e98868a07b64f1f402"> 8290</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE_SHIFT (0U)</span></div><div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gac979263e9ae8ae2b7c0080289980d311"> 8291</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE_SHIFT)) &amp; XCVR_ANALOG_BALUN_RX_RXTX_BAL_RX_CODE_MASK)</span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;</div><div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaaf634878fc2a776eb2c44c1127c75f55"> 8294</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER_MASK (0x7FFFFU)</span></div><div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2e44768647724080389bb2943f97b32d"> 8295</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER_SHIFT (0U)</span></div><div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga2b23b1150fcfcd1dc047d70f361e02bc"> 8296</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER_SHIFT)) &amp; XCVR_ANALOG_DFT_OBSV_1_DFT_FREQ_COUNTER_MASK)</span></div><div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gaac754d439aa9c1853bcf5b7a8b34267b"> 8297</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF_MASK (0xFF00000U)</span></div><div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga56aaf321e0b9480d6bec85c7bf1a4a4e"> 8298</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF_SHIFT (20U)</span></div><div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gab0b6ac556b9ef0f43b5926bae6dd3431"> 8299</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF_SHIFT)) &amp; XCVR_ANALOG_DFT_OBSV_1_CTUNE_MAX_DIFF_MASK)</span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;</div><div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga3e1895688bdd58a384d9edfc519a5d18"> 8302</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_MASK (0x1FFFFU)</span></div><div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga70f819cb75e5b0b7925d6175e994c56b"> 8303</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_SHIFT (0U)</span></div><div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga45cd0b95ec433d738735c04a0b5f863b"> 8304</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_SHIFT)) &amp; XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_MASK)</span></div><div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga9b5ab83dd0d5deca326d87a05abe8d46"> 8305</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH_MASK (0x7F000000U)</span></div><div class="line"><a name="l08306"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gad8e3ed3b750e86794f961d55e2bc3b3d"> 8306</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH_SHIFT (24U)</span></div><div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gada5e3dc02d0c29fdcc87438b5ed481e7"> 8307</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH_SHIFT)) &amp; XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_MAX_DIFF_CH_MASK)</span></div><div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gafbaae2df7f293134ada0c5a8418a3043"> 8308</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS_MASK (0x80000000U)</span></div><div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gabbf139323d479258bb6512e859682b1b"> 8309</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS_SHIFT (31U)</span></div><div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gafd72375a20c6770fbb78ec6f7c923d19"> 8310</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS_SHIFT)) &amp; XCVR_ANALOG_DFT_OBSV_2_SYN_BIST_IGNORE_FAILS_MASK)</span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;</div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160; <span class="comment">/* end of group XCVR_ANALOG_Register_Masks */</span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;</div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;</div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="comment">/* XCVR_ANALOG - Peripheral instance base addresses */</span></div><div class="line"><a name="l08320"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#gadb49bb93dd14fd11fbdbd0d07c8ab51c"> 8320</a></span>&#160;<span class="preprocessor">#define XCVR_ANA_BASE                            (0x4005C500u)</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;</div><div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga5ae6b77169a8f03c2b08507ebc41f2c9"> 8322</a></span>&#160;<span class="preprocessor">#define XCVR_ANA                                 ((XCVR_ANALOG_Type *)XCVR_ANA_BASE)</span></div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;</div><div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga98d29c208c4209345d7e0fefcd3e07c3"> 8324</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BASE_ADDRS                   { XCVR_ANA_BASE }</span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;</div><div class="line"><a name="l08326"></a><span class="lineno"><a class="line" href="group___x_c_v_r___a_n_a_l_o_g___register___masks.html#ga33adb9a93d921c4fae96b9d8a14932b7"> 8326</a></span>&#160;<span class="preprocessor">#define XCVR_ANALOG_BASE_PTRS                    { XCVR_ANA }</span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160; <span class="comment">/* end of group XCVR_ANALOG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;</div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;</div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="comment">   -- XCVR_CTRL Peripheral Access Layer</span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;</div><div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="struct_x_c_v_r___c_t_r_l___type.html"> 8343</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152"> 8344</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152">XCVR_CTRL</a>;                         </div><div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga36ed42ee3178d15f28a0d1f34230579c"> 8345</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga36ed42ee3178d15f28a0d1f34230579c">XCVR_STATUS</a>;                       </div><div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96a619bd71f96c3467b244a0acd9f5ea"> 8346</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96a619bd71f96c3467b244a0acd9f5ea">BLE_ARB_CTRL</a>;                      </div><div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 8347</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga241bd0da6851849b34feb519915be515"> 8348</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga241bd0da6851849b34feb519915be515">OVERWRITE_VER</a>;                     </div><div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga149f5d52c5bd6d6d3eca599db80ad5db"> 8349</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga149f5d52c5bd6d6d3eca599db80ad5db">DMA_CTRL</a>;                          </div><div class="line"><a name="l08350"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab7d3186bd28d1c5af25908b74bdb1c67"> 8350</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab7d3186bd28d1c5af25908b74bdb1c67">DMA_DATA</a>;                          </div><div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1907fadea402950daedf0f78164d3f63"> 8351</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1907fadea402950daedf0f78164d3f63">DTEST_CTRL</a>;                        </div><div class="line"><a name="l08352"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab6ff2572dde31684dce3685876d84de4"> 8352</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab6ff2572dde31684dce3685876d84de4">PACKET_RAM_CTRL</a>;                   </div><div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1c3050f2a7b240cf05c7145d8476558"> 8353</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1c3050f2a7b240cf05c7145d8476558">FAD_CTRL</a>;                          </div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga13d4760c84e36dd4edeeb58eeb321696"> 8354</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga13d4760c84e36dd4edeeb58eeb321696">LPPS_CTRL</a>;                         </div><div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafb0e7eea3e1e0322f8c4e8ee30cee8ce"> 8355</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafb0e7eea3e1e0322f8c4e8ee30cee8ce">RF_NOT_ALLOWED_CTRL</a>;               </div><div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9315e98334f920cf80beb9ee9ddbef76"> 8356</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9315e98334f920cf80beb9ee9ddbef76">CRCW_CFG</a>;                          </div><div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga66690862145d6060895768703d13fca2"> 8357</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga66690862145d6060895768703d13fca2">CRC_EC_MASK</a>;                       </div><div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ba1df77882d845ed4ec1f5560bcf5"> 8358</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ba1df77882d845ed4ec1f5560bcf5">CRC_RES_OUT</a>;                       </div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;} <a class="code" href="struct_x_c_v_r___c_t_r_l___type.html">XCVR_CTRL_Type</a>;</div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;</div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="comment">   -- XCVR_CTRL Register Masks</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;</div><div class="line"><a name="l08371"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga38e07b40be43aa1463fabb1f7c3a3a1b"> 8371</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_PROTOCOL_MASK        (0xFU)</span></div><div class="line"><a name="l08372"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga387c5ee08a1579e0d98b6bf17a17dc04"> 8372</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_PROTOCOL_SHIFT       (0U)</span></div><div class="line"><a name="l08373"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf15fb5b237721f5b44685af78c09b33d"> 8373</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_PROTOCOL(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_CTRL_PROTOCOL_SHIFT)) &amp; XCVR_CTRL_XCVR_CTRL_PROTOCOL_MASK)</span></div><div class="line"><a name="l08374"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa01dea8d68f13d22a7a876cc0899c4c6"> 8374</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC_MASK     (0x70U)</span></div><div class="line"><a name="l08375"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga48ac3e8c238459d8d5e0cbf7604a2ef4"> 8375</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC_SHIFT    (4U)</span></div><div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga829c8d9734994758c7f8169c3c9d84a1"> 8376</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC_SHIFT)) &amp; XCVR_CTRL_XCVR_CTRL_TGT_PWR_SRC_MASK)</span></div><div class="line"><a name="l08377"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac2d3e978e12205c78cf030f06882660e"> 8377</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ_MASK    (0x300U)</span></div><div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac30c9df3fe302b5ea2b94853059354a7"> 8378</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ_SHIFT   (8U)</span></div><div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3038d4669912322a8e0acf80523548c9"> 8379</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ_SHIFT)) &amp; XCVR_CTRL_XCVR_CTRL_REF_CLK_FREQ_MASK)</span></div><div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae0456f2234ac389b9f73be6521444585"> 8380</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN_MASK (0x800U)</span></div><div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga4d6f1180eb9b93db70cc2fe5f0b3f33f"> 8381</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN_SHIFT (11U)</span></div><div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga884facfa110713fc0339ce75d081789f"> 8382</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN_SHIFT)) &amp; XCVR_CTRL_XCVR_CTRL_SOC_RF_OSC_CLK_GATE_EN_MASK)</span></div><div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac831ec07ae40a332c30ea8855712f3d6"> 8383</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_DEMOD_SEL_MASK       (0x3000U)</span></div><div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga432b69463cbf3842edd0c7dd12acab9b"> 8384</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_DEMOD_SEL_SHIFT      (12U)</span></div><div class="line"><a name="l08385"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga55999b6d656a8c2290aa3655ba50eb78"> 8385</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_DEMOD_SEL(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_CTRL_DEMOD_SEL_SHIFT)) &amp; XCVR_CTRL_XCVR_CTRL_DEMOD_SEL_MASK)</span></div><div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga2c45fdf74d501782b08df32a248c9988"> 8386</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL_MASK  (0x70000U)</span></div><div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga937c28a9d4b7e92987243d8f415506e5"> 8387</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL_SHIFT (16U)</span></div><div class="line"><a name="l08388"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5842fa82558b3692c813303c7e10981b"> 8388</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL_SHIFT)) &amp; XCVR_CTRL_XCVR_CTRL_RADIO0_IRQ_SEL_MASK)</span></div><div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga632416f95a9c8902e25e8c6f88eb3250"> 8389</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL_MASK  (0x700000U)</span></div><div class="line"><a name="l08390"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga776bb74eb5fade8022615bfe14c28565"> 8390</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL_SHIFT (20U)</span></div><div class="line"><a name="l08391"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gac94167d3e2957c63743e4893ba5f1798"> 8391</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL_SHIFT)) &amp; XCVR_CTRL_XCVR_CTRL_RADIO1_IRQ_SEL_MASK)</span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;</div><div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad256069a54c36eca8e0f2ed3c0052119"> 8394</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TSM_COUNT_MASK     (0xFFU)</span></div><div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaa7d646a713e13398ba3a6395bccd1c9f"> 8395</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TSM_COUNT_SHIFT    (0U)</span></div><div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga331fc89edeb7fb39876d0fb736bf42fa"> 8396</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TSM_COUNT(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_TSM_COUNT_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_TSM_COUNT_MASK)</span></div><div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaee97fe5608e761d8b236cfcdb7b70baf"> 8397</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE_MASK (0xF00U)</span></div><div class="line"><a name="l08398"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga35091a9ac468c99f9147e75cbd4e42a5"> 8398</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE_SHIFT (8U)</span></div><div class="line"><a name="l08399"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga48fb24b35b20ba2ef09f60cd2083aed0"> 8399</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_PLL_SEQ_STATE_MASK)</span></div><div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga4eb2d0b142345bff39b78e6f472cfe41"> 8400</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_RX_MODE_MASK       (0x1000U)</span></div><div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gadc06353cf166d5948efd936e0449e2c4"> 8401</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_RX_MODE_SHIFT      (12U)</span></div><div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga54fbc51de1a2712415ee288bab9797c9"> 8402</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_RX_MODE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_RX_MODE_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_RX_MODE_MASK)</span></div><div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga214e0c510a48ebcf90ea85feb7bd4500"> 8403</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TX_MODE_MASK       (0x2000U)</span></div><div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga22f60dd8434aa350b4eceb5a33d62606"> 8404</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TX_MODE_SHIFT      (13U)</span></div><div class="line"><a name="l08405"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga25f665013fa3830b0f8c128cef81a420"> 8405</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TX_MODE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_TX_MODE_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_TX_MODE_MASK)</span></div><div class="line"><a name="l08406"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gae96b8084d5c08d7a444bbb46d0742158"> 8406</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ_MASK (0x10000U)</span></div><div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gae72d370836a75297daeb1c879c38f720"> 8407</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ_SHIFT (16U)</span></div><div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga281e6e831d250ac8264dd322685686de"> 8408</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_BTLE_SYSCLK_REQ_MASK)</span></div><div class="line"><a name="l08409"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf683d34d5dd1a3dcaccf790010c062db"> 8409</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE_MASK (0x20000U)</span></div><div class="line"><a name="l08410"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga9d8d2f38f188791890dd97b7a396bfec"> 8410</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE_SHIFT (17U)</span></div><div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaa0fb9cb22b4238a0fa83cc73e8ab650f"> 8411</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_RIF_LL_ACTIVE_MASK)</span></div><div class="line"><a name="l08412"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga9805acafc647d4e3178986ec2af99e42"> 8412</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_XTAL_READY_MASK    (0x40000U)</span></div><div class="line"><a name="l08413"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3aec2b9e01a04cf5629ac7d049fde2d4"> 8413</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_XTAL_READY_SHIFT   (18U)</span></div><div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaa95a4a4b9801e350631c1beff5b5c2a0"> 8414</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_XTAL_READY(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_XTAL_READY_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_XTAL_READY_MASK)</span></div><div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac1e07a97431edd385d4ff7c2b9568629"> 8415</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK_MASK (0x80000U)</span></div><div class="line"><a name="l08416"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3f5be2bd4d1955698ecf172a432cb969"> 8416</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK_SHIFT (19U)</span></div><div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga2cb97f9e803cf0fd2ada80c4f945d348"> 8417</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_SOC_USING_RF_OSC_CLK_MASK)</span></div><div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga681c7ba350b40e3a5691c580d73901c0"> 8418</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TSM_IRQ0_MASK      (0x1000000U)</span></div><div class="line"><a name="l08419"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga56e73a2d562c9d186b6f76cf75410fb5"> 8419</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TSM_IRQ0_SHIFT     (24U)</span></div><div class="line"><a name="l08420"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga0d749b84178ec4049f96e034f1c850b3"> 8420</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TSM_IRQ0(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_TSM_IRQ0_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_TSM_IRQ0_MASK)</span></div><div class="line"><a name="l08421"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac6afc1f2c18befea0ae98788ffe3a42b"> 8421</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TSM_IRQ1_MASK      (0x2000000U)</span></div><div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gadd56be5f2ccbf2442fc0dbac949b686a"> 8422</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TSM_IRQ1_SHIFT     (25U)</span></div><div class="line"><a name="l08423"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3057f59e3d0ab8e6e5b5191daf3e6eb8"> 8423</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_XCVR_STATUS_TSM_IRQ1(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_XCVR_STATUS_TSM_IRQ1_SHIFT)) &amp; XCVR_CTRL_XCVR_STATUS_TSM_IRQ1_MASK)</span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;</div><div class="line"><a name="l08426"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga7271024ef5c67c11c3d3cc9b0560ec44"> 8426</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH_MASK (0x1U)</span></div><div class="line"><a name="l08427"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3d57ca451e25a437248946d18f5f53a7"> 8427</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH_SHIFT (0U)</span></div><div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga2bf7bfef595136b22d28abbfde2b2e99"> 8428</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH_SHIFT)) &amp; XCVR_CTRL_BLE_ARB_CTRL_BLE_RELINQUISH_MASK)</span></div><div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga373b299f0446a65fe33e235fb9d84821"> 8429</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY_MASK    (0x2U)</span></div><div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga4ff427a21a1d13b329b4d6324687b284"> 8430</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY_SHIFT   (1U)</span></div><div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga8766e71b0f0a507e55c30dcc5163bab1"> 8431</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY_SHIFT)) &amp; XCVR_CTRL_BLE_ARB_CTRL_XCVR_BUSY_MASK)</span></div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;</div><div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga65ebf4b890182703a8dba475c25fd894"> 8434</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER_MASK (0xFFU)</span></div><div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga7711f5644683379203bb583c4eadb027"> 8435</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER_SHIFT (0U)</span></div><div class="line"><a name="l08436"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga940bcce677de6cd4cd916c464e293e6c"> 8436</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER_SHIFT)) &amp; XCVR_CTRL_OVERWRITE_VER_OVERWRITE_VER_MASK)</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;</div><div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga55c2c2f963dca5fba3d9655994968d7a"> 8439</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_PAGE_MASK         (0xFU)</span></div><div class="line"><a name="l08440"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3d666e22d9e9f36329635acfb78e80f4"> 8440</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_PAGE_SHIFT        (0U)</span></div><div class="line"><a name="l08441"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga39540ee094d878ebc258972d175a2e11"> 8441</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_PAGE(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DMA_CTRL_DMA_PAGE_SHIFT)) &amp; XCVR_CTRL_DMA_CTRL_DMA_PAGE_MASK)</span></div><div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga98465a7a510cf011cb636e4856c741d6"> 8442</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE_MASK  (0x10U)</span></div><div class="line"><a name="l08443"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf5838f2160e284428e3f481082292d7f"> 8443</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE_SHIFT (4U)</span></div><div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaee3e4a93537e1ed55786293f018771ca"> 8444</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE_SHIFT)) &amp; XCVR_CTRL_DMA_CTRL_SINGLE_REQ_MODE_MASK)</span></div><div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3e46589523a4df363c187a120e2eb2bf"> 8445</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC_MASK  (0x20U)</span></div><div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga8030e0597113f15df2c54053460ee7c2"> 8446</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC_SHIFT (5U)</span></div><div class="line"><a name="l08447"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gafd52edcbae59b0c89fb93883b0746b58"> 8447</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC_SHIFT)) &amp; XCVR_CTRL_DMA_CTRL_BYPASS_DMA_SYNC_MASK)</span></div><div class="line"><a name="l08448"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga5ca0a77303253c6b424632b845fa2171"> 8448</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED_MASK   (0x40U)</span></div><div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3240b754916518dcedefc2379ccf242d"> 8449</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED_SHIFT  (6U)</span></div><div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gab69d97be98880aa91f9f546b97a06701"> 8450</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED_SHIFT)) &amp; XCVR_CTRL_DMA_CTRL_DMA_TRIGGERRED_MASK)</span></div><div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaad60887acb694336a1f9b0adeac2c2f3"> 8451</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT_MASK    (0x80U)</span></div><div class="line"><a name="l08452"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga84915d0d2990df7b204db792f46acc1c"> 8452</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT_SHIFT   (7U)</span></div><div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad864cfd5e832631cb2a29494602df66c"> 8453</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT_SHIFT)) &amp; XCVR_CTRL_DMA_CTRL_DMA_TIMED_OUT_MASK)</span></div><div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga399b7788f2a7988da5ec99dabe0792cf"> 8454</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT_MASK      (0xF00U)</span></div><div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf694f5c131a33039f3d4d8ca12be47f3"> 8455</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT_SHIFT     (8U)</span></div><div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad6da6143ed099ca60f6b146b9b2269fa"> 8456</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT_SHIFT)) &amp; XCVR_CTRL_DMA_CTRL_DMA_TIMEOUT_MASK)</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;</div><div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3d041c95cb8fc10c218ea64f60a7e203"> 8459</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_DATA_DMA_DATA_MASK         (0xFFFFFFFFU)</span></div><div class="line"><a name="l08460"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga8d3cb83fcf56b449a651a379cef6e414"> 8460</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_DATA_DMA_DATA_SHIFT        (0U)</span></div><div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga7972377a549cdea1c1364f4f92cd622a"> 8461</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DMA_DATA_DMA_DATA(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DMA_DATA_DMA_DATA_SHIFT)) &amp; XCVR_CTRL_DMA_DATA_DMA_DATA_MASK)</span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;</div><div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga8847a1820c43abfa2b16f7540b03bb33"> 8464</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_DTEST_PAGE_MASK     (0x3FU)</span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gabce232f0fa173fe25e175668ed3c660e"> 8465</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_DTEST_PAGE_SHIFT    (0U)</span></div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gafbc43f58c5744def1abd9539de0c4247"> 8466</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_DTEST_PAGE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DTEST_CTRL_DTEST_PAGE_SHIFT)) &amp; XCVR_CTRL_DTEST_CTRL_DTEST_PAGE_MASK)</span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad09e301a8004d8c6fe3c655f6b6b2a59"> 8467</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_DTEST_EN_MASK       (0x80U)</span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3e00e1e1e2b6d511de174de88f5b4b17"> 8468</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_DTEST_EN_SHIFT      (7U)</span></div><div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gab581f6d44d4f0fd5935352f7c9d40bae"> 8469</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_DTEST_EN(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DTEST_CTRL_DTEST_EN_SHIFT)) &amp; XCVR_CTRL_DTEST_CTRL_DTEST_EN_MASK)</span></div><div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga38a1d5fde162ab211f221e9f47184d9e"> 8470</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN_MASK (0xF00U)</span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga45b6c4141c069d1f459a55b19886d8d6"> 8471</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN_SHIFT (8U)</span></div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gadb4ef63974a9c229116244d575c5f039"> 8472</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN_SHIFT)) &amp; XCVR_CTRL_DTEST_CTRL_GPIO0_OVLAY_PIN_MASK)</span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga9b6f0c7ec2a97fea1478bab88b7ba09d"> 8473</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN_MASK (0xF000U)</span></div><div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga6c18f91ed15b26e2dd94c330d7e09d27"> 8474</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN_SHIFT (12U)</span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gacbaa4f13e1749833352efd1115f5fa29"> 8475</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN_SHIFT)) &amp; XCVR_CTRL_DTEST_CTRL_GPIO1_OVLAY_PIN_MASK)</span></div><div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga2a5ae05253c24fb0cd8fa2f16471c627"> 8476</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY_MASK (0x30000U)</span></div><div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga4df692e6eb630b1183bbf5e5ab94c76e"> 8477</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY_SHIFT (16U)</span></div><div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gace3bb8d2d571b1bcd7b4a2b3c105e3e9"> 8478</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY_SHIFT)) &amp; XCVR_CTRL_DTEST_CTRL_TSM_GPIO_OVLAY_MASK)</span></div><div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gae2e0320dbb110b9196cee00ccb31547b"> 8479</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_DTEST_SHFT_MASK     (0x7000000U)</span></div><div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gabe9e56b86554b8adbd4d40f0419b354e"> 8480</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_DTEST_SHFT_SHIFT    (24U)</span></div><div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaba18442980fa2419e2bb89d01f3294c1"> 8481</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_DTEST_SHFT(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DTEST_CTRL_DTEST_SHFT_SHIFT)) &amp; XCVR_CTRL_DTEST_CTRL_DTEST_SHFT_MASK)</span></div><div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga811859ce264f3047d61662c60f9d3c6d"> 8482</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_RAW_MODE_I_MASK     (0x10000000U)</span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga39039f2fe58f35f37b5a60ab16e03b8d"> 8483</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_RAW_MODE_I_SHIFT    (28U)</span></div><div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga08db16a610edd30457729ec70d08b8f8"> 8484</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_RAW_MODE_I(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DTEST_CTRL_RAW_MODE_I_SHIFT)) &amp; XCVR_CTRL_DTEST_CTRL_RAW_MODE_I_MASK)</span></div><div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaa7ea24735a3c2a96132942d5d893ec35"> 8485</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q_MASK     (0x20000000U)</span></div><div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad3d72b43cc057b0bcea456d9982a5886"> 8486</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q_SHIFT    (29U)</span></div><div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga354e33e8c49af6ba4b58c2461a564e46"> 8487</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q_SHIFT)) &amp; XCVR_CTRL_DTEST_CTRL_RAW_MODE_Q_MASK)</span></div><div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;</div><div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad90a04e7894441509b14fc0488e65287"> 8490</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE_MASK  (0xFU)</span></div><div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga6f09008137870420059950563ff6264f"> 8491</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE_SHIFT (0U)</span></div><div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga7fddc7a36bf7e2336d4393696ee27c70"> 8492</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_DBG_PAGE_MASK)</span></div><div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf1741d4ab1501ca4ab89a67ee41c2f31"> 8493</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT_MASK (0x10U)</span></div><div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gab33779fc6c2e53ce4f42dc4de699765d"> 8494</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT_SHIFT (4U)</span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga075fde5495b88883ba11ed85cb41ce97"> 8495</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_PB_PROTECT_MASK)</span></div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga0aa7c86fb6149624fa0f8f494308c2f5"> 8496</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW_MASK (0x20U)</span></div><div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gacfe8830542723c1397fc3c801c86061f"> 8497</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW_SHIFT (5U)</span></div><div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gabc4fe630bf5340c26fd4a479e0ecb191"> 8498</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_XCVR_RAM_ALLOW_MASK)</span></div><div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga28a35b42aa6fe8513b11d7faaf6ed7b6"> 8499</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW_MASK (0x40U)</span></div><div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga8af864cd6836c647e7f784ea3e012805"> 8500</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW_SHIFT (6U)</span></div><div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaef3cb31d977499fb4c03b0bb41de0bb8"> 8501</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_ALL_PROTOCOLS_ALLOW_MASK)</span></div><div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga7a77187cca19cf73b02e36fe86d38144"> 8502</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED_MASK (0x80U)</span></div><div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga35c5d4611c5b3b0814d38f03a9f646cf"> 8503</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED_SHIFT (7U)</span></div><div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gae7216e13445fbb6b1dc16655a27f3432"> 8504</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_DBG_TRIGGERRED_MASK)</span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac3eba94c8a96564a9ca5547ce9f895a4"> 8505</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL_MASK (0x300U)</span></div><div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga61f318ff2a0081071cbf8481bc7deae6"> 8506</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL_SHIFT (8U)</span></div><div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad703d97a27d8ae85a86d071415fd0fe4"> 8507</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_DBG_RAM_FULL_MASK)</span></div><div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac441ba501fdd72cc814c57b0bea47598"> 8508</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN_MASK (0x400U)</span></div><div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga2e53185369fe11e09ee60cc77b3bd1eb"> 8509</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN_SHIFT (10U)</span></div><div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga2c060db1e5ba0732bccdf75059ad938b"> 8510</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_EN_MASK)</span></div><div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga06ef3ea60b1f0fadc5a977da832792fa"> 8511</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_MASK (0x800U)</span></div><div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga24bda6e24304c9c06b57fad7e491e96b"> 8512</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_SHIFT (11U)</span></div><div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac51ad382528adbf6c991b62570f1baf2"> 8513</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CLK_ON_OVRD_MASK)</span></div><div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3705cd6b25d48007bd2f71805a36a088"> 8514</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN_MASK (0x1000U)</span></div><div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gacf29f130e43cd52dfce3081a8da422a6"> 8515</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN_SHIFT (12U)</span></div><div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad814ef2ff3713b9e4b3140c2db11125e"> 8516</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_EN_MASK)</span></div><div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga33faccd6d5f305b47f6548388059a603"> 8517</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_MASK (0x2000U)</span></div><div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga1f77e0822115f73a701f2752694ad214"> 8518</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_SHIFT (13U)</span></div><div class="line"><a name="l08519"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf2a3a8fb88c8647bb44ff6338dda8bfc"> 8519</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CLK_ON_OVRD_MASK)</span></div><div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac3a788a8ad9edf24f29ad84036e642c5"> 8520</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN_MASK (0x4000U)</span></div><div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaa312d89fdb59a070e5e9ef6bbf6751af"> 8521</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN_SHIFT (14U)</span></div><div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga7d0ff794b585d7af2927f1d7259372f6"> 8522</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_EN_MASK)</span></div><div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaa28d2f13dde5b1dc448cdb1d8fc2cec2"> 8523</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_MASK (0x8000U)</span></div><div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga34c52aadb6943c6c11a1ef018b6d48a4"> 8524</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_SHIFT (15U)</span></div><div class="line"><a name="l08525"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga4f9156b8b394a387ee4b30046648d3d8"> 8525</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_RAM0_CE_ON_OVRD_MASK)</span></div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga474161ecc35cd4d12223d242c6c30711"> 8526</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN_MASK (0x10000U)</span></div><div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga9c265d5b612d45ba08ad912790441df9"> 8527</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN_SHIFT (16U)</span></div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gacbab9e042069f216664736e1848930d8"> 8528</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_EN_MASK)</span></div><div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga9f977b4b049bcc4578ef8ca0fdb4833f"> 8529</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_MASK (0x20000U)</span></div><div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga76379a25dd65ee4906ae6402d4975036"> 8530</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_SHIFT (17U)</span></div><div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf867570c3f20c4ba2d1e6c002c387594"> 8531</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_SHIFT)) &amp; XCVR_CTRL_PACKET_RAM_CTRL_RAM1_CE_ON_OVRD_MASK)</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;</div><div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga4142eb884515ebe457aff481f96be247"> 8534</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_FAD_EN_MASK           (0x1U)</span></div><div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad7c4c85a1933f406a8ce24bb48d84ecb"> 8535</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_FAD_EN_SHIFT          (0U)</span></div><div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaeea22ba80f9dceb2ee2fc5154dd42337"> 8536</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_FAD_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_FAD_CTRL_FAD_EN_SHIFT)) &amp; XCVR_CTRL_FAD_CTRL_FAD_EN_MASK)</span></div><div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga9d73d9f8cfe144ebdcad443d179096e1"> 8537</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_MASK             (0x2U)</span></div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga133bc905e6679692b59e5d6e20c19104"> 8538</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_SHIFT            (1U)</span></div><div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaeb722499ae21df0812175bcf8878af0d"> 8539</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_FAD_CTRL_ANTX_SHIFT)) &amp; XCVR_CTRL_FAD_CTRL_ANTX_MASK)</span></div><div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga65dab553842eddfa60d6f1e40bfc02e9"> 8540</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_EN_MASK          (0x30U)</span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga70147dafab261faefc2fe416bc8e3651"> 8541</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_EN_SHIFT         (4U)</span></div><div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga9e27dc2cc5fdf60c813c16f72c6c3255"> 8542</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_EN(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_FAD_CTRL_ANTX_EN_SHIFT)) &amp; XCVR_CTRL_FAD_CTRL_ANTX_EN_MASK)</span></div><div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga83c5c7aca1f5853ff4eb2491fd253e24"> 8543</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_HZ_MASK          (0x40U)</span></div><div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad191a85e11d8d2cf789b3277eb7eeb56"> 8544</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_HZ_SHIFT         (6U)</span></div><div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaeabe196f8b78ea22605a30e8704717ca"> 8545</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_HZ(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_FAD_CTRL_ANTX_HZ_SHIFT)) &amp; XCVR_CTRL_FAD_CTRL_ANTX_HZ_MASK)</span></div><div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga6ea00b046d533a8282d9e8906c8a9a47"> 8546</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE_MASK    (0x80U)</span></div><div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf14e04511c2820898e0ffd875e0d6da0"> 8547</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE_SHIFT   (7U)</span></div><div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga29c13057ab871b54aa318efa912b61a8"> 8548</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE_SHIFT)) &amp; XCVR_CTRL_FAD_CTRL_ANTX_CTRLMODE_MASK)</span></div><div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga0334033dbb707dc9ca4242b2c212614d"> 8549</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_POL_MASK         (0xF00U)</span></div><div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf142c73f3bba70feb8f52608bc556178"> 8550</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_POL_SHIFT        (8U)</span></div><div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaec7d77cb86eddcb8feed54ca07fa4bc4"> 8551</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_ANTX_POL(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_FAD_CTRL_ANTX_POL_SHIFT)) &amp; XCVR_CTRL_FAD_CTRL_ANTX_POL_MASK)</span></div><div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga03ca4800175ce7237aaa2a80d4dc5493"> 8552</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO_MASK     (0xF000U)</span></div><div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga27a249ee5d24b8a28aa6112f403c6b78"> 8553</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO_SHIFT    (12U)</span></div><div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad16d944e020c6ab202896141f8a52f13"> 8554</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO_SHIFT)) &amp; XCVR_CTRL_FAD_CTRL_FAD_NOT_GPIO_MASK)</span></div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;</div><div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gadf6aa25257964e7c648d621e1ce2dc5b"> 8557</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE_MASK     (0x1U)</span></div><div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gabd53257f9baee5bb3af323bb5a0bc60d"> 8558</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE_SHIFT    (0U)</span></div><div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga5b43824feb85fe1ec235ac091914cdc3"> 8559</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_ENABLE_MASK)</span></div><div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga12cb9e98fad4a88d9bc4ee8ac68d7150"> 8560</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW_MASK  (0x2U)</span></div><div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga5db6e10f2ab2dcb8d92365fd16e59218"> 8561</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW_SHIFT (1U)</span></div><div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf912743793b0805fcafc635cd4134fa5"> 8562</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_TZA_ALLOW_MASK)</span></div><div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga254425f24c8adbc50bdb7dde06e91c38"> 8563</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW_MASK  (0x4U)</span></div><div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga0c311585074ee28740bc323a1d96f280"> 8564</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW_SHIFT (2U)</span></div><div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad3a9f4bc6a917e28b190e5bd65159ffc"> 8565</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_BBA_ALLOW_MASK)</span></div><div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaaf6771440cb64baa2da6aea8650794e6"> 8566</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW_MASK  (0x8U)</span></div><div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga5e34fa3baffc99218e060b658cb71cc2"> 8567</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW_SHIFT (3U)</span></div><div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gab6af83f59bf997ef1b48feff1299697b"> 8568</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_ADC_ALLOW_MASK)</span></div><div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gae96433aa3771c942de6a83a2bfde6aef"> 8569</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW_MASK (0x10U)</span></div><div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gae701f2e3ef9617590e32f10ed64e9db9"> 8570</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW_SHIFT (4U)</span></div><div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga58463acf91b2138dc8e06493fadd445c"> 8571</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_ALLOW_MASK)</span></div><div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gabb37c7a06dbb8e6cf1ca64a64a811338"> 8572</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW_MASK (0x20U)</span></div><div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gacbbf4ff3512525c94454053a2adc76d2"> 8573</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW_SHIFT (5U)</span></div><div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga1a7816529e9e46aeac91196e25d2970b"> 8574</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_PDET_ALLOW_MASK)</span></div><div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga4d4b4270872d3eb6ca990a906915946a"> 8575</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW_MASK (0x40U)</span></div><div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga50ee8ef4922df856925baa5378dfdc38"> 8576</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW_SHIFT (6U)</span></div><div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac5f2501f9295f1f666b14114873d2151"> 8577</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_ALLOW_MASK)</span></div><div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga77cb719f8d9fe03367911a8e0581a3d4"> 8578</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW_MASK (0x80U)</span></div><div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaa6241ef0a4e1e848436f78d87d01f768"> 8579</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW_SHIFT (7U)</span></div><div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga88bf0df245c865c57ddf44123ecedcf3"> 8580</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_SY_LO_BUF_ALLOW_MASK)</span></div><div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga51317cb5b29b3dad0b048255350a2f46"> 8581</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW_MASK (0x100U)</span></div><div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga847b28a635c34dbc08f2bb4073092236"> 8582</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW_SHIFT (8U)</span></div><div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga94b8e836e4a1f8e1de9b9febba0c4855"> 8583</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_RX_DIG_ALLOW_MASK)</span></div><div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga56a9996352ec7288cc36de7b3d6fd447"> 8584</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW_MASK (0x200U)</span></div><div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga451798f9b7a164109a984965cfc62623"> 8585</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW_SHIFT (9U)</span></div><div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gab1172c8866390feb7bcf43b4404f91a8"> 8586</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_DCOC_DIG_ALLOW_MASK)</span></div><div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga77c40b47b2d1f7103451c243cfc80e45"> 8587</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_START_RX_MASK   (0xFF0000U)</span></div><div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga471d1c1cd2d9eb8751d697b20918258a"> 8588</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_START_RX_SHIFT  (16U)</span></div><div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad0558e94e99991c22ad4fae90b2d62a2"> 8589</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_START_RX(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_START_RX_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_START_RX_MASK)</span></div><div class="line"><a name="l08590"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga327603ca2c3ebb6a3a99e34533f0d2ea"> 8590</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX_MASK    (0xFF000000U)</span></div><div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga6a7930f850537ec2165ed41490d38443"> 8591</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX_SHIFT   (24U)</span></div><div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga5a8d1732227157e7dd2383f362a75c51"> 8592</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX_SHIFT)) &amp; XCVR_CTRL_LPPS_CTRL_LPPS_DEST_RX_MASK)</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;</div><div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga57bf4befcfe622d9ca95df07f911c518"> 8595</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX_MASK (0x1U)</span></div><div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3f51af5d81c6d1b91526ed4d9ea6fcbe"> 8596</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX_SHIFT (0U)</span></div><div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf57f8989a440d06786c31dab0a607399"> 8597</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX_SHIFT)) &amp; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_TX_MASK)</span></div><div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga2a32f99fff922e56d1cddd03d33e7abd"> 8598</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX_MASK (0x2U)</span></div><div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga5a7aaea8c11c511a8c96ecf2aff1f0cc"> 8599</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX_SHIFT (1U)</span></div><div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga5ece8273e47c88613dc03604d17e1a92"> 8600</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX_SHIFT)) &amp; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_NO_RX_MASK)</span></div><div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga1b5c16fd945fc55b95a814abef00356d"> 8601</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED_MASK (0x4U)</span></div><div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac8ab214b2bcbdd08af7c38c761b830f5"> 8602</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED_SHIFT (2U)</span></div><div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaf7e048a337b3a83c10b6574151d8627a"> 8603</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED_SHIFT)) &amp; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_ASSERTED_MASK)</span></div><div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga8ae20016352d22543da1371d201e92ef"> 8604</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT_MASK (0x8U)</span></div><div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga0b6edada2ad87772840100e4f1dc5cd4"> 8605</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT_SHIFT (3U)</span></div><div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga1c5efd205b0477a0af0380b7332221aa"> 8606</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT_SHIFT)) &amp; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_TX_ABORT_MASK)</span></div><div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga8bcfac66ec262caceeaa5ebd829214c1"> 8607</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT_MASK (0x10U)</span></div><div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga86e855107bd6b48aee0772ee5389410f"> 8608</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT_SHIFT (4U)</span></div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga833007e2c4b5165caa4ac7ce2a7eacfb"> 8609</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT_SHIFT)) &amp; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_RX_ABORT_MASK)</span></div><div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gadb60ac8d8e8a5b26da5fc5f8dce7a273"> 8610</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_MASK (0x20U)</span></div><div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga03ebd8695b1160cbb5efb26101dc0d83"> 8611</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_SHIFT (5U)</span></div><div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gacec0efe16e5ab0dd3172b07c43b214af"> 8612</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_SHIFT)) &amp; XCVR_CTRL_RF_NOT_ALLOWED_CTRL_RF_NOT_ALLOWED_MASK)</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;</div><div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gadc5d2b941807e247958adecc24458e33"> 8615</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRCW_EN_MASK          (0x1U)</span></div><div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad81dad7960c80db02edc5e2cfa2dd101"> 8616</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRCW_EN_SHIFT         (0U)</span></div><div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga037d1d986f4ca6c2b8d30498b9c36b51"> 8617</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRCW_EN(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_CRCW_CFG_CRCW_EN_SHIFT)) &amp; XCVR_CTRL_CRCW_CFG_CRCW_EN_MASK)</span></div><div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga08fc3c61236d1a5495d7906cf3554041"> 8618</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_ZERO_MASK         (0x2U)</span></div><div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga8fdde7cccd512fd37d0d659fb5876305"> 8619</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_ZERO_SHIFT        (1U)</span></div><div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga4278b4e173e5c7307efd9b05ed44a75c"> 8620</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_ZERO(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_CRCW_CFG_CRC_ZERO_SHIFT)) &amp; XCVR_CTRL_CRCW_CFG_CRC_ZERO_MASK)</span></div><div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga3254e85f46228e280c1323a92c8433d1"> 8621</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL_MASK   (0x4U)</span></div><div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gab0e80e325d56920132da6a312ed04c27"> 8622</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL_SHIFT  (2U)</span></div><div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga072f579c7db89def11435059d8a4f550"> 8623</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL_SHIFT)) &amp; XCVR_CTRL_CRCW_CFG_CRC_EARLY_FAIL_MASK)</span></div><div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga430cb7ae981af4ded791ce2c5ec8f775"> 8624</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD_MASK  (0x8U)</span></div><div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad42b841f040c5f544e59cb00e478986a"> 8625</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD_SHIFT (3U)</span></div><div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaa945a9c3859f0603b8d6999bc9d1be38"> 8626</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD_SHIFT)) &amp; XCVR_CTRL_CRCW_CFG_CRC_RES_OUT_VLD_MASK)</span></div><div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga277ef6955ce283354b29dccb27b74e9c"> 8627</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET_MASK    (0x7FF0000U)</span></div><div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga986f09ea117ba84669fc9b0e9bf47b0d"> 8628</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET_SHIFT   (16U)</span></div><div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac3cf11591454d28ddef6aa66a90ef6ee"> 8629</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET_SHIFT)) &amp; XCVR_CTRL_CRCW_CFG_CRC_EC_OFFSET_MASK)</span></div><div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad4c92d7e28b87b38f66a931278d9b906"> 8630</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EC_DONE_MASK      (0x10000000U)</span></div><div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga7c2198d362a3907c34d4c9aac7f14651"> 8631</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EC_DONE_SHIFT     (28U)</span></div><div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga53d809b62c6aa3fe03ee9d1c74cba69f"> 8632</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EC_DONE(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_CRCW_CFG_CRC_EC_DONE_SHIFT)) &amp; XCVR_CTRL_CRCW_CFG_CRC_EC_DONE_MASK)</span></div><div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gaa64fa0f34102553ed738255a7c303e89"> 8633</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL_MASK      (0x20000000U)</span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga0489e2cd99c6ea882e4f9910c92634f7"> 8634</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL_SHIFT     (29U)</span></div><div class="line"><a name="l08635"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga6a35a299694305d9ec913a4aa357f37c"> 8635</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL_SHIFT)) &amp; XCVR_CTRL_CRCW_CFG_CRC_EC_FAIL_MASK)</span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;</div><div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga400f42b8479328316a2da65a7bb94d62"> 8638</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK_MASK   (0xFFFFFFFFU)</span></div><div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gadda51e02b6d3a459e0df84659a61cedd"> 8639</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK_SHIFT  (0U)</span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gadb7a87fcceea9afbaa089fd0ddc9fd0a"> 8640</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK_SHIFT)) &amp; XCVR_CTRL_CRC_EC_MASK_CRC_EC_MASK_MASK)</span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;</div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga4f030054aac520fbc0472f29a0fc5b23"> 8643</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT_MASK   (0xFFFFFFFFU)</span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gad25cc47ba678da761a7ec03a2991e750"> 8644</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT_SHIFT  (0U)</span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga646d0750a999730eb490888ae57567e4"> 8645</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT_SHIFT)) &amp; XCVR_CTRL_CRC_RES_OUT_CRC_RES_OUT_MASK)</span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;</div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160; <span class="comment">/* end of group XCVR_CTRL_Register_Masks */</span></div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;</div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;</div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="comment">/* XCVR_CTRL - Peripheral instance base addresses */</span></div><div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga70c43a968ccc0ba83864d8cb470d5b51"> 8655</a></span>&#160;<span class="preprocessor">#define XCVR_MISC_BASE                           (0x4005C280u)</span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;</div><div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga50f8cb48c730c6d95197637930c1f92d"> 8657</a></span>&#160;<span class="preprocessor">#define XCVR_MISC                                ((XCVR_CTRL_Type *)XCVR_MISC_BASE)</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;</div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#ga245175bc041f24ad65c29692fd1902b8"> 8659</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_BASE_ADDRS                     { XCVR_MISC_BASE }</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;</div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___x_c_v_r___c_t_r_l___register___masks.html#gac9564e2fae2f13bdb64a906c36173a17"> 8661</a></span>&#160;<span class="preprocessor">#define XCVR_CTRL_BASE_PTRS                      { XCVR_MISC }</span></div><div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160; <span class="comment">/* end of group XCVR_CTRL_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;</div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;</div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;<span class="comment">   -- XCVR_PHY Peripheral Access Layer</span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;</div><div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="struct_x_c_v_r___p_h_y___type.html"> 8678</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga77ff2d8214a5ed7c92eaf7e0f678035c"> 8679</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga77ff2d8214a5ed7c92eaf7e0f678035c">PHY_PRE_REF0</a>;                      </div><div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga362a74ee1e21bade5df2022a0bb91f1f"> 8680</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga362a74ee1e21bade5df2022a0bb91f1f">PRE_REF1</a>;                          </div><div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3549489d15c9fc933713ddfd6c49dcc0"> 8681</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3549489d15c9fc933713ddfd6c49dcc0">PRE_REF2</a>;                          </div><div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c429acbda13071dcc526ade1805a10a"> 8682</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[20];</div><div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141"> 8683</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">CFG1</a>;                              </div><div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43"> 8684</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a>;                              </div><div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac06d88aa5b4df903419761daf9d9253"> 8685</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac06d88aa5b4df903419761daf9d9253">EL_CFG</a>;                            </div><div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad4c4e97c96834aa4b5c30afdcde6d67c"> 8686</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad4c4e97c96834aa4b5c30afdcde6d67c">NTW_ADR_BSM</a>;                       </div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26"> 8687</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26">STATUS</a>;                            </div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;} <a class="code" href="struct_x_c_v_r___p_h_y___type.html">XCVR_PHY_Type</a>;</div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;</div><div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="comment">   -- XCVR_PHY Register Masks</span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;</div><div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga6e20213776855fe09b755541edd3a973"> 8700</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0_MASK (0xFFFFFFFFU)</span></div><div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga29b26b3b6506ea550471e543a12480ca"> 8701</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0_SHIFT (0U)</span></div><div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gadd7d66e4343fb3d7bf5c7ccf852fe780"> 8702</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0_SHIFT)) &amp; XCVR_PHY_PHY_PRE_REF0_FSK_PREAMBLE_REF0_MASK)</span></div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;</div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gac8f54a866420d5d549621022f4feb9c6"> 8705</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1_MASK (0xFFFFFFFFU)</span></div><div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gada38dce1de057bd761a681d320e25d73"> 8706</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1_SHIFT (0U)</span></div><div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga307f81a72c483fe6e4989bd8fa26a25b"> 8707</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1_SHIFT)) &amp; XCVR_PHY_PRE_REF1_FSK_PREAMBLE_REF1_MASK)</span></div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;</div><div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga623abc203c025abe731b100b7eb52480"> 8710</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2_MASK (0xFFFFU)</span></div><div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga42d41cabbb0e2cec14b0c7879f7b2fe9"> 8711</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2_SHIFT (0U)</span></div><div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaf551be3a37f2e7c484fa72c65dc1401c"> 8712</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2_SHIFT)) &amp; XCVR_PHY_PRE_REF2_FSK_PREAMBLE_REF2_MASK)</span></div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;</div><div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaf281f47ec8fcf016a067224d8751d2c9"> 8715</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_AA_PLAYBACK_MASK           (0x2U)</span></div><div class="line"><a name="l08716"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga1b04d97587a3e8c60f964698aaa83972"> 8716</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_AA_PLAYBACK_SHIFT          (1U)</span></div><div class="line"><a name="l08717"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga55ea34e7de3872a082961fa50aaad09d"> 8717</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_AA_PLAYBACK(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_AA_PLAYBACK_SHIFT)) &amp; XCVR_PHY_CFG1_AA_PLAYBACK_MASK)</span></div><div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga7e204c048cf8d7008f98b31cbda2144d"> 8718</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_AA_OUTPUT_SEL_MASK         (0x4U)</span></div><div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga0e9d75f8ffbd8cb1878b394fe365a51b"> 8719</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_AA_OUTPUT_SEL_SHIFT        (2U)</span></div><div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gae7e2161e9d67ecd9866e5697309f5f1f"> 8720</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_AA_OUTPUT_SEL(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_AA_OUTPUT_SEL_SHIFT)) &amp; XCVR_PHY_CFG1_AA_OUTPUT_SEL_MASK)</span></div><div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga109789634e7092f4b98895a1fd69c9e7"> 8721</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_FSK_BIT_INVERT_MASK        (0x8U)</span></div><div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gac123047116bda8fd761e0a2c83d2d70d"> 8722</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_FSK_BIT_INVERT_SHIFT       (3U)</span></div><div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaed0ed93708345db34ee55c0469a0c9cd"> 8723</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_FSK_BIT_INVERT(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_FSK_BIT_INVERT_SHIFT)) &amp; XCVR_PHY_CFG1_FSK_BIT_INVERT_MASK)</span></div><div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaa49b6b649dfd660123910e0727da523b"> 8724</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_RFU00_MASK                 (0x10U)</span></div><div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaae5c5527211f3580cead4dbb117aab7b"> 8725</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_RFU00_SHIFT                (4U)</span></div><div class="line"><a name="l08726"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga82054f4db536bc98febed1bf429f950a"> 8726</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_RFU00(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_RFU00_SHIFT)) &amp; XCVR_PHY_CFG1_RFU00_MASK)</span></div><div class="line"><a name="l08727"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gac41cbc2753303e10f1eeed7a82509dc2"> 8727</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_BSM_EN_BLE_MASK            (0x20U)</span></div><div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga7a885f86da84670e7335c7f6ef19c2ee"> 8728</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_BSM_EN_BLE_SHIFT           (5U)</span></div><div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaeb871500c45bae7b6f1ce238232badeb"> 8729</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_BSM_EN_BLE(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_BSM_EN_BLE_SHIFT)) &amp; XCVR_PHY_CFG1_BSM_EN_BLE_MASK)</span></div><div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaf10db37b4a8ae24ecc1a6d66867cd9eb"> 8730</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_DEMOD_CLK_MODE_MASK        (0xC0U)</span></div><div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga0628a783740ed77e324e48b0bc6165c6"> 8731</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_DEMOD_CLK_MODE_SHIFT       (6U)</span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga85d41437c4ef657256d7324571654f30"> 8732</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_DEMOD_CLK_MODE(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_DEMOD_CLK_MODE_SHIFT)) &amp; XCVR_PHY_CFG1_DEMOD_CLK_MODE_MASK)</span></div><div class="line"><a name="l08733"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga372831d2ccf06f8765668f3a8dc101eb"> 8733</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_CTS_THRESH_MASK            (0xFF00U)</span></div><div class="line"><a name="l08734"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gad58db1399568a95c89579a9d7cb9c5bc"> 8734</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_CTS_THRESH_SHIFT           (8U)</span></div><div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga40c77b0231f5f9289dd8140eef91baeb"> 8735</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_CTS_THRESH(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_CTS_THRESH_SHIFT)) &amp; XCVR_PHY_CFG1_CTS_THRESH_MASK)</span></div><div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gadf1b06ffec8a9ee6b12081f90543c76d"> 8736</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_FSK_FTS_TIMEOUT_MASK       (0x700000U)</span></div><div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga5f5f8a54e6a9bee15b19fb5f68c83a0c"> 8737</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_FSK_FTS_TIMEOUT_SHIFT      (20U)</span></div><div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga3795a27c368f468f3c750dad24ec1370"> 8738</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_FSK_FTS_TIMEOUT(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_FSK_FTS_TIMEOUT_SHIFT)) &amp; XCVR_PHY_CFG1_FSK_FTS_TIMEOUT_MASK)</span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga9ecb691c8a865ac2caca45ee9f1952df"> 8739</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_RFU01_MASK                 (0x1000000U)</span></div><div class="line"><a name="l08740"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gafd7a5459a8a4f9e018e911f3589dc2fa"> 8740</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_RFU01_SHIFT                (24U)</span></div><div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga8d8c1ccbfb2a8f8aa835094bb84d4452"> 8741</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_RFU01(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_RFU01_SHIFT)) &amp; XCVR_PHY_CFG1_RFU01_MASK)</span></div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaf146ab5774b0c2216766c9db5ca1bc8d"> 8742</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_RFU02_MASK                 (0x2000000U)</span></div><div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga72921517314c232392bbadfdff4a23cf"> 8743</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_RFU02_SHIFT                (25U)</span></div><div class="line"><a name="l08744"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga57efd58c690ca6244e9306e52a6c2581"> 8744</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_RFU02(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_RFU02_SHIFT)) &amp; XCVR_PHY_CFG1_RFU02_MASK)</span></div><div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gabec67e31b56e355ebaf1745200f575a7"> 8745</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_BLE_NTW_ADR_THR_MASK       (0x70000000U)</span></div><div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gafb66b7a29c3aeaaac02fb4a7a11d7859"> 8746</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_BLE_NTW_ADR_THR_SHIFT      (28U)</span></div><div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga979be08e957b3fd259bfe450e5a9c7dc"> 8747</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG1_BLE_NTW_ADR_THR(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG1_BLE_NTW_ADR_THR_SHIFT)) &amp; XCVR_PHY_CFG1_BLE_NTW_ADR_THR_MASK)</span></div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;</div><div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga431b9721132e6c75257003b915e8f181"> 8750</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_PHY_FIFO_PRECHG_MASK       (0xFU)</span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaa289331f33ecf4f5bcaa38e5614d0107"> 8751</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_PHY_FIFO_PRECHG_SHIFT      (0U)</span></div><div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga0a448f6f349ce1e874ade7b06a3eda7a"> 8752</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_PHY_FIFO_PRECHG(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_PHY_FIFO_PRECHG_SHIFT)) &amp; XCVR_PHY_CFG2_PHY_FIFO_PRECHG_MASK)</span></div><div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga8e8fbe57c5f94ee54f1d5a4389a67996"> 8753</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU03_MASK                 (0x10U)</span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga88574e305a3fc4a47b2300afedb2f8b1"> 8754</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU03_SHIFT                (4U)</span></div><div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gada07842e1eedf7eb56634902e0eadd0f"> 8755</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU03(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU03_SHIFT)) &amp; XCVR_PHY_CFG2_RFU03_MASK)</span></div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga16a7b70a480043ef9f8ce5fa9b85d271"> 8756</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU04_MASK                 (0x20U)</span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gae442067819a11485004cce85f6f87bdd"> 8757</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU04_SHIFT                (5U)</span></div><div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga53ca4ec6c7a3df63276beef5182714fb"> 8758</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU04(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU04_SHIFT)) &amp; XCVR_PHY_CFG2_RFU04_MASK)</span></div><div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gadd45e30e7fc46367fb224137f08db347"> 8759</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU05_MASK                 (0x40U)</span></div><div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga0c090c66e6a52d7b0f6f2f251488bae7"> 8760</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU05_SHIFT                (6U)</span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gacb5b830cd1cb9e66019cb0513975010c"> 8761</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU05(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU05_SHIFT)) &amp; XCVR_PHY_CFG2_RFU05_MASK)</span></div><div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga861c00dc62f2952dbeee664d36fa658e"> 8762</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU06_MASK                 (0x80U)</span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga56f3dd9c851eca67abc51cbabd5149d6"> 8763</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU06_SHIFT                (7U)</span></div><div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga3b2d8ead3f3c329d40e6a48c6195fcdd"> 8764</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU06(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU06_SHIFT)) &amp; XCVR_PHY_CFG2_RFU06_MASK)</span></div><div class="line"><a name="l08765"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gae25e1e0195a339f267f862bd3e45d0e0"> 8765</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_X2_DEMOD_GAIN_MASK         (0xF00U)</span></div><div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga7acb3ec879a0ccd9a0bec071f70d8649"> 8766</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_X2_DEMOD_GAIN_SHIFT        (8U)</span></div><div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga4a97bd1a06e80182533543d3c3f3b993"> 8767</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_X2_DEMOD_GAIN(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_X2_DEMOD_GAIN_SHIFT)) &amp; XCVR_PHY_CFG2_X2_DEMOD_GAIN_MASK)</span></div><div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga94f208d4d1875bb104aaa49f7b4e823f"> 8768</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU07_MASK                 (0x10000U)</span></div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaa235f0339ae6ab134271b2ab2cfea003"> 8769</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU07_SHIFT                (16U)</span></div><div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaa33860807cb73a6f54caa78251646441"> 8770</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU07(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU07_SHIFT)) &amp; XCVR_PHY_CFG2_RFU07_MASK)</span></div><div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gac5f9e36492bb0fd5ad1673dcf7ead041"> 8771</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU08_MASK                 (0x20000U)</span></div><div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga63291da5d0fef6c5655220f11765a4af"> 8772</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU08_SHIFT                (17U)</span></div><div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaaae41559ef141d8c2f5d4d6259743656"> 8773</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU08(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU08_SHIFT)) &amp; XCVR_PHY_CFG2_RFU08_MASK)</span></div><div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga3c9e0dcec57703ddbd839fa3da04f8d3"> 8774</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU09_MASK                 (0x40000U)</span></div><div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga43198274359cf5ec6cc34e1e45bdc6b9"> 8775</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU09_SHIFT                (18U)</span></div><div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaa58da7c5681fd2b0f01bf7d779e76724"> 8776</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU09(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU09_SHIFT)) &amp; XCVR_PHY_CFG2_RFU09_MASK)</span></div><div class="line"><a name="l08777"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga13f78af165d1ac3388b4ac995d9d2d91"> 8777</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU10_MASK                 (0x80000U)</span></div><div class="line"><a name="l08778"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga64e9e8c72ec715a2e6874d929ee32413"> 8778</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU10_SHIFT                (19U)</span></div><div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaad7bdeff9f2fd4906a59cf559d888882"> 8779</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU10(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU10_SHIFT)) &amp; XCVR_PHY_CFG2_RFU10_MASK)</span></div><div class="line"><a name="l08780"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga2eb15fdffcc223eab5c5c45b851f8541"> 8780</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU11_MASK                 (0x100000U)</span></div><div class="line"><a name="l08781"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga882d244dfc8a01640ad0be2234cc235c"> 8781</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU11_SHIFT                (20U)</span></div><div class="line"><a name="l08782"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gacda4f7ec35fc26f34c7e243f7c3d31ef"> 8782</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU11(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU11_SHIFT)) &amp; XCVR_PHY_CFG2_RFU11_MASK)</span></div><div class="line"><a name="l08783"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga0f58337b213ec110f3bd57d06465b65d"> 8783</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU12_MASK                 (0x200000U)</span></div><div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga21923642295f9a554ba67d3bd267dbf9"> 8784</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU12_SHIFT                (21U)</span></div><div class="line"><a name="l08785"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga6eba82969a21bfc7fdb115da064d3e8e"> 8785</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU12(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU12_SHIFT)) &amp; XCVR_PHY_CFG2_RFU12_MASK)</span></div><div class="line"><a name="l08786"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga30ed0ba168e40f6992dd57888f696da6"> 8786</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU13_MASK                 (0x400000U)</span></div><div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga29c50676be703a62c081bae5892f8d0e"> 8787</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU13_SHIFT                (22U)</span></div><div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaa32c0231d6c0c9dc664c0fdaf1235822"> 8788</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU13(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU13_SHIFT)) &amp; XCVR_PHY_CFG2_RFU13_MASK)</span></div><div class="line"><a name="l08789"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gacd3e334228c57276775a87b880d1e095"> 8789</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU14_MASK                 (0x800000U)</span></div><div class="line"><a name="l08790"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga8239689ec7284b4a0a7ecf6775203cc5"> 8790</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU14_SHIFT                (23U)</span></div><div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gad5c0d116e529c6827b1b9d75a68ce3aa"> 8791</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU14(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU14_SHIFT)) &amp; XCVR_PHY_CFG2_RFU14_MASK)</span></div><div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga464cb641eb869febff3a4bb17a162ae3"> 8792</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU15_MASK                 (0x1000000U)</span></div><div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga63c117b37c5177f42687a78d8055b66e"> 8793</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU15_SHIFT                (24U)</span></div><div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga7a07e4aac8f1e58e64018251866b3810"> 8794</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU15(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU15_SHIFT)) &amp; XCVR_PHY_CFG2_RFU15_MASK)</span></div><div class="line"><a name="l08795"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga23f2b2f036d80316849314e801d839e0"> 8795</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU16_MASK                 (0x2000000U)</span></div><div class="line"><a name="l08796"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga4d5b53bff2eb27a092d46550d3ef4f8d"> 8796</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU16_SHIFT                (25U)</span></div><div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga00829cd48b9c213b7111ce35f33d6b1c"> 8797</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_RFU16(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_RFU16_SHIFT)) &amp; XCVR_PHY_CFG2_RFU16_MASK)</span></div><div class="line"><a name="l08798"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga23a1ca2670c3b71d2d82426dc06b516b"> 8798</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_PHY_CLK_ON_MASK            (0x80000000U)</span></div><div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga58c4df826189d052b14975f48c1b3c4f"> 8799</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_PHY_CLK_ON_SHIFT           (31U)</span></div><div class="line"><a name="l08800"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga9e2b12f8ae1fd8c8382be78dbd481c9b"> 8800</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_CFG2_PHY_CLK_ON(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_CFG2_PHY_CLK_ON_SHIFT)) &amp; XCVR_PHY_CFG2_PHY_CLK_ON_MASK)</span></div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;</div><div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga9e60f9ff15272b9ba10c81807fd18ca5"> 8803</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_ENABLE_MASK           (0x1U)</span></div><div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga00d81663f2b04fba0811e175382b5000"> 8804</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_ENABLE_SHIFT          (0U)</span></div><div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gafbea83309dfeb3857da7731cbca1b8dc"> 8805</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_ENABLE(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_EL_CFG_EL_ENABLE_SHIFT)) &amp; XCVR_PHY_EL_CFG_EL_ENABLE_MASK)</span></div><div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga3098d3899e3776c518840bbd259e84bf"> 8806</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_ZB_ENABLE_MASK        (0x2U)</span></div><div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga67fe2813002d738be405f824a88c9662"> 8807</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_ZB_ENABLE_SHIFT       (1U)</span></div><div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaca10416cbea88a6b64cefc7904501658"> 8808</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_ZB_ENABLE(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_EL_CFG_EL_ZB_ENABLE_SHIFT)) &amp; XCVR_PHY_EL_CFG_EL_ZB_ENABLE_MASK)</span></div><div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gab9e186dc31dbe4b0d60ec400ede1a32f"> 8809</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE_MASK      (0x4U)</span></div><div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga765b727fbfcb956634d3063a20ee320e"> 8810</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE_SHIFT     (2U)</span></div><div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gafe60e8f9b4e4b1a89ce47f25c60a2564"> 8811</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE_SHIFT)) &amp; XCVR_PHY_EL_CFG_EL_ZB_WIN_SIZE_MASK)</span></div><div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gab0f72d4fd52bbf9599ba46ac66ac2e65"> 8812</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_WIN_SIZE_MASK         (0xF00U)</span></div><div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga47c711c9d0b316cf614bf2100953ea8e"> 8813</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_WIN_SIZE_SHIFT        (8U)</span></div><div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gac7dc8d6793a637bf7a7e07c65b2146a7"> 8814</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_WIN_SIZE(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_EL_CFG_EL_WIN_SIZE_SHIFT)) &amp; XCVR_PHY_EL_CFG_EL_WIN_SIZE_MASK)</span></div><div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga1735cb25762dcb4a78b190158e7ad0f6"> 8815</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_INTERVAL_MASK         (0x3F0000U)</span></div><div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga0ba83e1118b19f4dffbfe06d630a52bd"> 8816</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_INTERVAL_SHIFT        (16U)</span></div><div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gac0b434548788549340ae00d626101d40"> 8817</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_EL_CFG_EL_INTERVAL(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_EL_CFG_EL_INTERVAL_SHIFT)) &amp; XCVR_PHY_EL_CFG_EL_INTERVAL_MASK)</span></div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;</div><div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga2adcf48ede58caa9ef94d488315659d8"> 8820</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM_MASK    (0xFFFFFFFFU)</span></div><div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaeb162c3acb9df67d5ef08b1291ecffc8"> 8821</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM_SHIFT   (0U)</span></div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga6a4adf1ac5b5319873e08e772494101a"> 8822</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM_SHIFT)) &amp; XCVR_PHY_NTW_ADR_BSM_NTW_ADR_BSM_MASK)</span></div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;</div><div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gab1d65b1366dc899e44a474817b630054"> 8825</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_PREAMBLE_FOUND_MASK      (0x1U)</span></div><div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga7bcd663eac60f873ddc1954943bbe3e2"> 8826</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_PREAMBLE_FOUND_SHIFT     (0U)</span></div><div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaee8991ddff67a755cd94ecdfe6a1b09e"> 8827</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_PREAMBLE_FOUND(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_STATUS_PREAMBLE_FOUND_SHIFT)) &amp; XCVR_PHY_STATUS_PREAMBLE_FOUND_MASK)</span></div><div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga1183065e701a814e7800164ead2df8df"> 8828</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_AA_SFD_MATCHED_MASK      (0x2U)</span></div><div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga8de6d6646a4e3450e6e1d0a62b60eb6f"> 8829</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_AA_SFD_MATCHED_SHIFT     (1U)</span></div><div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga8001e4c2fbb57f63cd19b87ca8e9f205"> 8830</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_AA_SFD_MATCHED(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_STATUS_AA_SFD_MATCHED_SHIFT)) &amp; XCVR_PHY_STATUS_AA_SFD_MATCHED_MASK)</span></div><div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga1060c755c65aa044ca34aaebd281772a"> 8831</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_AA_MATCHED_MASK          (0xF0U)</span></div><div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gafbe894b04bc5c35e83181a9b6b3c2d33"> 8832</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_AA_MATCHED_SHIFT         (4U)</span></div><div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga1870cd286534433dad001c052dfae0cc"> 8833</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_AA_MATCHED(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_STATUS_AA_MATCHED_SHIFT)) &amp; XCVR_PHY_STATUS_AA_MATCHED_MASK)</span></div><div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga190fd0fa28f1820a83102dd298dcee14"> 8834</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_HAMMING_DISTANCE_MASK    (0x700U)</span></div><div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaad52189dd19438359a06ebb9787e4339"> 8835</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_HAMMING_DISTANCE_SHIFT   (8U)</span></div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gafa198126913487655ea896d76e046c91"> 8836</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_HAMMING_DISTANCE(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_STATUS_HAMMING_DISTANCE_SHIFT)) &amp; XCVR_PHY_STATUS_HAMMING_DISTANCE_MASK)</span></div><div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaed81d41bafb0ff58f280d763fbdcdd2e"> 8837</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_DATA_FIFO_DEPTH_MASK     (0xF000U)</span></div><div class="line"><a name="l08838"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaec89f4a86a6221a667d9d1e0d024d4cd"> 8838</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_DATA_FIFO_DEPTH_SHIFT    (12U)</span></div><div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga9af2a88d1eba4e4ea88dadc5f7bd6014"> 8839</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_DATA_FIFO_DEPTH(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_STATUS_DATA_FIFO_DEPTH_SHIFT)) &amp; XCVR_PHY_STATUS_DATA_FIFO_DEPTH_MASK)</span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga556e47daf58f957ceaa2a9c3b58bc771"> 8840</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_CFO_ESTIMATE_MASK        (0xFF0000U)</span></div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gaa9c070945dcc1457845eb4b6df8df619"> 8841</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_CFO_ESTIMATE_SHIFT       (16U)</span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gad5fc98e984ba846846781189b258d87c"> 8842</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_STATUS_CFO_ESTIMATE(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PHY_STATUS_CFO_ESTIMATE_SHIFT)) &amp; XCVR_PHY_STATUS_CFO_ESTIMATE_MASK)</span></div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;</div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160; <span class="comment">/* end of group XCVR_PHY_Register_Masks */</span></div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;</div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;</div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="comment">/* XCVR_PHY - Peripheral instance base addresses */</span></div><div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga7b10c9355d065fcb8ced47e83d775668"> 8852</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_BASE                            (0x4005C400u)</span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;</div><div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga43866218e9629de1683cecc1b3ee13dd"> 8854</a></span>&#160;<span class="preprocessor">#define XCVR_PHY                                 ((XCVR_PHY_Type *)XCVR_PHY_BASE)</span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;</div><div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#ga1daa5aaec0b7b5e417fef201f8742a14"> 8856</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_BASE_ADDRS                      { XCVR_PHY_BASE }</span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;</div><div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_h_y___register___masks.html#gafa4293fc581be4f12a0e0a3a35b6895c"> 8858</a></span>&#160;<span class="preprocessor">#define XCVR_PHY_BASE_PTRS                       { XCVR_PHY }</span></div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160; <span class="comment">/* end of group XCVR_PHY_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;</div><div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;</div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="comment">   -- XCVR_PKT_RAM Peripheral Access Layer</span></div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;</div><div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="struct_x_c_v_r___p_k_t___r_a_m___type.html"> 8875</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa185e5aea4d03c9a37b96cf6176d487e"> 8876</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PACKET_RAM_0[544];                 </div><div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad58bbf33daa3948b820e58067e909caa"> 8877</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PACKET_RAM_1[544];                 </div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;} <a class="code" href="struct_x_c_v_r___p_k_t___r_a_m___type.html">XCVR_PKT_RAM_Type</a>;</div><div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;</div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="comment">   -- XCVR_PKT_RAM Register Masks</span></div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;</div><div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga1236d86361ce9d7f65de2e2236ebbbb7"> 8890</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_MASK    (0xFFU)</span></div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga3c79f300feabce07457e81e6ed2f1d64"> 8891</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_SHIFT   (0U)</span></div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga7f4d45f994837ff0de3af2aee7a90938"> 8892</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE(x)      (((uint16_t)(((uint16_t)(x)) &lt;&lt; XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_SHIFT)) &amp; XCVR_PKT_RAM_PACKET_RAM_0_LSBYTE_MASK)</span></div><div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga80ad60a4bfb9143e6604b2ad852f789c"> 8893</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_MASK    (0xFF00U)</span></div><div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga9c503d838fa1e961e1b1f6311b9f1b8b"> 8894</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_SHIFT   (8U)</span></div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga4ff7422d7da8c7244eab6db134a314ff"> 8895</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE(x)      (((uint16_t)(((uint16_t)(x)) &lt;&lt; XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_SHIFT)) &amp; XCVR_PKT_RAM_PACKET_RAM_0_MSBYTE_MASK)</span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;</div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="comment">/* The count of XCVR_PKT_RAM_PACKET_RAM_0 */</span></div><div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#gae911d6c11b075953bb6c6794c8466797"> 8898</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_0_COUNT          (544U)</span></div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;</div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5c848f8463b7823cb0bbeb037ed3722e"> 8901</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_MASK    (0xFFU)</span></div><div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga064ae765981460be29ae8fe77cbd1195"> 8902</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_SHIFT   (0U)</span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#gae09ea0d263a6f8c2e9b2e9b358857872"> 8903</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE(x)      (((uint16_t)(((uint16_t)(x)) &lt;&lt; XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_SHIFT)) &amp; XCVR_PKT_RAM_PACKET_RAM_1_LSBYTE_MASK)</span></div><div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga0772d1b66c0aa9f630722baf87e6f4c7"> 8904</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_MASK    (0xFF00U)</span></div><div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga695d1912a4f822494db59669f573c6ab"> 8905</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_SHIFT   (8U)</span></div><div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga47bf46180633559b606705a5011e8266"> 8906</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE(x)      (((uint16_t)(((uint16_t)(x)) &lt;&lt; XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_SHIFT)) &amp; XCVR_PKT_RAM_PACKET_RAM_1_MSBYTE_MASK)</span></div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;</div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="comment">/* The count of XCVR_PKT_RAM_PACKET_RAM_1 */</span></div><div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga6349595fb3bc57b008733b831d902183"> 8909</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_PACKET_RAM_1_COUNT          (544U)</span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;</div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160; <span class="comment">/* end of group XCVR_PKT_RAM_Register_Masks */</span></div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;</div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;</div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="comment">/* XCVR_PKT_RAM - Peripheral instance base addresses */</span></div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga576ee3b0f091002ae91539bdd056e48e"> 8919</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_BASE                        (0x4005C700u)</span></div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;</div><div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5d27347d6f5395d9e4f5201a37a87571"> 8921</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM                             ((XCVR_PKT_RAM_Type *)XCVR_PKT_RAM_BASE)</span></div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;</div><div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga5135439af5cc882326b190e0306c4cbe"> 8923</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_BASE_ADDRS                  { XCVR_PKT_RAM_BASE }</span></div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;</div><div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_k_t___r_a_m___register___masks.html#ga3196184da4cbe59cb3303e7cc96270a5"> 8925</a></span>&#160;<span class="preprocessor">#define XCVR_PKT_RAM_BASE_PTRS                   { XCVR_PKT_RAM }</span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160; <span class="comment">/* end of group XCVR_PKT_RAM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;</div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;</div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="comment">   -- XCVR_PLL_DIG Peripheral Access Layer</span></div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;</div><div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="struct_x_c_v_r___p_l_l___d_i_g___type.html"> 8942</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa40dbfa282a91f2c6564ec9995a6f770"> 8943</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa40dbfa282a91f2c6564ec9995a6f770">HPM_BUMP</a>;                          </div><div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga21ce5c67698cebbf1ebea4a4b8c57ffa"> 8944</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga21ce5c67698cebbf1ebea4a4b8c57ffa">MOD_CTRL</a>;                          </div><div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59b46793489d2e82bded6390c650486d"> 8945</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59b46793489d2e82bded6390c650486d">CHAN_MAP</a>;                          </div><div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3353af0bd078966527a8372576be6617"> 8946</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3353af0bd078966527a8372576be6617">LOCK_DETECT</a>;                       </div><div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b9122b2d47a9af8633731129873637f"> 8947</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b9122b2d47a9af8633731129873637f">HPM_CTRL</a>;                          </div><div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae2b06822fecdf2e3fecc1c5213dd9633"> 8948</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae2b06822fecdf2e3fecc1c5213dd9633">HPMCAL_CTRL</a>;                       </div><div class="line"><a name="l08949"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3c74ef5158fedcba22e72b1112414eae"> 8949</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3c74ef5158fedcba22e72b1112414eae">HPM_CAL1</a>;                          </div><div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga974ceb87312eb588ade54031bbe27976"> 8950</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga974ceb87312eb588ade54031bbe27976">HPM_CAL2</a>;                          </div><div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad163bd953423801899cb4f50ae8e5b66"> 8951</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad163bd953423801899cb4f50ae8e5b66">HPM_SDM_RES</a>;                       </div><div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga78f2986618ca78f8a36d88071f2a7337"> 8952</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga78f2986618ca78f8a36d88071f2a7337">LPM_CTRL</a>;                          </div><div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60734d14002d6e8a26ff37a094cb108a"> 8953</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60734d14002d6e8a26ff37a094cb108a">LPM_SDM_CTRL1</a>;                     </div><div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee43a31c496d47d2107529dea8097174"> 8954</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee43a31c496d47d2107529dea8097174">LPM_SDM_CTRL2</a>;                     </div><div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab8c3cb484b228fe2fa56b9ce5c1996bc"> 8955</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab8c3cb484b228fe2fa56b9ce5c1996bc">LPM_SDM_CTRL3</a>;                     </div><div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga70af7f0d2321273919a0301f49548c15"> 8956</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga70af7f0d2321273919a0301f49548c15">LPM_SDM_RES1</a>;                      </div><div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadd626c86a0dc9e6358b1d5a9b69cc5f8"> 8957</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadd626c86a0dc9e6358b1d5a9b69cc5f8">LPM_SDM_RES2</a>;                      </div><div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac2903bacab8fcf44f874fdf81efad8c"> 8958</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac2903bacab8fcf44f874fdf81efad8c">DELAY_MATCH</a>;                       </div><div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7ca401f6b831aebf9dabab2c97c7bb1"> 8959</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7ca401f6b831aebf9dabab2c97c7bb1">CTUNE_CTRL</a>;                        </div><div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga35dff80103c89fcb6fd2e85297786dbd"> 8960</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga35dff80103c89fcb6fd2e85297786dbd">CTUNE_CNT6</a>;                        </div><div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f7fbf50d9de43caeb7d796a252dd5b1"> 8961</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f7fbf50d9de43caeb7d796a252dd5b1">CTUNE_CNT5_4</a>;                      </div><div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga89f0e0f96f26f5ffc7a7906035fe7bd5"> 8962</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga89f0e0f96f26f5ffc7a7906035fe7bd5">CTUNE_CNT3_2</a>;                      </div><div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f43672875b057d62bc254f0c9f8edab"> 8963</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f43672875b057d62bc254f0c9f8edab">CTUNE_CNT1_0</a>;                      </div><div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab4139cc9257211b9af4f5d93b0ed1b21"> 8964</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab4139cc9257211b9af4f5d93b0ed1b21">CTUNE_RES</a>;                         </div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;} <a class="code" href="struct_x_c_v_r___p_l_l___d_i_g___type.html">XCVR_PLL_DIG_Type</a>;</div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;</div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="comment">   -- XCVR_PLL_DIG Register Masks</span></div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;</div><div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga6bfcc68f783c5858302843e3c3321451"> 8977</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX_MASK    (0x7U)</span></div><div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga9e276d7fb5ec2bd3311ca4cda2318160"> 8978</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX_SHIFT   (0U)</span></div><div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga9f14022dcac4afb3974b1d4890dc55b0"> 8979</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX_SHIFT)) &amp; XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_TX_MASK)</span></div><div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga648690ab401ff87a1189a4f31f5ce671"> 8980</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL_MASK   (0x70U)</span></div><div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga9573565940caeccd2855874da8be5498"> 8981</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL_SHIFT  (4U)</span></div><div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga133ade430e3fa8a8b518745831554560"> 8982</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL_SHIFT)) &amp; XCVR_PLL_DIG_HPM_BUMP_HPM_VCM_CAL_MASK)</span></div><div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga8a18f081520fa701e6da897c2af12a4c"> 8983</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX_MASK (0x300U)</span></div><div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga8d5ca9435a9dcdb0d998ad472608d559"> 8984</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX_SHIFT (8U)</span></div><div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaeb5166c14d77129b1fa2e491b918b85f"> 8985</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX_SHIFT)) &amp; XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_TX_MASK)</span></div><div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4bdc61f49593aaf3e418573f50ec8c96"> 8986</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL_MASK (0x3000U)</span></div><div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga05a34c47f39b1139dc96f621b5ea42e1"> 8987</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL_SHIFT (12U)</span></div><div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga7e9e5d7ee4d429230fd2dc33c8195f63"> 8988</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL_SHIFT)) &amp; XCVR_PLL_DIG_HPM_BUMP_HPM_FDB_RES_CAL_MASK)</span></div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;</div><div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga5b15e6615f3f4ddf9c57e4bda48556bf"> 8991</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL_MASK (0x1FFFU)</span></div><div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga309979c4a09fd5232e7fa4636520b425"> 8992</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL_SHIFT (0U)</span></div><div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4837ed7beb1208d26a212fb810796aab"> 8993</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL_SHIFT)) &amp; XCVR_PLL_DIG_MOD_CTRL_MODULATION_WORD_MANUAL_MASK)</span></div><div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad0914cf7bb570694385e4d44fa6b8530"> 8994</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE_MASK   (0x8000U)</span></div><div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gabbc74d281cba43d5214ca6e0e70791ac"> 8995</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE_SHIFT  (15U)</span></div><div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae862fd12ed397956fcd9b2044a27a997"> 8996</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_MOD_CTRL_MOD_DISABLE_MASK)</span></div><div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga856f7ea21ac351be5d0e2575d418fda0"> 8997</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL_MASK (0xFF0000U)</span></div><div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga9b82ca23f09e69d501e06657acd66301"> 8998</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL_SHIFT (16U)</span></div><div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga63ebabb5022d5b98054ea0c7aaec95db"> 8999</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL_SHIFT)) &amp; XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_MANUAL_MASK)</span></div><div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gabef223492c83b1696af6164ced58a6dd"> 9000</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE_MASK (0x8000000U)</span></div><div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga3d0453ad3097b8122687fe32ac9b9e93"> 9001</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE_SHIFT (27U)</span></div><div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga285c2bfe1353a3431b0d6ce14806345a"> 9002</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_MOD_CTRL_HPM_MOD_DISABLE_MASK)</span></div><div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga17f8857364026ba17653125c6c75c5f0"> 9003</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL_MASK (0x30000000U)</span></div><div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga05a022c05493b28fe51f1cbf44ecf76b"> 9004</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL_SHIFT (28U)</span></div><div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga39fc334f9d4b1bf26ec80d3bc4d7bf83"> 9005</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL_SHIFT)) &amp; XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_MANUAL_MASK)</span></div><div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gac0d41b55a1c19c338f4a5aca65c0ff15"> 9006</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE_MASK (0x80000000U)</span></div><div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga585ccb8114bb53a14fc7c16e94e3bd33"> 9007</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE_SHIFT (31U)</span></div><div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaf5af98366af44445f487361767b7e5e4"> 9008</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_MOD_CTRL_HPM_SDM_OUT_DISABLE_MASK)</span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;</div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga940c5a5f27aa119c4e2d9b3af1229b78"> 9011</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM_MASK   (0x7FU)</span></div><div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gafa9e369102bb66d2c91c7ed40a561703"> 9012</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM_SHIFT  (0U)</span></div><div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga99d595b40c09f185e0314b482de39c30"> 9013</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM_SHIFT)) &amp; XCVR_PLL_DIG_CHAN_MAP_CHANNEL_NUM_MASK)</span></div><div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga05bad3e01f9b18426f371df4b6f2a86f"> 9014</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_BOC_MASK           (0x100U)</span></div><div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga23230a3f645049f967b69dea751ccb6a"> 9015</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_BOC_SHIFT          (8U)</span></div><div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga347c3212dad4067c17960e405a742688"> 9016</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_BOC(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CHAN_MAP_BOC_SHIFT)) &amp; XCVR_PLL_DIG_CHAN_MAP_BOC_MASK)</span></div><div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad95d34332fa47c7814a3f600cf6963e4"> 9017</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_BMR_MASK           (0x200U)</span></div><div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gab112bac36e8ef23f94b66efcc69a10e1"> 9018</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_BMR_SHIFT          (9U)</span></div><div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga1d38fb2bf0c2027a671d75352d786f6d"> 9019</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_BMR(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CHAN_MAP_BMR_SHIFT)) &amp; XCVR_PLL_DIG_CHAN_MAP_BMR_MASK)</span></div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga2175e95649cc1b67bafbe90d9387bd74"> 9020</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_ZOC_MASK           (0x400U)</span></div><div class="line"><a name="l09021"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga33db620732e3f97d46c972c0fdd7f662"> 9021</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_ZOC_SHIFT          (10U)</span></div><div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga19761788d7d40f1452620d12326fa158"> 9022</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CHAN_MAP_ZOC(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CHAN_MAP_ZOC_SHIFT)) &amp; XCVR_PLL_DIG_CHAN_MAP_ZOC_MASK)</span></div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;</div><div class="line"><a name="l09025"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad82bbfef84c312703da0992f32f401f5"> 9025</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL_MASK    (0x1U)</span></div><div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga7069d1070e1172cdd456d97267d78388"> 9026</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL_SHIFT   (0U)</span></div><div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaef5b60bda0159ca57940100ca4250b30"> 9027</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_CT_FAIL_MASK)</span></div><div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga1ab17035219d8049c981f9605c5dc744"> 9028</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CTFF_MASK       (0x2U)</span></div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga363d09f509661ca1634851ca3f936997"> 9029</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CTFF_SHIFT      (1U)</span></div><div class="line"><a name="l09030"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga9dd57ea96ee9f816415617d52f59e3d1"> 9030</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CTFF(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_CTFF_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_CTFF_MASK)</span></div><div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga96d3293edd26edb07ff6b73c2eca3b48"> 9031</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL_MASK    (0x4U)</span></div><div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0237c94e6f40657a04a705c4848ef427"> 9032</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL_SHIFT   (2U)</span></div><div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga53aafa446b01ec9a0d2f9180f5898521"> 9033</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_CS_FAIL_MASK)</span></div><div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga3a071956167005896354a5ddf9276f41"> 9034</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CSFF_MASK       (0x8U)</span></div><div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0cf59332379a5fd1817be25756e88b0e"> 9035</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CSFF_SHIFT      (3U)</span></div><div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae11cf3b2bb891dcf28fae476a813765b"> 9036</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CSFF(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_CSFF_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_CSFF_MASK)</span></div><div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gadf6f939b6101e23645c1623a9eeea321"> 9037</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL_MASK    (0x10U)</span></div><div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaf750159a625cf19c915215b759999540"> 9038</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL_SHIFT   (4U)</span></div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gabcd097fa0eefd694e63864dcfce4af58"> 9039</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_FT_FAIL_MASK)</span></div><div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gac4ca0bdb1506a66578e268477f0202e7"> 9040</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTFF_MASK       (0x20U)</span></div><div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga326fd33f90ffafc40a83518d0b396525"> 9041</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTFF_SHIFT      (5U)</span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga5426d5ef8c6231968e2ee8b95d58824d"> 9042</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTFF(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_FTFF_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_FTFF_MASK)</span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga157e7f8bf10790665286c267ce668935"> 9043</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_TAFF_MASK       (0x80U)</span></div><div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad09235bc1b0f02ef161e0c57319fb23e"> 9044</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_TAFF_SHIFT      (7U)</span></div><div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga2fd11a8eda2d40c2329cb4ea9873a3f9"> 9045</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_TAFF(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_TAFF_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_TAFF_MASK)</span></div><div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga5026c73c1431d2a3307fd27b0e7c7bd9"> 9046</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV_MASK (0xF00U)</span></div><div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad792d7c9cf656a15a0742c766b998d63"> 9047</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV_SHIFT (8U)</span></div><div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga627794dca4fb6e8432077293797f7eb6"> 9048</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_CTUNE_LDF_LEV_MASK)</span></div><div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaca1af456dfbbe1449d9438e73ee4ed8c"> 9049</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH_MASK (0x3F000U)</span></div><div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga2e133682757528aefd79d7d295ddf139"> 9050</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH_SHIFT (12U)</span></div><div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gada736e7f1ae51fc362d0fd7ab735c5d4"> 9051</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_FTF_RX_THRSH_MASK)</span></div><div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga93fb987f80167492eab2d03d5960efd6"> 9052</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTW_RX_MASK     (0x80000U)</span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga5d4e57b74631521c1d5b8b3f0ff5cd77"> 9053</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTW_RX_SHIFT    (19U)</span></div><div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gace0a5c170671453b5ecf9db25d6b6bb0"> 9054</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTW_RX(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_FTW_RX_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_FTW_RX_MASK)</span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga710db934b5a700885bc9da4b38c7de76"> 9055</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH_MASK (0x3F00000U)</span></div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga6d4222ee060ef7b369437509571fdbc2"> 9056</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH_SHIFT (20U)</span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga7a36926173e920bd0280ea90d8447755"> 9057</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_FTF_TX_THRSH_MASK)</span></div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga5837ef8765aaa0e54e91bfd42170c445"> 9058</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTW_TX_MASK     (0x8000000U)</span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga666922e2dbd5be2cf29ae6b1d28990fb"> 9059</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTW_TX_SHIFT    (27U)</span></div><div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0f7b3dd82c3d9014beca513fd9b70a6c"> 9060</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FTW_TX(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_FTW_TX_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_FTW_TX_MASK)</span></div><div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae00f55db55263a16ab8e88755d5e78ce"> 9061</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO_MASK (0x10000000U)</span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga9b1da68a3ebd53d1df7257fac6212e48"> 9062</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO_SHIFT (28U)</span></div><div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0a0a6195bb85c07311f430a7b9a5c8c3"> 9063</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_GO_MASK)</span></div><div class="line"><a name="l09064"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gadc92c99a3c8f57ac51c701783caeb85b"> 9064</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED_MASK (0x20000000U)</span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaed7f2ed6b890ef313e9af4bdc91e271f"> 9065</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED_SHIFT (29U)</span></div><div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0330919686453d798994dcd8dae31e4a"> 9066</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_FINISHED_MASK)</span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga956530854d467a738fd00ceffddce590"> 9067</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME_MASK (0xC0000000U)</span></div><div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga884040786b687f27023b29bb44634948"> 9068</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME_SHIFT (30U)</span></div><div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4d2f9a785e856206f6f95228e53771d2"> 9069</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME_SHIFT)) &amp; XCVR_PLL_DIG_LOCK_DETECT_FREQ_COUNT_TIME_MASK)</span></div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;</div><div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gabde40ca593a1144761653ca9d3adac5a"> 9072</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL_MASK (0x3FFU)</span></div><div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0d0725cfdad654f28e4c8f576b6d6e45"> 9073</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL_SHIFT (0U)</span></div><div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga73d519e8313cbc33fd8b1bf45226a2c2"> 9074</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_MANUAL_MASK)</span></div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad7e793697f36179b551a0ba2f391e334"> 9075</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPFF_MASK          (0x2000U)</span></div><div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga6f3e609e65a4ab2619959e1ff2f69364"> 9076</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPFF_SHIFT         (13U)</span></div><div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gabc8ad377da07d34729ea441e5dafda77"> 9077</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPFF(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPFF_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPFF_MASK)</span></div><div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga5c116aa71b1b6fd4acf2f091363f4882"> 9078</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT_MASK (0x4000U)</span></div><div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga84aeabae713e051b7201dff4c94ca4c7"> 9079</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT_SHIFT (14U)</span></div><div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga2f363b2af19061d67a7cc51aa1d62e71"> 9080</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_OUT_INVERT_MASK)</span></div><div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaae32db9535cee3e17b8a7779ef574215"> 9081</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE_MASK (0x8000U)</span></div><div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga3ff3af2945962a3203f55f93140064ed"> 9082</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE_SHIFT (15U)</span></div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga87b1d5d97f138dddee8075fdd219983e"> 9083</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_SDM_IN_DISABLE_MASK)</span></div><div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad7dcae4878264f63c25043a75c650025"> 9084</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE_MASK (0x70000U)</span></div><div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga393adcd9f834751f7214bcfabf42b3f6"> 9085</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE_SHIFT (16U)</span></div><div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga8b4e234d5f060933300e54655452ebf5"> 9086</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_LFSR_SIZE_MASK)</span></div><div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga213f48d5380e4bddafc1e0e05cbb6130"> 9087</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL_MASK   (0x100000U)</span></div><div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae90cabf9f2dd68ca59f7229e74013028"> 9088</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL_SHIFT  (20U)</span></div><div class="line"><a name="l09089"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga85c4bf6d12788b83505e66a003d8fafb"> 9089</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_SCL_MASK)</span></div><div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gace739fbe4ca94f527449a0acf3eb7bfb"> 9090</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN_MASK    (0x800000U)</span></div><div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga5c7679813a08cd1a0028d904c583f3a8"> 9091</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN_SHIFT   (23U)</span></div><div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga225238ec2c02635ca73d837f27454d4c"> 9092</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_DTH_EN_MASK)</span></div><div class="line"><a name="l09093"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaeed57bd437585be7bf9a22dd597efbd1"> 9093</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE_MASK (0x3000000U)</span></div><div class="line"><a name="l09094"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae7aa38e079a6e07899ddc778daad7161"> 9094</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE_SHIFT (24U)</span></div><div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga25c8d91e5ba18678a3e12f6ab44027c0"> 9095</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_SCALE_MASK)</span></div><div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad3226ffdd7388a300ddf338066338fd1"> 9096</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT_MASK (0x8000000U)</span></div><div class="line"><a name="l09097"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga442cb070b52bd52d013a8c2cc0f6df9c"> 9097</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT_SHIFT (27U)</span></div><div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad81a645c471c93806195eb4d1bda3b9f"> 9098</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_INTEGER_INVERT_MASK)</span></div><div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga21517734f5dd4f7bde2c0bafe8c320ea"> 9099</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT_MASK (0x10000000U)</span></div><div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga17f977c16795d7b1dae4e50881e2d8a5"> 9100</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT_SHIFT (28U)</span></div><div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga76999a6ab1043a65fcd24f37b5997e84"> 9101</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_CAL_INVERT_MASK)</span></div><div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaeb1c7eeb6f17ad9b2abf18b1faedbb34"> 9102</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT_MASK (0x80000000U)</span></div><div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae2513fc162bd2a0f4d0e4f79ab092ab1"> 9103</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT_SHIFT (31U)</span></div><div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gac9c2172f577406a7e18c4dc3549ecd3e"> 9104</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CTRL_HPM_MOD_IN_INVERT_MASK)</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;</div><div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga475423be090479c1a47ac181d90f5e23"> 9107</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MASK (0x1FFFU)</span></div><div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad7a3d26c67da7724a6ab90134da34eb0"> 9108</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_SHIFT (0U)</span></div><div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga01e55d768ca56fb243aca46e4184e7f1"> 9109</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_SHIFT)) &amp; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MASK)</span></div><div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga1686bdd2ce1aa63b20a85f9c5fd595a8"> 9110</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED_MASK (0x2000U)</span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad785d80bff8f03bb0c68beaa68bb6499"> 9111</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED_SHIFT (13U)</span></div><div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga405fc03c02553799f6f9b32c4c97031a"> 9112</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED_SHIFT)) &amp; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_NOT_BUMPED_MASK)</span></div><div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gafe50cb02251d2934b65ae4ea415b31c0"> 9113</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE_MASK (0x4000U)</span></div><div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad583e10680971a019ab57dc3672fdda5"> 9114</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE_SHIFT (14U)</span></div><div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae5d830300b065a47d92da7bbb4280c31"> 9115</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE_SHIFT)) &amp; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_COUNT_SCALE_MASK)</span></div><div class="line"><a name="l09116"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gac42c8f891897e3b8eb98c76e477b5c31"> 9116</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE_MASK (0x8000U)</span></div><div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad289f36aded9c48da420563c6023c5c3"> 9117</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE_SHIFT (15U)</span></div><div class="line"><a name="l09118"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaafdf58dd91495b2d7db121af0d05d224"> 9118</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_HPMCAL_CTRL_HP_CAL_DISABLE_MASK)</span></div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga1fa17e3a83072513531c44327e172a82"> 9119</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL_MASK (0x1FFF0000U)</span></div><div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga660c255f8ab9f7ffe7add28a5e885352"> 9120</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL_SHIFT (16U)</span></div><div class="line"><a name="l09121"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga69b71fece56b4c9a96d20bfd5cb29308"> 9121</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL_SHIFT)) &amp; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_FACTOR_MANUAL_MASK)</span></div><div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga89943bdbe1800ad46221ada9a14588e7"> 9122</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE_MASK (0x40000000U)</span></div><div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga9ff54bf8db5b12408e3bf448b932d32e"> 9123</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE_SHIFT (30U)</span></div><div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae6cceb4dd7815fe86ae3c28eb174ab48"> 9124</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE_SHIFT)) &amp; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_ARRAY_SIZE_MASK)</span></div><div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga7329dcd572a62c4bebe27ff27bc3b2bf"> 9125</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME_MASK (0x80000000U)</span></div><div class="line"><a name="l09126"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad11ae3a95d44ee8c5a51b5a120821292"> 9126</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME_SHIFT (31U)</span></div><div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4e8650ae9233ba171df4842f0aa53e32"> 9127</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME_SHIFT)) &amp; XCVR_PLL_DIG_HPMCAL_CTRL_HPM_CAL_TIME_MASK)</span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;</div><div class="line"><a name="l09130"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaed417fc7b4f302e8e5fe49d597a3ee7f"> 9130</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1_MASK   (0x7FFFFU)</span></div><div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga82309006f23bafeaf4238aea525d52f1"> 9131</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1_SHIFT  (0U)</span></div><div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaf0a513b1cdd51d5f49e6c52a8ae51883"> 9132</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CAL1_HPM_COUNT_1_MASK)</span></div><div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaf259b737161c327ac003c7feeb5db367"> 9133</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_CS_WT_MASK         (0x700000U)</span></div><div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga23fa2735ea63efcd6234352026dce1ff"> 9134</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_CS_WT_SHIFT        (20U)</span></div><div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga006f5e7902eb8071a04334dddbd155d3"> 9135</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_CS_WT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CAL1_CS_WT_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CAL1_CS_WT_MASK)</span></div><div class="line"><a name="l09136"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa6efdd1b47bc40d46ff129a2ad8b5a9f"> 9136</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_CS_FW_MASK         (0x7000000U)</span></div><div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga2578ce7545ac8a12eb450780c5fc0cd3"> 9137</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_CS_FW_SHIFT        (24U)</span></div><div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga528ecadc106df7a3834845bb30cbea97"> 9138</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_CS_FW(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CAL1_CS_FW_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CAL1_CS_FW_MASK)</span></div><div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4439f3a0b1576d6b595ac3a310881f81"> 9139</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_CS_FCNT_MASK       (0xF0000000U)</span></div><div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga82991535ac61a66f63168931b0fd169a"> 9140</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_CS_FCNT_SHIFT      (28U)</span></div><div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga3876c3635ac3799c53e5e4c1d6efe9e9"> 9141</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL1_CS_FCNT(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CAL1_CS_FCNT_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CAL1_CS_FCNT_MASK)</span></div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;</div><div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0e5e8cd03bb16219f41633b0afaebab0"> 9144</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2_MASK   (0x7FFFFU)</span></div><div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gadfd2654a306cfa0941f887b9d6facad7"> 9145</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2_SHIFT  (0U)</span></div><div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga83bc9900644b0f50100c2b2f71349d05"> 9146</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CAL2_HPM_COUNT_2_MASK)</span></div><div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga02175fc509075d1c669a3f5aea22e8f8"> 9147</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL2_CS_RC_MASK         (0x100000U)</span></div><div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga76a1b18e20f7bfe426f3c8d988ff74bd"> 9148</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL2_CS_RC_SHIFT        (20U)</span></div><div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa7e7578aab6b568a7ea9e82a50ed3e08"> 9149</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL2_CS_RC(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CAL2_CS_RC_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CAL2_CS_RC_MASK)</span></div><div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4c3d333327a7c6f61cea969012cad47d"> 9150</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL2_CS_FT_MASK         (0x1F000000U)</span></div><div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gabc579c2252af1426ee24c5f815b49250"> 9151</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL2_CS_FT_SHIFT        (24U)</span></div><div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga522c9a0537416e28687881c3a7a1793a"> 9152</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_CAL2_CS_FT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_CAL2_CS_FT_SHIFT)) &amp; XCVR_PLL_DIG_HPM_CAL2_CS_FT_MASK)</span></div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;</div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga82552702e4e9ec3ae42041053755885c"> 9155</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED_MASK (0x3FFU)</span></div><div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga74118036b206a9ccdb7919cc467c91be"> 9156</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED_SHIFT (0U)</span></div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gadffab65b8f44fb1ceb521db142a8ef96"> 9157</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED_SHIFT)) &amp; XCVR_PLL_DIG_HPM_SDM_RES_HPM_NUM_SELECTED_MASK)</span></div><div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa974afd7c50caa5f4d87490ea5d2d9ce"> 9158</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM_MASK  (0x3FF0000U)</span></div><div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga3f10844bc92b4c5ab51686d42bdafbe1"> 9159</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM_SHIFT (16U)</span></div><div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga83de12f265001e3c139a22f87310d3d4"> 9160</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM_SHIFT)) &amp; XCVR_PLL_DIG_HPM_SDM_RES_HPM_DENOM_MASK)</span></div><div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga27422ff3fee47231f90cacbb4505a74e"> 9161</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST_MASK (0xF0000000U)</span></div><div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae6982c58f9eeed851136698975b0df47"> 9162</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST_SHIFT (28U)</span></div><div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga75adb0b796106f36d0b14860cbc632ce"> 9163</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST_SHIFT)) &amp; XCVR_PLL_DIG_HPM_SDM_RES_HPM_COUNT_ADJUST_MASK)</span></div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;</div><div class="line"><a name="l09166"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga32d5c14e77f2d445bb1668c274c53d2b"> 9166</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL_MASK (0x3FU)</span></div><div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gac43906ad4fcdd4f5d6142c573a18acd4"> 9167</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL_SHIFT (0U)</span></div><div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gabeb63ca914347b141337bd37acf3e788"> 9168</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_PLL_LD_MANUAL_MASK)</span></div><div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gac07c53623e17a71ad9bd8fb9c9c3f8c1"> 9169</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE_MASK (0x800U)</span></div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga619408cc4e565a9e61a7651e07df3323"> 9170</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE_SHIFT (11U)</span></div><div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga2ebc729de0c1c276ea59a57c12ee5811"> 9171</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_PLL_LD_DISABLE_MASK)</span></div><div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa9bc4a575a068e36a6b0aa31d0f4f781"> 9172</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPFF_MASK          (0x2000U)</span></div><div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga95f51b49977eb9508c926a1aa6a9dfa6"> 9173</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPFF_SHIFT         (13U)</span></div><div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga1c258f11879befe27063b4e01d9f98b4"> 9174</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPFF(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_LPFF_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_LPFF_MASK)</span></div><div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga9b81044419d64e7a44f4807ab85f7799"> 9175</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV_MASK   (0x4000U)</span></div><div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga07c5fbd8fa9173e661b8c8e290223de8"> 9176</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV_SHIFT  (14U)</span></div><div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gab5fe85ccef969f8b2d1b5c09d8fa60fc"> 9177</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_INV_MASK)</span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga25c291e400fa50ed4b859aa553ec80e1"> 9178</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE_MASK   (0x8000U)</span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga2fde373ba914d058d57e353238688a59"> 9179</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE_SHIFT  (15U)</span></div><div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga63be2561f8a6fd1cbadcd66064d9fccd"> 9180</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_LPM_DISABLE_MASK)</span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae5c34e15eacd12872b446743dabeac20"> 9181</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL_MASK   (0xF0000U)</span></div><div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaac98459b480a98f75b117bfe4ded1fe2"> 9182</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL_SHIFT  (16U)</span></div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaaf6bd63f3ccdc4905341007a080248ce"> 9183</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_LPM_DTH_SCL_MASK)</span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga69a9f09e85e5ac82ea155f5b6665a52a"> 9184</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL_MASK    (0x400000U)</span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga19c3640d72c31bbff1e927b0815fbe10"> 9185</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL_SHIFT   (22U)</span></div><div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga767231829eaade3575011ca84fd1bac4"> 9186</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_LPM_D_CTRL_MASK)</span></div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad63b200395455688e6f7468177be3ea3"> 9187</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD_MASK    (0x800000U)</span></div><div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga6a1c687140f2e3a27f1402f86ca4ec42"> 9188</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD_SHIFT   (23U)</span></div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga20957d9e9f641918386221758dd0a379"> 9189</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_LPM_D_OVRD_MASK)</span></div><div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaf06c8535902caad47b12edc42bc7aa85"> 9190</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE_MASK     (0xF000000U)</span></div><div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa327f7a0889566197e38f3e1ab859539"> 9191</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE_SHIFT    (24U)</span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae0e5579ee319e4f9eca74813cefce39c"> 9192</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_LPM_SCALE_MASK)</span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga323a630d5f73e1c1d252f6ca35c6d3b9"> 9193</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG_MASK (0x80000000U)</span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga26aedc74cd809c4d0fa717980d3079d9"> 9194</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG_SHIFT (31U)</span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa5f32f14a944b62d9cd8f43f1cbf467e"> 9195</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG_SHIFT)) &amp; XCVR_PLL_DIG_LPM_CTRL_LPM_SDM_USE_NEG_MASK)</span></div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;</div><div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga80e3c8d2287d5c409a17bca7c72941cc"> 9198</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED_MASK (0x7FU)</span></div><div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad0a63e45c73232329819a8aab39735f7"> 9199</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED_SHIFT (0U)</span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gab2d20b287e6f24158e32ad15387dc2e4"> 9200</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED_SHIFT)) &amp; XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SELECTED_MASK)</span></div><div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga2706d221dd277d6ae0058d808143d83e"> 9201</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS_MASK (0x7F00U)</span></div><div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga7fc062eba0ab0045c4713b39118e0c43"> 9202</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS_SHIFT (8U)</span></div><div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4447e49be3e0920124c6c9dc631f37b4"> 9203</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS_SHIFT)) &amp; XCVR_PLL_DIG_LPM_SDM_CTRL1_HPM_ARRAY_BIAS_MASK)</span></div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaae6d6f26413868906b4bb34fadc34db0"> 9204</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_MASK (0x7F0000U)</span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gab8a43bd48a195712e27d08585ce7cd89"> 9205</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SHIFT (16U)</span></div><div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae6a04f95d87696032425f6b7ce002cd3"> 9206</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_SHIFT)) &amp; XCVR_PLL_DIG_LPM_SDM_CTRL1_LPM_INTG_MASK)</span></div><div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga59af85a59555a2b1e87f9b7ea2fd7d77"> 9207</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE_MASK (0x80000000U)</span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga430bc88701649bd970437c09a911334c"> 9208</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE_SHIFT (31U)</span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gacbe4e197fe7505c4261cd7875d727cda"> 9209</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_LPM_SDM_CTRL1_SDM_MAP_DISABLE_MASK)</span></div><div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;</div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa0788cb249c849f1b70f6cb3f60c1869"> 9212</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM_MASK  (0xFFFFFFFU)</span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga666743ec4b6ae7bae81d5b6bb0bfc6b9"> 9213</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM_SHIFT (0U)</span></div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga57f8b0e0fa67f1ebe8f3383835109bbb"> 9214</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM_SHIFT)) &amp; XCVR_PLL_DIG_LPM_SDM_CTRL2_LPM_NUM_MASK)</span></div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;</div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa9c1c1bd4d21e6b570946925b011ad84"> 9217</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM_MASK (0xFFFFFFFU)</span></div><div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga253c9c57c8eed3e2e9b58fe3142e0bcd"> 9218</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM_SHIFT (0U)</span></div><div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga47d3fa83eefc563d9362484a27ba4477"> 9219</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM_SHIFT)) &amp; XCVR_PLL_DIG_LPM_SDM_CTRL3_LPM_DENOM_MASK)</span></div><div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;</div><div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga103d3486eb23a1722dd0fdf64a83aff7"> 9222</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED_MASK (0xFFFFFFFU)</span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga372f41e6a63560d935460256191c06f2"> 9223</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED_SHIFT (0U)</span></div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gab7bf6938102933c836fb3236354c8777"> 9224</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED_SHIFT)) &amp; XCVR_PLL_DIG_LPM_SDM_RES1_LPM_NUM_SELECTED_MASK)</span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;</div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaae1d88c06bb515b3398ca42b7ba0e9ab"> 9227</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED_MASK (0xFFFFFFFU)</span></div><div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga873cb081fcbbd33bfc38f6374371cc03"> 9228</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED_SHIFT (0U)</span></div><div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga7c9843804f67e276ea293decf0b033fd"> 9229</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED_SHIFT)) &amp; XCVR_PLL_DIG_LPM_SDM_RES2_LPM_DENOM_SELECTED_MASK)</span></div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;</div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga6da3742fad4512df6072c6b5c136d82c"> 9232</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY_MASK (0xFU)</span></div><div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga95bc104ae399cf956e6ec7f5eecf7e09"> 9233</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY_SHIFT (0U)</span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga470ce86045f85f5d66e3ab9b9a1bcb67"> 9234</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY_SHIFT)) &amp; XCVR_PLL_DIG_DELAY_MATCH_LPM_SDM_DELAY_MASK)</span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga96ebc3407b1275c8f6eb731b2f224faa"> 9235</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY_MASK (0xF00U)</span></div><div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga52cb6bb8777a0b913b8cde1f41bcf6dc"> 9236</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY_SHIFT (8U)</span></div><div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0c89f221cb8c7bf3879f8aefb9202cf2"> 9237</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY_SHIFT)) &amp; XCVR_PLL_DIG_DELAY_MATCH_HPM_SDM_DELAY_MASK)</span></div><div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga1f3f188d994bb1ed7ec0be002fbff630"> 9238</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY_MASK (0xF0000U)</span></div><div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4035b48cd9239567534fd7ff4fd5a7f8"> 9239</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY_SHIFT (16U)</span></div><div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga5a280a20e7c20351e3f9504bb99fdcc9"> 9240</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY_SHIFT)) &amp; XCVR_PLL_DIG_DELAY_MATCH_HPM_INTEGER_DELAY_MASK)</span></div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;</div><div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga5e143bff03becf7724cdec6e51d1e274"> 9243</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL_MASK (0xFFFU)</span></div><div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga88d10e3487c78f3e2707a56e1e39d7cb"> 9244</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL_SHIFT (0U)</span></div><div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gab21db194b52e0a93576acd6af53bb7eb"> 9245</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_MANUAL_MASK)</span></div><div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga56d93ab779454efd5b59af27edd4be97"> 9246</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE_MASK (0x8000U)</span></div><div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga20f71b4f272d5b404a69594ea75a5adb"> 9247</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE_SHIFT (15U)</span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gac97c350db46e891924d0dfad710ac06d"> 9248</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_TARGET_DISABLE_MASK)</span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga18b2eec9511a60840df4a2f184ae2c7d"> 9249</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST_MASK (0xF0000U)</span></div><div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga701e9bf8e37b15b0db5a139f2906ee42"> 9250</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST_SHIFT (16U)</span></div><div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae4cfc90045633aca1608118c74040d3f"> 9251</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_ADJUST_MASK)</span></div><div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga3db31e17291af2c3b9c5423a6f20d93e"> 9252</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL_MASK (0x7F000000U)</span></div><div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga714080ff2242d54563948d0c8130f787"> 9253</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL_SHIFT (24U)</span></div><div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga02d70099690e61253c3002fc0c5d747a"> 9254</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_MANUAL_MASK)</span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga96e65844f0ce33204258d87690ab4334"> 9255</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE_MASK (0x80000000U)</span></div><div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga301b3040a7d841a2f0ef77e893cb0211"> 9256</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE_SHIFT (31U)</span></div><div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gadfa2c5aeea72a915a6365cf412c344e5"> 9257</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CTRL_CTUNE_DISABLE_MASK)</span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;</div><div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga058f20f92c935d72c43c821af1da97d8"> 9260</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6_MASK (0x1FFFU)</span></div><div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaad09ad89062606a2c51c543737b606bc"> 9261</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6_SHIFT (0U)</span></div><div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaf6bde3cab5ab9ee75f3ce05482c72cf0"> 9262</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CNT6_CTUNE_COUNT_6_MASK)</span></div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;</div><div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa1ff744ad3864dab3f79f6ed1a224350"> 9265</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4_MASK (0x1FFFU)</span></div><div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga8088af808574070e9a2bd6c72a65d815"> 9266</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4_SHIFT (0U)</span></div><div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga1be2358a3e795ae86af692de054da748"> 9267</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_4_MASK)</span></div><div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gad23d0957b8ea3db319effec85f015ccb"> 9268</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5_MASK (0x1FFF0000U)</span></div><div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga09e1d610a2f154454a8a542a418de7b5"> 9269</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5_SHIFT (16U)</span></div><div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga837433e2facaf4226fa7f5b3b90f8ec1"> 9270</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CNT5_4_CTUNE_COUNT_5_MASK)</span></div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;</div><div class="line"><a name="l09273"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaca7383d9fa8b1ac66c1a8e22f7650009"> 9273</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2_MASK (0x1FFFU)</span></div><div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae64ec1e905cbdc2201c042c4d9faf49c"> 9274</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2_SHIFT (0U)</span></div><div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0d975d39ec3aca86cda7f811f4154e4d"> 9275</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_2_MASK)</span></div><div class="line"><a name="l09276"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga8f05fd7fc048b549ff9a6361cc4876b9"> 9276</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3_MASK (0x1FFF0000U)</span></div><div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gab6bed050925f16c9aace82a8ff967df2"> 9277</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3_SHIFT (16U)</span></div><div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gacd28e31320c2f47c6207973cce57e73b"> 9278</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CNT3_2_CTUNE_COUNT_3_MASK)</span></div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;</div><div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaff6b1504e8ab9343b52437ff4756f459"> 9281</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0_MASK (0x1FFFU)</span></div><div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gadb46b11bbe1357e521a0605b939dc01c"> 9282</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0_SHIFT (0U)</span></div><div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4a5a45a8083027faef02221036d3cc72"> 9283</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_0_MASK)</span></div><div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gae2e9013bd961494e9fd630b4998eabbe"> 9284</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1_MASK (0x1FFF0000U)</span></div><div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga732efc25fe5353eb19be491cd5502e83"> 9285</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1_SHIFT (16U)</span></div><div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga0bacfe9b796d7d9c5d2f07c87f7a0652"> 9286</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_CNT1_0_CTUNE_COUNT_1_MASK)</span></div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;</div><div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga1a7f68e08ac404b02d2d6e2fd2709efd"> 9289</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED_MASK (0x7FU)</span></div><div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga599ec1308618e87dd00cb14125f0a6ec"> 9290</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED_SHIFT (0U)</span></div><div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga09511b416643a78efdd1fe1ea58b17db"> 9291</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_RES_CTUNE_SELECTED_MASK)</span></div><div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga79f9bdfef1a6e954a88edda55607a71c"> 9292</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF_MASK (0xFF00U)</span></div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga4e4d8cce31c5edb5cf869ccf7e94b4eb"> 9293</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF_SHIFT (8U)</span></div><div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#gaa205099dbf92a4258cc6234e9c9b6775"> 9294</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_RES_CTUNE_BEST_DIFF_MASK)</span></div><div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga56095fba569e6bc7a2283bbd94af192f"> 9295</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED_MASK (0xFFF0000U)</span></div><div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga64e298e2705f0f8e11ef85fa4fa6ad18"> 9296</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED_SHIFT (16U)</span></div><div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga81af441dcfb4dca3a376013456a064e3"> 9297</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED_SHIFT)) &amp; XCVR_PLL_DIG_CTUNE_RES_CTUNE_FREQ_SELECTED_MASK)</span></div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;</div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160; <span class="comment">/* end of group XCVR_PLL_DIG_Register_Masks */</span></div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;</div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;</div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="comment">/* XCVR_PLL_DIG - Peripheral instance base addresses */</span></div><div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga3c6a97ecc466fe3226845b1e7f9a87df"> 9307</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_BASE                        (0x4005C224u)</span></div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;</div><div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga416959cec139121580a9d7e6918dba20"> 9309</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG                             ((XCVR_PLL_DIG_Type *)XCVR_PLL_DIG_BASE)</span></div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;</div><div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga82f243470f581bc2482d491c90fe676f"> 9311</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_BASE_ADDRS                  { XCVR_PLL_DIG_BASE }</span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;</div><div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group___x_c_v_r___p_l_l___d_i_g___register___masks.html#ga839a9d9b169649baec78ba8d6dea1212"> 9313</a></span>&#160;<span class="preprocessor">#define XCVR_PLL_DIG_BASE_PTRS                   { XCVR_PLL_DIG }</span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160; <span class="comment">/* end of group XCVR_PLL_DIG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;</div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;</div><div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;<span class="comment">   -- XCVR_RX_DIG Peripheral Access Layer</span></div><div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;</div><div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="struct_x_c_v_r___r_x___d_i_g___type.html"> 9330</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09331"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5713fa3e7b4122ff1044cf65eaaada14"> 9331</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5713fa3e7b4122ff1044cf65eaaada14">RX_DIG_CTRL</a>;                       </div><div class="line"><a name="l09332"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37937349dfc11724ac88793ac806583e"> 9332</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37937349dfc11724ac88793ac806583e">AGC_CTRL_0</a>;                        </div><div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c8482ac8cc4434b966119289b7f6d46"> 9333</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c8482ac8cc4434b966119289b7f6d46">AGC_CTRL_1</a>;                        </div><div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab584e916fc24f71277dcaba4b35dbadb"> 9334</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab584e916fc24f71277dcaba4b35dbadb">AGC_CTRL_2</a>;                        </div><div class="line"><a name="l09335"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf334e262746cc7d883ad625d986ec28f"> 9335</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf334e262746cc7d883ad625d986ec28f">AGC_CTRL_3</a>;                        </div><div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cefb9eac54a96c84312a8b9ed3d216f"> 9336</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cefb9eac54a96c84312a8b9ed3d216f">AGC_STAT</a>;                          </div><div class="line"><a name="l09337"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga03b500a9dd1b85aa33f0b453faa0d832"> 9337</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga03b500a9dd1b85aa33f0b453faa0d832">RSSI_CTRL_0</a>;                       </div><div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga542d0d5112be4346a3a5145e7b365dca"> 9338</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga542d0d5112be4346a3a5145e7b365dca">RSSI_CTRL_1</a>;                       </div><div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga35ad91e4db1da96a576f06be75f3d3d3"> 9339</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga35ad91e4db1da96a576f06be75f3d3d3">RSSI_DFT</a>;                          </div><div class="line"><a name="l09340"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1a59e2706e8c6717aa0baa159548324e"> 9340</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1a59e2706e8c6717aa0baa159548324e">DCOC_CTRL_0</a>;                       </div><div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae854da6335646d50cb4473c71f167421"> 9341</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae854da6335646d50cb4473c71f167421">DCOC_CTRL_1</a>;                       </div><div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ca939a066697015ca588c5da94dad9d"> 9342</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ca939a066697015ca588c5da94dad9d">DCOC_DAC_INIT</a>;                     </div><div class="line"><a name="l09343"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad80263ebb213df63fa111d5b8a711dbd"> 9343</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad80263ebb213df63fa111d5b8a711dbd">DCOC_DIG_MAN</a>;                      </div><div class="line"><a name="l09344"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7f6cce946c1e1f56e0f094b3b46a2961"> 9344</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7f6cce946c1e1f56e0f094b3b46a2961">DCOC_CAL_GAIN</a>;                     </div><div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga785d8520af0ae035c2e76c881112e9ac"> 9345</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga785d8520af0ae035c2e76c881112e9ac">DCOC_STAT</a>;                         </div><div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga632fa880d2d1dec5b8a52d90760e13f2"> 9346</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga632fa880d2d1dec5b8a52d90760e13f2">DCOC_DC_EST</a>;                       </div><div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafb017081073fd6b98471c7cacee6e36d"> 9347</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafb017081073fd6b98471c7cacee6e36d">DCOC_CAL_RCP</a>;                      </div><div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3"> 9348</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa2f21bf55384fb04899cb213bbee24e"> 9349</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa2f21bf55384fb04899cb213bbee24e">IQMC_CTRL</a>;                         </div><div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ce5e547610ae5a721c2439d5dee1e5b"> 9350</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ce5e547610ae5a721c2439d5dee1e5b">IQMC_CAL</a>;                          </div><div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaea715b1990581a8abb20880e1114273"> 9351</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaea715b1990581a8abb20880e1114273">LNA_GAIN_VAL_3_0</a>;                  </div><div class="line"><a name="l09352"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf19ccf658af276a85d0570251c968925"> 9352</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf19ccf658af276a85d0570251c968925">LNA_GAIN_VAL_7_4</a>;                  </div><div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab97de3df622866927a564b0c9b04f447"> 9353</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab97de3df622866927a564b0c9b04f447">LNA_GAIN_VAL_8</a>;                    </div><div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae28e61cc57013a358e406a1d10d27674"> 9354</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae28e61cc57013a358e406a1d10d27674">BBA_RES_TUNE_VAL_7_0</a>;              </div><div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad563ffaaf699e3ebfcfd022f967e10ca"> 9355</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad563ffaaf699e3ebfcfd022f967e10ca">BBA_RES_TUNE_VAL_10_8</a>;             </div><div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2820b03adb803586616156215cf410f6"> 9356</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2820b03adb803586616156215cf410f6">LNA_GAIN_LIN_VAL_2_0</a>;              </div><div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga95093d4614dc3a6c32305f262f3f3aaa"> 9357</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga95093d4614dc3a6c32305f262f3f3aaa">LNA_GAIN_LIN_VAL_5_3</a>;              </div><div class="line"><a name="l09358"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga989900df8950364a4ab885685ddee947"> 9358</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga989900df8950364a4ab885685ddee947">LNA_GAIN_LIN_VAL_8_6</a>;              </div><div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabff7577c6ebde38d940ff6c797617942"> 9359</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabff7577c6ebde38d940ff6c797617942">LNA_GAIN_LIN_VAL_9</a>;                </div><div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga145587077e83e8adb00e9c66e81cc771"> 9360</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga145587077e83e8adb00e9c66e81cc771">BBA_RES_TUNE_LIN_VAL_3_0</a>;          </div><div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab73f18d71c748538c0fdcf6a9a5682ef"> 9361</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab73f18d71c748538c0fdcf6a9a5682ef">BBA_RES_TUNE_LIN_VAL_7_4</a>;          </div><div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e31e4f003fc35f7a5a3314542377853"> 9362</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e31e4f003fc35f7a5a3314542377853">BBA_RES_TUNE_LIN_VAL_10_8</a>;         </div><div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5d68db1f3966628f7a16b2238864b39c"> 9363</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5d68db1f3966628f7a16b2238864b39c">AGC_GAIN_TBL_03_00</a>;                </div><div class="line"><a name="l09364"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0d786fe85811c7d5c0b96a6f799f9247"> 9364</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0d786fe85811c7d5c0b96a6f799f9247">AGC_GAIN_TBL_07_04</a>;                </div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4f7f07f93219f0ff37acb93e9e7e501"> 9365</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4f7f07f93219f0ff37acb93e9e7e501">AGC_GAIN_TBL_11_08</a>;                </div><div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63a2ddec8d810583d8415108f3f68ec9"> 9366</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63a2ddec8d810583d8415108f3f68ec9">AGC_GAIN_TBL_15_12</a>;                </div><div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga260c16f0ee5ea055bc9c0b29e845288f"> 9367</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga260c16f0ee5ea055bc9c0b29e845288f">AGC_GAIN_TBL_19_16</a>;                </div><div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafdf693c8d54b9cd9643419f0f688409e"> 9368</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafdf693c8d54b9cd9643419f0f688409e">AGC_GAIN_TBL_23_20</a>;                </div><div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga23e2ca5037bbf969dfbf874196bdb98a"> 9369</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga23e2ca5037bbf969dfbf874196bdb98a">AGC_GAIN_TBL_26_24</a>;                </div><div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885"> 9370</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4];</div><div class="line"><a name="l09371"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab32f649f98d49ae97e97e84e20ff1720"> 9371</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_OFFSET[27];                   </div><div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9351985bc2909b346b1e431f69c674d"> 9372</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9351985bc2909b346b1e431f69c674d">DCOC_BBA_STEP</a>;                     </div><div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga13f8d8344be04fabd9b70f41dd5870db"> 9373</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga13f8d8344be04fabd9b70f41dd5870db">DCOC_TZA_STEP_0</a>;                   </div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6275d40c7fa2e978cc73fbe118fc6e16"> 9374</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6275d40c7fa2e978cc73fbe118fc6e16">DCOC_TZA_STEP_1</a>;                   </div><div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa118157263bbb7c2eebf37993c0f724a"> 9375</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa118157263bbb7c2eebf37993c0f724a">DCOC_TZA_STEP_2</a>;                   </div><div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7e8993cab8accca3a3fe4ed2d12015ad"> 9376</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7e8993cab8accca3a3fe4ed2d12015ad">DCOC_TZA_STEP_3</a>;                   </div><div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa3dd76d7f56ff81b1a2502286c9c1dd0"> 9377</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa3dd76d7f56ff81b1a2502286c9c1dd0">DCOC_TZA_STEP_4</a>;                   </div><div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaefd1fa266e3c92058d9c87da56802865"> 9378</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaefd1fa266e3c92058d9c87da56802865">DCOC_TZA_STEP_5</a>;                   </div><div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59d2e74f7fc2ee275f84885c8ab236de"> 9379</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59d2e74f7fc2ee275f84885c8ab236de">DCOC_TZA_STEP_6</a>;                   </div><div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga82c56b576343f5d3e8565166e405eec5"> 9380</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga82c56b576343f5d3e8565166e405eec5">DCOC_TZA_STEP_7</a>;                   </div><div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga711f5d817ba928dcf4f8a85d29f3f77b"> 9381</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga711f5d817ba928dcf4f8a85d29f3f77b">DCOC_TZA_STEP_8</a>;                   </div><div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4e5ff40b9717c07c0e786436ea319758"> 9382</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4e5ff40b9717c07c0e786436ea319758">DCOC_TZA_STEP_9</a>;                   </div><div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5fed285ceff7ba84b0daab4f551ed11e"> 9383</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5fed285ceff7ba84b0daab4f551ed11e">DCOC_TZA_STEP_10</a>;                  </div><div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaffbed8475622aa082c86d2dd7dfdffcc"> 9384</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[44];</div><div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad4f863746549754614bf2610584856c"> 9385</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad4f863746549754614bf2610584856c">DCOC_CAL_ALPHA</a>;                    </div><div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50e894a692d2020d708ad16b06f779d7"> 9386</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50e894a692d2020d708ad16b06f779d7">DCOC_CAL_BETA_Q</a>;                   </div><div class="line"><a name="l09387"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga919f6bc9cac8f7d85e1fdb1c6e86bb13"> 9387</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga919f6bc9cac8f7d85e1fdb1c6e86bb13">DCOC_CAL_BETA_I</a>;                   </div><div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3467a2a02abd1d1d2c9dac24c8524d2a"> 9388</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3467a2a02abd1d1d2c9dac24c8524d2a">DCOC_CAL_GAMMA</a>;                    </div><div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga440f86bf9d447297a4fe5da8597f962e"> 9389</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga440f86bf9d447297a4fe5da8597f962e">DCOC_CAL_IIR</a>;                      </div><div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e4cf360c8569570721315e4ec5efee5"> 9390</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[4];</div><div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb595a183f364425d9a69c94f4426bdd"> 9391</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DCOC_CAL[3];                       </div><div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6ea8e8615e2c3fed17a661c8b53db8a9"> 9392</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4];</div><div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2207e8a2cb8aee67543cc965780a990d"> 9393</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2207e8a2cb8aee67543cc965780a990d">CCA_ED_LQI_CTRL_0</a>;                 </div><div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacdce2e779a82dbb149f10826611bf474"> 9394</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacdce2e779a82dbb149f10826611bf474">CCA_ED_LQI_CTRL_1</a>;                 </div><div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4b68c9ccd7ae7ddb735a781ee627f223"> 9395</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4b68c9ccd7ae7ddb735a781ee627f223">CCA_ED_LQI_STAT_0</a>;                 </div><div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab95a859ed80f2b72b5538bcc1806d924"> 9396</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[4];</div><div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f52b641136ee1dc7cec5771071c0a28"> 9397</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f52b641136ee1dc7cec5771071c0a28">RX_CHF_COEF_0</a>;                     </div><div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaffc4ab3b809213744f8369b9cfe330ed"> 9398</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaffc4ab3b809213744f8369b9cfe330ed">RX_CHF_COEF_1</a>;                     </div><div class="line"><a name="l09399"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8df47f94dec70cde653646c580d26cb0"> 9399</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8df47f94dec70cde653646c580d26cb0">RX_CHF_COEF_2</a>;                     </div><div class="line"><a name="l09400"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga285cfa8eeffbd0a9e9fd974b77a6fee6"> 9400</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga285cfa8eeffbd0a9e9fd974b77a6fee6">RX_CHF_COEF_3</a>;                     </div><div class="line"><a name="l09401"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71e3c74ef3610c97af370c8821e17ac4"> 9401</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71e3c74ef3610c97af370c8821e17ac4">RX_CHF_COEF_4</a>;                     </div><div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf3cb39893eb333c0a141b4a0d0c6f720"> 9402</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf3cb39893eb333c0a141b4a0d0c6f720">RX_CHF_COEF_5</a>;                     </div><div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac070940a839fc92e8e4a8c65a6566cdb"> 9403</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac070940a839fc92e8e4a8c65a6566cdb">RX_CHF_COEF_6</a>;                     </div><div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ddf01471c80eed1dee969688662cdde"> 9404</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ddf01471c80eed1dee969688662cdde">RX_CHF_COEF_7</a>;                     </div><div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1e455bc96e2ff225de3d0f1bf551cb23"> 9405</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1e455bc96e2ff225de3d0f1bf551cb23">RX_CHF_COEF_8</a>;                     </div><div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa6d6b7ad22098a1ccc0ab5ef6cbd9b1d"> 9406</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa6d6b7ad22098a1ccc0ab5ef6cbd9b1d">RX_CHF_COEF_9</a>;                     </div><div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8ccaffaccad65261b389f1249930744"> 9407</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8ccaffaccad65261b389f1249930744">RX_CHF_COEF_10</a>;                    </div><div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac96adb55ff812d1435605705c1d17d86"> 9408</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac96adb55ff812d1435605705c1d17d86">RX_CHF_COEF_11</a>;                    </div><div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaab11611391574fdfaaed26b02292575e"> 9409</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaab11611391574fdfaaed26b02292575e">AGC_MAN_AGC_IDX</a>;                   </div><div class="line"><a name="l09410"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d9bc1706f67a1a4f62e3cca7c1533d8"> 9410</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d9bc1706f67a1a4f62e3cca7c1533d8">DC_RESID_CTRL</a>;                     </div><div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4abb4ab598fbc6f3863cc476bfd1c489"> 9411</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4abb4ab598fbc6f3863cc476bfd1c489">DC_RESID_EST</a>;                      </div><div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d9b05b9a564cf803cbf56a04f19c15d"> 9412</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d9b05b9a564cf803cbf56a04f19c15d">RX_RCCAL_CTRL0</a>;                    </div><div class="line"><a name="l09413"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab88bc2c9982497aa16b34c66fb4b6fac"> 9413</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab88bc2c9982497aa16b34c66fb4b6fac">RX_RCCAL_CTRL1</a>;                    </div><div class="line"><a name="l09414"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54e1fef0923d549fb97583bd5c4f1ba5"> 9414</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54e1fef0923d549fb97583bd5c4f1ba5">RX_RCCAL_STAT</a>;                     </div><div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38982a25559e6d8f28481d13fe5dd5d6"> 9415</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38982a25559e6d8f28481d13fe5dd5d6">AUXPLL_FCAL_CTRL</a>;                  </div><div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91477a36f8fc0472d7453160223cd3f"> 9416</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91477a36f8fc0472d7453160223cd3f">AUXPLL_FCAL_CNT6</a>;                  </div><div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4c4f3a161bc3719ef9435978711ebfff"> 9417</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4c4f3a161bc3719ef9435978711ebfff">AUXPLL_FCAL_CNT5_4</a>;                </div><div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cb0f5267c7ec315d4923610042111a6"> 9418</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cb0f5267c7ec315d4923610042111a6">AUXPLL_FCAL_CNT3_2</a>;                </div><div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab629688c2c5ab4c9e8ba790907d5e1c7"> 9419</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab629688c2c5ab4c9e8ba790907d5e1c7">AUXPLL_FCAL_CNT1_0</a>;                </div><div class="line"><a name="l09420"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa0a74e9a5fe5d6ed0c7f8e29d64f5631"> 9420</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa0a74e9a5fe5d6ed0c7f8e29d64f5631">RXDIG_DFT</a>;                         </div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;} <a class="code" href="struct_x_c_v_r___r_x___d_i_g___type.html">XCVR_RX_DIG_Type</a>;</div><div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;</div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;<span class="comment">   -- XCVR_RX_DIG Register Masks</span></div><div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;</div><div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4433ee6f025632bc8004cad661023e37"> 9433</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE_MASK (0x1U)</span></div><div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga72c00a57a3d041332fe0c8a55b9b0685"> 9434</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE_SHIFT (0U)</span></div><div class="line"><a name="l09435"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4afc54a3e11a6d4c2bdfd31789f81be8"> 9435</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_NEGEDGE_MASK)</span></div><div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga137a280ac413bf96bf2db21a8391dd03"> 9436</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS_MASK (0x2U)</span></div><div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8c4ebbc7d4262c8c3b6c242f8c411c55"> 9437</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS_SHIFT (1U)</span></div><div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaae5c457789c85b0aef8f6c4cca0b90ee"> 9438</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_CH_FILT_BYPASS_MASK)</span></div><div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf80a6f651a8b9529fc9c7e4cfd5fcb41"> 9439</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN_MASK (0x4U)</span></div><div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaad090862cb4d077fb3ff0775e16f8f95"> 9440</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN_SHIFT (2U)</span></div><div class="line"><a name="l09441"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9a719dbc729b68159273a68a67688fee"> 9441</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_RAW_EN_MASK)</span></div><div class="line"><a name="l09442"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga89ad58330a5c0cc46312d58572b14d9f"> 9442</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL_MASK  (0x8U)</span></div><div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2f678a45e1a2e6554c1e3312fa01a95a"> 9443</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL_SHIFT (3U)</span></div><div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf36cf19c4291fc237142cba33c55b3af"> 9444</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_ADC_POL_MASK)</span></div><div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabae5ef68bf4030520a54b65f29a6404e"> 9445</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR_MASK (0x70U)</span></div><div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaea0941237b4f6f02b1167a22d681f015"> 9446</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR_SHIFT (4U)</span></div><div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae167293821c270833c0c918f3036fb25"> 9447</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_OSR_MASK)</span></div><div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga022c4aa4661a4095d917639089bedd4e"> 9448</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL_MASK (0x100U)</span></div><div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3b0234d6ce58c835d817261e42b77183"> 9449</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL_SHIFT (8U)</span></div><div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaaf6c503ec00c7a0839c97568dd591d34"> 9450</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_FSK_ZB_SEL_MASK)</span></div><div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaaa71c1bdfd31e3c3dd78a43f5c611dc5"> 9451</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN_MASK  (0x200U)</span></div><div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae5e317cd1787621302c37ca4e5de9351"> 9452</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN_SHIFT (9U)</span></div><div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1070e9fb1a225c76d19780849cbb5d13"> 9453</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_NORM_EN_MASK)</span></div><div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac6c2c04bf1dcd96f66067657f63febc8"> 9454</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN_MASK  (0x400U)</span></div><div class="line"><a name="l09455"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga79d04304c44ec35d3c23376016ae5edf"> 9455</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN_SHIFT (10U)</span></div><div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0d7d810639ed06f463608d5259764ba9"> 9456</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_EN_MASK)</span></div><div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6979fca50b327e3d37c4014f082339e5"> 9457</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN_MASK   (0x800U)</span></div><div class="line"><a name="l09458"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga775ba74e9d23c6a58f0b4d3b1897b5d0"> 9458</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN_SHIFT  (11U)</span></div><div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga28708f5fb0a1e6b356f52eee61868896"> 9459</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_AGC_EN_MASK)</span></div><div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaadca09b790872a8c02d49532f6663510"> 9460</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN_MASK  (0x1000U)</span></div><div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga271f2d055c294cb82357c2d64bbb7540"> 9461</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN_SHIFT (12U)</span></div><div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7b297233b90f18c6c23ea051dcb67719"> 9462</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_EN_MASK)</span></div><div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga45c5dff724f33d24784fe05924e8194d"> 9463</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN_MASK (0x2000U)</span></div><div class="line"><a name="l09464"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaae64f1fd696fb380309d899a569154a2"> 9464</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN_SHIFT (13U)</span></div><div class="line"><a name="l09465"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4bf0d91c261c8e940a0189f7c87d4c41"> 9465</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DCOC_CAL_EN_MASK)</span></div><div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga71853c92d86a38040727f129ae61990b"> 9466</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP_MASK  (0x4000U)</span></div><div class="line"><a name="l09467"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga58c2269f0fd3fc78f6f2cf42e2efbde6"> 9467</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP_SHIFT (14U)</span></div><div class="line"><a name="l09468"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6fa8279f3f36998599311ec1297f198f"> 9468</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_IQ_SWAP_MASK)</span></div><div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab6725dd1ddfc1272b6649a086ffb6b71"> 9469</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN_MASK (0x8000U)</span></div><div class="line"><a name="l09470"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa8b206345bef4efc9efbc1171f5a720f"> 9470</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN_SHIFT (15U)</span></div><div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0d31972e277ff3f6d71d8998ee1e3de1"> 9471</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DC_RESID_EN_MASK)</span></div><div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab32d1649f8b28c514aecdc17ab988ffe"> 9472</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN_MASK   (0x10000U)</span></div><div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad17fb5cde5dffee7bd04c7a3d51b4845"> 9473</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN_SHIFT  (16U)</span></div><div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaace720cad0885b0efdb9ae9aef1fbeba"> 9474</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_EN_MASK)</span></div><div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaec94d3dc9a7e02bae3ff980b297c7d49"> 9475</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE_MASK (0x20000U)</span></div><div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7b7f47c74b4471fb3fb07c94cec5b6a6"> 9476</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE_SHIFT (17U)</span></div><div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6cd3e758f0f7ebef3de000f61633a530"> 9477</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_SRC_RATE_MASK)</span></div><div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga395fba544e293a39f82ce122860ebf8c"> 9478</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN_MASK (0x40000U)</span></div><div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0652c45ad5eff4db0b383556a2fcca33"> 9479</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN_SHIFT (18U)</span></div><div class="line"><a name="l09480"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga52ce9a99b7902fdbc3665abff2ee5794"> 9480</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DMA_DTEST_EN_MASK)</span></div><div class="line"><a name="l09481"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafed860f673ca2e4a76cc733a01edc971"> 9481</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN_MASK (0x1F00000U)</span></div><div class="line"><a name="l09482"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa6dc9139c4a33b09b919908447198066"> 9482</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN_SHIFT (20U)</span></div><div class="line"><a name="l09483"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacbdc1ec6e3897bda9f03170f490fe2d9"> 9483</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_GAIN_MASK)</span></div><div class="line"><a name="l09484"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac2e60b6b8ada6c82bd8a1f6a64825df3"> 9484</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS_MASK (0x2000000U)</span></div><div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa891f6a39fcc24318db0a46f8dd99e19"> 9485</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS_SHIFT (25U)</span></div><div class="line"><a name="l09486"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabcb6b737a28c8066d22100a3a34d24fc"> 9486</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HZD_CORR_DIS_MASK)</span></div><div class="line"><a name="l09487"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9835053846df63ab082a3ef60d90d989"> 9487</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD_MASK (0x10000000U)</span></div><div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2cbb4f7be508dd33cd6acb87cbb72606"> 9488</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD_SHIFT (28U)</span></div><div class="line"><a name="l09489"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga45f0a182a599b0b56a622fddceec4495"> 9489</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_HAZARD_MASK)</span></div><div class="line"><a name="l09490"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad8cb875cb6822abee5ae717bdbf87717"> 9490</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD_MASK (0x20000000U)</span></div><div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3be946dc54e09e463d8aa05176899db0"> 9491</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD_SHIFT (29U)</span></div><div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6aa663ab61a3dc90b8bce4b8f24d6bbe"> 9492</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_RSSI_FILT_HAZARD_MASK)</span></div><div class="line"><a name="l09493"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga47e064b7a0f2092a0ed5304c2e30474a"> 9493</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I_MASK (0x40000000U)</span></div><div class="line"><a name="l09494"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0b2a7594220474768bec5b9986d1c76d"> 9494</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I_SHIFT (30U)</span></div><div class="line"><a name="l09495"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga11b1781ace8411b987e7eb0bce48caab"> 9495</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_I_MASK)</span></div><div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4491403e291bf7220b17438c60b81280"> 9496</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q_MASK (0x80000000U)</span></div><div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf1e3827867d9ac82819e9e34b693a5b5"> 9497</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q_SHIFT (31U)</span></div><div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3e7542a4db2449bd6cb5db99a50e73c4"> 9498</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q_SHIFT)) &amp; XCVR_RX_DIG_RX_DIG_CTRL_RX_DEC_FILT_SAT_Q_MASK)</span></div><div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;</div><div class="line"><a name="l09501"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga51136b1b35bd91b8aa7bbcb045d3a429"> 9501</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN_MASK  (0x1U)</span></div><div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2395c822af8329b02b399fa6e2ef4caa"> 9502</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN_SHIFT (0U)</span></div><div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga607ace363a252eb2ff3340009378593a"> 9503</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_EN_MASK)</span></div><div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga461673c9b74101e102705b84a241f339"> 9504</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC_MASK (0x6U)</span></div><div class="line"><a name="l09505"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa17199ad9cb612023dd32898934a1d5a"> 9505</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC_SHIFT (1U)</span></div><div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3228b5570f1aac3746a2065f439fb567"> 9506</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_SLOW_AGC_SRC_MASK)</span></div><div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2d2d4ed9a3128f55485bc83339af5c68"> 9507</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN_MASK (0x8U)</span></div><div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga29a45bb26ed87e75b569a1a2ae804721"> 9508</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN_SHIFT (3U)</span></div><div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga11bfd57fb6cc0dc38a19861f75393620"> 9509</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_EN_MASK)</span></div><div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac28ba31a9016f963d6ea56ebfd91026f"> 9510</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA_MASK (0x10U)</span></div><div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga86d7a5feb6dd0d7466c021c9c3dd05d8"> 9511</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA_SHIFT (4U)</span></div><div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2e277b46a4750b9feae8db976cf208b0"> 9512</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_AGC_FREEZE_PRE_OR_AA_MASK)</span></div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac5114569e508d93403a908a89aa07a92"> 9513</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN_MASK    (0x40U)</span></div><div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0d61554f2994253912c9da24e09acc2b"> 9514</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN_SHIFT   (6U)</span></div><div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga95becd496dba2485978a82ca642a6e1a"> 9515</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_EN_MASK)</span></div><div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga06e4caaf2977b961ec43c610aad0646f"> 9516</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC_MASK   (0x80U)</span></div><div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7be9e7d58ffc3c7bd852be5c231a7732"> 9517</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC_SHIFT  (7U)</span></div><div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaad0a56820bd485a6213aaf98c7ccd517"> 9518</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_SRC_MASK)</span></div><div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaba0c564375fff78d450aaa4a2a0683b8"> 9519</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ_MASK (0xF00U)</span></div><div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac35b2023177ccbcd48f4bfb19b06011c"> 9520</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ_SHIFT (8U)</span></div><div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6a58b3f2332b938ba0cd3394d5ac625e"> 9521</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_BBA_STEP_SZ_MASK)</span></div><div class="line"><a name="l09522"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7dd79d6f47d68926ce364ec26011ac82"> 9522</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ_MASK (0xF000U)</span></div><div class="line"><a name="l09523"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad261dd9eca36b9b101328e23c2f04a7e"> 9523</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ_SHIFT (12U)</span></div><div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga96f13e3a9e28b403cc0760adc28ad2ce"> 9524</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_LNA_STEP_SZ_MASK)</span></div><div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad8e1f76e3ae13956006c946c4b856888"> 9525</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH_MASK (0xFF0000U)</span></div><div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaefc0cbca73e9a26b10f3ca22e550372c"> 9526</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH_SHIFT (16U)</span></div><div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga86ebbacbc8a03f898fc903250b97296b"> 9527</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_AGC_UP_RSSI_THRESH_MASK)</span></div><div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7e6503d6409c1d49fc99c51c1cd2344f"> 9528</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_MASK (0xFF000000U)</span></div><div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga161e3daea5afa26ff2326fd2190bd482"> 9529</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_SHIFT (24U)</span></div><div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaea6039f1652f991bbf15b25af3c4e09c"> 9530</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_MASK)</span></div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;</div><div class="line"><a name="l09533"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2206144e420e4fa8806f80c3fccb91f4"> 9533</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE_MASK (0xFU)</span></div><div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae4dab61a4bbd703b3604f864b1e87579"> 9534</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE_SHIFT (0U)</span></div><div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7191fd23de1aa938569dd826f6c1bc2b"> 9535</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_1_BBA_ALT_CODE_MASK)</span></div><div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga653e1bbfc1bca7346d92ad2b6b4b740a"> 9536</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE_MASK (0xFF0U)</span></div><div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2fb3ba1d74f512fd7ada300e01eecba8"> 9537</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE_SHIFT (4U)</span></div><div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga414295ef5c8dea504928427e6ed7af94"> 9538</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_1_LNA_ALT_CODE_MASK)</span></div><div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae3efe37c8d7dfa5aeb10b36a5edff30b"> 9539</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN_MASK (0xF000U)</span></div><div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8c0b4cb80ef53d6113f1eb803bd1f267"> 9540</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN_SHIFT (12U)</span></div><div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1dcdad4a2a820fea1756e11b1934bada"> 9541</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_1_LNA_USER_GAIN_MASK)</span></div><div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga22662259f0639e1f88525e65eeec4ba7"> 9542</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN_MASK (0xF0000U)</span></div><div class="line"><a name="l09543"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2d6fdde21d9cf647a879c1e39d0157a7"> 9543</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN_SHIFT (16U)</span></div><div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3b47d623bfe940b583d0c64e897231ca"> 9544</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_1_BBA_USER_GAIN_MASK)</span></div><div class="line"><a name="l09545"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0f481b7966ef8ecbbeccf82fd0aebcbd"> 9545</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN_MASK (0x100000U)</span></div><div class="line"><a name="l09546"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga013d41a4c6033533501f73b40cc7a968"> 9546</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN_SHIFT (20U)</span></div><div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0af30c48a8a069cca005cb3ddf1ec823"> 9547</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_1_USER_LNA_GAIN_EN_MASK)</span></div><div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab62a18f66ff8aba1c189936f6fb4c41b"> 9548</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN_MASK (0x200000U)</span></div><div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3e0a6449412ae0cf3d3b8078b84717df"> 9549</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN_SHIFT (21U)</span></div><div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga92cc3df7873e7f96920e6d97c9da1b27"> 9550</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_1_USER_BBA_GAIN_EN_MASK)</span></div><div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac96ebf0fb227dea6e3a2d3a89f82f9d7"> 9551</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN_MASK   (0x400000U)</span></div><div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga84a0feb3248aa36b0b920df1e70ec799"> 9552</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN_SHIFT  (22U)</span></div><div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga65d519aec905830a27d58e3f342f00a9"> 9553</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_1_PRESLOW_EN_MASK)</span></div><div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae4bbdb0f07f1321a6effa61103b38c31"> 9554</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME_MASK (0xFF000000U)</span></div><div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa9a77cc54c402c9bc0f3597176157ab1"> 9555</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME_SHIFT (24U)</span></div><div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1d71ac1f0fe5ab9bcb6088eb05d826f6"> 9556</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_1_LNA_GAIN_SETTLE_TIME_MASK)</span></div><div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;</div><div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1ffa1d7f3b270ec12084f543316f10df"> 9559</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST_MASK (0x1U)</span></div><div class="line"><a name="l09560"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaabc4991ed3fc2ddc1cfb6a72b318ef9c"> 9560</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST_SHIFT (0U)</span></div><div class="line"><a name="l09561"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac845c041b7caba989d65b5fecc271431"> 9561</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_RST_MASK)</span></div><div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2117f0b6b812b5c3418ac5c5861bd521"> 9562</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST_MASK (0x2U)</span></div><div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga910d9c3170580ec346cc3b893212210e"> 9563</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST_SHIFT (1U)</span></div><div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga704684c0bbe249cc1a5ac6f00e9a442b"> 9564</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_RST_MASK)</span></div><div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga20759783b4905ca903acfc8085d83e5e"> 9565</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST_MASK (0x4U)</span></div><div class="line"><a name="l09566"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaefe16f25f9475f32c9be8433941935e0"> 9566</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST_SHIFT (2U)</span></div><div class="line"><a name="l09567"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4b3f84083dedd3da4d3caff143d89718"> 9567</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_MAN_PDET_RST_MASK)</span></div><div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga750cc7006980157ccca09aea1364a4ac"> 9568</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME_MASK (0xFF0U)</span></div><div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5cd7dd708f6138119cfbc0dfc2ac468e"> 9569</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME_SHIFT (4U)</span></div><div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4d1278437df55961d060386af32c812f"> 9570</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_BBA_GAIN_SETTLE_TIME_MASK)</span></div><div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0b9da08d3f9f0b1daf215b3d679df25a"> 9571</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO_MASK (0x7000U)</span></div><div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab4912dab80b1b7b1d0e71b330294fb28"> 9572</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO_SHIFT (12U)</span></div><div class="line"><a name="l09573"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga560d2820af9707f6023c1d78a05a9067"> 9573</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_LO_MASK)</span></div><div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga999346ac249514ee7a7d2faedcef03cf"> 9574</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI_MASK (0x38000U)</span></div><div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8ead9966e6bee2335c6ee3f852296879"> 9575</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI_SHIFT (15U)</span></div><div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga65b9c34a8b916f0cc1ea1cdf51de87bf"> 9576</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_BBA_PDET_SEL_HI_MASK)</span></div><div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga74ef566c12e9ae29173d2c71b1d269b9"> 9577</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO_MASK (0x1C0000U)</span></div><div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga527d3b9a45093149d103f04e9ef085d9"> 9578</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO_SHIFT (18U)</span></div><div class="line"><a name="l09579"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga66f270420b2cf0fa13d54a5442a3568d"> 9579</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_LO_MASK)</span></div><div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2ba0d6a7129e5a95dd09bcd3cea2795a"> 9580</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI_MASK (0xE00000U)</span></div><div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad480abe760f70753cbe39028dc7dc993"> 9581</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI_SHIFT (21U)</span></div><div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadd2fe64e6b02e50ae30b5a7b64a79e78"> 9582</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_TZA_PDET_SEL_HI_MASK)</span></div><div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga036e807b1664eacf29d634df5772fc3d"> 9583</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE_MASK (0x3F000000U)</span></div><div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga67f8ed6e8a02aa74dd7c778f9646fcb4"> 9584</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE_SHIFT (24U)</span></div><div class="line"><a name="l09585"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4475dded834c97907774502de8fc9760"> 9585</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_AGC_FAST_EXPIRE_MASK)</span></div><div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga906cf52a4a92148e3d88839a81bfa081"> 9586</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR_MASK (0x40000000U)</span></div><div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga32e12d6430e70bb6058272c934fd7279"> 9587</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR_SHIFT (30U)</span></div><div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab6b0e65bbccac280e5a50b9285866e20"> 9588</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_LNA_LG_ON_OVR_MASK)</span></div><div class="line"><a name="l09589"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaab6881f1e4e4814aea21eb9541c76631"> 9589</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR_MASK (0x80000000U)</span></div><div class="line"><a name="l09590"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga342575363e2a67224c2110639c7263be"> 9590</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR_SHIFT (31U)</span></div><div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa847a87ebbfb71d45b579341a37b4de0"> 9591</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_2_LNA_HG_ON_OVR_MASK)</span></div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;</div><div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga53c75a1da71fb97cb75356ef6f1d1c38"> 9594</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME_MASK (0x1FFFU)</span></div><div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga33cd4ba94eb4122396a2f7a43fd6bb57"> 9595</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME_SHIFT (0U)</span></div><div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaaf03f1730b5a788a33faa2da0c7ccbc7"> 9596</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_3_AGC_UNFREEZE_TIME_MASK)</span></div><div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga875eafdf4432747a1841558be39eefaa"> 9597</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY_MASK (0xE000U)</span></div><div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9cb1d45fe4f702fa324126d0ce05fa80"> 9598</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY_SHIFT (13U)</span></div><div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad28441d7478bd0a575172b056d220c36"> 9599</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_3_AGC_PDET_LO_DLY_MASK)</span></div><div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga97a0208feac07b91113ef88f8f21bd52"> 9600</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S_MASK (0x7F0000U)</span></div><div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad8930f1769cfd0cffea8ccfc9baad85b"> 9601</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S_SHIFT (16U)</span></div><div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga049d4b198093078d97825c3074bb0a44"> 9602</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_3_AGC_RSSI_DELT_H2S_MASK)</span></div><div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacad32c8d7cc90a1440a27fc334cac960"> 9603</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ_MASK (0xF800000U)</span></div><div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae496848c72c6ad327ac278c4f00ce8d1"> 9604</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ_SHIFT (23U)</span></div><div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga41a2372649c9ca651e8b954e2c917bc4"> 9605</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_3_AGC_H2S_STEP_SZ_MASK)</span></div><div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaeefb1f6d4dc814bf58f0f4dd584cc41d"> 9606</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ_MASK (0xF0000000U)</span></div><div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac15df627528c4db83e99955597d99918"> 9607</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ_SHIFT (28U)</span></div><div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gada49b9414f4ccf72c64a63ee4df2fb1f"> 9608</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ_SHIFT)) &amp; XCVR_RX_DIG_AGC_CTRL_3_AGC_UP_STEP_SZ_MASK)</span></div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;</div><div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga02526e0975ccfd9d51e3b4383b2474dd"> 9611</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT_MASK (0x1U)</span></div><div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga099efcbdec6bb04ed14a9036d40762a6"> 9612</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT_SHIFT (0U)</span></div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8fc458ac421a5588833de451cb00f296"> 9613</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT_SHIFT)) &amp; XCVR_RX_DIG_AGC_STAT_BBA_PDET_LO_STAT_MASK)</span></div><div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacb71165922ac2abc44df7bbad3956e17"> 9614</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT_MASK (0x2U)</span></div><div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga59497cb650d2ac887339af132e8e6115"> 9615</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT_SHIFT (1U)</span></div><div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga874aff574aee34940d9706884870c9f5"> 9616</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT_SHIFT)) &amp; XCVR_RX_DIG_AGC_STAT_BBA_PDET_HI_STAT_MASK)</span></div><div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga981e9459b27b3694eb31d462271052b0"> 9617</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT_MASK (0x4U)</span></div><div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5b98c5e4b009ff6f53760c68691b0117"> 9618</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT_SHIFT (2U)</span></div><div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad0e9622bd60f699a0141ce3165504b45"> 9619</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT_SHIFT)) &amp; XCVR_RX_DIG_AGC_STAT_TZA_PDET_LO_STAT_MASK)</span></div><div class="line"><a name="l09620"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga42e0f159ace712ed68e9937e85d5e460"> 9620</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT_MASK (0x8U)</span></div><div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf31560eea2988a2028a43bc92020848a"> 9621</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT_SHIFT (3U)</span></div><div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8d001d6e8507ce8b4451780f80703cc6"> 9622</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT_SHIFT)) &amp; XCVR_RX_DIG_AGC_STAT_TZA_PDET_HI_STAT_MASK)</span></div><div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7f50c421165a94b2465a995672dcbce2"> 9623</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX_MASK   (0x1F0U)</span></div><div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga671efd978c8bff671b86fe84b48b12aa"> 9624</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX_SHIFT  (4U)</span></div><div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga72d7680a4ce70edbd8d95a5f8423da00"> 9625</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX_SHIFT)) &amp; XCVR_RX_DIG_AGC_STAT_CURR_AGC_IDX_MASK)</span></div><div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga109fc64a9408857550baa311d114e44a"> 9626</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_AGC_FROZEN_MASK     (0x200U)</span></div><div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad12c8b49d8536d41ca51f350fd7e7cd5"> 9627</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_AGC_FROZEN_SHIFT    (9U)</span></div><div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad4e1d9ac7cdb656f3e2988bfe951688a"> 9628</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_AGC_FROZEN(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_STAT_AGC_FROZEN_SHIFT)) &amp; XCVR_RX_DIG_AGC_STAT_AGC_FROZEN_MASK)</span></div><div class="line"><a name="l09629"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa80dd8305feb9ed53b56aeed7af4a8bb"> 9629</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW_MASK   (0xFF0000U)</span></div><div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1a7fa5610ef5f082cba1b020934add53"> 9630</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW_SHIFT  (16U)</span></div><div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9816427c4cdc6c417d27defce33b3b69"> 9631</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW_SHIFT)) &amp; XCVR_RX_DIG_AGC_STAT_RSSI_ADC_RAW_MASK)</span></div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;</div><div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga072b5735b10281c961f4dadea6911672"> 9634</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS_MASK (0x1U)</span></div><div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga67759206862ec101edab0dec2cf91d1e"> 9635</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS_SHIFT (0U)</span></div><div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa7e916c6507edbc2c4fd11494d4ccdff"> 9636</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_USE_VALS_MASK)</span></div><div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabcdf8b5ad6035ac6774349931c0973c0"> 9637</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC_MASK (0x6U)</span></div><div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga38c50f112a50e6ade0e0ed21fbf29d43"> 9638</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC_SHIFT (1U)</span></div><div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab9b6ab446d52cae5e37e115ed822a7d7"> 9639</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_SRC_MASK)</span></div><div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0c497f01359e380903c7658d5549ee53"> 9640</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN_MASK (0x8U)</span></div><div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaeb3455016a72cccbeb9f362cfcb0a460"> 9641</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN_SHIFT (3U)</span></div><div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaaf8f4ae5a5c219ea319854d8e301f87d"> 9642</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_EN_MASK)</span></div><div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa1ee57c500b15430ee0219899d4d9ea5"> 9643</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_MASK (0x60U)</span></div><div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf675295dbe37e2790746ff8a91294d62"> 9644</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_SHIFT (5U)</span></div><div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab375b52485c04bbabfbc7076c9dc9c8e"> 9645</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_MASK)</span></div><div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9b65d3f345b946b6cb4bb1a3dab88cda"> 9646</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG_MASK (0x300U)</span></div><div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2b30c37734d7c46c71cf8ee9199a4e42"> 9647</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG_SHIFT (8U)</span></div><div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga72ed6636e2305b46991684df8ace5393"> 9648</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_N_WINDOW_AVG_MASK)</span></div><div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga44ef9dd6111e4e638f07b0bc0abaff09"> 9649</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY_MASK (0xFC00U)</span></div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9383681ec61f4d26442427459f07d92f"> 9650</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY_SHIFT (10U)</span></div><div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga73486cff21b7408b4b0900aaf84798b8"> 9651</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_HOLD_DELAY_MASK)</span></div><div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga85726e6538492ff1d0ba768dd618f7f8"> 9652</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT_MASK (0xF0000U)</span></div><div class="line"><a name="l09653"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabf195f76a04e3f2e09de943938ed4cca"> 9653</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT_SHIFT (16U)</span></div><div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5629a87cc01b8666f37cf1e84c90c6d7"> 9654</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_IIR_WEIGHT_MASK)</span></div><div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga31d0947c4fe9d113d090db444c288f28"> 9655</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE_MASK (0x700000U)</span></div><div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadd661cea2615672b418f9b465e343011"> 9656</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE_SHIFT (20U)</span></div><div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf646a70685a7c8cfb76738b981c71877"> 9657</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_VLD_SETTLE_MASK)</span></div><div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaac622d050a56d35bf69df21dd0db1496"> 9658</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ_MASK    (0xFF000000U)</span></div><div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga96beb0b36cb79c21251a38beafe9e5bf"> 9659</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ_SHIFT   (24U)</span></div><div class="line"><a name="l09660"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadef448c955e82f48649e9e4f55c01526"> 9660</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_0_RSSI_ADJ_MASK)</span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;</div><div class="line"><a name="l09663"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga362f37d8a4fd60e3b6b9bf46f31d2243"> 9663</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT_MASK    (0xFF000000U)</span></div><div class="line"><a name="l09664"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab58e23b04a778ab3f786e8671174a453"> 9664</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT_SHIFT   (24U)</span></div><div class="line"><a name="l09665"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6e6c6b44b2079f6cd2aaf71b0418cf7f"> 9665</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT_SHIFT)) &amp; XCVR_RX_DIG_RSSI_CTRL_1_RSSI_OUT_MASK)</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;</div><div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabf32a35edd050b4c6a06cadcf210372a"> 9668</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_DFT_DFT_MAG_MASK        (0x1FFFU)</span></div><div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab967ff8f6043f007c0cb730d27e151c7"> 9669</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_DFT_DFT_MAG_SHIFT       (0U)</span></div><div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga77b1ae1be6f2fb2013dde8af49bd7d1c"> 9670</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_DFT_DFT_MAG(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_DFT_DFT_MAG_SHIFT)) &amp; XCVR_RX_DIG_RSSI_DFT_DFT_MAG_MASK)</span></div><div class="line"><a name="l09671"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga87a67a13d40695825df681eeb7c6fcde"> 9671</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_DFT_DFT_NOISE_MASK      (0x1FFF0000U)</span></div><div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga82f829ea3b5e76d28b9638cd4d78bef2"> 9672</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_DFT_DFT_NOISE_SHIFT     (16U)</span></div><div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaecdcbc346bc15c84cf22e37e7949c606"> 9673</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RSSI_DFT_DFT_NOISE(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RSSI_DFT_DFT_NOISE_SHIFT)) &amp; XCVR_RX_DIG_RSSI_DFT_DFT_NOISE_MASK)</span></div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;</div><div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac4d9dee1a4be8e03cae45ac49e6c8a2f"> 9676</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS_MASK (0x1U)</span></div><div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga66c52584f6fda7125fe98ae3f11dee67"> 9677</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS_SHIFT (0U)</span></div><div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2522f39ce97e46d87affaaa5a97dcd7b"> 9678</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MIDPWR_TRK_DIS_MASK)</span></div><div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0a6720eadabf35ba497bcc22f15df160"> 9679</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN_MASK    (0x2U)</span></div><div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga02373a08b39435886b6c7fbe583f4e03"> 9680</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN_SHIFT   (1U)</span></div><div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gace226a07f2858028941a68ef18ae8d8f"> 9681</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_MAN_MASK)</span></div><div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8a2ed211ffdc7e64e075fb409df5c2a1"> 9682</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR_MASK (0x4U)</span></div><div class="line"><a name="l09683"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf95a7d975416ae03d211f245fcc340e4"> 9683</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR_SHIFT (2U)</span></div><div class="line"><a name="l09684"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga01e671d6ef50a186471f94f1f5ac02f2"> 9684</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_TRK_EST_OVR_MASK)</span></div><div class="line"><a name="l09685"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2091c09275e49539fb57d8c19d79696e"> 9685</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC_MASK (0x8U)</span></div><div class="line"><a name="l09686"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga228ebeb92ec706cb23d4497a16b3aaf7"> 9686</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC_SHIFT (3U)</span></div><div class="line"><a name="l09687"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacbe8269b0a3340e7e88aec3bd0c83ec7"> 9687</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_SRC_MASK)</span></div><div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac47abb8ff3c24f023470b0c34ff6b095"> 9688</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN_MASK (0x10U)</span></div><div class="line"><a name="l09689"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa1ab6a78d42c1419f57dbd59ea3aa260"> 9689</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN_SHIFT (4U)</span></div><div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacf64a2edca377fcbe999efc638582ea8"> 9690</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORRECT_EN_MASK)</span></div><div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8caf0a9e9e6eaefbdfbbdf96b4e4c8f2"> 9691</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO_MASK (0x20U)</span></div><div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaca36f5468f3b0a010621429044666c88"> 9692</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO_SHIFT (5U)</span></div><div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1cb9093020543f3fb312f61a5539b6db"> 9693</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_TRACK_FROM_ZERO_MASK)</span></div><div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac08a1f7e4b5a2389855675da507a8e55"> 9694</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL_MASK (0x40U)</span></div><div class="line"><a name="l09695"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga21091678d52a58ff2dc3680918484631"> 9695</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL_SHIFT (6U)</span></div><div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga10569590855301bb66ca02de6726a5a3"> 9696</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_BBA_CORR_POL_MASK)</span></div><div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaca57ffa4b038b56def899b3dc1afaa31"> 9697</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL_MASK (0x80U)</span></div><div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga45ffb2ab912293274e4a15b7ca7b9b89"> 9698</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL_SHIFT (7U)</span></div><div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8629f841bd7837539d4eebbbc76674c0"> 9699</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_TZA_CORR_POL_MASK)</span></div><div class="line"><a name="l09700"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4fc8d64232cef5e664f9b6d864764073"> 9700</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION_MASK (0x1F00U)</span></div><div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac48dc38ab6e972e2905f692fac805986"> 9701</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION_SHIFT (8U)</span></div><div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga65e58bb9f1b73c88830f0a2fca9cd775"> 9702</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CAL_DURATION_MASK)</span></div><div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab6118767b1510d10d3fd64a0090c62e9"> 9703</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY_MASK (0x1F0000U)</span></div><div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9d4e88927a638ca07edf6d46f214dfc7"> 9704</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY_SHIFT (16U)</span></div><div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga535a1b12cddf66982189ff5c9b95f635"> 9705</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_DLY_MASK)</span></div><div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9127abc9bdb7d1df57b977ac5dec88f8"> 9706</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_MASK (0x7F000000U)</span></div><div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1564975f192f6b214caae51b2be20d2d"> 9707</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_SHIFT (24U)</span></div><div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae2c53baa10525ae6f527c5f85f2179c8"> 9708</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_MASK)</span></div><div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;</div><div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae90adcf9192048dcc83564100c63f67d"> 9711</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX_MASK (0x3U)</span></div><div class="line"><a name="l09712"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga12601783e67aedc705095b17f956e824"> 9712</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX_SHIFT (0U)</span></div><div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae23cb46e49b02c6f2a6f24bfe0ed57f9"> 9713</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_IDX_MASK)</span></div><div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga60519fd7c0bc141fec07cd170e7c794b"> 9714</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX_MASK (0x1CU)</span></div><div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9ff8ac4eef5ad48caa7169febc2cb6f1"> 9715</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX_SHIFT (2U)</span></div><div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga48fb712e9b454271b943a6a64ed465f9"> 9716</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_IDX_MASK)</span></div><div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0b4be16c410650d415100f7fdf58e6f8"> 9717</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX_MASK (0xE0U)</span></div><div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga05ce3d808b43cbf1e50576b1bf99021c"> 9718</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX_SHIFT (5U)</span></div><div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga95b1d821fbc27d0216383f3a6f79d3d1"> 9719</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_IDX_MASK)</span></div><div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga60086152b1dc64e0f75221778fcc6b8e"> 9720</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT_MASK (0x7000U)</span></div><div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadff452ba985814a7314529ad0713084a"> 9721</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT_SHIFT (12U)</span></div><div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8b3e0af5131092c4ecdaa5fcf99c6e92"> 9722</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_EST_GS_CNT_MASK)</span></div><div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad51e8ded2b73ffca74213f7bcaf0fc2f"> 9723</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX_MASK (0x30000U)</span></div><div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga523d0a18f91bcc9d3c4cce8af0579c86"> 9724</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX_SHIFT (16U)</span></div><div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7c852382dcf8d215238e54d62c5d8190"> 9725</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_SIGN_SCALE_GS_IDX_MASK)</span></div><div class="line"><a name="l09726"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga089fd1923d3387ed4162291daf9cc555"> 9726</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX_MASK (0x1C0000U)</span></div><div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga97183f5d373efb5dad667f104d51622a"> 9727</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX_SHIFT (18U)</span></div><div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0902a0d4c02a84b9aba0e12509ef2046"> 9728</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHAC_SCALE_GS_IDX_MASK)</span></div><div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad486f2a6926c6a3ed8eeffc64f9eb2f5"> 9729</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX_MASK (0xE00000U)</span></div><div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1d93d2e46483edcf4158a64023e7399e"> 9730</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX_SHIFT (21U)</span></div><div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga82158d1e7683248ce6956e89264efa8f"> 9731</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_ALPHA_RADIUS_GS_IDX_MASK)</span></div><div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1fdf07c9eb0992ac20998a4a276cd5d9"> 9732</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX_MASK (0x1F000000U)</span></div><div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3a48bd922f69143d739e9990694070bb"> 9733</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX_SHIFT (24U)</span></div><div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabd218355a465d8939b2a4440e68fd958"> 9734</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CTRL_1_DCOC_TRK_MIN_AGC_IDX_MASK)</span></div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;</div><div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae6f6fe9c4c5133e851d0cee14ddfc8cd"> 9737</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I_MASK (0x3FU)</span></div><div class="line"><a name="l09738"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab6564c49b64a803ed27f74af7727f619"> 9738</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I_SHIFT (0U)</span></div><div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga13a27180a5c42d4ae82c871e46ca57b7"> 9739</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_I_MASK)</span></div><div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga02a274718276c2d41799c11008d6148d"> 9740</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q_MASK (0x3F00U)</span></div><div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac4cd1270f8dc91aa33e5812b94a529c6"> 9741</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q_SHIFT (8U)</span></div><div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6c08845dc960c973a89ec4817e619bb1"> 9742</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_DAC_INIT_BBA_DCOC_INIT_Q_MASK)</span></div><div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaab5dc9a1637bb09638629d569398af46"> 9743</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I_MASK (0xFF0000U)</span></div><div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaab579990127d6f8c11b901f667a121d9"> 9744</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I_SHIFT (16U)</span></div><div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabfe97d28e752ff82b8330004f844f015"> 9745</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_I_MASK)</span></div><div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga33f0b05863fb2cb197f05ad713ea78a8"> 9746</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q_MASK (0xFF000000U)</span></div><div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9e7dbc101936739fff4cc36c77893695"> 9747</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q_SHIFT (24U)</span></div><div class="line"><a name="l09748"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4cc9e45d11d0ef14011773d59f08fb77"> 9748</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_DAC_INIT_TZA_DCOC_INIT_Q_MASK)</span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;</div><div class="line"><a name="l09751"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9a560e12169d8fbee0418b74528dd5b9"> 9751</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I_MASK (0xFFFU)</span></div><div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1066a6cc0c5276be4e6e9bffe9338632"> 9752</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I_SHIFT (0U)</span></div><div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad1ab553bf0ad0c80512fb21a0e0e210e"> 9753</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_I_MASK)</span></div><div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa6a6b45b546d9e37ba73a652e0318ff8"> 9754</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q_MASK (0xFFF0000U)</span></div><div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga95e634023dbc04e24821ee68f0ddf8ff"> 9755</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q_SHIFT (16U)</span></div><div class="line"><a name="l09756"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2ff17b3f15c30faf008b7e3f24274573"> 9756</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_DIG_MAN_DIG_DCOC_INIT_Q_MASK)</span></div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;</div><div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2bbdec57993e77bbdefa4fc4ec2b4186"> 9759</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1_MASK (0xF00U)</span></div><div class="line"><a name="l09760"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3535f23e8792089d9305c1bb03754222"> 9760</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1_SHIFT (8U)</span></div><div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa059f8b2b3b68bda9b989a5ef2d87c35"> 9761</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN1_MASK)</span></div><div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6731ddf4190308c833663ae4e415083e"> 9762</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1_MASK (0xF000U)</span></div><div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga33d8c9554bd9c3eab9c03dacc806bf15"> 9763</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1_SHIFT (12U)</span></div><div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7555347f5999c49977cb3de3c5477503"> 9764</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN1_MASK)</span></div><div class="line"><a name="l09765"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5718b37240f3b281749d42f9c037c802"> 9765</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2_MASK (0xF0000U)</span></div><div class="line"><a name="l09766"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4732e02d7bb2a87bcb7ba267dab044f8"> 9766</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2_SHIFT (16U)</span></div><div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga30e6b7b453ec266e4ce6c4290eb607f9"> 9767</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN2_MASK)</span></div><div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2b62f97d858598738e3a0d249fd6365c"> 9768</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2_MASK (0xF00000U)</span></div><div class="line"><a name="l09769"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga88bdff8cf6a70b0159010b3fea477f6b"> 9769</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2_SHIFT (20U)</span></div><div class="line"><a name="l09770"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga38b6760a4a6941479dcc6c85e46e461d"> 9770</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN2_MASK)</span></div><div class="line"><a name="l09771"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga88d9c3b27d978365142bee043547ff4e"> 9771</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3_MASK (0xF000000U)</span></div><div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7b94b4d9b362202b5c2c99b76e5ba695"> 9772</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3_SHIFT (24U)</span></div><div class="line"><a name="l09773"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga70d41c7e505192def8fa0053e4e4ddfa"> 9773</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_BBA_CAL_GAIN3_MASK)</span></div><div class="line"><a name="l09774"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga45902999e6cd2826f58f0ded62617530"> 9774</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3_MASK (0xF0000000U)</span></div><div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7641aa8893a29275973e675bf3d998c8"> 9775</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3_SHIFT (28U)</span></div><div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad280dabbedebec269ffd6dc2e33a988d"> 9776</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_GAIN_DCOC_LNA_CAL_GAIN3_MASK)</span></div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;</div><div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7f9e3cc7154c16d3b4277ed27dba4c8b"> 9779</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I_MASK    (0x3FU)</span></div><div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga12154e4801121fe69d6f749308c411a4"> 9780</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I_SHIFT   (0U)</span></div><div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaca8a23cef7a5b186b4738f5558bf8252"> 9781</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_I_MASK)</span></div><div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga873a7d98b594e8a0a00917a309924139"> 9782</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q_MASK    (0x3F00U)</span></div><div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7eef2ab5825869780a9d34fbe95803ee"> 9783</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q_SHIFT   (8U)</span></div><div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga745c7b1b428849e28cb2c050960c62a6"> 9784</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_STAT_BBA_DCOC_Q_MASK)</span></div><div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga931ef5157c13f4e2d5deec788d2cbe33"> 9785</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I_MASK    (0xFF0000U)</span></div><div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga246de528dd3398e4787deb1502994970"> 9786</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I_SHIFT   (16U)</span></div><div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga00acf9266b6d6db6ea9312c5f1b87824"> 9787</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_I_MASK)</span></div><div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad7bad7145af79a1dd844cbe46ed2d8f7"> 9788</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q_MASK    (0xFF000000U)</span></div><div class="line"><a name="l09789"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa09d855cabc4f9628ef95a59a859a75b"> 9789</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q_SHIFT   (24U)</span></div><div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga74f9704357546f5ea3cec0147e73426e"> 9790</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_STAT_TZA_DCOC_Q_MASK)</span></div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;</div><div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa81123dc6436fc3778ee73a7aa49ef43"> 9793</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I_MASK    (0xFFFU)</span></div><div class="line"><a name="l09794"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad204145e3243a5cd0ce2c7090bd347b7"> 9794</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I_SHIFT   (0U)</span></div><div class="line"><a name="l09795"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2c4842351eadbff312c23f11582738cd"> 9795</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_DC_EST_DC_EST_I_MASK)</span></div><div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga410726ae8d6db347c4e87f49724f3bff"> 9796</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q_MASK    (0xFFF0000U)</span></div><div class="line"><a name="l09797"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac7f92fed49a7e431e97776d24b5e7ec7"> 9797</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q_SHIFT   (16U)</span></div><div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabe05698434ecc3003aa3bc2fe0b216b0"> 9798</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_DC_EST_DC_EST_Q_MASK)</span></div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;</div><div class="line"><a name="l09801"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa8caa3f5022ad499ae9b6dd90dd772f8"> 9801</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_MASK (0x7FFU)</span></div><div class="line"><a name="l09802"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8667d17e9b18b0a6359b67e71743afc7"> 9802</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_SHIFT (0U)</span></div><div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad9712fb80ebbcf502851f42a49c981f1"> 9803</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_MASK)</span></div><div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0ed7b0c890b2cf2df2f33ea21e22d43c"> 9804</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP_MASK (0x7FF0000U)</span></div><div class="line"><a name="l09805"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8709893ef88b141da10b66acc9889156"> 9805</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP_SHIFT (16U)</span></div><div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4dc377381cd94fb1035b648a4030b0d7"> 9806</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_RCP_ALPHA_CALC_RECIP_MASK)</span></div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;</div><div class="line"><a name="l09809"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9771da0fdf0f0469bf2ccd508a17cb7b"> 9809</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN_MASK   (0x1U)</span></div><div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga30b0a267494253381343540f8fc1dbed"> 9810</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN_SHIFT  (0U)</span></div><div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1b39ba65f8325ec12c9b63774ba3c82f"> 9811</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN_SHIFT)) &amp; XCVR_RX_DIG_IQMC_CTRL_IQMC_CAL_EN_MASK)</span></div><div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga963d1782764f0af364360968af0fe2c8"> 9812</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER_MASK (0xFF00U)</span></div><div class="line"><a name="l09813"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga46cf6495cfc87987faae88f029636ab5"> 9813</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER_SHIFT (8U)</span></div><div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabff4f3c307148fb8b6149acf4e061bf9"> 9814</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER_SHIFT)) &amp; XCVR_RX_DIG_IQMC_CTRL_IQMC_NUM_ITER_MASK)</span></div><div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7c334d4f3c4812726af901d926472075"> 9815</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ_MASK (0x7FF0000U)</span></div><div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga75c6ff35f1a7afc847e205c3c1417508"> 9816</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ_SHIFT (16U)</span></div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabcababe3ecc18cd2edc0ab2624de8eb6"> 9817</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ_SHIFT)) &amp; XCVR_RX_DIG_IQMC_CTRL_IQMC_DC_GAIN_ADJ_MASK)</span></div><div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;</div><div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae7176cc5458da7170d7edaab3833bed6"> 9820</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ_MASK  (0x7FFU)</span></div><div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga111d64b137201e6d24fa595eefd2c265"> 9821</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ_SHIFT (0U)</span></div><div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab018f9aa27c146f32c06fe4e699186cc"> 9822</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ_SHIFT)) &amp; XCVR_RX_DIG_IQMC_CAL_IQMC_GAIN_ADJ_MASK)</span></div><div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab4be8d54fdd73fdaafbabf67c087e8ed"> 9823</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ_MASK (0xFFF0000U)</span></div><div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga930f23ddf7f5e99d82bbf9878c0b4946"> 9824</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ_SHIFT (16U)</span></div><div class="line"><a name="l09825"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafae20453be3b655df659176b78bf52a7"> 9825</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ_SHIFT)) &amp; XCVR_RX_DIG_IQMC_CAL_IQMC_PHASE_ADJ_MASK)</span></div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;</div><div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2835e16ff0ba3a9b7b5e034a719a6bb9"> 9828</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0_MASK (0xFFU)</span></div><div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad77245e70ebf8d813ca2081e8ccd0047"> 9829</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0_SHIFT (0U)</span></div><div class="line"><a name="l09830"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab4b2871d1e34a505f47adb9d60cbf410"> 9830</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_0_MASK)</span></div><div class="line"><a name="l09831"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacff111fda5eee2b033ac7ce966d229b1"> 9831</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1_MASK (0xFF00U)</span></div><div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga36af643f15469ede6d3f97667eddfbd0"> 9832</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1_SHIFT (8U)</span></div><div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga815fb14062ed92048c62ac5d1005a4f1"> 9833</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_1_MASK)</span></div><div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad1130733f01dadb8a4c73318d389a386"> 9834</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2_MASK (0xFF0000U)</span></div><div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac04030662ff51d50d67e8aa4caa34c67"> 9835</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2_SHIFT (16U)</span></div><div class="line"><a name="l09836"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9eaed06930120dbd69d01e2f9c88db65"> 9836</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_2_MASK)</span></div><div class="line"><a name="l09837"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab5d523ca01e2b5f479a638e3c95cf46b"> 9837</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3_MASK (0xFF000000U)</span></div><div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga271131381011706d0dd276be5a504f05"> 9838</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3_SHIFT (24U)</span></div><div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6d8fb604f0b149c90be66fbf053340fe"> 9839</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_3_0_LNA_GAIN_VAL_3_MASK)</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;</div><div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7925932e10f3e97f99528cfde821d1de"> 9842</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4_MASK (0xFFU)</span></div><div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga805a3828f3a519a586ef11aa68e3fc20"> 9843</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4_SHIFT (0U)</span></div><div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5dea1252616c1e321e228541800bafbe"> 9844</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_4_MASK)</span></div><div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab5786fc333035b4d5bb06a735ecb6682"> 9845</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5_MASK (0xFF00U)</span></div><div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa731626321138fda8c01de6d0cdc2337"> 9846</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5_SHIFT (8U)</span></div><div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0c9c5903309f28b68ab5cd7f04fed6ca"> 9847</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_5_MASK)</span></div><div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad97e94e60a37864a3deb784539aae6ec"> 9848</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6_MASK (0xFF0000U)</span></div><div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga06b613531cce33cd1511a60c6a9ab0d4"> 9849</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6_SHIFT (16U)</span></div><div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7fc86aa7ffc99a5d3064cafed4617ba3"> 9850</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_6_MASK)</span></div><div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga435142ce36c42ce5cd02befccd7cff4d"> 9851</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7_MASK (0xFF000000U)</span></div><div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac68d82e1c70691950c23c6b5990535ed"> 9852</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7_SHIFT (24U)</span></div><div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2f7a7007fa8efb9b356f14219ad60a34"> 9853</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_7_4_LNA_GAIN_VAL_7_MASK)</span></div><div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;</div><div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8767123a504e13c4baf0e790057d5c31"> 9856</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8_MASK (0xFFU)</span></div><div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaadd83eef47882989e906b0895b06113d"> 9857</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8_SHIFT (0U)</span></div><div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaafba15be5bf376d30be27680b45230e1"> 9858</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_8_MASK)</span></div><div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0bb21938ae934eb2be1ff703eedbc8e7"> 9859</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9_MASK (0xFF00U)</span></div><div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab3683a61c093ed5f48f126edb6db593c"> 9860</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9_SHIFT (8U)</span></div><div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga00e37e228245fd087728d1796697da40"> 9861</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_VAL_8_LNA_GAIN_VAL_9_MASK)</span></div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;</div><div class="line"><a name="l09864"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5a3604855ff577cc75a348a9f1ed9cd4"> 9864</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0_MASK (0xFU)</span></div><div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga47cd6b10a4b65f673ab3f736d43bffcd"> 9865</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0_SHIFT (0U)</span></div><div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga570c273f2dd7432f459753a728f1c92c"> 9866</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_0_MASK)</span></div><div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga46263abd728876ae6bf1a6052115eb03"> 9867</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1_MASK (0xF0U)</span></div><div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf855ac1add6fd53bc757d2c58b30c00c"> 9868</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1_SHIFT (4U)</span></div><div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9bad5b99c461dab6c09a03c99fb821c1"> 9869</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_1_MASK)</span></div><div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga98d3fd6e9c964eda08ebf647cee99cc1"> 9870</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2_MASK (0xF00U)</span></div><div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf81fda1f411ef84a6daa513de97450f7"> 9871</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2_SHIFT (8U)</span></div><div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad9bc75413ee7d322f6f09cad3d50ebf9"> 9872</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_2_MASK)</span></div><div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3b52138602130a5ad4c3ca24233a3a76"> 9873</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3_MASK (0xF000U)</span></div><div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaff1b07bf490f8674465dff4dd11149c8"> 9874</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3_SHIFT (12U)</span></div><div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1a3610331e23116541acd2ab3740ce79"> 9875</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_3_MASK)</span></div><div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga497e6275e44aaed165e55e738cab1072"> 9876</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4_MASK (0xF0000U)</span></div><div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab32e3b74ad565f7b683309f0c844b3ec"> 9877</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4_SHIFT (16U)</span></div><div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad55dd45f4ab2463708ccf5fe4423405e"> 9878</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_4_MASK)</span></div><div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga532360662aaa75a1f49bc1a4ff3f946b"> 9879</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5_MASK (0xF00000U)</span></div><div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga11ea09f985e10a36895d113e692c2639"> 9880</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5_SHIFT (20U)</span></div><div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa3130008f292d5a4a83b2e41be7ef25f"> 9881</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_5_MASK)</span></div><div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9ff02e47fc3d4dec61275868a8ab88d3"> 9882</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6_MASK (0xF000000U)</span></div><div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga67c79a173baa5c446922d0f5470873db"> 9883</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6_SHIFT (24U)</span></div><div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafeb9337b8b766afbf77869b680e4d7ab"> 9884</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_6_MASK)</span></div><div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1ce1aa7c13ee1ed23fff5c57809eca16"> 9885</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7_MASK (0xF0000000U)</span></div><div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga42046cab38cb6a14c44b39acceebb6ce"> 9886</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7_SHIFT (28U)</span></div><div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae4c34fb25cb0f973bd465820348c4e54"> 9887</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_7_0_BBA_RES_TUNE_VAL_7_MASK)</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;</div><div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga22d4ebed76a0c45d6526e8f92535638d"> 9890</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8_MASK (0xFU)</span></div><div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga18ed1b955681eb9871c0ff1a20bf7226"> 9891</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8_SHIFT (0U)</span></div><div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga88208384fae8f80468c6c4cf5217863f"> 9892</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_8_MASK)</span></div><div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5de419eadfb3694c7e344ba1cadb16ee"> 9893</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9_MASK (0xF0U)</span></div><div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0649e37e033b6cf9609029433fb288a4"> 9894</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9_SHIFT (4U)</span></div><div class="line"><a name="l09895"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga76653945c1ecc782e53bf64ba67a51e3"> 9895</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_9_MASK)</span></div><div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf1e91d420c14bf064980072c3157433c"> 9896</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10_MASK (0xF00U)</span></div><div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0a721fec68902a5b491645c0bd41dccc"> 9897</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10_SHIFT (8U)</span></div><div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae3aaa00d253e02e7a770d74017c4c84b"> 9898</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_VAL_10_8_BBA_RES_TUNE_VAL_10_MASK)</span></div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;</div><div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga290d7d9cec5e14dac31db49d495982e2"> 9901</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0_MASK (0x3FFU)</span></div><div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadda05ea1e0954310d81c4c29b3dfe642"> 9902</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0_SHIFT (0U)</span></div><div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga71fc0f2af8cee28ac427bd9b1224b01e"> 9903</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_0_MASK)</span></div><div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf0fb83b1d1a2f62a556114851d3a1237"> 9904</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1_MASK (0xFFC00U)</span></div><div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaab01546b1e2b6330a373772093f5422a"> 9905</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1_SHIFT (10U)</span></div><div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga316efc87df57e05479954d13ed9af247"> 9906</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_1_MASK)</span></div><div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabc71a70b5515adf469dcdd9873403775"> 9907</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2_MASK (0x3FF00000U)</span></div><div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa015b343e00177659238e40aad389af9"> 9908</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2_SHIFT (20U)</span></div><div class="line"><a name="l09909"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7a8a6d8d7b3781868d9f6a722c94c41e"> 9909</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_2_0_LNA_GAIN_LIN_VAL_2_MASK)</span></div><div class="line"><a name="l09910"></a><span class="lineno"> 9910</span>&#160;</div><div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1535483ddaa08352533b59c223f0fc81"> 9912</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3_MASK (0x3FFU)</span></div><div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga15f1494063e799cf08afbdb5c46c1728"> 9913</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3_SHIFT (0U)</span></div><div class="line"><a name="l09914"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa04bbff41be87114ad032fe6899c43ab"> 9914</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_3_MASK)</span></div><div class="line"><a name="l09915"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad5e9033b40c558b01863518d10e4c578"> 9915</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4_MASK (0xFFC00U)</span></div><div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae287c588526188602c04817c5f1c85ad"> 9916</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4_SHIFT (10U)</span></div><div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9a1689bb49ad16efee102590dd0f1c47"> 9917</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_4_MASK)</span></div><div class="line"><a name="l09918"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga517c6f54187a63af07b09fbd5faf5c29"> 9918</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5_MASK (0x3FF00000U)</span></div><div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa80c17033a2fe53bd6c4bee85f2484f8"> 9919</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5_SHIFT (20U)</span></div><div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6a424929be50a882e9524cdaa2264863"> 9920</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_5_3_LNA_GAIN_LIN_VAL_5_MASK)</span></div><div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;</div><div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga467f4ebb415883162092bd122a1e0d63"> 9923</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6_MASK (0x3FFU)</span></div><div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaccd660f4344cac494973b9faadce5151"> 9924</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6_SHIFT (0U)</span></div><div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4ae515143d04fa192df2743e24602fc5"> 9925</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_6_MASK)</span></div><div class="line"><a name="l09926"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabb7e6978df81a93fb4e816d7dea8b662"> 9926</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7_MASK (0xFFC00U)</span></div><div class="line"><a name="l09927"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9ebeb605765317806dea20f8d76cb94b"> 9927</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7_SHIFT (10U)</span></div><div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa0781b34b521b82e8a8f71e6960cf8c0"> 9928</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_7_MASK)</span></div><div class="line"><a name="l09929"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8f4b66aff622631370d1dd09fe57b34d"> 9929</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8_MASK (0x3FF00000U)</span></div><div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6bda86cc3c40bc73088806f7af6eb369"> 9930</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8_SHIFT (20U)</span></div><div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaabdc757722df7f866054da8a42c94858"> 9931</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_8_6_LNA_GAIN_LIN_VAL_8_MASK)</span></div><div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;</div><div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaaa6f92e03c769b06774bec4fccbc27bb"> 9934</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9_MASK (0x3FFU)</span></div><div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga423ab8380110277e4e8ce99828daef9d"> 9935</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9_SHIFT (0U)</span></div><div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4d7aa9be5b687071866ba71a55c0ffe2"> 9936</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9_SHIFT)) &amp; XCVR_RX_DIG_LNA_GAIN_LIN_VAL_9_LNA_GAIN_LIN_VAL_9_MASK)</span></div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;</div><div class="line"><a name="l09939"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadc5c012c94410a6ec4f165a0a04ca8c8"> 9939</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0_MASK (0xFFU)</span></div><div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga32b7b1fad7247de017ca8d1c465b5cf5"> 9940</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0_SHIFT (0U)</span></div><div class="line"><a name="l09941"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5ebed2e7858c2c660b0a5133106f7219"> 9941</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_0_MASK)</span></div><div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaab2691bf9113d6218f0322a7453c1a27"> 9942</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1_MASK (0xFF00U)</span></div><div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaafd06750d932aa4d086b8446c8da8c2b"> 9943</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1_SHIFT (8U)</span></div><div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga43b56450bb01178758236d441dc37435"> 9944</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_1_MASK)</span></div><div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga252fb9e7f934bbc966839015e82198b3"> 9945</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2_MASK (0xFF0000U)</span></div><div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9a488d934fe00bda0013a90c958927bc"> 9946</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2_SHIFT (16U)</span></div><div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9de22d597017d9332c9a85e5be2fd184"> 9947</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_2_MASK)</span></div><div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa7c12598c7db5cca3d7b57ec49f5a38c"> 9948</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3_MASK (0xFF000000U)</span></div><div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga99c7a6855c09548cd3553f9f78c933f9"> 9949</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3_SHIFT (24U)</span></div><div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga20fd5efb270f1223d6f056a221c04b37"> 9950</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_3_0_BBA_RES_TUNE_LIN_VAL_3_MASK)</span></div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;</div><div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa0b7765240b5fe009d95772caab3202e"> 9953</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4_MASK (0xFFU)</span></div><div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga44c8dc5364bace87a103cf89acc5bd94"> 9954</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4_SHIFT (0U)</span></div><div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf480569e3b5ec45f03b53e79ba04dcab"> 9955</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_4_MASK)</span></div><div class="line"><a name="l09956"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0e5a4a86e3af123a02e72056a394630c"> 9956</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5_MASK (0xFF00U)</span></div><div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac198ceb6ed75dc3682b00bc3c50e817c"> 9957</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5_SHIFT (8U)</span></div><div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaffb36a2f42b0dbec699b1aea3eff0d20"> 9958</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_5_MASK)</span></div><div class="line"><a name="l09959"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae3f9b634fa8be9dfda64a7aef7325199"> 9959</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6_MASK (0xFF0000U)</span></div><div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2ffe7cfea4f7b587db49509845f38016"> 9960</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6_SHIFT (16U)</span></div><div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaeaf293694d5ecbecf5beb3382fd0f7fc"> 9961</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_6_MASK)</span></div><div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga41c00ab2a4a5abc5a5717643b2b8e0f5"> 9962</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7_MASK (0xFF000000U)</span></div><div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga09cca220c40856fb86a8a5a1943ffdab"> 9963</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7_SHIFT (24U)</span></div><div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacd696cc4804bd1a94e970d79f2be1961"> 9964</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_7_4_BBA_RES_TUNE_LIN_VAL_7_MASK)</span></div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;</div><div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9f87af9b79fe5028b7920cace7962383"> 9967</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8_MASK (0x3FFU)</span></div><div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5a0567e5a490cb8d6f4a9012dce2c89f"> 9968</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8_SHIFT (0U)</span></div><div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae0ec23e490764ddb33801fc3a6f3d8c9"> 9969</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_8_MASK)</span></div><div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa6107c0e190618c6e6bdb60c7aff1092"> 9970</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9_MASK (0xFFC00U)</span></div><div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga638d00923804c0188ccbfccbbe0b55ec"> 9971</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9_SHIFT (10U)</span></div><div class="line"><a name="l09972"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8244665ce702265f2ecfbdcd4e68a94d"> 9972</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_9_MASK)</span></div><div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5b1de07707833e5175aba8f973322d6b"> 9973</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10_MASK (0x3FF00000U)</span></div><div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga50754ac422492811d633e60b891a5c20"> 9974</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10_SHIFT (20U)</span></div><div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad3d9fc8af43cda76a9d7152bbb4498af"> 9975</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10_SHIFT)) &amp; XCVR_RX_DIG_BBA_RES_TUNE_LIN_VAL_10_8_BBA_RES_TUNE_LIN_VAL_10_MASK)</span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;</div><div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf5660288d065acf7e543d29351946776"> 9978</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00_MASK (0xFU)</span></div><div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac2735265a903dff12cabb1aa290cf0ac"> 9979</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00_SHIFT (0U)</span></div><div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga23762b2c624ad4674894e3a3e24cb6d1"> 9980</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_00_MASK)</span></div><div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa5c62255fb8a1e2843662f4283a7b984"> 9981</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00_MASK (0xF0U)</span></div><div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga11e6d5ca079513e1de599ac082851e80"> 9982</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00_SHIFT (4U)</span></div><div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9bc32d8c82f2912986a88dc77343fdf9"> 9983</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_00_MASK)</span></div><div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab17a60f52e6acf8b5cb15c373b226a0f"> 9984</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01_MASK (0xF00U)</span></div><div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2bf875ed088f468892ad19f8b529526a"> 9985</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01_SHIFT (8U)</span></div><div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9dcc7132ed8cdf25be81aadb7003c355"> 9986</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_01_MASK)</span></div><div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaeb35bfa88789700096b53f688ab8d203"> 9987</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01_MASK (0xF000U)</span></div><div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gababdfbe71e428f02e5b472d566ae1490"> 9988</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01_SHIFT (12U)</span></div><div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7f5c0d81f03f91a7588db1e025af2fb8"> 9989</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_01_MASK)</span></div><div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga11cf972b4203082b3bad1b652bfb768d"> 9990</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02_MASK (0xF0000U)</span></div><div class="line"><a name="l09991"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga23f204e8eb6a2607034f917004cb2da5"> 9991</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02_SHIFT (16U)</span></div><div class="line"><a name="l09992"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga183f1656fa57130d50e3b433f596ab53"> 9992</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_02_MASK)</span></div><div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3c3ba9a71c11562607502d3f2a51b701"> 9993</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02_MASK (0xF00000U)</span></div><div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga00229638bc78bb1595b827ce22d61343"> 9994</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02_SHIFT (20U)</span></div><div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7e5c84e511682c7c3feec60ce31666a8"> 9995</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_02_MASK)</span></div><div class="line"><a name="l09996"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga00de4b0d4d3c4b82b9899910f22febdb"> 9996</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03_MASK (0xF000000U)</span></div><div class="line"><a name="l09997"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9bf2a68efcdb08d0f586e30f2fa54c6b"> 9997</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03_SHIFT (24U)</span></div><div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga57299250c83e1a138af3f210a035eba8"> 9998</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_BBA_GAIN_03_MASK)</span></div><div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga496a63ab109060a653fa52ecaa8dea80"> 9999</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03_MASK (0xF0000000U)</span></div><div class="line"><a name="l10000"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae30f363941f465f46fdabe3e6b696c0f">10000</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03_SHIFT (28U)</span></div><div class="line"><a name="l10001"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7150511434270d9bc065d74d80507e68">10001</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_03_00_LNA_GAIN_03_MASK)</span></div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;</div><div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga51fef0126e64ee95ace5995e4da72953">10004</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04_MASK (0xFU)</span></div><div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf43aee6e16862cb79f79a40ed8bb819b">10005</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04_SHIFT (0U)</span></div><div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga586c9b8a9b32e94118f987fdc4a64049">10006</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_04_MASK)</span></div><div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga74d3e5ee98ef657315983b3fffc8dccc">10007</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04_MASK (0xF0U)</span></div><div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga01daeedec0174cab2fa51bc281e262c0">10008</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04_SHIFT (4U)</span></div><div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4847f36093898a3d04d02f2afe1b410e">10009</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_04_MASK)</span></div><div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0b793a3d0a6f954cc0896b54ab66c15e">10010</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05_MASK (0xF00U)</span></div><div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2bf32ec8f0359425660b8985e5da39c6">10011</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05_SHIFT (8U)</span></div><div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf36f5c2a4f3167f0124ab9dd275c7d7d">10012</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_05_MASK)</span></div><div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2abf3d5b4a16ff8e0893292eb0a15127">10013</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05_MASK (0xF000U)</span></div><div class="line"><a name="l10014"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaef67e8b11b317fc105d3ae86b1d5e6f8">10014</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05_SHIFT (12U)</span></div><div class="line"><a name="l10015"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga445fb8e95d0eeba6d4f26b2bcb65d3ba">10015</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_05_MASK)</span></div><div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga855a7d7b3cd30d10fcda45e4d4790ac7">10016</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06_MASK (0xF0000U)</span></div><div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf6430dba0349baf2e668a0c83010d2c2">10017</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06_SHIFT (16U)</span></div><div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae1d01bffe0b4a721e3d5b47145052fc1">10018</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_06_MASK)</span></div><div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga387fd05f3e8efa532e9e6da657d66855">10019</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06_MASK (0xF00000U)</span></div><div class="line"><a name="l10020"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga04782247b30568d33fea7820227d2c92">10020</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06_SHIFT (20U)</span></div><div class="line"><a name="l10021"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf4c2e1d226f36c0561f2615ffdb47cff">10021</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_06_MASK)</span></div><div class="line"><a name="l10022"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa800b9e8623a6de79394f0340e17b1e1">10022</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07_MASK (0xF000000U)</span></div><div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac7634a978f74cfe69f1b297fe66f6cb6">10023</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07_SHIFT (24U)</span></div><div class="line"><a name="l10024"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga16223fe684d37cf0c852c325a246254f">10024</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_BBA_GAIN_07_MASK)</span></div><div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae9b96d0d29efbce471e67085c731d8f7">10025</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07_MASK (0xF0000000U)</span></div><div class="line"><a name="l10026"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3940bef4e40a7e9926afcde7241994ce">10026</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07_SHIFT (28U)</span></div><div class="line"><a name="l10027"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga86e32385c335df0d806e66451e398904">10027</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_07_04_LNA_GAIN_07_MASK)</span></div><div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;</div><div class="line"><a name="l10030"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa76ac0da8375886dc790c5f2f77c147d">10030</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08_MASK (0xFU)</span></div><div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga649b94ca11bb3f44ff0869fafffe9992">10031</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08_SHIFT (0U)</span></div><div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3c032e7b20c5a8f0ce17400e27eca59d">10032</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_08_MASK)</span></div><div class="line"><a name="l10033"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadf29072f89e12a21e6104dd6557731b7">10033</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08_MASK (0xF0U)</span></div><div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga89371b15d679f840d057de5cc2714996">10034</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08_SHIFT (4U)</span></div><div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6a783bb18d7e04d0361ed84d336a22fa">10035</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_08_MASK)</span></div><div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8f99963474746b6713fe1b761d0154a3">10036</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09_MASK (0xF00U)</span></div><div class="line"><a name="l10037"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga57188846232638f32c2489359e7dc99d">10037</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09_SHIFT (8U)</span></div><div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaec1e3cc6ab4b47a3472b81fc4cde887e">10038</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_09_MASK)</span></div><div class="line"><a name="l10039"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7599748a2017402902b9414b2100bbe3">10039</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09_MASK (0xF000U)</span></div><div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga688f46de446bdfbc763484d04b666d8f">10040</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09_SHIFT (12U)</span></div><div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga083ffee7cf617330495c3f17186bf9e5">10041</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_09_MASK)</span></div><div class="line"><a name="l10042"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf4cd91a63a1ed323907e8f1e6988fcd8">10042</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10_MASK (0xF0000U)</span></div><div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadba8d1ebb0ec19598163652e1bc15fcb">10043</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10_SHIFT (16U)</span></div><div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab83ae0dcba23c8370866041dcd68dbe6">10044</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_10_MASK)</span></div><div class="line"><a name="l10045"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae5c29032502f332e4e2014408ac0ad24">10045</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10_MASK (0xF00000U)</span></div><div class="line"><a name="l10046"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6763cbdd27f2052eeea25946a9fcf29b">10046</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10_SHIFT (20U)</span></div><div class="line"><a name="l10047"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gada674b21c4fabc3a5eb0d944e628e8dd">10047</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_10_MASK)</span></div><div class="line"><a name="l10048"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga719f512210e43ca826081cb50f4e1a3b">10048</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11_MASK (0xF000000U)</span></div><div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4af3931227c5ae74c3a106dd1fa3310f">10049</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11_SHIFT (24U)</span></div><div class="line"><a name="l10050"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8ba25661073f2eed2009a95fa267fa76">10050</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_BBA_GAIN_11_MASK)</span></div><div class="line"><a name="l10051"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac01c622c1b6e3b6d9cf18063eba04a7f">10051</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11_MASK (0xF0000000U)</span></div><div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5a7b5f9d97fe3998e07a7e0ce00224e8">10052</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11_SHIFT (28U)</span></div><div class="line"><a name="l10053"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6453dff2b314ae00b8ee9303635c970f">10053</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_11_08_LNA_GAIN_11_MASK)</span></div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;</div><div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaaa94e15c5cd0113e350ac1e4b2b7a0f8">10056</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12_MASK (0xFU)</span></div><div class="line"><a name="l10057"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacafc0d2d52ab6adeb958c89896a8e0c8">10057</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12_SHIFT (0U)</span></div><div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6ea963fb95cf804b5e35255777630637">10058</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_12_MASK)</span></div><div class="line"><a name="l10059"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabbabffc93612e65251663db0778ac6a3">10059</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12_MASK (0xF0U)</span></div><div class="line"><a name="l10060"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga08dca059dc1e90e40f5b80c5776fafb5">10060</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12_SHIFT (4U)</span></div><div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga845e414cf7d99ff9f04a1233fce6c1a9">10061</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_12_MASK)</span></div><div class="line"><a name="l10062"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf0003563690bb4e2500678506f4a5f6d">10062</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13_MASK (0xF00U)</span></div><div class="line"><a name="l10063"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3638a751f544b2b8276c6e1f2c8792f0">10063</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13_SHIFT (8U)</span></div><div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2a7b11ee104ccd9d453d42ac4b0417e1">10064</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_13_MASK)</span></div><div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf299e342c8454930966dd51d5247c581">10065</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13_MASK (0xF000U)</span></div><div class="line"><a name="l10066"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8f6259f342feab7d6c453721455666c0">10066</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13_SHIFT (12U)</span></div><div class="line"><a name="l10067"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8350a4b2fcdb90eb8966997791c9a1fc">10067</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_13_MASK)</span></div><div class="line"><a name="l10068"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga424fa2004376270877dcaf88feacb6bf">10068</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14_MASK (0xF0000U)</span></div><div class="line"><a name="l10069"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2478e0f0db30c6cfa198d626da0a1c34">10069</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14_SHIFT (16U)</span></div><div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga060c7296517d54f1d3b14b86587267c9">10070</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_14_MASK)</span></div><div class="line"><a name="l10071"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabc73d2dc4847997d0ac66cda0fea5baa">10071</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14_MASK (0xF00000U)</span></div><div class="line"><a name="l10072"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6b65a916d34f115e464c1085c13ab0fb">10072</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14_SHIFT (20U)</span></div><div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga01ddc4d5381179ec844cc67e12215a99">10073</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_14_MASK)</span></div><div class="line"><a name="l10074"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafb2942788998691c4d16e526507bcf6b">10074</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15_MASK (0xF000000U)</span></div><div class="line"><a name="l10075"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gace1e2df0d4716d8c0f3ec97bbdf21ee0">10075</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15_SHIFT (24U)</span></div><div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaae53275e1d0ea82a122540f4d44a46d7">10076</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_BBA_GAIN_15_MASK)</span></div><div class="line"><a name="l10077"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2439707fe9402704e05d23839cd04d68">10077</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15_MASK (0xF0000000U)</span></div><div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4b38ded752a1c4c1cfa78e0eb05a4e7a">10078</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15_SHIFT (28U)</span></div><div class="line"><a name="l10079"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6a0d038323f937ed61375dd26ce3b6b3">10079</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_15_12_LNA_GAIN_15_MASK)</span></div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;</div><div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1ceea50ac20d5da3aee401ca0756e6f0">10082</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16_MASK (0xFU)</span></div><div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa9a38e600fd070b7432fe2332ca21c26">10083</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16_SHIFT (0U)</span></div><div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga126e295c3da008cb925d3180da3832c4">10084</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_16_MASK)</span></div><div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5d20fa2f4430e423532bf87ba77351e2">10085</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16_MASK (0xF0U)</span></div><div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7dcd2acb63d6ee5634a4286022e1b9b3">10086</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16_SHIFT (4U)</span></div><div class="line"><a name="l10087"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab40c72238f5fb806902ac8da7392eb39">10087</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_16_MASK)</span></div><div class="line"><a name="l10088"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8bfce2f93e422c3fd3715d0634e99c9a">10088</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17_MASK (0xF00U)</span></div><div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab28cb48d363bd6b4770a7d0910e17bce">10089</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17_SHIFT (8U)</span></div><div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa5b7366870eff12ab8b050a2efe73324">10090</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_17_MASK)</span></div><div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7362ed20c41c80b75bacb57d6893c480">10091</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17_MASK (0xF000U)</span></div><div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0ccbce52b68027f8ad40cdebeda50346">10092</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17_SHIFT (12U)</span></div><div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga756a20417545e5182ff90e083bb38830">10093</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_17_MASK)</span></div><div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaefb01216e578f7ea780ca441ee1e36a7">10094</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18_MASK (0xF0000U)</span></div><div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4ab0739fdf496803d6beae237f3a71c4">10095</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18_SHIFT (16U)</span></div><div class="line"><a name="l10096"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4de37bd844136fcc45065fca15b647dd">10096</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_18_MASK)</span></div><div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafcc3f224c655a5c17347d4232fe5b018">10097</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18_MASK (0xF00000U)</span></div><div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga501292afcb6ad99c3f9349f802e212f6">10098</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18_SHIFT (20U)</span></div><div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga512f069561e21a136ab37744ad2c646b">10099</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_18_MASK)</span></div><div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5bfc9a30fac0861954749872f1157c13">10100</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19_MASK (0xF000000U)</span></div><div class="line"><a name="l10101"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4a34074f2b85533a9ac0b08e5190e049">10101</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19_SHIFT (24U)</span></div><div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab6811fc9b2248eb9804fc6dbf05e83b1">10102</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_BBA_GAIN_19_MASK)</span></div><div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac34072be267ae287efe96b67d3f41aca">10103</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19_MASK (0xF0000000U)</span></div><div class="line"><a name="l10104"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7fa6a8b1a4210a457e26d79938d1c140">10104</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19_SHIFT (28U)</span></div><div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga39fef0d843ddf16f11c087f68373292e">10105</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_19_16_LNA_GAIN_19_MASK)</span></div><div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;</div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7480e64449838d8358e2f71672d651cc">10108</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20_MASK (0xFU)</span></div><div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga777a5e40c8e37c546e289064a1a014e5">10109</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20_SHIFT (0U)</span></div><div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0b71c1ce2a57825272eed68615d4687c">10110</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_20_MASK)</span></div><div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf64b56f7a4fb8c45623e59ec44a4dc97">10111</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20_MASK (0xF0U)</span></div><div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf430d02d0722ed9c3cd66da820278261">10112</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20_SHIFT (4U)</span></div><div class="line"><a name="l10113"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9b9db264b03204f2265d41d0608ffefa">10113</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_20_MASK)</span></div><div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4f83196df4654aa5e813a779e5fe4dc7">10114</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21_MASK (0xF00U)</span></div><div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8d0a28cce2a522a8a5153c395096731c">10115</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21_SHIFT (8U)</span></div><div class="line"><a name="l10116"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf3aa3b21e1ed874bc69978e271305738">10116</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_21_MASK)</span></div><div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf1b5c9d688b940dcde999179493f5c98">10117</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21_MASK (0xF000U)</span></div><div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga105f7fad1af4dccd4ae7ec0ca1c953da">10118</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21_SHIFT (12U)</span></div><div class="line"><a name="l10119"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6c617ea62d6f6d7cdfd66f5deb06b854">10119</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_21_MASK)</span></div><div class="line"><a name="l10120"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaebdd6df22aef123d02760a8796b29f79">10120</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22_MASK (0xF0000U)</span></div><div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7ee4f26995dc3c8511076d20ca30d4be">10121</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22_SHIFT (16U)</span></div><div class="line"><a name="l10122"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9839f42d103b944f119fd511a7becfa1">10122</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_22_MASK)</span></div><div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8cec08ea58a968a419d12619be3754dd">10123</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22_MASK (0xF00000U)</span></div><div class="line"><a name="l10124"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae0ec4b4c667e434552aebf8652c46072">10124</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22_SHIFT (20U)</span></div><div class="line"><a name="l10125"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7428ae83f15a467ced79d7ba483119d1">10125</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_22_MASK)</span></div><div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac8ce9dc32f868e689d9456404aa02e66">10126</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23_MASK (0xF000000U)</span></div><div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa0cf18fcf591da8b2ab79a4018024562">10127</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23_SHIFT (24U)</span></div><div class="line"><a name="l10128"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9f45f018a7647d2bc54b9242175233ac">10128</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_BBA_GAIN_23_MASK)</span></div><div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7a5495ebaa95119defc17a0a81fc67bb">10129</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23_MASK (0xF0000000U)</span></div><div class="line"><a name="l10130"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9e77a2365b21d0ef9cbc1ffe84ac58bc">10130</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23_SHIFT (28U)</span></div><div class="line"><a name="l10131"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9489ce7b0a2056e75547249db24cd879">10131</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_23_20_LNA_GAIN_23_MASK)</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;</div><div class="line"><a name="l10134"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7fb2b61c4dbb75bf126e1b7bbe5f7593">10134</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24_MASK (0xFU)</span></div><div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaaa3e3e94ee7f08af137e1b986153e5ee">10135</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24_SHIFT (0U)</span></div><div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaeab41743803ef752838fecda572e90a0">10136</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_24_MASK)</span></div><div class="line"><a name="l10137"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3c668c05054b45e320efd9a803bd2f4e">10137</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24_MASK (0xF0U)</span></div><div class="line"><a name="l10138"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafb10836faf66c13dab9e266e18111fc0">10138</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24_SHIFT (4U)</span></div><div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga788712cc5c77235c6292e75cd3940246">10139</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_24_MASK)</span></div><div class="line"><a name="l10140"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga303373ddb8328a68cedaed73352b1d88">10140</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25_MASK (0xF00U)</span></div><div class="line"><a name="l10141"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa70421e328736295818911bacfffd3f7">10141</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25_SHIFT (8U)</span></div><div class="line"><a name="l10142"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaef031c1949a3caed052405cfb0787a17">10142</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_25_MASK)</span></div><div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacabad82ef6999bfe83b773950933131c">10143</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25_MASK (0xF000U)</span></div><div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae2de437aa4aaffcf7f4d08d2a56d69a6">10144</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25_SHIFT (12U)</span></div><div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7aaf3a7331b48dda07dd4ccca2c8741b">10145</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_25_MASK)</span></div><div class="line"><a name="l10146"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7203b391090f9c07596a84911b86c8e5">10146</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26_MASK (0xF0000U)</span></div><div class="line"><a name="l10147"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaaa0dc8239d24d601479b79e3fafd0095">10147</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26_SHIFT (16U)</span></div><div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac72bb43268949e3b985617cda47d7800">10148</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_BBA_GAIN_26_MASK)</span></div><div class="line"><a name="l10149"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0b3ff9997096ad2d6b282ab80c393e64">10149</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26_MASK (0xF00000U)</span></div><div class="line"><a name="l10150"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga513ed37ca0a668eaecb060eb4e1ae6c2">10150</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26_SHIFT (20U)</span></div><div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga21aa17029e78f52a04bc5fde2b6a0723">10151</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26_SHIFT)) &amp; XCVR_RX_DIG_AGC_GAIN_TBL_26_24_LNA_GAIN_26_MASK)</span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;</div><div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8923b04acf1a77ac9fee99973fa9a8df">10154</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I_MASK (0x3FU)</span></div><div class="line"><a name="l10155"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga150c60fe8be1d37cc6e0c3bead569c33">10155</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I_SHIFT (0U)</span></div><div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3f54e6644d28f4d4fcaa9e30b64cac38">10156</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_I_MASK)</span></div><div class="line"><a name="l10157"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafe98662b410d0dc3810aca02017e83e8">10157</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q_MASK (0x3F00U)</span></div><div class="line"><a name="l10158"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6d855c92fdceee6466a7c4f72b530352">10158</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q_SHIFT (8U)</span></div><div class="line"><a name="l10159"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafad3db2c1d7d0999ccd6e07edcd0a87c">10159</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_OFFSET_DCOC_BBA_OFFSET_Q_MASK)</span></div><div class="line"><a name="l10160"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab0278cdf46b1fbd9abea0aeaa9329305">10160</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I_MASK (0xFF0000U)</span></div><div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa1ec468fca0224c1617f37094a909c1e">10161</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I_SHIFT (16U)</span></div><div class="line"><a name="l10162"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6cfbbef07bfd0e0918eff0a8643bd6e7">10162</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_I_MASK)</span></div><div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7517e750d6a3cb89c86b31d693c8329e">10163</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q_MASK (0xFF000000U)</span></div><div class="line"><a name="l10164"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7a339fe9dffdd86267833c30800e8491">10164</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q_SHIFT (24U)</span></div><div class="line"><a name="l10165"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1728820a12a85e0c35ba2bd10d7ba324">10165</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_OFFSET_DCOC_TZA_OFFSET_Q_MASK)</span></div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;</div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;<span class="comment">/* The count of XCVR_RX_DIG_DCOC_OFFSET */</span></div><div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1cb1ae04adf462cedf6e9777f817f28f">10168</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_OFFSET_COUNT            (27U)</span></div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;</div><div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaacfcc448e38d1074b98ddbb1b1a97adc">10171</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP_MASK (0x1FFFU)</span></div><div class="line"><a name="l10172"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa04eca176b76f5e0d601ba796436963e">10172</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP_SHIFT (0U)</span></div><div class="line"><a name="l10173"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4606ff0e4da956589281c24a647b8721">10173</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP_SHIFT)) &amp; XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_RECIP_MASK)</span></div><div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9dadf6e0e458e144b5d5662077ce54cc">10174</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_MASK (0x1FF0000U)</span></div><div class="line"><a name="l10175"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga196a4834c48859f7c68ddf2a3a7dc54d">10175</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_SHIFT (16U)</span></div><div class="line"><a name="l10176"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae88062e70ad585b981924f967b2122dd">10176</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_SHIFT)) &amp; XCVR_RX_DIG_DCOC_BBA_STEP_BBA_DCOC_STEP_MASK)</span></div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;</div><div class="line"><a name="l10179"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga792b12d3ca549ca79c5010d24628d58f">10179</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0_MASK (0x1FFFU)</span></div><div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac00615a9685266a56bae4730a5b9c562">10180</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0_SHIFT (0U)</span></div><div class="line"><a name="l10181"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga257206ee0667da7382677c1806bcc3f9">10181</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_RCP_0_MASK)</span></div><div class="line"><a name="l10182"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3cc053757ddc8eacdad9ac2fc6b9d311">10182</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0_MASK (0xFFF0000U)</span></div><div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0c7f6059f2a453782595fbfbeaa23d07">10183</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0_SHIFT (16U)</span></div><div class="line"><a name="l10184"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac913c724b64de5066f9774471eba559c">10184</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_0_DCOC_TZA_STEP_GAIN_0_MASK)</span></div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;</div><div class="line"><a name="l10187"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0d9d23d628a81e6869041a15b4dcbb46">10187</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1_MASK (0x1FFFU)</span></div><div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaef0ac4fd14bd6659c12e9caf5e87ee8c">10188</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1_SHIFT (0U)</span></div><div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga59e5a3cb2301d871169d854a72ce1c20">10189</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_RCP_1_MASK)</span></div><div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga42e00c63799f5b70cdaeedfd58b5ad77">10190</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1_MASK (0xFFF0000U)</span></div><div class="line"><a name="l10191"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5315cb19512e106b8592e25bbfde6b1a">10191</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1_SHIFT (16U)</span></div><div class="line"><a name="l10192"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3af4412cea9817a97ae7be89ad359c32">10192</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_1_DCOC_TZA_STEP_GAIN_1_MASK)</span></div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;</div><div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4d94575987f71f4f5d8b7346ca07ebe9">10195</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2_MASK (0x1FFFU)</span></div><div class="line"><a name="l10196"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga791a51628eefed22e8d63d6beea77dc4">10196</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2_SHIFT (0U)</span></div><div class="line"><a name="l10197"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga640ee560a10e87085b4740c63c10c9ba">10197</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_RCP_2_MASK)</span></div><div class="line"><a name="l10198"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga580be094ab870c19f5ee67fc7d9c66cc">10198</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2_MASK (0xFFF0000U)</span></div><div class="line"><a name="l10199"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga64d97a5f755f996d7744bdf0b53dcae7">10199</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2_SHIFT (16U)</span></div><div class="line"><a name="l10200"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5f0f8f323bcc1adedfe6bd250c19316b">10200</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_2_DCOC_TZA_STEP_GAIN_2_MASK)</span></div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;</div><div class="line"><a name="l10203"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga08193a61d041a714873def7c4c403b77">10203</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3_MASK (0x1FFFU)</span></div><div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac59b30d0fd115650ba510f76f177153c">10204</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3_SHIFT (0U)</span></div><div class="line"><a name="l10205"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7988793f5b5a308515cdd5a13c017ead">10205</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_RCP_3_MASK)</span></div><div class="line"><a name="l10206"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac455c88888d81e8a590cedca60928535">10206</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3_MASK (0xFFF0000U)</span></div><div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2fb2f2323a41e3696115adb1f4c65685">10207</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3_SHIFT (16U)</span></div><div class="line"><a name="l10208"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1eed88778386387b9721a22f102ee2d0">10208</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_3_DCOC_TZA_STEP_GAIN_3_MASK)</span></div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;</div><div class="line"><a name="l10211"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga16b0eb5154ed10bda0bc8e5420ecd4c7">10211</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4_MASK (0x1FFFU)</span></div><div class="line"><a name="l10212"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac539be95628789e92be38a22a500eab9">10212</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4_SHIFT (0U)</span></div><div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadc197dc88d387f3a565e02b99aec7c90">10213</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_RCP_4_MASK)</span></div><div class="line"><a name="l10214"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga787b68c5774df908672d46790b60d495">10214</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4_MASK (0xFFF0000U)</span></div><div class="line"><a name="l10215"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab7e5c444adccdbd7d2bfad998875edf2">10215</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4_SHIFT (16U)</span></div><div class="line"><a name="l10216"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab1bcd899192bc4d72577736f1bcfa21b">10216</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_4_DCOC_TZA_STEP_GAIN_4_MASK)</span></div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;</div><div class="line"><a name="l10219"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1c702c4d3f2248f38c4d979428945945">10219</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5_MASK (0x1FFFU)</span></div><div class="line"><a name="l10220"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac5f17f5473149252ce2440c8569835ff">10220</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5_SHIFT (0U)</span></div><div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf6d25bec303fb0cd383a262c65fa8b4b">10221</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_RCP_5_MASK)</span></div><div class="line"><a name="l10222"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0a2cb6141c2d29e3baa24180a6ddf2f6">10222</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5_MASK (0xFFF0000U)</span></div><div class="line"><a name="l10223"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga88bddde9bbe8a19f9c49d04ffef02bdb">10223</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5_SHIFT (16U)</span></div><div class="line"><a name="l10224"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafbb5b258b2182837c0fd6219d6b3440e">10224</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_5_DCOC_TZA_STEP_GAIN_5_MASK)</span></div><div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;</div><div class="line"><a name="l10227"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf4d793cee8a87d8905ccafc1216cdb82">10227</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6_MASK (0x1FFFU)</span></div><div class="line"><a name="l10228"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadb4362fafb662a45a32017d090973c43">10228</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6_SHIFT (0U)</span></div><div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga961f66f1625c38d4c76f5c932b7c1519">10229</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_RCP_6_MASK)</span></div><div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa144fb4f1240e3bae7950ac16c2b2b9c">10230</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6_MASK (0xFFF0000U)</span></div><div class="line"><a name="l10231"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga38d01111446a1e035e7742b8713abeab">10231</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6_SHIFT (16U)</span></div><div class="line"><a name="l10232"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7fca86e0ea5b74564cdf8c08a91e11e6">10232</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_6_DCOC_TZA_STEP_GAIN_6_MASK)</span></div><div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;</div><div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae62ede1d2441a6c9c929ca73b66685d1">10235</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7_MASK (0x1FFFU)</span></div><div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab2b97b7f70a2e89740de0af231bcc10b">10236</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7_SHIFT (0U)</span></div><div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gace8462992169f390d79d1d6718a28ba5">10237</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_RCP_7_MASK)</span></div><div class="line"><a name="l10238"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac3e18d4b500a1d57f2085a7b36d4521c">10238</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7_MASK (0x1FFF0000U)</span></div><div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3d2ea4c09d5c91c18e0bb212a7fe0b8b">10239</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7_SHIFT (16U)</span></div><div class="line"><a name="l10240"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4318db0cba9d502847c7dc485f68a8c8">10240</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_7_DCOC_TZA_STEP_GAIN_7_MASK)</span></div><div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;</div><div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga539e3ec4eef406611b9930573a50ce4f">10243</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8_MASK (0x1FFFU)</span></div><div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga25f973ac519e4349eaeefc0055a1282e">10244</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8_SHIFT (0U)</span></div><div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9cd918728e4da3303d7e23d571083fcf">10245</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_RCP_8_MASK)</span></div><div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5aaaf2dd3f70f06aba07410fba2982e2">10246</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8_MASK (0x1FFF0000U)</span></div><div class="line"><a name="l10247"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga644a2cfa5c84f33d4861341b27dd7825">10247</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8_SHIFT (16U)</span></div><div class="line"><a name="l10248"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab54a37b94213751ef4d0104b5fe9f87e">10248</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_8_DCOC_TZA_STEP_GAIN_8_MASK)</span></div><div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;</div><div class="line"><a name="l10251"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafff2fedaa868dfee33a3599459c4d1da">10251</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9_MASK (0x1FFFU)</span></div><div class="line"><a name="l10252"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4c50ee35bdcdc66423f85ec5c6455ff6">10252</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9_SHIFT (0U)</span></div><div class="line"><a name="l10253"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae38d1a29a8e5a2c1b48955d315444106">10253</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_RCP_9_MASK)</span></div><div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0918e266dc62fc3bdfe6385d1230db6a">10254</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9_MASK (0x3FFF0000U)</span></div><div class="line"><a name="l10255"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga59595264b0bd7d395ec6a7d994c4b5d6">10255</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9_SHIFT (16U)</span></div><div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafe8aab22228151bb7f735179b5075e28">10256</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_9_DCOC_TZA_STEP_GAIN_9_MASK)</span></div><div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160;</div><div class="line"><a name="l10259"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga43df18e7f30dfe8c12c90ee854621d6a">10259</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10_MASK (0x1FFFU)</span></div><div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga541b1f146bbce989e55d641de96aa547">10260</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10_SHIFT (0U)</span></div><div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaab2e87708a956f2c2d7ae142f1a7a7c3">10261</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_RCP_10_MASK)</span></div><div class="line"><a name="l10262"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga28638e03898438cba9c118b934ebb2f8">10262</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10_MASK (0x3FFF0000U)</span></div><div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga50c85e92907c63ef33c6ed5b122e2f64">10263</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10_SHIFT (16U)</span></div><div class="line"><a name="l10264"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaea2dc19444ea0357acd51d3d5ce8b20b">10264</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10_SHIFT)) &amp; XCVR_RX_DIG_DCOC_TZA_STEP_10_DCOC_TZA_STEP_GAIN_10_MASK)</span></div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;</div><div class="line"><a name="l10267"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad3c1e5253586e9e97c859d37372dad1e">10267</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_MASK (0x7FFU)</span></div><div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga974b03793e453c4ca045f641f3688441">10268</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_SHIFT (0U)</span></div><div class="line"><a name="l10269"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4b0ea86d04fb2b0416fb7ebac049d246">10269</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_MASK)</span></div><div class="line"><a name="l10270"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabcee1703b877cc5a3bda37cb7b433ad1">10270</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_MASK (0x7FF0000U)</span></div><div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4114741ce7df1e3ac287a9f7e1b8c261">10271</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_SHIFT (16U)</span></div><div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8b7e21a73b93bdefac2992289d9ad86c">10272</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_MASK)</span></div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;</div><div class="line"><a name="l10275"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga45ad0aa681e9d3fb59ce95f442ce3d14">10275</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q_MASK (0x1FFFFU)</span></div><div class="line"><a name="l10276"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0b462e0650de4c7fea71c0698e975e31">10276</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q_SHIFT (0U)</span></div><div class="line"><a name="l10277"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2919e6124c8e40f9083ee1bbb9d6c542">10277</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_BETA_Q_DCOC_CAL_BETA_Q_MASK)</span></div><div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;</div><div class="line"><a name="l10280"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3d17e878d92af23937e9563c873dcb30">10280</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I_MASK (0x1FFFFU)</span></div><div class="line"><a name="l10281"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4ddc3e5a47f0f84be483ea8e9d0f5f65">10281</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I_SHIFT (0U)</span></div><div class="line"><a name="l10282"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6bdd23bd9385128db6e0e0da60953156">10282</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_BETA_I_DCOC_CAL_BETA_I_MASK)</span></div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;</div><div class="line"><a name="l10285"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7a06db57421eb8dbf5450432d07e36e1">10285</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_MASK (0xFFFFU)</span></div><div class="line"><a name="l10286"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga60c329572885445a850fdb3db49a5ba3">10286</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_SHIFT (0U)</span></div><div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaeb95669d2a0e3f0fd94e36c9a85c034a">10287</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_MASK)</span></div><div class="line"><a name="l10288"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6ae97900a66f210abeb7a8360fe72c38">10288</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_MASK (0xFFFF0000U)</span></div><div class="line"><a name="l10289"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf71b0277bf58d54f353e230010056df7">10289</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_SHIFT (16U)</span></div><div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaeadf8ab99c602e426155e794310d77f5">10290</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_MASK)</span></div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;</div><div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf06dc3c35639ea56f2230c5b26a6e6e8">10293</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_MASK (0x3U)</span></div><div class="line"><a name="l10294"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacc18806e435bad830fe315584214a72c">10294</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_SHIFT (0U)</span></div><div class="line"><a name="l10295"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga72ca28d64243131e5e2cb2095e33d8b0">10295</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_MASK)</span></div><div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gacb4d63d354f6fb5f93c7dd44d02f40c9">10296</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_MASK (0xCU)</span></div><div class="line"><a name="l10297"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf28692e8812d57af6d4173ea775c0401">10297</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_SHIFT (2U)</span></div><div class="line"><a name="l10298"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7ef8fa2e87aac8d63cfa91436d98ff7d">10298</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_MASK)</span></div><div class="line"><a name="l10299"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga666e12ef632366b78e1ad118f803080f">10299</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_MASK (0x30U)</span></div><div class="line"><a name="l10300"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga68307bce3187953d567fbc1fdb9c61fd">10300</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_SHIFT (4U)</span></div><div class="line"><a name="l10301"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab9ef81aba356863ae375b5112221e883">10301</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_MASK)</span></div><div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160;</div><div class="line"><a name="l10304"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae3aa2478d46598e0e0115c59ffcb08d2">10304</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I_MASK (0xFFFU)</span></div><div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga53f56e23a915c895082960bdfd4b1013">10305</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I_SHIFT (0U)</span></div><div class="line"><a name="l10306"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga688513908ebdc7a40af5d6c1b5da4ea5">10306</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_I_MASK)</span></div><div class="line"><a name="l10307"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga03500b9557eedbf4c3a44ea76739229c">10307</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q_MASK (0xFFF0000U)</span></div><div class="line"><a name="l10308"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7e51a7df2bd7c89afda042ba4d7b9008">10308</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q_SHIFT (16U)</span></div><div class="line"><a name="l10309"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4aaf1aa89dbac3c8d26fa895c14fac7e">10309</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q_SHIFT)) &amp; XCVR_RX_DIG_DCOC_CAL_DCOC_CAL_RES_Q_MASK)</span></div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;</div><div class="line"><a name="l10311"></a><span class="lineno">10311</span>&#160;<span class="comment">/* The count of XCVR_RX_DIG_DCOC_CAL */</span></div><div class="line"><a name="l10312"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1d10f3e38c0deadd926278dcdd7f58aa">10312</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DCOC_CAL_COUNT               (3U)</span></div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;</div><div class="line"><a name="l10315"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab8134a14f5a26a82355ced3a097cd479">10315</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH_MASK (0xFFU)</span></div><div class="line"><a name="l10316"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6ff2b3d9b2d43047009287de3d40d959">10316</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH_SHIFT (0U)</span></div><div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga050dd5fb172c159cbb6788e1a4925bb1">10317</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CORR_THRESH_MASK)</span></div><div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf9ecbc2cc083be938b924fb55c47806d">10318</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH_MASK (0xFF00U)</span></div><div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae14ed6a9f1203005c22e7fafc1e086ed">10319</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH_SHIFT (8U)</span></div><div class="line"><a name="l10320"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafa85b86b26e2fa2451adf2565d02f642">10320</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_CORR_CNTR_THRESH_MASK)</span></div><div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga212b9030bdc14d095133337a9f9ae02c">10321</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR_MASK (0xFF0000U)</span></div><div class="line"><a name="l10322"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa0c263811ac1092bc3d7b309597bd42c">10322</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR_SHIFT (16U)</span></div><div class="line"><a name="l10323"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8579dff1ec409244cb2d3f30be8bc6db">10323</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_LQI_CNTR_MASK)</span></div><div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9c4fa8e00c660adf545c9432fc2bc04e">10324</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ_MASK (0x3F000000U)</span></div><div class="line"><a name="l10325"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga11c1bc656af9824a1528c7c0363747f9">10325</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ_SHIFT (24U)</span></div><div class="line"><a name="l10326"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga93aeca50e35c5a27b62c47ad8b86cc67">10326</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_0_SNR_ADJ_MASK)</span></div><div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;</div><div class="line"><a name="l10329"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga590dd568c2653791954d34a9ff5d5a46">10329</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY_MASK (0x3FU)</span></div><div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaff60d5e5089c81ceb8b23d317f100756">10330</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY_SHIFT (0U)</span></div><div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2378c6b262078112ffc918beaef4b161">10331</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_DELAY_MASK)</span></div><div class="line"><a name="l10332"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac0348d062e52b26ea8319c6fdd0df1d3">10332</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR_MASK (0x1C0U)</span></div><div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga76cb2b4bffe08d649b5a82c99d64fc1d">10333</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR_SHIFT (6U)</span></div><div class="line"><a name="l10334"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga357b496f357aec1f9607e9091f715883">10334</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_RSSI_NOISE_AVG_FACTOR_MASK)</span></div><div class="line"><a name="l10335"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab775f4019dd73ad1d660d5b3103efd07">10335</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT_MASK (0xE00U)</span></div><div class="line"><a name="l10336"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9125d1553f65fcd8485e5fd2a9dd673b">10336</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT_SHIFT (9U)</span></div><div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4e537c79910339519142eecc24b7a114">10337</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_WEIGHT_MASK)</span></div><div class="line"><a name="l10338"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad4f38a865b895f45ea0726ad1a0fae3d">10338</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS_MASK (0xF000U)</span></div><div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1956a797883f9e94af72dc3580e70124">10339</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS_SHIFT (12U)</span></div><div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gace5e5530fc77f456bc4657e8ad30f73f">10340</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_RSSI_SENS_MASK)</span></div><div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad4a97ab6872a23be94e595fa0e1ae1fe">10341</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS_MASK (0x10000U)</span></div><div class="line"><a name="l10342"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4212e215a84c5a4651a6067df462921e">10342</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS_SHIFT (16U)</span></div><div class="line"><a name="l10343"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6af7f1a85e10ce75aa3f2ed8157b31eb">10343</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_DIS_MASK)</span></div><div class="line"><a name="l10344"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga92eee26981ef1073809d69a91365c751">10344</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE_MASK (0x20000U)</span></div><div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabc588e51255828d3ccc065b7c20e4381">10345</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE_SHIFT (17U)</span></div><div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8c67d44a31c55916ac243ef5e1053d26">10346</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SEL_SNR_MODE_MASK)</span></div><div class="line"><a name="l10347"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf8d7ea36df9db72bb893dbed1e9278e4">10347</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE_MASK (0x40000U)</span></div><div class="line"><a name="l10348"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga077008e7ff3f06abf6c8893e46bc205c">10348</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE_SHIFT (18U)</span></div><div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab868047857464197c5a891e16e3782d4">10349</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MEAS_TRANS_TO_IDLE_MASK)</span></div><div class="line"><a name="l10350"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4c23dd11880bdb88c9200f4f9ab02844">10350</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS_MASK (0x80000U)</span></div><div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga14b5002be92ea120b9f577ff48a1a9e4">10351</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS_SHIFT (19U)</span></div><div class="line"><a name="l10352"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf61fb12cbfe374b4216c41bc1cdb5bba">10352</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_CCA1_ED_EN_DIS_MASK)</span></div><div class="line"><a name="l10353"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga72857678a1ffd237cb17016b657c6567">10353</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE_MASK (0x100000U)</span></div><div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5194a378c219c8acbf9dec4579cdae67">10354</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE_SHIFT (20U)</span></div><div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac07fc567a9bd4d1ae9a26d73b217644f">10355</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_MEAS_COMPLETE_MASK)</span></div><div class="line"><a name="l10356"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga74b9352dbd4f9d246c6bf5cb4c08278d">10356</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH_MASK (0x200000U)</span></div><div class="line"><a name="l10357"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga140cb5526626c5baa7fdd42354294674">10357</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH_SHIFT (21U)</span></div><div class="line"><a name="l10358"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab2ddd24eddefbbdf9d05224590a10bc1">10358</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_MAN_AA_MATCH_MASK)</span></div><div class="line"><a name="l10359"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7dbdf0750e6b4865b91c82ce3b25cfc1">10359</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT_MASK (0xF000000U)</span></div><div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa2986ebb6842503b23bd417617692c2e">10360</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT_SHIFT (24U)</span></div><div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2f8a37e9b554b92f848ba96540c73a8c">10361</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_SNR_LQI_WEIGHT_MASK)</span></div><div class="line"><a name="l10362"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga76b73bfd5b7b94ddf7b64a16b47fab8d">10362</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS_MASK (0xF0000000U)</span></div><div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2006f977c55b5400eece00e61ce69f49">10363</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS_SHIFT (28U)</span></div><div class="line"><a name="l10364"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga687b12d0dd6a680f9a03f6a2ccc8e53a">10364</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_CTRL_1_LQI_BIAS_MASK)</span></div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;</div><div class="line"><a name="l10367"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaed1ef54d8865af4a2b880e30280635cc">10367</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT_MASK (0xFFU)</span></div><div class="line"><a name="l10368"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga51ddc14961e9843fa7ed5d656aa55ce9">10368</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT_SHIFT (0U)</span></div><div class="line"><a name="l10369"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga437b21b49a724379b08d8f6abbd2bf9a">10369</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_LQI_OUT_MASK)</span></div><div class="line"><a name="l10370"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1ed06201aa819151597924ece51347c6">10370</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT_MASK (0xFF00U)</span></div><div class="line"><a name="l10371"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac64fe88990f338bd970baa402e35ab73">10371</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT_SHIFT (8U)</span></div><div class="line"><a name="l10372"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga21bc98bb4e735906166ea5171921bf4f">10372</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_ED_OUT_MASK)</span></div><div class="line"><a name="l10373"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8ceaa929d7df34220ccb9da87b253d40">10373</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT_MASK (0xFF0000U)</span></div><div class="line"><a name="l10374"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9d1f2f17283f66e5de9db8e5b16980cd">10374</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT_SHIFT (16U)</span></div><div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga47fdb33cea00bddfe547a8456e5c2788">10375</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_SNR_OUT_MASK)</span></div><div class="line"><a name="l10376"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga84ef649000eea07ce03532c0b1434805">10376</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE_MASK (0x1000000U)</span></div><div class="line"><a name="l10377"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga08594f7999651653111012ea0762d38b">10377</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE_SHIFT (24U)</span></div><div class="line"><a name="l10378"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga84bd7620cebfd39793e4978fa39ab703">10378</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_CCA1_STATE_MASK)</span></div><div class="line"><a name="l10379"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3fcfae8612e008cb61c8ec90e46a6c2e">10379</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE_MASK (0x2000000U)</span></div><div class="line"><a name="l10380"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3cd8e6a56d0090ea59181d920a5c5a03">10380</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE_SHIFT (25U)</span></div><div class="line"><a name="l10381"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadabe4702a66454f0b1e57bfacaf7a711">10381</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE_SHIFT)) &amp; XCVR_RX_DIG_CCA_ED_LQI_STAT_0_MEAS_COMPLETE_MASK)</span></div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;</div><div class="line"><a name="l10384"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga12df7f7fdd63225c5bfd2ffc6c70f812">10384</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0_MASK (0x3FU)</span></div><div class="line"><a name="l10385"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3f38d257d73382d62d9eadd98526a399">10385</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0_SHIFT (0U)</span></div><div class="line"><a name="l10386"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf2d7a5873957407eeda68b5982ae85d0">10386</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_0_RX_CH_FILT_H0_MASK)</span></div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;</div><div class="line"><a name="l10389"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf24c0c3b7d2ecef1db8b00fdd36b88eb">10389</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1_MASK (0x3FU)</span></div><div class="line"><a name="l10390"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga396bda5d78de0e7340c268ccdfd0dd16">10390</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1_SHIFT (0U)</span></div><div class="line"><a name="l10391"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac05697d49ccf41f6d28788e3cc870089">10391</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_1_RX_CH_FILT_H1_MASK)</span></div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;</div><div class="line"><a name="l10394"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1af15db1e2b350e00ebd865c11ee0a38">10394</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2_MASK (0x7FU)</span></div><div class="line"><a name="l10395"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga34a634daff6faee8aecf3086c68f473b">10395</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2_SHIFT (0U)</span></div><div class="line"><a name="l10396"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga832124e2b4eda2591b4b3623fef779b8">10396</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_2_RX_CH_FILT_H2_MASK)</span></div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;</div><div class="line"><a name="l10399"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga284c04ed3db3bc42d55e684700ae7af8">10399</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3_MASK (0x7FU)</span></div><div class="line"><a name="l10400"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa75d9921468d82c03fdbe2c83530dc5c">10400</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3_SHIFT (0U)</span></div><div class="line"><a name="l10401"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5fb1ce6b0036ae0fdde55fcc6fe8a8c0">10401</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_3_RX_CH_FILT_H3_MASK)</span></div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;</div><div class="line"><a name="l10404"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga324cceee4da667dd594efe60d717d557">10404</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4_MASK (0x7FU)</span></div><div class="line"><a name="l10405"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadfda60a054726c9766e7b88c8b3f5d5c">10405</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4_SHIFT (0U)</span></div><div class="line"><a name="l10406"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga46f7f4cab72bed457260de6e2fa0cec8">10406</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_4_RX_CH_FILT_H4_MASK)</span></div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;</div><div class="line"><a name="l10409"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7e550cb12952210ae42751278c5e9bf6">10409</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5_MASK (0x7FU)</span></div><div class="line"><a name="l10410"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8372014b923af05bc0dfe0278b11bef3">10410</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5_SHIFT (0U)</span></div><div class="line"><a name="l10411"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3c3dd47c7f669f0de73d5bcad51f08d7">10411</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_5_RX_CH_FILT_H5_MASK)</span></div><div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;</div><div class="line"><a name="l10414"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga86c90374c0f0891cf7af320dbe7ec5a9">10414</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6_MASK (0xFFU)</span></div><div class="line"><a name="l10415"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac22cc43651151d8a44af178a1e3bc562">10415</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6_SHIFT (0U)</span></div><div class="line"><a name="l10416"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0103a436b2a242765ab5bbe038e7ba64">10416</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_6_RX_CH_FILT_H6_MASK)</span></div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;</div><div class="line"><a name="l10419"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad03d0df5b91f77203bb7b47cb923c7bf">10419</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7_MASK (0xFFU)</span></div><div class="line"><a name="l10420"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga58d04e3fed8fb2f8a4ddf2cade9fa280">10420</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7_SHIFT (0U)</span></div><div class="line"><a name="l10421"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaecbc336ce81147aeb333a5b245fa11f8">10421</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_7_RX_CH_FILT_H7_MASK)</span></div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;</div><div class="line"><a name="l10424"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafcaa778d13c7e0ff756b1c3e77e3cd5e">10424</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8_MASK (0x1FFU)</span></div><div class="line"><a name="l10425"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga49cd929a3625162a1efe2af2482c0d99">10425</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8_SHIFT (0U)</span></div><div class="line"><a name="l10426"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga89870f9fbb9113f73e624599ad7c04b2">10426</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_8_RX_CH_FILT_H8_MASK)</span></div><div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;</div><div class="line"><a name="l10429"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga088933014394cbfc420629a46f057060">10429</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9_MASK (0x1FFU)</span></div><div class="line"><a name="l10430"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9c04b19f4023d249ebe19fe16df367d8">10430</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9_SHIFT (0U)</span></div><div class="line"><a name="l10431"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7838ff6c287ee57055f805fe84628e49">10431</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_9_RX_CH_FILT_H9_MASK)</span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;</div><div class="line"><a name="l10434"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0360589d7a3d10d81afccc022d7e50f8">10434</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10_MASK (0x3FFU)</span></div><div class="line"><a name="l10435"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gade3e6da05ffc9ec01e0dde0bd0861b81">10435</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10_SHIFT (0U)</span></div><div class="line"><a name="l10436"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0cd04d394269b047947071ca5cc4f0cb">10436</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_10_RX_CH_FILT_H10_MASK)</span></div><div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;</div><div class="line"><a name="l10439"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga12ffae38a824f660f68c8466672f7cea">10439</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11_MASK (0x3FFU)</span></div><div class="line"><a name="l10440"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga21fbc8cbb34b49647d022cb48cb5c105">10440</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11_SHIFT (0U)</span></div><div class="line"><a name="l10441"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga829dc06a806e54e802652ad3f37c70b7">10441</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11_SHIFT)) &amp; XCVR_RX_DIG_RX_CHF_COEF_11_RX_CH_FILT_H11_MASK)</span></div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;</div><div class="line"><a name="l10444"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga10c04aca1281eccd791e550aa93dfb35">10444</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_MASK (0x1F0000U)</span></div><div class="line"><a name="l10445"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7044e4a34c8b5bb0d67ce137b439201c">10445</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_SHIFT (16U)</span></div><div class="line"><a name="l10446"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa638b04aebc0e90f7761b9f1338ef449">10446</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_SHIFT)) &amp; XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_MASK)</span></div><div class="line"><a name="l10447"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga54ffca33de1474bbefa2adcc18790a1f">10447</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN_MASK (0x1000000U)</span></div><div class="line"><a name="l10448"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9227e040e1485ff728919c5419a15cb7">10448</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN_SHIFT (24U)</span></div><div class="line"><a name="l10449"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab10a6aaab5f9fcf5123d6447958a1e5b">10449</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN_SHIFT)) &amp; XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_MAN_IDX_EN_MASK)</span></div><div class="line"><a name="l10450"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga11d9a982771f90d0f62b6c4d32925406">10450</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT_MASK (0x2000000U)</span></div><div class="line"><a name="l10451"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaea9f480e84b8778502d10ad94bf7ebbb">10451</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT_SHIFT (25U)</span></div><div class="line"><a name="l10452"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaeb47252e2be60970695fd7754fbf52ac">10452</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT_SHIFT)) &amp; XCVR_RX_DIG_AGC_MAN_AGC_IDX_AGC_DCOC_START_PT_MASK)</span></div><div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;</div><div class="line"><a name="l10455"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac53557a8f748f66ff283bf268fc2b049">10455</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN_MASK (0x7FU)</span></div><div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1149ee3fdd2bb0c2eb7587d153c57a6f">10456</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN_SHIFT (0U)</span></div><div class="line"><a name="l10457"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5900fe12a26bbb5dbdd7ffdfc89852f0">10457</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN_SHIFT)) &amp; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_NWIN_MASK)</span></div><div class="line"><a name="l10458"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab29d748e517c8ea9e9737d6bbc0fc5d9">10458</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE_MASK (0xF00U)</span></div><div class="line"><a name="l10459"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab7e9781f6ac57517eaddad04eb3f7c81">10459</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE_SHIFT (8U)</span></div><div class="line"><a name="l10460"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga37eb3e1a7da9897ae8dbdc31d1fe3283">10460</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE_SHIFT)) &amp; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ITER_FREEZE_MASK)</span></div><div class="line"><a name="l10461"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4b373a0340578fea35944e06642ec03c">10461</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA_MASK (0x7000U)</span></div><div class="line"><a name="l10462"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7cc24571fb5d5870a6a04c2b42a97f2f">10462</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA_SHIFT (12U)</span></div><div class="line"><a name="l10463"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga409d1d82699d48ab84e0483d686f4b12">10463</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA_SHIFT)) &amp; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_ALPHA_MASK)</span></div><div class="line"><a name="l10464"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga480b7f73e485ae8bc16ffa059f47daff">10464</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY_MASK (0x70000U)</span></div><div class="line"><a name="l10465"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad5d986d5ac8eecfb1f4f34283459d5c3">10465</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY_SHIFT (16U)</span></div><div class="line"><a name="l10466"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga76d244a0a3b30d1082d325119d97ba69">10466</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY_SHIFT)) &amp; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_DLY_MASK)</span></div><div class="line"><a name="l10467"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1db46b9b46d3c819402bd154fb779717">10467</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN_MASK (0x100000U)</span></div><div class="line"><a name="l10468"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaffd8ed0ce6a977c2412bee82659c76f6">10468</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN_SHIFT (20U)</span></div><div class="line"><a name="l10469"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4d8b1f1c310f6e8849f0d6bf681d979c">10469</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN_SHIFT)) &amp; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_EXT_DC_EN_MASK)</span></div><div class="line"><a name="l10470"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac1b62d3befaa6a653e60a76ed736d090">10470</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX_MASK (0x1F000000U)</span></div><div class="line"><a name="l10471"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4cdc46fb09446ae782d62451cc4b474c">10471</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX_SHIFT (24U)</span></div><div class="line"><a name="l10472"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa58cc253569e58373259ae2524641494">10472</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX_SHIFT)) &amp; XCVR_RX_DIG_DC_RESID_CTRL_DC_RESID_MIN_AGC_IDX_MASK)</span></div><div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;</div><div class="line"><a name="l10475"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaadc1e539e11b383280b43b845f56dcef">10475</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I_MASK (0x1FFFU)</span></div><div class="line"><a name="l10476"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac41acd40974bb45ae14d0bd563a128d5">10476</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I_SHIFT (0U)</span></div><div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga29c4f74388b5608bd3a7c9b956eed3ac">10477</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I_SHIFT)) &amp; XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_I_MASK)</span></div><div class="line"><a name="l10478"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad82ecddccf6a49557a06224a780724f7">10478</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q_MASK (0x1FFF0000U)</span></div><div class="line"><a name="l10479"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga22cd24f201c7efc1d130db5ef7d31e9e">10479</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q_SHIFT (16U)</span></div><div class="line"><a name="l10480"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae8fc58c1f10ed0d17b65b7a7b61e973c">10480</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q_SHIFT)) &amp; XCVR_RX_DIG_DC_RESID_EST_DC_RESID_OFFSET_Q_MASK)</span></div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;</div><div class="line"><a name="l10483"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga637b3e54dcdc4ac599b18e6db5bd00ba">10483</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET_MASK (0xFU)</span></div><div class="line"><a name="l10484"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga904cbeb1127b0503096ab5f0f2028160">10484</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET_SHIFT (0U)</span></div><div class="line"><a name="l10485"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2212a10f4651162f39ae8de9afd47943">10485</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_OFFSET_MASK)</span></div><div class="line"><a name="l10486"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1b34da53a0e690921a8d68b70ea87327">10486</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL_MASK (0x1F0U)</span></div><div class="line"><a name="l10487"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga646c39557516e7dcd933ceb825b5215a">10487</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL_SHIFT (4U)</span></div><div class="line"><a name="l10488"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9811492b63b95425a37a54f29cb8c214">10488</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_MANUAL_MASK)</span></div><div class="line"><a name="l10489"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab69bbc9271b1786e73ca13c07ca891eb">10489</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS_MASK (0x200U)</span></div><div class="line"><a name="l10490"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9f1f297dcf38b1795665fb2e77e1bd4b">10490</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS_SHIFT (9U)</span></div><div class="line"><a name="l10491"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga89869f152fa2af630f69249768bcc37a">10491</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL0_BBA_RCCAL_DIS_MASK)</span></div><div class="line"><a name="l10492"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga080f4a0bd38282ab14b608ad6e06dadc">10492</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY_MASK (0x3000U)</span></div><div class="line"><a name="l10493"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5208ae4bb1b3614c3f037c1f3ff28a60">10493</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY_SHIFT (12U)</span></div><div class="line"><a name="l10494"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4a6b7a1642c7d4bf6a7d890604a5d592">10494</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_SMP_DLY_MASK)</span></div><div class="line"><a name="l10495"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4010435d20bc103dc88c6a971322d284">10495</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV_MASK (0x8000U)</span></div><div class="line"><a name="l10496"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae029a5f8b9dd18c889c69b90cb8e7c4d">10496</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV_SHIFT (15U)</span></div><div class="line"><a name="l10497"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa2ebd7da94de1305070db0070fcfeee9">10497</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL0_RCCAL_COMP_INV_MASK)</span></div><div class="line"><a name="l10498"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab7dde19aff5c13c270101288a4a687d1">10498</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET_MASK (0xF0000U)</span></div><div class="line"><a name="l10499"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga618bf19a29041b8455c82006c7d894c6">10499</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET_SHIFT (16U)</span></div><div class="line"><a name="l10500"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad7423a6aa28810590bd4e60eaaf6d2f9">10500</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_OFFSET_MASK)</span></div><div class="line"><a name="l10501"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaca2b33ca3baf6885ad60433204e8d15d">10501</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL_MASK (0x1F00000U)</span></div><div class="line"><a name="l10502"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf15729867f61c88d36757fd1cf17f1c2">10502</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL_SHIFT (20U)</span></div><div class="line"><a name="l10503"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaec10d052a1e8aff5fa3ea574051ece7a">10503</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_MANUAL_MASK)</span></div><div class="line"><a name="l10504"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6ec19d71fa90839428c45df8aa9b2022">10504</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS_MASK (0x2000000U)</span></div><div class="line"><a name="l10505"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabfb986662bad87326a24bbc79fa5d91f">10505</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS_SHIFT (25U)</span></div><div class="line"><a name="l10506"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad790c60961b939629b108214d45c75ec">10506</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL0_TZA_RCCAL_DIS_MASK)</span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;</div><div class="line"><a name="l10509"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga92774c1ae220218cd73d459c8a7a64f8">10509</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET_MASK (0xFU)</span></div><div class="line"><a name="l10510"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gafadc4508d0c04e09cea3b6acc25434bd">10510</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET_SHIFT (0U)</span></div><div class="line"><a name="l10511"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabf26c7da647261ecf3510b647bca095c">10511</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_OFFSET_MASK)</span></div><div class="line"><a name="l10512"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga317f0f5aaa6029cc557e3324098db7e9">10512</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL_MASK (0x1F0U)</span></div><div class="line"><a name="l10513"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga21e1d548da1a50c001e118161e55ac63">10513</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL_SHIFT (4U)</span></div><div class="line"><a name="l10514"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaea1e2a8c6f50f2f164b0e8de7548b898">10514</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_MANUAL_MASK)</span></div><div class="line"><a name="l10515"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gab19f6801bd1ad867b09558f44eb1eb56">10515</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS_MASK (0x200U)</span></div><div class="line"><a name="l10516"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad259e856c3a31e53001a8d58161be9ab">10516</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS_SHIFT (9U)</span></div><div class="line"><a name="l10517"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7c0d976a546e0b3164a42ed59ff6f903">10517</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL1_ADC_RCCAL_DIS_MASK)</span></div><div class="line"><a name="l10518"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga132b056c0af7e4254b835fb25971d881">10518</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET_MASK (0xF0000U)</span></div><div class="line"><a name="l10519"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1e504227fc7eb22f879a11b4ca705f5a">10519</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET_SHIFT (16U)</span></div><div class="line"><a name="l10520"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa246b183c4d7db2e3ee7754999c53ec3">10520</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_OFFSET_MASK)</span></div><div class="line"><a name="l10521"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gade36ac13fcc0c4ede503aae39d056e91">10521</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL_MASK (0x1F00000U)</span></div><div class="line"><a name="l10522"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga5e52304d9a1098580a5a3f24186a3b33">10522</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL_SHIFT (20U)</span></div><div class="line"><a name="l10523"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae4875c78f49257a19b8eb4b3b0964cb8">10523</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_MANUAL_MASK)</span></div><div class="line"><a name="l10524"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga018fceb475d34388b44e63080ddd7471">10524</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS_MASK (0x2000000U)</span></div><div class="line"><a name="l10525"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga75e060433ffa7b3f4ef13ca9305ba70b">10525</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS_SHIFT (25U)</span></div><div class="line"><a name="l10526"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf2bd5fe68f2b716985bc764e6be19d09">10526</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_CTRL1_BBA2_RCCAL_DIS_MASK)</span></div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;</div><div class="line"><a name="l10529"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0fa2bd79f9d45c992b6dea1d1237e04e">10529</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE_MASK (0x1FU)</span></div><div class="line"><a name="l10530"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gadb2f468326a11ba77db021813ca4ccd4">10530</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE_SHIFT (0U)</span></div><div class="line"><a name="l10531"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0413db57d99b88a65b5a4307aff24fed">10531</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_STAT_RCCAL_CODE_MASK)</span></div><div class="line"><a name="l10532"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac024091f46b92fd41f84be25d6a36ed1">10532</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL_MASK (0x3E0U)</span></div><div class="line"><a name="l10533"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga696d3282d41c47be019a01fe9068d44c">10533</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL_SHIFT (5U)</span></div><div class="line"><a name="l10534"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga731983f6c859edaa215d29a09b9b2c7f">10534</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_STAT_ADC_RCCAL_MASK)</span></div><div class="line"><a name="l10535"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8b7fe0957bd6f6b4d427cac7fa8a10b2">10535</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL_MASK (0x7C00U)</span></div><div class="line"><a name="l10536"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga31d88b95828111d28e256e395034a2d2">10536</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL_SHIFT (10U)</span></div><div class="line"><a name="l10537"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6410b6a3a474530783b5c0d57d0ef6e4">10537</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_STAT_BBA2_RCCAL_MASK)</span></div><div class="line"><a name="l10538"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa83a73224a303529553e46e17eb0e079">10538</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL_MASK (0x1F0000U)</span></div><div class="line"><a name="l10539"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga2b28849cc3365e2328c0137ce88b5ca5">10539</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL_SHIFT (16U)</span></div><div class="line"><a name="l10540"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga67f35566a1a584290058f4de0d8ad5f9">10540</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_STAT_BBA_RCCAL_MASK)</span></div><div class="line"><a name="l10541"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6ee4b22b833d2e9a223c85a48401c7fd">10541</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL_MASK (0x3E00000U)</span></div><div class="line"><a name="l10542"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8c2f29ddd97732c25870032c49119a95">10542</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL_SHIFT (21U)</span></div><div class="line"><a name="l10543"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1d9ce216ec74569ba678a87f74b43176">10543</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL_SHIFT)) &amp; XCVR_RX_DIG_RX_RCCAL_STAT_TZA_RCCAL_MASK)</span></div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;</div><div class="line"><a name="l10546"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga87ff0bc855b1f068bd226d8d82fd6cee">10546</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL_MASK (0x7FU)</span></div><div class="line"><a name="l10547"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf73a87e3bee57805368fc79d83692058">10547</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL_SHIFT (0U)</span></div><div class="line"><a name="l10548"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6048b40b716752062f82dd9eccfb3570">10548</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MANUAL_MASK)</span></div><div class="line"><a name="l10549"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf851ab9d9ac36efa634ce77358a9ff71">10549</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS_MASK (0x80U)</span></div><div class="line"><a name="l10550"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0b561a6312648dfe27c278b654730c68">10550</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS_SHIFT (7U)</span></div><div class="line"><a name="l10551"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7c53d444e13ee0fadfc3775b13fb9af7">10551</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_AUXPLL_DAC_CAL_ADJUST_DIS_MASK)</span></div><div class="line"><a name="l10552"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaf1ae92a1c45a78cc302e2d27203025b7">10552</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT_MASK (0x100U)</span></div><div class="line"><a name="l10553"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad4bf8b25f4eb07ee32f0023f1ab06e0c">10553</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT_SHIFT (8U)</span></div><div class="line"><a name="l10554"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad04e4107e12786231695c4a327b5ae9b">10554</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_RUN_CNT_MASK)</span></div><div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabb0dcfa88efafcc2668d07cce38a3ae9">10555</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV_MASK (0x200U)</span></div><div class="line"><a name="l10556"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae0d8cf7467f8e952ce4975ab185a38fa">10556</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV_SHIFT (9U)</span></div><div class="line"><a name="l10557"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga39363cd576bc5f5a0add0123db587023">10557</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_COMP_INV_MASK)</span></div><div class="line"><a name="l10558"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8ac99770e1a5ff3d54ab55c9eae43a72">10558</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY_MASK (0xC00U)</span></div><div class="line"><a name="l10559"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1ed1149ebbad042665dd28b1e0e012fb">10559</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY_SHIFT (10U)</span></div><div class="line"><a name="l10560"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga977e6f1dc6f8aa02aaab35824c7ff75b">10560</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_FCAL_SMP_DLY_MASK)</span></div><div class="line"><a name="l10561"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1b791e56e219629a6c0a2eedb2aee69c">10561</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MASK (0x7F0000U)</span></div><div class="line"><a name="l10562"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga405269daaae150a74842c043e896c88e">10562</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_SHIFT (16U)</span></div><div class="line"><a name="l10563"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad4c057d98e0cab617eab12e1394510bd">10563</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CTRL_DAC_CAL_ADJUST_MASK)</span></div><div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;</div><div class="line"><a name="l10566"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga22ef18c7fa54e51909f36697e3265661">10566</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6_MASK (0x3FFU)</span></div><div class="line"><a name="l10567"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0ee861b24e58cfbce4094ea5391357f8">10567</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6_SHIFT (0U)</span></div><div class="line"><a name="l10568"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga3fd6eb9ef3f3cdb2f45ddbb93ed4a15a">10568</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_COUNT_6_MASK)</span></div><div class="line"><a name="l10569"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0e355eee826240086730cf2563d89bf3">10569</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF_MASK (0x3FF0000U)</span></div><div class="line"><a name="l10570"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga17385bbebd1c66a573cc20fa8ba248db">10570</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF_SHIFT (16U)</span></div><div class="line"><a name="l10571"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga330c1158bd64053fe84b911545a9dda6">10571</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CNT6_FCAL_BESTDIFF_MASK)</span></div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;</div><div class="line"><a name="l10574"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga81ac6503a5de30dfaf03283509e65347">10574</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4_MASK (0x3FFU)</span></div><div class="line"><a name="l10575"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad5ca4242a8b94e6d1277556deecee6cb">10575</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4_SHIFT (0U)</span></div><div class="line"><a name="l10576"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga8c12ec44aaabf943a692600043b31d60">10576</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_4_MASK)</span></div><div class="line"><a name="l10577"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga11b50088e19687326dc8a2e967ad1f4a">10577</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5_MASK (0x3FF0000U)</span></div><div class="line"><a name="l10578"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga4abd535da01f76f5176ba933bb0f99d4">10578</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5_SHIFT (16U)</span></div><div class="line"><a name="l10579"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaae140177a75f2bc7995df1cbb92063ff">10579</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CNT5_4_FCAL_COUNT_5_MASK)</span></div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;</div><div class="line"><a name="l10582"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga63d4148a0bf5dbbe13f4a73e3e5b0ddc">10582</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2_MASK (0x3FFU)</span></div><div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa8b607a6826bf4e56afafb3179efab40">10583</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2_SHIFT (0U)</span></div><div class="line"><a name="l10584"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gabc4687bc7b42b7677922d52f5de9f388">10584</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_2_MASK)</span></div><div class="line"><a name="l10585"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae11d269cc80b53c93df5d9b52e033814">10585</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3_MASK (0x3FF0000U)</span></div><div class="line"><a name="l10586"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga59afda3396f09cba0e3b4d4c9f45f20f">10586</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3_SHIFT (16U)</span></div><div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad69a319cbece21aca4c557d9d1ba412d">10587</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CNT3_2_FCAL_COUNT_3_MASK)</span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;</div><div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9ea9c6d6f43a5b3c65b56764ee20ca88">10590</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0_MASK (0x3FFU)</span></div><div class="line"><a name="l10591"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga13d3e08892bc0546aa6781bf68928d6c">10591</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0_SHIFT (0U)</span></div><div class="line"><a name="l10592"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9f00595430c3b09bd19498cce726908b">10592</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_0_MASK)</span></div><div class="line"><a name="l10593"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7cd32365bdae3f56495a822b2b26686b">10593</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1_MASK (0x3FF0000U)</span></div><div class="line"><a name="l10594"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga03d4ad21e922983200ecdfc0af3096e0">10594</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1_SHIFT (16U)</span></div><div class="line"><a name="l10595"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gae1b38fe83f464f2333c6bb05ff60ecc1">10595</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1_SHIFT)) &amp; XCVR_RX_DIG_AUXPLL_FCAL_CNT1_0_FCAL_COUNT_1_MASK)</span></div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;</div><div class="line"><a name="l10598"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaa8c2962aa69e3442191b227b93c6060a">10598</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ_MASK (0x7U)</span></div><div class="line"><a name="l10599"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga303af7eaa80db16df63a46d29e0713f4">10599</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ_SHIFT (0U)</span></div><div class="line"><a name="l10600"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga24ad6d855c45dc0885bfa1f327dcb95b">10600</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ_SHIFT)) &amp; XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_FREQ_MASK)</span></div><div class="line"><a name="l10601"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaca0ea2ea98e21beab660790c65fd410f">10601</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE_MASK (0x8U)</span></div><div class="line"><a name="l10602"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga01cf84dc75c2eb29fe6ebaf9c0208015">10602</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE_SHIFT (3U)</span></div><div class="line"><a name="l10603"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gaed6f45987186696966c8bbb05095e2fa">10603</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE_SHIFT)) &amp; XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_SCALE_MASK)</span></div><div class="line"><a name="l10604"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gac6354488be1215cd6b5b7bc9bf3ebe67">10604</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN_MASK (0x10U)</span></div><div class="line"><a name="l10605"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga9698c2ff5c0670c261652e3191d0df67">10605</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN_SHIFT (4U)</span></div><div class="line"><a name="l10606"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad4f5a8a90b55a4b521fb6dcec7999a7e">10606</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN_SHIFT)) &amp; XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_TZA_EN_MASK)</span></div><div class="line"><a name="l10607"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#gad69485e918dfda9aa57f79c91ccaf7de">10607</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN_MASK (0x20U)</span></div><div class="line"><a name="l10608"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga88b854ef838334d1dabd0823315249f7">10608</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN_SHIFT (5U)</span></div><div class="line"><a name="l10609"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga55891264384b6951f21964013d7a2343">10609</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN_SHIFT)) &amp; XCVR_RX_DIG_RXDIG_DFT_DFT_TONE_BBA_EN_MASK)</span></div><div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;</div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160; <span class="comment">/* end of group XCVR_RX_DIG_Register_Masks */</span></div><div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;</div><div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;</div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="comment">/* XCVR_RX_DIG - Peripheral instance base addresses */</span></div><div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga7efe882f3033ab91a14e29f829087c05">10619</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BASE                         (0x4005C000u)</span></div><div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;</div><div class="line"><a name="l10621"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga0445a868008a8404813f4204d6e09493">10621</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG                              ((XCVR_RX_DIG_Type *)XCVR_RX_DIG_BASE)</span></div><div class="line"><a name="l10622"></a><span class="lineno">10622</span>&#160;</div><div class="line"><a name="l10623"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga1904552c68cfca3b1fbe31c6098e4825">10623</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BASE_ADDRS                   { XCVR_RX_DIG_BASE }</span></div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;</div><div class="line"><a name="l10625"></a><span class="lineno"><a class="line" href="group___x_c_v_r___r_x___d_i_g___register___masks.html#ga6309d0c9bbe878e24f510a546f2d1ceb">10625</a></span>&#160;<span class="preprocessor">#define XCVR_RX_DIG_BASE_PTRS                    { XCVR_RX_DIG }</span></div><div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160; <span class="comment">/* end of group XCVR_RX_DIG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10630"></a><span class="lineno">10630</span>&#160;</div><div class="line"><a name="l10631"></a><span class="lineno">10631</span>&#160;</div><div class="line"><a name="l10632"></a><span class="lineno">10632</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;<span class="comment">   -- XCVR_TSM Peripheral Access Layer</span></div><div class="line"><a name="l10634"></a><span class="lineno">10634</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160;</div><div class="line"><a name="l10642"></a><span class="lineno"><a class="line" href="struct_x_c_v_r___t_s_m___type.html">10642</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10643"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">10643</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                              </div><div class="line"><a name="l10644"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga605ea7ecd55a2011e5457c14bb9fd474">10644</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga605ea7ecd55a2011e5457c14bb9fd474">END_OF_SEQ</a>;                        </div><div class="line"><a name="l10645"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga537fb2288af29f67531ef85fededdc1d">10645</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga537fb2288af29f67531ef85fededdc1d">OVRD0</a>;                             </div><div class="line"><a name="l10646"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga44de6724c10c7d6f1ceb9a1c3ec2e71c">10646</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga44de6724c10c7d6f1ceb9a1c3ec2e71c">OVRD1</a>;                             </div><div class="line"><a name="l10647"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2bb10f9d3a902b91d8455acae40fa23">10647</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2bb10f9d3a902b91d8455acae40fa23">OVRD2</a>;                             </div><div class="line"><a name="l10648"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa08b4b51832b81745914363847a9cc0">10648</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa08b4b51832b81745914363847a9cc0">OVRD3</a>;                             </div><div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f2dd009746a467c2998066b7ce652bc">10649</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f2dd009746a467c2998066b7ce652bc">PA_POWER</a>;                          </div><div class="line"><a name="l10650"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ae51007dfe944a024920d2235734065">10650</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ae51007dfe944a024920d2235734065">PA_RAMP_TBL0</a>;                      </div><div class="line"><a name="l10651"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga053a05f81d8d7af9c37d15a5c369c82c">10651</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga053a05f81d8d7af9c37d15a5c369c82c">PA_RAMP_TBL1</a>;                      </div><div class="line"><a name="l10652"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5d6ec01bb43e824a7c2b289a7ffb6630">10652</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5d6ec01bb43e824a7c2b289a7ffb6630">RECYCLE_COUNT</a>;                     </div><div class="line"><a name="l10653"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae78850c37933e8a299403656b696bb54">10653</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae78850c37933e8a299403656b696bb54">FAST_CTRL1</a>;                        </div><div class="line"><a name="l10654"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga108d8578b256609d13986583fcf6edd7">10654</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga108d8578b256609d13986583fcf6edd7">FAST_CTRL2</a>;                        </div><div class="line"><a name="l10655"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf86c8cf6e239d47abd59a9f446c8af68">10655</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf86c8cf6e239d47abd59a9f446c8af68">TIMING00</a>;                          </div><div class="line"><a name="l10656"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b6283ec3e83990f9f1645e42a7bda45">10656</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b6283ec3e83990f9f1645e42a7bda45">TIMING01</a>;                          </div><div class="line"><a name="l10657"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76ab72ba50beb4b9f52f44e0854c9de8">10657</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76ab72ba50beb4b9f52f44e0854c9de8">TIMING02</a>;                          </div><div class="line"><a name="l10658"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga00ed4856c576e935aad1353970e6036f">10658</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga00ed4856c576e935aad1353970e6036f">TIMING03</a>;                          </div><div class="line"><a name="l10659"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a0da65fb1366d66d781584768f58eeb">10659</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a0da65fb1366d66d781584768f58eeb">TIMING04</a>;                          </div><div class="line"><a name="l10660"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga26266af3b5b60dbcf4ce4eeba865ccc6">10660</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga26266af3b5b60dbcf4ce4eeba865ccc6">TIMING05</a>;                          </div><div class="line"><a name="l10661"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb01687cfe9d541d001c1b5a976b5fc8">10661</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb01687cfe9d541d001c1b5a976b5fc8">TIMING06</a>;                          </div><div class="line"><a name="l10662"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga056a20cf2a405ce0ba826a607479c7e2">10662</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga056a20cf2a405ce0ba826a607479c7e2">TIMING07</a>;                          </div><div class="line"><a name="l10663"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad72b171f2313aedf39cd61f805f7b003">10663</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad72b171f2313aedf39cd61f805f7b003">TIMING08</a>;                          </div><div class="line"><a name="l10664"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa9cb66330be671edfcc323fdb04bf1c6">10664</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa9cb66330be671edfcc323fdb04bf1c6">TIMING09</a>;                          </div><div class="line"><a name="l10665"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad334236a35114f55a8d146283022ffd">10665</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad334236a35114f55a8d146283022ffd">TIMING10</a>;                          </div><div class="line"><a name="l10666"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac219c4a11091569a84bbe4f7b6121738">10666</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac219c4a11091569a84bbe4f7b6121738">TIMING11</a>;                          </div><div class="line"><a name="l10667"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9abc227f56577844c4f195958adf2263">10667</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9abc227f56577844c4f195958adf2263">TIMING12</a>;                          </div><div class="line"><a name="l10668"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga61a980bd5a3296c036eef55bb3fe43b0">10668</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga61a980bd5a3296c036eef55bb3fe43b0">TIMING13</a>;                          </div><div class="line"><a name="l10669"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab2878f9bc537ae1f333168869904ca58">10669</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab2878f9bc537ae1f333168869904ca58">TIMING14</a>;                          </div><div class="line"><a name="l10670"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02fc032409eff0a4f91d74db36a18003">10670</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02fc032409eff0a4f91d74db36a18003">TIMING15</a>;                          </div><div class="line"><a name="l10671"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga33d16fb9acf86170e6b2d2410024ecc5">10671</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga33d16fb9acf86170e6b2d2410024ecc5">TIMING16</a>;                          </div><div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gade4e1a9c10baebe4753604090f748291">10672</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gade4e1a9c10baebe4753604090f748291">TIMING17</a>;                          </div><div class="line"><a name="l10673"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c29b7e4585068824fe9dcfcca60359c">10673</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c29b7e4585068824fe9dcfcca60359c">TIMING18</a>;                          </div><div class="line"><a name="l10674"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ae24d109ac23f5659ba868c5506d418">10674</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ae24d109ac23f5659ba868c5506d418">TIMING19</a>;                          </div><div class="line"><a name="l10675"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga898a901fd74b88544978df4ee408ac18">10675</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga898a901fd74b88544978df4ee408ac18">TIMING20</a>;                          </div><div class="line"><a name="l10676"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga34bd20709bd796acc0381915c735da69">10676</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga34bd20709bd796acc0381915c735da69">TIMING21</a>;                          </div><div class="line"><a name="l10677"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga509366358a068332217b9a388b326b0a">10677</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga509366358a068332217b9a388b326b0a">TIMING22</a>;                          </div><div class="line"><a name="l10678"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf303bd9c744b7cfb3da6e88decd36fa">10678</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf303bd9c744b7cfb3da6e88decd36fa">TIMING23</a>;                          </div><div class="line"><a name="l10679"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae07a45916f0e2fae833fc86ff00453e2">10679</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae07a45916f0e2fae833fc86ff00453e2">TIMING24</a>;                          </div><div class="line"><a name="l10680"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaabb86ea82e9024744ee1e5a65a7f2569">10680</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaabb86ea82e9024744ee1e5a65a7f2569">TIMING25</a>;                          </div><div class="line"><a name="l10681"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaec38273b2becc1934c1948cabe7b2179">10681</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaec38273b2becc1934c1948cabe7b2179">TIMING26</a>;                          </div><div class="line"><a name="l10682"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ab9f1ae6db58117fa70fea05e2b87a4">10682</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ab9f1ae6db58117fa70fea05e2b87a4">TIMING27</a>;                          </div><div class="line"><a name="l10683"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab41180d1585284eb32f0ee88f2e59b64">10683</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab41180d1585284eb32f0ee88f2e59b64">TIMING28</a>;                          </div><div class="line"><a name="l10684"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5a15e04872a2e3a0df483ac88f108fc1">10684</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5a15e04872a2e3a0df483ac88f108fc1">TIMING29</a>;                          </div><div class="line"><a name="l10685"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8861ac7dd130d78c0691ee29473d6bff">10685</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8861ac7dd130d78c0691ee29473d6bff">TIMING30</a>;                          </div><div class="line"><a name="l10686"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac541f85afcf98c5b7ee2b89fcbf2c2be">10686</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac541f85afcf98c5b7ee2b89fcbf2c2be">TIMING31</a>;                          </div><div class="line"><a name="l10687"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga924059832a57038f03cd3066822a4eae">10687</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga924059832a57038f03cd3066822a4eae">TIMING32</a>;                          </div><div class="line"><a name="l10688"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9d2891574d917bd4f1b6cc62d4a96bfc">10688</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9d2891574d917bd4f1b6cc62d4a96bfc">TIMING33</a>;                          </div><div class="line"><a name="l10689"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38e5b981ee21c9992c525ef6d7c1b7ff">10689</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38e5b981ee21c9992c525ef6d7c1b7ff">TIMING34</a>;                          </div><div class="line"><a name="l10690"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga24b81ea85001795264661ff1b873c837">10690</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga24b81ea85001795264661ff1b873c837">TIMING35</a>;                          </div><div class="line"><a name="l10691"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4747eceded44bcf684f7da48b00578ec">10691</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4747eceded44bcf684f7da48b00578ec">TIMING36</a>;                          </div><div class="line"><a name="l10692"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0197d8af89fb4626e751b927c8428f43">10692</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0197d8af89fb4626e751b927c8428f43">TIMING37</a>;                          </div><div class="line"><a name="l10693"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga828c8c2e7be84d7ce9062b7c0625c987">10693</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga828c8c2e7be84d7ce9062b7c0625c987">TIMING38</a>;                          </div><div class="line"><a name="l10694"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga52f22da649bad281d97616fa387d6f42">10694</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga52f22da649bad281d97616fa387d6f42">TIMING39</a>;                          </div><div class="line"><a name="l10695"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5e4f54756bae47ac70c7edba9c1c154c">10695</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5e4f54756bae47ac70c7edba9c1c154c">TIMING40</a>;                          </div><div class="line"><a name="l10696"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadf9823e51c8bfb120f939f1cb08e3a66">10696</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadf9823e51c8bfb120f939f1cb08e3a66">TIMING41</a>;                          </div><div class="line"><a name="l10697"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96577e6656d3faf0e3fdc5ed9ed237c5">10697</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96577e6656d3faf0e3fdc5ed9ed237c5">TIMING42</a>;                          </div><div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8e5e0a4b51a801f6304e25dea87472be">10698</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8e5e0a4b51a801f6304e25dea87472be">TIMING43</a>;                          </div><div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1bdb2f1a91c0b57a6c920e1961253308">10699</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1bdb2f1a91c0b57a6c920e1961253308">TIMING44</a>;                          </div><div class="line"><a name="l10700"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85c3dfd94b9d17584178f10529493ea0">10700</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85c3dfd94b9d17584178f10529493ea0">TIMING45</a>;                          </div><div class="line"><a name="l10701"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ccab4c16dac0736205ae0f1ff1ea39c">10701</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ccab4c16dac0736205ae0f1ff1ea39c">TIMING46</a>;                          </div><div class="line"><a name="l10702"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga773955f5223ab8496d56e0c1f8c39c76">10702</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga773955f5223ab8496d56e0c1f8c39c76">TIMING47</a>;                          </div><div class="line"><a name="l10703"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b9acd9df3468d7b75b459133c98a73b">10703</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b9acd9df3468d7b75b459133c98a73b">TIMING48</a>;                          </div><div class="line"><a name="l10704"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a36d32f369ad981917254cad27c7441">10704</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a36d32f369ad981917254cad27c7441">TIMING49</a>;                          </div><div class="line"><a name="l10705"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaabe87fb8099199186fab5f9e0e899afc">10705</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaabe87fb8099199186fab5f9e0e899afc">TIMING50</a>;                          </div><div class="line"><a name="l10706"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20c929e51527ec58ccbd99bc9ba54089">10706</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20c929e51527ec58ccbd99bc9ba54089">TIMING51</a>;                          </div><div class="line"><a name="l10707"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee1bc6fea174634453dcc7437242275e">10707</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee1bc6fea174634453dcc7437242275e">TIMING52</a>;                          </div><div class="line"><a name="l10708"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaec6ee8518acaefbe0786f53a17f28fc9">10708</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaec6ee8518acaefbe0786f53a17f28fc9">TIMING53</a>;                          </div><div class="line"><a name="l10709"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace2280e6ee9b76fc2cdc3250fdecf22f">10709</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace2280e6ee9b76fc2cdc3250fdecf22f">TIMING54</a>;                          </div><div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0302bfb40df4cd3edc18d939a57b66aa">10710</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0302bfb40df4cd3edc18d939a57b66aa">TIMING55</a>;                          </div><div class="line"><a name="l10711"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ea7f7f20c771c0f3f4ce7ba4ff7431">10711</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ea7f7f20c771c0f3f4ce7ba4ff7431">TIMING56</a>;                          </div><div class="line"><a name="l10712"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad9aa5fd4c6f5fc448422c734e0dac539">10712</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad9aa5fd4c6f5fc448422c734e0dac539">TIMING57</a>;                          </div><div class="line"><a name="l10713"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1a8325ce0038027fba52faba389bda71">10713</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1a8325ce0038027fba52faba389bda71">TIMING58</a>;                          </div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;} <a class="code" href="struct_x_c_v_r___t_s_m___type.html">XCVR_TSM_Type</a>;</div><div class="line"><a name="l10715"></a><span class="lineno">10715</span>&#160;</div><div class="line"><a name="l10716"></a><span class="lineno">10716</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="comment">   -- XCVR_TSM Register Masks</span></div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;</div><div class="line"><a name="l10726"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad9b19bfcc65555e2b89a7deb988f4fbf">10726</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_FORCE_TX_EN_MASK           (0x4U)</span></div><div class="line"><a name="l10727"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaed668370a980ad92240e5518e6483832">10727</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_FORCE_TX_EN_SHIFT          (2U)</span></div><div class="line"><a name="l10728"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2c1c0411110d65e664735b2def9c0d13">10728</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_FORCE_TX_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_FORCE_TX_EN_SHIFT)) &amp; XCVR_TSM_CTRL_FORCE_TX_EN_MASK)</span></div><div class="line"><a name="l10729"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac365d0f21dd4f2c347d7e5cc44796795">10729</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_FORCE_RX_EN_MASK           (0x8U)</span></div><div class="line"><a name="l10730"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad7c0ec953f41354729aa095b10fe4596">10730</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_FORCE_RX_EN_SHIFT          (3U)</span></div><div class="line"><a name="l10731"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad915ef3062ffe03fce40537d16f851ee">10731</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_FORCE_RX_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_FORCE_RX_EN_SHIFT)) &amp; XCVR_TSM_CTRL_FORCE_RX_EN_MASK)</span></div><div class="line"><a name="l10732"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3a4aeed5a37996fc2ef87e43bc5b29e6">10732</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_PA_RAMP_SEL_MASK           (0x30U)</span></div><div class="line"><a name="l10733"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacebeb9456f5a5ff408e239a70d7975d0">10733</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_PA_RAMP_SEL_SHIFT          (4U)</span></div><div class="line"><a name="l10734"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaedf83d523fb6ddd3be0de1559cb1274c">10734</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_PA_RAMP_SEL(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_PA_RAMP_SEL_SHIFT)) &amp; XCVR_TSM_CTRL_PA_RAMP_SEL_MASK)</span></div><div class="line"><a name="l10735"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaecc76d7711eb797c4ec8512e5cb3dd63">10735</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_DATA_PADDING_EN_MASK       (0xC0U)</span></div><div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5ed4867e5e25e9385c7fc8feebab57eb">10736</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_DATA_PADDING_EN_SHIFT      (6U)</span></div><div class="line"><a name="l10737"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga401d07f62c35f28bcfe021a742878267">10737</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_DATA_PADDING_EN(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_DATA_PADDING_EN_SHIFT)) &amp; XCVR_TSM_CTRL_DATA_PADDING_EN_MASK)</span></div><div class="line"><a name="l10738"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga92ca72db064b31bed0ec8974711bc44e">10738</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_TSM_IRQ0_EN_MASK           (0x100U)</span></div><div class="line"><a name="l10739"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0b1794a17a96a2201658ddc8181bc125">10739</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_TSM_IRQ0_EN_SHIFT          (8U)</span></div><div class="line"><a name="l10740"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga34ef9a40e946efe1628d618cb35e2c22">10740</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_TSM_IRQ0_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_TSM_IRQ0_EN_SHIFT)) &amp; XCVR_TSM_CTRL_TSM_IRQ0_EN_MASK)</span></div><div class="line"><a name="l10741"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2450d5c5b501aa62d91065c2c0118f50">10741</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_TSM_IRQ1_EN_MASK           (0x200U)</span></div><div class="line"><a name="l10742"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1f0233269377d2ee1a5f448f1d903a87">10742</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_TSM_IRQ1_EN_SHIFT          (9U)</span></div><div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga514fc99fd3e01d95c4b358a203660caf">10743</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_TSM_IRQ1_EN(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_TSM_IRQ1_EN_SHIFT)) &amp; XCVR_TSM_CTRL_TSM_IRQ1_EN_MASK)</span></div><div class="line"><a name="l10744"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacfb51c97500826eb5aede3fdb37d1b52">10744</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_RAMP_DN_DELAY_MASK         (0xF000U)</span></div><div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac3c9bda021a26a90e0177760535ec990">10745</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_RAMP_DN_DELAY_SHIFT        (12U)</span></div><div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga503fa6b4c4b937ad9871182809b6a924">10746</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_RAMP_DN_DELAY(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_RAMP_DN_DELAY_SHIFT)) &amp; XCVR_TSM_CTRL_RAMP_DN_DELAY_MASK)</span></div><div class="line"><a name="l10747"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4c8b3529a263f14703f790d737dc2ad7">10747</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_TX_ABORT_DIS_MASK          (0x10000U)</span></div><div class="line"><a name="l10748"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaba39b0afd751044fe878e558c4e45369">10748</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_TX_ABORT_DIS_SHIFT         (16U)</span></div><div class="line"><a name="l10749"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaecf627f443b215600e2651fbfd28d961">10749</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_TX_ABORT_DIS(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_TX_ABORT_DIS_SHIFT)) &amp; XCVR_TSM_CTRL_TX_ABORT_DIS_MASK)</span></div><div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad17f5f8703afff5b3f4459e0b7f3a40b">10750</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_RX_ABORT_DIS_MASK          (0x20000U)</span></div><div class="line"><a name="l10751"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2c739170b1f18cae187c19ba41be0240">10751</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_RX_ABORT_DIS_SHIFT         (17U)</span></div><div class="line"><a name="l10752"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafef460969099fa9ccb76bec14093b9c6">10752</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_RX_ABORT_DIS(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_RX_ABORT_DIS_SHIFT)) &amp; XCVR_TSM_CTRL_RX_ABORT_DIS_MASK)</span></div><div class="line"><a name="l10753"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga97595bd69c8bc6b19f6d8ba75871596a">10753</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_ABORT_ON_CTUNE_MASK        (0x40000U)</span></div><div class="line"><a name="l10754"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9a7f27b42fc52d61b4c098b5178719e1">10754</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_ABORT_ON_CTUNE_SHIFT       (18U)</span></div><div class="line"><a name="l10755"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga43742096be20f60a6f053a5c597a66c0">10755</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_ABORT_ON_CTUNE(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_ABORT_ON_CTUNE_SHIFT)) &amp; XCVR_TSM_CTRL_ABORT_ON_CTUNE_MASK)</span></div><div class="line"><a name="l10756"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga670d57e435a5283cf68710e4308144a8">10756</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_MASK   (0x80000U)</span></div><div class="line"><a name="l10757"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae93f31a42a432495caf343d9bada6f35">10757</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_SHIFT  (19U)</span></div><div class="line"><a name="l10758"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga32a03fd3748c1702a48fb9477ad21dc8">10758</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_SHIFT)) &amp; XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_MASK)</span></div><div class="line"><a name="l10759"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4571c7b26b1bea45615444d212e503a9">10759</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_MASK    (0x100000U)</span></div><div class="line"><a name="l10760"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga955a2b3de89892883a4fd0929162ec74">10760</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_SHIFT   (20U)</span></div><div class="line"><a name="l10761"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab931f30901b8d3339db57cf37a260feb">10761</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_SHIFT)) &amp; XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_MASK)</span></div><div class="line"><a name="l10762"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab1117205597ab07ec22476b8d852b202">10762</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_BKPT_MASK                  (0xFF000000U)</span></div><div class="line"><a name="l10763"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga55997a6efb33e0d33dcfa2684d107bb9">10763</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_BKPT_SHIFT                 (24U)</span></div><div class="line"><a name="l10764"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5f4d358d03fbced8c2e9f03411f0c928">10764</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_CTRL_BKPT(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_CTRL_BKPT_SHIFT)) &amp; XCVR_TSM_CTRL_BKPT_MASK)</span></div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;</div><div class="line"><a name="l10767"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga53f6f7a38943b9118090b35bd7ddddd4">10767</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_MASK    (0xFFU)</span></div><div class="line"><a name="l10768"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga31bad3daf37084ddce4d7248cf3bd006">10768</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_SHIFT   (0U)</span></div><div class="line"><a name="l10769"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7607d91e94091966513689584f2c5e20">10769</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_TX_WU(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_SHIFT)) &amp; XCVR_TSM_END_OF_SEQ_END_OF_TX_WU_MASK)</span></div><div class="line"><a name="l10770"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga670f596ed89a24ece484e709eb6b9669">10770</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_TX_WD_MASK    (0xFF00U)</span></div><div class="line"><a name="l10771"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1222e839c8a5edbcda0df936442d2f39">10771</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_TX_WD_SHIFT   (8U)</span></div><div class="line"><a name="l10772"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1f3f83e6d9709462212a73761e7089ef">10772</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_TX_WD(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_END_OF_SEQ_END_OF_TX_WD_SHIFT)) &amp; XCVR_TSM_END_OF_SEQ_END_OF_TX_WD_MASK)</span></div><div class="line"><a name="l10773"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1a3cc9583d195ba7deaaa5230c85fcda">10773</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_MASK    (0xFF0000U)</span></div><div class="line"><a name="l10774"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga924635e2bb0fef4c91df5576e34bde65">10774</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_SHIFT   (16U)</span></div><div class="line"><a name="l10775"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabdb38f6643cb5cb29d11fe66aeba3c58">10775</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_RX_WU(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_SHIFT)) &amp; XCVR_TSM_END_OF_SEQ_END_OF_RX_WU_MASK)</span></div><div class="line"><a name="l10776"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1c2311a2d0f894509dcaf02f6b83a4c8">10776</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_RX_WD_MASK    (0xFF000000U)</span></div><div class="line"><a name="l10777"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0a11e130a84d87bcbcd93fbe81639006">10777</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_RX_WD_SHIFT   (24U)</span></div><div class="line"><a name="l10778"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5f92e028989eef504900abda123e8536">10778</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_END_OF_SEQ_END_OF_RX_WD(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_END_OF_SEQ_END_OF_RX_WD_SHIFT)) &amp; XCVR_TSM_END_OF_SEQ_END_OF_RX_WD_MASK)</span></div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;</div><div class="line"><a name="l10781"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae3a33aa7cb391a7a925c392880698ea4">10781</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN_MASK (0x1U)</span></div><div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf186580febbb69792636e2a86f2a8497">10782</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN_SHIFT (0U)</span></div><div class="line"><a name="l10783"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6a4d994f0d29a540dfcda92e7d2894e6">10783</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10784"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga311a56b29b643bca6a3ef5865ea0482b">10784</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_MASK    (0x2U)</span></div><div class="line"><a name="l10785"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa19a2096dbc7c41eaf1c1113e36c0f1c">10785</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_SHIFT   (1U)</span></div><div class="line"><a name="l10786"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga592be21980af0aa23922dbaf4a15938e">10786</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_HF_EN_OVRD_MASK)</span></div><div class="line"><a name="l10787"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabff531f8752c5cc8f72f4ba2067ff033">10787</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN_MASK (0x4U)</span></div><div class="line"><a name="l10788"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa97f3468a273740f9185394972d8d0a0">10788</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN_SHIFT (2U)</span></div><div class="line"><a name="l10789"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7bfb7c2a1f956986afba48c43368f872">10789</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10790"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga698e16993e4276177ed6666e80314051">10790</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_MASK (0x8U)</span></div><div class="line"><a name="l10791"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad13ab2d55f36065e3f5e5749736e6c32">10791</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_SHIFT (3U)</span></div><div class="line"><a name="l10792"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga00d73831a509e0b620a5cca964b39527">10792</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_ADCDAC_EN_OVRD_MASK)</span></div><div class="line"><a name="l10793"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga73f61d5c55085149738433ff510eee09">10793</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN_MASK (0x10U)</span></div><div class="line"><a name="l10794"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3da7c2ca91157f7b9e1d0cd6dc7efe96">10794</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN_SHIFT (4U)</span></div><div class="line"><a name="l10795"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga49140218417cac3de415a5930b56265c">10795</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10796"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaacc1ddb7a75dacbf572b4d1bc49a9346">10796</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_MASK   (0x20U)</span></div><div class="line"><a name="l10797"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9a097dd46f86f5dca9ffc234177f7f8d">10797</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_SHIFT  (5U)</span></div><div class="line"><a name="l10798"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5f05787f83d81f4d613c32bc2ad8eaa7">10798</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_BBA_EN_OVRD_MASK)</span></div><div class="line"><a name="l10799"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6174d4b59451047b81abe1ec5e7da36f">10799</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN_MASK (0x40U)</span></div><div class="line"><a name="l10800"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga14ce92fa8fd8bdfb35b209bdbd93b4d6">10800</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN_SHIFT (6U)</span></div><div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf1f76bbbc23dc4533c478dd69814da28">10801</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10802"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga95fd56f7f4a5749b2b7da4757f3b40e5">10802</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_MASK    (0x80U)</span></div><div class="line"><a name="l10803"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9623557a0fa471d4aa185296cfefbb32">10803</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_SHIFT   (7U)</span></div><div class="line"><a name="l10804"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab65c8e6243ba20b9fe11db68d36aa812">10804</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_PD_EN_OVRD_MASK)</span></div><div class="line"><a name="l10805"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3e05867783fcb31cf11b8d458be7a923">10805</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN_MASK (0x100U)</span></div><div class="line"><a name="l10806"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae218e69dfc0ba739193ed4469fd6a071">10806</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN_SHIFT (8U)</span></div><div class="line"><a name="l10807"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabe150483419fd7e801b3ae203de1d5cd">10807</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10808"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga932e5604985491294d5334e3c6ebeeab">10808</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_MASK  (0x200U)</span></div><div class="line"><a name="l10809"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga014903a01c38b6ca2fc8452eb9e38176">10809</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_SHIFT (9U)</span></div><div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga074e29fdda5a5a0bad1840f61c671beb">10810</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_FDBK_EN_OVRD_MASK)</span></div><div class="line"><a name="l10811"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga515d2e84c81902e67e6941a753741704">10811</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN_MASK (0x400U)</span></div><div class="line"><a name="l10812"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga198600d58a05fdd020e459844c0076c2">10812</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN_SHIFT (10U)</span></div><div class="line"><a name="l10813"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab4995b0c4c1bab6ab8c77d36552a16e8">10813</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10814"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaba631fa48d4e7a807ae81986e0f91cf1">10814</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_MASK (0x800U)</span></div><div class="line"><a name="l10815"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga303f5a55c4063ea865e4127e68e19cc6">10815</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_SHIFT (11U)</span></div><div class="line"><a name="l10816"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6baf673d88b093678f8ec73a70376f11">10816</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_VCOLO_EN_OVRD_MASK)</span></div><div class="line"><a name="l10817"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga97544c633708619451bdb940b84b302d">10817</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN_MASK (0x1000U)</span></div><div class="line"><a name="l10818"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8593ba62af7e8bb2045637dbed2a928e">10818</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN_SHIFT (12U)</span></div><div class="line"><a name="l10819"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2756b5a9c6b331796853ed9c1a12f2a4">10819</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10820"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab0dfdb137e09bc1dd08f7c9d40e99a53">10820</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_MASK (0x2000U)</span></div><div class="line"><a name="l10821"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga82209003875781041f3f69a87c0f7cd8">10821</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_SHIFT (13U)</span></div><div class="line"><a name="l10822"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac640ebb2389cd5f20fbcf5343806bd20">10822</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_VTREF_EN_OVRD_MASK)</span></div><div class="line"><a name="l10823"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafb7a0412d044f443694dc0c3a8800868">10823</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN_MASK (0x4000U)</span></div><div class="line"><a name="l10824"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga219e74980b5e2e0a78695ed70b085f29">10824</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN_SHIFT (14U)</span></div><div class="line"><a name="l10825"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4a8c6d246a3834b53f73c12bba3fbcb3">10825</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10826"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab15b176aacd9d70f9b337e13fb431334">10826</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_MASK (0x8000U)</span></div><div class="line"><a name="l10827"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga59a425afa72c60dec88dfb24b850bc60">10827</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_SHIFT (15U)</span></div><div class="line"><a name="l10828"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga338a9088e2c8f2ce150e1864d8772554">10828</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_FDBK_BLEED_EN_OVRD_MASK)</span></div><div class="line"><a name="l10829"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa4b5dae8a641120d1fb4f2a5c32d611b">10829</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN_MASK (0x10000U)</span></div><div class="line"><a name="l10830"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5cb034aa8ee1f5d1730925ec7847e783">10830</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN_SHIFT (16U)</span></div><div class="line"><a name="l10831"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa6f3f33f2c46781009642f955c6ba5cf">10831</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10832"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf91ef213a201c0fb8f9f1eda4e91763f">10832</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_MASK (0x20000U)</span></div><div class="line"><a name="l10833"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga70dd11632d903bd316dd128904d4a788">10833</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_SHIFT (17U)</span></div><div class="line"><a name="l10834"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab4f71d3441bf4644215930cecde1069d">10834</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_VCOLO_BLEED_EN_OVRD_MASK)</span></div><div class="line"><a name="l10835"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3a77e5902d3e17316976c3834e8e8d74">10835</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN_MASK (0x40000U)</span></div><div class="line"><a name="l10836"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaec816069b28a3e4fb0a6941896beb183">10836</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN_SHIFT (18U)</span></div><div class="line"><a name="l10837"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8d0179736a54a83be4dc40689ba933d2">10837</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10838"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga86fbbb43407d95735b13650297ef0b6d">10838</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_MASK (0x80000U)</span></div><div class="line"><a name="l10839"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaff3936c6fe54368669ec7b6be0db7eee">10839</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_SHIFT (19U)</span></div><div class="line"><a name="l10840"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab34670965aaf437d90f008a126cc2099">10840</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_MASK)</span></div><div class="line"><a name="l10841"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae3d7646bd2e7202bac3d09391d627784">10841</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN_MASK (0x100000U)</span></div><div class="line"><a name="l10842"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4666dbe81908eff29d50f95e8ed24628">10842</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN_SHIFT (20U)</span></div><div class="line"><a name="l10843"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8675f0a46578074dfa9e5176e5367d04">10843</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga19dda621f7253603e63eff3a79c7797a">10844</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_MASK (0x200000U)</span></div><div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaef701afdcf6c70f4f9fe287ab072910c">10845</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_SHIFT (21U)</span></div><div class="line"><a name="l10846"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5d582381d008a44d07a73ef78668af3f">10846</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_XTAL_PLL_REF_CLK_EN_OVRD_MASK)</span></div><div class="line"><a name="l10847"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3ff16eaac8737db23e770ede1b1279f5">10847</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN_MASK (0x400000U)</span></div><div class="line"><a name="l10848"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf2d6a7e009e37535ac1094242b39d2bf">10848</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN_SHIFT (22U)</span></div><div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga50e4840ee0c1e094e73cf563fbbddb42">10849</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10850"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga704bb3a0de18bd4d1d8c52410b5b0e9c">10850</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_MASK (0x800000U)</span></div><div class="line"><a name="l10851"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga42e515adb1c8b20a93aa98db3d9f1718">10851</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_SHIFT (23U)</span></div><div class="line"><a name="l10852"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga403320a7dbd9c430126cb7eda0cc1685">10852</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_XTAL_DAC_REF_CLK_EN_OVRD_MASK)</span></div><div class="line"><a name="l10853"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaa5fe3ec4e64681c196c180da0be9a52">10853</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN_MASK (0x1000000U)</span></div><div class="line"><a name="l10854"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7e0312f872de2c33aeae4349e0414624">10854</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN_SHIFT (24U)</span></div><div class="line"><a name="l10855"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8446bd50be36dc77078afbe632fbc271">10855</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10856"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaee41aa90715045ff0f604d6cc799897b">10856</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_MASK (0x2000000U)</span></div><div class="line"><a name="l10857"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga04163b3987c1b6374a95be816a5c7af7">10857</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_SHIFT (25U)</span></div><div class="line"><a name="l10858"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabd036dd71594eea0054d991c87be78c7">10858</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_MASK)</span></div><div class="line"><a name="l10859"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9159c14a7c0233042af6156be4e6c5bc">10859</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN_MASK (0x4000000U)</span></div><div class="line"><a name="l10860"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaff42fac6a2fc67be7fb2c37f7d796c2e">10860</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN_SHIFT (26U)</span></div><div class="line"><a name="l10861"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf70749f168fd008cb2069615a2dbe05d">10861</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10862"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5e2fcb1952951951a82491f4393dbac8">10862</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_MASK (0x8000000U)</span></div><div class="line"><a name="l10863"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4a38238ad2d825fcccec21f25e307b18">10863</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_SHIFT (27U)</span></div><div class="line"><a name="l10864"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga487d4e716d854317014a62f6e3035b05">10864</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_SY_VCO_AUTOTUNE_EN_OVRD_MASK)</span></div><div class="line"><a name="l10865"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7fd66c8c0eb58b6738743f3b19f503c6">10865</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN_MASK (0x10000000U)</span></div><div class="line"><a name="l10866"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga667d8e5ed45abdeaa9a8deabc04f5ef7">10866</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN_SHIFT (28U)</span></div><div class="line"><a name="l10867"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab737f2a228f7109553d8fc33055c30bc">10867</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10868"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4fb0d78a83d7bd83d1052751884e5a80">10868</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_MASK (0x20000000U)</span></div><div class="line"><a name="l10869"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab239b8210cf941e24b43466300125dd3">10869</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_SHIFT (29U)</span></div><div class="line"><a name="l10870"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga90135f30ad0c34b4fd42a8cbb04280a7">10870</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_SY_PD_CYCLE_SLIP_LD_EN_OVRD_MASK)</span></div><div class="line"><a name="l10871"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabf96cd198cd444f743a4050f3303d526">10871</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN_MASK    (0x40000000U)</span></div><div class="line"><a name="l10872"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga678da416ccf1d8af32b0039232c066e0">10872</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN_SHIFT   (30U)</span></div><div class="line"><a name="l10873"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3e6077ebe7da0ccf845c745b47b16b41">10873</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10874"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5e281010a7fd55f75bb2a48b8850cf80">10874</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_MASK       (0x80000000U)</span></div><div class="line"><a name="l10875"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga76707f0059af24ec9757891cac3f2efb">10875</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_SHIFT      (31U)</span></div><div class="line"><a name="l10876"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga753905fed14958da38541924addb5060">10876</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD0_SY_VCO_EN_OVRD(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD0_SY_VCO_EN_OVRD_MASK)</span></div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;</div><div class="line"><a name="l10879"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3326558f0fdd59a4c8627bcc3eed349c">10879</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN_MASK (0x1U)</span></div><div class="line"><a name="l10880"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8feeae939cb5615ef29ade7cc867aa62">10880</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN_SHIFT (0U)</span></div><div class="line"><a name="l10881"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1396f66efd1326d696aff1c89d3feddb">10881</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10882"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5f111c9e57b0d63227007d45f5208297">10882</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_MASK (0x2U)</span></div><div class="line"><a name="l10883"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6e01bc3bcf04f5c5024613696efe4162">10883</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_SHIFT (1U)</span></div><div class="line"><a name="l10884"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac00974b5317aaf31f1e3553799bd1031">10884</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_RX_BUF_EN_OVRD_MASK)</span></div><div class="line"><a name="l10885"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga835c3a1a2bf52b70bd4a789d09595bb1">10885</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN_MASK (0x4U)</span></div><div class="line"><a name="l10886"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga22f3b59901b99ae75a8f8275b1073b24">10886</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN_SHIFT (2U)</span></div><div class="line"><a name="l10887"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad82e8d6c509644901ddb3c991d1292f1">10887</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10888"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga74c1346385ea99a5d87b18af39788b3c">10888</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_MASK (0x8U)</span></div><div class="line"><a name="l10889"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga720eec1b1d3aa8af60804198172fe461">10889</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_SHIFT (3U)</span></div><div class="line"><a name="l10890"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4b6fbed48158b262adf853ae9bd2e687">10890</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_TX_BUF_EN_OVRD_MASK)</span></div><div class="line"><a name="l10891"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4ab4d6cfd847f10f0e7a1b6a6527e285">10891</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN_MASK   (0x10U)</span></div><div class="line"><a name="l10892"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8342956d58e7143f7a0cf17219bbb8df">10892</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN_SHIFT  (4U)</span></div><div class="line"><a name="l10893"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga612a79b83d95e9f2bb49e77fb3649306">10893</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10894"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga40c97b684bf5ee8ffe21b2bca768aeca">10894</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_MASK      (0x20U)</span></div><div class="line"><a name="l10895"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga809e2926edb0ca25f30da3398fd6a73e">10895</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_SHIFT     (5U)</span></div><div class="line"><a name="l10896"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7e58ec80c76d0b586082bd13b57f43f3">10896</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_DIVN_EN_OVRD_MASK)</span></div><div class="line"><a name="l10897"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6dc1fd84ad4be88180bdf0ab5e6b83a9">10897</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN_MASK (0x40U)</span></div><div class="line"><a name="l10898"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae0716d675c5ef0fa731a789137033f9b">10898</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN_SHIFT (6U)</span></div><div class="line"><a name="l10899"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaedee4997f6545e87b6edc744da67966b">10899</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10900"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7053b19f8281c95ffb320adde57c99fa">10900</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_MASK (0x80U)</span></div><div class="line"><a name="l10901"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8c9ac73d0016c68a55746a94cbf8e4fb">10901</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_SHIFT (7U)</span></div><div class="line"><a name="l10902"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae3eb622972e17125ff83c58e8b3ab4aa">10902</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_PD_FILTER_CHARGE_EN_OVRD_MASK)</span></div><div class="line"><a name="l10903"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae74a169064658dddce2a8efde2add1ec">10903</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN_MASK     (0x100U)</span></div><div class="line"><a name="l10904"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4c247a053061fc66335509597c87a275">10904</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN_SHIFT    (8U)</span></div><div class="line"><a name="l10905"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6c74c40613633a54b3cc1d19c5bd9497">10905</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_PD_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10906"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab7515521e8be4756a3f022c53f503a48">10906</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_EN_OVRD_MASK        (0x200U)</span></div><div class="line"><a name="l10907"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga295c2fef75050a190d62e6052b4d000b">10907</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_EN_OVRD_SHIFT       (9U)</span></div><div class="line"><a name="l10908"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga853d35bd92ce3346d3de5264cb9594ca">10908</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_PD_EN_OVRD(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_PD_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_PD_EN_OVRD_MASK)</span></div><div class="line"><a name="l10909"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafd33b4afed9646a94d2ae2467adf854f">10909</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN_MASK (0x400U)</span></div><div class="line"><a name="l10910"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga29d9a13f59be766183f16d974c759736">10910</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN_SHIFT (10U)</span></div><div class="line"><a name="l10911"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3b6aeddab7565f710701a50bf663d1df">10911</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10912"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabd885da17060e9b612fbc4b65c06ff4c">10912</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_MASK   (0x800U)</span></div><div class="line"><a name="l10913"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab407b76d04e3d5ed7b23990932e7e0ef">10913</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_SHIFT  (11U)</span></div><div class="line"><a name="l10914"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5a7bfa6284a5976cab4e9ca1dc50ec30">10914</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_DIVN_EN_OVRD_MASK)</span></div><div class="line"><a name="l10915"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa3aa03fd7723247ac272668e85ff5dda">10915</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN_MASK  (0x1000U)</span></div><div class="line"><a name="l10916"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf953e59368787999122f74c84cbb387d">10916</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN_SHIFT (12U)</span></div><div class="line"><a name="l10917"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6eaddd3ce2c6115ae0c4a54d0168f894">10917</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10918"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafb9b7c0c33b37c15ba00f72415682e09">10918</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_MASK     (0x2000U)</span></div><div class="line"><a name="l10919"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadb9a3872741eaa545b8ae78e3ab08154">10919</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_SHIFT    (13U)</span></div><div class="line"><a name="l10920"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga73dc36b143fe916d8b7d7996a446c8cb">10920</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_RX_EN_OVRD_MASK)</span></div><div class="line"><a name="l10921"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5a7d3142684a9604f40dcce0a3b700c6">10921</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN_MASK  (0x4000U)</span></div><div class="line"><a name="l10922"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gace3dbc080da4de789d4d472fe4092a98">10922</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN_SHIFT (14U)</span></div><div class="line"><a name="l10923"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6a9338cb9ab94740b1ea23efe22edeb5">10923</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10924"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga24dd500698a61fc7fc11649feb3ceefa">10924</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_MASK     (0x8000U)</span></div><div class="line"><a name="l10925"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf4de52abef4495c11258ef98f2ca4d94">10925</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_SHIFT    (15U)</span></div><div class="line"><a name="l10926"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6670a7c02170a1b7f65e9cccc7bb0d76">10926</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_LO_TX_EN_OVRD_MASK)</span></div><div class="line"><a name="l10927"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf1a6e5339c189d1d682aa63b44bd2950">10927</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN_MASK (0x10000U)</span></div><div class="line"><a name="l10928"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadd44484638cb3756f6d42a8186d4cee7">10928</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN_SHIFT (16U)</span></div><div class="line"><a name="l10929"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga894b3f242e99959d88f3a46da085fb93">10929</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10930"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaebdce00f53ed25dfbda874fd32dc45be">10930</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_MASK  (0x20000U)</span></div><div class="line"><a name="l10931"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad4adf37394ae02d94f2e9d7b230cecbc">10931</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_SHIFT (17U)</span></div><div class="line"><a name="l10932"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadb198fb802b328d1f825f3b43d62f1ed">10932</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_SY_DIVN_CAL_EN_OVRD_MASK)</span></div><div class="line"><a name="l10933"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga362b98c27fe1080a424df0b8c181730b">10933</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN_MASK  (0x40000U)</span></div><div class="line"><a name="l10934"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa45df6ac97cce318bf201792ec7aa89b">10934</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN_SHIFT (18U)</span></div><div class="line"><a name="l10935"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafa4a4c8229331e79971fa2da0502080c">10935</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10936"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga589197111b923d508142521c73f2088c">10936</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_MASK     (0x80000U)</span></div><div class="line"><a name="l10937"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8ecf78a90f421974bf392be9a01e5a9a">10937</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_SHIFT    (19U)</span></div><div class="line"><a name="l10938"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaea3d27ecc0ad99d89a8bc0b88a7db795">10938</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_MIXER_EN_OVRD_MASK)</span></div><div class="line"><a name="l10939"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa01e5f36b6742b36f6090db19910e083">10939</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN_MASK     (0x100000U)</span></div><div class="line"><a name="l10940"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacbe26543460d0ef2e87a334e963eef35">10940</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN_SHIFT    (20U)</span></div><div class="line"><a name="l10941"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga949a7424110ec7f0539d8bb952efb2d4">10941</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_TX_PA_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga59e808fd7bb4ac44cdaa8abf0517e691">10942</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_TX_PA_EN_OVRD_MASK        (0x200000U)</span></div><div class="line"><a name="l10943"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaac85dbb30abf2b2a1f98684871498594">10943</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_TX_PA_EN_OVRD_SHIFT       (21U)</span></div><div class="line"><a name="l10944"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaebd2bcfeee384bad13fa524a69d39317">10944</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_TX_PA_EN_OVRD(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_TX_PA_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_TX_PA_EN_OVRD_MASK)</span></div><div class="line"><a name="l10945"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga49bdc31f5b8e5bb195aed30ebb3cf1b1">10945</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN_MASK  (0x400000U)</span></div><div class="line"><a name="l10946"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab8a01502c3287e55c5a447add9ce1de6">10946</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN_SHIFT (22U)</span></div><div class="line"><a name="l10947"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5c749e43e911d8a5b721fca4b17e7c0f">10947</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10948"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga87653bbfb0c3007253694ebce0dcff3d">10948</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_MASK     (0x800000U)</span></div><div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga100b1a3319f92e6890ee551f12126238">10949</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_SHIFT    (23U)</span></div><div class="line"><a name="l10950"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6e7df3caeda05f47f16372ea1c488381">10950</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_ADC_I_EN_OVRD_MASK)</span></div><div class="line"><a name="l10951"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5c322cc6fa63b78068b48abd9505155f">10951</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN_MASK  (0x1000000U)</span></div><div class="line"><a name="l10952"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga64794faa0f3e4d8a5113e5871a0bb246">10952</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN_SHIFT (24U)</span></div><div class="line"><a name="l10953"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6b2121b60e146aebfb5c874976d0fa09">10953</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10954"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga48eaf5d49eeced1de6b162c774f32178">10954</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_MASK     (0x2000000U)</span></div><div class="line"><a name="l10955"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1529a6655b7fe0d40d901c321fce9d54">10955</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_SHIFT    (25U)</span></div><div class="line"><a name="l10956"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga033f0a95bf04558297eedd05d5498cc0">10956</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_ADC_Q_EN_OVRD_MASK)</span></div><div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab3e1b6bdb17864a87b9642563ae89684">10957</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN_MASK (0x4000000U)</span></div><div class="line"><a name="l10958"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga925ccfa267dbaaeead78670f0423b64d">10958</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN_SHIFT (26U)</span></div><div class="line"><a name="l10959"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad9eff1c01478e56bdcf3ada318f4e425">10959</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10960"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac4c3a89af0436e85409cfce540259668">10960</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_MASK (0x8000000U)</span></div><div class="line"><a name="l10961"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf52329b8434b60ed6ec6cf4b6fe375c9">10961</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_SHIFT (27U)</span></div><div class="line"><a name="l10962"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga122d228afe6316acc23c9be35a090926">10962</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_ADC_RESET_EN_OVRD_MASK)</span></div><div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae4cc6058246f94eb4b415f1180775a9b">10963</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN_MASK  (0x10000000U)</span></div><div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga62d9990b362abf715192eb98310d098c">10964</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN_SHIFT (28U)</span></div><div class="line"><a name="l10965"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7a95ad5e24a6b21da01bfb9920a3a2e7">10965</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10966"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaf3fb152f268fe9dbf62e33fedfe9948">10966</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_MASK     (0x20000000U)</span></div><div class="line"><a name="l10967"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga13ef403bd56fd64732b040dfa0f2bc04">10967</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_SHIFT    (29U)</span></div><div class="line"><a name="l10968"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabd8c216e73b3416f5e66b1810e3f9fd4">10968</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_BBA_I_EN_OVRD_MASK)</span></div><div class="line"><a name="l10969"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae24feefa77d6249d9e9e7ac95ba1faa0">10969</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN_MASK  (0x40000000U)</span></div><div class="line"><a name="l10970"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga33be4a842915e8d7956f9600180c4e3a">10970</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN_SHIFT (30U)</span></div><div class="line"><a name="l10971"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4ce5ed5f6eb6dee50cfbaaabba81170a">10971</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10972"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga519e687b7d5a24638a974a562874fd1e">10972</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_MASK     (0x80000000U)</span></div><div class="line"><a name="l10973"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaed61aef62e88863f3f608004e836c17a">10973</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_SHIFT    (31U)</span></div><div class="line"><a name="l10974"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gace6794cac5872c4870d4c68c663e6c7f">10974</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD1_RX_BBA_Q_EN_OVRD_MASK)</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;</div><div class="line"><a name="l10977"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4439c636eabf1eb1ea79c012bc76c4cc">10977</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN_MASK (0x1U)</span></div><div class="line"><a name="l10978"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga62f3ba2f707a418321530dba0effd098">10978</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN_SHIFT (0U)</span></div><div class="line"><a name="l10979"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga27d055aaa4995476d54591a2be940951">10979</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10980"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf051eb5bce064a0f0195a0b81544e993">10980</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_MASK  (0x2U)</span></div><div class="line"><a name="l10981"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae435bff4c06291e26f487523eeff71ed">10981</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_SHIFT (1U)</span></div><div class="line"><a name="l10982"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad0f0984282e2bd40e26a956984b9a94e">10982</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_BBA_PDET_EN_OVRD_MASK)</span></div><div class="line"><a name="l10983"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4a4b7b6b6ea194499828aa51d22e7e31">10983</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN_MASK (0x4U)</span></div><div class="line"><a name="l10984"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga77d7927c19911ca0052aaa232536cd8e">10984</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN_SHIFT (2U)</span></div><div class="line"><a name="l10985"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacd14c6de9099317d0019b9487402ff3c">10985</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10986"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab3eafe0ea73e232e4ebe03e59d82cc2e">10986</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_MASK  (0x8U)</span></div><div class="line"><a name="l10987"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4cffb288dc58f640f53710844c8c2f58">10987</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_SHIFT (3U)</span></div><div class="line"><a name="l10988"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga101ecb23c93976a2827cf6205a9756b0">10988</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_BBA_DCOC_EN_OVRD_MASK)</span></div><div class="line"><a name="l10989"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5c61866c26a5ce7ce658aab3b07b0e2a">10989</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN_MASK    (0x10U)</span></div><div class="line"><a name="l10990"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac012bb97737bfab859f2ff44ade1abb4">10990</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN_SHIFT   (4U)</span></div><div class="line"><a name="l10991"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa7b3950371b75c7e479574a05a8393c9">10991</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10992"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab1e16ba3515119ad0c03856a26677f30">10992</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_MASK       (0x20U)</span></div><div class="line"><a name="l10993"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabe5c17a9b5e5eaf4c9b9c2c4b8e155b5">10993</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_SHIFT      (5U)</span></div><div class="line"><a name="l10994"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga48ad75be36a34f32c83b3678c4162532">10994</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_LNA_EN_OVRD(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_LNA_EN_OVRD_MASK)</span></div><div class="line"><a name="l10995"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac4464a9f8ed8e5403d25295ca6b4df7f">10995</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN_MASK  (0x40U)</span></div><div class="line"><a name="l10996"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga335ebf6d51136e8e8d348775d4e0fff9">10996</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN_SHIFT (6U)</span></div><div class="line"><a name="l10997"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae999cd9ee59f5534b0db2e776b030612">10997</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l10998"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga292704ce2df10c699832db1830fbb6b5">10998</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_MASK     (0x80U)</span></div><div class="line"><a name="l10999"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9f8aee0a694da1c03a40a40b63e748ff">10999</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_SHIFT    (7U)</span></div><div class="line"><a name="l11000"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga92e1b0896d215554f7d6a878a4755de1">11000</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_TZA_I_EN_OVRD_MASK)</span></div><div class="line"><a name="l11001"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga527a2fdb0a716221240b1c7acda66541">11001</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN_MASK  (0x100U)</span></div><div class="line"><a name="l11002"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8ac7ba98d518189a86c652f34716ebe3">11002</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN_SHIFT (8U)</span></div><div class="line"><a name="l11003"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9dd26dafff7061f2ed28ffab10470053">11003</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11004"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaf79af32b3cf08439daa38789d6f0a8d">11004</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_MASK     (0x200U)</span></div><div class="line"><a name="l11005"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa7d50b81ded246ebcb7e4cec06b50f31">11005</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_SHIFT    (9U)</span></div><div class="line"><a name="l11006"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4019f4fd17606358d2cae3d98b1f96cf">11006</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_TZA_Q_EN_OVRD_MASK)</span></div><div class="line"><a name="l11007"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae23706a61085b0be4a0f44ba377f379b">11007</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN_MASK (0x400U)</span></div><div class="line"><a name="l11008"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga15439514b63dde950d68913f943edf04">11008</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN_SHIFT (10U)</span></div><div class="line"><a name="l11009"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1b9edee615d4419488bff8742001a6da">11009</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11010"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0e6e4d096bb2079c511880d90b335478">11010</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_MASK  (0x800U)</span></div><div class="line"><a name="l11011"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga72e99a2877962bd422bdf3db55e173ac">11011</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_SHIFT (11U)</span></div><div class="line"><a name="l11012"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3e69343b7a6f18f1ffe9b33937863e19">11012</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_TZA_PDET_EN_OVRD_MASK)</span></div><div class="line"><a name="l11013"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad8605e74a6998e833d5729baf6af5d0d">11013</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN_MASK (0x1000U)</span></div><div class="line"><a name="l11014"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga75d52f10566d5b0274daeb6e91e8f6ec">11014</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN_SHIFT (12U)</span></div><div class="line"><a name="l11015"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6038f413010906a9c6d9070394ac8f8e">11015</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11016"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga12946fb87124bfef25f5cbdef781b2c9">11016</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_MASK  (0x2000U)</span></div><div class="line"><a name="l11017"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8f159291cad79da35d72888fe03b7e8c">11017</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_SHIFT (13U)</span></div><div class="line"><a name="l11018"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadac96779d706688b84f99849ff5ae072">11018</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_TZA_DCOC_EN_OVRD_MASK)</span></div><div class="line"><a name="l11019"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac5a850e211013ab7ade86796f4add3c6">11019</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_MASK   (0x4000U)</span></div><div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga29eb9e7bef2d88f3bf4507b8577ac8f7">11020</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_SHIFT  (14U)</span></div><div class="line"><a name="l11021"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9f3f776a01c2bc0db80b53c4c6a8d8e5">11021</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11022"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac99acf7dfc1bb6cea0b0a0b2eff24a25">11022</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_MASK      (0x8000U)</span></div><div class="line"><a name="l11023"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga00d42007457ce53a1381a9492a20ebed">11023</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_SHIFT     (15U)</span></div><div class="line"><a name="l11024"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7275e5109e0ee69a041a6ae08c450a9c">11024</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_MASK)</span></div><div class="line"><a name="l11025"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga82e06d85e1cdadaedca3c2332c9b92c9">11025</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_MASK    (0x10000U)</span></div><div class="line"><a name="l11026"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1a3278a3d14c4470e6081eef8cc71143">11026</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_SHIFT   (16U)</span></div><div class="line"><a name="l11027"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0fae0bbc867f013f072321ac7abcd9ee">11027</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11028"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gade418f1f3480d037b4d66efd192a8128">11028</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_MASK       (0x20000U)</span></div><div class="line"><a name="l11029"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3c3c9be754c2513346344ea1d446589f">11029</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_SHIFT      (17U)</span></div><div class="line"><a name="l11030"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0a01c02bd8fcef4ca5d944192113819f">11030</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_TX_DIG_EN_OVRD(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_MASK)</span></div><div class="line"><a name="l11031"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2b6587ecc05749bbbbd0b61a1af24a3c">11031</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_MASK    (0x40000U)</span></div><div class="line"><a name="l11032"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0f4bb3c73073b3a11699a3d2df808eda">11032</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_SHIFT   (18U)</span></div><div class="line"><a name="l11033"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga100c69147e5d149467fcf78e66e2d728">11033</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11034"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga88d3092cee59c831c08aca08baf12286">11034</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_MASK       (0x80000U)</span></div><div class="line"><a name="l11035"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae2d41db0ca7b4794fc007d99f294038d">11035</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_SHIFT      (19U)</span></div><div class="line"><a name="l11036"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga40c6fc7f3e6f52b287b6ed7d69a799ec">11036</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_DIG_EN_OVRD(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_MASK)</span></div><div class="line"><a name="l11037"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga619a5d9d3319ca2abf733a155a2ce3ee">11037</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_MASK      (0x100000U)</span></div><div class="line"><a name="l11038"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga009fd4652dd81f742bc4111e6459beb2">11038</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_SHIFT     (20U)</span></div><div class="line"><a name="l11039"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6c7e0d168123543924d4db59a257ab32">11039</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_INIT_OVRD_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_MASK)</span></div><div class="line"><a name="l11040"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2381a318b2b39dc9d92b260d28f7a4bd">11040</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_INIT_OVRD_MASK         (0x200000U)</span></div><div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga237c1bcdd78316333bdb61bdb8cddcac">11041</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_INIT_OVRD_SHIFT        (21U)</span></div><div class="line"><a name="l11042"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafd8a893b5a49d28ed5820c66609df0fd">11042</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_INIT_OVRD(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_INIT_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_INIT_OVRD_MASK)</span></div><div class="line"><a name="l11043"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1557d374ca217f66aa928219605fa95c">11043</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_MASK (0x400000U)</span></div><div class="line"><a name="l11044"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9d0c8263c2da06321c864e5df54b83ee">11044</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_SHIFT (22U)</span></div><div class="line"><a name="l11045"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafc0c0b85e3aca96f6f6048fb9dc87681">11045</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11046"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab2448573ba85ed69c3754babf4bab2c3">11046</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_MASK  (0x800000U)</span></div><div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5820f03387ea4af4f3030a60057026f8">11047</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_SHIFT (23U)</span></div><div class="line"><a name="l11048"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga74e0d35ce530053e9852b43813afe692">11048</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_MASK)</span></div><div class="line"><a name="l11049"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga69a1fb692073aa4d6987f3df8de8a82d">11049</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN_MASK    (0x1000000U)</span></div><div class="line"><a name="l11050"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga86b1858322b5e4613bfb20747c191c7a">11050</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN_SHIFT   (24U)</span></div><div class="line"><a name="l11051"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7c24e46d5bf11e465103ed62ccc46f29">11051</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11052"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab236dc38df873e41ea5888e1a3c6acec">11052</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_MASK       (0x2000000U)</span></div><div class="line"><a name="l11053"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1958cc31acdfa674062bce440f1b5d25">11053</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_SHIFT      (25U)</span></div><div class="line"><a name="l11054"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae5774150b269e5555fee7377273ad065">11054</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_RX_PHY_EN_OVRD(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_RX_PHY_EN_OVRD_MASK)</span></div><div class="line"><a name="l11055"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaad45062dca9b20e3bc3d06a5bc31b552">11055</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_MASK      (0x4000000U)</span></div><div class="line"><a name="l11056"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga34f1a54d831158800f34079a8100c280">11056</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_SHIFT     (26U)</span></div><div class="line"><a name="l11057"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0f6cd947941638923ca1822c82f2db99">11057</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11058"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga590173363666825718837c086e1666b7">11058</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_EN_OVRD_MASK         (0x8000000U)</span></div><div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5a8cf31192fabafb2d5665556d07aa35">11059</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_EN_OVRD_SHIFT        (27U)</span></div><div class="line"><a name="l11060"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0889baf97ce7de854d70e47958f9c03a">11060</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_EN_OVRD(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_DCOC_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_DCOC_EN_OVRD_MASK)</span></div><div class="line"><a name="l11061"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7721c99eb944b5c8ccdbdd123601dede">11061</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_MASK    (0x10000000U)</span></div><div class="line"><a name="l11062"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga17ab9f7f19a1f6ec28d1b5c8dbc676eb">11062</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_SHIFT   (28U)</span></div><div class="line"><a name="l11063"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga27b5f09336e54e8a3db37979c04030b7">11063</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_MASK)</span></div><div class="line"><a name="l11064"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga11a5efb8af28c21de9938a24155a0bb7">11064</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_INIT_OVRD_MASK       (0x20000000U)</span></div><div class="line"><a name="l11065"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9589385554c7cea7edd796f80aa30e88">11065</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_INIT_OVRD_SHIFT      (29U)</span></div><div class="line"><a name="l11066"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8cfc8f225f268c56674771bfbbac1aab">11066</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_DCOC_INIT_OVRD(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_DCOC_INIT_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_DCOC_INIT_OVRD_MASK)</span></div><div class="line"><a name="l11067"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga39d813cf8adc1d0544016d79b1723a30">11067</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_MASK (0x40000000U)</span></div><div class="line"><a name="l11068"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0878cb187dc29e5f923eb92019d7554f">11068</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_SHIFT (30U)</span></div><div class="line"><a name="l11069"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadac63cc289b660bcf86f61226b7618ee">11069</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11070"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad515efde8be9fc048cbe7201ed53cec7">11070</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_MASK (0x80000000U)</span></div><div class="line"><a name="l11071"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaeb91d2f3ba036519c93eb92e58321760">11071</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_SHIFT (31U)</span></div><div class="line"><a name="l11072"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga567cac92eeceefade0bcadd23e2d9762">11072</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_MASK)</span></div><div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;</div><div class="line"><a name="l11075"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga33330999083a3c31bc5ea10f555c2e35">11075</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_MASK (0x1U)</span></div><div class="line"><a name="l11076"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5766aa16e6249de398d4aa0a40e6ff5b">11076</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_SHIFT (0U)</span></div><div class="line"><a name="l11077"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadab6bb7ad9dcf48ff0344a9a9f9732a4">11077</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11078"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga58f4bbe27f1e685d4842d736c3c4cfbf">11078</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_MASK   (0x2U)</span></div><div class="line"><a name="l11079"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga535875ab670c01230eef02120c590df1">11079</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_SHIFT  (1U)</span></div><div class="line"><a name="l11080"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa61e8cebf9e63630df370dd2d7386816">11080</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_MASK)</span></div><div class="line"><a name="l11081"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1c21a4dafe0f87965b7ee3d94dae9f92">11081</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_MASK (0x4U)</span></div><div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga73b2a36ceb1e24ada1b657fc026afa46">11082</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_SHIFT (2U)</span></div><div class="line"><a name="l11083"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacbab4407acd222ca3148914e332c8cc8">11083</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11084"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaff5ccbfb40510499fea15fb86d4b6b79">11084</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_MASK   (0x8U)</span></div><div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabca8a74610bd8a64437fd2105894a97e">11085</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_SHIFT  (3U)</span></div><div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa619eedf4648cb1bafbd4b057ce7c99f">11086</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_MASK)</span></div><div class="line"><a name="l11087"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab38d1d6643fa264ab9f8cd1438c23c62">11087</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_MASK (0x10U)</span></div><div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga391621567f3c4daae500683fd18996a1">11088</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_SHIFT (4U)</span></div><div class="line"><a name="l11089"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga59570b59d9bca3a655037ef4ac774dbe">11089</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11090"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga472ecbd46f0671233b219ac127744a7b">11090</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_MASK   (0x20U)</span></div><div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf1192e51210f4589be479b3172d77886">11091</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_SHIFT  (5U)</span></div><div class="line"><a name="l11092"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4b2a1d49f122bae07bbf8ba795eb0a44">11092</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_MASK)</span></div><div class="line"><a name="l11093"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga61675d1e3ac1e75a61c8c2ca9311d668">11093</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_MASK (0x40U)</span></div><div class="line"><a name="l11094"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga789af93652bbbd52647d16e3bdf297ff">11094</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_SHIFT (6U)</span></div><div class="line"><a name="l11095"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3bb1cf8260facbd2fe50eed0224d2fac">11095</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11096"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6661ee6c025d7ed0db01396e45ea048f">11096</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_MASK   (0x80U)</span></div><div class="line"><a name="l11097"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga330e9109f61d6b0d7ab4799881a0d090">11097</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_SHIFT  (7U)</span></div><div class="line"><a name="l11098"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga757b9697ba9886f2d17e3e8a8be966be">11098</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_MASK)</span></div><div class="line"><a name="l11099"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1d59b44bed3b3481dd32dd4e910fa25d">11099</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN_MASK (0x100U)</span></div><div class="line"><a name="l11100"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga829a2544ca418e6f1b2a9876b2556120">11100</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN_SHIFT (8U)</span></div><div class="line"><a name="l11101"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae2abd32934cc3e9f1a6f5a5225537be3">11101</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11102"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga12de1fa5ffe638344ec69d0293d6aa28">11102</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_MASK (0x200U)</span></div><div class="line"><a name="l11103"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac1b3a23a7cc111c4315a87e18bbf5ada">11103</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_SHIFT (9U)</span></div><div class="line"><a name="l11104"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga91266d59cfa338050341bc6f285519c9">11104</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_BIAS_EN_OVRD_MASK)</span></div><div class="line"><a name="l11105"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3973cb74addd5b1886324a3420a3eb6a">11105</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN_MASK (0x400U)</span></div><div class="line"><a name="l11106"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabba53f0621824c7503fc8603f3999d92">11106</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN_SHIFT (10U)</span></div><div class="line"><a name="l11107"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3815c1ea44ab72b3318480c9fb3c7316">11107</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11108"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga638b0acc846df230b1f53761a32807a2">11108</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_MASK (0x800U)</span></div><div class="line"><a name="l11109"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga448d8877c471e78fe438715625097322">11109</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_SHIFT (11U)</span></div><div class="line"><a name="l11110"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga75559fe379eca7c406acb37a7c503b90">11110</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_VCO_EN_OVRD_MASK)</span></div><div class="line"><a name="l11111"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9aa80a401c0fe393025a8dbd6c1b6289">11111</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN_MASK (0x1000U)</span></div><div class="line"><a name="l11112"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga062371966bc51a414b0d8f8d7a701d59">11112</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN_SHIFT (12U)</span></div><div class="line"><a name="l11113"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga318576c5a6ca5e319a015f676970d90b">11113</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11114"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacef1537f273f7de6f2c0d3e27590d2ad">11114</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_MASK (0x2000U)</span></div><div class="line"><a name="l11115"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6ca4bbecd56546af98f852e5bb958794">11115</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_SHIFT (13U)</span></div><div class="line"><a name="l11116"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf352b1189a029e2cc7a5ae4d61e8815c">11116</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_FCAL_EN_OVRD_MASK)</span></div><div class="line"><a name="l11117"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga781217371e6f7118afad26e9b8c01ed8">11117</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN_MASK (0x4000U)</span></div><div class="line"><a name="l11118"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga12d496ddb3b01100d2c782bb152b9ff1">11118</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN_SHIFT (14U)</span></div><div class="line"><a name="l11119"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga638c7fa92ba6949f1ef4c083217ade43">11119</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11120"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6876f68874b0f17f75d9cae0201a6b0e">11120</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_MASK (0x8000U)</span></div><div class="line"><a name="l11121"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad6a95d4db29d2b16a965f39edd3d6bb3">11121</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_SHIFT (15U)</span></div><div class="line"><a name="l11122"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab55d3e410e8988133c6efa5583281a60">11122</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_LF_EN_OVRD_MASK)</span></div><div class="line"><a name="l11123"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9627a3b390a65358f2014aa727d0a119">11123</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN_MASK (0x10000U)</span></div><div class="line"><a name="l11124"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga00a9de40f0dbe6d5b3db31708ec6f99a">11124</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN_SHIFT (16U)</span></div><div class="line"><a name="l11125"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7522bb4bda5478fe37ebcbaab7428148">11125</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11126"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga95d7ce39ce0356ad8c420971085fa670">11126</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_MASK (0x20000U)</span></div><div class="line"><a name="l11127"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae6b709ad759189fe92d6a77810efb1b7">11127</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_SHIFT (17U)</span></div><div class="line"><a name="l11128"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4515187c28a08a6a73c61116dd5ceac4">11128</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_EN_OVRD_MASK)</span></div><div class="line"><a name="l11129"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaf34f3556f179fc4fdbefb448369d3e5">11129</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN_MASK (0x40000U)</span></div><div class="line"><a name="l11130"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9cb3b3d360b2d1274b0f3dd993c65c92">11130</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN_SHIFT (18U)</span></div><div class="line"><a name="l11131"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga673025aa574ae94c6f26925ac2f1d2fd">11131</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11132"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadea3d8f04c55c783776607c465db8a53">11132</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_MASK (0x80000U)</span></div><div class="line"><a name="l11133"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabda850755d9f5cd401a559ecad4e267e">11133</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_SHIFT (19U)</span></div><div class="line"><a name="l11134"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3fadc789083d2f4780913d940ae4487b">11134</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_MASK)</span></div><div class="line"><a name="l11135"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga87733ecacf9f40e52092961c2fc9fac8">11135</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN_MASK (0x100000U)</span></div><div class="line"><a name="l11136"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2f4d0acf2b24f72736a75645133693c7">11136</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN_SHIFT (20U)</span></div><div class="line"><a name="l11137"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8bd5db15c03c64b34923a0d9c7962ce7">11137</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11138"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf2ee862164b0006848d0ea1bb9adfb3c">11138</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_MASK (0x200000U)</span></div><div class="line"><a name="l11139"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga51404ff06b9a11dd11d4083bbb10c982">11139</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_SHIFT (21U)</span></div><div class="line"><a name="l11140"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga26b90bcd6739a3f8ff1b6ea9d5d08d24">11140</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_ADC_BUF_EN_OVRD_MASK)</span></div><div class="line"><a name="l11141"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad84e9da986c07b34aa48ffa6b441198a">11141</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN_MASK (0x400000U)</span></div><div class="line"><a name="l11142"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3c5f4e5e913c43eaeb360b676fc5ff77">11142</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN_SHIFT (22U)</span></div><div class="line"><a name="l11143"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga87995fecf076b214cf117590af9f4088">11143</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11144"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga799d57d5bb8bf9fb73c8620d2bc97d63">11144</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_MASK (0x800000U)</span></div><div class="line"><a name="l11145"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6c326dcf78f4c553d2e8409bb2773e4a">11145</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_SHIFT (23U)</span></div><div class="line"><a name="l11146"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1bd99ba9b1f408a6958ff77ae0ab0dec">11146</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_AUXPLL_DIG_BUF_EN_OVRD_MASK)</span></div><div class="line"><a name="l11147"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0c94b6b1d8264df1fe21600bac5b700e">11147</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN_MASK (0x1000000U)</span></div><div class="line"><a name="l11148"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8a228a410b00a039654cdc3a050380a2">11148</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN_SHIFT (24U)</span></div><div class="line"><a name="l11149"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabc4c00f73c566f9865ec0d39c5cc1392">11149</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11150"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga39bc1ad8777cf0701ab8321edb3d445b">11150</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_MASK   (0x2000000U)</span></div><div class="line"><a name="l11151"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga52fd89d6ed0d4d7fd53f9f4aeb1ff19d">11151</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_SHIFT  (25U)</span></div><div class="line"><a name="l11152"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaee3f4b3ab355560d7f3bff38dc78008d">11152</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RXTX_RCCAL_EN_OVRD_MASK)</span></div><div class="line"><a name="l11153"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafe1cdd27a6f0cbc52f598e957003a32f">11153</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN_MASK (0x4000000U)</span></div><div class="line"><a name="l11154"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac101456d59e969f9f474a9330722981e">11154</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN_SHIFT (26U)</span></div><div class="line"><a name="l11155"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafbd4f24604b52a5d1a549d2e740170ef">11155</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_EN_MASK)</span></div><div class="line"><a name="l11156"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad1dd73dc3c0daae56df9d7d75380eaa8">11156</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_MASK   (0x8000000U)</span></div><div class="line"><a name="l11157"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6f6bf621ae3e6093c09b7c18fd2bcfd3">11157</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_SHIFT  (27U)</span></div><div class="line"><a name="l11158"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9845a38b5cfe9539c20c8fff1623a11a">11158</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_TX_HPM_DAC_EN_OVRD_MASK)</span></div><div class="line"><a name="l11159"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf0b2171fb6800955d977cd164b1a7e6f">11159</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_MASK      (0x10000000U)</span></div><div class="line"><a name="l11160"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8dc9214a98fdf91f6dc250d9591e194e">11160</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_SHIFT     (28U)</span></div><div class="line"><a name="l11161"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5198e3f72e3f1344189454a9295247de">11161</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_MODE_OVRD_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_MASK)</span></div><div class="line"><a name="l11162"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafe83a1551b9916d1ba73192aef0d0818">11162</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_MODE_OVRD_MASK         (0x20000000U)</span></div><div class="line"><a name="l11163"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad06559efe8282bc2c480b3e6faed9ed9">11163</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_MODE_OVRD_SHIFT        (29U)</span></div><div class="line"><a name="l11164"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga37495d6af604ce6986471c660094bd30">11164</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_TX_MODE_OVRD(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_TX_MODE_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_TX_MODE_OVRD_MASK)</span></div><div class="line"><a name="l11165"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaa46e4e0c4e1d2de1bb8584a2df3c49e">11165</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_MASK      (0x40000000U)</span></div><div class="line"><a name="l11166"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga53af379b1bd45d255e94f8873bcd3845">11166</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_SHIFT     (30U)</span></div><div class="line"><a name="l11167"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3af4a72615ae0dcbdc131a8d43765871">11167</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RX_MODE_OVRD_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_SHIFT)) &amp; XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_MASK)</span></div><div class="line"><a name="l11168"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae3bb810f6179edbfcc430d3f0659dcea">11168</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RX_MODE_OVRD_MASK         (0x80000000U)</span></div><div class="line"><a name="l11169"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga62d0dc977a77a70c61796d094915ed47">11169</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RX_MODE_OVRD_SHIFT        (31U)</span></div><div class="line"><a name="l11170"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac48dcc29cde771b919ffb39b18b46b06">11170</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_OVRD3_RX_MODE_OVRD(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_OVRD3_RX_MODE_OVRD_SHIFT)) &amp; XCVR_TSM_OVRD3_RX_MODE_OVRD_MASK)</span></div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;</div><div class="line"><a name="l11173"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6d3dc2f21fb543267830a9ea7df1b2c0">11173</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_POWER_PA_POWER_MASK          (0x3FU)</span></div><div class="line"><a name="l11174"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga77a0441a1b944a00e3c45ef50e469514">11174</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_POWER_PA_POWER_SHIFT         (0U)</span></div><div class="line"><a name="l11175"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga04c4beb4c384fbb67ff4394bb280167a">11175</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_POWER_PA_POWER(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_PA_POWER_PA_POWER_SHIFT)) &amp; XCVR_TSM_PA_POWER_PA_POWER_MASK)</span></div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;</div><div class="line"><a name="l11178"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga94462f224063810f4d80e701b5c87e55">11178</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0_MASK      (0x3FU)</span></div><div class="line"><a name="l11179"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga139a4add451eca8e6fda48693f3954cc">11179</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0_SHIFT     (0U)</span></div><div class="line"><a name="l11180"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae9f56543ffc4c0c37c8c32e0284af232">11180</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0_SHIFT)) &amp; XCVR_TSM_PA_RAMP_TBL0_PA_RAMP0_MASK)</span></div><div class="line"><a name="l11181"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga903a38f5c9c58734c1651f7657d83c3e">11181</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1_MASK      (0x3F00U)</span></div><div class="line"><a name="l11182"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad5d8d0acde0a51f643213df80a6abe9d">11182</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1_SHIFT     (8U)</span></div><div class="line"><a name="l11183"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga20a001baa562c16ddf950feb2e105abb">11183</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1_SHIFT)) &amp; XCVR_TSM_PA_RAMP_TBL0_PA_RAMP1_MASK)</span></div><div class="line"><a name="l11184"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8814a0f36f4ad1c4f8b9448c2b64c70a">11184</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2_MASK      (0x3F0000U)</span></div><div class="line"><a name="l11185"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1a67cb541cf3a67f34b5a85ed21c41de">11185</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2_SHIFT     (16U)</span></div><div class="line"><a name="l11186"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1583e6043f0368c25c5a3509e45bc331">11186</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2_SHIFT)) &amp; XCVR_TSM_PA_RAMP_TBL0_PA_RAMP2_MASK)</span></div><div class="line"><a name="l11187"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1f8ed9c01417c7bf229fc53db8aa282d">11187</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3_MASK      (0x3F000000U)</span></div><div class="line"><a name="l11188"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga39161c00151ea400c036ffd1c919f47b">11188</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3_SHIFT     (24U)</span></div><div class="line"><a name="l11189"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2f1496a4a6ad696f405f18f316bbefc2">11189</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3_SHIFT)) &amp; XCVR_TSM_PA_RAMP_TBL0_PA_RAMP3_MASK)</span></div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;</div><div class="line"><a name="l11192"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1d37b28bcec85bb2e9f15cafeb4e57d9">11192</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4_MASK      (0x3FU)</span></div><div class="line"><a name="l11193"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac34df7d10c450261d7e9449859290332">11193</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4_SHIFT     (0U)</span></div><div class="line"><a name="l11194"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8ac9d6169f9bf223cf6d7f84d7da78de">11194</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4_SHIFT)) &amp; XCVR_TSM_PA_RAMP_TBL1_PA_RAMP4_MASK)</span></div><div class="line"><a name="l11195"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5f27897bfedfacb5a2c7076a1bab8863">11195</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5_MASK      (0x3F00U)</span></div><div class="line"><a name="l11196"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9f3b5fe32b3877d8f5c14fd90915e97f">11196</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5_SHIFT     (8U)</span></div><div class="line"><a name="l11197"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab8ef8397077c2203ff8a06b4d84336c8">11197</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5_SHIFT)) &amp; XCVR_TSM_PA_RAMP_TBL1_PA_RAMP5_MASK)</span></div><div class="line"><a name="l11198"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga548b4bdf9230a44e0e178b6fc47cab46">11198</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6_MASK      (0x3F0000U)</span></div><div class="line"><a name="l11199"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa2d934e763662e94366b33e4bb3495a6">11199</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6_SHIFT     (16U)</span></div><div class="line"><a name="l11200"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa661fd292385c03eb1e76aee45781148">11200</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6_SHIFT)) &amp; XCVR_TSM_PA_RAMP_TBL1_PA_RAMP6_MASK)</span></div><div class="line"><a name="l11201"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga029ca3bdc6ca27e07bb3d9aeca637de8">11201</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7_MASK      (0x3F000000U)</span></div><div class="line"><a name="l11202"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae49eae82d4ca14d64fae89554dd697f6">11202</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7_SHIFT     (24U)</span></div><div class="line"><a name="l11203"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa907f8e903fcc381572bb7ac28654281">11203</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7_SHIFT)) &amp; XCVR_TSM_PA_RAMP_TBL1_PA_RAMP7_MASK)</span></div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;</div><div class="line"><a name="l11206"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga91df704dca961b0f7fecf4225494f084">11206</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0_MASK (0xFFU)</span></div><div class="line"><a name="l11207"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1202bf73e492d9cb457575d9136ab801">11207</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0_SHIFT (0U)</span></div><div class="line"><a name="l11208"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1486e571da3015a125dc83c0bced5070">11208</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0_SHIFT)) &amp; XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT0_MASK)</span></div><div class="line"><a name="l11209"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga29b2c957c06573ae032e2928da597dde">11209</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1_MASK (0xFF00U)</span></div><div class="line"><a name="l11210"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga122e26696a23bf11bf12cfa205693cc1">11210</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1_SHIFT (8U)</span></div><div class="line"><a name="l11211"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3b0f4f4d08c0148250f34e643b22f548">11211</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1_SHIFT)) &amp; XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT1_MASK)</span></div><div class="line"><a name="l11212"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4f50c06ae1dcf267eeb0a6d43c8e99ef">11212</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2_MASK (0xFF0000U)</span></div><div class="line"><a name="l11213"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad8691d8d02e749f01c2f05381462d790">11213</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2_SHIFT (16U)</span></div><div class="line"><a name="l11214"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad5bec32fde39f910f160048b8dd4bb16">11214</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2_SHIFT)) &amp; XCVR_TSM_RECYCLE_COUNT_RECYCLE_COUNT2_MASK)</span></div><div class="line"><a name="l11215"></a><span class="lineno">11215</span>&#160;</div><div class="line"><a name="l11217"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2fc67388bfd98dac7859a01cef7d22ba">11217</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN_MASK   (0x1U)</span></div><div class="line"><a name="l11218"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga66f37433c6082247e852c8d07abe13e3">11218</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN_SHIFT  (0U)</span></div><div class="line"><a name="l11219"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga58df81f5ecb93360b565bfa7ba0f5929">11219</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN_SHIFT)) &amp; XCVR_TSM_FAST_CTRL1_FAST_TX_WU_EN_MASK)</span></div><div class="line"><a name="l11220"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9887d357108a1d8923880968f2a32c02">11220</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN_MASK   (0x2U)</span></div><div class="line"><a name="l11221"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad4bee08750ebd6b648ccea5ca75fa295">11221</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN_SHIFT  (1U)</span></div><div class="line"><a name="l11222"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5df06cda47ee709cb8f7267fa69c378f">11222</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN_SHIFT)) &amp; XCVR_TSM_FAST_CTRL1_FAST_RX_WU_EN_MASK)</span></div><div class="line"><a name="l11223"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga04c8ab243c711935f2d7079845d07b00">11223</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN_MASK   (0x4U)</span></div><div class="line"><a name="l11224"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga629241a975bfca356bbed33ddd93044f">11224</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN_SHIFT  (2U)</span></div><div class="line"><a name="l11225"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2c089b4556fde6c302e3f58c26cf00d0">11225</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN_SHIFT)) &amp; XCVR_TSM_FAST_CTRL1_FAST_RX2TX_EN_MASK)</span></div><div class="line"><a name="l11226"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2bb51199dcca148635422effed8b7470">11226</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR_MASK   (0x8U)</span></div><div class="line"><a name="l11227"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8c81d33a1ca517428a824cfcacf4c961">11227</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR_SHIFT  (3U)</span></div><div class="line"><a name="l11228"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab6dde561d3ac3fcb23db2a1c49210a21">11228</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR_SHIFT)) &amp; XCVR_TSM_FAST_CTRL1_FAST_WU_CLEAR_MASK)</span></div><div class="line"><a name="l11229"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7d725e4725ab8d4ad65be1d88b940637">11229</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START_MASK (0xFF00U)</span></div><div class="line"><a name="l11230"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga997aa1a035f4d180aab826a8e9b11465">11230</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START_SHIFT (8U)</span></div><div class="line"><a name="l11231"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga854f5fbe56c19fe3b04440e685294a39">11231</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START_SHIFT)) &amp; XCVR_TSM_FAST_CTRL1_FAST_RX2TX_START_MASK)</span></div><div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;</div><div class="line"><a name="l11234"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga00ae0985a217e6f1325d0c0f18ea4812">11234</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_START_TX_MASK   (0xFFU)</span></div><div class="line"><a name="l11235"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1afa6457fc6fb236eef343bbe3f3c58e">11235</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_START_TX_SHIFT  (0U)</span></div><div class="line"><a name="l11236"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab80ef135ff4a8b3f877f6c96d2f42f71">11236</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_START_TX(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_FAST_CTRL2_FAST_START_TX_SHIFT)) &amp; XCVR_TSM_FAST_CTRL2_FAST_START_TX_MASK)</span></div><div class="line"><a name="l11237"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacaa838339a6b8b6d22129486531d7f8d">11237</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_DEST_TX_MASK    (0xFF00U)</span></div><div class="line"><a name="l11238"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad8d755f18c961cf8d9e6aeb70840f2db">11238</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_DEST_TX_SHIFT   (8U)</span></div><div class="line"><a name="l11239"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf19b6851472838d44b943ad59e66f586">11239</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_DEST_TX(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_FAST_CTRL2_FAST_DEST_TX_SHIFT)) &amp; XCVR_TSM_FAST_CTRL2_FAST_DEST_TX_MASK)</span></div><div class="line"><a name="l11240"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga84cef1161cd07748f8269bd38b34d385">11240</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_START_RX_MASK   (0xFF0000U)</span></div><div class="line"><a name="l11241"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9696b14561069948b37cf8ffeb3abe56">11241</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_START_RX_SHIFT  (16U)</span></div><div class="line"><a name="l11242"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa4e92452a50e314c58f034e953662a0c">11242</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_START_RX(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_FAST_CTRL2_FAST_START_RX_SHIFT)) &amp; XCVR_TSM_FAST_CTRL2_FAST_START_RX_MASK)</span></div><div class="line"><a name="l11243"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae310434bba8659fa7d563f30e10be62a">11243</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_DEST_RX_MASK    (0xFF000000U)</span></div><div class="line"><a name="l11244"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3cf6476f4e3336ed807d35c5555edaae">11244</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_DEST_RX_SHIFT   (24U)</span></div><div class="line"><a name="l11245"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab9bd0dfdc81fa2d770acc49e0fee0da5">11245</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_FAST_CTRL2_FAST_DEST_RX(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_FAST_CTRL2_FAST_DEST_RX_SHIFT)) &amp; XCVR_TSM_FAST_CTRL2_FAST_DEST_RX_MASK)</span></div><div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;</div><div class="line"><a name="l11248"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab2dfa58f18b55d179d2af4d0f0ad87e6">11248</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11249"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae736f743e0dc729d7637099fb0461e18">11249</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11250"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1ee42ffa621457679595281df2ac3f14">11250</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11251"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafb12b6b7fba7327d002cda810127c9e1">11251</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11252"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9a36cc7a929de9539068f8f0cccc43d6">11252</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11253"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga99f3a9634c6ac9fb4a34cf0418c438a6">11253</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING00_BB_LDO_HF_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11254"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga51053ea75b65ee22534afe6f99c6c862">11254</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11255"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga44131dde75bcba7677ac22653777e9cd">11255</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11256"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gade61d8201414682a05f7758019c1aa29">11256</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11257"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6062dece29615fcb376bd7de5124ed3a">11257</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11258"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8b0249c001910a9852a4762462b619f7">11258</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11259"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadaae209c32bc5438db93fb52082c593f">11259</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING00_BB_LDO_HF_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;</div><div class="line"><a name="l11262"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3d30a349c9b72c2a629aef39d8bb3cd3">11262</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11263"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaff5f95ec504e2123ebc05c41b5df8231">11263</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11264"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab24e48db39cd4ec8a8e3c4300882cf3c">11264</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11265"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab23879b1e5e68558b259d547ec9a83d1">11265</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11266"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafaae1078f92c70c1e72e5b43536afb2c">11266</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11267"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac94f3a4969706b392844317080e8781b">11267</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11268"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga128d15b118dbacc8a0ace1681e66da2b">11268</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11269"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga80e92abbeb85f218378faf6c067b6de6">11269</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11270"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6883eb2750742425dcee612991ed676a">11270</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11271"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga38bd6c9bad1c1c4a7caac23be8e0a70f">11271</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11272"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf8819809001de9fccfd1de9854da84c3">11272</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11273"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5d20ea5eb4f060e07ac0f71d550936af">11273</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING01_BB_LDO_ADCDAC_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160;</div><div class="line"><a name="l11276"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga84859c06e50fe94bdf8e1fca9437b168">11276</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11277"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga42645605b02e0dee11d724683fe8d510">11277</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11278"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5c458b48d9baef3f75a76053a1456e0f">11278</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11279"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga51c6adc901c517e20b28cb57d595cac8">11279</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11280"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7714f85d3ec970132435e733e2a6fc15">11280</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11281"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga02ef57e23469116ce4f6e09ff6d63b36">11281</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING02_BB_LDO_BBA_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;</div><div class="line"><a name="l11284"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7a2a4a4ba8e80a13d40319601ddf0339">11284</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11285"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga08368a23192ef546de0323d8338d6962">11285</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11286"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7e036f400703834f60e63b2d935d27e8">11286</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11287"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf2392c07a90dccb10f7161cfc5e6094c">11287</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11288"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7dca8dfa6f3c7abff92db54cfefd582b">11288</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11289"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga11998789c1409efac77090a0e3fe6d8d">11289</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING03_BB_LDO_PD_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11290"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae6ec4b6045d035f41fc558cc2b9fdd4b">11290</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11291"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga39f80c3138a5ab55c6cdb8584dbacaa0">11291</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11292"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa922e6769387bcff20868f11af30d2bf">11292</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11293"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga05ef3857fc4ff4923571d5bed9750591">11293</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11294"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf5541a11ac163dc59c87d96e15b31ba5">11294</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11295"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga57cc3179ab765c5baf7fc9ef808c6e69">11295</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING03_BB_LDO_PD_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;</div><div class="line"><a name="l11298"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga71b5b2dcb7bd62dabc63f5732aa6424c">11298</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11299"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga956ef984d04c05e4f0ef063ce85c6108">11299</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11300"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga62dc63eb1270c90285e03d2d4a676bba">11300</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11301"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa26ce78450ff6cb0b9f731e85edcb06f">11301</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11302"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab7935d06d8f9d3f6aaeef98d07312af0">11302</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1384841547159d0f17fdd8e44126714d">11303</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11304"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0ad117dec8ce8aa3c8de474730ea0042">11304</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11305"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaeca967de4115028baebbcbc6192d1afd">11305</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11306"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadd6df68b28cca4a872fd7c556a72c8b7">11306</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11307"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga354d171665d9c643d5def5822311d147">11307</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11308"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf842a57a6b77a95588846869482986d4">11308</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11309"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga93f85f7665e913a483dfef818df76cdb">11309</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING04_BB_LDO_FDBK_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;</div><div class="line"><a name="l11312"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadd62c1a53976e7de89f7a7279c005e14">11312</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11313"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga029f8d312ec6493ffa8134143803e5b8">11313</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11314"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2fa41026f644c353c3f78c36902a90b4">11314</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11315"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab0b5476bdf7cd3f7186a632970ddea23">11315</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11316"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad82aedc71d534b1430b30545d57fac6b">11316</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11317"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga995e6ddfb26808de528ec1a13f28f9df">11317</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11318"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga31f37b0f0b6bb14087241690fee11177">11318</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11319"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6153dad398d398eeb01becc8cee53deb">11319</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11320"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf6d9ab628d90b7103042d52bb78161da">11320</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11321"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0c97d0bdf63d58f9045e3767b7c6125e">11321</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11322"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1e284ffcdbf1df0cb10945b0fd5e1953">11322</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11323"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1b9d94f1aaae4d690d952620a02835c3">11323</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING05_BB_LDO_VCOLO_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11324"></a><span class="lineno">11324</span>&#160;</div><div class="line"><a name="l11326"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9370758ee717388e31eecf108892688f">11326</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11327"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5eed749c5e4a577c6ebb0598cc67cdee">11327</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11328"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga14221f4bdd5185d8e274c85dd32a582f">11328</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11329"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8efa394af2ac70065022fb31a70613f8">11329</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11330"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab222dc31b8513bacb348ca762b20e177">11330</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11331"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga83953c989bae46689d175c7cb7f439ca">11331</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11332"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2175e8e66ff24a20c215be8849109d48">11332</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11333"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7c33990e7d30ccc7c5555860f36ab917">11333</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11334"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaae3cec46c480a8be5871fb3514634f2f">11334</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11335"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa6ad9f1432a4e1c7ccdeb313cf896b09">11335</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11336"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2dae7381aa5bedb593ab1a4d7f9d7ba7">11336</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11337"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4b1a18e002f49181d85e8b81ed9691a9">11337</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING06_BB_LDO_VTREF_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;</div><div class="line"><a name="l11340"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1e9793441d41b3c8fa3636b94c6a7a44">11340</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11341"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafe25b0b48f526a5173364662d6b3ebf6">11341</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11342"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0abff7a8e88a5765aace91f68b26b182">11342</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11343"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga839469f1185f4867234fcb0c651fa17c">11343</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11344"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6bf0d03b735b3ae520430c8ea55205b2">11344</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11345"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga54d0d858fb6c4715ad581f7e2ceb76ea">11345</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11346"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4d2e98986504e8157cb6469df3ecf4ef">11346</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11347"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5b71b21f667dafd52701f20e70f410a0">11347</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11348"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7115a3241fdf4e78b85830b9520a436a">11348</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11349"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac1a260f26102b927c6ce287023d02c84">11349</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11350"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2a81db9aaf3cb53589d88616ba324ddb">11350</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11351"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga461bb3bd44dc0d4a6d5ba7f98abb14a2">11351</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING07_BB_LDO_FDBK_BLEED_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;</div><div class="line"><a name="l11354"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8f3351333cb9d9a6204d561c703609ee">11354</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11355"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6f7fac2e0275c26d8bb3c7e31d68d6f4">11355</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11356"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga56c0833b59dd4e58c9f8f1fd7a6752d4">11356</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11357"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga32ab7064e74e95a05ce35aa3e5704ed2">11357</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11358"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga45eef6ceb67aa2e33c89e19ee14f4c7e">11358</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11359"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaeef718d99cd8e9fbd1e9cbdf4888fc5f">11359</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11360"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga17815088a026f7cbf56c15647f22b7a9">11360</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11361"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab70fc5bc51a7b787ea837a8e7f33888f">11361</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11362"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa601e6a7b93ed276035722688b581ea8">11362</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11363"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4f90a836f7636291d468628c9b887484">11363</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11364"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac0b597cf5bca01fb5b98c9a2288d1d72">11364</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11365"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa120c535e02563d77b463fd85fde7b0f">11365</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING08_BB_LDO_VCOLO_BLEED_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11366"></a><span class="lineno">11366</span>&#160;</div><div class="line"><a name="l11368"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5d42c41a9b9d4761396acfba225d365e">11368</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11369"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2f66a7dea682a9aec141b5adf0ea4689">11369</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11370"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab04bc921222b9bcd783c9061e3773d73">11370</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11371"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1fbf5e446e59143d0931acb03872dbca">11371</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11372"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa14fe8a9e8b49302b207bd06402f29ce">11372</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11373"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa0b02d2d57ed099580a216436b7e3398">11373</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11374"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1af2a25cf53d335712dfd8d9e2820257">11374</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11375"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad8b786e3e800a1fb1398ca28a7f4702e">11375</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11376"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad9e28d929c0bcba5131e59ff5aff6107">11376</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11377"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5e7e0f5f539a446d0ffb1354a2937ca3">11377</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11378"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8edeffae594392020328a86b71c64c8f">11378</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11379"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1d46c3f8d2683a64ad8ad75c0932b17e">11379</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING09_BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11380"></a><span class="lineno">11380</span>&#160;</div><div class="line"><a name="l11382"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga22ddc7ab1321bc8e100222b361851373">11382</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11383"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8c1fa766c1790176d0511de738f68ae5">11383</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11384"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1446bbaa3ff5c8d975269ff7e8a9e91d">11384</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11385"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6c563a4a4fccff19409055d6d9abd576">11385</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11386"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac686db3da798876cd247024c8714acde">11386</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11387"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga57a141ec647f1cc9709990821a89babb">11387</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11388"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga84c73ae46331e919fde048d4195a9aeb">11388</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11389"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadfb3439ff0db27422875c4fc4fc57944">11389</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11390"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4c965f126c1c7c32f3180c2696a23c4e">11390</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11391"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5f6f97d980cc75ca766fa4f413abe4f4">11391</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11392"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1f6b7e082cda7d855328f6e2522f7246">11392</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11393"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga51beaf6bff4e4f16b68454906bb07aa6">11393</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING10_BB_XTAL_PLL_REF_CLK_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;</div><div class="line"><a name="l11396"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9eefadd5b557dbb2d73d5c4da102a4f7">11396</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11397"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5ae081f9bd6d0ee2dd19ac8eb1c09ef4">11397</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11398"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga779ba1975989d8bcec184e92c9b73d7e">11398</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11399"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadc2a474ed0a036c0ffafe2048018e238">11399</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11400"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga995fdbc5dfbedfb72d1ecca6fca88424">11400</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11401"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga765d8d3af1b41d25fd77baa0dda14bed">11401</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING11_BB_XTAL_DAC_REF_CLK_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11402"></a><span class="lineno">11402</span>&#160;</div><div class="line"><a name="l11404"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5dfa3bc7868691824548df260e721513">11404</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf9e478ca74868900fbf67171743cd326">11405</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11406"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga745f96318c9e13c763f44a8d93b95828">11406</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11407"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga12a47404ce0c2c0693b52ca7e7464020">11407</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11408"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9eec0ea451119a24f1a559e5a32feb48">11408</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11409"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacc9c3122e9e76f654e9fee34a718f2ed">11409</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING12_RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;</div><div class="line"><a name="l11412"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaff1d25a7d99c3663bb47e5ce39a4649b">11412</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11413"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1fc49901458918574571f794926e5c52">11413</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11414"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3434a35ba02d9fc15760186084b1d21d">11414</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11415"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5d4fd5c35d71a6506f5d8996eabba197">11415</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11416"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga80bb7a2fc548d9b91b9eb9d8cd984ef2">11416</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11417"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3a35d9afd168915f14db817a121b5fc7">11417</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11418"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5af6c0e8a4214e40f3bd595fddcd9948">11418</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11419"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga55594d22122678f1410fe043589d9616">11419</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11420"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2268b1d82efd635d1f28b60134ca054c">11420</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11421"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3a3d491954ec3f87e50a336e96a2b7eb">11421</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11422"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga30ccc060ff5d51a7f0aec4f0fcc9f496">11422</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11423"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0be1eb201e985cd4d2ffad97d704f7f5">11423</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING13_SY_VCO_AUTOTUNE_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11424"></a><span class="lineno">11424</span>&#160;</div><div class="line"><a name="l11426"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafa40b9980c90860552af3e9cd8a482b1">11426</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11427"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2e4e16fb25af8b4862d4a7f93536956c">11427</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11428"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabd9d3d1bb15c9d8c3fd831ff6075e385">11428</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11429"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga85e41b0ef2ca626894f4b4843c67ce55">11429</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11430"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga416808cb7135b6cb59dfbf909c389f4b">11430</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11431"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1ffe36dea087000279b4fa1154a33992">11431</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11432"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa61defc924d775ddd7f557f7ab78c4af">11432</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11433"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaef14de3f3f9a9e96c208bbbddb1c4f41">11433</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11434"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac5fbcd4bfd0f0bbb38b1445cd5c87f9f">11434</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11435"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga097c27a0e059124e96aa538b893cccff">11435</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11436"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6e19447ea9f92422ad1278ae14911d7b">11436</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11437"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0b792e4e8a18d42d40f8473fd8eb8736">11437</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING14_SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;</div><div class="line"><a name="l11440"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga80b9532359a2dd06c7ea56d4839692f9">11440</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI_MASK   (0xFFU)</span></div><div class="line"><a name="l11441"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacf3fe86bbfa07e90efa495d27885ead4">11441</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI_SHIFT  (0U)</span></div><div class="line"><a name="l11442"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga88abdc07ede3fd4388c9a4c8755f583e">11442</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING15_SY_VCO_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11443"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabe73f8a415fd37167e690c2c3c900170">11443</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO_MASK   (0xFF00U)</span></div><div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga16cd2349fe4bc5b86365383c8a00130a">11444</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO_SHIFT  (8U)</span></div><div class="line"><a name="l11445"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga07082c2618f1a18e5352a74935729ca3">11445</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING15_SY_VCO_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11446"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac6cb966b4544c81b8ff2b3dcbd70f43e">11446</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI_MASK   (0xFF0000U)</span></div><div class="line"><a name="l11447"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaede92b064196b64a105be1fb1d1f2a3">11447</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI_SHIFT  (16U)</span></div><div class="line"><a name="l11448"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9c7b89d1d571a492f443325e4930f7cb">11448</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING15_SY_VCO_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11449"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga14006afd59daa80c5e16346012ddf050">11449</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO_MASK   (0xFF000000U)</span></div><div class="line"><a name="l11450"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga85a0314bb2249663af226bfb8310c1b2">11450</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO_SHIFT  (24U)</span></div><div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3eec8d519a9224118d65e8fe7632f8f5">11451</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING15_SY_VCO_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;</div><div class="line"><a name="l11454"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6c3559bbe85eb6a19922146a8f8dfbd9">11454</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11455"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaee947f88698309cb574011d09c429afd">11455</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11456"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga37d7b4ee92634a69b7456ba1e4792eff">11456</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11457"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadf35e0857fb53796eac929549c17b2d9">11457</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11458"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8b1565fb40a5105f9142de5f666c2701">11458</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11459"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacb110a2dc5fc57a2de8169084d60272e">11459</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING16_SY_LO_RX_BUF_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;</div><div class="line"><a name="l11462"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab9ed1e52333b05028cfb9556d1d9b02f">11462</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11463"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga204f29152e82aa15cb2ce340ec4fe5bc">11463</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11464"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6b1ddd2257e615bf5c58b55ca749c7a6">11464</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11465"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4a138ca387498d2c4061eef2c552d35b">11465</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11466"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga54ad48c7e9b190f17bda694aa16dc069">11466</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11467"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga72312455b12c594608f5648f9ed104bc">11467</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING17_SY_LO_TX_BUF_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;</div><div class="line"><a name="l11470"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadcc7da3cdd992d61484f86f0b4798a61">11470</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI_MASK  (0xFFU)</span></div><div class="line"><a name="l11471"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5f8c435c54e3550dd10b5a3cc16648ed">11471</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11472"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab10810959f6f8031923f7120348c8fe4">11472</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING18_SY_DIVN_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11473"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabe7044f120c485d6ccb09d180c4db0a8">11473</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO_MASK  (0xFF00U)</span></div><div class="line"><a name="l11474"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaba7f7e20497a6326ad3fefdd844f99d8">11474</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11475"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga49fe52366fcbec35e1708a527f1bd067">11475</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING18_SY_DIVN_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11476"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga42c04fdb0b00002c3fdb3d856fc1f168">11476</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI_MASK  (0xFF0000U)</span></div><div class="line"><a name="l11477"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2610ba583393ccd7bf8d2197445ec4c7">11477</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11478"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8628dbe95b01f7dd78a65f78fc30dfe5">11478</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING18_SY_DIVN_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11479"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga84007728b5687bcf9b051b0d7aee57eb">11479</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO_MASK  (0xFF000000U)</span></div><div class="line"><a name="l11480"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaeb2691d5c918afd4fc8fae0302f52bb">11480</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11481"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab9a25f633dbbd1195d3d995074f50958">11481</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING18_SY_DIVN_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;</div><div class="line"><a name="l11484"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad0094cb9837a4a6bf352b07428a8c44f">11484</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11485"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae83573e161bc3e3053ba062945e7b0b7">11485</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11486"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2a3e2216e7b0b8f073bb62687cf7b37e">11486</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11487"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf1a7d43a2b41e86418b0c5fdfc7a0753">11487</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11488"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0ca9d895c6b1d170e4a3a20affaa31f1">11488</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11489"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaab0a1d1b65d11eaa3a82cfe1b01b90fc">11489</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11490"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad6d79a25a15c1dfe339b41e0f15221bb">11490</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11491"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5e4e154d67ffb46eb983f1d099400556">11491</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11492"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad9819c0b67df5945eb8e3cf471103c31">11492</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11493"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0447af6c9f71d0997ddb324bfaa208ae">11493</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11494"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga194581842215a5a69b8857a6b3a7f77f">11494</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11495"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad21715fb4b0609e55e96cb34d2be70ba">11495</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING19_SY_PD_FILTER_CHARGE_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;</div><div class="line"><a name="l11498"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga35a18a7c968badcd829d3c1bee69ce0d">11498</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_TX_HI_MASK    (0xFFU)</span></div><div class="line"><a name="l11499"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae589ac517cdf043d80639baaaefa6dc0">11499</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_TX_HI_SHIFT   (0U)</span></div><div class="line"><a name="l11500"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad6c0b93c70c6aacd5ab1cadeb684befb">11500</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_TX_HI(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING20_SY_PD_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING20_SY_PD_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11501"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafac91a8c3daec25183626d9d69f015e5">11501</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_TX_LO_MASK    (0xFF00U)</span></div><div class="line"><a name="l11502"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6c550dbe90a7aa0bd6a5a6258bbe28b0">11502</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_TX_LO_SHIFT   (8U)</span></div><div class="line"><a name="l11503"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga92d69e13a7b80650b705d77e7eb81d5f">11503</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_TX_LO(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING20_SY_PD_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING20_SY_PD_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11504"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa8f71ed4ff3e8bc2ba85d23ea4858dec">11504</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_RX_HI_MASK    (0xFF0000U)</span></div><div class="line"><a name="l11505"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac61a86c6c1e2098ad4ba8fcb689c6bad">11505</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_RX_HI_SHIFT   (16U)</span></div><div class="line"><a name="l11506"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf2d1146397196b8726c45e9d88c4fa7a">11506</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_RX_HI(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING20_SY_PD_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING20_SY_PD_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11507"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab0fd11ee431cc87b49070c95efaac86a">11507</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_RX_LO_MASK    (0xFF000000U)</span></div><div class="line"><a name="l11508"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga04e32367cf18d1323b90ecf60dec5d48">11508</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_RX_LO_SHIFT   (24U)</span></div><div class="line"><a name="l11509"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadc4107ea0ad595d9a97c27ed899ff96c">11509</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING20_SY_PD_EN_RX_LO(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING20_SY_PD_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING20_SY_PD_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11510"></a><span class="lineno">11510</span>&#160;</div><div class="line"><a name="l11512"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga91eadacd26d79bbb87326c21df9e3f01">11512</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11513"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae37d8206aae1f99c0de95f04c49f4fb8">11513</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11514"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadd6ac99912b3607096d40777435a7fad">11514</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11515"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad9f935d3dfee49cdfef32b28f8af4a31">11515</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11516"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0aa3405df332d72f5d427e19e347504d">11516</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11517"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gace69b29cb99084d926c32d406290f6cb">11517</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING21_SY_LO_DIVN_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga34a4da6b9838df897f98f88215f4cbc7">11518</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11519"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7d182dc359f6490507585c0c1cffa7a8">11519</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11520"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8b2712a2341a7541465a372d0126e39f">11520</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaef466b7f9857e2a78d999d2841f05e4b">11521</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11522"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaeb7687ad48ab437c3e30262d3e918a39">11522</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab7dcd9e161267d5d626b1eb30f7f5266">11523</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING21_SY_LO_DIVN_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;</div><div class="line"><a name="l11526"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga066bf4b43282bdf04512d3e85a55b435">11526</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11527"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga00e4043405a04fecf4ffc19f3c5b25dd">11527</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11528"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf2ffd2e8ab40ba6e717f03ae233e40af">11528</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4ea0ca9dc2838b5c7a2de84cf6b770df">11529</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad44348b1d07f66e4f4cf253f3ebe0f89">11530</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11531"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1403b1d8b95c2885a9f526c9d871ddf2">11531</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING22_SY_LO_RX_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11532"></a><span class="lineno">11532</span>&#160;</div><div class="line"><a name="l11534"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga29ef7e7a0bc897d2719ec5a8b62a9df8">11534</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga480f38e0c4bfc9724c07acfd43cc9155">11535</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11536"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga86e18515fd3a618297256329c217d5a9">11536</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11537"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3b67eb641ef75c6c713d4c73bc4a4d95">11537</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11538"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac3943b95836fb35c85fe50e5f5dbf0e4">11538</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga399adde44269222b210168992e9e1738">11539</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING23_SY_LO_TX_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;</div><div class="line"><a name="l11542"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0857c4640b76a95f97d41de08f1a3d26">11542</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11543"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa1da78428cf1557aea83ae44da120e7f">11543</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11544"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga38a1ee05ea302d2a79f4fcbd910d97f7">11544</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11545"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad41864776699272c878aef2622a873c7">11545</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11546"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae6b13514089f6938e0bc318c5547ff8d">11546</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11547"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga178f19ce60e4c3275928c1b4448e13a7">11547</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11548"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9838c79c63a0b1608cfa02f3a2b2a1cb">11548</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11549"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9763e484c95676bcf4f1a3cef66c03d3">11549</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11550"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2ac88e3d05ce081ef4e545ac893562e3">11550</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11551"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga54826bab267fb8f89001f6c901f167ca">11551</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11552"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga229337e5db2b481cb310d26ba18bb18a">11552</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11553"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf0f5fc5a923bb804dbc0fb155d34a749">11553</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING24_SY_DIVN_CAL_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160;</div><div class="line"><a name="l11556"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1a690ab6ec3d5bfb4ea8193cee04aa03">11556</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11557"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaebc088c1105bd2bf9386803806ab60ff">11557</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11558"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1301d1aefd22513b4107c31e7e9ea024">11558</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11559"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2db91aadfa0b3195161b74e510e04e25">11559</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11560"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5372e9b7cc2d37a3ddd633e8c6beff65">11560</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11561"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf9c6d8352f9bb3dc8cb15bdfc00742b9">11561</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING25_RX_LNA_MIXER_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;</div><div class="line"><a name="l11564"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7ca84b7a3be4e0ec3c16b725bb49c136">11564</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING26_TX_PA_EN_TX_HI_MASK    (0xFFU)</span></div><div class="line"><a name="l11565"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa426f993c180bc71e46e83296821d7c5">11565</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING26_TX_PA_EN_TX_HI_SHIFT   (0U)</span></div><div class="line"><a name="l11566"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaad9c5a7f29f3b372b71f9691dee0bd0c">11566</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING26_TX_PA_EN_TX_HI(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING26_TX_PA_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING26_TX_PA_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11567"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga57d8d3d4f7cae4355bcd061aa752b5c6">11567</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING26_TX_PA_EN_TX_LO_MASK    (0xFF00U)</span></div><div class="line"><a name="l11568"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf4c90ed44c15d54bda56bc058ebdb8fd">11568</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING26_TX_PA_EN_TX_LO_SHIFT   (8U)</span></div><div class="line"><a name="l11569"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0a6bd79e20f0f044cf9eaee9f5623751">11569</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING26_TX_PA_EN_TX_LO(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING26_TX_PA_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING26_TX_PA_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160;</div><div class="line"><a name="l11572"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafbcf15637a8b7023a3765fe4192f2ec7">11572</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11573"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab5aa5d3488aa974a07803b4acf7b3efa">11573</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11574"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2f3ea089f53555cccaca143534032fab">11574</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11575"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga045f27e9d5a22b6337011b5e2474d8eb">11575</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11576"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae3f4296db440eeef7906d14446f2c7f7">11576</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11577"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad04e646bb6876aad1be9998b26dc2b94">11577</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING27_RX_ADC_I_Q_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160;</div><div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa07897db25ed622012f3b639d0b0f520">11580</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11581"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaedb6133a326aa154a6409ea3cf7e1d27">11581</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11582"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab305af3df55f82d91e6ac3023b4844af">11582</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11583"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga31ede569e2594de57b887b837b0b14b3">11583</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11584"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga69c21fa53420788b4751ca6da132812a">11584</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11585"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga69c361dfaf059ba33b9022091f2457f0">11585</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING28_RX_ADC_RESET_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;</div><div class="line"><a name="l11588"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab7850671c6f21427befc59fa94931849">11588</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11589"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga10add358112751159b5255a2b9d5ce80">11589</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11590"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaef5b69c74dda0eb9fc61aab757bf5cff">11590</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11591"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga75e84be03fc05d7a90ff9d5ccdbc3e4c">11591</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga453b46b139ed9fdee51b99406a246ce1">11592</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11593"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabe55b2b29fbca979f991942fdc6fce44">11593</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING29_RX_BBA_I_Q_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;</div><div class="line"><a name="l11596"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga434adc29150b3e808a171dbd480ffa6a">11596</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11597"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabd7de1650d06b54db6d81e0568e6f911">11597</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11598"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8b2783da56ce5f149b99ada6c49392e5">11598</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11599"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5f9bbfe065a7f5b02dc5f58106e6aa35">11599</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11600"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab509de16fd1cdc12bf13d648288a1487">11600</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11601"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaa9dcbce7ef4499b9a83aacf222152cf">11601</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING30_RX_BBA_PDET_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160;</div><div class="line"><a name="l11604"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaca2257a5674734b60ffaab8fc6d92f4d">11604</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11605"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae6d464c753bdd714a4a0d33021b85a15">11605</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11606"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga391fd4121892d13e50614af4d0a8f75c">11606</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11607"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga21693dc938a57efdbcfa0546f3404d7f">11607</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11608"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad0cf31325bdc66f9c2401126c758c2d7">11608</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11609"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0e997dfb135327eac1846c40d718566a">11609</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING31_RX_BBA_TZA_DCOC_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;</div><div class="line"><a name="l11612"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0bc6f4e50555107683f804246ea7a935">11612</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11613"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga422b93d26d4db7d16c994112ece0aeee">11613</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11614"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga43072ba169fa1ce8d3194ee378a0376e">11614</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11615"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa253dda6e29e4411f3f047d4f408417f">11615</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11616"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac51c8efac657c66157e01dc4ff0b33ae">11616</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11617"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga82252ee174c34387bc060a2f5cc30b07">11617</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING32_RX_TZA_I_Q_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;</div><div class="line"><a name="l11620"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga73fe816b3163921a7f26e1907a4f85e5">11620</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11621"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6fe5f9b1a08ab66c38d15cdef6615f46">11621</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11622"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab80e46ec610fbb411b48902d888e73b0">11622</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11623"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga67f9e82eef2039a7c56927b3e0615ae4">11623</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11624"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3839376cca6397f7642e8393a5ae65cc">11624</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11625"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga50610ef214252f9de10d65bee65e6a74">11625</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING33_RX_TZA_PDET_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;</div><div class="line"><a name="l11628"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5e2b0cd782145d7dbc1f75c02d09e5b5">11628</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI_MASK  (0xFFU)</span></div><div class="line"><a name="l11629"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga290461b7f27f06dfffa32da791160cd5">11629</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11630"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7e295729d5a306bcfa8e5933446ec8d3">11630</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING34_PLL_DIG_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11631"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa724a338be28e43c9e06afe17e221bc7">11631</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO_MASK  (0xFF00U)</span></div><div class="line"><a name="l11632"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabcdbfd5013c41e27dc7d5fdf351a78b5">11632</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11633"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga40aa461d9d06d78b862ea7ca75eb6501">11633</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING34_PLL_DIG_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11634"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae5cafbcc88a78d3065ea0257825957fc">11634</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI_MASK  (0xFF0000U)</span></div><div class="line"><a name="l11635"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga85f15393b3c171112d2db29d8511d222">11635</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11636"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga17bb8bb8932f6e45c3016b18e882814a">11636</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING34_PLL_DIG_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11637"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga57289ba209abac17c041e09184cd97d2">11637</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO_MASK  (0xFF000000U)</span></div><div class="line"><a name="l11638"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga45605c17e4e33fecd42ecba85e002b5e">11638</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11639"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3844e729bb3808696cba506b3617c700">11639</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING34_PLL_DIG_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;</div><div class="line"><a name="l11642"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabf90f930df5797137d8edeb42b111a94">11642</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI_MASK   (0xFFU)</span></div><div class="line"><a name="l11643"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae546f91b6aa2c0220aa6b473f5f2c8a5">11643</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI_SHIFT  (0U)</span></div><div class="line"><a name="l11644"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga12a079f8484967309f6b8d9efb5b7ab0">11644</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING35_TX_DIG_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11645"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7ab201b83b94c68f4b7eb747e1c46ed0">11645</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO_MASK   (0xFF00U)</span></div><div class="line"><a name="l11646"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga602026918502f9d673f4d912b67d8e1e">11646</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO_SHIFT  (8U)</span></div><div class="line"><a name="l11647"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6e48670254ddd8113fe67515d8c11896">11647</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING35_TX_DIG_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;</div><div class="line"><a name="l11650"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8c3507ef8a1674ecd6f9dea7710f8714">11650</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI_MASK   (0xFF0000U)</span></div><div class="line"><a name="l11651"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4dd4ab5087312743d7ced6967c43d788">11651</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI_SHIFT  (16U)</span></div><div class="line"><a name="l11652"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga005d531a28be275b09f3e3ffdb5e7b85">11652</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING36_RX_DIG_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11653"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab7ff415cae51bf1e2d8ca746124dc71d">11653</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO_MASK   (0xFF000000U)</span></div><div class="line"><a name="l11654"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2e419f34f6af421fdef025d311fdf9a5">11654</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO_SHIFT  (24U)</span></div><div class="line"><a name="l11655"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga67466348267ea7f42652b4343dd38816">11655</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING36_RX_DIG_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;</div><div class="line"><a name="l11658"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga44ff6bd8e48d29854688b111c74d6000">11658</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING37_RX_INIT_RX_HI_MASK     (0xFF0000U)</span></div><div class="line"><a name="l11659"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafe5febfdf0ed4dcba9819891aaea9c48">11659</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING37_RX_INIT_RX_HI_SHIFT    (16U)</span></div><div class="line"><a name="l11660"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1970c840aba3974e70acc237cdd32fb6">11660</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING37_RX_INIT_RX_HI(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING37_RX_INIT_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING37_RX_INIT_RX_HI_MASK)</span></div><div class="line"><a name="l11661"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga547360efd8ba7947b164f3ba7c08cac5">11661</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING37_RX_INIT_RX_LO_MASK     (0xFF000000U)</span></div><div class="line"><a name="l11662"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga93cb99d258accaae02539ab5f9d65d75">11662</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING37_RX_INIT_RX_LO_SHIFT    (24U)</span></div><div class="line"><a name="l11663"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga870f88d699fc88b6fdc77f5837f7218c">11663</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING37_RX_INIT_RX_LO(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING37_RX_INIT_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING37_RX_INIT_RX_LO_MASK)</span></div><div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;</div><div class="line"><a name="l11666"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3d48d8184b8da0a1cc25f8ca6cd1f015">11666</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11667"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae0ec013d787359262529cb15a4bff927">11667</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11668"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab531a769d3be0b6e314ae35e4e369178">11668</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11669"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga13fa8a35bd52f81f9c24371baf7cb51c">11669</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11670"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0b2123a834d0a60ccc5b0fbfce2cb650">11670</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11671"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad540a5a6a0b905ae3201de9a9fd12b55">11671</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING38_SIGMA_DELTA_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11672"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae1e69860e10ac98ef5ce31197f41d1de">11672</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11673"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga349cd83e72ababac4b16f4556e2c5343">11673</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11674"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabe2f80411cfc2a12bdf01d4bbbb5c248">11674</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11675"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9f5c5e87c8f1cc149f12bc78e64f0825">11675</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11676"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaeb716cfe278666eea88da3bf542ec981">11676</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11677"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2a4cc5df838ca6a34e1c47bee17d7c4a">11677</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING38_SIGMA_DELTA_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;</div><div class="line"><a name="l11680"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1844dcd4fe2096db6ceb87ddb8eed9dc">11680</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI_MASK   (0xFF0000U)</span></div><div class="line"><a name="l11681"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gace5be5e8b7a5213f4185565fcb23d31c">11681</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI_SHIFT  (16U)</span></div><div class="line"><a name="l11682"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga02e5665295d9bc6775c561a27e924695">11682</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING39_RX_PHY_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11683"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1e64af50aa9a29ea92131a8655cc56e0">11683</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO_MASK   (0xFF000000U)</span></div><div class="line"><a name="l11684"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga572562412405497cb6c5a3de9d06b8d4">11684</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO_SHIFT  (24U)</span></div><div class="line"><a name="l11685"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf359b3d0595f396e78afce8a68063e8f">11685</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING39_RX_PHY_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;</div><div class="line"><a name="l11688"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7b67bca8e69923346395128a700475d7">11688</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING40_DCOC_EN_RX_HI_MASK     (0xFF0000U)</span></div><div class="line"><a name="l11689"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad7550a6821cdbcb802841a0b73335a77">11689</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING40_DCOC_EN_RX_HI_SHIFT    (16U)</span></div><div class="line"><a name="l11690"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaba625937b033c279b87a485106d17404">11690</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING40_DCOC_EN_RX_HI(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING40_DCOC_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING40_DCOC_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11691"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga25eb34ead2517663d437ff6fb7f9c1a1">11691</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING40_DCOC_EN_RX_LO_MASK     (0xFF000000U)</span></div><div class="line"><a name="l11692"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1e0546fa82ab46143bc9d228b47d1926">11692</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING40_DCOC_EN_RX_LO_SHIFT    (24U)</span></div><div class="line"><a name="l11693"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2c4294d237c96f2c36f460d15fd9740e">11693</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING40_DCOC_EN_RX_LO(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING40_DCOC_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING40_DCOC_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11694"></a><span class="lineno">11694</span>&#160;</div><div class="line"><a name="l11696"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae32811380aea3039962e7c4b7f4d236b">11696</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING41_DCOC_INIT_RX_HI_MASK   (0xFF0000U)</span></div><div class="line"><a name="l11697"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9a621337471ae0c03f25a6acfc388ebe">11697</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING41_DCOC_INIT_RX_HI_SHIFT  (16U)</span></div><div class="line"><a name="l11698"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gace850ff3769e1a4e0aeabbffb1f48d42">11698</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING41_DCOC_INIT_RX_HI(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING41_DCOC_INIT_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING41_DCOC_INIT_RX_HI_MASK)</span></div><div class="line"><a name="l11699"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab7cbd9d884e2aa21874bf0c7e6b0fa85">11699</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING41_DCOC_INIT_RX_LO_MASK   (0xFF000000U)</span></div><div class="line"><a name="l11700"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga26e685e66bd0add008ad2d3bd9182661">11700</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING41_DCOC_INIT_RX_LO_SHIFT  (24U)</span></div><div class="line"><a name="l11701"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7a41fa3cb69bc74a4bbbe1326ea83be7">11701</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING41_DCOC_INIT_RX_LO(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING41_DCOC_INIT_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING41_DCOC_INIT_RX_LO_MASK)</span></div><div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;</div><div class="line"><a name="l11704"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafae007e551dac332b9235c3c38a2f191">11704</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11705"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga12a31ca083870cbdc2fada72ade2e87a">11705</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11706"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaf3547f9c160eacacce57e34e29f09b1">11706</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11707"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab0323cb37ebc213f881582864149bcc6">11707</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11708"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4e4828b6f88f0b4f370e2adbd786a72c">11708</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11709"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabcfe0ae38156b35ab38afcdc0745c2c5">11709</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11710"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3b176ef0ee3054141f9f376207ed2266">11710</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11711"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga480bb087341ddf1663ba2ec0c2bd0bfa">11711</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11712"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1200b3d4a9f94482f3cfe63296967a67">11712</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11713"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga973e181f86d0f73e1d10a8cbbac0b5c1">11713</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11714"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga990bb3eac0f5065778550fdea5e852df">11714</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11715"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8867693a62445495da69a69e8e964626">11715</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING42_SAR_ADC_TRIG_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;</div><div class="line"><a name="l11718"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4bf2540d5600f12a3559abc87b13bd8c">11718</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11719"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaed5adf6395aeaee22e0b52cec466118d">11719</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11720"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9755dfc908e9732698cbe7b8e25e416a">11720</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11721"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gada3d8aa7d1afc77a11f08d994657d2ad">11721</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11722"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9ed08733275bda169267d6d44ee04d2b">11722</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11723"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga27719bf750e37df83b08a260cc48fd11">11723</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING43_TSM_SPARE0_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11724"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga77b782783c59af814ba2fda521473053">11724</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11725"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga31fa30f88f7131350cff5ad9be6f1ce5">11725</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11726"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8461e86180aae768e12557d8772caf57">11726</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11727"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaacfc4a28e4e9b2cb4cdc5b4f4365d3ee">11727</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11728"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac649555e288895339de0515605d33897">11728</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11729"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga84667756e8827b1f5e860eca9fc26c4b">11729</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING43_TSM_SPARE0_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;</div><div class="line"><a name="l11732"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga03c0a540d53152c711922d83931c8abc">11732</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11733"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabbbbab958d624d7c8cb04b6dc430dcf7">11733</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11734"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga548a0bb755bf0e3cf5f7794c1b5346a4">11734</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11735"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9e11ce0bcdbce15ef468795747ae82f3">11735</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11736"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8211f5bfae5e0c99fbe26e4146a9159b">11736</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11737"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga41967824f3e6a3f47d3962f5533f2a39">11737</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING44_TSM_SPARE1_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11738"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga292ded83aed55263d6169c09c30cc68b">11738</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11739"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac70e29bacb8207f82b061e03ede283b2">11739</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11740"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga12937c03bb712ab7867c5013eb22c1ce">11740</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11741"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab246ebdd044b5815abf64efc0fc66dfd">11741</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11742"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8fcef1d18eee3783c53da4c11ea28f95">11742</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11743"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2396b29e71b8bc9031969c467ada8f8b">11743</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING44_TSM_SPARE1_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;</div><div class="line"><a name="l11746"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga65d2d4a10b3916fb2dc372d0c027bc3d">11746</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11747"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6915a9a30328bfed47d315ff42320caf">11747</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11748"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafac85ff53c69ec5646db2edc0310e183">11748</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11749"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0455bae0f3c528c0f145b05f27bb07fc">11749</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11750"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga701df527757137d3b5d589896d49f8c4">11750</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11751"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4859da3a8af2a0883ab12f17a4534488">11751</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING45_TSM_SPARE2_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11752"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad4bc936d47484bb13cd2a47939b42029">11752</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11753"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5f8dec23179acf88eeb5953227fbc9c6">11753</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11754"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga54388ca5aa0967d2b528db8cd1528647">11754</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11755"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gada6c07cb55bf1e59abb55f4efeba245c">11755</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11756"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae93ca9056cc0bd44f519d83e4d6098ce">11756</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11757"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae20d14f59d3360170699b61e7c39926e">11757</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING45_TSM_SPARE2_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;</div><div class="line"><a name="l11760"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf5453b9aa2ee6826db5c7eb5c3cccec4">11760</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11761"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga907e93364eda934ddede23f1c6e42122">11761</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11762"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf94302978aec11bf730432da9edeab67">11762</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11763"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9965e83a9ccfae16f6b5446f82454cb4">11763</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11764"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga503f3b715bec3f895a0c9ef480864c7b">11764</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11765"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadfbc21ec803be128129767f2299b2ada">11765</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING46_TSM_SPARE3_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11766"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad45beeb552155925b07c06779dc104d7">11766</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11767"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga544be64cd7fadf25a45a7f1a5cd7b0b6">11767</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11768"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6bd2e7e0605e8990e758bec221ac8663">11768</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11769"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0910802dc3ac65973f9918ac9680af5f">11769</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11770"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0a655c27fc086f81039172af01782125">11770</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11771"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga417f4259b173c4297f1f820f1f67a1cd">11771</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING46_TSM_SPARE3_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;</div><div class="line"><a name="l11774"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2bccb6530d7d1e790470b8cd29c49e34">11774</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11775"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga232453b257891b7d2b21224b633af0af">11775</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11776"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga67e8e20f45080c09fc0d045aad6c3c9c">11776</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11777"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4953d9b13fd06d900c8bfeaa41a03f4d">11777</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11778"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga85d05f8d1c082f20357e17325f7e3ef0">11778</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga72e32860daf45c8c9498ac2e5e13b31a">11779</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING47_GPIO0_TRIG_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11780"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gab3d0c64305c1bf49bd92495e2fa62bac">11780</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11781"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1e4bcf7e7bd3619c984becce6f5ab1cf">11781</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11782"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga12a7c5cc549d9a50288e3b0ff089af25">11782</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11783"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae838ed49791abbdb96e3f2bbf5b20e80">11783</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11784"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga12ecc2192551c23cf3f12ac54cc77c5d">11784</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11785"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaa7a5c1e54c532540a060e6a9cee366fb">11785</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING47_GPIO0_TRIG_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;</div><div class="line"><a name="l11788"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4f0889ca2e9644511f61560f5811bac2">11788</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11789"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6ba70cf8704e2b3794733c15afe693ba">11789</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11790"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4602bffdfafe2548ea24003efecc79cb">11790</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11791"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga61ab64e658af2a9c13dc376ca9428dfd">11791</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11792"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad96524fb7a96964c3cfd681b0236b624">11792</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11793"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6dfa7877d1dd795d75b40fd0d5f56fa7">11793</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING48_GPIO1_TRIG_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11794"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga98cc62dd72f66bff8cdf75cbac42b99f">11794</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11795"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaca9857a4108e10f54a363c4014b3eacb">11795</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11796"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga99638aa53ea24f704c4e67991780200d">11796</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11797"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3e01e9ad55fddf4645c6e44fcd379e8d">11797</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11798"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6c488b63edb963717316343fcc3d9aa6">11798</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11799"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9beb6cfa312d98fe5d849ef942717e7b">11799</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING48_GPIO1_TRIG_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;</div><div class="line"><a name="l11802"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga233819541d035358d1fb9aa5213bd82c">11802</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11803"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2bcd1c127b85c62d8eaa0a39b824932a">11803</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11804"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9ced89e84ef03f25aff3ea7d2e866434">11804</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11805"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9057727a17b8e6eba8b2ecdeb86021db">11805</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11806"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9a51636393ca6a140fb2242558c145ef">11806</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11807"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadad7a4a47a79952e48bf01c81b74ea1d">11807</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING49_GPIO2_TRIG_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11808"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga080d785ffbd3e0ef46169a25ecc86a0c">11808</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11809"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga934084772e5ba04aad7c5dde6b58debe">11809</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11810"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga49c328dedd98a0994e36e810dc8d1455">11810</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11811"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac66d3c55eb2441093e92f81337436ce1">11811</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11812"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac15d825f739bf11e2829cebaf7ec82e0">11812</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11813"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8a2c4d003dfdf66c7a2f42229e35e336">11813</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING49_GPIO2_TRIG_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11814"></a><span class="lineno">11814</span>&#160;</div><div class="line"><a name="l11816"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac724266319c01c6b21b04ed52be292b0">11816</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11817"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4011c36b589fed452e69ac4b446a83f4">11817</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11818"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8a0dbf00e3083ac8db9a8f042665f228">11818</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11819"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae3df27cf24ab35dca1a17ab5e0f136d1">11819</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11820"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga916b885ca563af80e0354fcfd34f437e">11820</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11821"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2b3e442eb31b078b974a50dbe4e344ce">11821</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING50_GPIO3_TRIG_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11822"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0eabefffc562a81e8859e7873a9ccfa5">11822</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11823"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabcad5d339cc85b04948f3cabbbf0cb88">11823</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11824"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafb7cda818bc65f9a6c209e1da09f2d1c">11824</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11825"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf399f86f2474af0217710c936aba1588">11825</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11826"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9d7ba3f469c62bdbe77ef93b30c1bedc">11826</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11827"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2faaf0677901295086695649c5db0368">11827</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING50_GPIO3_TRIG_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;</div><div class="line"><a name="l11830"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga85d159600c85378924c614d1c5e27982">11830</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11831"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga54c6f84aceaaf035b60e2d49da6c5f9e">11831</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11832"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga214d7523af7714984f341fa05c71ea1a">11832</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11833"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3d5b6add43eddf9b2be12d3415ffae11">11833</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11834"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0e61035012c152c489446446634d4f65">11834</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11835"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga6441257b1732b8aa59039ad8060fb33b">11835</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING51_RXTX_AUXPLL_BIAS_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;</div><div class="line"><a name="l11838"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaabc089265620f8fa23eb7d177f7770cf">11838</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11839"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3c0ce8406d4cb8711a637826632cea2b">11839</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11840"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga1288d7e56ffc202ea1d0e02e3928f37d">11840</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11841"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2a2d1f10edfad262e674567e3a8b5067">11841</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11842"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga98d9a254eafe17a8d73fc3d1ff32f411">11842</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11843"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga63cd816368ba508eb6bfb9e2f8b74b4a">11843</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING52_RXTX_AUXPLL_FCAL_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;</div><div class="line"><a name="l11846"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga0d6554944bdd70339e37ca5038130f2a">11846</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11847"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5fb14f275c2ffe182bdffb059640d24a">11847</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11848"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gafd1d3c9e3d97872e86090e91e3f38a81">11848</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11849"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2844eb603f0db78bfe26ec19bb2af849">11849</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11850"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga953b4a48dcb50490d38658d25aff7bf7">11850</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11851"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad00c8eafaa0bfd08507428d52431bfc4">11851</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING53_RXTX_AUXPLL_LF_PD_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;</div><div class="line"><a name="l11854"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaecdb5f149df7a0909a8c33c0d89f9f27">11854</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11855"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaaf1ae9fb6367f63d3f3a1314c619bb66">11855</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11856"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gacccc130fb55193e4dc56ee72736c086f">11856</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11857"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga365a11162c0fdf317a1468caebe8a175">11857</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11858"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gabe08c18449076e2dc8e275456dc9db1b">11858</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11859"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga41c91729474e1d9056a4c69e7ea651cd">11859</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING54_RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;</div><div class="line"><a name="l11862"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga7e3a09256719cfd180f8ec0760f0b2a2">11862</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11863"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaef739dc5d684b5dfac77d447034a72a8">11863</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11864"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga8993d79b969d97a46c915a32c5b519ec">11864</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11865"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gadcb4db18ef087ed0a264fb15fdd59b13">11865</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11866"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga3d301886dc70e4c81ddc5b4c9cddbd10">11866</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11867"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga083c88b459a3d2f308e73181228ae698">11867</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING55_RXTX_AUXPLL_ADC_BUF_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;</div><div class="line"><a name="l11870"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2a5a2f8e14220f21819019add6e17933">11870</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11871"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf08755513e8904b9d0fef1283fa6d5ba">11871</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11872"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaac8cd1f2a5763271fbfb818fe4cdc9c2">11872</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11873"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga13bb7a495c0f3567ada7006e628eea46">11873</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11874"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad22254925a844df3684fa1f2da6ba6ca">11874</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11875"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga4c4da8d34e73a17a00aeafe23c3fbcb7">11875</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING56_RXTX_AUXPLL_DIG_BUF_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;</div><div class="line"><a name="l11878"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad99593be23816db732d7a0ed3f5d3ca8">11878</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI_MASK (0xFF0000U)</span></div><div class="line"><a name="l11879"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaf34adbc3f9de917829ca7c5cc97c5783">11879</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI_SHIFT (16U)</span></div><div class="line"><a name="l11880"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9a32f55f013a37aef14b021a2ba837a8">11880</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI_SHIFT)) &amp; XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_HI_MASK)</span></div><div class="line"><a name="l11881"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gae400f5de7419f992cff62b5a797fda6e">11881</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO_MASK (0xFF000000U)</span></div><div class="line"><a name="l11882"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga131b2a11ce4610e89ceaf68a95d4d28a">11882</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO_SHIFT (24U)</span></div><div class="line"><a name="l11883"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga70c8eb188248d9947c86c7208655b944">11883</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO_SHIFT)) &amp; XCVR_TSM_TIMING57_RXTX_RCCAL_EN_RX_LO_MASK)</span></div><div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;</div><div class="line"><a name="l11886"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga801bfa5caafea741183b18e146583904">11886</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI_MASK (0xFFU)</span></div><div class="line"><a name="l11887"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gad71ac2c45a674b5beb09a429357b5cdb">11887</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI_SHIFT (0U)</span></div><div class="line"><a name="l11888"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9eb0be12a8358ff0c4aa5b2f28c7bced">11888</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI_SHIFT)) &amp; XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_HI_MASK)</span></div><div class="line"><a name="l11889"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga5bb0c51277e947d570afb1c59d820c8a">11889</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO_MASK (0xFF00U)</span></div><div class="line"><a name="l11890"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9b028d61b9669093a41bc265ad5826f2">11890</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO_SHIFT (8U)</span></div><div class="line"><a name="l11891"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga9684e6ac9a01d3e738387a02eb209fff">11891</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO_SHIFT)) &amp; XCVR_TSM_TIMING58_TX_HPM_DAC_EN_TX_LO_MASK)</span></div><div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;</div><div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160; <span class="comment">/* end of group XCVR_TSM_Register_Masks */</span></div><div class="line"><a name="l11897"></a><span class="lineno">11897</span>&#160;</div><div class="line"><a name="l11898"></a><span class="lineno">11898</span>&#160;</div><div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160;<span class="comment">/* XCVR_TSM - Peripheral instance base addresses */</span></div><div class="line"><a name="l11901"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga2d94ab30c51c0568a7b496f6907f45fc">11901</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_BASE                            (0x4005C2C0u)</span></div><div class="line"><a name="l11902"></a><span class="lineno">11902</span>&#160;</div><div class="line"><a name="l11903"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gaeba9ec17e02760903008ac7a38e2f947">11903</a></span>&#160;<span class="preprocessor">#define XCVR_TSM                                 ((XCVR_TSM_Type *)XCVR_TSM_BASE)</span></div><div class="line"><a name="l11904"></a><span class="lineno">11904</span>&#160;</div><div class="line"><a name="l11905"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#gac45d9364571d58db0113848b1e75ff4c">11905</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_BASE_ADDRS                      { XCVR_TSM_BASE }</span></div><div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;</div><div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_s_m___register___masks.html#ga857e98df9035a9c8aa0bf5d25122511b">11907</a></span>&#160;<span class="preprocessor">#define XCVR_TSM_BASE_PTRS                       { XCVR_TSM }</span></div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160; <span class="comment">/* end of group XCVR_TSM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l11912"></a><span class="lineno">11912</span>&#160;</div><div class="line"><a name="l11913"></a><span class="lineno">11913</span>&#160;</div><div class="line"><a name="l11914"></a><span class="lineno">11914</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="comment">   -- XCVR_TX_DIG Peripheral Access Layer</span></div><div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;</div><div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="struct_x_c_v_r___t_x___d_i_g___type.html">11924</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l11925"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">11925</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">CTRL</a>;                              </div><div class="line"><a name="l11926"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ded444ccd2e1316a3c7bb1da7705086">11926</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ded444ccd2e1316a3c7bb1da7705086">DATA_PADDING</a>;                      </div><div class="line"><a name="l11927"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6adb42f74f17e1d14620e34999d13402">11927</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6adb42f74f17e1d14620e34999d13402">GFSK_CTRL</a>;                         </div><div class="line"><a name="l11928"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga79be9469e13438c16e0d204804b19817">11928</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga79be9469e13438c16e0d204804b19817">GFSK_COEFF2</a>;                       </div><div class="line"><a name="l11929"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac804a6b3c6dd17144322e18a1b44ea88">11929</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac804a6b3c6dd17144322e18a1b44ea88">GFSK_COEFF1</a>;                       </div><div class="line"><a name="l11930"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50bb587fcfdddaa49c5aeb23d941c550">11930</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50bb587fcfdddaa49c5aeb23d941c550">FSK_SCALE</a>;                         </div><div class="line"><a name="l11931"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga52440ec79d39edd20b757a86193f03e0">11931</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga52440ec79d39edd20b757a86193f03e0">DFT_PATTERN</a>;                       </div><div class="line"><a name="l11932"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7bc90a98026bb9cea9f72a500e3c2cfe">11932</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7bc90a98026bb9cea9f72a500e3c2cfe">RF_DFT_BIST_1</a>;                     </div><div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48ab28cdcade6a2981c296cdd1813434">11933</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48ab28cdcade6a2981c296cdd1813434">RF_DFT_BIST_2</a>;                     </div><div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;} <a class="code" href="struct_x_c_v_r___t_x___d_i_g___type.html">XCVR_TX_DIG_Type</a>;</div><div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;</div><div class="line"><a name="l11936"></a><span class="lineno">11936</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11937"></a><span class="lineno">11937</span>&#160;<span class="comment">   -- XCVR_TX_DIG Register Masks</span></div><div class="line"><a name="l11938"></a><span class="lineno">11938</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11939"></a><span class="lineno">11939</span>&#160;</div><div class="line"><a name="l11946"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga5f595497eece30519c84f2a4c7fa99d9">11946</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_RADIO_DFT_MODE_MASK     (0xFU)</span></div><div class="line"><a name="l11947"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gabcff8ae1ecc8c489b82b8c8f4a09a415">11947</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_RADIO_DFT_MODE_SHIFT    (0U)</span></div><div class="line"><a name="l11948"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gafc84e023d56a06eacd8f952e74581f91">11948</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_RADIO_DFT_MODE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_CTRL_RADIO_DFT_MODE_SHIFT)) &amp; XCVR_TX_DIG_CTRL_RADIO_DFT_MODE_MASK)</span></div><div class="line"><a name="l11949"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaa796c78dc6b3bb2814c53a81ba43a42d">11949</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_LFSR_LENGTH_MASK        (0x70U)</span></div><div class="line"><a name="l11950"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gac579364f020e9eca0f73c3e1190dcd7e">11950</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_LFSR_LENGTH_SHIFT       (4U)</span></div><div class="line"><a name="l11951"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga957c218928c42d3b93866022bd8b00ef">11951</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_LFSR_LENGTH(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_CTRL_LFSR_LENGTH_SHIFT)) &amp; XCVR_TX_DIG_CTRL_LFSR_LENGTH_MASK)</span></div><div class="line"><a name="l11952"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gad462fe573f9a2e3413da9ed813466156">11952</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_LFSR_EN_MASK            (0x80U)</span></div><div class="line"><a name="l11953"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gae25c7c09e299b82b1b46d6bbd5144c91">11953</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_LFSR_EN_SHIFT           (7U)</span></div><div class="line"><a name="l11954"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga0fa03ae28367d743793e1aca6ec4cbf2">11954</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_LFSR_EN(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_CTRL_LFSR_EN_SHIFT)) &amp; XCVR_TX_DIG_CTRL_LFSR_EN_MASK)</span></div><div class="line"><a name="l11955"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga289dba931900a3095bd85caad1aad299">11955</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_DFT_CLK_SEL_MASK        (0x700U)</span></div><div class="line"><a name="l11956"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga495f0c12ca612f798cb5f55aa415f08a">11956</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_DFT_CLK_SEL_SHIFT       (8U)</span></div><div class="line"><a name="l11957"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga2f6e9b1197105ffb680fd1bfc18f900c">11957</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_DFT_CLK_SEL(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_CTRL_DFT_CLK_SEL_SHIFT)) &amp; XCVR_TX_DIG_CTRL_DFT_CLK_SEL_MASK)</span></div><div class="line"><a name="l11958"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga52ef5ca795b2acf75d83e77447364b0d">11958</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_TX_DFT_EN_MASK          (0x800U)</span></div><div class="line"><a name="l11959"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga8d7242ae1fe7e42264474f7d074cc904">11959</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_TX_DFT_EN_SHIFT         (11U)</span></div><div class="line"><a name="l11960"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga7a717decaee8c90b7b2f7466c2788ff5">11960</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_TX_DFT_EN(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_CTRL_TX_DFT_EN_SHIFT)) &amp; XCVR_TX_DIG_CTRL_TX_DFT_EN_MASK)</span></div><div class="line"><a name="l11961"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga5371bb41aeb982e8276c150c3d0d0977">11961</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_SOC_TEST_SEL_MASK       (0x3000U)</span></div><div class="line"><a name="l11962"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gadc8e3ad0585f614e257b545fec05abff">11962</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_SOC_TEST_SEL_SHIFT      (12U)</span></div><div class="line"><a name="l11963"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9898993730a15e982262b2b7a3b5418e">11963</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_SOC_TEST_SEL(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_CTRL_SOC_TEST_SEL_SHIFT)) &amp; XCVR_TX_DIG_CTRL_SOC_TEST_SEL_MASK)</span></div><div class="line"><a name="l11964"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga1d02aedf945156f563e183a950dd5dae">11964</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_TX_CAPTURE_POL_MASK     (0x10000U)</span></div><div class="line"><a name="l11965"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gac4a9d2779412822106b751d6d1bc9338">11965</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_TX_CAPTURE_POL_SHIFT    (16U)</span></div><div class="line"><a name="l11966"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gae6191770fa8f5accd5b79733b9bade95">11966</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_TX_CAPTURE_POL(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_CTRL_TX_CAPTURE_POL_SHIFT)) &amp; XCVR_TX_DIG_CTRL_TX_CAPTURE_POL_MASK)</span></div><div class="line"><a name="l11967"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga5c4376094054b6f11c1e769bcb16093b">11967</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_MASK      (0xFFC00000U)</span></div><div class="line"><a name="l11968"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga12cf53c32a0fa08c608d5bf868ca55bf">11968</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_SHIFT     (22U)</span></div><div class="line"><a name="l11969"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9f52d2780bf5cbfb0c71f486394aa9ac">11969</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_SHIFT)) &amp; XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_MASK)</span></div><div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;</div><div class="line"><a name="l11972"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaa12aa10a12ee1acd160d848ffa6c57f0">11972</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0_MASK (0xFFU)</span></div><div class="line"><a name="l11973"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga35770fbb20e27865db7cfcccb422ed14">11973</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0_SHIFT (0U)</span></div><div class="line"><a name="l11974"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga533d9389ec11e874f06929d32cabbc0f">11974</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0_SHIFT)) &amp; XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_0_MASK)</span></div><div class="line"><a name="l11975"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gabf7c6715fcc461bef3062e3e10786523">11975</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1_MASK (0xFF00U)</span></div><div class="line"><a name="l11976"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga4cc5c2d07f5b935255b37d9fba6eb478">11976</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1_SHIFT (8U)</span></div><div class="line"><a name="l11977"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga8154f939514e68b17473a03bdbeb0f3c">11977</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1_SHIFT)) &amp; XCVR_TX_DIG_DATA_PADDING_DATA_PADDING_PAT_1_MASK)</span></div><div class="line"><a name="l11978"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga398fe1d9751725b8ac08381ae2e52155">11978</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT_MASK (0x7FFF0000U)</span></div><div class="line"><a name="l11979"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga98ef77ca8fa4b73ae9a723834e13ecc9">11979</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT_SHIFT (16U)</span></div><div class="line"><a name="l11980"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga92d94ebbefa4428b0b40c5e7f9756a6c">11980</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT_SHIFT)) &amp; XCVR_TX_DIG_DATA_PADDING_DFT_LFSR_OUT_MASK)</span></div><div class="line"><a name="l11981"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gac0dd36eb1e208487c8a54c0209e1acb7">11981</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_LRM_MASK        (0x80000000U)</span></div><div class="line"><a name="l11982"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga23d4a5b0f54ce08f92c21caf0cc158e4">11982</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_LRM_SHIFT       (31U)</span></div><div class="line"><a name="l11983"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga4ef76750b1995a0569f3e36410c25a6b">11983</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DATA_PADDING_LRM(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_DATA_PADDING_LRM_SHIFT)) &amp; XCVR_TX_DIG_DATA_PADDING_LRM_MASK)</span></div><div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;</div><div class="line"><a name="l11986"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gab94b436fd88337d9677af825c4854c1d">11986</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_MASK (0xFFFFU)</span></div><div class="line"><a name="l11987"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga234ee5ce9c07a499013abc9f414e3fa7">11987</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_SHIFT (0U)</span></div><div class="line"><a name="l11988"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga504432b415a612d6f39ea4c4874197fb">11988</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_SHIFT)) &amp; XCVR_TX_DIG_GFSK_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_MASK)</span></div><div class="line"><a name="l11989"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9a4e813f152633f2a8968c5ee6a025c6">11989</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MI_MASK       (0x30000U)</span></div><div class="line"><a name="l11990"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gae598e5f9aa09f41ebc03fa0df643d475">11990</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MI_SHIFT      (16U)</span></div><div class="line"><a name="l11991"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga22b9b84579a9e8faea8acfade20cb670">11991</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MI(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_CTRL_GFSK_MI_SHIFT)) &amp; XCVR_TX_DIG_GFSK_CTRL_GFSK_MI_MASK)</span></div><div class="line"><a name="l11992"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9d792caf1326a879f7a18f1e5c7f6966">11992</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD_MASK      (0x100000U)</span></div><div class="line"><a name="l11993"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga21d4081ddec321b8dcf574c038df995a">11993</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD_SHIFT     (20U)</span></div><div class="line"><a name="l11994"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaadd19ab6fbac231f376bd032c32b3332">11994</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD_SHIFT)) &amp; XCVR_TX_DIG_GFSK_CTRL_GFSK_MLD_MASK)</span></div><div class="line"><a name="l11995"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga4353e4d07af39e65b7cfa39c0d54e02f">11995</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD_MASK      (0x200000U)</span></div><div class="line"><a name="l11996"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga97b1bbfd73c4f6a285d6bddeed78d90d">11996</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD_SHIFT     (21U)</span></div><div class="line"><a name="l11997"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gae224567e05ab0f19ae5e8ecd3abf9818">11997</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD_SHIFT)) &amp; XCVR_TX_DIG_GFSK_CTRL_GFSK_FLD_MASK)</span></div><div class="line"><a name="l11998"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga86b4962ae57a327cefd87ecdb1dc7395">11998</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING_MASK (0x7000000U)</span></div><div class="line"><a name="l11999"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaeb36a25d081ca20c3be7b20be6025b0d">11999</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING_SHIFT (24U)</span></div><div class="line"><a name="l12000"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga19fa434c551bbf35b1f24d011375db6d">12000</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING_SHIFT)) &amp; XCVR_TX_DIG_GFSK_CTRL_GFSK_MOD_INDEX_SCALING_MASK)</span></div><div class="line"><a name="l12001"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gac7f4256002b2b7d5b7f8d4b7ba9dbdb6">12001</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN_MASK (0x10000000U)</span></div><div class="line"><a name="l12002"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gafcdb0fd0301f30f995c7257a2d846a0d">12002</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN_SHIFT (28U)</span></div><div class="line"><a name="l12003"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaa795809816a448dad1416f2ca9a1d2e2">12003</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN_SHIFT)) &amp; XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_OVRD_EN_MASK)</span></div><div class="line"><a name="l12004"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga4d73a5ced6dff89101474c158033adf4">12004</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD_MASK (0x20000000U)</span></div><div class="line"><a name="l12005"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gabed5b7c407b8679b9ac19f08626ba271">12005</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD_SHIFT (29U)</span></div><div class="line"><a name="l12006"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9be78d3ae1dfa1c88792941dce259a7d">12006</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD_SHIFT)) &amp; XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_0_OVRD_MASK)</span></div><div class="line"><a name="l12007"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga591c4dcef33b52de12c292deeab4d298">12007</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD_MASK (0x40000000U)</span></div><div class="line"><a name="l12008"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga1436c842301ef9fdf880433685992970">12008</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD_SHIFT (30U)</span></div><div class="line"><a name="l12009"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga3d41bccace5c53830e3f21982c086773">12009</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD_SHIFT)) &amp; XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_1_OVRD_MASK)</span></div><div class="line"><a name="l12010"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gae77b9f1f3de5da19b7732cc9ede14b20">12010</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD_MASK (0x80000000U)</span></div><div class="line"><a name="l12011"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga00be3bc8f29bdc4c46853f03ccc11ee0">12011</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD_SHIFT (31U)</span></div><div class="line"><a name="l12012"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga5b196ab9bcad692e6148af2d64d4da19">12012</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD_SHIFT)) &amp; XCVR_TX_DIG_GFSK_CTRL_TX_IMAGE_FILTER_2_OVRD_MASK)</span></div><div class="line"><a name="l12013"></a><span class="lineno">12013</span>&#160;</div><div class="line"><a name="l12015"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga64fed6534ba1349464c943c587997761">12015</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_MASK (0xFFFFFFFFU)</span></div><div class="line"><a name="l12016"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gae2f1b64384f09c7858daba95306b7d5f">12016</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_SHIFT (0U)</span></div><div class="line"><a name="l12017"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gacc0de4e09ada7ef03a51f2d2d32ef1eb">12017</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_SHIFT)) &amp; XCVR_TX_DIG_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_MASK)</span></div><div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;</div><div class="line"><a name="l12020"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga2373c88a8e61b14dfef59ddcac639814">12020</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_MASK (0xFFFFFFFFU)</span></div><div class="line"><a name="l12021"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gabee97f9e31a4fc2953d664e4b2d355bf">12021</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_SHIFT (0U)</span></div><div class="line"><a name="l12022"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaf4a96c9b05d6679aff15906a98a9fb82">12022</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_SHIFT)) &amp; XCVR_TX_DIG_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_MASK)</span></div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;</div><div class="line"><a name="l12025"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga49a9fc96b5d95deed2f6711711d08fbb">12025</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0_MASK (0x1FFFU)</span></div><div class="line"><a name="l12026"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga21f168785ed4e826054da3882956378a">12026</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0_SHIFT (0U)</span></div><div class="line"><a name="l12027"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga2fdd9771e118e378c218f98659c413c8">12027</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0_SHIFT)) &amp; XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_0_MASK)</span></div><div class="line"><a name="l12028"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga985a5d99fdf734020ab3d0cf4b0f73c4">12028</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1_MASK (0x1FFF0000U)</span></div><div class="line"><a name="l12029"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaf0acb391460dc818a426652a4c715c90">12029</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1_SHIFT (16U)</span></div><div class="line"><a name="l12030"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9d39aa01163ac2c25b8d2cd305ad6943">12030</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1_SHIFT)) &amp; XCVR_TX_DIG_FSK_SCALE_FSK_MODULATION_SCALE_1_MASK)</span></div><div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;</div><div class="line"><a name="l12033"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga372050f5c24182c813f62799400951ee">12033</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN_MASK (0xFFFFFFFFU)</span></div><div class="line"><a name="l12034"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gab5b5cbe6d1657158e1c09aa4c126bb63">12034</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN_SHIFT (0U)</span></div><div class="line"><a name="l12035"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gacd3e57c8f1179ac5f508e18716b7e5fc">12035</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN_SHIFT)) &amp; XCVR_TX_DIG_DFT_PATTERN_DFT_MOD_PATTERN_MASK)</span></div><div class="line"><a name="l12036"></a><span class="lineno">12036</span>&#160;</div><div class="line"><a name="l12038"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gadb1ea0af3c6e32af65f61dfa760fd3ec">12038</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO_MASK (0x1U)</span></div><div class="line"><a name="l12039"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga89d8d723e02c44756e348deb98fa77dd">12039</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO_SHIFT (0U)</span></div><div class="line"><a name="l12040"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9475b9dbe9c17641f95bb0f0ca17ca98">12040</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_GO_MASK)</span></div><div class="line"><a name="l12041"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gab0de90d3bc6cde579df8852dc8785523">12041</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED_MASK (0x2U)</span></div><div class="line"><a name="l12042"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga4a6b23383d79182df809f7fabb0a6202">12042</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED_SHIFT (1U)</span></div><div class="line"><a name="l12043"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gafc0675bf221915e8a100963812ff050e">12043</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_FINISHED_MASK)</span></div><div class="line"><a name="l12044"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga38c67d5e2d97633d162b4947642c3f00">12044</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT_MASK (0x4U)</span></div><div class="line"><a name="l12045"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga2d0b4cfdf0397bb45aff43a4b0f3496a">12045</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT_SHIFT (2U)</span></div><div class="line"><a name="l12046"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga946efb0e1f861e9d172ddf2fc5b20b37">12046</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_RESULT_MASK)</span></div><div class="line"><a name="l12047"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gad7a44ddcb29c12ddd4c47db47c638a73">12047</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD_MASK (0xF0U)</span></div><div class="line"><a name="l12048"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gab16de05d217b28fd066ed653532951a3">12048</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD_SHIFT (4U)</span></div><div class="line"><a name="l12049"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga675d151f40ab29223385b17329af2054">12049</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_BIST_THRSHLD_MASK)</span></div><div class="line"><a name="l12050"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga7264d8d037e309f75f391b9b2ca65593">12050</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_MASK (0xFF00U)</span></div><div class="line"><a name="l12051"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga6c51c3eeb4ecc610aa1c66f4a8150ea0">12051</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_SHIFT (8U)</span></div><div class="line"><a name="l12052"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gac4b8a5d9f204ce0dd2c77e3dd9bf6bd1">12052</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_MASK)</span></div><div class="line"><a name="l12053"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga2ce9fb327dc417c2360dad9e70f3136a">12053</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH_MASK (0x7F0000U)</span></div><div class="line"><a name="l12054"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gac0ba0fca4e58c9544ce3491ab7ef2c24">12054</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH_SHIFT (16U)</span></div><div class="line"><a name="l12055"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gafa82eb1f2b19d2561786d5fe754729d0">12055</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_1_CTUNE_MAX_DIFF_CH_MASK)</span></div><div class="line"><a name="l12056"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga996ca9a23bd7663ae2392cd180d92faa">12056</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ_MASK (0x7000000U)</span></div><div class="line"><a name="l12057"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga61030a4da85aaf15398ef366f4d11d60">12057</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ_SHIFT (24U)</span></div><div class="line"><a name="l12058"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gae63ae7a7cdd8b79ba3870a7bc9a4934a">12058</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_FREQ_MASK)</span></div><div class="line"><a name="l12059"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gac29e8cde2765b3979a7c3ec925d77f2c">12059</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES_MASK (0x70000000U)</span></div><div class="line"><a name="l12060"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga1a1647b045052d7e293147afa32bba85">12060</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES_SHIFT (28U)</span></div><div class="line"><a name="l12061"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga3f886b1c9a6abae9e3777888df15c6d7">12061</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_ENTRIES_MASK)</span></div><div class="line"><a name="l12062"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga1b6fe88984356c66b5a4789e94d1d84a">12062</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN_MASK (0x80000000U)</span></div><div class="line"><a name="l12063"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga8ac659b5edf11797601676aa1a7843f3">12063</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN_SHIFT (31U)</span></div><div class="line"><a name="l12064"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga93f751382ddb959829f45bae4a4e4feb">12064</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_1_PA_AM_MOD_EN_MASK)</span></div><div class="line"><a name="l12065"></a><span class="lineno">12065</span>&#160;</div><div class="line"><a name="l12067"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9eccb53b4c11e78c6f1f6a32330cdeda">12067</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO_MASK (0x1U)</span></div><div class="line"><a name="l12068"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gad6a15d9d03e494a018384ad957a0f1b0">12068</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO_SHIFT (0U)</span></div><div class="line"><a name="l12069"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9f853727566edc3111260c706332da3d">12069</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_GO_MASK)</span></div><div class="line"><a name="l12070"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga19fc60ddc2969a760af7323a88ff10de">12070</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED_MASK (0x2U)</span></div><div class="line"><a name="l12071"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga32250f4a7088cbc89bfd8c9a1904da99">12071</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED_SHIFT (1U)</span></div><div class="line"><a name="l12072"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gabefb393b52f350c3b458a8584a147d67">12072</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_FINISHED_MASK)</span></div><div class="line"><a name="l12073"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gac9e1e0f15c15206ec27479425fee0a9e">12073</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT_MASK (0x4U)</span></div><div class="line"><a name="l12074"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga61dbbed26fdeda180b069c8f9ebc2751">12074</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT_SHIFT (2U)</span></div><div class="line"><a name="l12075"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga1aacf578394246b315d1d28efcf4f4c3">12075</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_RESULT_MASK)</span></div><div class="line"><a name="l12076"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga985adcc36d43d372d5ef772b00a09a46">12076</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS_MASK (0x8U)</span></div><div class="line"><a name="l12077"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga5d56082d998a409c53dd2df0b1a10733">12077</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS_SHIFT (3U)</span></div><div class="line"><a name="l12078"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaa347e80ede14bca1fdbc6e4f2cdaf449">12078</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_SYN_BIST_ALL_CHANNELS_MASK)</span></div><div class="line"><a name="l12079"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga6b1f7333019d88dfcdcbf2e32d6924d9">12079</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD_MASK (0xFF0U)</span></div><div class="line"><a name="l12080"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaa902108b1fe57122dd6428b1c8f87bcc">12080</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD_SHIFT (4U)</span></div><div class="line"><a name="l12081"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga27b9f81f222aed4955ab54d874aed6ea">12081</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_FREQ_COUNT_THRESHOLD_MASK)</span></div><div class="line"><a name="l12082"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaeec616699a443806b867c1b034e31ac6">12082</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO_MASK (0x1000U)</span></div><div class="line"><a name="l12083"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga5be5e10185efd96db19c95b5d42a039f">12083</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO_SHIFT (12U)</span></div><div class="line"><a name="l12084"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gacc0ed6aa230113be09a7b2da1ca3682e">12084</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_GO_MASK)</span></div><div class="line"><a name="l12085"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gae06848ed917aacdbf99e0826603227d1">12085</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED_MASK (0x2000U)</span></div><div class="line"><a name="l12086"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga43961eed2f9a628b7a5b74a797ebb94a">12086</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED_SHIFT (13U)</span></div><div class="line"><a name="l12087"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gae0f8fbf2cb8830e2b3381f13d2d9a5f5">12087</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_FINISHED_MASK)</span></div><div class="line"><a name="l12088"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga2449d7c001b551d9f016c1c7c8f9e7dc">12088</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT_MASK (0x4000U)</span></div><div class="line"><a name="l12089"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga638bb77d163fafb8f54392f1015188b4">12089</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT_SHIFT (14U)</span></div><div class="line"><a name="l12090"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gac0c7b0df8a12465d2106abbb3756ecac">12090</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_INL_BIST_RESULT_MASK)</span></div><div class="line"><a name="l12091"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga3f48bcc6d8c2cda70f372cbb2c500ad9">12091</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO_MASK (0x10000U)</span></div><div class="line"><a name="l12092"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga305f42b6a05aa32313a6b9b286c1ba5d">12092</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO_SHIFT (16U)</span></div><div class="line"><a name="l12093"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga3e63485a05ba1c6b943e0fc9da471b5c">12093</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_GO_MASK)</span></div><div class="line"><a name="l12094"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaa596f601c7636a928a652ba9d114b474">12094</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED_MASK (0x20000U)</span></div><div class="line"><a name="l12095"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga32c9e97ad01684351cb7c292e051846a">12095</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED_SHIFT (17U)</span></div><div class="line"><a name="l12096"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga2e3d504a590b6ec53513cccff3c0c537">12096</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_FINISHED_MASK)</span></div><div class="line"><a name="l12097"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaad3d61f4407d77f84e07d3de632d340b">12097</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT_MASK (0x40000U)</span></div><div class="line"><a name="l12098"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga34bbd0a65e1a25eae48ff01390a86233">12098</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT_SHIFT (18U)</span></div><div class="line"><a name="l12099"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gad6a9c09632e8046a0fbce4e9187042d3">12099</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_HPM_DNL_BIST_RESULT_MASK)</span></div><div class="line"><a name="l12100"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga2d3d950a8f5dff1c448b68713ff4caf5">12100</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE_MASK (0x1FF00000U)</span></div><div class="line"><a name="l12101"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga345f7800a27d7066d5da1c0bc6718947">12101</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE_SHIFT (20U)</span></div><div class="line"><a name="l12102"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga9c4a72d8f0c4198e73f8bf8c461ba53f">12102</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE_SHIFT)) &amp; XCVR_TX_DIG_RF_DFT_BIST_2_DFT_MAX_RAM_SIZE_MASK)</span></div><div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;</div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160; <span class="comment">/* end of group XCVR_TX_DIG_Register_Masks */</span></div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;</div><div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;</div><div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;<span class="comment">/* XCVR_TX_DIG - Peripheral instance base addresses */</span></div><div class="line"><a name="l12112"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gabee7abcc1efea21032b6a4f0bbef3d2c">12112</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_BASE                         (0x4005C200u)</span></div><div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;</div><div class="line"><a name="l12114"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#gaa6a99d6def4f1b15f484caf40b600aaf">12114</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG                              ((XCVR_TX_DIG_Type *)XCVR_TX_DIG_BASE)</span></div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;</div><div class="line"><a name="l12116"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga4051ede8c1ac84cd7da864d43881280e">12116</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_BASE_ADDRS                   { XCVR_TX_DIG_BASE }</span></div><div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;</div><div class="line"><a name="l12118"></a><span class="lineno"><a class="line" href="group___x_c_v_r___t_x___d_i_g___register___masks.html#ga1b76f7875a4078ad2d44d56e86aae13a">12118</a></span>&#160;<span class="preprocessor">#define XCVR_TX_DIG_BASE_PTRS                    { XCVR_TX_DIG }</span></div><div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160; <span class="comment">/* end of group XCVR_TX_DIG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12123"></a><span class="lineno">12123</span>&#160;</div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;</div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;<span class="comment">   -- XCVR_ZBDEM Peripheral Access Layer</span></div><div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12128"></a><span class="lineno">12128</span>&#160;</div><div class="line"><a name="l12135"></a><span class="lineno"><a class="line" href="struct_x_c_v_r___z_b_d_e_m___type.html">12135</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12136"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga45871dc6c3e4ffdf7828eace65304449">12136</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga45871dc6c3e4ffdf7828eace65304449">CORR_CTRL</a>;                         </div><div class="line"><a name="l12137"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga78b64ba87ff746ca1b37ec0d5eed77eb">12137</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga78b64ba87ff746ca1b37ec0d5eed77eb">PN_TYPE</a>;                           </div><div class="line"><a name="l12138"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga974cfae25eb12aa64fb2cc745e7e4f2b">12138</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga974cfae25eb12aa64fb2cc745e7e4f2b">PN_CODE</a>;                           </div><div class="line"><a name="l12139"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f6bfe0d5f8551b571749e3bd266b46e">12139</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f6bfe0d5f8551b571749e3bd266b46e">SYNC_CTRL</a>;                         </div><div class="line"><a name="l12140"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga04ba3befa62631d7e6e2cfcbd2373c0f">12140</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga04ba3befa62631d7e6e2cfcbd2373c0f">CCA_LQI_SRC</a>;                       </div><div class="line"><a name="l12141"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5246aa2526c89e984817a8ade4a759f7">12141</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5246aa2526c89e984817a8ade4a759f7">FAD_THR</a>;                           </div><div class="line"><a name="l12142"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad120856842adfc5806459244479d9e2d">12142</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad120856842adfc5806459244479d9e2d">ZBDEM_AFC</a>;                         </div><div class="line"><a name="l12143"></a><span class="lineno">12143</span>&#160;} <a class="code" href="struct_x_c_v_r___z_b_d_e_m___type.html">XCVR_ZBDEM_Type</a>;</div><div class="line"><a name="l12144"></a><span class="lineno">12144</span>&#160;</div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;<span class="comment">   -- XCVR_ZBDEM Register Masks</span></div><div class="line"><a name="l12147"></a><span class="lineno">12147</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12148"></a><span class="lineno">12148</span>&#160;</div><div class="line"><a name="l12155"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gab77a2009778845d23658cf551bdccc4b">12155</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_CORR_VT_MASK        (0xFFU)</span></div><div class="line"><a name="l12156"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga2797735e59534d1ebd252e6053847bd6">12156</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_CORR_VT_SHIFT       (0U)</span></div><div class="line"><a name="l12157"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga07c60501d7161bbeb8deb8043ec89d6a">12157</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_CORR_VT(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_CORR_CTRL_CORR_VT_SHIFT)) &amp; XCVR_ZBDEM_CORR_CTRL_CORR_VT_MASK)</span></div><div class="line"><a name="l12158"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga73a74879e1ce09e6c226098fb5a19934">12158</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_CORR_NVAL_MASK      (0x700U)</span></div><div class="line"><a name="l12159"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga2e38c873ba5b28da2a61c39a0cec215f">12159</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_CORR_NVAL_SHIFT     (8U)</span></div><div class="line"><a name="l12160"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga3882b624d3968a5e39f606138ab06ae1">12160</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_CORR_NVAL(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_CORR_CTRL_CORR_NVAL_SHIFT)) &amp; XCVR_ZBDEM_CORR_CTRL_CORR_NVAL_MASK)</span></div><div class="line"><a name="l12161"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga54336abed8b7b1b09ffbcf4903aee6ce">12161</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN_MASK    (0x800U)</span></div><div class="line"><a name="l12162"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gaf088931008c1f0f36c19c6e4b2d99d1d">12162</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN_SHIFT   (11U)</span></div><div class="line"><a name="l12163"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga08e97abadb2d2de73727d671f7df3dfd">12163</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN_SHIFT)) &amp; XCVR_ZBDEM_CORR_CTRL_MAX_CORR_EN_MASK)</span></div><div class="line"><a name="l12164"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga96f4eca1d1ddbce491d0d13daa1c95e2">12164</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON_MASK   (0x8000U)</span></div><div class="line"><a name="l12165"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga757f4ae89ad8c54bc9278738270d204a">12165</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON_SHIFT  (15U)</span></div><div class="line"><a name="l12166"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gab5ccd99ad979cf1501a1c62652279e47">12166</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON_SHIFT)) &amp; XCVR_ZBDEM_CORR_CTRL_ZBDEM_CLK_ON_MASK)</span></div><div class="line"><a name="l12167"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga6b5852c4205af5e042072cfb41aef8ff">12167</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR_MASK    (0xFF0000U)</span></div><div class="line"><a name="l12168"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga1b524f5085f1d81a38c52b2c7f755a52">12168</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR_SHIFT   (16U)</span></div><div class="line"><a name="l12169"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gab4539c4bde161981df8a916df3f97c71">12169</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR_SHIFT)) &amp; XCVR_ZBDEM_CORR_CTRL_RX_MAX_CORR_MASK)</span></div><div class="line"><a name="l12170"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gaffe56938c0b0791cefc3452fdab6af1e">12170</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE_MASK (0xFF000000U)</span></div><div class="line"><a name="l12171"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga7c765175d4f5b9cac1e01290f1535487">12171</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE_SHIFT (24U)</span></div><div class="line"><a name="l12172"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga003f5935a22b43f8f0845d5b96d58106">12172</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE_SHIFT)) &amp; XCVR_ZBDEM_CORR_CTRL_RX_MAX_PREAMBLE_MASK)</span></div><div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;</div><div class="line"><a name="l12175"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gaf7f3b385fba7e974d145dc561255516f">12175</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_TYPE_PN_TYPE_MASK          (0x1U)</span></div><div class="line"><a name="l12176"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga3ac3da0fdae53f934a7b9ad35772a783">12176</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_TYPE_PN_TYPE_SHIFT         (0U)</span></div><div class="line"><a name="l12177"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga4eb39d061444c6adaaa344419a5cc347">12177</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_TYPE_PN_TYPE(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_PN_TYPE_PN_TYPE_SHIFT)) &amp; XCVR_ZBDEM_PN_TYPE_PN_TYPE_MASK)</span></div><div class="line"><a name="l12178"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga8c06191604034bbcdbe4ea904dae7b6c">12178</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_TYPE_TX_INV_MASK           (0x2U)</span></div><div class="line"><a name="l12179"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga0dc24333303246e852c99f6cbf62bd63">12179</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_TYPE_TX_INV_SHIFT          (1U)</span></div><div class="line"><a name="l12180"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga9a5bb4a1146a2a1127fd9710249f53da">12180</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_TYPE_TX_INV(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_PN_TYPE_TX_INV_SHIFT)) &amp; XCVR_ZBDEM_PN_TYPE_TX_INV_MASK)</span></div><div class="line"><a name="l12181"></a><span class="lineno">12181</span>&#160;</div><div class="line"><a name="l12183"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga3d4e1c91d8c749f1fd88e96890c65b36">12183</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_CODE_PN_LSB_MASK           (0xFFFFU)</span></div><div class="line"><a name="l12184"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gae53e4510af1f742440c6d31dd93516b8">12184</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_CODE_PN_LSB_SHIFT          (0U)</span></div><div class="line"><a name="l12185"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gae50f6e7ed25afa2782229f436e05856a">12185</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_CODE_PN_LSB(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_PN_CODE_PN_LSB_SHIFT)) &amp; XCVR_ZBDEM_PN_CODE_PN_LSB_MASK)</span></div><div class="line"><a name="l12186"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga09230a74a685970f7df8d9f0f09f0363">12186</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_CODE_PN_MSB_MASK           (0xFFFF0000U)</span></div><div class="line"><a name="l12187"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gaed416c6acc28497daaec5201ca9a0d0c">12187</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_CODE_PN_MSB_SHIFT          (16U)</span></div><div class="line"><a name="l12188"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga1989af4cce04abd949aaf2ff97e2443d">12188</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_PN_CODE_PN_MSB(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_PN_CODE_PN_MSB_SHIFT)) &amp; XCVR_ZBDEM_PN_CODE_PN_MSB_MASK)</span></div><div class="line"><a name="l12189"></a><span class="lineno">12189</span>&#160;</div><div class="line"><a name="l12191"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga1bf5fa77b2319510e1290ba3557d65c1">12191</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_SYNC_CTRL_SYNC_PER_MASK       (0x7U)</span></div><div class="line"><a name="l12192"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga3a43c1a9acf0da0b6108889bb60e566e">12192</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_SYNC_CTRL_SYNC_PER_SHIFT      (0U)</span></div><div class="line"><a name="l12193"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gae5e9511a57a4b74bdb21e7ae7d40288a">12193</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_SYNC_CTRL_SYNC_PER(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_SYNC_CTRL_SYNC_PER_SHIFT)) &amp; XCVR_ZBDEM_SYNC_CTRL_SYNC_PER_MASK)</span></div><div class="line"><a name="l12194"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gab3e68748eae80c9dc54fe52d2bb3c57b">12194</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE_MASK   (0x8U)</span></div><div class="line"><a name="l12195"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga52d4ce038253f852f48951e982bf9a34">12195</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE_SHIFT  (3U)</span></div><div class="line"><a name="l12196"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga094fbfc0260399914b9a215df278c78a">12196</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE_SHIFT)) &amp; XCVR_ZBDEM_SYNC_CTRL_TRACK_ENABLE_MASK)</span></div><div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;</div><div class="line"><a name="l12199"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga1ecb7c6dfe81e61f3bc43dede9db9a36">12199</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG_MASK (0x1U)</span></div><div class="line"><a name="l12200"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga97182a2faaef3625110282b987bf3590">12200</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG_SHIFT (0U)</span></div><div class="line"><a name="l12201"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gaf05252e52a87fb1189d575e1e6151842">12201</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG_SHIFT)) &amp; XCVR_ZBDEM_CCA_LQI_SRC_CCA1_FROM_RX_DIG_MASK)</span></div><div class="line"><a name="l12202"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga2fd45919bfb5a61af9b75890eb5dfb78">12202</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG_MASK (0x2U)</span></div><div class="line"><a name="l12203"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gad11b7f820ee6bc0e1b8352defebdb07c">12203</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG_SHIFT (1U)</span></div><div class="line"><a name="l12204"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga7ce783959ec7f0d20de30b21c0d6e9ad">12204</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG_SHIFT)) &amp; XCVR_ZBDEM_CCA_LQI_SRC_LQI_FROM_RX_DIG_MASK)</span></div><div class="line"><a name="l12205"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gabf007f440ca89835993615258df37136">12205</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD_MASK (0x4U)</span></div><div class="line"><a name="l12206"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga1e98067cf296d07a8ab06311a7bdd50d">12206</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD_SHIFT (2U)</span></div><div class="line"><a name="l12207"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga56badfb3df3b0bb9fcb5204e1d9a8f5f">12207</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD_SHIFT)) &amp; XCVR_ZBDEM_CCA_LQI_SRC_LQI_START_AT_SFD_MASK)</span></div><div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;</div><div class="line"><a name="l12210"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gaa1ed0a46a790ffe6c97880314c250cbd">12210</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_FAD_THR_FAD_THR_MASK          (0xFFU)</span></div><div class="line"><a name="l12211"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga5a5003b1ff4120b1c1a152e7c5dcec7e">12211</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_FAD_THR_FAD_THR_SHIFT         (0U)</span></div><div class="line"><a name="l12212"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga9582ce66deba2687f6ea309b1ebb25cb">12212</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_FAD_THR_FAD_THR(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_FAD_THR_FAD_THR_SHIFT)) &amp; XCVR_ZBDEM_FAD_THR_FAD_THR_MASK)</span></div><div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;</div><div class="line"><a name="l12215"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga5f74e732e91ba130e05d13030affc74a">12215</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_ZBDEM_AFC_AFC_EN_MASK         (0x1U)</span></div><div class="line"><a name="l12216"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gaed04b3a04f3401fc3fa593429e045818">12216</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_ZBDEM_AFC_AFC_EN_SHIFT        (0U)</span></div><div class="line"><a name="l12217"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga754462f5f31c229dd3a3ee1e3456c18c">12217</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_ZBDEM_AFC_AFC_EN(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_ZBDEM_AFC_AFC_EN_SHIFT)) &amp; XCVR_ZBDEM_ZBDEM_AFC_AFC_EN_MASK)</span></div><div class="line"><a name="l12218"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga67c1c42693f0e43d3e86bd1c29fc9ac5">12218</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_ZBDEM_AFC_DCD_EN_MASK         (0x2U)</span></div><div class="line"><a name="l12219"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga8cb520bbdfabef6037dc650aed87081d">12219</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_ZBDEM_AFC_DCD_EN_SHIFT        (1U)</span></div><div class="line"><a name="l12220"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga7f25fd15805c05a87a878c22ca9f2934">12220</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_ZBDEM_AFC_DCD_EN(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_ZBDEM_AFC_DCD_EN_SHIFT)) &amp; XCVR_ZBDEM_ZBDEM_AFC_DCD_EN_MASK)</span></div><div class="line"><a name="l12221"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga1ddd40b68d0373644c3a40ee8daca801">12221</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT_MASK        (0x1F00U)</span></div><div class="line"><a name="l12222"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga500e585e7b785019ef13aefebc3dc404">12222</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT_SHIFT       (8U)</span></div><div class="line"><a name="l12223"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gad4f4cc60d34667061b26cf7124cf2f81">12223</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT_SHIFT)) &amp; XCVR_ZBDEM_ZBDEM_AFC_AFC_OUT_MASK)</span></div><div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;</div><div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160; <span class="comment">/* end of group XCVR_ZBDEM_Register_Masks */</span></div><div class="line"><a name="l12229"></a><span class="lineno">12229</span>&#160;</div><div class="line"><a name="l12230"></a><span class="lineno">12230</span>&#160;</div><div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;<span class="comment">/* XCVR_ZBDEM - Peripheral instance base addresses */</span></div><div class="line"><a name="l12233"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga827d2ca7d7e3cf05c3acb5885fc62019">12233</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_BASE                          (0x4005C480u)</span></div><div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;</div><div class="line"><a name="l12235"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#ga68c7d76cc89c62ebd5a0c3f1b18c9f08">12235</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM                               ((XCVR_ZBDEM_Type *)XCVR_ZBDEM_BASE)</span></div><div class="line"><a name="l12236"></a><span class="lineno">12236</span>&#160;</div><div class="line"><a name="l12237"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gaf4be65ad26e2ee594ed321bff564bb05">12237</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_BASE_ADDRS                    { XCVR_ZBDEM_BASE }</span></div><div class="line"><a name="l12238"></a><span class="lineno">12238</span>&#160;</div><div class="line"><a name="l12239"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___register___masks.html#gad4465e53fb0537626c986b4540266509">12239</a></span>&#160;<span class="preprocessor">#define XCVR_ZBDEM_BASE_PTRS                     { XCVR_ZBDEM }</span></div><div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160; <span class="comment">/* end of group XCVR_ZBDEM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;</div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;</div><div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12247"></a><span class="lineno">12247</span>&#160;<span class="comment">   -- ZLL Peripheral Access Layer</span></div><div class="line"><a name="l12248"></a><span class="lineno">12248</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12249"></a><span class="lineno">12249</span>&#160;</div><div class="line"><a name="l12256"></a><span class="lineno"><a class="line" href="struct_z_l_l___type.html">12256</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12257"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8305f059b4d8cc6aad3a930c3acb53f5">12257</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8305f059b4d8cc6aad3a930c3acb53f5">IRQSTS</a>;                            </div><div class="line"><a name="l12258"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc812c694cfe00501deaa942751fa347">12258</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc812c694cfe00501deaa942751fa347">PHY_CTRL</a>;                          </div><div class="line"><a name="l12259"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328">12259</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328">EVENT_TMR</a>;                         </div><div class="line"><a name="l12260"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b">12260</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b">TIMESTAMP</a>;                         </div><div class="line"><a name="l12261"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga884f76324ea7a784261cd78236e4545c">12261</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga884f76324ea7a784261cd78236e4545c">T1CMP</a>;                             </div><div class="line"><a name="l12262"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5cc4c6f0a1474acaa54a9a9244b43133">12262</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5cc4c6f0a1474acaa54a9a9244b43133">T2CMP</a>;                             </div><div class="line"><a name="l12263"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88fb1ceca71bae9d585fa5b3b474acb9">12263</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88fb1ceca71bae9d585fa5b3b474acb9">T2PRIMECMP</a>;                        </div><div class="line"><a name="l12264"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6790831be8410ae93d48983a7d43a571">12264</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6790831be8410ae93d48983a7d43a571">T3CMP</a>;                             </div><div class="line"><a name="l12265"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59e4ad0a58c23e989404c121f8addef9">12265</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59e4ad0a58c23e989404c121f8addef9">T4CMP</a>;                             </div><div class="line"><a name="l12266"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c91c050b08f9eee17390cc293d8e187">12266</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c91c050b08f9eee17390cc293d8e187">PA_PWR</a>;                            </div><div class="line"><a name="l12267"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga41bcea9f5775d29d9e9643a52135c6fb">12267</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga41bcea9f5775d29d9e9643a52135c6fb">CHANNEL_NUM0</a>;                      </div><div class="line"><a name="l12268"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7de63ccc7a3f2995bddd14454187a2dc">12268</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7de63ccc7a3f2995bddd14454187a2dc">LQI_AND_RSSI</a>;                      </div><div class="line"><a name="l12269"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f61aee197d5067cc31a3088a146f46a">12269</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f61aee197d5067cc31a3088a146f46a">MACSHORTADDRS0</a>;                    </div><div class="line"><a name="l12270"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1eeb9e27cfd943e3c66d47e1a088cd54">12270</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1eeb9e27cfd943e3c66d47e1a088cd54">MACLONGADDRS0_LSB</a>;                 </div><div class="line"><a name="l12271"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e7dbb083aa18329acdf92688be9ad54">12271</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e7dbb083aa18329acdf92688be9ad54">MACLONGADDRS0_MSB</a>;                 </div><div class="line"><a name="l12272"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9f5b21679354910aa3cd4ab524a52178">12272</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9f5b21679354910aa3cd4ab524a52178">RX_FRAME_FILTER</a>;                   </div><div class="line"><a name="l12273"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1e78435c4764160b5a3d998367af4a9c">12273</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1e78435c4764160b5a3d998367af4a9c">CCA_LQI_CTRL</a>;                      </div><div class="line"><a name="l12274"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc918c0788dae38dbce8e6c4996735f8">12274</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc918c0788dae38dbce8e6c4996735f8">CCA2_CTRL</a>;                         </div><div class="line"><a name="l12275"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71277aaa40be4473ac2521981f273bd3">12275</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l12276"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5">12276</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5">DSM_CTRL</a>;                          </div><div class="line"><a name="l12277"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee068f480f00259c2c95764fe5024e22">12277</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee068f480f00259c2c95764fe5024e22">BSM_CTRL</a>;                          </div><div class="line"><a name="l12278"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga061286cc7cb156f60492dde07a9ccaef">12278</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga061286cc7cb156f60492dde07a9ccaef">MACSHORTADDRS1</a>;                    </div><div class="line"><a name="l12279"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab03cc88c8c68c6fd4e4551d41c64c4f5">12279</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab03cc88c8c68c6fd4e4551d41c64c4f5">MACLONGADDRS1_LSB</a>;                 </div><div class="line"><a name="l12280"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga399b48cbc4f0a00372c377f7a24866cb">12280</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga399b48cbc4f0a00372c377f7a24866cb">MACLONGADDRS1_MSB</a>;                 </div><div class="line"><a name="l12281"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab1dfc82f353e72c947436b1447d475d7">12281</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab1dfc82f353e72c947436b1447d475d7">DUAL_PAN_CTRL</a>;                     </div><div class="line"><a name="l12282"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga247b81040e3fcb4791fb2853b1bd90d3">12282</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga247b81040e3fcb4791fb2853b1bd90d3">CHANNEL_NUM1</a>;                      </div><div class="line"><a name="l12283"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga74ca6eec9db43cb02619bd42ef614d5a">12283</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga74ca6eec9db43cb02619bd42ef614d5a">SAM_CTRL</a>;                          </div><div class="line"><a name="l12284"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa33d72840d8ab4e3faa81fbe052a2993">12284</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa33d72840d8ab4e3faa81fbe052a2993">SAM_TABLE</a>;                         </div><div class="line"><a name="l12285"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9fc04b3a066466f4b92a8e055db0602">12285</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9fc04b3a066466f4b92a8e055db0602">SAM_MATCH</a>;                         </div><div class="line"><a name="l12286"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a4091d1ac64020c1d02f3bf1e41bad0">12286</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a4091d1ac64020c1d02f3bf1e41bad0">SAM_FREE_IDX</a>;                      </div><div class="line"><a name="l12287"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f42a5819fb672611b39de18e5214200">12287</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f42a5819fb672611b39de18e5214200">SEQ_CTRL_STS</a>;                      </div><div class="line"><a name="l12288"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3447a725cbf156b6efbf12893750f9ce">12288</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3447a725cbf156b6efbf12893750f9ce">ACKDELAY</a>;                          </div><div class="line"><a name="l12289"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabd923b84e4cb7edfbfa59c246f2a232a">12289</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabd923b84e4cb7edfbfa59c246f2a232a">FILTERFAIL_CODE</a>;                   </div><div class="line"><a name="l12290"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad3899eedbf799f5dbec9eca67251ed4f">12290</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad3899eedbf799f5dbec9eca67251ed4f">RX_WTR_MARK</a>;                       </div><div class="line"><a name="l12291"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga422ac2beba1cc5c797380d1c5832b885">12291</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4];</div><div class="line"><a name="l12292"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6877ca711f7128a696a9d876a7e45d83">12292</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6877ca711f7128a696a9d876a7e45d83">SLOT_PRELOAD</a>;                      </div><div class="line"><a name="l12293"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga716a98bf99ded65b1e507df463e00bd0">12293</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga716a98bf99ded65b1e507df463e00bd0">SEQ_STATE</a>;                         </div><div class="line"><a name="l12294"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga73091c6a5a14df935710d3c7cc3222cf">12294</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga73091c6a5a14df935710d3c7cc3222cf">TMR_PRESCALE</a>;                      </div><div class="line"><a name="l12295"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4fd917eccec965ba2b9b07115cbb2a13">12295</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4fd917eccec965ba2b9b07115cbb2a13">LENIENCY_LSB</a>;                      </div><div class="line"><a name="l12296"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa7e4428afe78bf3981d1c834763c5dab">12296</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa7e4428afe78bf3981d1c834763c5dab">LENIENCY_MSB</a>;                      </div><div class="line"><a name="l12297"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef">12297</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef">PART_ID</a>;                           </div><div class="line"><a name="l12298"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac39ef7524cfc3a3f0648a2d707f7cd25">12298</a></span>&#160;       <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[92];</div><div class="line"><a name="l12299"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4b3ae057dd6340161c171ee2432bc8f">12299</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PKT_BUFFER_TX[64];                 </div><div class="line"><a name="l12300"></a><span class="lineno"><a class="line" href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60e54f2fe38ae9e0c0329b703ca3f078">12300</a></span>&#160;  <a class="code" href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> PKT_BUFFER_RX[64];                 </div><div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;} <a class="code" href="struct_z_l_l___type.html">ZLL_Type</a>;</div><div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;</div><div class="line"><a name="l12303"></a><span class="lineno">12303</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;<span class="comment">   -- ZLL Register Masks</span></div><div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12306"></a><span class="lineno">12306</span>&#160;</div><div class="line"><a name="l12313"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga56b9cabe91d3e1f591271ae6d1723d7a">12313</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_SEQIRQ_MASK                   (0x1U)</span></div><div class="line"><a name="l12314"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7207b6b5eebe1f868a2c9205c2893813">12314</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_SEQIRQ_SHIFT                  (0U)</span></div><div class="line"><a name="l12315"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacc371101dce4c6f4d920c072b853ae2d">12315</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_SEQIRQ(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_SEQIRQ_SHIFT)) &amp; ZLL_IRQSTS_SEQIRQ_MASK)</span></div><div class="line"><a name="l12316"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga75b5f1ce0b7b3ca9fccfb5058af6f384">12316</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TXIRQ_MASK                    (0x2U)</span></div><div class="line"><a name="l12317"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa0d0f6935114178a488fb51d3aee6362">12317</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TXIRQ_SHIFT                   (1U)</span></div><div class="line"><a name="l12318"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3705ce0c31a0cbb26a4ad1721b6055d6">12318</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TXIRQ(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TXIRQ_SHIFT)) &amp; ZLL_IRQSTS_TXIRQ_MASK)</span></div><div class="line"><a name="l12319"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf3050e768b1ece40ef325b03be9dad2f">12319</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RXIRQ_MASK                    (0x4U)</span></div><div class="line"><a name="l12320"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae7dcb454e69f604e6d9cfa8129b86a42">12320</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RXIRQ_SHIFT                   (2U)</span></div><div class="line"><a name="l12321"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4965335991b18eab97d39b362c222740">12321</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RXIRQ(x)                      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_RXIRQ_SHIFT)) &amp; ZLL_IRQSTS_RXIRQ_MASK)</span></div><div class="line"><a name="l12322"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4f5c3120fd623455c06287297208a8f5">12322</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_CCAIRQ_MASK                   (0x8U)</span></div><div class="line"><a name="l12323"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7807bf2a260195d6328fc93b7a19dae8">12323</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_CCAIRQ_SHIFT                  (3U)</span></div><div class="line"><a name="l12324"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga979d3e189df103c2286155de4bdd1f83">12324</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_CCAIRQ(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_CCAIRQ_SHIFT)) &amp; ZLL_IRQSTS_CCAIRQ_MASK)</span></div><div class="line"><a name="l12325"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga70cfebc1520a8eed1fce832b57560cf5">12325</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RXWTRMRKIRQ_MASK              (0x10U)</span></div><div class="line"><a name="l12326"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2433ed2d2b65b23f8cf0d57e3a417c21">12326</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RXWTRMRKIRQ_SHIFT             (4U)</span></div><div class="line"><a name="l12327"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga66559aa932dca9b10f55b13f5dcb57d8">12327</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RXWTRMRKIRQ(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_RXWTRMRKIRQ_SHIFT)) &amp; ZLL_IRQSTS_RXWTRMRKIRQ_MASK)</span></div><div class="line"><a name="l12328"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5e5e868f6561eba95151842babac57fb">12328</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_FILTERFAIL_IRQ_MASK           (0x20U)</span></div><div class="line"><a name="l12329"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga76440048886eedc445eac15fd442db17">12329</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_FILTERFAIL_IRQ_SHIFT          (5U)</span></div><div class="line"><a name="l12330"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf597600e5268c8711c18edc10cafe539">12330</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_FILTERFAIL_IRQ(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_FILTERFAIL_IRQ_SHIFT)) &amp; ZLL_IRQSTS_FILTERFAIL_IRQ_MASK)</span></div><div class="line"><a name="l12331"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga171fae5e815cee8328ba6a8ccfda1378">12331</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_PLL_UNLOCK_IRQ_MASK           (0x40U)</span></div><div class="line"><a name="l12332"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1715173446ce284b269f98a0d1935a99">12332</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_PLL_UNLOCK_IRQ_SHIFT          (6U)</span></div><div class="line"><a name="l12333"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacc92b360e84378439419785505c31b36">12333</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_PLL_UNLOCK_IRQ(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_PLL_UNLOCK_IRQ_SHIFT)) &amp; ZLL_IRQSTS_PLL_UNLOCK_IRQ_MASK)</span></div><div class="line"><a name="l12334"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae04ac0513c0217c651028d43abc076f3">12334</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RX_FRM_PEND_MASK              (0x80U)</span></div><div class="line"><a name="l12335"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga09e87dc0de2a10d1928b9f3903df9426">12335</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RX_FRM_PEND_SHIFT             (7U)</span></div><div class="line"><a name="l12336"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2650998d8502675bf55e0b82719dca06">12336</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RX_FRM_PEND(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_RX_FRM_PEND_SHIFT)) &amp; ZLL_IRQSTS_RX_FRM_PEND_MASK)</span></div><div class="line"><a name="l12337"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga52e03692879d1c2dc4bd308dad0249e0">12337</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_WAKE_IRQ_MASK                 (0x100U)</span></div><div class="line"><a name="l12338"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga54ef34979c6c4f187640443501b0f624">12338</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_WAKE_IRQ_SHIFT                (8U)</span></div><div class="line"><a name="l12339"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2da62e7fe7a1c0ebd22aa1d927e2a5bc">12339</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_WAKE_IRQ(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_WAKE_IRQ_SHIFT)) &amp; ZLL_IRQSTS_WAKE_IRQ_MASK)</span></div><div class="line"><a name="l12340"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf8bfb9ff5cc83c691be90d04db1cce6f">12340</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TSM_IRQ_MASK                  (0x400U)</span></div><div class="line"><a name="l12341"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga64d7a095c462461916a00c44c30ebb90">12341</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TSM_IRQ_SHIFT                 (10U)</span></div><div class="line"><a name="l12342"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7de4426c590a9be9e96eb707d80862a9">12342</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TSM_IRQ(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TSM_IRQ_SHIFT)) &amp; ZLL_IRQSTS_TSM_IRQ_MASK)</span></div><div class="line"><a name="l12343"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gadc3b1351385967385690bf563683f2a8">12343</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_ENH_PKT_STATUS_MASK           (0x800U)</span></div><div class="line"><a name="l12344"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4bc742a37162bbda92b0e48d74d046d5">12344</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_ENH_PKT_STATUS_SHIFT          (11U)</span></div><div class="line"><a name="l12345"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4c705e4c56b098303cb2ed78ba92ca65">12345</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_ENH_PKT_STATUS(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_ENH_PKT_STATUS_SHIFT)) &amp; ZLL_IRQSTS_ENH_PKT_STATUS_MASK)</span></div><div class="line"><a name="l12346"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6d2178a7628762d9f03e122742689e43">12346</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_PI_MASK                       (0x1000U)</span></div><div class="line"><a name="l12347"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gafe061c71c5d641fe2ac48b694974e191">12347</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_PI_SHIFT                      (12U)</span></div><div class="line"><a name="l12348"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaeebf5d3954327ad79eb693cdd29b2d4b">12348</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_PI(x)                         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_PI_SHIFT)) &amp; ZLL_IRQSTS_PI_MASK)</span></div><div class="line"><a name="l12349"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2037f817ff9b65ce8ad204fe1aaa1233">12349</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_SRCADDR_MASK                  (0x2000U)</span></div><div class="line"><a name="l12350"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae683a3a2ffa01cb9e7525fc5d9af5dc4">12350</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_SRCADDR_SHIFT                 (13U)</span></div><div class="line"><a name="l12351"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf0e86f0a2b2ecb33a4ae662869716cd5">12351</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_SRCADDR(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_SRCADDR_SHIFT)) &amp; ZLL_IRQSTS_SRCADDR_MASK)</span></div><div class="line"><a name="l12352"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga42312bea4e286e86ab9c6502043bc11c">12352</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_CCA_MASK                      (0x4000U)</span></div><div class="line"><a name="l12353"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa143c21540aef60c3dc14e6ca0a2a8b0">12353</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_CCA_SHIFT                     (14U)</span></div><div class="line"><a name="l12354"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf4dda36d6fdd53a66b004b69b458a175">12354</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_CCA(x)                        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_CCA_SHIFT)) &amp; ZLL_IRQSTS_CCA_MASK)</span></div><div class="line"><a name="l12355"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga39a8e40f6d23f01466699e2ef31fc971">12355</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_CRCVALID_MASK                 (0x8000U)</span></div><div class="line"><a name="l12356"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7dd2f7d80159bbc515985ba547616f85">12356</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_CRCVALID_SHIFT                (15U)</span></div><div class="line"><a name="l12357"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac5ca6aa25c8d5d9ca20def962c672dad">12357</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_CRCVALID(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_CRCVALID_SHIFT)) &amp; ZLL_IRQSTS_CRCVALID_MASK)</span></div><div class="line"><a name="l12358"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga84e1fbcb2c58ae3e6012dfdf7611660a">12358</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR1IRQ_MASK                  (0x10000U)</span></div><div class="line"><a name="l12359"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3960e2b5778354d7205b24d020602359">12359</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR1IRQ_SHIFT                 (16U)</span></div><div class="line"><a name="l12360"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae51cceb25ae8e561b4fc61e41998200b">12360</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR1IRQ(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TMR1IRQ_SHIFT)) &amp; ZLL_IRQSTS_TMR1IRQ_MASK)</span></div><div class="line"><a name="l12361"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga38cc6addc719465933973d8f0fd40f37">12361</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR2IRQ_MASK                  (0x20000U)</span></div><div class="line"><a name="l12362"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaaad183fe71fe119e705a2f77b4d4cdb6">12362</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR2IRQ_SHIFT                 (17U)</span></div><div class="line"><a name="l12363"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga050b5a2457d98aba6b60f30909cfe7f7">12363</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR2IRQ(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TMR2IRQ_SHIFT)) &amp; ZLL_IRQSTS_TMR2IRQ_MASK)</span></div><div class="line"><a name="l12364"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4d56b050e356155819863be33a76252f">12364</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR3IRQ_MASK                  (0x40000U)</span></div><div class="line"><a name="l12365"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gade4ca2513fd7f373bf38f9809909a215">12365</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR3IRQ_SHIFT                 (18U)</span></div><div class="line"><a name="l12366"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf05d3c09233ca58af8841d475f93a282">12366</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR3IRQ(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TMR3IRQ_SHIFT)) &amp; ZLL_IRQSTS_TMR3IRQ_MASK)</span></div><div class="line"><a name="l12367"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab175c74e0d16fd8b84849b0da215b489">12367</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR4IRQ_MASK                  (0x80000U)</span></div><div class="line"><a name="l12368"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6e2790e0bc6237f771ac86256ee04d55">12368</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR4IRQ_SHIFT                 (19U)</span></div><div class="line"><a name="l12369"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1e5388c12172a7c624eae789661bf46d">12369</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR4IRQ(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TMR4IRQ_SHIFT)) &amp; ZLL_IRQSTS_TMR4IRQ_MASK)</span></div><div class="line"><a name="l12370"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad9d8a86b9aa974115a07c8debff0d334">12370</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR1MSK_MASK                  (0x100000U)</span></div><div class="line"><a name="l12371"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga44c956dae8ddade603eb2c210fcfac5e">12371</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR1MSK_SHIFT                 (20U)</span></div><div class="line"><a name="l12372"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga21e434ba2baec5ead2734e91b995b945">12372</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR1MSK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TMR1MSK_SHIFT)) &amp; ZLL_IRQSTS_TMR1MSK_MASK)</span></div><div class="line"><a name="l12373"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0ecfabbf0d3e48c6f32b2c956d61d8c9">12373</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR2MSK_MASK                  (0x200000U)</span></div><div class="line"><a name="l12374"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga31f13e094c0d82ed45ad38670499d158">12374</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR2MSK_SHIFT                 (21U)</span></div><div class="line"><a name="l12375"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab0efb5a9a196bdacdb73c6ce9a8a3186">12375</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR2MSK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TMR2MSK_SHIFT)) &amp; ZLL_IRQSTS_TMR2MSK_MASK)</span></div><div class="line"><a name="l12376"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga01ecc3578cab9e6815dc06c4fcddc093">12376</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR3MSK_MASK                  (0x400000U)</span></div><div class="line"><a name="l12377"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga32b34503671d8e19b9a10999c92a52dc">12377</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR3MSK_SHIFT                 (22U)</span></div><div class="line"><a name="l12378"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga91caef0980ccd6289dbe645970d5b27b">12378</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR3MSK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TMR3MSK_SHIFT)) &amp; ZLL_IRQSTS_TMR3MSK_MASK)</span></div><div class="line"><a name="l12379"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2db5d9f3c20cefefa304927a53d82cb6">12379</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR4MSK_MASK                  (0x800000U)</span></div><div class="line"><a name="l12380"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5f4a351493bffca1cb8b89dec422bdd5">12380</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR4MSK_SHIFT                 (23U)</span></div><div class="line"><a name="l12381"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab9197da95acef18246a004c84b0bf95f">12381</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_TMR4MSK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_TMR4MSK_SHIFT)) &amp; ZLL_IRQSTS_TMR4MSK_MASK)</span></div><div class="line"><a name="l12382"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacf8d821e98bccd36e9763edd1ae16bac">12382</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RX_FRAME_LENGTH_MASK          (0x7F000000U)</span></div><div class="line"><a name="l12383"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8958e90ab04c6d187af1d16217c82750">12383</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RX_FRAME_LENGTH_SHIFT         (24U)</span></div><div class="line"><a name="l12384"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5d8d430effb0b843111b6eababcf60e8">12384</a></span>&#160;<span class="preprocessor">#define ZLL_IRQSTS_RX_FRAME_LENGTH(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_IRQSTS_RX_FRAME_LENGTH_SHIFT)) &amp; ZLL_IRQSTS_RX_FRAME_LENGTH_MASK)</span></div><div class="line"><a name="l12385"></a><span class="lineno">12385</span>&#160;</div><div class="line"><a name="l12387"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga22e08c6c9ffe56ed785379d8650904fb">12387</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_XCVSEQ_MASK                 (0x7U)</span></div><div class="line"><a name="l12388"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3164d73c8b4047215275c48ede7895b7">12388</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_XCVSEQ_SHIFT                (0U)</span></div><div class="line"><a name="l12389"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga53d64b666a104559cdb29376f86a9b02">12389</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_XCVSEQ(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_XCVSEQ_SHIFT)) &amp; ZLL_PHY_CTRL_XCVSEQ_MASK)</span></div><div class="line"><a name="l12390"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga725705232b9c02521be10e25e365ccd6">12390</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_AUTOACK_MASK                (0x8U)</span></div><div class="line"><a name="l12391"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9ff2f7c55c64ab79e7e5a7ef086a327b">12391</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_AUTOACK_SHIFT               (3U)</span></div><div class="line"><a name="l12392"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2076fc6f0ea946a7ae572f9874fd3139">12392</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_AUTOACK(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_AUTOACK_SHIFT)) &amp; ZLL_PHY_CTRL_AUTOACK_MASK)</span></div><div class="line"><a name="l12393"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga03529e5b5612271c50ff85679e3295b7">12393</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_RXACKRQD_MASK               (0x10U)</span></div><div class="line"><a name="l12394"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab58909e56d5d7e7ce57592d6f16153d8">12394</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_RXACKRQD_SHIFT              (4U)</span></div><div class="line"><a name="l12395"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0ccfdc2c4d96c7cc435c4c383e6bde2d">12395</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_RXACKRQD(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_RXACKRQD_SHIFT)) &amp; ZLL_PHY_CTRL_RXACKRQD_MASK)</span></div><div class="line"><a name="l12396"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3e15186f9138be05ddca87d6896aa0cb">12396</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CCABFRTX_MASK               (0x20U)</span></div><div class="line"><a name="l12397"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4b14ca1312414aa88592d4afbc9e7293">12397</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CCABFRTX_SHIFT              (5U)</span></div><div class="line"><a name="l12398"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gabb3a83e13203b39f1b5fdb4e7e7fdefe">12398</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CCABFRTX(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_CCABFRTX_SHIFT)) &amp; ZLL_PHY_CTRL_CCABFRTX_MASK)</span></div><div class="line"><a name="l12399"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga112659b33555e0773807fb683e769939">12399</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_SLOTTED_MASK                (0x40U)</span></div><div class="line"><a name="l12400"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9f4d19b6ebd73f5f0571d5b4b65571ac">12400</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_SLOTTED_SHIFT               (6U)</span></div><div class="line"><a name="l12401"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga715fb0950005225b08f527976e95335f">12401</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_SLOTTED(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_SLOTTED_SHIFT)) &amp; ZLL_PHY_CTRL_SLOTTED_MASK)</span></div><div class="line"><a name="l12402"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa7e1db74ba6288889f12a60c1aee75d4">12402</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMRTRIGEN_MASK              (0x80U)</span></div><div class="line"><a name="l12403"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8da9da36ba3d184bde44c3556f86e352">12403</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMRTRIGEN_SHIFT             (7U)</span></div><div class="line"><a name="l12404"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8460100efa166bae76cb070ecbb9d3b4">12404</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMRTRIGEN(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TMRTRIGEN_SHIFT)) &amp; ZLL_PHY_CTRL_TMRTRIGEN_MASK)</span></div><div class="line"><a name="l12405"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gade06c1380e9545395a8a5355010cbf21">12405</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_SEQMSK_MASK                 (0x100U)</span></div><div class="line"><a name="l12406"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacddc005940bd05bc1809ebca7d4817fc">12406</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_SEQMSK_SHIFT                (8U)</span></div><div class="line"><a name="l12407"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga732db8a0584bb46dac61ccad2e159ae2">12407</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_SEQMSK(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_SEQMSK_SHIFT)) &amp; ZLL_PHY_CTRL_SEQMSK_MASK)</span></div><div class="line"><a name="l12408"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7911c85f261a7674fb0b7760d6859e78">12408</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TXMSK_MASK                  (0x200U)</span></div><div class="line"><a name="l12409"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaab3f38c374563a2a638ba111dfd083fe">12409</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TXMSK_SHIFT                 (9U)</span></div><div class="line"><a name="l12410"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga86681f67aceccfda72ed44f12119f69d">12410</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TXMSK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TXMSK_SHIFT)) &amp; ZLL_PHY_CTRL_TXMSK_MASK)</span></div><div class="line"><a name="l12411"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga04c3be5355e6c8674b59e6fb066c9732">12411</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_RXMSK_MASK                  (0x400U)</span></div><div class="line"><a name="l12412"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaac121955a3de03622b8a20d7a0c1b4e4">12412</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_RXMSK_SHIFT                 (10U)</span></div><div class="line"><a name="l12413"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaadb032964ed544c660a50027533d4e1d">12413</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_RXMSK(x)                    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_RXMSK_SHIFT)) &amp; ZLL_PHY_CTRL_RXMSK_MASK)</span></div><div class="line"><a name="l12414"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga058ffb53d72c691db058888ab09e948f">12414</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CCAMSK_MASK                 (0x800U)</span></div><div class="line"><a name="l12415"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad397cfb505b10988c5f0d2e0b32c0f94">12415</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CCAMSK_SHIFT                (11U)</span></div><div class="line"><a name="l12416"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gabbbfef78eb67b434d223a08d5bd2257d">12416</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CCAMSK(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_CCAMSK_SHIFT)) &amp; ZLL_PHY_CTRL_CCAMSK_MASK)</span></div><div class="line"><a name="l12417"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2162d4d807308d97fdba8c476d5c70d7">12417</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_RX_WMRK_MSK_MASK            (0x1000U)</span></div><div class="line"><a name="l12418"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf6f9cfefa4b91d3e6e605e75ae7a1d00">12418</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_RX_WMRK_MSK_SHIFT           (12U)</span></div><div class="line"><a name="l12419"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga495b5a8df9ed0875e733c8046abd0217">12419</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_RX_WMRK_MSK(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_RX_WMRK_MSK_SHIFT)) &amp; ZLL_PHY_CTRL_RX_WMRK_MSK_MASK)</span></div><div class="line"><a name="l12420"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga627f1114f4ace1586ce8b4354b4fa3dc">12420</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_FILTERFAIL_MSK_MASK         (0x2000U)</span></div><div class="line"><a name="l12421"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5d7a73fc2bf4a71324727e1d37184a15">12421</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_FILTERFAIL_MSK_SHIFT        (13U)</span></div><div class="line"><a name="l12422"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5c8d04c10fe04bdd5648ca9ea418648f">12422</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_FILTERFAIL_MSK(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_FILTERFAIL_MSK_SHIFT)) &amp; ZLL_PHY_CTRL_FILTERFAIL_MSK_MASK)</span></div><div class="line"><a name="l12423"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2db639967313af9a2a74d937b6b314d6">12423</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_PLL_UNLOCK_MSK_MASK         (0x4000U)</span></div><div class="line"><a name="l12424"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad8caad7e909031efa19ad2f2d3e6105c">12424</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_PLL_UNLOCK_MSK_SHIFT        (14U)</span></div><div class="line"><a name="l12425"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga13c2ab73007139ed2d2aaac539955685">12425</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_PLL_UNLOCK_MSK(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_PLL_UNLOCK_MSK_SHIFT)) &amp; ZLL_PHY_CTRL_PLL_UNLOCK_MSK_MASK)</span></div><div class="line"><a name="l12426"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga07dfab009378c4362603e935f0c538af">12426</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CRC_MSK_MASK                (0x8000U)</span></div><div class="line"><a name="l12427"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae23531b2af7b7af6eed85e8c703473e1">12427</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CRC_MSK_SHIFT               (15U)</span></div><div class="line"><a name="l12428"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7c60e83a7084d62c1d81c32f313075f3">12428</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CRC_MSK(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_CRC_MSK_SHIFT)) &amp; ZLL_PHY_CTRL_CRC_MSK_MASK)</span></div><div class="line"><a name="l12429"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaaca2161af128b5dd70afe65cdf04bb4a">12429</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_WAKE_MSK_MASK               (0x10000U)</span></div><div class="line"><a name="l12430"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3711b79b02545f5405ba835f7182c598">12430</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_WAKE_MSK_SHIFT              (16U)</span></div><div class="line"><a name="l12431"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac0610b5965fcf068555ae1ac6dd556a2">12431</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_WAKE_MSK(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_WAKE_MSK_SHIFT)) &amp; ZLL_PHY_CTRL_WAKE_MSK_MASK)</span></div><div class="line"><a name="l12432"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac13311ff978cda5b9109c83c17f54c2c">12432</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TSM_MSK_MASK                (0x40000U)</span></div><div class="line"><a name="l12433"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga81a2b9a4d3f7f3db6a80b083cbd0475d">12433</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TSM_MSK_SHIFT               (18U)</span></div><div class="line"><a name="l12434"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2cac64fcf052da854f7c8014fc886d46">12434</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TSM_MSK(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TSM_MSK_SHIFT)) &amp; ZLL_PHY_CTRL_TSM_MSK_MASK)</span></div><div class="line"><a name="l12435"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gada39c20ba9a58923c5f8443e15f4abd4">12435</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR1CMP_EN_MASK             (0x100000U)</span></div><div class="line"><a name="l12436"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1ff650d5e05025e5da0d6a345136bb1b">12436</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR1CMP_EN_SHIFT            (20U)</span></div><div class="line"><a name="l12437"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf2803848d4656277c891f983db3ff60f">12437</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR1CMP_EN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TMR1CMP_EN_SHIFT)) &amp; ZLL_PHY_CTRL_TMR1CMP_EN_MASK)</span></div><div class="line"><a name="l12438"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad89c64d25c3efb3d2be26e00f0ac2d97">12438</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR2CMP_EN_MASK             (0x200000U)</span></div><div class="line"><a name="l12439"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga68ff1f399ce2d059297470e5f2648782">12439</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR2CMP_EN_SHIFT            (21U)</span></div><div class="line"><a name="l12440"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga76b201555ba5f9d56cb105d02760b6bc">12440</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR2CMP_EN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TMR2CMP_EN_SHIFT)) &amp; ZLL_PHY_CTRL_TMR2CMP_EN_MASK)</span></div><div class="line"><a name="l12441"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga57609bae2e8c46bf0728ae50cd64dbd3">12441</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR3CMP_EN_MASK             (0x400000U)</span></div><div class="line"><a name="l12442"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gadbf2716cf8e6e678625359e3bc4d8ce4">12442</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR3CMP_EN_SHIFT            (22U)</span></div><div class="line"><a name="l12443"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga03ccaa289bb44e21826be03cca87d19b">12443</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR3CMP_EN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TMR3CMP_EN_SHIFT)) &amp; ZLL_PHY_CTRL_TMR3CMP_EN_MASK)</span></div><div class="line"><a name="l12444"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga78ab2ffd61a7ea0979508d1a9ff6b310">12444</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR4CMP_EN_MASK             (0x800000U)</span></div><div class="line"><a name="l12445"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad8fc14de146888cb95ed0453ad263a2d">12445</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR4CMP_EN_SHIFT            (23U)</span></div><div class="line"><a name="l12446"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab8308169aefbd72b22c6ddda3fc45029">12446</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TMR4CMP_EN(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TMR4CMP_EN_SHIFT)) &amp; ZLL_PHY_CTRL_TMR4CMP_EN_MASK)</span></div><div class="line"><a name="l12447"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5a036988e42ae58d5e9fff0c19c20656">12447</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TC2PRIME_EN_MASK            (0x1000000U)</span></div><div class="line"><a name="l12448"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga295975321b2167487d195b9b33d0727f">12448</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TC2PRIME_EN_SHIFT           (24U)</span></div><div class="line"><a name="l12449"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga30ebfe68a0b4b2597234808ce34930c1">12449</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TC2PRIME_EN(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TC2PRIME_EN_SHIFT)) &amp; ZLL_PHY_CTRL_TC2PRIME_EN_MASK)</span></div><div class="line"><a name="l12450"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga537d2de4f5bd52f7e4cf4fb9c2528713">12450</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_PROMISCUOUS_MASK            (0x2000000U)</span></div><div class="line"><a name="l12451"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaea9ac61f05eed89048a3e4a29a7f54e2">12451</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_PROMISCUOUS_SHIFT           (25U)</span></div><div class="line"><a name="l12452"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6350f75808bac34f88b28a776dc0fef3">12452</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_PROMISCUOUS(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_PROMISCUOUS_SHIFT)) &amp; ZLL_PHY_CTRL_PROMISCUOUS_MASK)</span></div><div class="line"><a name="l12453"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga53273df846ecf322920ecea829fd8fd9">12453</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CCATYPE_MASK                (0x18000000U)</span></div><div class="line"><a name="l12454"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9d0bc207c5f3c3d003af686ea998633c">12454</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CCATYPE_SHIFT               (27U)</span></div><div class="line"><a name="l12455"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa2079e19765f9f2a55903804042f45c4">12455</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_CCATYPE(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_CCATYPE_SHIFT)) &amp; ZLL_PHY_CTRL_CCATYPE_MASK)</span></div><div class="line"><a name="l12456"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad6f831c189f5a77383342d6ff40af518">12456</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_PANCORDNTR0_MASK            (0x20000000U)</span></div><div class="line"><a name="l12457"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gabbdde82d12881d1c1b3562fa4ecf466f">12457</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_PANCORDNTR0_SHIFT           (29U)</span></div><div class="line"><a name="l12458"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga213fb5584c7537a871229c095b108ed7">12458</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_PANCORDNTR0(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_PANCORDNTR0_SHIFT)) &amp; ZLL_PHY_CTRL_PANCORDNTR0_MASK)</span></div><div class="line"><a name="l12459"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0ec910c073979546f419cfaf221f0f3e">12459</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TC3TMOUT_MASK               (0x40000000U)</span></div><div class="line"><a name="l12460"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3698482f231f99e901fe15347476a676">12460</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TC3TMOUT_SHIFT              (30U)</span></div><div class="line"><a name="l12461"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab2880122fa050a6bd4db6f0e1b6a87e3">12461</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TC3TMOUT(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TC3TMOUT_SHIFT)) &amp; ZLL_PHY_CTRL_TC3TMOUT_MASK)</span></div><div class="line"><a name="l12462"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaeaa72ef644f6a0ae46f22ae1e14f57a8">12462</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TRCV_MSK_MASK               (0x80000000U)</span></div><div class="line"><a name="l12463"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6bc183511b10b337c9f319bd91ed00d3">12463</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TRCV_MSK_SHIFT              (31U)</span></div><div class="line"><a name="l12464"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac870369c75645432ecd9c46d41d93b3a">12464</a></span>&#160;<span class="preprocessor">#define ZLL_PHY_CTRL_TRCV_MSK(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PHY_CTRL_TRCV_MSK_SHIFT)) &amp; ZLL_PHY_CTRL_TRCV_MSK_MASK)</span></div><div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160;</div><div class="line"><a name="l12467"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga8d9184bf052fc11254bbb8b1d8c68f51">12467</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_LD_MASK          (0x1U)</span></div><div class="line"><a name="l12468"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae084956fa98e724bedd25cb6e5f74fde">12468</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_LD_SHIFT         (0U)</span></div><div class="line"><a name="l12469"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gae6bf56b9f1e336ee9873f3ef6722a3aa">12469</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_LD(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_EVENT_TMR_EVENT_TMR_LD_SHIFT)) &amp; ZLL_EVENT_TMR_EVENT_TMR_LD_MASK)</span></div><div class="line"><a name="l12470"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga24bb9d9009f20d4c1a98bd41095f8d2e">12470</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_ADD_MASK         (0x2U)</span></div><div class="line"><a name="l12471"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga189dc62af9ff32a72f36582fc782db68">12471</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_ADD_SHIFT        (1U)</span></div><div class="line"><a name="l12472"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaa13e4f08ae279f38ca228122e3245d9e">12472</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_ADD(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_EVENT_TMR_EVENT_TMR_ADD_SHIFT)) &amp; ZLL_EVENT_TMR_EVENT_TMR_ADD_MASK)</span></div><div class="line"><a name="l12473"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gad2070afd882bc3b548cb745914653892">12473</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_FRAC_MASK        (0xF0U)</span></div><div class="line"><a name="l12474"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gaf8e6de59ae966c4694e9074f880c9501">12474</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_FRAC_SHIFT       (4U)</span></div><div class="line"><a name="l12475"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga229bd7b836b39a5d6d72b8d287ead73d">12475</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_FRAC(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_EVENT_TMR_EVENT_TMR_FRAC_SHIFT)) &amp; ZLL_EVENT_TMR_EVENT_TMR_FRAC_MASK)</span></div><div class="line"><a name="l12476"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga737c53f55604b7cef2bd7fea079a2329">12476</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_MASK             (0xFFFFFF00U)</span></div><div class="line"><a name="l12477"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga243962fc73fcc1aeacc061986a085a46">12477</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR_SHIFT            (8U)</span></div><div class="line"><a name="l12478"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga9441e799ab7f9ddaa9995bd2c78da9ac">12478</a></span>&#160;<span class="preprocessor">#define ZLL_EVENT_TMR_EVENT_TMR(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_EVENT_TMR_EVENT_TMR_SHIFT)) &amp; ZLL_EVENT_TMR_EVENT_TMR_MASK)</span></div><div class="line"><a name="l12479"></a><span class="lineno">12479</span>&#160;</div><div class="line"><a name="l12481"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gabfa7d9c5b5c16718e6ca75c2bc893917">12481</a></span>&#160;<span class="preprocessor">#define ZLL_TIMESTAMP_TIMESTAMP_MASK             (0xFFFFFFU)</span></div><div class="line"><a name="l12482"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga3e865080a164a4c77cefdb9af6d43fb0">12482</a></span>&#160;<span class="preprocessor">#define ZLL_TIMESTAMP_TIMESTAMP_SHIFT            (0U)</span></div><div class="line"><a name="l12483"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0150e42a3d5b43a96fc079fd4742fc47">12483</a></span>&#160;<span class="preprocessor">#define ZLL_TIMESTAMP_TIMESTAMP(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_TIMESTAMP_TIMESTAMP_SHIFT)) &amp; ZLL_TIMESTAMP_TIMESTAMP_MASK)</span></div><div class="line"><a name="l12484"></a><span class="lineno">12484</span>&#160;</div><div class="line"><a name="l12486"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gadd007cb583fc49ca7334ec9f63aa0aa3">12486</a></span>&#160;<span class="preprocessor">#define ZLL_T1CMP_T1CMP_MASK                     (0xFFFFFFU)</span></div><div class="line"><a name="l12487"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9166d5f40a3356cc9cd0421807b0b6e6">12487</a></span>&#160;<span class="preprocessor">#define ZLL_T1CMP_T1CMP_SHIFT                    (0U)</span></div><div class="line"><a name="l12488"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa661907e810b63edc56faadde1521a82">12488</a></span>&#160;<span class="preprocessor">#define ZLL_T1CMP_T1CMP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_T1CMP_T1CMP_SHIFT)) &amp; ZLL_T1CMP_T1CMP_MASK)</span></div><div class="line"><a name="l12489"></a><span class="lineno">12489</span>&#160;</div><div class="line"><a name="l12491"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga63543319deaa2cda7493efc508d3679a">12491</a></span>&#160;<span class="preprocessor">#define ZLL_T2CMP_T2CMP_MASK                     (0xFFFFFFU)</span></div><div class="line"><a name="l12492"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac024be9645be0a523ccbdda7d8d56980">12492</a></span>&#160;<span class="preprocessor">#define ZLL_T2CMP_T2CMP_SHIFT                    (0U)</span></div><div class="line"><a name="l12493"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga74790ba7cad0de3ced5882c2d8df83d8">12493</a></span>&#160;<span class="preprocessor">#define ZLL_T2CMP_T2CMP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_T2CMP_T2CMP_SHIFT)) &amp; ZLL_T2CMP_T2CMP_MASK)</span></div><div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;</div><div class="line"><a name="l12496"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac37c07f2acf0c6dab90d6160faaadb8c">12496</a></span>&#160;<span class="preprocessor">#define ZLL_T2PRIMECMP_T2PRIMECMP_MASK           (0xFFFFU)</span></div><div class="line"><a name="l12497"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa45d11a39fde506f548cc24c7400a9d3">12497</a></span>&#160;<span class="preprocessor">#define ZLL_T2PRIMECMP_T2PRIMECMP_SHIFT          (0U)</span></div><div class="line"><a name="l12498"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga591abaf3bdfb2a1f75169a965a4dc747">12498</a></span>&#160;<span class="preprocessor">#define ZLL_T2PRIMECMP_T2PRIMECMP(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_T2PRIMECMP_T2PRIMECMP_SHIFT)) &amp; ZLL_T2PRIMECMP_T2PRIMECMP_MASK)</span></div><div class="line"><a name="l12499"></a><span class="lineno">12499</span>&#160;</div><div class="line"><a name="l12501"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0c7f60f4751efe15471f4ae695036ae4">12501</a></span>&#160;<span class="preprocessor">#define ZLL_T3CMP_T3CMP_MASK                     (0xFFFFFFU)</span></div><div class="line"><a name="l12502"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacc0d0737183161040eada6164295033a">12502</a></span>&#160;<span class="preprocessor">#define ZLL_T3CMP_T3CMP_SHIFT                    (0U)</span></div><div class="line"><a name="l12503"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gafc24ba25f31360cc19460870bca9053e">12503</a></span>&#160;<span class="preprocessor">#define ZLL_T3CMP_T3CMP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_T3CMP_T3CMP_SHIFT)) &amp; ZLL_T3CMP_T3CMP_MASK)</span></div><div class="line"><a name="l12504"></a><span class="lineno">12504</span>&#160;</div><div class="line"><a name="l12506"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9d563e4b54b2785ee8a2dce800aa86a2">12506</a></span>&#160;<span class="preprocessor">#define ZLL_T4CMP_T4CMP_MASK                     (0xFFFFFFU)</span></div><div class="line"><a name="l12507"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga01fd626a20bcfdcc0b643bce2ae3ca8f">12507</a></span>&#160;<span class="preprocessor">#define ZLL_T4CMP_T4CMP_SHIFT                    (0U)</span></div><div class="line"><a name="l12508"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5c8f36c2166afb3463b4eeb1f992c43f">12508</a></span>&#160;<span class="preprocessor">#define ZLL_T4CMP_T4CMP(x)                       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_T4CMP_T4CMP_SHIFT)) &amp; ZLL_T4CMP_T4CMP_MASK)</span></div><div class="line"><a name="l12509"></a><span class="lineno">12509</span>&#160;</div><div class="line"><a name="l12511"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7d5fddf33f4a1aaba4395cc5878c2c6f">12511</a></span>&#160;<span class="preprocessor">#define ZLL_PA_PWR_PA_PWR_MASK                   (0x3FU)</span></div><div class="line"><a name="l12512"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac4ceb0ce4d8541c0bd921062627111d0">12512</a></span>&#160;<span class="preprocessor">#define ZLL_PA_PWR_PA_PWR_SHIFT                  (0U)</span></div><div class="line"><a name="l12513"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga456456c581f64900f52cf1c3df657bc0">12513</a></span>&#160;<span class="preprocessor">#define ZLL_PA_PWR_PA_PWR(x)                     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PA_PWR_PA_PWR_SHIFT)) &amp; ZLL_PA_PWR_PA_PWR_MASK)</span></div><div class="line"><a name="l12514"></a><span class="lineno">12514</span>&#160;</div><div class="line"><a name="l12516"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga394ec84949b834bc4d354394f38467c5">12516</a></span>&#160;<span class="preprocessor">#define ZLL_CHANNEL_NUM0_CHANNEL_NUM0_MASK       (0x7FU)</span></div><div class="line"><a name="l12517"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3123081677c3a33247ba11fcac75e72c">12517</a></span>&#160;<span class="preprocessor">#define ZLL_CHANNEL_NUM0_CHANNEL_NUM0_SHIFT      (0U)</span></div><div class="line"><a name="l12518"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga80f1d98119252fbcfbe4f5a9ea001dc4">12518</a></span>&#160;<span class="preprocessor">#define ZLL_CHANNEL_NUM0_CHANNEL_NUM0(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_CHANNEL_NUM0_CHANNEL_NUM0_SHIFT)) &amp; ZLL_CHANNEL_NUM0_CHANNEL_NUM0_MASK)</span></div><div class="line"><a name="l12519"></a><span class="lineno">12519</span>&#160;</div><div class="line"><a name="l12521"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab67949ba11cc966ff4d2b334138246fa">12521</a></span>&#160;<span class="preprocessor">#define ZLL_LQI_AND_RSSI_LQI_VALUE_MASK          (0xFFU)</span></div><div class="line"><a name="l12522"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga43eaa2f7deb8ec6ad9efcfb8e72afd0b">12522</a></span>&#160;<span class="preprocessor">#define ZLL_LQI_AND_RSSI_LQI_VALUE_SHIFT         (0U)</span></div><div class="line"><a name="l12523"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad3f63b4935f43d47b28edba8d530ec7d">12523</a></span>&#160;<span class="preprocessor">#define ZLL_LQI_AND_RSSI_LQI_VALUE(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_LQI_AND_RSSI_LQI_VALUE_SHIFT)) &amp; ZLL_LQI_AND_RSSI_LQI_VALUE_MASK)</span></div><div class="line"><a name="l12524"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga84a13ab098325be3807efd51d978f993">12524</a></span>&#160;<span class="preprocessor">#define ZLL_LQI_AND_RSSI_RSSI_MASK               (0xFF00U)</span></div><div class="line"><a name="l12525"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga36b8e5f1bebc39ed5d33af69c42de8f5">12525</a></span>&#160;<span class="preprocessor">#define ZLL_LQI_AND_RSSI_RSSI_SHIFT              (8U)</span></div><div class="line"><a name="l12526"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaba4691ab61967b8e9bfbe7e765c18b5d">12526</a></span>&#160;<span class="preprocessor">#define ZLL_LQI_AND_RSSI_RSSI(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_LQI_AND_RSSI_RSSI_SHIFT)) &amp; ZLL_LQI_AND_RSSI_RSSI_MASK)</span></div><div class="line"><a name="l12527"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga127f49e3335d039f3988e61c66c3a423">12527</a></span>&#160;<span class="preprocessor">#define ZLL_LQI_AND_RSSI_CCA1_ED_FNL_MASK        (0xFF0000U)</span></div><div class="line"><a name="l12528"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga69ce1166ada9b502b27b6db0ca4adb89">12528</a></span>&#160;<span class="preprocessor">#define ZLL_LQI_AND_RSSI_CCA1_ED_FNL_SHIFT       (16U)</span></div><div class="line"><a name="l12529"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga67913dc438da0fa639ac43de4deaf5b2">12529</a></span>&#160;<span class="preprocessor">#define ZLL_LQI_AND_RSSI_CCA1_ED_FNL(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_LQI_AND_RSSI_CCA1_ED_FNL_SHIFT)) &amp; ZLL_LQI_AND_RSSI_CCA1_ED_FNL_MASK)</span></div><div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;</div><div class="line"><a name="l12532"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6d00c003be072c4399f912671156b9fd">12532</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS0_MACPANID0_MASK        (0xFFFFU)</span></div><div class="line"><a name="l12533"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga57ed799cb00fd880e1dec149861ca87d">12533</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS0_MACPANID0_SHIFT       (0U)</span></div><div class="line"><a name="l12534"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga425abdde62960e51652cd50667a93bee">12534</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS0_MACPANID0(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_MACSHORTADDRS0_MACPANID0_SHIFT)) &amp; ZLL_MACSHORTADDRS0_MACPANID0_MASK)</span></div><div class="line"><a name="l12535"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4cb9b9b0d940f7b9dcca758a84ec3004">12535</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS0_MACSHORTADDRS0_MASK   (0xFFFF0000U)</span></div><div class="line"><a name="l12536"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad8270a7e1ab4e9349948e1a37026813d">12536</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS0_MACSHORTADDRS0_SHIFT  (16U)</span></div><div class="line"><a name="l12537"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga69b60ad61c4a188239a286535f3efc35">12537</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS0_MACSHORTADDRS0(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_MACSHORTADDRS0_MACSHORTADDRS0_SHIFT)) &amp; ZLL_MACSHORTADDRS0_MACSHORTADDRS0_MASK)</span></div><div class="line"><a name="l12538"></a><span class="lineno">12538</span>&#160;</div><div class="line"><a name="l12540"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga69e80e6f5fe9bbfcabb2aba819421895">12540</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_MASK (0xFFFFFFFFU)</span></div><div class="line"><a name="l12541"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga90b0552a4a30a9063be81831b2d88a49">12541</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_SHIFT (0U)</span></div><div class="line"><a name="l12542"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga002db17e8a7f387996d8133da4da031b">12542</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_SHIFT)) &amp; ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_MASK)</span></div><div class="line"><a name="l12543"></a><span class="lineno">12543</span>&#160;</div><div class="line"><a name="l12545"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga709204d62f906b616a5bd8965f3db613">12545</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_MASK (0xFFFFFFFFU)</span></div><div class="line"><a name="l12546"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga30cc6fac92b61b3e3b4b00c40d884f23">12546</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_SHIFT (0U)</span></div><div class="line"><a name="l12547"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa93527966f5602afd859bc7631489475">12547</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_SHIFT)) &amp; ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_MASK)</span></div><div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;</div><div class="line"><a name="l12550"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1872ad494c85b95afba36ad8780ecd4c">12550</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_BEACON_FT_MASK       (0x1U)</span></div><div class="line"><a name="l12551"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga406fa5d04f5605b93be896cc52df978c">12551</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_BEACON_FT_SHIFT      (0U)</span></div><div class="line"><a name="l12552"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga14dfdb242cd610c74e6df3ca1572c88e">12552</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_BEACON_FT(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_BEACON_FT_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_BEACON_FT_MASK)</span></div><div class="line"><a name="l12553"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga678d4bf29b96ecd234232602620eead8">12553</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_DATA_FT_MASK         (0x2U)</span></div><div class="line"><a name="l12554"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8d45039fd0023c0b9751640f7c8a7b0a">12554</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_DATA_FT_SHIFT        (1U)</span></div><div class="line"><a name="l12555"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8107f0eee2279618276b9f7f3009acf3">12555</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_DATA_FT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_DATA_FT_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_DATA_FT_MASK)</span></div><div class="line"><a name="l12556"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae53fde2511d9bd705b498c44326db686">12556</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_ACK_FT_MASK          (0x4U)</span></div><div class="line"><a name="l12557"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf754435007131fcc1e6e86197cc613b8">12557</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_ACK_FT_SHIFT         (2U)</span></div><div class="line"><a name="l12558"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga565bf06e99165942aa0bcf6380f6545b">12558</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_ACK_FT(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_ACK_FT_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_ACK_FT_MASK)</span></div><div class="line"><a name="l12559"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaee08d76393ddb1df0477f61289e280b5">12559</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_CMD_FT_MASK          (0x8U)</span></div><div class="line"><a name="l12560"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gafab3f7340cc657b9e40a72e2db9660ed">12560</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_CMD_FT_SHIFT         (3U)</span></div><div class="line"><a name="l12561"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7c58d229aec2b91d63c6bff948d02f69">12561</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_CMD_FT(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_CMD_FT_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_CMD_FT_MASK)</span></div><div class="line"><a name="l12562"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6ce6a5861368e4df7c890968901a6661">12562</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_LLDN_FT_MASK         (0x10U)</span></div><div class="line"><a name="l12563"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5da31280f54ddfc46abb9ed9e6457c28">12563</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_LLDN_FT_SHIFT        (4U)</span></div><div class="line"><a name="l12564"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac463b96f04deb79c34c84ed6d6aeab61">12564</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_LLDN_FT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_LLDN_FT_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_LLDN_FT_MASK)</span></div><div class="line"><a name="l12565"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab36f4a863f46ff213b32c1bba4e46623">12565</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT_MASK (0x20U)</span></div><div class="line"><a name="l12566"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga09d87f4ec5c315c53735090821b820ec">12566</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT_SHIFT (5U)</span></div><div class="line"><a name="l12567"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gada69be5254677e0e80a1568afa3ff455">12567</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_MULTIPURPOSE_FT_MASK)</span></div><div class="line"><a name="l12568"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7f67879f1275282556acd8730be2c04d">12568</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_NS_FT_MASK           (0x40U)</span></div><div class="line"><a name="l12569"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaab55c41c2f845a262fac742d9c3aeb6c">12569</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_NS_FT_SHIFT          (6U)</span></div><div class="line"><a name="l12570"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga22cb7d3359450c1d5b0c98b94bc5b323">12570</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_NS_FT(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_NS_FT_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_NS_FT_MASK)</span></div><div class="line"><a name="l12571"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4c0ff81b58704dc8b808c9055051bee0">12571</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_EXTENDED_FT_MASK     (0x80U)</span></div><div class="line"><a name="l12572"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3fae0dabd8b4962948ad8d59aa39f7a3">12572</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_EXTENDED_FT_SHIFT    (7U)</span></div><div class="line"><a name="l12573"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf66f68b9d955cff8d9b443edc883bb95">12573</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_EXTENDED_FT(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_EXTENDED_FT_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_EXTENDED_FT_MASK)</span></div><div class="line"><a name="l12574"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7bcbea35cdbe367ed68aa85916e784f2">12574</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_MASK  (0xF00U)</span></div><div class="line"><a name="l12575"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae0a6403d24b303eb6afb28614d121057">12575</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_SHIFT (8U)</span></div><div class="line"><a name="l12576"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa0c24652c1f54b0c93345382a36debd1">12576</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FRM_VER_FILTER(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_FRM_VER_FILTER_MASK)</span></div><div class="line"><a name="l12577"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab69f3e5375a3995c310fbd942bd38803">12577</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_MASK (0x4000U)</span></div><div class="line"><a name="l12578"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3d18b47f5f101783fc98dc110bb47a7a">12578</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_SHIFT (14U)</span></div><div class="line"><a name="l12579"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga59c58a295aa26679c284d8e152ecc65c">12579</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_MASK)</span></div><div class="line"><a name="l12580"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4504bd6aef934634ede955cbe32cba0d">12580</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK_MASK (0x8000U)</span></div><div class="line"><a name="l12581"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9becbd0b20c744d4859297edba8f32f9">12581</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK_SHIFT (15U)</span></div><div class="line"><a name="l12582"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaec959371c9e4eef874c628849ee35bf1">12582</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_EXTENDED_FCS_CHK_MASK)</span></div><div class="line"><a name="l12583"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae0837f1e9d67178347a32bc38973b53a">12583</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD_MASK (0x10000U)</span></div><div class="line"><a name="l12584"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae90a4e5178b0ae0b57778c3e2999080e">12584</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD_SHIFT (16U)</span></div><div class="line"><a name="l12585"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0b7da985624026d7076ec75de16a5754">12585</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_FV2_BEACON_RECD_MASK)</span></div><div class="line"><a name="l12586"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga50fed3c895d18371a8a92d99a3fd665b">12586</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_DATA_RECD_MASK   (0x20000U)</span></div><div class="line"><a name="l12587"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8377a7b364c9619163b50bbcefd76298">12587</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_DATA_RECD_SHIFT  (17U)</span></div><div class="line"><a name="l12588"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga133aa2c2bd59e1d0870fadc3606e59b3">12588</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_DATA_RECD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_FV2_DATA_RECD_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_FV2_DATA_RECD_MASK)</span></div><div class="line"><a name="l12589"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae38f796d08c0095ff2b9de4d852c52bb">12589</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_ACK_RECD_MASK    (0x40000U)</span></div><div class="line"><a name="l12590"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7c29fbabc849b555b8faeb4ef852bdf1">12590</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_ACK_RECD_SHIFT   (18U)</span></div><div class="line"><a name="l12591"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac5c1fad1a1456254f2e16588fc381b41">12591</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_ACK_RECD(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_FV2_ACK_RECD_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_FV2_ACK_RECD_MASK)</span></div><div class="line"><a name="l12592"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2e4ab8489f8ed066606d4dd5651c5530">12592</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_CMD_RECD_MASK    (0x80000U)</span></div><div class="line"><a name="l12593"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacf63b7a7bd52a27ee05c2d5fad79de99">12593</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_CMD_RECD_SHIFT   (19U)</span></div><div class="line"><a name="l12594"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9c56ceaca4829243a53eb01aa4b48ce1">12594</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_FV2_CMD_RECD(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_FV2_CMD_RECD_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_FV2_CMD_RECD_MASK)</span></div><div class="line"><a name="l12595"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga76c5556ac47611f61bfc15763f71098a">12595</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_LLDN_RECD_MASK       (0x100000U)</span></div><div class="line"><a name="l12596"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga79270bb607ceb625b10a77ef833878b5">12596</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_LLDN_RECD_SHIFT      (20U)</span></div><div class="line"><a name="l12597"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gabd2d1b5cc4c76e851e4dd2a6ff477657">12597</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_LLDN_RECD(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_LLDN_RECD_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_LLDN_RECD_MASK)</span></div><div class="line"><a name="l12598"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaad27d942a0410246024214fcc3938958">12598</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD_MASK (0x200000U)</span></div><div class="line"><a name="l12599"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8d90da6b898f1b2c2130055045f017ad">12599</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD_SHIFT (21U)</span></div><div class="line"><a name="l12600"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7b021260c531b60ebe81e92be8b077e1">12600</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_MULTIPURPOSE_RECD_MASK)</span></div><div class="line"><a name="l12601"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8f1b330d92f02d0453a4dec90a71755c">12601</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_EXTENDED_RECD_MASK   (0x800000U)</span></div><div class="line"><a name="l12602"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa9840f13c47d2fb082777b01f9b1517b">12602</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_EXTENDED_RECD_SHIFT  (23U)</span></div><div class="line"><a name="l12603"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1e3e0b21b891a46c9c8dc59b44eff047">12603</a></span>&#160;<span class="preprocessor">#define ZLL_RX_FRAME_FILTER_EXTENDED_RECD(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_FRAME_FILTER_EXTENDED_RECD_SHIFT)) &amp; ZLL_RX_FRAME_FILTER_EXTENDED_RECD_MASK)</span></div><div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;</div><div class="line"><a name="l12606"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa143e7aab5b23115e7cd1ae62fb2e09c">12606</a></span>&#160;<span class="preprocessor">#define ZLL_CCA_LQI_CTRL_CCA1_THRESH_MASK        (0xFFU)</span></div><div class="line"><a name="l12607"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8ab23df880d95df7b6bd8b6e2b8803df">12607</a></span>&#160;<span class="preprocessor">#define ZLL_CCA_LQI_CTRL_CCA1_THRESH_SHIFT       (0U)</span></div><div class="line"><a name="l12608"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4cd3ee2b2c330c2f17a4e1f8ad7dfc2a">12608</a></span>&#160;<span class="preprocessor">#define ZLL_CCA_LQI_CTRL_CCA1_THRESH(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_CCA_LQI_CTRL_CCA1_THRESH_SHIFT)) &amp; ZLL_CCA_LQI_CTRL_CCA1_THRESH_MASK)</span></div><div class="line"><a name="l12609"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4261cbe2f2441b7c38a609f194db4391">12609</a></span>&#160;<span class="preprocessor">#define ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_MASK    (0xFF0000U)</span></div><div class="line"><a name="l12610"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gace468a8f7020494df20a2e2b8f4fd6a1">12610</a></span>&#160;<span class="preprocessor">#define ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_SHIFT   (16U)</span></div><div class="line"><a name="l12611"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab0e61f823c4a3214eb338017da20a904">12611</a></span>&#160;<span class="preprocessor">#define ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_SHIFT)) &amp; ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_MASK)</span></div><div class="line"><a name="l12612"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0fde215b4c3939d6394a3d8c914c6dfa">12612</a></span>&#160;<span class="preprocessor">#define ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_MASK    (0x8000000U)</span></div><div class="line"><a name="l12613"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2636c5996656f7afdbc8d450c2ccbb57">12613</a></span>&#160;<span class="preprocessor">#define ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_SHIFT   (27U)</span></div><div class="line"><a name="l12614"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac5b739a753791fce15fe739359f0445a">12614</a></span>&#160;<span class="preprocessor">#define ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_SHIFT)) &amp; ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_MASK)</span></div><div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;</div><div class="line"><a name="l12617"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5608e481bc4b9ccc54c85a8899829ad9">12617</a></span>&#160;<span class="preprocessor">#define ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_MASK   (0xFU)</span></div><div class="line"><a name="l12618"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae3e01cde655653a612427b37e3ced5a5">12618</a></span>&#160;<span class="preprocessor">#define ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_SHIFT  (0U)</span></div><div class="line"><a name="l12619"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab9cd5a7fae05fee5b63e4a0c8306fa85">12619</a></span>&#160;<span class="preprocessor">#define ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_SHIFT)) &amp; ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_MASK)</span></div><div class="line"><a name="l12620"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac68ff3e069167158ea44fe1063240ce0">12620</a></span>&#160;<span class="preprocessor">#define ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_MASK  (0x70U)</span></div><div class="line"><a name="l12621"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3bc4fbc0b44637c38a5f7dd568d54f0f">12621</a></span>&#160;<span class="preprocessor">#define ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_SHIFT (4U)</span></div><div class="line"><a name="l12622"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1b5c80a07b238b295358d136b1577c7e">12622</a></span>&#160;<span class="preprocessor">#define ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_SHIFT)) &amp; ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_MASK)</span></div><div class="line"><a name="l12623"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga63091d9350beeadbec75d91d163cf189">12623</a></span>&#160;<span class="preprocessor">#define ZLL_CCA2_CTRL_CCA2_CORR_THRESH_MASK      (0xFF00U)</span></div><div class="line"><a name="l12624"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0aa0052f7c94a6c8e1c269d579cd6a31">12624</a></span>&#160;<span class="preprocessor">#define ZLL_CCA2_CTRL_CCA2_CORR_THRESH_SHIFT     (8U)</span></div><div class="line"><a name="l12625"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gade520a5eee2be35861fd6f4d566a61dc">12625</a></span>&#160;<span class="preprocessor">#define ZLL_CCA2_CTRL_CCA2_CORR_THRESH(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_CCA2_CTRL_CCA2_CORR_THRESH_SHIFT)) &amp; ZLL_CCA2_CTRL_CCA2_CORR_THRESH_MASK)</span></div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;</div><div class="line"><a name="l12628"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga531a9bb50d9ac3df38b658acaa7aaa1e">12628</a></span>&#160;<span class="preprocessor">#define ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN_MASK        (0x1U)</span></div><div class="line"><a name="l12629"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#gadf1b7e683f282bcea4516cd85b1b59b6">12629</a></span>&#160;<span class="preprocessor">#define ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN_SHIFT       (0U)</span></div><div class="line"><a name="l12630"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga0fcbc08a44427253bd3a7055a4db61b8">12630</a></span>&#160;<span class="preprocessor">#define ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN_SHIFT)) &amp; ZLL_DSM_CTRL_ZIGBEE_SLEEP_EN_MASK)</span></div><div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;</div><div class="line"><a name="l12633"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga40416fec086e3a7215cb1a9bc8025e50">12633</a></span>&#160;<span class="preprocessor">#define ZLL_BSM_CTRL_BSM_EN_MASK                 (0x1U)</span></div><div class="line"><a name="l12634"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga054acbdd7b8e02e3a86a4d1e2608a2ad">12634</a></span>&#160;<span class="preprocessor">#define ZLL_BSM_CTRL_BSM_EN_SHIFT                (0U)</span></div><div class="line"><a name="l12635"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac76401bcc1e07374b777dd593e066f60">12635</a></span>&#160;<span class="preprocessor">#define ZLL_BSM_CTRL_BSM_EN(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_BSM_CTRL_BSM_EN_SHIFT)) &amp; ZLL_BSM_CTRL_BSM_EN_MASK)</span></div><div class="line"><a name="l12636"></a><span class="lineno">12636</span>&#160;</div><div class="line"><a name="l12638"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga914963f29912aab5cddb63a6fd415484">12638</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS1_MACPANID1_MASK        (0xFFFFU)</span></div><div class="line"><a name="l12639"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac0eb6c479556a8428f6d510e0f1f56fc">12639</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS1_MACPANID1_SHIFT       (0U)</span></div><div class="line"><a name="l12640"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae47a296d7bbcac8ef0b74c78692bc738">12640</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS1_MACPANID1(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_MACSHORTADDRS1_MACPANID1_SHIFT)) &amp; ZLL_MACSHORTADDRS1_MACPANID1_MASK)</span></div><div class="line"><a name="l12641"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8aa8672658fe039f950c7d91789c8603">12641</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS1_MACSHORTADDRS1_MASK   (0xFFFF0000U)</span></div><div class="line"><a name="l12642"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga46f4795921829d164c73fc941e8ec3b8">12642</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS1_MACSHORTADDRS1_SHIFT  (16U)</span></div><div class="line"><a name="l12643"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaeb7262b1be17014d7e3c08fb04ac3601">12643</a></span>&#160;<span class="preprocessor">#define ZLL_MACSHORTADDRS1_MACSHORTADDRS1(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_MACSHORTADDRS1_MACSHORTADDRS1_SHIFT)) &amp; ZLL_MACSHORTADDRS1_MACSHORTADDRS1_MASK)</span></div><div class="line"><a name="l12644"></a><span class="lineno">12644</span>&#160;</div><div class="line"><a name="l12646"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga04b65ee5f182d981e92dff7d70388c21">12646</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_MASK (0xFFFFFFFFU)</span></div><div class="line"><a name="l12647"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga37d70fd4352e9997c0b85a2e4592766e">12647</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_SHIFT (0U)</span></div><div class="line"><a name="l12648"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gadf88eae8280f745532e655e3800232d3">12648</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_SHIFT)) &amp; ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_MASK)</span></div><div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;</div><div class="line"><a name="l12651"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga526a58735daf3f5dd676afa2fbbb8d3b">12651</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_MASK (0xFFFFFFFFU)</span></div><div class="line"><a name="l12652"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4338284d2191716783449275792a7cde">12652</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_SHIFT (0U)</span></div><div class="line"><a name="l12653"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa37185a7123248842e7df67c76475fc0">12653</a></span>&#160;<span class="preprocessor">#define ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_SHIFT)) &amp; ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_MASK)</span></div><div class="line"><a name="l12654"></a><span class="lineno">12654</span>&#160;</div><div class="line"><a name="l12656"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4945879703826a2736505c9058357b72">12656</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_MASK    (0x1U)</span></div><div class="line"><a name="l12657"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad2e7d0ea331a66535f57c9a049a6dd6a">12657</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_SHIFT   (0U)</span></div><div class="line"><a name="l12658"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga95ddb9e973b63dc228d4b02359ab01ed">12658</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_MASK)</span></div><div class="line"><a name="l12659"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga75fbabd4c7915edba0c25259dc5f4d97">12659</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_MASK     (0x2U)</span></div><div class="line"><a name="l12660"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga929bd0be8e66858e46b935cbf901c7f7">12660</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_SHIFT    (1U)</span></div><div class="line"><a name="l12661"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga101da2ec17fd91c0e7d26b37c10a7ab7">12661</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_MASK)</span></div><div class="line"><a name="l12662"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaddc687323ba1190b4e2950383763da5a">12662</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_PANCORDNTR1_MASK       (0x4U)</span></div><div class="line"><a name="l12663"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gadec803f2ead4be4a416ea2f0f16b6b3b">12663</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_PANCORDNTR1_SHIFT      (2U)</span></div><div class="line"><a name="l12664"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5e00eb4bf9fab5f39655862bb40e611d">12664</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_PANCORDNTR1(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_PANCORDNTR1_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_PANCORDNTR1_MASK)</span></div><div class="line"><a name="l12665"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf6881e212c885d2addeca5e1e8ff53c9">12665</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_MASK   (0x8U)</span></div><div class="line"><a name="l12666"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4b011c7a0b9c68aa4a7c6ceff37c214b">12666</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_SHIFT  (3U)</span></div><div class="line"><a name="l12667"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2b4ed77f37216b6aa77348996c0dfd6c">12667</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_MASK)</span></div><div class="line"><a name="l12668"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gafba5f31e23f9482e4b6f209864cd62c5">12668</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_MASK (0x10U)</span></div><div class="line"><a name="l12669"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gadc53ff5edc1dd6708c6e6a507f2b4d9b">12669</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_SHIFT (4U)</span></div><div class="line"><a name="l12670"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga99484df2da388c7bb6d369c3e9622f60">12670</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_MASK)</span></div><div class="line"><a name="l12671"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga90297c451f457c38cdb24a057b533eca">12671</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_MASK (0x20U)</span></div><div class="line"><a name="l12672"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga67472884ba0b6e3ef7057839cbbee0eb">12672</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_SHIFT (5U)</span></div><div class="line"><a name="l12673"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab79c67981f59f579171b71fd90863b43">12673</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_MASK)</span></div><div class="line"><a name="l12674"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac1bf9ce3e6953cbfa0d2dd22e3532d4d">12674</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_MASK    (0xFF00U)</span></div><div class="line"><a name="l12675"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7abd5aa53022b1ee662f4f592157cdbd">12675</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_SHIFT   (8U)</span></div><div class="line"><a name="l12676"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaec6884d5f90c535bdb7298a8ed46603f">12676</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_MASK)</span></div><div class="line"><a name="l12677"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9b7b5ff7e4e8e02cad91ad6d6126321b">12677</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_MASK   (0x3F0000U)</span></div><div class="line"><a name="l12678"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaee0874c2f93325ab4b57f2a77182eb4a">12678</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_SHIFT  (16U)</span></div><div class="line"><a name="l12679"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2051cc5db3438b031d0627a8bfed42dc">12679</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_MASK)</span></div><div class="line"><a name="l12680"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac530afc94b32e77a2d41085175e93940">12680</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_MASK      (0x400000U)</span></div><div class="line"><a name="l12681"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga49e1a051e25e51f4e61a31e0f30e5aae">12681</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_SHIFT     (22U)</span></div><div class="line"><a name="l12682"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf7919e26b5ab6509de146555fd80e47a">12682</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_MASK)</span></div><div class="line"><a name="l12683"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac21e1bcfc46542d6dbc47d9075194ce1">12683</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_MASK      (0x800000U)</span></div><div class="line"><a name="l12684"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7009effd7d9b5e3e8ad426aeb23ae079">12684</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_SHIFT     (23U)</span></div><div class="line"><a name="l12685"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0d42291187af9e058661a90a8bc736cf">12685</a></span>&#160;<span class="preprocessor">#define ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_SHIFT)) &amp; ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_MASK)</span></div><div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;</div><div class="line"><a name="l12688"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga182bdb6edde678d041a87faa157b5457">12688</a></span>&#160;<span class="preprocessor">#define ZLL_CHANNEL_NUM1_CHANNEL_NUM1_MASK       (0x7FU)</span></div><div class="line"><a name="l12689"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga81e53ff7a4a2281cc6813a8e6075ee07">12689</a></span>&#160;<span class="preprocessor">#define ZLL_CHANNEL_NUM1_CHANNEL_NUM1_SHIFT      (0U)</span></div><div class="line"><a name="l12690"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf0db3be3ae735da706275e90a3e13f37">12690</a></span>&#160;<span class="preprocessor">#define ZLL_CHANNEL_NUM1_CHANNEL_NUM1(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_CHANNEL_NUM1_CHANNEL_NUM1_SHIFT)) &amp; ZLL_CHANNEL_NUM1_CHANNEL_NUM1_MASK)</span></div><div class="line"><a name="l12691"></a><span class="lineno">12691</span>&#160;</div><div class="line"><a name="l12693"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga931900143d6519c1268facbfa2a26c3d">12693</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAP0_EN_MASK                (0x1U)</span></div><div class="line"><a name="l12694"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga45638e0f037647d0f67ce9955913e670">12694</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAP0_EN_SHIFT               (0U)</span></div><div class="line"><a name="l12695"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8cb5d8d4d4991737510233a189ad81e3">12695</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAP0_EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_CTRL_SAP0_EN_SHIFT)) &amp; ZLL_SAM_CTRL_SAP0_EN_MASK)</span></div><div class="line"><a name="l12696"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa5e12691d592ae06b3cfba6df58c4938">12696</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA0_EN_MASK                (0x2U)</span></div><div class="line"><a name="l12697"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad44c11a2b00d4002340d7f6403fedc8e">12697</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA0_EN_SHIFT               (1U)</span></div><div class="line"><a name="l12698"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3028ad1804bc75481fd4b592e125f140">12698</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA0_EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_CTRL_SAA0_EN_SHIFT)) &amp; ZLL_SAM_CTRL_SAA0_EN_MASK)</span></div><div class="line"><a name="l12699"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac442d60985143c6766908646dac7757b">12699</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAP1_EN_MASK                (0x4U)</span></div><div class="line"><a name="l12700"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4c618ee8461387fa7efce5b5ecdd7f61">12700</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAP1_EN_SHIFT               (2U)</span></div><div class="line"><a name="l12701"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2ee7e7da0a5baf8b4ba4ced61768bc6f">12701</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAP1_EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_CTRL_SAP1_EN_SHIFT)) &amp; ZLL_SAM_CTRL_SAP1_EN_MASK)</span></div><div class="line"><a name="l12702"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gadcbcc81ff921caa4748ca7d5ee50d00c">12702</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA1_EN_MASK                (0x8U)</span></div><div class="line"><a name="l12703"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab6d41732f95ddc6d73501b3c27fdc432">12703</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA1_EN_SHIFT               (3U)</span></div><div class="line"><a name="l12704"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9b54b6fd26217b1deaf1704414c318b5">12704</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA1_EN(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_CTRL_SAA1_EN_SHIFT)) &amp; ZLL_SAM_CTRL_SAA1_EN_MASK)</span></div><div class="line"><a name="l12705"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2e14f83fe1e46b0be0cafbf3e79808ae">12705</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA0_START_MASK             (0xFF00U)</span></div><div class="line"><a name="l12706"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac32bdf4d771db8fe518a4c1ea04f1a3c">12706</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA0_START_SHIFT            (8U)</span></div><div class="line"><a name="l12707"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga66e74c2540b46d5ef035f704fd418e8a">12707</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA0_START(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_CTRL_SAA0_START_SHIFT)) &amp; ZLL_SAM_CTRL_SAA0_START_MASK)</span></div><div class="line"><a name="l12708"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf496eac2756c0b4df1f687d37b40b86e">12708</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAP1_START_MASK             (0xFF0000U)</span></div><div class="line"><a name="l12709"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4fef8f663d2f1ece1dce4d83593b2b9a">12709</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAP1_START_SHIFT            (16U)</span></div><div class="line"><a name="l12710"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5f0d5c234b2376e9b5b5150fa494b9b8">12710</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAP1_START(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_CTRL_SAP1_START_SHIFT)) &amp; ZLL_SAM_CTRL_SAP1_START_MASK)</span></div><div class="line"><a name="l12711"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga026f766ec750593934fa1fd6290c793f">12711</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA1_START_MASK             (0xFF000000U)</span></div><div class="line"><a name="l12712"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3c7ff5ebc3dd0eab7ae6936d468d143d">12712</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA1_START_SHIFT            (24U)</span></div><div class="line"><a name="l12713"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1122e4e0fff28ee2b5a5fa747fb3db5a">12713</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_CTRL_SAA1_START(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_CTRL_SAA1_START_SHIFT)) &amp; ZLL_SAM_CTRL_SAA1_START_MASK)</span></div><div class="line"><a name="l12714"></a><span class="lineno">12714</span>&#160;</div><div class="line"><a name="l12716"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gafc80d1763fc9342686464940ef94243e">12716</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_MASK             (0x7FU)</span></div><div class="line"><a name="l12717"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga71d496751d838d859dfa7059b9cef27f">12717</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_SHIFT            (0U)</span></div><div class="line"><a name="l12718"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga91239b99c182f9b3759fe47ab0b68de3">12718</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_SAM_INDEX_SHIFT)) &amp; ZLL_SAM_TABLE_SAM_INDEX_MASK)</span></div><div class="line"><a name="l12719"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga62ca778c23bf878a6133eb59680e1b4e">12719</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_WR_MASK          (0x80U)</span></div><div class="line"><a name="l12720"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa9ef8659a63238938f6e22c83d57abef">12720</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_WR_SHIFT         (7U)</span></div><div class="line"><a name="l12721"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa69110e0daf3c7345ad1f15000ef3f1e">12721</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_WR(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_SAM_INDEX_WR_SHIFT)) &amp; ZLL_SAM_TABLE_SAM_INDEX_WR_MASK)</span></div><div class="line"><a name="l12722"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga36c61212f0c44f836aa5ad9a283a3f45">12722</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_CHECKSUM_MASK          (0xFFFF00U)</span></div><div class="line"><a name="l12723"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaff83ae068858f65725673f0e6b2ac4d9">12723</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_CHECKSUM_SHIFT         (8U)</span></div><div class="line"><a name="l12724"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacc8ac9a1b4fa730fc92bc3bd97024198">12724</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_CHECKSUM(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_SAM_CHECKSUM_SHIFT)) &amp; ZLL_SAM_TABLE_SAM_CHECKSUM_MASK)</span></div><div class="line"><a name="l12725"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga12e622753d17d7c55b4e4cf81c505deb">12725</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_INV_MASK         (0x1000000U)</span></div><div class="line"><a name="l12726"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf2ad74f803ff6fc8c4ecee28f0d9add6">12726</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_INV_SHIFT        (24U)</span></div><div class="line"><a name="l12727"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga28c02ac7caac0c6be724a0e6a262094a">12727</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_INV(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_SAM_INDEX_INV_SHIFT)) &amp; ZLL_SAM_TABLE_SAM_INDEX_INV_MASK)</span></div><div class="line"><a name="l12728"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa52420610ef37ed77c495da1d7d88dbc">12728</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_EN_MASK          (0x2000000U)</span></div><div class="line"><a name="l12729"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaafd1440ffb96fbfdad76d6d3eebc8717">12729</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_EN_SHIFT         (25U)</span></div><div class="line"><a name="l12730"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae69e5baa66f2fa6da612451c3a44b535">12730</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_INDEX_EN(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_SAM_INDEX_EN_SHIFT)) &amp; ZLL_SAM_TABLE_SAM_INDEX_EN_MASK)</span></div><div class="line"><a name="l12731"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8f5d819d54efbcf37fdf8d4663bcd3c7">12731</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_ACK_FRM_PND_MASK           (0x4000000U)</span></div><div class="line"><a name="l12732"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaeeebbf76fc3bed7c04b8b3d2607dd2ad">12732</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_ACK_FRM_PND_SHIFT          (26U)</span></div><div class="line"><a name="l12733"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gafbb2aef2b8b2f0daaed59ed2d3e09879">12733</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_ACK_FRM_PND(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_ACK_FRM_PND_SHIFT)) &amp; ZLL_SAM_TABLE_ACK_FRM_PND_MASK)</span></div><div class="line"><a name="l12734"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3f7c74515dc199e260246b91ed1e37ed">12734</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_MASK      (0x8000000U)</span></div><div class="line"><a name="l12735"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac6212e5e9800ce014bd2b9105a2acf20">12735</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_SHIFT     (27U)</span></div><div class="line"><a name="l12736"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gabe5a52f2488a4c173f0f56c2f9208dcc">12736</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_ACK_FRM_PND_CTRL(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_SHIFT)) &amp; ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_MASK)</span></div><div class="line"><a name="l12737"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa296d9df4f892cf3046282b5bf427afd">12737</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_FIND_FREE_IDX_MASK         (0x10000000U)</span></div><div class="line"><a name="l12738"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7310c9060794e61a51ba2c64942f443f">12738</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_FIND_FREE_IDX_SHIFT        (28U)</span></div><div class="line"><a name="l12739"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga454191c65803236c04f2a8ec9d9bfb7e">12739</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_FIND_FREE_IDX(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_FIND_FREE_IDX_SHIFT)) &amp; ZLL_SAM_TABLE_FIND_FREE_IDX_MASK)</span></div><div class="line"><a name="l12740"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3e88445676752f1ba408920d7c1fd2b7">12740</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_INVALIDATE_ALL_MASK        (0x20000000U)</span></div><div class="line"><a name="l12741"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaabfac7c015787183f08f788b139dabe2">12741</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_INVALIDATE_ALL_SHIFT       (29U)</span></div><div class="line"><a name="l12742"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga08b6173d112adf3076feb5974d05d8af">12742</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_INVALIDATE_ALL(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_INVALIDATE_ALL_SHIFT)) &amp; ZLL_SAM_TABLE_INVALIDATE_ALL_MASK)</span></div><div class="line"><a name="l12743"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga00d159f231654c99f8ff2692d738fcf7">12743</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_BUSY_MASK              (0x80000000U)</span></div><div class="line"><a name="l12744"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4b8517140785e701fa0378610b237fca">12744</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_BUSY_SHIFT             (31U)</span></div><div class="line"><a name="l12745"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga12a196503235a1dd20c14a04f4d0ce5e">12745</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_TABLE_SAM_BUSY(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_TABLE_SAM_BUSY_SHIFT)) &amp; ZLL_SAM_TABLE_SAM_BUSY_MASK)</span></div><div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;</div><div class="line"><a name="l12748"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9dc8f950f903b393bc3ac3df7c964cb4">12748</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP0_MATCH_MASK            (0x7FU)</span></div><div class="line"><a name="l12749"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac93677d66decc2f278e2561c00ffbd78">12749</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP0_MATCH_SHIFT           (0U)</span></div><div class="line"><a name="l12750"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1cc80acee928488142deda78e6c1cf6a">12750</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP0_MATCH(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_MATCH_SAP0_MATCH_SHIFT)) &amp; ZLL_SAM_MATCH_SAP0_MATCH_MASK)</span></div><div class="line"><a name="l12751"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2332bdb78efce6da21fd981eac988563">12751</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK     (0x80U)</span></div><div class="line"><a name="l12752"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8214508273e887d98279f9827a75a480">12752</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_SHIFT    (7U)</span></div><div class="line"><a name="l12753"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga027bbefa42705c18cf679c57e7c21a86">12753</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP0_ADDR_PRESENT(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_SHIFT)) &amp; ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK)</span></div><div class="line"><a name="l12754"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae3178459f474c6890e76bfea18be58aa">12754</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA0_MATCH_MASK            (0x7F00U)</span></div><div class="line"><a name="l12755"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga86f31dda009f3e246a89582dfe931b0f">12755</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA0_MATCH_SHIFT           (8U)</span></div><div class="line"><a name="l12756"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga28e7f32cb4e59041b0927fe7c193061d">12756</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA0_MATCH(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_MATCH_SAA0_MATCH_SHIFT)) &amp; ZLL_SAM_MATCH_SAA0_MATCH_MASK)</span></div><div class="line"><a name="l12757"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga137f574d27fd401ff118baebacd88509">12757</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_MASK      (0x8000U)</span></div><div class="line"><a name="l12758"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga38c02d6577a51a77871eba9d7346de93">12758</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_SHIFT     (15U)</span></div><div class="line"><a name="l12759"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6e6c57c4dcc757d2b64168811e8e3c87">12759</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA0_ADDR_ABSENT(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_SHIFT)) &amp; ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_MASK)</span></div><div class="line"><a name="l12760"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8fbf5cde8bcc7725304ff3271fa72b86">12760</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP1_MATCH_MASK            (0x7F0000U)</span></div><div class="line"><a name="l12761"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga22bf399b15732b1a80a0cff064bed9a6">12761</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP1_MATCH_SHIFT           (16U)</span></div><div class="line"><a name="l12762"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga3efd08183657db18a5217897ab952675">12762</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP1_MATCH(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_MATCH_SAP1_MATCH_SHIFT)) &amp; ZLL_SAM_MATCH_SAP1_MATCH_MASK)</span></div><div class="line"><a name="l12763"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga12a2025718b19adbf6ee100fff62050f">12763</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_MASK     (0x800000U)</span></div><div class="line"><a name="l12764"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga00da29c22d7b00223b3f06d98822bb60">12764</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_SHIFT    (23U)</span></div><div class="line"><a name="l12765"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad0401a8a6a10ef73c7f6cab25b05ccfc">12765</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAP1_ADDR_PRESENT(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_SHIFT)) &amp; ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_MASK)</span></div><div class="line"><a name="l12766"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga05bf9c3999e089fa9852509ccc1470af">12766</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA1_MATCH_MASK            (0x7F000000U)</span></div><div class="line"><a name="l12767"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7781f22f903a5613cbc5ea5a0d3564d6">12767</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA1_MATCH_SHIFT           (24U)</span></div><div class="line"><a name="l12768"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf4383e7b37b4e9e8e193ddb891870fa5">12768</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA1_MATCH(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_MATCH_SAA1_MATCH_SHIFT)) &amp; ZLL_SAM_MATCH_SAA1_MATCH_MASK)</span></div><div class="line"><a name="l12769"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0b9760fc081f6645521b2f1b7e3cfe3e">12769</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_MASK      (0x80000000U)</span></div><div class="line"><a name="l12770"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4afa4972c7786d644b91dc8601af1b11">12770</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_SHIFT     (31U)</span></div><div class="line"><a name="l12771"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga449bab2e648f6e0f2f391b539894a4da">12771</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_MATCH_SAA1_ADDR_ABSENT(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_SHIFT)) &amp; ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_MASK)</span></div><div class="line"><a name="l12772"></a><span class="lineno">12772</span>&#160;</div><div class="line"><a name="l12774"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9e98f0fb7ce0f28b63e245336d0a476a">12774</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_MASK  (0xFFU)</span></div><div class="line"><a name="l12775"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga648c9c46caac60fb4bd23fd145799d0d">12775</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_SHIFT (0U)</span></div><div class="line"><a name="l12776"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab9e53241d8c3a672938f55bff002d722">12776</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_SHIFT)) &amp; ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_MASK)</span></div><div class="line"><a name="l12777"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga80dabf20add2c69230514abe35635b73">12777</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_MASK  (0xFF00U)</span></div><div class="line"><a name="l12778"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5f38f67aeafda584a515137eb6dcaff1">12778</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_SHIFT (8U)</span></div><div class="line"><a name="l12779"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad39bfc6096c8f89c2fe524138a3cd681">12779</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_SHIFT)) &amp; ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_MASK)</span></div><div class="line"><a name="l12780"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf33a7ee0dfdc0513799918151cda97d0">12780</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_MASK  (0xFF0000U)</span></div><div class="line"><a name="l12781"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga157e02bfc84c2c6b411a0e9b221a2d24">12781</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_SHIFT (16U)</span></div><div class="line"><a name="l12782"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab1ff50ae930909064154979163f62dd7">12782</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_SHIFT)) &amp; ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_MASK)</span></div><div class="line"><a name="l12783"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga896e40ffe6435d4bc45a8b66878b9abd">12783</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_MASK  (0xFF000000U)</span></div><div class="line"><a name="l12784"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga31f271160a21e03275bc5382f04a9fbd">12784</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_SHIFT (24U)</span></div><div class="line"><a name="l12785"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5c1d684f8929bc4213575da991995d5e">12785</a></span>&#160;<span class="preprocessor">#define ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX(x)    (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_SHIFT)) &amp; ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_MASK)</span></div><div class="line"><a name="l12786"></a><span class="lineno">12786</span>&#160;</div><div class="line"><a name="l12788"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf272d2cadab5dbad2d3a3735b8047c50">12788</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_MASK (0x4U)</span></div><div class="line"><a name="l12789"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8280ccaf37703d426bb1e799ec469ab4">12789</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_SHIFT (2U)</span></div><div class="line"><a name="l12790"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga262fdf8c8479536f857dd5d6edae71d9">12790</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_MASK)</span></div><div class="line"><a name="l12791"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2bde81765df4cf427fa70dcb394ff419">12791</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_MASK (0x8U)</span></div><div class="line"><a name="l12792"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac25b01fcc55f800fe30b75710e7e0b8d">12792</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_SHIFT (3U)</span></div><div class="line"><a name="l12793"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2f432ffd2e814982c8c1a3eef8873714">12793</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_MASK)</span></div><div class="line"><a name="l12794"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaedd584c2802b1c79fb5f20c6752076f3">12794</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_MASK     (0x10U)</span></div><div class="line"><a name="l12795"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga947cc1a1e4129924108a63046184e567">12795</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_SHIFT    (4U)</span></div><div class="line"><a name="l12796"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1c07ec3a6b37c4f0821e37c1cf0ce176">12796</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE(x)       (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_MASK)</span></div><div class="line"><a name="l12797"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga418417e46a89f2b8c38e66054454a431">12797</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_MASK      (0x20U)</span></div><div class="line"><a name="l12798"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7957b8e9c624dda5d7864cbd3012f20c">12798</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_SHIFT     (5U)</span></div><div class="line"><a name="l12799"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2cccc59cd7efe92d56a162c38675eb48">12799</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_MASK)</span></div><div class="line"><a name="l12800"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf69e54f86f9c78540f55445aed3e1d55">12800</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_MASK    (0x40U)</span></div><div class="line"><a name="l12801"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf982885aa2f114e0df42e871fc594dc9">12801</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_SHIFT   (6U)</span></div><div class="line"><a name="l12802"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga06cd1c08209bbd9ab553adc0f59e7941">12802</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_MASK)</span></div><div class="line"><a name="l12803"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga38d31e3b7e4bea88c3ab246cfc2db8e1">12803</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_MASK      (0x80U)</span></div><div class="line"><a name="l12804"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga603e5e549771ab79c881122f7bb11536">12804</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_SHIFT     (7U)</span></div><div class="line"><a name="l12805"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7669c0472e9aa7a5f599c7ff5a83f343">12805</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_CONTINUOUS_EN(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_MASK)</span></div><div class="line"><a name="l12806"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga14b69dcdf109d20a49f9580f18db1d4b">12806</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_MASK      (0x700U)</span></div><div class="line"><a name="l12807"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga97e2f2a744ad9f4a9d3fafd157bf5036">12807</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_SHIFT     (8U)</span></div><div class="line"><a name="l12808"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga54b4372ffbf5e8ffa491d1b8dcbc0a53">12808</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL(x)        (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_MASK)</span></div><div class="line"><a name="l12809"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaab1f2fcb4751d6cc0f046016dfb8786f">12809</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_SEQ_IDLE_MASK           (0x800U)</span></div><div class="line"><a name="l12810"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga018e94fb6b567b2cd21d185771945aad">12810</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_SEQ_IDLE_SHIFT          (11U)</span></div><div class="line"><a name="l12811"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac39115204c2b7880879171809ac2b90a">12811</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_SEQ_IDLE(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_SEQ_IDLE_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_SEQ_IDLE_MASK)</span></div><div class="line"><a name="l12812"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga805c4981bd3f33eb66f1d1c96f9ec647">12812</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_MASK    (0x1000U)</span></div><div class="line"><a name="l12813"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gadf05589de174484c0da1e02f26872a33">12813</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_SHIFT   (12U)</span></div><div class="line"><a name="l12814"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8878b3e72fb8b416a1fd18ebebff24c6">12814</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT(x)      (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_MASK)</span></div><div class="line"><a name="l12815"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaacbb50eff12a9041b5c33014afdcaa6c">12815</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_MASK (0x2000U)</span></div><div class="line"><a name="l12816"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9714e889da2c60b98f86b6e87ff4f6d9">12816</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_SHIFT (13U)</span></div><div class="line"><a name="l12817"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gabdba9fa9e6f08b0c1556dc0be785176f">12817</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_MASK)</span></div><div class="line"><a name="l12818"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga140700ecc15824ae405f0692f5fb68c5">12818</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_RX_MODE_MASK            (0x4000U)</span></div><div class="line"><a name="l12819"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga049c750ce944abf82df78e6ecec85d80">12819</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_RX_MODE_SHIFT           (14U)</span></div><div class="line"><a name="l12820"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga994f436f00bab8033b34a079b13eaf7a">12820</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_RX_MODE(x)              (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_RX_MODE_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_RX_MODE_MASK)</span></div><div class="line"><a name="l12821"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga9a2b7927c0e5f61f54c683a14e76748d">12821</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_MASK (0x8000U)</span></div><div class="line"><a name="l12822"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga82089999b1fb9a5598eda77153df5266">12822</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_SHIFT (15U)</span></div><div class="line"><a name="l12823"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7d69dd811924b8cf3e73cca5e64a5b6a">12823</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED(x)  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_MASK)</span></div><div class="line"><a name="l12824"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga71ac31c741784dcee9ba60d60c0f784d">12824</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_MASK       (0x3F0000U)</span></div><div class="line"><a name="l12825"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac1aee729846c180c8cb3f8a69b0a73b1">12825</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_SHIFT      (16U)</span></div><div class="line"><a name="l12826"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacab9232071021f4a3cd69931a37016d7">12826</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_SEQ_T_STATUS(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_MASK)</span></div><div class="line"><a name="l12827"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0161b6a8a4f5ba29a0720da89a914360">12827</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_SW_ABORTED_MASK         (0x1000000U)</span></div><div class="line"><a name="l12828"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0b4d2c6ebc4983e26ed337e50923c28b">12828</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_SW_ABORTED_SHIFT        (24U)</span></div><div class="line"><a name="l12829"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga455494893ed29e266aaffb803ca33196">12829</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_SW_ABORTED(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_SW_ABORTED_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_SW_ABORTED_MASK)</span></div><div class="line"><a name="l12830"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga248583f517526a70c404dc9549c2025a">12830</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_TC3_ABORTED_MASK        (0x2000000U)</span></div><div class="line"><a name="l12831"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga7f27b13213c02753a61de7b4714652f7">12831</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_TC3_ABORTED_SHIFT       (25U)</span></div><div class="line"><a name="l12832"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2bbca33966b4417258381dff1f508be4">12832</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_TC3_ABORTED(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_TC3_ABORTED_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_TC3_ABORTED_MASK)</span></div><div class="line"><a name="l12833"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga228cbb8fe5aea683971cc370255116f8">12833</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_PLL_ABORTED_MASK        (0x4000000U)</span></div><div class="line"><a name="l12834"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab8863df85fe25d628a3bd9369b123975">12834</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_PLL_ABORTED_SHIFT       (26U)</span></div><div class="line"><a name="l12835"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4b83d5491500327cb0d498a2f61d19eb">12835</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_CTRL_STS_PLL_ABORTED(x)          (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_CTRL_STS_PLL_ABORTED_SHIFT)) &amp; ZLL_SEQ_CTRL_STS_PLL_ABORTED_MASK)</span></div><div class="line"><a name="l12836"></a><span class="lineno">12836</span>&#160;</div><div class="line"><a name="l12838"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae0ceac794eb927f67c9e7a56486c5027">12838</a></span>&#160;<span class="preprocessor">#define ZLL_ACKDELAY_ACKDELAY_MASK               (0x3FU)</span></div><div class="line"><a name="l12839"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8c92c1532f4222d01ee559d8d1d66918">12839</a></span>&#160;<span class="preprocessor">#define ZLL_ACKDELAY_ACKDELAY_SHIFT              (0U)</span></div><div class="line"><a name="l12840"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gafb7fd65307e8472ddd69a0977b21921e">12840</a></span>&#160;<span class="preprocessor">#define ZLL_ACKDELAY_ACKDELAY(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_ACKDELAY_ACKDELAY_SHIFT)) &amp; ZLL_ACKDELAY_ACKDELAY_MASK)</span></div><div class="line"><a name="l12841"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4acbe2e0138f020c2222300363fa7afc">12841</a></span>&#160;<span class="preprocessor">#define ZLL_ACKDELAY_TXDELAY_MASK                (0x3F00U)</span></div><div class="line"><a name="l12842"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad3db1ec2c05f0d2ce4ec436287d67bc8">12842</a></span>&#160;<span class="preprocessor">#define ZLL_ACKDELAY_TXDELAY_SHIFT               (8U)</span></div><div class="line"><a name="l12843"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaacc2093014e09e3adc008f785129c556">12843</a></span>&#160;<span class="preprocessor">#define ZLL_ACKDELAY_TXDELAY(x)                  (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_ACKDELAY_TXDELAY_SHIFT)) &amp; ZLL_ACKDELAY_TXDELAY_MASK)</span></div><div class="line"><a name="l12844"></a><span class="lineno">12844</span>&#160;</div><div class="line"><a name="l12846"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa60861243c82e76de38cffa8036657d7">12846</a></span>&#160;<span class="preprocessor">#define ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_MASK (0x3FFU)</span></div><div class="line"><a name="l12847"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga79f79cdc88851d685aed206c958c8318">12847</a></span>&#160;<span class="preprocessor">#define ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_SHIFT (0U)</span></div><div class="line"><a name="l12848"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga12570ac595e34743b85a5813df365abf">12848</a></span>&#160;<span class="preprocessor">#define ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_SHIFT)) &amp; ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_MASK)</span></div><div class="line"><a name="l12849"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaaf74bb6f1358d831c635f7d27fe8c2ff">12849</a></span>&#160;<span class="preprocessor">#define ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_MASK (0x8000U)</span></div><div class="line"><a name="l12850"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga320f6a8bcc7498b6cdd4088697626174">12850</a></span>&#160;<span class="preprocessor">#define ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_SHIFT (15U)</span></div><div class="line"><a name="l12851"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacd34744f227e942490b2a88d8f188a0a">12851</a></span>&#160;<span class="preprocessor">#define ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL(x) (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_SHIFT)) &amp; ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_MASK)</span></div><div class="line"><a name="l12852"></a><span class="lineno">12852</span>&#160;</div><div class="line"><a name="l12854"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5accd17744259e0bc53d283256e06dd2">12854</a></span>&#160;<span class="preprocessor">#define ZLL_RX_WTR_MARK_RX_WTR_MARK_MASK         (0xFFU)</span></div><div class="line"><a name="l12855"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga55bb8ceeeaeb16ede7fea53f2de5d691">12855</a></span>&#160;<span class="preprocessor">#define ZLL_RX_WTR_MARK_RX_WTR_MARK_SHIFT        (0U)</span></div><div class="line"><a name="l12856"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga4d77bcd550da51613f92d6c0cb0e9088">12856</a></span>&#160;<span class="preprocessor">#define ZLL_RX_WTR_MARK_RX_WTR_MARK(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_RX_WTR_MARK_RX_WTR_MARK_SHIFT)) &amp; ZLL_RX_WTR_MARK_RX_WTR_MARK_MASK)</span></div><div class="line"><a name="l12857"></a><span class="lineno">12857</span>&#160;</div><div class="line"><a name="l12859"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga887046bd195d9afbdf06378cec843710">12859</a></span>&#160;<span class="preprocessor">#define ZLL_SLOT_PRELOAD_SLOT_PRELOAD_MASK       (0xFFU)</span></div><div class="line"><a name="l12860"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6db28bebf972a9ef32fc692f38223955">12860</a></span>&#160;<span class="preprocessor">#define ZLL_SLOT_PRELOAD_SLOT_PRELOAD_SHIFT      (0U)</span></div><div class="line"><a name="l12861"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaaabb0666c87a57c8d11a4d4fdcb2167e">12861</a></span>&#160;<span class="preprocessor">#define ZLL_SLOT_PRELOAD_SLOT_PRELOAD(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SLOT_PRELOAD_SLOT_PRELOAD_SHIFT)) &amp; ZLL_SLOT_PRELOAD_SLOT_PRELOAD_MASK)</span></div><div class="line"><a name="l12862"></a><span class="lineno">12862</span>&#160;</div><div class="line"><a name="l12864"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab4a842ae509ae43c91d37b8499608fbe">12864</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_SEQ_STATE_MASK             (0x1FU)</span></div><div class="line"><a name="l12865"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga30b0df70fea5016c89b280a5d0a8189e">12865</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_SEQ_STATE_SHIFT            (0U)</span></div><div class="line"><a name="l12866"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1ea5818a9e5f7a023485539f1a3f1602">12866</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_SEQ_STATE(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_STATE_SEQ_STATE_SHIFT)) &amp; ZLL_SEQ_STATE_SEQ_STATE_MASK)</span></div><div class="line"><a name="l12867"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf9b55091d270b2b9fdc0d738cf717023">12867</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_PREAMBLE_DET_MASK          (0x100U)</span></div><div class="line"><a name="l12868"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaf7ba48ef74277c6ed898687c7f4c27f4">12868</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_PREAMBLE_DET_SHIFT         (8U)</span></div><div class="line"><a name="l12869"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga14c2926fc2d624d80dd44a84f62afb2d">12869</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_PREAMBLE_DET(x)            (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_STATE_PREAMBLE_DET_SHIFT)) &amp; ZLL_SEQ_STATE_PREAMBLE_DET_MASK)</span></div><div class="line"><a name="l12870"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaafd63c3c17377976f1465e63bfe2f2a7">12870</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_SFD_DET_MASK               (0x200U)</span></div><div class="line"><a name="l12871"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab56bebd398f04ac14e9d5bdbf8121666">12871</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_SFD_DET_SHIFT              (9U)</span></div><div class="line"><a name="l12872"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacb732d3a54f663dc1e0120987dfd34f7">12872</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_SFD_DET(x)                 (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_STATE_SFD_DET_SHIFT)) &amp; ZLL_SEQ_STATE_SFD_DET_MASK)</span></div><div class="line"><a name="l12873"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga126b47145425290821e1624cab3056e4">12873</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_MASK   (0x400U)</span></div><div class="line"><a name="l12874"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gabdc61353eb4c01c77415bd8b8d676c54">12874</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_SHIFT  (10U)</span></div><div class="line"><a name="l12875"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga39dfc3dd34dcc4414c653d932105461d">12875</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL(x)     (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_SHIFT)) &amp; ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_MASK)</span></div><div class="line"><a name="l12876"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaecd320d78c578d45a4b4420b1e2c8f83">12876</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_CRCVALID_MASK              (0x800U)</span></div><div class="line"><a name="l12877"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0e0292cc159834838c7e7e0c64c46dda">12877</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_CRCVALID_SHIFT             (11U)</span></div><div class="line"><a name="l12878"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac2705ccb183dd159351a57124891d5ed">12878</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_CRCVALID(x)                (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_STATE_CRCVALID_SHIFT)) &amp; ZLL_SEQ_STATE_CRCVALID_MASK)</span></div><div class="line"><a name="l12879"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5b0eda4f17615412dea85208017c8c96">12879</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_PLL_ABORT_MASK             (0x1000U)</span></div><div class="line"><a name="l12880"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae47cc4d84e19ac8fcd727a79f1e65be8">12880</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_PLL_ABORT_SHIFT            (12U)</span></div><div class="line"><a name="l12881"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0deae2041768633a55f7b2ace4acefca">12881</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_PLL_ABORT(x)               (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_STATE_PLL_ABORT_SHIFT)) &amp; ZLL_SEQ_STATE_PLL_ABORT_MASK)</span></div><div class="line"><a name="l12882"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gad65cb18cf973898644f6625fc95377e2">12882</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_PLL_ABORTED_MASK           (0x2000U)</span></div><div class="line"><a name="l12883"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga70a1a9fc4dc64d8a81f99e21e0dabf54">12883</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_PLL_ABORTED_SHIFT          (13U)</span></div><div class="line"><a name="l12884"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga5bf246f37a25e8ed04668e4f5e6c0d64">12884</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_PLL_ABORTED(x)             (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_STATE_PLL_ABORTED_SHIFT)) &amp; ZLL_SEQ_STATE_PLL_ABORTED_MASK)</span></div><div class="line"><a name="l12885"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga49ad58d019d49bdace1212627e10efd7">12885</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_RX_BYTE_COUNT_MASK         (0xFF0000U)</span></div><div class="line"><a name="l12886"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga65c0c5c16afdb142fef0f466c968a7ba">12886</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_RX_BYTE_COUNT_SHIFT        (16U)</span></div><div class="line"><a name="l12887"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga0475b8aece818c67dc8e2bb0319ce085">12887</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_RX_BYTE_COUNT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_STATE_RX_BYTE_COUNT_SHIFT)) &amp; ZLL_SEQ_STATE_RX_BYTE_COUNT_MASK)</span></div><div class="line"><a name="l12888"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga41bfe2f7cccbc4f40be5f30690e2c6b2">12888</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_CCCA_BUSY_CNT_MASK         (0x3F000000U)</span></div><div class="line"><a name="l12889"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga2a5bc0c47e67e915262dd2e59263e260">12889</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_CCCA_BUSY_CNT_SHIFT        (24U)</span></div><div class="line"><a name="l12890"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga04bbaaf8d2749f5d94f50926c97a2a80">12890</a></span>&#160;<span class="preprocessor">#define ZLL_SEQ_STATE_CCCA_BUSY_CNT(x)           (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_SEQ_STATE_CCCA_BUSY_CNT_SHIFT)) &amp; ZLL_SEQ_STATE_CCCA_BUSY_CNT_MASK)</span></div><div class="line"><a name="l12891"></a><span class="lineno">12891</span>&#160;</div><div class="line"><a name="l12893"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6d2850cfd6850ce4fb80d962a646b103">12893</a></span>&#160;<span class="preprocessor">#define ZLL_TMR_PRESCALE_TMR_PRESCALE_MASK       (0x7U)</span></div><div class="line"><a name="l12894"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga198881104bd79688033f4dd8e3fdfd28">12894</a></span>&#160;<span class="preprocessor">#define ZLL_TMR_PRESCALE_TMR_PRESCALE_SHIFT      (0U)</span></div><div class="line"><a name="l12895"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga48a5ef408f2b96487d89f8ddfc5bee59">12895</a></span>&#160;<span class="preprocessor">#define ZLL_TMR_PRESCALE_TMR_PRESCALE(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_TMR_PRESCALE_TMR_PRESCALE_SHIFT)) &amp; ZLL_TMR_PRESCALE_TMR_PRESCALE_MASK)</span></div><div class="line"><a name="l12896"></a><span class="lineno">12896</span>&#160;</div><div class="line"><a name="l12898"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga174172a2deff22a422ca315e0851a0d3">12898</a></span>&#160;<span class="preprocessor">#define ZLL_LENIENCY_LSB_LENIENCY_LSB_MASK       (0xFFFFFFFFU)</span></div><div class="line"><a name="l12899"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga82088287193d4ac607800603070f7961">12899</a></span>&#160;<span class="preprocessor">#define ZLL_LENIENCY_LSB_LENIENCY_LSB_SHIFT      (0U)</span></div><div class="line"><a name="l12900"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga8336a80e074507b33241aab79b1af56d">12900</a></span>&#160;<span class="preprocessor">#define ZLL_LENIENCY_LSB_LENIENCY_LSB(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_LENIENCY_LSB_LENIENCY_LSB_SHIFT)) &amp; ZLL_LENIENCY_LSB_LENIENCY_LSB_MASK)</span></div><div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;</div><div class="line"><a name="l12903"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaa78326e8b9f94f82409a752444407f2f">12903</a></span>&#160;<span class="preprocessor">#define ZLL_LENIENCY_MSB_LENIENCY_MSB_MASK       (0xFFU)</span></div><div class="line"><a name="l12904"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga81587b3a9cb3427ff7ab072bd61f558d">12904</a></span>&#160;<span class="preprocessor">#define ZLL_LENIENCY_MSB_LENIENCY_MSB_SHIFT      (0U)</span></div><div class="line"><a name="l12905"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gae1f4e84d743a259fa64a3b98c6028743">12905</a></span>&#160;<span class="preprocessor">#define ZLL_LENIENCY_MSB_LENIENCY_MSB(x)         (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_LENIENCY_MSB_LENIENCY_MSB_SHIFT)) &amp; ZLL_LENIENCY_MSB_LENIENCY_MSB_MASK)</span></div><div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;</div><div class="line"><a name="l12908"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga64535cd963081ca9d4fc3539c16f3f6c">12908</a></span>&#160;<span class="preprocessor">#define ZLL_PART_ID_PART_ID_MASK                 (0xFFU)</span></div><div class="line"><a name="l12909"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga211689c8ad08669573d35bea4c8395f4">12909</a></span>&#160;<span class="preprocessor">#define ZLL_PART_ID_PART_ID_SHIFT                (0U)</span></div><div class="line"><a name="l12910"></a><span class="lineno"><a class="line" href="group___a_n_t___register___masks.html#ga5bc6b633032a834753f4d0d15d486602">12910</a></span>&#160;<span class="preprocessor">#define ZLL_PART_ID_PART_ID(x)                   (((uint32_t)(((uint32_t)(x)) &lt;&lt; ZLL_PART_ID_PART_ID_SHIFT)) &amp; ZLL_PART_ID_PART_ID_MASK)</span></div><div class="line"><a name="l12911"></a><span class="lineno">12911</span>&#160;</div><div class="line"><a name="l12913"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga795de73c43bbd5db50f5e3b47e09f254">12913</a></span>&#160;<span class="preprocessor">#define ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX_MASK     (0xFFFFU)</span></div><div class="line"><a name="l12914"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga1a94c6252d7611945ab710c37dc7aa09">12914</a></span>&#160;<span class="preprocessor">#define ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX_SHIFT    (0U)</span></div><div class="line"><a name="l12915"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab7ff8260852cea2861f229eaadeea6a1">12915</a></span>&#160;<span class="preprocessor">#define ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX(x)       (((uint16_t)(((uint16_t)(x)) &lt;&lt; ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX_SHIFT)) &amp; ZLL_PKT_BUFFER_TX_PKT_BUFFER_TX_MASK)</span></div><div class="line"><a name="l12916"></a><span class="lineno">12916</span>&#160;</div><div class="line"><a name="l12917"></a><span class="lineno">12917</span>&#160;<span class="comment">/* The count of ZLL_PKT_BUFFER_TX */</span></div><div class="line"><a name="l12918"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gac38813987747356df62636668b6d0db9">12918</a></span>&#160;<span class="preprocessor">#define ZLL_PKT_BUFFER_TX_COUNT                  (64U)</span></div><div class="line"><a name="l12919"></a><span class="lineno">12919</span>&#160;</div><div class="line"><a name="l12921"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga793eb0e105abd5a1c02aa8c87a5a030f">12921</a></span>&#160;<span class="preprocessor">#define ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX_MASK     (0xFFFFU)</span></div><div class="line"><a name="l12922"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gaaffe05a79dafb98c6e32a200598e2888">12922</a></span>&#160;<span class="preprocessor">#define ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX_SHIFT    (0U)</span></div><div class="line"><a name="l12923"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6f8dc4286d0faf227689767495343200">12923</a></span>&#160;<span class="preprocessor">#define ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX(x)       (((uint16_t)(((uint16_t)(x)) &lt;&lt; ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX_SHIFT)) &amp; ZLL_PKT_BUFFER_RX_PKT_BUFFER_RX_MASK)</span></div><div class="line"><a name="l12924"></a><span class="lineno">12924</span>&#160;</div><div class="line"><a name="l12925"></a><span class="lineno">12925</span>&#160;<span class="comment">/* The count of ZLL_PKT_BUFFER_RX */</span></div><div class="line"><a name="l12926"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga620d85209aa5cead2ed9252a0c8bf753">12926</a></span>&#160;<span class="preprocessor">#define ZLL_PKT_BUFFER_RX_COUNT                  (64U)</span></div><div class="line"><a name="l12927"></a><span class="lineno">12927</span>&#160;</div><div class="line"><a name="l12928"></a><span class="lineno">12928</span>&#160; <span class="comment">/* end of group ZLL_Register_Masks */</span></div><div class="line"><a name="l12932"></a><span class="lineno">12932</span>&#160;</div><div class="line"><a name="l12933"></a><span class="lineno">12933</span>&#160;</div><div class="line"><a name="l12934"></a><span class="lineno">12934</span>&#160;<span class="comment">/* ZLL - Peripheral instance base addresses */</span></div><div class="line"><a name="l12936"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga68428cbd3969900ae25b4aa7c6882643">12936</a></span>&#160;<span class="preprocessor">#define ZLL_BASE                                 (0x4005D000u)</span></div><div class="line"><a name="l12937"></a><span class="lineno">12937</span>&#160;</div><div class="line"><a name="l12938"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gab03b727127d334dfb69f549b7f82e1fe">12938</a></span>&#160;<span class="preprocessor">#define ZLL                                      ((ZLL_Type *)ZLL_BASE)</span></div><div class="line"><a name="l12939"></a><span class="lineno">12939</span>&#160;</div><div class="line"><a name="l12940"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#gacd481d08d6c494234699b340cd129eff">12940</a></span>&#160;<span class="preprocessor">#define ZLL_BASE_ADDRS                           { ZLL_BASE }</span></div><div class="line"><a name="l12941"></a><span class="lineno">12941</span>&#160;</div><div class="line"><a name="l12942"></a><span class="lineno"><a class="line" href="group___z_l_l___register___masks.html#ga6b48638e426e50d2015af698a50cf1e5">12942</a></span>&#160;<span class="preprocessor">#define ZLL_BASE_PTRS                            { ZLL }</span></div><div class="line"><a name="l12943"></a><span class="lineno">12943</span>&#160; <span class="comment">/* end of group ZLL_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12947"></a><span class="lineno">12947</span>&#160;</div><div class="line"><a name="l12948"></a><span class="lineno">12948</span>&#160;</div><div class="line"><a name="l12949"></a><span class="lineno">12949</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l12950"></a><span class="lineno">12950</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l12951"></a><span class="lineno">12951</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l12952"></a><span class="lineno">12952</span>&#160;</div><div class="line"><a name="l12953"></a><span class="lineno">12953</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l12954"></a><span class="lineno">12954</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l12955"></a><span class="lineno">12955</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l12956"></a><span class="lineno">12956</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l12957"></a><span class="lineno">12957</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l12958"></a><span class="lineno">12958</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l12961"></a><span class="lineno">12961</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160; <span class="comment">/* end of group Peripheral_access_layer */</span></div><div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;</div><div class="line"><a name="l12967"></a><span class="lineno">12967</span>&#160;</div><div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;<span class="comment">   -- Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).</span></div><div class="line"><a name="l12970"></a><span class="lineno">12970</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12971"></a><span class="lineno">12971</span>&#160;</div><div class="line"><a name="l12977"></a><span class="lineno">12977</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l12978"></a><span class="lineno">12978</span>&#160;<span class="preprocessor">  #if (__ARMCC_VERSION &gt;= 6010050)</span></div><div class="line"><a name="l12979"></a><span class="lineno">12979</span>&#160;<span class="preprocessor">    #pragma clang system_header</span></div><div class="line"><a name="l12980"></a><span class="lineno">12980</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l12982"></a><span class="lineno">12982</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l12984"></a><span class="lineno">12984</span>&#160;</div><div class="line"><a name="l12991"></a><span class="lineno"><a class="line" href="group___bit___field___generic___macros.html#ga174e73af51fd6bf7974359c28ec60c0d">12991</a></span>&#160;<span class="preprocessor">#define NXP_VAL2FLD(field, value)    (((value) &lt;&lt; (field ## _SHIFT)) &amp; (field ## _MASK))</span></div><div class="line"><a name="l12992"></a><span class="lineno">12992</span>&#160;</div><div class="line"><a name="l12998"></a><span class="lineno"><a class="line" href="group___bit___field___generic___macros.html#ga83e253adbbe07eccc440659bf67ef176">12998</a></span>&#160;<span class="preprocessor">#define NXP_FLD2VAL(field, value)    (((value) &amp; (field ## _MASK)) &gt;&gt; (field ## _SHIFT))</span></div><div class="line"><a name="l12999"></a><span class="lineno">12999</span>&#160; <span class="comment">/* end of group Bit_Field_Generic_Macros */</span></div><div class="line"><a name="l13003"></a><span class="lineno">13003</span>&#160;</div><div class="line"><a name="l13004"></a><span class="lineno">13004</span>&#160;</div><div class="line"><a name="l13005"></a><span class="lineno">13005</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13006"></a><span class="lineno">13006</span>&#160;<span class="comment">   -- SDK Compatibility</span></div><div class="line"><a name="l13007"></a><span class="lineno">13007</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13008"></a><span class="lineno">13008</span>&#160;</div><div class="line"><a name="l13014"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gaa03782009be87fe8d39c2b87877d915d">13014</a></span>&#160;<span class="preprocessor">#define DSPI0                     SPI0</span></div><div class="line"><a name="l13015"></a><span class="lineno"><a class="line" href="group___s_d_k___compatibility___symbols.html#gac3d6587b19e1b7f583a96f1eb274605c">13015</a></span>&#160;<span class="preprocessor">#define DSPI1                     SPI1</span></div><div class="line"><a name="l13016"></a><span class="lineno">13016</span>&#160; <span class="comment">/* end of group SDK_Compatibility_Symbols */</span></div><div class="line"><a name="l13020"></a><span class="lineno">13020</span>&#160;</div><div class="line"><a name="l13021"></a><span class="lineno">13021</span>&#160;</div><div class="line"><a name="l13022"></a><span class="lineno">13022</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* _MKW41Z4_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l13023"></a><span class="lineno">13023</span>&#160;</div><div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadd626c86a0dc9e6358b1d5a9b69cc5f8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadd626c86a0dc9e6358b1d5a9b69cc5f8">XCVR_PLL_DIG_Type::LPM_SDM_RES2</a></div><div class="ttdeci">__I uint32_t LPM_SDM_RES2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8957</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4e5ff40b9717c07c0e786436ea319758"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4e5ff40b9717c07c0e786436ea319758">XCVR_RX_DIG_Type::DCOC_TZA_STEP_9</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_9</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9382</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga974ceb87312eb588ade54031bbe27976"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga974ceb87312eb588ade54031bbe27976">XCVR_PLL_DIG_Type::HPM_CAL2</a></div><div class="ttdeci">__IO uint32_t HPM_CAL2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8950</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab3db5c9bf57d375cccc754a80757cb80"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab3db5c9bf57d375cccc754a80757cb80">LTC_Type::FIFOSTA</a></div><div class="ttdeci">__I uint32_t FIFOSTA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4069</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae086b2bc67d37e48e34f64d9bc6ba5a2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae086b2bc67d37e48e34f64d9bc6ba5a2">CMT_Type::PPS</a></div><div class="ttdeci">__IO uint8_t PPS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1118</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7bc90a98026bb9cea9f72a500e3c2cfe"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7bc90a98026bb9cea9f72a500e3c2cfe">XCVR_TX_DIG_Type::RF_DFT_BIST_1</a></div><div class="ttdeci">__IO uint32_t RF_DFT_BIST_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:11932</div></div>
<div class="ttc" id="struct_m_c_g___type_html"><div class="ttname"><a href="struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4313</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga72ef4d1b50b4adfaae80a42259ec026e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ef4d1b50b4adfaae80a42259ec026e">ANT_Type::NTW_ADR_CTRL</a></div><div class="ttdeci">__IO uint32_t NTW_ADR_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:578</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7ca65d71461aa5e76eb2266ab7ccd0cf"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ca65d71461aa5e76eb2266ab7ccd0cf">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5343</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacc170f4c29e6e83f6abb9f835b04b32a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc170f4c29e6e83f6abb9f835b04b32a">DMA_Type::DCHPRI2</a></div><div class="ttdeci">__IO uint8_t DCHPRI2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1614</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga44488ced4955f8b5bd7348d84b3c95b8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga44488ced4955f8b5bd7348d84b3c95b8">TRNG_Type::PKRCNT54</a></div><div class="ttdeci">__I uint32_t PKRCNT54</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7304</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5246aa2526c89e984817a8ade4a759f7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5246aa2526c89e984817a8ade4a759f7">XCVR_ZBDEM_Type::FAD_THR</a></div><div class="ttdeci">__IO uint32_t FAD_THR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12141</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac25efaaa034049fd39719cfe5b8ef3a0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac25efaaa034049fd39719cfe5b8ef3a0">ADC_Type::PG</a></div><div class="ttdeci">__IO uint32_t PG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:315</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6a7044a61dd42d11b873a3d156c1ae4c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a7044a61dd42d11b873a3d156c1ae4c">DCDC_Type::REG6</a></div><div class="ttdeci">__IO uint32_t REG6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1384</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf1f1f4e8be5d496b5ee572702254ca97"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1f1f4e8be5d496b5ee572702254ca97">ADC_Type::CLM1</a></div><div class="ttdeci">__IO uint32_t CLM1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:330</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4f6bfe0d5f8551b571749e3bd266b46e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f6bfe0d5f8551b571749e3bd266b46e">XCVR_ZBDEM_Type::SYNC_CTRL</a></div><div class="ttdeci">__IO uint32_t SYNC_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12139</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga61a980bd5a3296c036eef55bb3fe43b0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga61a980bd5a3296c036eef55bb3fe43b0">XCVR_TSM_Type::TIMING13</a></div><div class="ttdeci">__IO uint32_t TIMING13</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10668</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac08ea0244abc5bc617eb46876d356511"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac08ea0244abc5bc617eb46876d356511">DMA_Type::CERQ</a></div><div class="ttdeci">__O uint8_t CERQ</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1598</div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:305</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4a73c676b0b8d108278835003852a1f1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a73c676b0b8d108278835003852a1f1">LTC_Type::VID1</a></div><div class="ttdeci">__I uint32_t VID1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4065</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a425450b4b111b0bf901f495066659d3b">kDmaRequestMux0SPI0Tx</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:213</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga74cb1f1a2696803592f8c6ca130a3985"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga74cb1f1a2696803592f8c6ca130a3985">RSIM_Type::ANT_WAKE</a></div><div class="ttdeci">__IO uint32_t ANT_WAKE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5738</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3fd936f25aa393bfdb6b3d68e4b7687b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fd936f25aa393bfdb6b3d68e4b7687b">FTFA_Type::FACSS</a></div><div class="ttdeci">__I uint8_t FACSS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2340</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaafdaf251d5cfeb18803536542a880459"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaafdaf251d5cfeb18803536542a880459">I2C_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3186</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab57d03e322108baff00a77653ee62e0f">kDmaRequestMux0PortA</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:245</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa35d8ef46eb486a961d6a3c4d5b3441f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa35d8ef46eb486a961d6a3c4d5b3441f">SIM_Type::COPC</a></div><div class="ttdeci">__IO uint32_t COPC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6301</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga54e1fef0923d549fb97583bd5c4f1ba5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54e1fef0923d549fb97583bd5c4f1ba5">XCVR_RX_DIG_Type::RX_RCCAL_STAT</a></div><div class="ttdeci">__I uint32_t RX_RCCAL_STAT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9414</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab1dfc82f353e72c947436b1447d475d7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab1dfc82f353e72c947436b1447d475d7">ZLL_Type::DUAL_PAN_CTRL</a></div><div class="ttdeci">__IO uint32_t DUAL_PAN_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12281</div></div>
<div class="ttc" id="struct_x_c_v_r___r_x___d_i_g___type_html"><div class="ttname"><a href="struct_x_c_v_r___r_x___d_i_g___type.html">XCVR_RX_DIG_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9330</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6095a27d764d06750fc0d642e08f8b2a">TPM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7013</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga48581edecb6a9421e0e159dca5bf8c8c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48581edecb6a9421e0e159dca5bf8c8c">SIM_Type::FCFG2</a></div><div class="ttdeci">__I uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6295</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab629688c2c5ab4c9e8ba790907d5e1c7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab629688c2c5ab4c9e8ba790907d5e1c7">XCVR_RX_DIG_Type::AUXPLL_FCAL_CNT1_0</a></div><div class="ttdeci">__I uint32_t AUXPLL_FCAL_CNT1_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9419</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gace00880bb4cdd91134d59cd85324c681"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace00880bb4cdd91134d59cd85324c681">MTB_Type::PERIPHID7</a></div><div class="ttdeci">__I uint32_t PERIPHID7</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4613</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6741a8cd53fa41c9842a07eb908e0056"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6741a8cd53fa41c9842a07eb908e0056">LVD_LVW_DCDC_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:112</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga715a225c91b8c19aa933f75d516e4edd"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga715a225c91b8c19aa933f75d516e4edd">LPUART_Type::BAUD</a></div><div class="ttdeci">__IO uint32_t BAUD</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3730</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga05cc704a442cd4752064756e29febeaa"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga05cc704a442cd4752064756e29febeaa">XCVR_ANALOG_Type::BALUN_RX</a></div><div class="ttdeci">__IO uint32_t BALUN_RX</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7964</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9659cfc372d5156510bdda5bb491fdbb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9659cfc372d5156510bdda5bb491fdbb">MCG_Type::ATCVL</a></div><div class="ttdeci">__IO uint8_t ATCVL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4325</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa3551fcb405090c2db463490fc60d68f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa3551fcb405090c2db463490fc60d68f">GENFSK_Type::CRC_CFG</a></div><div class="ttdeci">__IO uint32_t CRC_CFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2630</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ade9ac0649e7237189e71edf6037f6f31"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ade9ac0649e7237189e71edf6037f6f31">kDmaRequestMux0LTC0InputFIFO</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:216</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5a15e04872a2e3a0df483ac88f108fc1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5a15e04872a2e3a0df483ac88f108fc1">XCVR_TSM_Type::TIMING29</a></div><div class="ttdeci">__IO uint32_t TIMING29</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10684</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga35ad91e4db1da96a576f06be75f3d3d3"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga35ad91e4db1da96a576f06be75f3d3d3">XCVR_RX_DIG_Type::RSSI_DFT</a></div><div class="ttdeci">__I uint32_t RSSI_DFT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9339</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacefe1b6afafefcfca3321388b5302f34"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacefe1b6afafefcfca3321388b5302f34">FTFA_Type::SACCL3</a></div><div class="ttdeci">__I uint8_t SACCL3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2336</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5c29b7e4585068824fe9dcfcca60359c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c29b7e4585068824fe9dcfcca60359c">XCVR_TSM_Type::TIMING18</a></div><div class="ttdeci">__IO uint32_t TIMING18</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10673</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaad4f863746549754614bf2610584856c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad4f863746549754614bf2610584856c">XCVR_RX_DIG_Type::DCOC_CAL_ALPHA</a></div><div class="ttdeci">__I uint32_t DCOC_CAL_ALPHA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9385</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga260c16f0ee5ea055bc9c0b29e845288f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga260c16f0ee5ea055bc9c0b29e845288f">XCVR_RX_DIG_Type::AGC_GAIN_TBL_19_16</a></div><div class="ttdeci">__IO uint32_t AGC_GAIN_TBL_19_16</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9367</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga33d16fb9acf86170e6b2d2410024ecc5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga33d16fb9acf86170e6b2d2410024ecc5">XCVR_TSM_Type::TIMING16</a></div><div class="ttdeci">__IO uint32_t TIMING16</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10671</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae4d259931e234bf408fca72100a725da"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4d259931e234bf408fca72100a725da">RSIM_Type::ANA_TEST</a></div><div class="ttdeci">__IO uint32_t ANA_TEST</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5744</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9a5cff1a3ad3808a7b9478791a37915d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a5cff1a3ad3808a7b9478791a37915d">SIM_Type::SOPT7</a></div><div class="ttdeci">__IO uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6284</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga417f1248486f958c98ba036c6cf1a534"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga417f1248486f958c98ba036c6cf1a534">XCVR_ANALOG_Type::TX_DAC_PA</a></div><div class="ttdeci">__IO uint32_t TX_DAC_PA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7962</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadb3f29cb83f573e65eb091a7a79e2e43"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadb3f29cb83f573e65eb091a7a79e2e43">MCG_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4317</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad8aece7bb8af836aabd75d873b806ecc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad8aece7bb8af836aabd75d873b806ecc">FTFA_Type::SACCL1</a></div><div class="ttdeci">__I uint8_t SACCL1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2338</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf1179ba8e69b62d6b41c02d3f2c35f75"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1179ba8e69b62d6b41c02d3f2c35f75">TRNG_Type::@303::SCR2C</a></div><div class="ttdeci">__I uint32_t SCR2C</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7281</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga66690862145d6060895768703d13fca2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga66690862145d6060895768703d13fca2">XCVR_CTRL_Type::CRC_EC_MASK</a></div><div class="ttdeci">__I uint32_t CRC_EC_MASK</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8357</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1b5282422d8bb162cd742775e5f9864f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b5282422d8bb162cd742775e5f9864f">SIM_Type::FCFG1</a></div><div class="ttdeci">__IO uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6294</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a117290db51ae59bde5e61e257131bcb4">kDmaRequestMux0CMP0</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:238</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5c8482ac8cc4434b966119289b7f6d46"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c8482ac8cc4434b966119289b7f6d46">XCVR_RX_DIG_Type::AGC_CTRL_1</a></div><div class="ttdeci">__IO uint32_t AGC_CTRL_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9333</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadf9823e51c8bfb120f939f1cb08e3a66"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadf9823e51c8bfb120f939f1cb08e3a66">XCVR_TSM_Type::TIMING41</a></div><div class="ttdeci">__IO uint32_t TIMING41</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10696</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6119</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab20545f6570ba4fbd88b12f2f32d6cc4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab20545f6570ba4fbd88b12f2f32d6cc4">MCM_Type::CPO</a></div><div class="ttdeci">__IO uint32_t CPO</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4502</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0302bfb40df4cd3edc18d939a57b66aa"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0302bfb40df4cd3edc18d939a57b66aa">XCVR_TSM_Type::TIMING55</a></div><div class="ttdeci">__IO uint32_t TIMING55</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10710</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga85771910e133396d4e5d3ca98e0908e6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85771910e133396d4e5d3ca98e0908e6">ANT_Type::NTW_ADR_0</a></div><div class="ttdeci">__IO uint32_t NTW_ADR_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:579</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad80263ebb213df63fa111d5b8a711dbd"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad80263ebb213df63fa111d5b8a711dbd">XCVR_RX_DIG_Type::DCOC_DIG_MAN</a></div><div class="ttdeci">__IO uint32_t DCOC_DIG_MAN</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9343</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga722c7bd03a5d7b185bf43bdb5f846d43"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga722c7bd03a5d7b185bf43bdb5f846d43">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:308</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4cefb9eac54a96c84312a8b9ed3d216f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cefb9eac54a96c84312a8b9ed3d216f">XCVR_RX_DIG_Type::AGC_STAT</a></div><div class="ttdeci">__I uint32_t AGC_STAT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9336</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5713fa3e7b4122ff1044cf65eaaada14"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5713fa3e7b4122ff1044cf65eaaada14">XCVR_RX_DIG_Type::RX_DIG_CTRL</a></div><div class="ttdeci">__IO uint32_t RX_DIG_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9331</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad232c9d002cea1a66ba0d49605828ab2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad232c9d002cea1a66ba0d49605828ab2">DMA_Type::@279::@282::CITER_ELINKNO</a></div><div class="ttdeci">__IO uint16_t CITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1631</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab5d0eeb11a728846c639375a18225d1f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5d0eeb11a728846c639375a18225d1f">DMA_Type::@279::CSR</a></div><div class="ttdeci">__IO uint16_t CSR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1635</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a77bbc437d6be7d7d117c613875b81b4f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a77bbc437d6be7d7d117c613875b81b4f">kDmaRequestMux0TPM2Overflow</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:252</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2820b03adb803586616156215cf410f6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2820b03adb803586616156215cf410f6">XCVR_RX_DIG_Type::LNA_GAIN_LIN_VAL_2_0</a></div><div class="ttdeci">__IO uint32_t LNA_GAIN_LIN_VAL_2_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9356</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad10ae0d821edec8a6cf1bf982a307b91"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad10ae0d821edec8a6cf1bf982a307b91">SPI_Type::RSER</a></div><div class="ttdeci">__IO uint32_t RSER</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6695</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga94da77c610b86d788d32cc8cb6871d23"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94da77c610b86d788d32cc8cb6871d23">MTB_Type::PERIPHID2</a></div><div class="ttdeci">__I uint32_t PERIPHID2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4616</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga315fc01a6be904c49c72e25fce6e8e67"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga315fc01a6be904c49c72e25fce6e8e67">LTC_Type::MD</a></div><div class="ttdeci">__IO uint32_t MD</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4043</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad72b171f2313aedf39cd61f805f7b003"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad72b171f2313aedf39cd61f805f7b003">XCVR_TSM_Type::TIMING08</a></div><div class="ttdeci">__IO uint32_t TIMING08</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10663</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3467a2a02abd1d1d2c9dac24c8524d2a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3467a2a02abd1d1d2c9dac24c8524d2a">XCVR_RX_DIG_Type::DCOC_CAL_GAMMA</a></div><div class="ttdeci">__I uint32_t DCOC_CAL_GAMMA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9388</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga13f8d8344be04fabd9b70f41dd5870db"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga13f8d8344be04fabd9b70f41dd5870db">XCVR_RX_DIG_Type::DCOC_TZA_STEP_0</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9373</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa64c91cc639965ed7e7f5f192410ccef"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa64c91cc639965ed7e7f5f192410ccef">kDmaRequestMux0Reserved41</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:237</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae78850c37933e8a299403656b696bb54"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae78850c37933e8a299403656b696bb54">XCVR_TSM_Type::FAST_CTRL1</a></div><div class="ttdeci">__IO uint32_t FAST_CTRL1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10653</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4b68c9ccd7ae7ddb735a781ee627f223"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4b68c9ccd7ae7ddb735a781ee627f223">XCVR_RX_DIG_Type::CCA_ED_LQI_STAT_0</a></div><div class="ttdeci">__I uint32_t CCA_ED_LQI_STAT_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9395</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga20abbb37927be43e6e153072de17c02f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20abbb37927be43e6e153072de17c02f">DMA_Type::SSRT</a></div><div class="ttdeci">__O uint8_t SSRT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1601</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4bd82e51749014ad79211138018a44ea"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4bd82e51749014ad79211138018a44ea">XCVR_ANALOG_Type::RX_ADC</a></div><div class="ttdeci">__IO uint32_t RX_ADC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7955</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4711a30f2fd22f8aeab7f895a48e23e5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4711a30f2fd22f8aeab7f895a48e23e5">ADC_Type::CLM2</a></div><div class="ttdeci">__IO uint32_t CLM2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:329</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5c955643593b4aedbe9f84f054d26522"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c955643593b4aedbe9f84f054d26522">MTBDWT_Type::@286::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4815</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a21cd666b300d43681eb3bad8c07d2aaf"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a21cd666b300d43681eb3bad8c07d2aaf">kDmaRequestMux0TPM1Channel1</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:229</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:135</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga183606de7c919c44520d5625860eaebd"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga183606de7c919c44520d5625860eaebd">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5249</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga37937349dfc11724ac88793ac806583e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37937349dfc11724ac88793ac806583e">XCVR_RX_DIG_Type::AGC_CTRL_0</a></div><div class="ttdeci">__IO uint32_t AGC_CTRL_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9332</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab03cc88c8c68c6fd4e4551d41c64c4f5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab03cc88c8c68c6fd4e4551d41c64c4f5">ZLL_Type::MACLONGADDRS1_LSB</a></div><div class="ttdeci">__IO uint32_t MACLONGADDRS1_LSB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12279</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga26b6fa0ba5b755cebdc2e3457f8a5172"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga26b6fa0ba5b755cebdc2e3457f8a5172">TPM_Type::COMBINE</a></div><div class="ttdeci">__IO uint32_t COMBINE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7022</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9549c4cef02a58746721348d670e4672"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9549c4cef02a58746721348d670e4672">MTBDWT_Type::CTRL</a></div><div class="ttdeci">__I uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4811</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabbc17ee9708ecdd4ddc9cb9e528bdbac"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabbc17ee9708ecdd4ddc9cb9e528bdbac">TPM_Type::@292::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7017</div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdoc">DMA registers (DMA) </div><div class="ttdef"><b>Definition:</b> DA14680BA.h:610</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5ca4267f763e792742559f95171a1196"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ca4267f763e792742559f95171a1196">TRNG_Type::INT_CTRL</a></div><div class="ttdeci">__IO uint32_t INT_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7312</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga96577e6656d3faf0e3fdc5ed9ed237c5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96577e6656d3faf0e3fdc5ed9ed237c5">XCVR_TSM_Type::TIMING42</a></div><div class="ttdeci">__IO uint32_t TIMING42</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10697</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae854da6335646d50cb4473c71f167421"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae854da6335646d50cb4473c71f167421">XCVR_RX_DIG_Type::DCOC_CTRL_1</a></div><div class="ttdeci">__IO uint32_t DCOC_CTRL_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9341</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4db3bd27e96389911d0d4b7f88f56f67"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4db3bd27e96389911d0d4b7f88f56f67">TPM_Type::FILTER</a></div><div class="ttdeci">__IO uint32_t FILTER</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7026</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6e31e4f003fc35f7a5a3314542377853"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e31e4f003fc35f7a5a3314542377853">XCVR_RX_DIG_Type::BBA_RES_TUNE_LIN_VAL_10_8</a></div><div class="ttdeci">__IO uint32_t BBA_RES_TUNE_LIN_VAL_10_8</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9362</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac2bb10f9d3a902b91d8455acae40fa23"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2bb10f9d3a902b91d8455acae40fa23">XCVR_TSM_Type::OVRD2</a></div><div class="ttdeci">__IO uint32_t OVRD2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10647</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aec06f3c54a246385346395ccbac0ec0b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec06f3c54a246385346395ccbac0ec0b">kDmaRequestMux0SPI1Rx</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:214</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga384f0a362fa4228cd43d765ba2c217f9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga384f0a362fa4228cd43d765ba2c217f9">FTFA_Type::SACCH0</a></div><div class="ttdeci">__I uint8_t SACCH0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2335</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a15d46950d8ab1df9430f5d30d39f416d"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a15d46950d8ab1df9430f5d30d39f416d">kDmaRequestMux0Reserved6</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:202</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4a588e9f6d971bfa0ec727d08935c72e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a588e9f6d971bfa0ec727d08935c72e">FTFA_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2306</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gade4e1a9c10baebe4753604090f748291"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gade4e1a9c10baebe4753604090f748291">XCVR_TSM_Type::TIMING17</a></div><div class="ttdeci">__IO uint32_t TIMING17</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10672</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaabb86ea82e9024744ee1e5a65a7f2569"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaabb86ea82e9024744ee1e5a65a7f2569">XCVR_TSM_Type::TIMING25</a></div><div class="ttdeci">__IO uint32_t TIMING25</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10680</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab9520a43f2690ce815215a13edd949f1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9520a43f2690ce815215a13edd949f1">ANT_Type::T1_CMP</a></div><div class="ttdeci">__IO uint32_t T1_CMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:570</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7355e1e5bbdc6795f789840a8b281087"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7355e1e5bbdc6795f789840a8b281087">FTFA_Type::FCCOB6</a></div><div class="ttdeci">__IO uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2312</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae00ef9e85bce41b17b8c85e226bfeadb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae00ef9e85bce41b17b8c85e226bfeadb">NV_Type::FPROT1</a></div><div class="ttdeci">__I uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4999</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5263f1dc5e2f995abda4a3af52b1a09c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5263f1dc5e2f995abda4a3af52b1a09c">DMA_Type::@279::@284::BITER_ELINKYES</a></div><div class="ttdeci">__IO uint16_t BITER_ELINKYES</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1638</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4a7d033e6cb46a64b460f9c2383e681e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4a7d033e6cb46a64b460f9c2383e681e">LPUART0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:118</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga42f5a13cd52a3f76b0b20e3e7cb441b4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga42f5a13cd52a3f76b0b20e3e7cb441b4">TPM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7029</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga04dafd3ac005ff337f83b0a17755161f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga04dafd3ac005ff337f83b0a17755161f">LPUART_Type::MATCH</a></div><div class="ttdeci">__IO uint32_t MATCH</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3734</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga23e2ca5037bbf969dfbf874196bdb98a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga23e2ca5037bbf969dfbf874196bdb98a">XCVR_RX_DIG_Type::AGC_GAIN_TBL_26_24</a></div><div class="ttdeci">__IO uint32_t AGC_GAIN_TBL_26_24</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9369</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf8cbb6695cfc2845b17aa66c639d9bdc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8cbb6695cfc2845b17aa66c639d9bdc">DMA_Type::CEEI</a></div><div class="ttdeci">__O uint8_t CEEI</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1596</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac4caeaac62400fb5d871f11574557a22"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac4caeaac62400fb5d871f11574557a22">SPI_Type::RXFR2</a></div><div class="ttdeci">__I uint32_t RXFR2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6708</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab4139cc9257211b9af4f5d93b0ed1b21"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab4139cc9257211b9af4f5d93b0ed1b21">XCVR_PLL_DIG_Type::CTUNE_RES</a></div><div class="ttdeci">__I uint32_t CTUNE_RES</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8964</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5fed285ceff7ba84b0daab4f551ed11e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5fed285ceff7ba84b0daab4f551ed11e">XCVR_RX_DIG_Type::DCOC_TZA_STEP_10</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_10</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9383</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga21ce5c67698cebbf1ebea4a4b8c57ffa"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga21ce5c67698cebbf1ebea4a4b8c57ffa">XCVR_PLL_DIG_Type::MOD_CTRL</a></div><div class="ttdeci">__IO uint32_t MOD_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8944</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga71b13ae58847819182ae1c110ab1816c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71b13ae58847819182ae1c110ab1816c">TRNG_Type::FRQMIN</a></div><div class="ttdeci">__IO uint32_t FRQMIN</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7267</div></div>
<div class="ttc" id="struct_c_m_t___type_html"><div class="ttname"><a href="struct_c_m_t___type.html">CMT_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1107</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga98069e908f0dbdf30857c4c33e5680b8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga98069e908f0dbdf30857c4c33e5680b8">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6116</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4cb0f5267c7ec315d4923610042111a6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cb0f5267c7ec315d4923610042111a6">XCVR_RX_DIG_Type::AUXPLL_FCAL_CNT3_2</a></div><div class="ttdeci">__I uint32_t AUXPLL_FCAL_CNT3_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9418</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga20f308340f020d5dcc9522a6880faa50"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20f308340f020d5dcc9522a6880faa50">RSIM_Type::MAC_LSB</a></div><div class="ttdeci">__I uint32_t MAC_LSB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5731</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9bcbbb9fb5daa8d8ed402253174f0219"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9bcbbb9fb5daa8d8ed402253174f0219">DCDC_Type::REG7</a></div><div class="ttdeci">__IO uint32_t REG7</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1385</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a36947bd7d52edadcd807dc1d7ae89818"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a36947bd7d52edadcd807dc1d7ae89818">kDmaRequestMux0Reserved15</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:211</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad0d126189821bec8b8f0e681aff23080"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad0d126189821bec8b8f0e681aff23080">FTFA_Type::XACCL0</a></div><div class="ttdeci">__I uint8_t XACCL0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2331</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a47ed5bdb2a57ea0b87fbf4ead12e6513">kDmaRequestMux0AlwaysOn61</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:257</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf86c8cf6e239d47abd59a9f446c8af68"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf86c8cf6e239d47abd59a9f446c8af68">XCVR_TSM_Type::TIMING00</a></div><div class="ttdeci">__IO uint32_t TIMING00</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10655</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3ba282eec41bd1d56a664e781ddc92e5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3ba282eec41bd1d56a664e781ddc92e5">TRNG_Type::@293::PKRSQ</a></div><div class="ttdeci">__I uint32_t PKRSQ</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7260</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600af271bb89d4fdd2f36fbcf501cee378b6"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af271bb89d4fdd2f36fbcf501cee378b6">kDmaRequestMux0Reserved14</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:210</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga773955f5223ab8496d56e0c1f8c39c76"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga773955f5223ab8496d56e0c1f8c39c76">XCVR_TSM_Type::TIMING47</a></div><div class="ttdeci">__IO uint32_t TIMING47</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10702</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3549489d15c9fc933713ddfd6c49dcc0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3549489d15c9fc933713ddfd6c49dcc0">XCVR_PHY_Type::PRE_REF2</a></div><div class="ttdeci">__IO uint32_t PRE_REF2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8681</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga76768ab2e99c7ff366200d94db19eeea"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76768ab2e99c7ff366200d94db19eeea">FTFA_Type::FPROT1</a></div><div class="ttdeci">__IO uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2321</div></div>
<div class="ttc" id="struct_x_c_v_r___c_t_r_l___type_html"><div class="ttname"><a href="struct_x_c_v_r___c_t_r_l___type.html">XCVR_CTRL_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8343</div></div>
<div class="ttc" id="struct_x_c_v_r___p_k_t___r_a_m___type_html"><div class="ttname"><a href="struct_x_c_v_r___p_k_t___r_a_m___type.html">XCVR_PKT_RAM_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8875</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga35dff80103c89fcb6fd2e85297786dbd"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga35dff80103c89fcb6fd2e85297786dbd">XCVR_PLL_DIG_Type::CTUNE_CNT6</a></div><div class="ttdeci">__I uint32_t CTUNE_CNT6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8960</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a8e91b0e04cdef04c3128524486850684"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8e91b0e04cdef04c3128524486850684">kDmaRequestMux0TPM0Channel0</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:220</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a15bf2fb37725af8897db9e8597dfee93"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a15bf2fb37725af8897db9e8597dfee93">kDmaRequestMux0TPM0Channel2</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:222</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga57790bed2fb6759181812845dbca3eb8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga57790bed2fb6759181812845dbca3eb8">SIM_Type::SRVCOP</a></div><div class="ttdeci">__O uint32_t SRVCOP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6302</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga362a74ee1e21bade5df2022a0bb91f1f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga362a74ee1e21bade5df2022a0bb91f1f">XCVR_PHY_Type::PRE_REF1</a></div><div class="ttdeci">__IO uint32_t PRE_REF1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8680</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga96a619bd71f96c3467b244a0acd9f5ea"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96a619bd71f96c3467b244a0acd9f5ea">XCVR_CTRL_Type::BLE_ARB_CTRL</a></div><div class="ttdeci">__IO uint32_t BLE_ARB_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8346</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7066d020800ce5572217b4dd7be33245"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7066d020800ce5572217b4dd7be33245">PIT_Type::@287::LDVAL</a></div><div class="ttdeci">__IO uint32_t LDVAL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5143</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3b3db55ca4412212bfe2c7454f2c6d5e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b3db55ca4412212bfe2c7454f2c6d5e">MTB_Type::LOCKACCESS</a></div><div class="ttdeci">__I uint32_t LOCKACCESS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4603</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5b34f67e8f631ee467ef7bb5807928af"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5b34f67e8f631ee467ef7bb5807928af">CMT_Type::CGL2</a></div><div class="ttdeci">__IO uint8_t CGL2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1111</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2b9acd9df3468d7b75b459133c98a73b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b9acd9df3468d7b75b459133c98a73b">XCVR_TSM_Type::TIMING48</a></div><div class="ttdeci">__IO uint32_t TIMING48</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10703</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga02485b6c951602d1fc7bc5c4ffc13994"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02485b6c951602d1fc7bc5c4ffc13994">FTFA_Type::FCCOB8</a></div><div class="ttdeci">__IO uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2318</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a1054f452d4a9f059f3af51147ded43c1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1054f452d4a9f059f3af51147ded43c1">Radio_1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:132</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5e4f54756bae47ac70c7edba9c1c154c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5e4f54756bae47ac70c7edba9c1c154c">XCVR_TSM_Type::TIMING40</a></div><div class="ttdeci">__IO uint32_t TIMING40</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10695</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3447a725cbf156b6efbf12893750f9ce"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3447a725cbf156b6efbf12893750f9ce">ZLL_Type::ACKDELAY</a></div><div class="ttdeci">__IO uint32_t ACKDELAY</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12288</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad63eb624e138bbf46358e24f2c4dd2b9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad63eb624e138bbf46358e24f2c4dd2b9">DMA_Type::@279::@284::BITER_ELINKNO</a></div><div class="ttdeci">__IO uint16_t BITER_ELINKNO</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1637</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga925e5cd64e47102087d0a66af786a626"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga925e5cd64e47102087d0a66af786a626">NV_Type::BACKKEY4</a></div><div class="ttdeci">__I uint8_t BACKKEY4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4996</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga87df1a716c395b3f3474710e434e41dc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87df1a716c395b3f3474710e434e41dc">CMT_Type::DMA</a></div><div class="ttdeci">__IO uint8_t DMA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1119</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga97f1c9dcf32bf6af23cd6b977e99d40f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97f1c9dcf32bf6af23cd6b977e99d40f">MCG_Type::C7</a></div><div class="ttdeci">__IO uint8_t C7</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4326</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab2878f9bc537ae1f333168869904ca58"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab2878f9bc537ae1f333168869904ca58">XCVR_TSM_Type::TIMING14</a></div><div class="ttdeci">__IO uint32_t TIMING14</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10669</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa90c98b3b95ed1374dbcf018c74aef79"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa90c98b3b95ed1374dbcf018c74aef79">LPUART_Type::STAT</a></div><div class="ttdeci">__IO uint32_t STAT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3731</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad3423d05c1b61a09639d9ea8b5d3ea66"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad3423d05c1b61a09639d9ea8b5d3ea66">SIM_Type::SOPT5</a></div><div class="ttdeci">__IO uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6282</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae84d7b4597381d16c807ac8c0f77b12c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae84d7b4597381d16c807ac8c0f77b12c">I2C_Type::SLTH</a></div><div class="ttdeci">__IO uint8_t SLTH</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3184</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6589d31839b08fcb52f2155d5c37a254"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6589d31839b08fcb52f2155d5c37a254">DCDC_Type::REG0</a></div><div class="ttdeci">__IO uint32_t REG0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1378</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a1d7b458188a2c65ad95c80fae3496558"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1d7b458188a2c65ad95c80fae3496558">Radio_0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:130</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:110</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7ae51007dfe944a024920d2235734065"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ae51007dfe944a024920d2235734065">XCVR_TSM_Type::PA_RAMP_TBL0</a></div><div class="ttdeci">__IO uint32_t PA_RAMP_TBL0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10650</div></div>
<div class="ttc" id="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:212</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf5f7dd7e0de054a868809b27a17e4207"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf5f7dd7e0de054a868809b27a17e4207">MCG_Type::C6</a></div><div class="ttdeci">__IO uint8_t C6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4319</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabc812c694cfe00501deaa942751fa347"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc812c694cfe00501deaa942751fa347">ZLL_Type::PHY_CTRL</a></div><div class="ttdeci">__IO uint32_t PHY_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12258</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga67ee6ed882d48b23ff9b82a947a1e2ea"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga67ee6ed882d48b23ff9b82a947a1e2ea">CMP_Type::DACCR</a></div><div class="ttdeci">__IO uint8_t DACCR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:980</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600af908d2097af8559204a0855300c7a5a3"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af908d2097af8559204a0855300c7a5a3">kDmaRequestMux0TPM1Overflow</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:251</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0c446648987aaee5bb2cd7c8a2e95519"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0c446648987aaee5bb2cd7c8a2e95519">MTBDWT_Type::@286::COMP</a></div><div class="ttdeci">__IO uint32_t COMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4814</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa40dbfa282a91f2c6564ec9995a6f770"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa40dbfa282a91f2c6564ec9995a6f770">XCVR_PLL_DIG_Type::HPM_BUMP</a></div><div class="ttdeci">__IO uint32_t HPM_BUMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8943</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8257711f5ac3a22ed38ac14eda8831c5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8257711f5ac3a22ed38ac14eda8831c5">DMA_Type::CDNE</a></div><div class="ttdeci">__O uint8_t CDNE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1600</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga04ba3befa62631d7e6e2cfcbd2373c0f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga04ba3befa62631d7e6e2cfcbd2373c0f">XCVR_ZBDEM_Type::CCA_LQI_SRC</a></div><div class="ttdeci">__IO uint32_t CCA_LQI_SRC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12140</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a019afe7b6f7294925b38542a3ef33354"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a019afe7b6f7294925b38542a3ef33354">kDmaRequestMux0Reserved8</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:204</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga63e08b339903a91eb8e42ccf85debdac"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63e08b339903a91eb8e42ccf85debdac">TSI_Type::GENCS</a></div><div class="ttdeci">__IO uint32_t GENCS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7766</div></div>
<div class="ttc" id="system___m_k_w41_z4_8h_html"><div class="ttname"><a href="system___m_k_w41_z4_8h.html">system_MKW41Z4.h</a></div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9c289cf99054de8442c0847062613f18"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c289cf99054de8442c0847062613f18">FTFA_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2305</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga108d8578b256609d13986583fcf6edd7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga108d8578b256609d13986583fcf6edd7">XCVR_TSM_Type::FAST_CTRL2</a></div><div class="ttdeci">__IO uint32_t FAST_CTRL2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10654</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4875202ab7f7a2537e0fe8e4cb230de6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4875202ab7f7a2537e0fe8e4cb230de6">LTC_Type::IFIFO</a></div><div class="ttdeci">__O uint32_t IFIFO</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4071</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa764337ee6b41dfd828043184373684f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa764337ee6b41dfd828043184373684f">kDmaRequestMux0Reserved9</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:205</div></div>
<div class="ttc" id="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:210</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a081076276c196654085b03d81f790384">kDmaRequestMux0DAC0</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:241</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6d9bc1706f67a1a4f62e3cca7c1533d8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d9bc1706f67a1a4f62e3cca7c1533d8">XCVR_RX_DIG_Type::DC_RESID_CTRL</a></div><div class="ttdeci">__IO uint32_t DC_RESID_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9410</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga86e0265651bc121a96023b94c69b3c49"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86e0265651bc121a96023b94c69b3c49">XCVR_ANALOG_Type::RX_BBA</a></div><div class="ttdeci">__IO uint32_t RX_BBA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7956</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1c26bce9144a9606d3f8a60dc750b063"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1c26bce9144a9606d3f8a60dc750b063">FGPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2219</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9423324babed28ac7e0a6990356c8cb1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9423324babed28ac7e0a6990356c8cb1">RCM_Type::RPFW</a></div><div class="ttdeci">__IO uint8_t RPFW</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5454</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9830952a98862ed103ad0cff61b77bb5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9830952a98862ed103ad0cff61b77bb5">LLWU_Type::F3</a></div><div class="ttdeci">__I uint8_t F3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3407</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1150d16f9855062058c3b12511dcd188"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1150d16f9855062058c3b12511dcd188">I2C_Type::FLT</a></div><div class="ttdeci">__IO uint8_t FLT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3180</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga366faa2333304f3085d824a6b21d6f43"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga366faa2333304f3085d824a6b21d6f43">CMP_Type::FPR</a></div><div class="ttdeci">__IO uint8_t FPR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:978</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab73f18d71c748538c0fdcf6a9a5682ef"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab73f18d71c748538c0fdcf6a9a5682ef">XCVR_RX_DIG_Type::BBA_RES_TUNE_LIN_VAL_7_4</a></div><div class="ttdeci">__IO uint32_t BBA_RES_TUNE_LIN_VAL_7_4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9361</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a8f7daed84b359579e610557ac593a74d"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8f7daed84b359579e610557ac593a74d">kDmaRequestMux0Reserved4</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:200</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8ddf01471c80eed1dee969688662cdde"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ddf01471c80eed1dee969688662cdde">XCVR_RX_DIG_Type::RX_CHF_COEF_7</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_7</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9404</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab80b0e0bb4c1aa3e20de93cee5828603"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab80b0e0bb4c1aa3e20de93cee5828603">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6598</div></div>
<div class="ttc" id="struct_r_f_s_y_s___type_html"><div class="ttname"><a href="struct_r_f_s_y_s___type.html">RFSYS_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5544</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacb6a1bc3db8fa6148894140daa6b97e1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb6a1bc3db8fa6148894140daa6b97e1">I2C_Type::A1</a></div><div class="ttdeci">__IO uint8_t A1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3174</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aadd4a4e2b949beeb891c555e14334928">kDmaRequestMux0Disable</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:196</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7adaf881f37145caba5861609765d994"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7adaf881f37145caba5861609765d994">SPI_Type::POPR</a></div><div class="ttdeci">__I uint32_t POPR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6700</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae4123169fcefb48b1be09b131cbbbd51"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4123169fcefb48b1be09b131cbbbd51">PIT_Type::LTMR64H</a></div><div class="ttdeci">__I uint32_t LTMR64H</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5139</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ac914d45890a1cd47cf7351ab2fe3f5fb"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac914d45890a1cd47cf7351ab2fe3f5fb">kDmaRequestMux0Reserved13</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:209</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6c0edcafd91c3baa698617799de6ec35"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c0edcafd91c3baa698617799de6ec35">I2C_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3178</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac804a6b3c6dd17144322e18a1b44ea88"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac804a6b3c6dd17144322e18a1b44ea88">XCVR_TX_DIG_Type::GFSK_COEFF1</a></div><div class="ttdeci">__IO uint32_t GFSK_COEFF1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:11929</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabc20ec564305c380e4b8232be82398b9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc20ec564305c380e4b8232be82398b9">FTFA_Type::SACCH2</a></div><div class="ttdeci">__I uint8_t SACCH2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2333</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:122</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga71c139861c5c28b6a6e81b2b1c72946a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71c139861c5c28b6a6e81b2b1c72946a">TPM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7012</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga07f5dd9c04ba87ea32b88eb657cc77c1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07f5dd9c04ba87ea32b88eb657cc77c1">GENFSK_Type::CRC_POLY</a></div><div class="ttdeci">__IO uint32_t CRC_POLY</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2632</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4ca15ca859d32b7405fec0e035863764"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ca15ca859d32b7405fec0e035863764">DMA_Type::@279::@280::NBYTES_MLOFFNO</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLOFFNO</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1624</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga063b97a92c34c2c0cb7f8746f9f50f3c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga063b97a92c34c2c0cb7f8746f9f50f3c">SIM_Type::CLKDIV1</a></div><div class="ttdeci">__IO uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6292</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga38982a25559e6d8f28481d13fe5dd5d6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38982a25559e6d8f28481d13fe5dd5d6">XCVR_RX_DIG_Type::AUXPLL_FCAL_CTRL</a></div><div class="ttdeci">__IO uint32_t AUXPLL_FCAL_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9415</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab9fc04b3a066466f4b92a8e055db0602"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9fc04b3a066466f4b92a8e055db0602">ZLL_Type::SAM_MATCH</a></div><div class="ttdeci">__I uint32_t SAM_MATCH</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12285</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacd7d3c4a2eef33be0fee961bd6f6a6f1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd7d3c4a2eef33be0fee961bd6f6a6f1">XCVR_ANALOG_Type::RX_TZA</a></div><div class="ttdeci">__IO uint32_t RX_TZA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7958</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad205d7250cea8af8b177be3e861193d8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad205d7250cea8af8b177be3e861193d8">PIT_Type::@287::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5145</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafb017081073fd6b98471c7cacee6e36d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafb017081073fd6b98471c7cacee6e36d">XCVR_RX_DIG_Type::DCOC_CAL_RCP</a></div><div class="ttdeci">__IO uint32_t DCOC_CAL_RCP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9347</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1e455bc96e2ff225de3d0f1bf551cb23"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1e455bc96e2ff225de3d0f1bf551cb23">XCVR_RX_DIG_Type::RX_CHF_COEF_8</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_8</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9405</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaaa2f21bf55384fb04899cb213bbee24e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa2f21bf55384fb04899cb213bbee24e">XCVR_RX_DIG_Type::IQMC_CTRL</a></div><div class="ttdeci">__IO uint32_t IQMC_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9349</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae8436760942c43a7f6b6b8561803dfd7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae8436760942c43a7f6b6b8561803dfd7">I2C_Type::A2</a></div><div class="ttdeci">__IO uint8_t A2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3183</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa0a74e9a5fe5d6ed0c7f8e29d64f5631"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa0a74e9a5fe5d6ed0c7f8e29d64f5631">XCVR_RX_DIG_Type::RXDIG_DFT</a></div><div class="ttdeci">__IO uint32_t RXDIG_DFT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9420</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9d04f09d406768348505eb747ade1e23"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9d04f09d406768348505eb747ade1e23">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6298</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9a966008c6b3e9777985b820a50c7634"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a966008c6b3e9777985b820a50c7634">FTFA_Type::FCCOB3</a></div><div class="ttdeci">__IO uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2307</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaacfec5feeacac6c5b12fd2eef4fcd197"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaacfec5feeacac6c5b12fd2eef4fcd197">MTB_Type::POSITION</a></div><div class="ttdeci">__IO uint32_t POSITION</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4593</div></div>
<div class="ttc" id="stdint_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> stdint.h:37</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa7e4428afe78bf3981d1c834763c5dab"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa7e4428afe78bf3981d1c834763c5dab">ZLL_Type::LENIENCY_MSB</a></div><div class="ttdeci">__IO uint32_t LENIENCY_MSB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12296</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga16ec4a15479493f070d74c29f4e244c5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16ec4a15479493f070d74c29f4e244c5">MTB_Type::PERIPHID1</a></div><div class="ttdeci">__I uint32_t PERIPHID1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4615</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3212280dafed0928fae4335d1780d0ce"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3212280dafed0928fae4335d1780d0ce">LTC_Type::VID2</a></div><div class="ttdeci">__I uint32_t VID2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4066</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga186e457099444315982ffe89d6235393"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga186e457099444315982ffe89d6235393">ROM_Type::SYSACCESS</a></div><div class="ttdeci">__I uint32_t SYSACCESS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5609</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga061286cc7cb156f60492dde07a9ccaef"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga061286cc7cb156f60492dde07a9ccaef">ZLL_Type::MACSHORTADDRS1</a></div><div class="ttdeci">__IO uint32_t MACSHORTADDRS1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12278</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5e152370dc7f083dff49c4e56e669435"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5e152370dc7f083dff49c4e56e669435">SIM_Type::SOPT4</a></div><div class="ttdeci">__IO uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6281</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8588010724781cfb5aa384b100ca9d7e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8588010724781cfb5aa384b100ca9d7e">SPI_Type::@290::PUSHR_SLAVE</a></div><div class="ttdeci">__IO uint32_t PUSHR_SLAVE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6698</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabff7577c6ebde38d940ff6c797617942"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabff7577c6ebde38d940ff6c797617942">XCVR_RX_DIG_Type::LNA_GAIN_LIN_VAL_9</a></div><div class="ttdeci">__IO uint32_t LNA_GAIN_LIN_VAL_9</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9359</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:107</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3c74ef5158fedcba22e72b1112414eae"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3c74ef5158fedcba22e72b1112414eae">XCVR_PLL_DIG_Type::HPM_CAL1</a></div><div class="ttdeci">__IO uint32_t HPM_CAL1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8949</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3f8dc2ae265d799ec159ccd2c2fddabd"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f8dc2ae265d799ec159ccd2c2fddabd">SIM_Type::SOPT2</a></div><div class="ttdeci">__IO uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6279</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabf2e437b3be76a748bd174d7d9a47ef6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf2e437b3be76a748bd174d7d9a47ef6">ANT_Type::XCVR_STS</a></div><div class="ttdeci">__I uint32_t XCVR_STS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:574</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga26266af3b5b60dbcf4ce4eeba865ccc6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga26266af3b5b60dbcf4ce4eeba865ccc6">XCVR_TSM_Type::TIMING05</a></div><div class="ttdeci">__IO uint32_t TIMING05</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10660</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf02c1de4dc7a10addebde14fb6e4fa40"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf02c1de4dc7a10addebde14fb6e4fa40">MTB_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4608</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gace2280e6ee9b76fc2cdc3250fdecf22f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gace2280e6ee9b76fc2cdc3250fdecf22f">XCVR_TSM_Type::TIMING54</a></div><div class="ttdeci">__IO uint32_t TIMING54</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10709</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2727b3fe1ebf5d8aa026f51a4857e293"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2727b3fe1ebf5d8aa026f51a4857e293">DAC_Type::@278::DATL</a></div><div class="ttdeci">__IO uint8_t DATL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1250</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27af4e9f888f0b7b1e8da7e002d98798">PIT_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5137</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae4f7f07f93219f0ff37acb93e9e7e501"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae4f7f07f93219f0ff37acb93e9e7e501">XCVR_RX_DIG_Type::AGC_GAIN_TBL_11_08</a></div><div class="ttdeci">__IO uint32_t AGC_GAIN_TBL_11_08</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9365</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafd5a884a462a6723edaced63ba23ba4e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafd5a884a462a6723edaced63ba23ba4e">MTBDWT_Type::@286::FCT</a></div><div class="ttdeci">__IO uint32_t FCT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4816</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6e4186c987991db2055d1d27cf0f60d9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6e4186c987991db2055d1d27cf0f60d9">TRNG_Type::@295::SBLIM</a></div><div class="ttdeci">__IO uint32_t SBLIM</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7264</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac070940a839fc92e8e4a8c65a6566cdb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac070940a839fc92e8e4a8c65a6566cdb">XCVR_RX_DIG_Type::RX_CHF_COEF_6</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9403</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4cf9d46d19810bfef82bbebea82a8e17"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cf9d46d19810bfef82bbebea82a8e17">GENFSK_Type::CRC_XOR_OUT</a></div><div class="ttdeci">__IO uint32_t CRC_XOR_OUT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2633</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac8db14da050fcf50b52dc461c601cf95"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac8db14da050fcf50b52dc461c601cf95">MCG_Type::S</a></div><div class="ttdeci">__I uint8_t S</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4320</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa97f1aae59ce6efd1a22b9ca279058f0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa97f1aae59ce6efd1a22b9ca279058f0">LLWU_Type::PE1</a></div><div class="ttdeci">__IO uint8_t PE1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3400</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaee1bc6fea174634453dcc7437242275e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee1bc6fea174634453dcc7437242275e">XCVR_TSM_Type::TIMING52</a></div><div class="ttdeci">__IO uint32_t TIMING52</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10707</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf8205d2a8f6f433a429ad72e094d617e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8205d2a8f6f433a429ad72e094d617e">ADC_Type::CLP4</a></div><div class="ttdeci">__IO uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:319</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:124</div></div>
<div class="ttc" id="struct_m_t_b___type_html"><div class="ttname"><a href="struct_m_t_b___type.html">MTB_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4592</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9c6caa2194d8b44c4cdff06b8cfcd8b2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c6caa2194d8b44c4cdff06b8cfcd8b2">XCVR_ANALOG_Type::DFT_OBSV_2</a></div><div class="ttdeci">__IO uint32_t DFT_OBSV_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7966</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3076fe0bf30cde224dfb9c944d517de0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3076fe0bf30cde224dfb9c944d517de0">NV_Type::BACKKEY6</a></div><div class="ttdeci">__I uint8_t BACKKEY6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4994</div></div>
<div class="ttc" id="stdint_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> stdint.h:36</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga85c3dfd94b9d17584178f10529493ea0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85c3dfd94b9d17584178f10529493ea0">XCVR_TSM_Type::TIMING45</a></div><div class="ttdeci">__IO uint32_t TIMING45</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10700</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7f6cce946c1e1f56e0f094b3b46a2961"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7f6cce946c1e1f56e0f094b3b46a2961">XCVR_RX_DIG_Type::DCOC_CAL_GAIN</a></div><div class="ttdeci">__IO uint32_t DCOC_CAL_GAIN</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9344</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga149f5d52c5bd6d6d3eca599db80ad5db"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga149f5d52c5bd6d6d3eca599db80ad5db">XCVR_CTRL_Type::DMA_CTRL</a></div><div class="ttdeci">__IO uint32_t DMA_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8349</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a85eeff0b46973f2b0ae4daf813462d5a">kDmaRequestMux0Reserved1</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:197</div></div>
<div class="ttc" id="struct_b_t_l_e___r_f___type_html"><div class="ttname"><a href="struct_b_t_l_e___r_f___type.html">BTLE_RF_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:905</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga60734d14002d6e8a26ff37a094cb108a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60734d14002d6e8a26ff37a094cb108a">XCVR_PLL_DIG_Type::LPM_SDM_CTRL1</a></div><div class="ttdeci">__IO uint32_t LPM_SDM_CTRL1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8953</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5cd0a65cb6405b93571c05910520fe99"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5cd0a65cb6405b93571c05910520fe99">GENFSK_Type::H1_CFG</a></div><div class="ttdeci">__IO uint32_t H1_CFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2629</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0d786fe85811c7d5c0b96a6f799f9247"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0d786fe85811c7d5c0b96a6f799f9247">XCVR_RX_DIG_Type::AGC_GAIN_TBL_07_04</a></div><div class="ttdeci">__IO uint32_t AGC_GAIN_TBL_07_04</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9364</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae2242656e14a056a43afd653185ee173"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae2242656e14a056a43afd653185ee173">MTB_Type::_BASE</a></div><div class="ttdeci">__I uint32_t _BASE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4596</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8075f4fb5887b43eba04eb636853be29"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8075f4fb5887b43eba04eb636853be29">SIM_Type::SCGC6</a></div><div class="ttdeci">__IO uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6290</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafbd6f1eb8283eca63c4ea3c3d657f149"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbd6f1eb8283eca63c4ea3c3d657f149">LLWU_Type::FILT1</a></div><div class="ttdeci">__IO uint8_t FILT1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3408</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2164524ec77565baad264a25fbc65378"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2164524ec77565baad264a25fbc65378">RCM_Type::SRS1</a></div><div class="ttdeci">__I uint8_t SRS1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5451</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2b9122b2d47a9af8633731129873637f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b9122b2d47a9af8633731129873637f">XCVR_PLL_DIG_Type::HPM_CTRL</a></div><div class="ttdeci">__IO uint32_t HPM_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8947</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3b45993d28df53171645290c45bdb55c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b45993d28df53171645290c45bdb55c">FTFA_Type::FCCOB1</a></div><div class="ttdeci">__IO uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2309</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6533a725e5ee4892879f0b6d9dd6675a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6533a725e5ee4892879f0b6d9dd6675a">MCG_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4316</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6877ca711f7128a696a9d876a7e45d83"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6877ca711f7128a696a9d876a7e45d83">ZLL_Type::SLOT_PRELOAD</a></div><div class="ttdeci">__IO uint32_t SLOT_PRELOAD</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12292</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac53cb29f8a090565bec5e94b6b808572"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac53cb29f8a090565bec5e94b6b808572">FGPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2218</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1907fadea402950daedf0f78164d3f63"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1907fadea402950daedf0f78164d3f63">XCVR_CTRL_Type::DTEST_CTRL</a></div><div class="ttdeci">__IO uint32_t DTEST_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8351</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab97de3df622866927a564b0c9b04f447"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab97de3df622866927a564b0c9b04f447">XCVR_RX_DIG_Type::LNA_GAIN_VAL_8</a></div><div class="ttdeci">__IO uint32_t LNA_GAIN_VAL_8</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9353</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5d68db1f3966628f7a16b2238864b39c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5d68db1f3966628f7a16b2238864b39c">XCVR_RX_DIG_Type::AGC_GAIN_TBL_03_00</a></div><div class="ttdeci">__IO uint32_t AGC_GAIN_TBL_03_00</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9363</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa0da3d6ede3a90b0697a300ddf18cd65"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa0da3d6ede3a90b0697a300ddf18cd65">NV_Type::BACKKEY0</a></div><div class="ttdeci">__I uint8_t BACKKEY0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4992</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga34bd20709bd796acc0381915c735da69"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga34bd20709bd796acc0381915c735da69">XCVR_TSM_Type::TIMING21</a></div><div class="ttdeci">__IO uint32_t TIMING21</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10676</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a13ceda5930d743b9f0f62605a6a93aee"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a13ceda5930d743b9f0f62605a6a93aee">kDmaRequestMux0Reserved29</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:225</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga88892bb379e6b5874648f7ba567fdc7f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88892bb379e6b5874648f7ba567fdc7f">GENFSK_Type::WHITEN_CFG</a></div><div class="ttdeci">__IO uint32_t WHITEN_CFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2634</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga16dc341902c31ad93e762f4828078579"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16dc341902c31ad93e762f4828078579">TRNG_Type::@311::SCR6PC</a></div><div class="ttdeci">__I uint32_t SCR6PC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7297</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadef3ca76f09900f20526b6c5c1be7018"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadef3ca76f09900f20526b6c5c1be7018">RSIM_Type::DSM_CONTROL</a></div><div class="ttdeci">__IO uint32_t DSM_CONTROL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5735</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga31235a08f568be7aa41963234a9d676c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga31235a08f568be7aa41963234a9d676c">DMA_Type::SEEI</a></div><div class="ttdeci">__O uint8_t SEEI</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1597</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1b6283ec3e83990f9f1645e42a7bda45"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b6283ec3e83990f9f1645e42a7bda45">XCVR_TSM_Type::TIMING01</a></div><div class="ttdeci">__IO uint32_t TIMING01</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10656</div></div>
<div class="ttc" id="struct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdoc">I2C registers (I2C) </div><div class="ttdef"><b>Definition:</b> DA14680BA.h:1101</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa3dd76d7f56ff81b1a2502286c9c1dd0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa3dd76d7f56ff81b1a2502286c9c1dd0">XCVR_RX_DIG_Type::DCOC_TZA_STEP_4</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9377</div></div>
<div class="ttc" id="struct_x_c_v_r___t_s_m___type_html"><div class="ttname"><a href="struct_x_c_v_r___t_s_m___type.html">XCVR_TSM_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10642</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9ce5e547610ae5a721c2439d5dee1e5b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ce5e547610ae5a721c2439d5dee1e5b">XCVR_RX_DIG_Type::IQMC_CAL</a></div><div class="ttdeci">__IO uint32_t IQMC_CAL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9350</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga884f76324ea7a784261cd78236e4545c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga884f76324ea7a784261cd78236e4545c">ZLL_Type::T1CMP</a></div><div class="ttdeci">__IO uint32_t T1CMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12261</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga339e554f6ce0e1633a1e07f5ee9fd2ca"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga339e554f6ce0e1633a1e07f5ee9fd2ca">FTFA_Type::FCCOB0</a></div><div class="ttdeci">__IO uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2310</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga369ba1df77882d845ed4ec1f5560bcf5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ba1df77882d845ed4ec1f5560bcf5">XCVR_CTRL_Type::CRC_RES_OUT</a></div><div class="ttdeci">__I uint32_t CRC_RES_OUT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8358</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0b3f4c41f87ca52c3b6bca0bafa0df6b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0b3f4c41f87ca52c3b6bca0bafa0df6b">TPM_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7020</div></div>
<div class="ttc" id="struct_x_c_v_r___t_x___d_i_g___type_html"><div class="ttname"><a href="struct_x_c_v_r___t_x___d_i_g___type.html">XCVR_TX_DIG_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:11924</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1cd05224fedad4b18ec18af04700e5b2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cd05224fedad4b18ec18af04700e5b2">DMA_Type::@279::DOFF</a></div><div class="ttdeci">__IO uint16_t DOFF</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1629</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac91477a36f8fc0472d7453160223cd3f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91477a36f8fc0472d7453160223cd3f">XCVR_RX_DIG_Type::AUXPLL_FCAL_CNT6</a></div><div class="ttdeci">__I uint32_t AUXPLL_FCAL_CNT6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9416</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae0d53fedd3c877bac72fbd6adbadb197"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae0d53fedd3c877bac72fbd6adbadb197">TRNG_Type::SCMISC</a></div><div class="ttdeci">__IO uint32_t SCMISC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7256</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1a8325ce0038027fba52faba389bda71"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1a8325ce0038027fba52faba389bda71">XCVR_TSM_Type::TIMING58</a></div><div class="ttdeci">__IO uint32_t TIMING58</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10713</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacc34fda0519e96304c90539eaa110979"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc34fda0519e96304c90539eaa110979">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:320</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8e5e0a4b51a801f6304e25dea87472be"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8e5e0a4b51a801f6304e25dea87472be">XCVR_TSM_Type::TIMING43</a></div><div class="ttdeci">__IO uint32_t TIMING43</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10698</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga48ab28cdcade6a2981c296cdd1813434"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48ab28cdcade6a2981c296cdd1813434">XCVR_TX_DIG_Type::RF_DFT_BIST_2</a></div><div class="ttdeci">__IO uint32_t RF_DFT_BIST_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:11933</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga399b48cbc4f0a00372c377f7a24866cb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga399b48cbc4f0a00372c377f7a24866cb">ZLL_Type::MACLONGADDRS1_MSB</a></div><div class="ttdeci">__IO uint32_t MACLONGADDRS1_MSB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12280</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab41180d1585284eb32f0ee88f2e59b64"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab41180d1585284eb32f0ee88f2e59b64">XCVR_TSM_Type::TIMING28</a></div><div class="ttdeci">__IO uint32_t TIMING28</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10683</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga95093d4614dc3a6c32305f262f3f3aaa"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga95093d4614dc3a6c32305f262f3f3aaa">XCVR_RX_DIG_Type::LNA_GAIN_LIN_VAL_5_3</a></div><div class="ttdeci">__IO uint32_t LNA_GAIN_LIN_VAL_5_3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9357</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga60054d9772af540ff3d88432d724137f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga60054d9772af540ff3d88432d724137f">RSIM_Type::CONTROL</a></div><div class="ttdeci">__IO uint32_t CONTROL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5728</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3f3f887db2af77b4983c4b4b24ecf3d5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f3f887db2af77b4983c4b4b24ecf3d5">TRNG_Type::@309::SCR5C</a></div><div class="ttdeci">__I uint32_t SCR5C</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7293</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf0c0baa93492b593c75b66cd3578906a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf0c0baa93492b593c75b66cd3578906a">FTFA_Type::SACCH3</a></div><div class="ttdeci">__I uint8_t SACCH3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2332</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae959a34b13cf9ea0076fda72fcf4cf70"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae959a34b13cf9ea0076fda72fcf4cf70">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:318</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga63059b18d3d1ea9d10b88744c30e6f20"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63059b18d3d1ea9d10b88744c30e6f20">CMT_Type::MSC</a></div><div class="ttdeci">__IO uint8_t MSC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1113</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7ce31cefe1df2a42897aa9d7f6e0edb4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ce31cefe1df2a42897aa9d7f6e0edb4">LTC_Type::ICVS</a></div><div class="ttdeci">__IO uint32_t ICVS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4049</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7e8993cab8accca3a3fe4ed2d12015ad"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7e8993cab8accca3a3fe4ed2d12015ad">XCVR_RX_DIG_Type::DCOC_TZA_STEP_3</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9376</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600afaba8c07617eb1550602256ada05f289">kDmaRequestMux0I2C1</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:219</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae66b179d39862bb7d0f8ba9b4c2c58a8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae66b179d39862bb7d0f8ba9b4c2c58a8">LLWU_Type::PE3</a></div><div class="ttdeci">__IO uint8_t PE3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3402</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga22e5df8ec02f6f9fb1aae7aab10f7ac6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga22e5df8ec02f6f9fb1aae7aab10f7ac6">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5250</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8390d51184687794c312ac5148cc9e2b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8390d51184687794c312ac5148cc9e2b">LLWU_Type::F2</a></div><div class="ttdeci">__IO uint8_t F2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3406</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:101</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7ab9f1ae6db58117fa70fea05e2b87a4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7ab9f1ae6db58117fa70fea05e2b87a4">XCVR_TSM_Type::TIMING27</a></div><div class="ttdeci">__IO uint32_t TIMING27</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10682</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa8a276e320ecc106bb5f383f06bf066b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa8a276e320ecc106bb5f383f06bf066b">FTFA_Type::XACCH1</a></div><div class="ttdeci">__I uint8_t XACCH1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2326</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga285cfa8eeffbd0a9e9fd974b77a6fee6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga285cfa8eeffbd0a9e9fd974b77a6fee6">XCVR_RX_DIG_Type::RX_CHF_COEF_3</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9400</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6c91c050b08f9eee17390cc293d8e187"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6c91c050b08f9eee17390cc293d8e187">ZLL_Type::PA_PWR</a></div><div class="ttdeci">__IO uint32_t PA_PWR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12266</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga898a901fd74b88544978df4ee408ac18"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga898a901fd74b88544978df4ee408ac18">XCVR_TSM_Type::TIMING20</a></div><div class="ttdeci">__IO uint32_t TIMING20</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10675</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafabfe869c2da8a9974cac1da36481312"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafabfe869c2da8a9974cac1da36481312">LPTMR_Type::CNR</a></div><div class="ttdeci">__IO uint32_t CNR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3640</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae154cfc39aa9ad234093c3a7a469a27d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae154cfc39aa9ad234093c3a7a469a27d">I2C_Type::SLTL</a></div><div class="ttdeci">__IO uint8_t SLTL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3185</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadda8a7a49d3da567fe7cc125bfa484ba"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadda8a7a49d3da567fe7cc125bfa484ba">ANT_Type::NTW_ADR_1</a></div><div class="ttdeci">__IO uint32_t NTW_ADR_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:580</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:121</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4fa927e3370c85b13ea9ad67312d3ec1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4fa927e3370c85b13ea9ad67312d3ec1">FTFA_Type::FCCOB7</a></div><div class="ttdeci">__IO uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2311</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga50e894a692d2020d708ad16b06f779d7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50e894a692d2020d708ad16b06f779d7">XCVR_RX_DIG_Type::DCOC_CAL_BETA_Q</a></div><div class="ttdeci">__I uint32_t DCOC_CAL_BETA_Q</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9386</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga828c8c2e7be84d7ce9062b7c0625c987"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga828c8c2e7be84d7ce9062b7c0625c987">XCVR_TSM_Type::TIMING38</a></div><div class="ttdeci">__IO uint32_t TIMING38</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10693</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a0a238db6f37abc2b286899f6bf943a2e"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0a238db6f37abc2b286899f6bf943a2e">kDmaRequestMux0Reserved38</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:234</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadac134f6fa860ce95fa218a286ea09ef"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadac134f6fa860ce95fa218a286ea09ef">CMT_Type::CMD4</a></div><div class="ttdeci">__IO uint8_t CMD4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1117</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab715ae4b8d7a52b050b97bb1048fc2a2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab715ae4b8d7a52b050b97bb1048fc2a2">DAC_Type::@278::DATH</a></div><div class="ttdeci">__IO uint8_t DATH</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1251</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga13d4760c84e36dd4edeeb58eeb321696"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga13d4760c84e36dd4edeeb58eeb321696">XCVR_CTRL_Type::LPPS_CTRL</a></div><div class="ttdeci">__IO uint32_t LPPS_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8354</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac219c4a11091569a84bbe4f7b6121738"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac219c4a11091569a84bbe4f7b6121738">XCVR_TSM_Type::TIMING11</a></div><div class="ttdeci">__IO uint32_t TIMING11</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10666</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a0b7d8178e3031edd5d3d4b5a7b33ab94"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0b7d8178e3031edd5d3d4b5a7b33ab94">kDmaRequestMux0Reserved31</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:227</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf3a2877c556f586face2959ad88d8349"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf3a2877c556f586face2959ad88d8349">DMA_Type::DCHPRI1</a></div><div class="ttdeci">__IO uint8_t DCHPRI1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1615</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aed990911c11b6bd2072793fbac8a30ec"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aed990911c11b6bd2072793fbac8a30ec">kDmaRequestMux0LPUART0Tx</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:199</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga974cfae25eb12aa64fb2cc745e7e4f2b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga974cfae25eb12aa64fb2cc745e7e4f2b">XCVR_ZBDEM_Type::PN_CODE</a></div><div class="ttdeci">__IO uint32_t PN_CODE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12138</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaee068f480f00259c2c95764fe5024e22"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee068f480f00259c2c95764fe5024e22">ZLL_Type::BSM_CTRL</a></div><div class="ttdeci">__IO uint32_t BSM_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12277</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0f42a5819fb672611b39de18e5214200"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f42a5819fb672611b39de18e5214200">ZLL_Type::SEQ_CTRL_STS</a></div><div class="ttdeci">__IO uint32_t SEQ_CTRL_STS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12287</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa33d72840d8ab4e3faa81fbe052a2993"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa33d72840d8ab4e3faa81fbe052a2993">ZLL_Type::SAM_TABLE</a></div><div class="ttdeci">__IO uint32_t SAM_TABLE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12284</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaece2c880dc5ba01a2fc9326dc080dc26"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaece2c880dc5ba01a2fc9326dc080dc26">TRNG_Type::STATUS</a></div><div class="ttdeci">__I uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7300</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5704aaa9940312ccd60ee44f31932094"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5704aaa9940312ccd60ee44f31932094">LLWU_Type::FILT2</a></div><div class="ttdeci">__IO uint8_t FILT2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3409</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae07a45916f0e2fae833fc86ff00453e2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae07a45916f0e2fae833fc86ff00453e2">XCVR_TSM_Type::TIMING24</a></div><div class="ttdeci">__IO uint32_t TIMING24</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10679</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga32896f14fd2897523a91974664932241"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga32896f14fd2897523a91974664932241">SPI_Type::TXFR0</a></div><div class="ttdeci">__I uint32_t TXFR0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6701</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf3cb39893eb333c0a141b4a0d0c6f720"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf3cb39893eb333c0a141b4a0d0c6f720">XCVR_RX_DIG_Type::RX_CHF_COEF_5</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_5</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9402</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3a22682e0d13946501bd1807f3f378a7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3a22682e0d13946501bd1807f3f378a7">BTLE_RF_Type::DSM_STATUS</a></div><div class="ttdeci">__I uint16_t DSM_STATUS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:909</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa4ca5b627931a03b02c1d4ac01e664d5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4ca5b627931a03b02c1d4ac01e664d5">NV_Type::BACKKEY5</a></div><div class="ttdeci">__I uint8_t BACKKEY5</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4995</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga94dea30a2694ee7f503572038ba68249"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga94dea30a2694ee7f503572038ba68249">FTFA_Type::FCCOB5</a></div><div class="ttdeci">__IO uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2313</div></div>
<div class="ttc" id="struct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdoc">SPI registers (SPI) </div><div class="ttdef"><b>Definition:</b> DA14680BA.h:1818</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga711f5d817ba928dcf4f8a85d29f3f77b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga711f5d817ba928dcf4f8a85d29f3f77b">XCVR_RX_DIG_Type::DCOC_TZA_STEP_8</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_8</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9381</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5c93319a7f968c5724be2983cdd7f128"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5c93319a7f968c5724be2983cdd7f128">XCVR_ANALOG_Type::BB_LDO_2</a></div><div class="ttdeci">__IO uint32_t BB_LDO_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7954</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga78b64ba87ff746ca1b37ec0d5eed77eb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga78b64ba87ff746ca1b37ec0d5eed77eb">XCVR_ZBDEM_Type::PN_TYPE</a></div><div class="ttdeci">__IO uint32_t PN_TYPE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12137</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf334e262746cc7d883ad625d986ec28f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf334e262746cc7d883ad625d986ec28f">XCVR_RX_DIG_Type::AGC_CTRL_3</a></div><div class="ttdeci">__IO uint32_t AGC_CTRL_3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9335</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaef000e29f3b219eb64c053000c22fe97"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef000e29f3b219eb64c053000c22fe97">FTFA_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2303</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4f61aee197d5067cc31a3088a146f46a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f61aee197d5067cc31a3088a146f46a">ZLL_Type::MACSHORTADDRS0</a></div><div class="ttdeci">__IO uint32_t MACSHORTADDRS0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12269</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga74ca6eec9db43cb02619bd42ef614d5a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga74ca6eec9db43cb02619bd42ef614d5a">ZLL_Type::SAM_CTRL</a></div><div class="ttdeci">__IO uint32_t SAM_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12283</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2ccafb211d059f7673357ae5bd2c6f18"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ccafb211d059f7673357ae5bd2c6f18">MTBDWT_Type::TBCTRL</a></div><div class="ttdeci">__IO uint32_t TBCTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4820</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6f69896b68c911026a7b60170918a560"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f69896b68c911026a7b60170918a560">DMA_Type::ERR</a></div><div class="ttdeci">__IO uint32_t ERR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1607</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacce1054697f9c229474b3423aab81612"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacce1054697f9c229474b3423aab81612">GENFSK_Type::PB_PARTITION</a></div><div class="ttdeci">__IO uint32_t PB_PARTITION</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2638</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae655267e67e5ed42554564818a5422a1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae655267e67e5ed42554564818a5422a1">DMA_Type::@279::ATTR</a></div><div class="ttdeci">__IO uint16_t ATTR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1621</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a3911c8f394f983ac74f5034ca80ae729"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a3911c8f394f983ac74f5034ca80ae729">kDmaRequestMux0LTC0OutputFIFO</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:217</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac549f134c2167ee60b0ea44e0e1fef9e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac549f134c2167ee60b0ea44e0e1fef9e">DMA_Type::DCHPRI3</a></div><div class="ttdeci">__IO uint8_t DCHPRI3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1613</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaef77a53fb6962f329978c788b3c1e637"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaef77a53fb6962f329978c788b3c1e637">FGPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2216</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab83ecd61515a229daa91f7ee98f377d7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab83ecd61515a229daa91f7ee98f377d7">DMA_Type::@279::SOFF</a></div><div class="ttdeci">__IO uint16_t SOFF</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1620</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4c4f3a161bc3719ef9435978711ebfff"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4c4f3a161bc3719ef9435978711ebfff">XCVR_RX_DIG_Type::AUXPLL_FCAL_CNT5_4</a></div><div class="ttdeci">__I uint32_t AUXPLL_FCAL_CNT5_4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9417</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga48ce51d9f48c30679a5881eb8b2a8cb6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga48ce51d9f48c30679a5881eb8b2a8cb6">TRNG_Type::@309::SCR5L</a></div><div class="ttdeci">__IO uint32_t SCR5L</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7294</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad38d8d9691e23bb395d7b9030040693a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad38d8d9691e23bb395d7b9030040693a">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint8_t PMSTAT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6601</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga85880705c28fcc199112e1ed40773677"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga85880705c28fcc199112e1ed40773677">FTFA_Type::FPROT0</a></div><div class="ttdeci">__IO uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2322</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga06f204f3d6e31fa8b5c3af07bc098278"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga06f204f3d6e31fa8b5c3af07bc098278">FTFA_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2304</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7bac57e5cdb5101045bf1a9e98458b73"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7bac57e5cdb5101045bf1a9e98458b73">RSIM_Type::ACTIVE_DELAY</a></div><div class="ttdeci">__IO uint32_t ACTIVE_DELAY</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5729</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga079c2b224370098d9da48cef6978c943"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga079c2b224370098d9da48cef6978c943">FTFA_Type::FACSN</a></div><div class="ttdeci">__I uint8_t FACSN</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2342</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacdaf356ffe42125ef3a82e4439a2e3c9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacdaf356ffe42125ef3a82e4439a2e3c9">VREF_Type::TRM</a></div><div class="ttdeci">__IO uint8_t TRM</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7883</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8305f059b4d8cc6aad3a930c3acb53f5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8305f059b4d8cc6aad3a930c3acb53f5">ZLL_Type::IRQSTS</a></div><div class="ttdeci">__IO uint32_t IRQSTS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12257</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac541f85afcf98c5b7ee2b89fcbf2c2be"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac541f85afcf98c5b7ee2b89fcbf2c2be">XCVR_TSM_Type::TIMING31</a></div><div class="ttdeci">__IO uint32_t TIMING31</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10686</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga924059832a57038f03cd3066822a4eae"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga924059832a57038f03cd3066822a4eae">XCVR_TSM_Type::TIMING32</a></div><div class="ttdeci">__IO uint32_t TIMING32</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10687</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5341</div></div>
<div class="ttc" id="struct_x_c_v_r___p_h_y___type_html"><div class="ttname"><a href="struct_x_c_v_r___p_h_y___type.html">XCVR_PHY_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8678</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:117</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8a615de19ed22cd9284fb7e12b6ca8ee"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8a615de19ed22cd9284fb7e12b6ca8ee">LTC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:129</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafb0e7eea3e1e0322f8c4e8ee30cee8ce"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafb0e7eea3e1e0322f8c4e8ee30cee8ce">XCVR_CTRL_Type::RF_NOT_ALLOWED_CTRL</a></div><div class="ttdeci">__IO uint32_t RF_NOT_ALLOWED_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8355</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1cc2d6954ca002237cf69c29c4c8fdaf"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cc2d6954ca002237cf69c29c4c8fdaf">ADC_Type::CLM3</a></div><div class="ttdeci">__IO uint32_t CLM3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:328</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a0d2407c5984f2a6f57d085f67f6e4aa8">kDmaRequestMux0I2C0</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:218</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaaafdc4eddd9d9e84f3175cf74e29f1b0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaafdc4eddd9d9e84f3175cf74e29f1b0">LLWU_Type::ME</a></div><div class="ttdeci">__IO uint8_t ME</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3404</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf4a2b4306ea1f45169f48e500268e414"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf4a2b4306ea1f45169f48e500268e414">TRNG_Type::@295::TOTSAM</a></div><div class="ttdeci">__I uint32_t TOTSAM</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7265</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga59168eda4690de8b4b61d6b940d010a6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59168eda4690de8b4b61d6b940d010a6">I2C_Type::F</a></div><div class="ttdeci">__IO uint8_t F</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3175</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:113</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8ae24d109ac23f5659ba868c5506d418"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8ae24d109ac23f5659ba868c5506d418">XCVR_TSM_Type::TIMING19</a></div><div class="ttdeci">__IO uint32_t TIMING19</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10674</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad84d20ccbf12eca9317af4e4511033a8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad84d20ccbf12eca9317af4e4511033a8">SPI_Type::@290::PUSHR</a></div><div class="ttdeci">__IO uint32_t PUSHR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6697</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga919f6bc9cac8f7d85e1fdb1c6e86bb13"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga919f6bc9cac8f7d85e1fdb1c6e86bb13">XCVR_RX_DIG_Type::DCOC_CAL_BETA_I</a></div><div class="ttdeci">__I uint32_t DCOC_CAL_BETA_I</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9387</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4f920936a8fc32483b3ebd9b0674b450"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4f920936a8fc32483b3ebd9b0674b450">DAC_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1257</div></div>
<div class="ttc" id="struct_v_r_e_f___type_html"><div class="ttname"><a href="struct_v_r_e_f___type.html">VREF_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7882</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9c229965c5de3a76f0f694f7f008bd27"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c229965c5de3a76f0f694f7f008bd27">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:314</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3c6b2dbabce20880a5d35da93176e863"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3c6b2dbabce20880a5d35da93176e863">TPM_Type::@292::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7016</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab7d3186bd28d1c5af25908b74bdb1c67"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab7d3186bd28d1c5af25908b74bdb1c67">XCVR_CTRL_Type::DMA_DATA</a></div><div class="ttdeci">__I uint32_t DMA_DATA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8350</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga02fc032409eff0a4f91d74db36a18003"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02fc032409eff0a4f91d74db36a18003">XCVR_TSM_Type::TIMING15</a></div><div class="ttdeci">__IO uint32_t TIMING15</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10670</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga758faafc20c20806df9267730ac4bd6a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga758faafc20c20806df9267730ac4bd6a">SMC_Type::STOPCTRL</a></div><div class="ttdeci">__IO uint8_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6600</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabf303bd9c744b7cfb3da6e88decd36fa"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabf303bd9c744b7cfb3da6e88decd36fa">XCVR_TSM_Type::TIMING23</a></div><div class="ttdeci">__IO uint32_t TIMING23</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10678</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaeabd12dc10a19a2f333e39bb5f329295"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeabd12dc10a19a2f333e39bb5f329295">ROM_Type::TABLEMARK</a></div><div class="ttdeci">__I uint32_t TABLEMARK</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5607</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga37c9d7181170ae42cdd3f3015ccaa111"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37c9d7181170ae42cdd3f3015ccaa111">DMA_Type::DCHPRI0</a></div><div class="ttdeci">__IO uint8_t DCHPRI0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1616</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aac89c68ba0e3679dd71bf56b347bfa7f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aac89c68ba0e3679dd71bf56b347bfa7f">PORTB_PORTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:137</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga821c25191533123bf8aca63e3dc2b79e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga821c25191533123bf8aca63e3dc2b79e">DMA_Type::@279::SADDR</a></div><div class="ttdeci">__IO uint32_t SADDR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1619</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a34a0199063cd6aad6947f4e2562ab964"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a34a0199063cd6aad6947f4e2562ab964">kDmaRequestMux0Reserved53</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:249</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2e7dbb083aa18329acdf92688be9ad54"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2e7dbb083aa18329acdf92688be9ad54">ZLL_Type::MACLONGADDRS0_MSB</a></div><div class="ttdeci">__IO uint32_t MACLONGADDRS0_MSB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12271</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa35a6713b1e2aafa0749f986730795cb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa35a6713b1e2aafa0749f986730795cb">TPM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7014</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafaacffb4f67efcb63a0372140c4e50cb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafaacffb4f67efcb63a0372140c4e50cb">TRNG_Type::INT_MASK</a></div><div class="ttdeci">__IO uint32_t INT_MASK</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7313</div></div>
<div class="ttc" id="struct_r_s_i_m___type_html"><div class="ttname"><a href="struct_r_s_i_m___type.html">RSIM_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5727</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7006c26539198fbc8729e0386bffdd40"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7006c26539198fbc8729e0386bffdd40">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6120</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae0ad5dd66c2109955a90e1a6f4720a43"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae0ad5dd66c2109955a90e1a6f4720a43">NV_Type::BACKKEY2</a></div><div class="ttdeci">__I uint8_t BACKKEY2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4990</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga70dba78a9955734512a852eeea205781"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga70dba78a9955734512a852eeea205781">FTFA_Type::FCCOB2</a></div><div class="ttdeci">__IO uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2308</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad54aa92be9fc988e74d55d2d3daae8ad"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad54aa92be9fc988e74d55d2d3daae8ad">DAC_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1256</div></div>
<div class="ttc" id="stdint_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:38</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf19ccf658af276a85d0570251c968925"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf19ccf658af276a85d0570251c968925">XCVR_RX_DIG_Type::LNA_GAIN_VAL_7_4</a></div><div class="ttdeci">__IO uint32_t LNA_GAIN_VAL_7_4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9352</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac96adb55ff812d1435605705c1d17d86"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac96adb55ff812d1435605705c1d17d86">XCVR_RX_DIG_Type::RX_CHF_COEF_11</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_11</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9408</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae20cd4616d206938dcbdd0d89294a1c5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae20cd4616d206938dcbdd0d89294a1c5">ADC_Type::CLM4</a></div><div class="ttdeci">__IO uint32_t CLM4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:327</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3597835092bc632872bafa91284ff6ba"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3597835092bc632872bafa91284ff6ba">RSIM_Type::ZIG_WAKE</a></div><div class="ttdeci">__IO uint32_t ZIG_WAKE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5740</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad0799e7eadfb45df21ff4002bd2bff46"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad0799e7eadfb45df21ff4002bd2bff46">TRNG_Type::@299::SCML</a></div><div class="ttdeci">__IO uint32_t SCML</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7274</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9ebff4a243ecc983d7f4de875b7669d6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9ebff4a243ecc983d7f4de875b7669d6">MTB_Type::PERIPHID3</a></div><div class="ttdeci">__I uint32_t PERIPHID3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4617</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab8c3cb484b228fe2fa56b9ce5c1996bc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab8c3cb484b228fe2fa56b9ce5c1996bc">XCVR_PLL_DIG_Type::LPM_SDM_CTRL3</a></div><div class="ttdeci">__IO uint32_t LPM_SDM_CTRL3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8955</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa9cb66330be671edfcc323fdb04bf1c6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa9cb66330be671edfcc323fdb04bf1c6">XCVR_TSM_Type::TIMING09</a></div><div class="ttdeci">__IO uint32_t TIMING09</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10664</div></div>
<div class="ttc" id="struct_d_c_d_c___type_html"><div class="ttname"><a href="struct_d_c_d_c___type.html">DCDC_Type</a></div><div class="ttdoc">DCDC registers (DCDC) </div><div class="ttdef"><b>Definition:</b> DA14680BA.h:517</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga42fa40dda0fa3aee0b861bdf6ffa1eae"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga42fa40dda0fa3aee0b861bdf6ffa1eae">NV_Type::BACKKEY1</a></div><div class="ttdeci">__I uint8_t BACKKEY1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4991</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga909d70d4d88dd6731a07b76a21c8214b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga909d70d4d88dd6731a07b76a21c8214b">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3638</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga32af8cf2b55296763149d66c4928cdd2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga32af8cf2b55296763149d66c4928cdd2">LTC_Type::STA</a></div><div class="ttdeci">__IO uint32_t STA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4056</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabb9ddffedafd3f38e503c11d44d35181"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb9ddffedafd3f38e503c11d44d35181">TRNG_Type::@305::SCR3C</a></div><div class="ttdeci">__I uint32_t SCR3C</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7285</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aaf0e306be85f7d3cce57dbbba5e648cf">TPM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:125</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6850b1b7108ace2b7369a0f07a31db57">CMT_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:120</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ae1d795f442870f23812ff6aae028262d"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae1d795f442870f23812ff6aae028262d">kDmaRequestMux0TPM0Overflow</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:250</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga15137aabeb9b8126fa70114b7266bbd5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15137aabeb9b8126fa70114b7266bbd5">ANT_Type::DSM_CTRL</a></div><div class="ttdeci">__IO uint32_t DSM_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:584</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a371fe761bc74e0c3a7e11d4d3a0fdcda"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a371fe761bc74e0c3a7e11d4d3a0fdcda">kDmaRequestMux0Reserved58</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:254</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4747eceded44bcf684f7da48b00578ec"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4747eceded44bcf684f7da48b00578ec">XCVR_TSM_Type::TIMING36</a></div><div class="ttdeci">__IO uint32_t TIMING36</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10691</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a5f859ebbe56969e38d7f55ede49fb220"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5f859ebbe56969e38d7f55ede49fb220">kDmaRequestMux0Reserved39</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:235</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600adaf3ec64c4ecb1e4e377d5eb9ff28643"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600adaf3ec64c4ecb1e4e377d5eb9ff28643">kDmaRequestMux0Reserved59</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:255</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ac608dd2030ddde3872954f70388515fc">kDmaRequestMux0ADC0</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:236</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html"><div class="ttname"><a href="struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3399</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0c6b967745d0bb3e1bd280f7dd98db49"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0c6b967745d0bb3e1bd280f7dd98db49">SIM_Type::SCGC5</a></div><div class="ttdeci">__IO uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6289</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a05af759cc53622834452838eda32cfd8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a05af759cc53622834452838eda32cfd8">kDmaRequestMux0Reserved30</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:226</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2a0c766795fb67d8534ca04b5bee2ab6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2a0c766795fb67d8534ca04b5bee2ab6">ANT_Type::IRQ_CTRL</a></div><div class="ttdeci">__IO uint32_t IRQ_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:568</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaaa08b4b51832b81745914363847a9cc0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa08b4b51832b81745914363847a9cc0">XCVR_TSM_Type::OVRD3</a></div><div class="ttdeci">__IO uint32_t OVRD3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10648</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafe37298e67ad42560476e8ac909b5ee5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafe37298e67ad42560476e8ac909b5ee5">LTC_Type::AADSZ</a></div><div class="ttdeci">__IO uint32_t AADSZ</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4059</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacb3c733a52a45ab759f6a6d76d59b86c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacb3c733a52a45ab759f6a6d76d59b86c">FTFA_Type::FPROT3</a></div><div class="ttdeci">__IO uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2319</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaac796478e9fdd908d4bccc7b754de080"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac796478e9fdd908d4bccc7b754de080">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6299</div></div>
<div class="ttc" id="struct_t_r_n_g___type_html"><div class="ttname"><a href="struct_t_r_n_g___type.html">TRNG_Type</a></div><div class="ttdoc">TRNG registers (TRNG) </div><div class="ttdef"><b>Definition:</b> DA14680BA.h:1887</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaec38273b2becc1934c1948cabe7b2179"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaec38273b2becc1934c1948cabe7b2179">XCVR_TSM_Type::TIMING26</a></div><div class="ttdeci">__IO uint32_t TIMING26</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10681</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3b02426bfa61c514eb2dcae1425c4a08"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3b02426bfa61c514eb2dcae1425c4a08">XCVR_ANALOG_Type::BB_LDO_1</a></div><div class="ttdeci">__IO uint32_t BB_LDO_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7953</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad4c4e97c96834aa4b5c30afdcde6d67c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad4c4e97c96834aa4b5c30afdcde6d67c">XCVR_PHY_Type::NTW_ADR_BSM</a></div><div class="ttdeci">__IO uint32_t NTW_ADR_BSM</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8686</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa12de5a275a5990d92531c3e74b950ff"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa12de5a275a5990d92531c3e74b950ff">TRNG_Type::PKRCNT32</a></div><div class="ttdeci">__I uint32_t PKRCNT32</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7303</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga89f0e0f96f26f5ffc7a7906035fe7bd5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga89f0e0f96f26f5ffc7a7906035fe7bd5">XCVR_PLL_DIG_Type::CTUNE_CNT3_2</a></div><div class="ttdeci">__I uint32_t CTUNE_CNT3_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8962</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga00ed4856c576e935aad1353970e6036f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga00ed4856c576e935aad1353970e6036f">XCVR_TSM_Type::TIMING03</a></div><div class="ttdeci">__IO uint32_t TIMING03</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10658</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga50bb587fcfdddaa49c5aeb23d941c550"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga50bb587fcfdddaa49c5aeb23d941c550">XCVR_TX_DIG_Type::FSK_SCALE</a></div><div class="ttdeci">__IO uint32_t FSK_SCALE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:11930</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9f5b21679354910aa3cd4ab524a52178"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9f5b21679354910aa3cd4ab524a52178">ZLL_Type::RX_FRAME_FILTER</a></div><div class="ttdeci">__IO uint32_t RX_FRAME_FILTER</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12272</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacccd3cb72202ffd877ca501f0047d032"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacccd3cb72202ffd877ca501f0047d032">DMA_Type::EARS</a></div><div class="ttdeci">__IO uint32_t EARS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1611</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a969ffc6e693b998a372e82f225013b3a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a969ffc6e693b998a372e82f225013b3a">kDmaRequestMux0CMT</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:243</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga632fa880d2d1dec5b8a52d90760e13f2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga632fa880d2d1dec5b8a52d90760e13f2">XCVR_RX_DIG_Type::DCOC_DC_EST</a></div><div class="ttdeci">__I uint32_t DCOC_DC_EST</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9346</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7258a5fe602bc706197504fcd6db165e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7258a5fe602bc706197504fcd6db165e">XCVR_ANALOG_Type::RX_AUXPLL</a></div><div class="ttdeci">__IO uint32_t RX_AUXPLL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7959</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa718581f0b76b6ae46e8946e37965e02"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa718581f0b76b6ae46e8946e37965e02">TRNG_Type::@297::FRQCNT</a></div><div class="ttdeci">__I uint32_t FRQCNT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7269</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7d58a3f04922fa576c713c80afd0becc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7d58a3f04922fa576c713c80afd0becc">RSIM_Type::RF_OSC_CTRL</a></div><div class="ttdeci">__IO uint32_t RF_OSC_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5743</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9c86520f3dd610ad464ad0a595a761a9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c86520f3dd610ad464ad0a595a761a9">FTFA_Type::FPROT2</a></div><div class="ttdeci">__IO uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2320</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaabe87fb8099199186fab5f9e0e899afc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaabe87fb8099199186fab5f9e0e899afc">XCVR_TSM_Type::TIMING50</a></div><div class="ttdeci">__IO uint32_t TIMING50</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10705</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7d8715b985d5915993e66b4813d3394f">kDmaRequestMux0PortC</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:247</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga20c929e51527ec58ccbd99bc9ba54089"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga20c929e51527ec58ccbd99bc9ba54089">XCVR_TSM_Type::TIMING51</a></div><div class="ttdeci">__IO uint32_t TIMING51</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10706</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad7ca401f6b831aebf9dabab2c97c7bb1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7ca401f6b831aebf9dabab2c97c7bb1">XCVR_PLL_DIG_Type::CTUNE_CTRL</a></div><div class="ttdeci">__IO uint32_t CTUNE_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8959</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:100</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4a4091d1ac64020c1d02f3bf1e41bad0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4a4091d1ac64020c1d02f3bf1e41bad0">ZLL_Type::SAM_FREE_IDX</a></div><div class="ttdeci">__I uint32_t SAM_FREE_IDX</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12286</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga056a20cf2a405ce0ba826a607479c7e2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga056a20cf2a405ce0ba826a607479c7e2">XCVR_TSM_Type::TIMING07</a></div><div class="ttdeci">__IO uint32_t TIMING07</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10662</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga55520b48dd966abe0ad54c5f53f5ae9e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga55520b48dd966abe0ad54c5f53f5ae9e">FTFA_Type::XACCL1</a></div><div class="ttdeci">__I uint8_t XACCL1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2330</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9c388250948760641b6e24886ebfd605"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9c388250948760641b6e24886ebfd605">CMT_Type::CMD2</a></div><div class="ttdeci">__IO uint8_t CMD2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1115</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad12ce6952f66988843364a95f05358ab"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad12ce6952f66988843364a95f05358ab">TRNG_Type::@305::SCR3L</a></div><div class="ttdeci">__IO uint32_t SCR3L</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7286</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga440f86bf9d447297a4fe5da8597f962e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga440f86bf9d447297a4fe5da8597f962e">XCVR_RX_DIG_Type::DCOC_CAL_IIR</a></div><div class="ttdeci">__IO uint32_t DCOC_CAL_IIR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9389</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a59ec211754ebff8341c9877df8f9bd8f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a59ec211754ebff8341c9877df8f9bd8f">kDmaRequestMux0LPUART0Rx</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:198</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaddad8cc46860498791a191bb20eaabee"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaddad8cc46860498791a191bb20eaabee">ADC_Type::CLMD</a></div><div class="ttdeci">__IO uint32_t CLMD</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:325</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9abc227f56577844c4f195958adf2263"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9abc227f56577844c4f195958adf2263">XCVR_TSM_Type::TIMING12</a></div><div class="ttdeci">__IO uint32_t TIMING12</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10667</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga053a05f81d8d7af9c37d15a5c369c82c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga053a05f81d8d7af9c37d15a5c369c82c">XCVR_TSM_Type::PA_RAMP_TBL1</a></div><div class="ttdeci">__IO uint32_t PA_RAMP_TBL1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10651</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaac2903bacab8fcf44f874fdf81efad8c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac2903bacab8fcf44f874fdf81efad8c">XCVR_PLL_DIG_Type::DELAY_MATCH</a></div><div class="ttdeci">__IO uint32_t DELAY_MATCH</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8958</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9416ddd62b5d7ccea41cb9bb4cd7b29f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9416ddd62b5d7ccea41cb9bb4cd7b29f">TPM_Type::QDCTRL</a></div><div class="ttdeci">__IO uint32_t QDCTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7028</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a9be441c25b892f36e1313a0b58e35c58"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9be441c25b892f36e1313a0b58e35c58">kDmaRequestMux0TPM2Channel0</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:230</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabecccecd01b0d465123a2dc166db4141"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabecccecd01b0d465123a2dc166db4141">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:307</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:116</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:123</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6f9beed9e0ae16bedb9f0681140527fc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f9beed9e0ae16bedb9f0681140527fc">MTB_Type::AUTHSTAT</a></div><div class="ttdeci">__I uint32_t AUTHSTAT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4605</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html"><div class="ttname"><a href="struct_f_g_p_i_o___type.html">FGPIO_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2215</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga241bd0da6851849b34feb519915be515"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga241bd0da6851849b34feb519915be515">XCVR_CTRL_Type::OVERWRITE_VER</a></div><div class="ttdeci">__IO uint32_t OVERWRITE_VER</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8348</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:111</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga97fbe48fa2f04fa8bd5f27b255d5e0ab"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga97fbe48fa2f04fa8bd5f27b255d5e0ab">MTB_Type::PERIPHID5</a></div><div class="ttdeci">__I uint32_t PERIPHID5</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4611</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga342559d79209f064052a8a005bfd38a3"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga342559d79209f064052a8a005bfd38a3">SIM_Type::SCGC4</a></div><div class="ttdeci">__IO uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6288</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad163bd953423801899cb4f50ae8e5b66"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad163bd953423801899cb4f50ae8e5b66">XCVR_PLL_DIG_Type::HPM_SDM_RES</a></div><div class="ttdeci">__IO uint32_t HPM_SDM_RES</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8951</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga24b81ea85001795264661ff1b873c837"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga24b81ea85001795264661ff1b873c837">XCVR_TSM_Type::TIMING35</a></div><div class="ttdeci">__IO uint32_t TIMING35</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10690</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga58148ff5ccf31e3492e95fefe99ada53"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga58148ff5ccf31e3492e95fefe99ada53">ADC_Type::CLMS</a></div><div class="ttdeci">__IO uint32_t CLMS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:326</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaaa661e87917570b0139052849a7a1dae"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaa661e87917570b0139052849a7a1dae">CMP_Type::MUXCR</a></div><div class="ttdeci">__IO uint8_t MUXCR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:981</div></div>
<div class="ttc" id="struct_t_p_m___type_html"><div class="ttname"><a href="struct_t_p_m___type.html">TPM_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7011</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad120856842adfc5806459244479d9e2d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad120856842adfc5806459244479d9e2d">XCVR_ZBDEM_Type::ZBDEM_AFC</a></div><div class="ttdeci">__IO uint32_t ZBDEM_AFC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12142</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacd8505982b40f4478a3d82c4e0c884b4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacd8505982b40f4478a3d82c4e0c884b4">MTB_Type::PERIPHID6</a></div><div class="ttdeci">__I uint32_t PERIPHID6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4612</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga70af7f0d2321273919a0301f49548c15"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga70af7f0d2321273919a0301f49548c15">XCVR_PLL_DIG_Type::LPM_SDM_RES1</a></div><div class="ttdeci">__I uint32_t LPM_SDM_RES1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8956</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:109</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga84d40ea282f57da8f5fae00f40398a5b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga84d40ea282f57da8f5fae00f40398a5b">CMT_Type::CGH2</a></div><div class="ttdeci">__IO uint8_t CGH2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1110</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabd923b84e4cb7edfbfa59c246f2a232a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabd923b84e4cb7edfbfa59c246f2a232a">ZLL_Type::FILTERFAIL_CODE</a></div><div class="ttdeci">__IO uint32_t FILTERFAIL_CODE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12289</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad3899eedbf799f5dbec9eca67251ed4f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad3899eedbf799f5dbec9eca67251ed4f">ZLL_Type::RX_WTR_MARK</a></div><div class="ttdeci">__IO uint32_t RX_WTR_MARK</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12290</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1a59e2706e8c6717aa0baa159548324e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1a59e2706e8c6717aa0baa159548324e">XCVR_RX_DIG_Type::DCOC_CTRL_0</a></div><div class="ttdeci">__IO uint32_t DCOC_CTRL_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9340</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa6d0c2c2ba809736fd08737b76334280"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa6d0c2c2ba809736fd08737b76334280">ADC_Type::CV2</a></div><div class="ttdeci">__IO uint32_t CV2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:311</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aec417ebc3d520d3cb958a43bcb9e8da2"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aec417ebc3d520d3cb958a43bcb9e8da2">kDmaRequestMux0Reserved46</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:242</div></div>
<div class="ttc" id="group__edma__request_html_gafd16b7227cfdebb996c941d293ddd600"><div class="ttname"><a href="group__edma__request.html#gafd16b7227cfdebb996c941d293ddd600">_dma_request_source</a></div><div class="ttdeci">_dma_request_source</div><div class="ttdoc">Structure for the DMA hardware request. </div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:194</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaefd1fa266e3c92058d9c87da56802865"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaefd1fa266e3c92058d9c87da56802865">XCVR_RX_DIG_Type::DCOC_TZA_STEP_5</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_5</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9378</div></div>
<div class="ttc" id="struct_g_e_n_f_s_k___type_html"><div class="ttname"><a href="struct_g_e_n_f_s_k___type.html">GENFSK_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2607</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga11bdc2466acff90f1374d817bc1ed866"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga11bdc2466acff90f1374d817bc1ed866">CMT_Type::CGL1</a></div><div class="ttdeci">__IO uint8_t CGL1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1109</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa14684018806ce70b036df69499a3c6f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa14684018806ce70b036df69499a3c6f">FTFA_Type::XACCL3</a></div><div class="ttdeci">__I uint8_t XACCL3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2328</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa997d3f01aca2c5e21a526b29e466f27"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa997d3f01aca2c5e21a526b29e466f27">SPI_Type::RXFR3</a></div><div class="ttdeci">__I uint32_t RXFR3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6709</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2b64c9f0406a39557d8cc7fe8954f5a0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2b64c9f0406a39557d8cc7fe8954f5a0">BTLE_RF_Type::BLE_PART_ID</a></div><div class="ttdeci">__I uint16_t BLE_PART_ID</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:907</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga375160dd6f1a58b9c1a32061df4ce38e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga375160dd6f1a58b9c1a32061df4ce38e">RSIM_Type::DSM_TIMER</a></div><div class="ttdeci">__I uint32_t DSM_TIMER</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5734</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a9c0feedbdd307e2ecf1b118f9aa29b44">kDmaRequestMux0AlwaysOn60</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:256</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:106</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:99</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a1bbc4a70c8569ec33aa553b4dddd2196"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a1bbc4a70c8569ec33aa553b4dddd2196">kDmaRequestMux0TPM1Channel0</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:228</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:96</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2ec026d20c4b1eda5887e01de355642f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2ec026d20c4b1eda5887e01de355642f">ANT_Type::XCVR_CFG</a></div><div class="ttdeci">__IO uint32_t XCVR_CFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:575</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a8368324365355bb57b9c859fa3b1d3a4"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8368324365355bb57b9c859fa3b1d3a4">kDmaRequestMux0Reserved48</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:244</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:127</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad563ffaaf699e3ebfcfd022f967e10ca"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad563ffaaf699e3ebfcfd022f967e10ca">XCVR_RX_DIG_Type::BBA_RES_TUNE_VAL_10_8</a></div><div class="ttdeci">__IO uint32_t BBA_RES_TUNE_VAL_10_8</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9355</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0505b09e6b0d23bc18710642396169b8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0505b09e6b0d23bc18710642396169b8">TRNG_Type::@297::FRQMAX</a></div><div class="ttdeci">__IO uint32_t FRQMAX</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7270</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga41bcea9f5775d29d9e9643a52135c6fb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga41bcea9f5775d29d9e9643a52135c6fb">ZLL_Type::CHANNEL_NUM0</a></div><div class="ttdeci">__IO uint32_t CHANNEL_NUM0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12267</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaee43a31c496d47d2107529dea8097174"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaee43a31c496d47d2107529dea8097174">XCVR_PLL_DIG_Type::LPM_SDM_CTRL2</a></div><div class="ttdeci">__IO uint32_t LPM_SDM_CTRL2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8954</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:134</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4243bc74579b2cf474b28bcf2e72a7af"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4243bc74579b2cf474b28bcf2e72a7af">TRNG_Type::@311::SCR6PL</a></div><div class="ttdeci">__IO uint32_t SCR6PL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7298</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa6d6b7ad22098a1ccc0ab5ef6cbd9b1d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa6d6b7ad22098a1ccc0ab5ef6cbd9b1d">XCVR_RX_DIG_Type::RX_CHF_COEF_9</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_9</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9406</div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6113</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga38e5b981ee21c9992c525ef6d7c1b7ff"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38e5b981ee21c9992c525ef6d7c1b7ff">XCVR_TSM_Type::TIMING34</a></div><div class="ttdeci">__IO uint32_t TIMING34</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10689</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac91d5845ed02c6df02cab40581f30ee4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac91d5845ed02c6df02cab40581f30ee4">ANT_Type::NTW_ADR_3</a></div><div class="ttdeci">__IO uint32_t NTW_ADR_3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:582</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa7869ef75cfd5cd705846e5ab901e275"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa7869ef75cfd5cd705846e5ab901e275">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:322</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600af7806931af78c9954e619a03910cb437">kDmaRequestMux0SPI0Rx</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:212</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4fd917eccec965ba2b9b07115cbb2a13"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4fd917eccec965ba2b9b07115cbb2a13">ZLL_Type::LENIENCY_LSB</a></div><div class="ttdeci">__IO uint32_t LENIENCY_LSB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12295</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga995e13620d64851a128d6d2e03b6713e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga995e13620d64851a128d6d2e03b6713e">LLWU_Type::PE2</a></div><div class="ttdeci">__IO uint8_t PE2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3401</div></div>
<div class="ttc" id="struct_z_l_l___type_html"><div class="ttname"><a href="struct_z_l_l___type.html">ZLL_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12256</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3266bc4362b6e24d9ae98b3488fb720f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3266bc4362b6e24d9ae98b3488fb720f">DMA_Type::CERR</a></div><div class="ttdeci">__O uint8_t CERR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1602</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:136</div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5248</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1cf7b34047abf911fdb0d672ae5f5fb6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1cf7b34047abf911fdb0d672ae5f5fb6">TRNG_Type::PKRCNTDC</a></div><div class="ttdeci">__I uint32_t PKRCNTDC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7308</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab69f073a5103823855dfa98e8b75ec9c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab69f073a5103823855dfa98e8b75ec9c">ADC_Type::CV1</a></div><div class="ttdeci">__IO uint32_t CV1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:310</div></div>
<div class="ttc" id="struct_a_n_t___type_html"><div class="ttname"><a href="struct_a_n_t___type.html">ANT_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:567</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a564c531995b06dc9afccb3314069c51f"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a564c531995b06dc9afccb3314069c51f">kDmaRequestMux0Reserved11</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:207</div></div>
<div class="ttc" id="group__edma__request_html_ga87fac76863c6c941e6363236dde6f58e"><div class="ttname"><a href="group__edma__request.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a></div><div class="ttdeci">enum _dma_request_source dma_request_source_t</div><div class="ttdoc">Structure for the DMA hardware request. </div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga066810692b4558b3f43660b7de6e39e6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga066810692b4558b3f43660b7de6e39e6">FTFA_Type::XACCH0</a></div><div class="ttdeci">__I uint8_t XACCH0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2327</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga87e3001757a0cd493785f1f3337dd0e8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87e3001757a0cd493785f1f3337dd0e8">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6114</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaadbb65d4dd1c34987caf4632f7674dd1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaadbb65d4dd1c34987caf4632f7674dd1">CMT_Type::CMD1</a></div><div class="ttdeci">__IO uint8_t CMD1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1114</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9a36d32f369ad981917254cad27c7441"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a36d32f369ad981917254cad27c7441">XCVR_TSM_Type::TIMING49</a></div><div class="ttdeci">__IO uint32_t TIMING49</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10704</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga01f0f42197766e95651d8095a39df3e0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga01f0f42197766e95651d8095a39df3e0">DCDC_Type::REG3</a></div><div class="ttdeci">__IO uint32_t REG3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1381</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga542d0d5112be4346a3a5145e7b365dca"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga542d0d5112be4346a3a5145e7b365dca">XCVR_RX_DIG_Type::RSSI_CTRL_1</a></div><div class="ttdeci">__I uint32_t RSSI_CTRL_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9338</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadb3a6cb8a3c37e9a55ab12962d0983d1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadb3a6cb8a3c37e9a55ab12962d0983d1">RCM_Type::RPFC</a></div><div class="ttdeci">__IO uint8_t RPFC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5453</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaec6ee8518acaefbe0786f53a17f28fc9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaec6ee8518acaefbe0786f53a17f28fc9">XCVR_TSM_Type::TIMING53</a></div><div class="ttdeci">__IO uint32_t TIMING53</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10708</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae9dd9282fab299d0cd6e119564688e53"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dd9282fab299d0cd6e119564688e53">RTC_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6117</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae95f76fe298558644b1a5c8acc1cdf3a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae95f76fe298558644b1a5c8acc1cdf3a">NV_Type::FPROT3</a></div><div class="ttdeci">__I uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4997</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga537fb2288af29f67531ef85fededdc1d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga537fb2288af29f67531ef85fededdc1d">XCVR_TSM_Type::OVRD0</a></div><div class="ttdeci">__IO uint32_t OVRD0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10645</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaeeafb480414c6a4a4e4314747e5e3aa0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeafb480414c6a4a4e4314747e5e3aa0">TRNG_Type::MCTL</a></div><div class="ttdeci">__IO uint32_t MCTL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7255</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaad67ce3ff066e72f66a7e8896533c328"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad67ce3ff066e72f66a7e8896533c328">ANT_Type::EVENT_TMR</a></div><div class="ttdeci">__IO uint32_t EVENT_TMR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:569</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:114</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1e78435c4764160b5a3d998367af4a9c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1e78435c4764160b5a3d998367af4a9c">ZLL_Type::CCA_LQI_CTRL</a></div><div class="ttdeci">__IO uint32_t CCA_LQI_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12273</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2daee8b53082eeacdd39315aa2cd2372"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2daee8b53082eeacdd39315aa2cd2372">RSIM_Type::ZIG_SLEEP</a></div><div class="ttdeci">__IO uint32_t ZIG_SLEEP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5739</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga14fee816b731d7142a0eaba702efa014"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga14fee816b731d7142a0eaba702efa014">ANT_Type::TX_POWER</a></div><div class="ttdeci">__IO uint32_t TX_POWER</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:577</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga90d57685e5ec8c381296deb62cf2be7d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga90d57685e5ec8c381296deb62cf2be7d">TRNG_Type::@301::SCR1L</a></div><div class="ttdeci">__IO uint32_t SCR1L</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7278</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6526be9b8cd1160be6ff367641220e96"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6526be9b8cd1160be6ff367641220e96">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6297</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab584e916fc24f71277dcaba4b35dbadb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab584e916fc24f71277dcaba4b35dbadb">XCVR_RX_DIG_Type::AGC_CTRL_2</a></div><div class="ttdeci">__IO uint32_t AGC_CTRL_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9334</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaaf4688b8f7f29be9b9c2bb2154d067dc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaf4688b8f7f29be9b9c2bb2154d067dc">XCVR_ANALOG_Type::DFT_OBSV_1</a></div><div class="ttdeci">__I uint32_t DFT_OBSV_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7965</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab3540714d43d0b62818c72e8dc20d90a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab3540714d43d0b62818c72e8dc20d90a">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:312</div></div>
<div class="ttc" id="struct_x_c_v_r___z_b_d_e_m___type_html"><div class="ttname"><a href="struct_x_c_v_r___z_b_d_e_m___type.html">XCVR_ZBDEM_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12135</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga63a2ddec8d810583d8415108f3f68ec9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63a2ddec8d810583d8415108f3f68ec9">XCVR_RX_DIG_Type::AGC_GAIN_TBL_15_12</a></div><div class="ttdeci">__IO uint32_t AGC_GAIN_TBL_15_12</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9366</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0197d8af89fb4626e751b927c8428f43"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0197d8af89fb4626e751b927c8428f43">XCVR_TSM_Type::TIMING37</a></div><div class="ttdeci">__IO uint32_t TIMING37</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10692</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga331a5555b34b49975fd14f52d0989790"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga331a5555b34b49975fd14f52d0989790">SPI_Type::TXFR2</a></div><div class="ttdeci">__I uint32_t TXFR2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6703</div></div>
<div class="ttc" id="struct_r_o_m___type_html"><div class="ttname"><a href="struct_r_o_m___type.html">ROM_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5605</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5937017796e3c90bd8d70273e5205549"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5937017796e3c90bd8d70273e5205549">MTB_Type::LOCKSTAT</a></div><div class="ttdeci">__I uint32_t LOCKSTAT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4604</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga41d4e6ae9fb47445146929d15e97153f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga41d4e6ae9fb47445146929d15e97153f">RCM_Type::SRS0</a></div><div class="ttdeci">__I uint8_t SRS0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5450</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga87315db8e2c536aa49ae2afb0acd53ef"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga87315db8e2c536aa49ae2afb0acd53ef">ANT_Type::PART_ID</a></div><div class="ttdeci">__I uint32_t PART_ID</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:585</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf2cd038e0e067b56269a45a84fd51296"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf2cd038e0e067b56269a45a84fd51296">GENFSK_Type::WHITEN_POLY</a></div><div class="ttdeci">__IO uint32_t WHITEN_POLY</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2635</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7fe6b1d42e55ed8e7099b80561ede53e"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7fe6b1d42e55ed8e7099b80561ede53e">kDmaRequestMux0Reserved52</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:248</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac60db58d1ff9c9bae1ff1460dd6972ab"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac60db58d1ff9c9bae1ff1460dd6972ab">SPI_Type::RXFR0</a></div><div class="ttdeci">__I uint32_t RXFR0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6706</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6d9b05b9a564cf803cbf56a04f19c15d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d9b05b9a564cf803cbf56a04f19c15d">XCVR_RX_DIG_Type::RX_RCCAL_CTRL0</a></div><div class="ttdeci">__IO uint32_t RX_RCCAL_CTRL0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9412</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga951da47dda3dfe3452e96e494178fad4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga951da47dda3dfe3452e96e494178fad4">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4499</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaff877f0653947773777885cf96ca8098"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff877f0653947773777885cf96ca8098">DMA_Type::@279::@280::NBYTES_MLOFFYES</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLOFFYES</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1625</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf94da04d7b9a1c06f0761a2ab7b14e0d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf94da04d7b9a1c06f0761a2ab7b14e0d">GENFSK_Type::WHITEN_SZ_THR</a></div><div class="ttdeci">__IO uint32_t WHITEN_SZ_THR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2636</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga73091c6a5a14df935710d3c7cc3222cf"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga73091c6a5a14df935710d3c7cc3222cf">ZLL_Type::TMR_PRESCALE</a></div><div class="ttdeci">__IO uint32_t TMR_PRESCALE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12294</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5f357798cfae0d3c04af85d78354b729"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5f357798cfae0d3c04af85d78354b729">FTFA_Type::SACCL2</a></div><div class="ttdeci">__I uint8_t SACCL2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2337</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6a0da65fb1366d66d781584768f58eeb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a0da65fb1366d66d781584768f58eeb">XCVR_TSM_Type::TIMING04</a></div><div class="ttdeci">__IO uint32_t TIMING04</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10659</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabb8e8940497e8654a1648db647c1e7a3"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb8e8940497e8654a1648db647c1e7a3">LTC_Type::OFIFO</a></div><div class="ttdeci">__I uint32_t OFIFO</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4073</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aecd9228b52a4bf0f713213ce67d2610c">kDmaRequestMux0AlwaysOn62</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:258</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a5cfcfb246534c186eba5b7436ca5e20c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a5cfcfb246534c186eba5b7436ca5e20c">kDmaRequestMux0Reserved7</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:203</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga86a96e94a97895fcd96965bc29bb4331"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga86a96e94a97895fcd96965bc29bb4331">TRNG_Type::PKRCNTFE</a></div><div class="ttdeci">__I uint32_t PKRCNTFE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7309</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga022c98e4bf252d62dd2b9241efe7f749"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga022c98e4bf252d62dd2b9241efe7f749">TRNG_Type::PKRCNT10</a></div><div class="ttdeci">__I uint32_t PKRCNT10</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7302</div></div>
<div class="ttc" id="struct_d_a_c___type_html"><div class="ttname"><a href="struct_d_a_c___type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1248</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa770c68b491b40583f6426971d224ede"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa770c68b491b40583f6426971d224ede">kDmaRequestMux0Reserved12</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:208</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:126</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa90669e9b10301bd4807a49caabe64c0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa90669e9b10301bd4807a49caabe64c0">LTC_Type::DS</a></div><div class="ttdeci">__IO uint32_t DS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4047</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7da5c460cfe30d313f3f057de44ae6b6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7da5c460cfe30d313f3f057de44ae6b6">I2C_Type::SMB</a></div><div class="ttdeci">__IO uint8_t SMB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3182</div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:975</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga387c7f0803d309215cb3a8e950a3306e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga387c7f0803d309215cb3a8e950a3306e">ADC_Type::CLM0</a></div><div class="ttdeci">__IO uint32_t CLM0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:331</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga970ab584f5b8d53589603f8948e0151d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga970ab584f5b8d53589603f8948e0151d">TRNG_Type::PKRCNT76</a></div><div class="ttdeci">__I uint32_t PKRCNT76</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7305</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2207e8a2cb8aee67543cc965780a990d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2207e8a2cb8aee67543cc965780a990d">XCVR_RX_DIG_Type::CCA_ED_LQI_CTRL_0</a></div><div class="ttdeci">__IO uint32_t CCA_ED_LQI_CTRL_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9393</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2dd2ae7d066d4b4240fe56f72f0f7095"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2dd2ae7d066d4b4240fe56f72f0f7095">SIM_Type::SOPT1</a></div><div class="ttdeci">__IO uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6277</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga547577f975c70d66760366cc120462b0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga547577f975c70d66760366cc120462b0">FTFA_Type::FCCOBB</a></div><div class="ttdeci">__IO uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2315</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabc918c0788dae38dbce8e6c4996735f8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc918c0788dae38dbce8e6c4996735f8">ZLL_Type::CCA2_CTRL</a></div><div class="ttdeci">__IO uint32_t CCA2_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12274</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga52f22da649bad281d97616fa387d6f42"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga52f22da649bad281d97616fa387d6f42">XCVR_TSM_Type::TIMING39</a></div><div class="ttdeci">__IO uint32_t TIMING39</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10694</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5a64f3efc24eb45f8629ddc8050071d0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5a64f3efc24eb45f8629ddc8050071d0">MTB_Type::TAGSET</a></div><div class="ttdeci">__I uint32_t TAGSET</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4600</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad9aa5fd4c6f5fc448422c734e0dac539"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad9aa5fd4c6f5fc448422c734e0dac539">XCVR_TSM_Type::TIMING57</a></div><div class="ttdeci">__IO uint32_t TIMING57</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10712</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga15fc8d35f045f329b80c544bef35ff64"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga15fc8d35f045f329b80c544bef35ff64">LPUART_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3732</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaab11611391574fdfaaed26b02292575e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaab11611391574fdfaaed26b02292575e">XCVR_RX_DIG_Type::AGC_MAN_AGC_IDX</a></div><div class="ttdeci">__IO uint32_t AGC_MAN_AGC_IDX</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9409</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4411088c179aecefb6b099374abb5949"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4411088c179aecefb6b099374abb5949">TRNG_Type::PKRRNG</a></div><div class="ttdeci">__IO uint32_t PKRRNG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7257</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafdbe91d4e8ea80ec8bcc8c89551429e1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafdbe91d4e8ea80ec8bcc8c89551429e1">SPI_Type::RXFR1</a></div><div class="ttdeci">__I uint32_t RXFR1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6707</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:115</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:128</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5ca939a066697015ca588c5da94dad9d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ca939a066697015ca588c5da94dad9d">XCVR_RX_DIG_Type::DCOC_DAC_INIT</a></div><div class="ttdeci">__IO uint32_t DCOC_DAC_INIT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9342</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad17962533b1a5b482865027eb1be7062"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad17962533b1a5b482865027eb1be7062">FTFA_Type::XACCH3</a></div><div class="ttdeci">__I uint8_t XACCH3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2324</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6566f8cfbd1d8aa7e8db046aa35e77db">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6121</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga989900df8950364a4ab885685ddee947"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga989900df8950364a4ab885685ddee947">XCVR_RX_DIG_Type::LNA_GAIN_LIN_VAL_8_6</a></div><div class="ttdeci">__IO uint32_t LNA_GAIN_LIN_VAL_8_6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9358</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga63eadd8e8284c674163c9a0c7e33182e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga63eadd8e8284c674163c9a0c7e33182e">CMT_Type::CMD3</a></div><div class="ttdeci">__IO uint8_t CMD3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1116</div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4496</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4ea23967ec36874f2386e5778882becd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ea23967ec36874f2386e5778882becd">TRNG0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:119</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600acfcc46f4d3d4f6d7495119b368f47f1b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600acfcc46f4d3d4f6d7495119b368f47f1b">kDmaRequestMux0Reserved10</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:206</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2956b908e1e1eac75310f91afc852a6c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2956b908e1e1eac75310f91afc852a6c">FTFA_Type::SACCL0</a></div><div class="ttdeci">__I uint8_t SACCL0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2339</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaad0f2eaa4ae1530f48396cf28523912d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad0f2eaa4ae1530f48396cf28523912d">ANT_Type::RX_WATERMARK</a></div><div class="ttdeci">__IO uint32_t RX_WATERMARK</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:583</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a8ffcc42aa21b32f272ff6b31589f5092"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a8ffcc42aa21b32f272ff6b31589f5092">kDmaRequestMux0TPM2Channel1</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:231</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafdf693c8d54b9cd9643419f0f688409e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafdf693c8d54b9cd9643419f0f688409e">XCVR_RX_DIG_Type::AGC_GAIN_TBL_23_20</a></div><div class="ttdeci">__IO uint32_t AGC_GAIN_TBL_23_20</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9368</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:133</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga37a750768c65ec34c269d8a8c7557231"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga37a750768c65ec34c269d8a8c7557231">TRNG_Type::INT_STATUS</a></div><div class="ttdeci">__IO uint32_t INT_STATUS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7314</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9b3fcf75b540308b23c588afba1eb374"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9b3fcf75b540308b23c588afba1eb374">DCDC_Type::REG1</a></div><div class="ttdeci">__IO uint32_t REG1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1379</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4cbbc2384a72b5886427a7817fd4ceff"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4cbbc2384a72b5886427a7817fd4ceff">GENFSK_Type::H0_CFG</a></div><div class="ttdeci">__IO uint32_t H0_CFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2628</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga350a7f2bc07234049109e960348ae22c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga350a7f2bc07234049109e960348ae22c">PIT_Type::LTMR64L</a></div><div class="ttdeci">__I uint32_t LTMR64L</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5140</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6d57dd25c691557286930237edb832ab"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6d57dd25c691557286930237edb832ab">MTB_Type::PERIPHID4</a></div><div class="ttdeci">__I uint32_t PERIPHID4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4610</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ab54e73df463c014210be4c80aa09877a"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ab54e73df463c014210be4c80aa09877a">kDmaRequestMux0Reserved44</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:240</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:103</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf8ccaffaccad65261b389f1249930744"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf8ccaffaccad65261b389f1249930744">XCVR_RX_DIG_Type::RX_CHF_COEF_10</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_10</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9407</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga810f6911c38333115775f924be784050"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga810f6911c38333115775f924be784050">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5346</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga38fdb1e5ac5dd95a6f67e651ded71276"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga38fdb1e5ac5dd95a6f67e651ded71276">PIT_Type::@287::TFLG</a></div><div class="ttdeci">__IO uint32_t TFLG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5146</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafbfc4df5e76d5106a7e22475e477a468"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbfc4df5e76d5106a7e22475e477a468">MTB_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4609</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3353af0bd078966527a8372576be6617"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3353af0bd078966527a8372576be6617">XCVR_PLL_DIG_Type::LOCK_DETECT</a></div><div class="ttdeci">__IO uint32_t LOCK_DETECT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8946</div></div>
<div class="ttc" id="struct_l_t_c___type_html"><div class="ttname"><a href="struct_l_t_c___type.html">LTC_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4042</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0d7ad77cf22aa73ca80a2425d4df8ec5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0d7ad77cf22aa73ca80a2425d4df8ec5">DCDC_Type::REG4</a></div><div class="ttdeci">__IO uint32_t REG4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1382</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga59e4ad0a58c23e989404c121f8addef9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59e4ad0a58c23e989404c121f8addef9">ZLL_Type::T4CMP</a></div><div class="ttdeci">__IO uint32_t T4CMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12265</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac2dd2bc08cfd3cd38caf70219e38cd8a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2dd2bc08cfd3cd38caf70219e38cd8a">DMA_Type::HRS</a></div><div class="ttdeci">__I uint32_t HRS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1609</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3729</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga52440ec79d39edd20b757a86193f03e0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga52440ec79d39edd20b757a86193f03e0">XCVR_TX_DIG_Type::DFT_PATTERN</a></div><div class="ttdeci">__IO uint32_t DFT_PATTERN</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:11931</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae54d1ab3217e26de3d72490aecc5295c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae54d1ab3217e26de3d72490aecc5295c">RSIM_Type::ANA_TRIM</a></div><div class="ttdeci">__IO uint32_t ANA_TRIM</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5745</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga174eb6a1e96d15d0c35d4c0b038ed85a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga174eb6a1e96d15d0c35d4c0b038ed85a">FTFA_Type::XACCL2</a></div><div class="ttdeci">__I uint8_t XACCL2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2329</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3f7fbf50d9de43caeb7d796a252dd5b1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3f7fbf50d9de43caeb7d796a252dd5b1">XCVR_PLL_DIG_Type::CTUNE_CNT5_4</a></div><div class="ttdeci">__I uint32_t CTUNE_CNT5_4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8961</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae28e61cc57013a358e406a1d10d27674"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae28e61cc57013a358e406a1d10d27674">XCVR_RX_DIG_Type::BBA_RES_TUNE_VAL_7_0</a></div><div class="ttdeci">__IO uint32_t BBA_RES_TUNE_VAL_7_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9354</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaeeafc5d15051680edd9f2bc9ecb000a6"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeafc5d15051680edd9f2bc9ecb000a6">MCG_Type::C5</a></div><div class="ttdeci">__I uint8_t C5</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4318</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga78f2986618ca78f8a36d88071f2a7337"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga78f2986618ca78f8a36d88071f2a7337">XCVR_PLL_DIG_Type::LPM_CTRL</a></div><div class="ttdeci">__IO uint32_t LPM_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8952</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga07deba1a9895548e459d751b6d4a9a9b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07deba1a9895548e459d751b6d4a9a9b">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:321</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab6ff2572dde31684dce3685876d84de4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab6ff2572dde31684dce3685876d84de4">XCVR_CTRL_Type::PACKET_RAM_CTRL</a></div><div class="ttdeci">__IO uint32_t PACKET_RAM_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8352</div></div>
<div class="ttc" id="struct_x_c_v_r___p_l_l___d_i_g___type_html"><div class="ttname"><a href="struct_x_c_v_r___p_l_l___d_i_g___type.html">XCVR_PLL_DIG_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8942</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga59b46793489d2e82bded6390c650486d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59b46793489d2e82bded6390c650486d">XCVR_PLL_DIG_Type::CHAN_MAP</a></div><div class="ttdeci">__IO uint32_t CHAN_MAP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8945</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga36ed42ee3178d15f28a0d1f34230579c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga36ed42ee3178d15f28a0d1f34230579c">XCVR_CTRL_Type::XCVR_STATUS</a></div><div class="ttdeci">__IO uint32_t XCVR_STATUS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8345</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7e416a92fd4ad9773323eaf65f06156b"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7e416a92fd4ad9773323eaf65f06156b">kDmaRequestMux0Reserved36</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:232</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a7242cd84029e5842520502cf5b4eab7c"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a7242cd84029e5842520502cf5b4eab7c">kDmaRequestMux0PortB</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:246</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga79be9469e13438c16e0d204804b19817"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga79be9469e13438c16e0d204804b19817">XCVR_TX_DIG_Type::GFSK_COEFF2</a></div><div class="ttdeci">__IO uint32_t GFSK_COEFF2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:11928</div></div>
<div class="ttc" id="struct_n_v___type_html"><div class="ttname"><a href="struct_n_v___type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4988</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9037a11797290aef4ac48048c07e2e89"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9037a11797290aef4ac48048c07e2e89">TPM_Type::POL</a></div><div class="ttdeci">__IO uint32_t POL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7024</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1dc4ab69625597fe08c89f0752d29f05"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1dc4ab69625597fe08c89f0752d29f05">LTC_Type::CHAVID</a></div><div class="ttdeci">__I uint32_t CHAVID</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4067</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga66430cf793849a50035907a807375789"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga66430cf793849a50035907a807375789">XCVR_ANALOG_Type::SY_CTRL_1</a></div><div class="ttdeci">__IO uint32_t SY_CTRL_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7960</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga07df917e1fbbbf68719f11d69acd02f5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07df917e1fbbbf68719f11d69acd02f5">TRNG_Type::PKRCNT98</a></div><div class="ttdeci">__I uint32_t PKRCNT98</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7306</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga96fa5644eba54c5bf0a4c5c16ad4f6f7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga96fa5644eba54c5bf0a4c5c16ad4f6f7">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6599</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga16512ce9ebeba1cd4b36259b4872b679"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga16512ce9ebeba1cd4b36259b4872b679">MCM_Type::PLACR</a></div><div class="ttdeci">__IO uint32_t PLACR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4500</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabccabeeb775d571ffd814f5d21937eab"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabccabeeb775d571ffd814f5d21937eab">MTB_Type::PERIPHID0</a></div><div class="ttdeci">__I uint32_t PERIPHID0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4614</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae2b06822fecdf2e3fecc1c5213dd9633"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae2b06822fecdf2e3fecc1c5213dd9633">XCVR_PLL_DIG_Type::HPMCAL_CTRL</a></div><div class="ttdeci">__IO uint32_t HPMCAL_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8948</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa04d1e4d42a85ee679f6d93050dd1297"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa04d1e4d42a85ee679f6d93050dd1297">kDmaRequestMux0Reserved43</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:239</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga84eb9eb3539cff16c79647ab05ac460a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga84eb9eb3539cff16c79647ab05ac460a">CMT_Type::OC</a></div><div class="ttdeci">__IO uint8_t OC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1112</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafbc4ca2aea586d82d72da5d7bf807f14"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafbc4ca2aea586d82d72da5d7bf807f14">ANT_Type::T2_CMP</a></div><div class="ttdeci">__IO uint32_t T2_CMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:571</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad7ce7811611e45ed3ec8d396b2d26efd"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad7ce7811611e45ed3ec8d396b2d26efd">GENFSK_Type::CRC_INIT</a></div><div class="ttdeci">__IO uint32_t CRC_INIT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2631</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadfd02f97965934a771d87e054c1fde3e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadfd02f97965934a771d87e054c1fde3e">FTFA_Type::FCCOB4</a></div><div class="ttdeci">__IO uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2314</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aeb5fd0ed93f335668c0d223a34d1ed1e"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aeb5fd0ed93f335668c0d223a34d1ed1e">kDmaRequestMux0TPM0Channel3</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:223</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaaea715b1990581a8abb20880e1114273"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaea715b1990581a8abb20880e1114273">XCVR_RX_DIG_Type::LNA_GAIN_VAL_3_0</a></div><div class="ttdeci">__IO uint32_t LNA_GAIN_VAL_3_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9351</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga259cfcca8e9764142934b37873e0b2ea"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga259cfcca8e9764142934b37873e0b2ea">DMA_Type::@279::SLAST</a></div><div class="ttdeci">__IO uint32_t SLAST</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1627</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9d2891574d917bd4f1b6cc62d4a96bfc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9d2891574d917bd4f1b6cc62d4a96bfc">XCVR_TSM_Type::TIMING33</a></div><div class="ttdeci">__IO uint32_t TIMING33</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10688</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga59d6723930c0cbfd56a7451ec569b598"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59d6723930c0cbfd56a7451ec569b598">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4498</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacee8e08fc7716cb8e21188973748654f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacee8e08fc7716cb8e21188973748654f">RSIM_Type::ANT_SLEEP</a></div><div class="ttdeci">__IO uint32_t ANT_SLEEP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5737</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6790831be8410ae93d48983a7d43a571"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6790831be8410ae93d48983a7d43a571">ZLL_Type::T3CMP</a></div><div class="ttdeci">__IO uint32_t T3CMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12264</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga72bb9b7d61fe3262cd2a6070a7bd5b69"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72bb9b7d61fe3262cd2a6070a7bd5b69">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6115</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga77ff2d8214a5ed7c92eaf7e0f678035c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga77ff2d8214a5ed7c92eaf7e0f678035c">XCVR_PHY_Type::PHY_PRE_REF0</a></div><div class="ttdeci">__IO uint32_t PHY_PRE_REF0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8679</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1bdb2f1a91c0b57a6c920e1961253308"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1bdb2f1a91c0b57a6c920e1961253308">XCVR_TSM_Type::TIMING44</a></div><div class="ttdeci">__IO uint32_t TIMING44</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10699</div></div>
<div class="ttc" id="struct_x_c_v_r___a_n_a_l_o_g___type_html"><div class="ttname"><a href="struct_x_c_v_r___a_n_a_l_o_g___type.html">XCVR_ANALOG_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7952</div></div>
<div class="ttc" id="struct_t_s_i___type_html"><div class="ttname"><a href="struct_t_s_i___type.html">TSI_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7765</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac97b00acc6d1754f6f3ebfd8c5645ce2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac97b00acc6d1754f6f3ebfd8c5645ce2">XCVR_ANALOG_Type::BALUN_TX</a></div><div class="ttdeci">__IO uint32_t BALUN_TX</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7963</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3fa18be8bc25b11eff5d36fbad087a91"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fa18be8bc25b11eff5d36fbad087a91">CMP_Type::SCR</a></div><div class="ttdeci">__IO uint8_t SCR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:979</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadf082fdeed70ba0ae69108d9f081ffcd"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadf082fdeed70ba0ae69108d9f081ffcd">DMA_Type::@279::DLAST_SGA</a></div><div class="ttdeci">__IO uint32_t DLAST_SGA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1634</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga54cb6b41986c241ca85af803e9cd6101"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga54cb6b41986c241ca85af803e9cd6101">LPUART_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3733</div></div>
<div class="ttc" id="struct_p_i_t___type_html"><div class="ttname"><a href="struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5136</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga81dc5fa18d7cd2430d91b36087505792"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga81dc5fa18d7cd2430d91b36087505792">TRNG_Type::@307::SCR4C</a></div><div class="ttdeci">__I uint32_t SCR4C</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7289</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8df47f94dec70cde653646c580d26cb0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8df47f94dec70cde653646c580d26cb0">XCVR_RX_DIG_Type::RX_CHF_COEF_2</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9399</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8b8b91f446b8f406d25ad3713e5e2860"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8b8b91f446b8f406d25ad3713e5e2860">RSIM_Type::GEN_SLEEP</a></div><div class="ttdeci">__IO uint32_t GEN_SLEEP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5741</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a581dd682b9795ceca6074d48ef56a8af"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a581dd682b9795ceca6074d48ef56a8af">kDmaRequestMux0Reserved28</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:224</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga851b0ac337cf855f7616148a17f9411e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga851b0ac337cf855f7616148a17f9411e">LTC_Type::ESTA</a></div><div class="ttdeci">__I uint32_t ESTA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4057</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1ac68ed297fff3a0b27ccd90a55b2f28"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1ac68ed297fff3a0b27ccd90a55b2f28">ADC_Type::CLPD</a></div><div class="ttdeci">__IO uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:317</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabef759450e975d4a6effcc36112fa7ad"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabef759450e975d4a6effcc36112fa7ad">TRNG_Type::PKRCNTBA</a></div><div class="ttdeci">__I uint32_t PKRCNTBA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7307</div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2157</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacc1a632d91e654ed519f8a5baa954733"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacc1a632d91e654ed519f8a5baa954733">MTB_Type::MASTER</a></div><div class="ttdeci">__IO uint32_t MASTER</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4594</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5baf01a3a36a117e2bebdd02d6d6876a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5baf01a3a36a117e2bebdd02d6d6876a">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6286</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6275d40c7fa2e978cc73fbe118fc6e16"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6275d40c7fa2e978cc73fbe118fc6e16">XCVR_RX_DIG_Type::DCOC_TZA_STEP_1</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9374</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8c9b5b5bf8ec2a75b26479e54d64dac9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8c9b5b5bf8ec2a75b26479e54d64dac9">BTLE_RF_Type::MISC_CTRL</a></div><div class="ttdeci">__IO uint16_t MISC_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:911</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga59d2e74f7fc2ee275f84885c8ab236de"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga59d2e74f7fc2ee275f84885c8ab236de">XCVR_RX_DIG_Type::DCOC_TZA_STEP_6</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_6</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9379</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5491b2a9cac4213005075b134631bd7c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5491b2a9cac4213005075b134631bd7c">ANT_Type::NTW_ADR_2</a></div><div class="ttdeci">__IO uint32_t NTW_ADR_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:581</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0f52b641136ee1dc7cec5771071c0a28"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f52b641136ee1dc7cec5771071c0a28">XCVR_RX_DIG_Type::RX_CHF_COEF_0</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9397</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga88de3b9d8fe8a5eee3e04662ffba8daa"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88de3b9d8fe8a5eee3e04662ffba8daa">LTC_Type::KS</a></div><div class="ttdeci">__IO uint32_t KS</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4045</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga02e7a916df429e8749930cda0f1bd9e3"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga02e7a916df429e8749930cda0f1bd9e3">CMP_Type::CR0</a></div><div class="ttdeci">__IO uint8_t CR0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:976</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga45871dc6c3e4ffdf7828eace65304449"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga45871dc6c3e4ffdf7828eace65304449">XCVR_ZBDEM_Type::CORR_CTRL</a></div><div class="ttdeci">__IO uint32_t CORR_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12136</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab88bc2c9982497aa16b34c66fb4b6fac"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab88bc2c9982497aa16b34c66fb4b6fac">XCVR_RX_DIG_Type::RX_RCCAL_CTRL1</a></div><div class="ttdeci">__IO uint32_t RX_RCCAL_CTRL1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9413</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8f4cffafefaf231b801283ca5d654125"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8f4cffafefaf231b801283ca5d654125">DMA_Type::@279::@280::NBYTES_MLNO</a></div><div class="ttdeci">__IO uint32_t NBYTES_MLNO</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1623</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadfbc3fe490e0f3d6d67facdc8e0d3497"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadfbc3fe490e0f3d6d67facdc8e0d3497">FTFA_Type::FCCOB9</a></div><div class="ttdeci">__IO uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2317</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1013b95ac09a1205ba0528ad32ad1edc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1013b95ac09a1205ba0528ad32ad1edc">FGPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2220</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a38ed8923b04a5e9c07be7bac63a168cb">kDmaRequestMux0AlwaysOn63</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:259</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gacdce2e779a82dbb149f10826611bf474"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gacdce2e779a82dbb149f10826611bf474">XCVR_RX_DIG_Type::CCA_ED_LQI_CTRL_1</a></div><div class="ttdeci">__IO uint32_t CCA_ED_LQI_CTRL_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9394</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga605ea7ecd55a2011e5457c14bb9fd474"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga605ea7ecd55a2011e5457c14bb9fd474">XCVR_TSM_Type::END_OF_SEQ</a></div><div class="ttdeci">__IO uint32_t END_OF_SEQ</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10644</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1eeb9e27cfd943e3c66d47e1a088cd54"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1eeb9e27cfd943e3c66d47e1a088cd54">ZLL_Type::MACLONGADDRS0_LSB</a></div><div class="ttdeci">__IO uint32_t MACLONGADDRS0_LSB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12270</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0efd9120430014bffb829dea9ae59849"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0efd9120430014bffb829dea9ae59849">DAC_Type::C0</a></div><div class="ttdeci">__IO uint8_t C0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1255</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3fbfa42319981886e98899e3ee069f81"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3fbfa42319981886e98899e3ee069f81">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3639</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa1962a72143f8b64ce695ab311d15541"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa1962a72143f8b64ce695ab311d15541">kDmaRequestMux0Reserved37</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:233</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga876dd0a8546697065f406b7543e27af2">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3637</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gad4fcb6f0bd4cbbc890593eeb21152a92"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gad4fcb6f0bd4cbbc890593eeb21152a92">PIT_Type::@287::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5144</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae7fbeaa986ae874c8c93bb71ba6ced25"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae7fbeaa986ae874c8c93bb71ba6ced25">MTB_Type::FLOW</a></div><div class="ttdeci">__IO uint32_t FLOW</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4595</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0542ffc7618a0893938748eef9c87474"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0542ffc7618a0893938748eef9c87474">I2C_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3177</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga785d8520af0ae035c2e76c881112e9ac"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga785d8520af0ae035c2e76c881112e9ac">XCVR_RX_DIG_Type::DCOC_STAT</a></div><div class="ttdeci">__I uint32_t DCOC_STAT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9345</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga441a96d3febd01d841b24561b4d036a3"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga441a96d3febd01d841b24561b4d036a3">FGPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2221</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1b1815ddd62683aeabdeac281ff2b4e9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1b1815ddd62683aeabdeac281ff2b4e9">FTFA_Type::FCCOBA</a></div><div class="ttdeci">__IO uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2316</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae3df2dcb7a5f33570f8cc15cc8126810"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae3df2dcb7a5f33570f8cc15cc8126810">NV_Type::BACKKEY7</a></div><div class="ttdeci">__I uint8_t BACKKEY7</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4993</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html">MTBDWT_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4810</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga078bb09ccd63d90efd7b265ef492bfcf"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga078bb09ccd63d90efd7b265ef492bfcf">TRNG_Type::@299::SCMC</a></div><div class="ttdeci">__I uint32_t SCMC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7273</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabdb5e2aed90a3a46151c8bb740665579"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabdb5e2aed90a3a46151c8bb740665579">CMP_Type::CR1</a></div><div class="ttdeci">__IO uint8_t CR1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:977</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600aa4e060c06294df52c6a4a6d1a7daa572"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600aa4e060c06294df52c6a4a6d1a7daa572">kDmaRequestMux0TPM0Channel1</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:221</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf536c921116e9685445db3f467441f35"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf536c921116e9685445db3f467441f35">LPUART_Type::MODIR</a></div><div class="ttdeci">__IO uint32_t MODIR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3735</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga76d0489a678cfb330980a27aa5c561ce"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76d0489a678cfb330980a27aa5c561ce">MTB_Type::TAGCLEAR</a></div><div class="ttdeci">__I uint32_t TAGCLEAR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4601</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga0f2dd009746a467c2998066b7ce652bc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga0f2dd009746a467c2998066b7ce652bc">XCVR_TSM_Type::PA_POWER</a></div><div class="ttdeci">__IO uint32_t PA_POWER</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10649</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9315e98334f920cf80beb9ee9ddbef76"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9315e98334f920cf80beb9ee9ddbef76">XCVR_CTRL_Type::CRCW_CFG</a></div><div class="ttdeci">__IO uint32_t CRCW_CFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8356</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3636</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac731ad5635ca4bf89e48c2a9e2547877"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac731ad5635ca4bf89e48c2a9e2547877">MTB_Type::DEVICEARCH</a></div><div class="ttdeci">__I uint32_t DEVICEARCH</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4606</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga287edae47cc7c449d8ee31b6089559d4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga287edae47cc7c449d8ee31b6089559d4">MCG_Type::C8</a></div><div class="ttdeci">__IO uint8_t C8</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4327</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga44de6724c10c7d6f1ceb9a1c3ec2e71c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga44de6724c10c7d6f1ceb9a1c3ec2e71c">XCVR_TSM_Type::OVRD1</a></div><div class="ttdeci">__IO uint32_t OVRD1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10646</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaebe97c192e328bdd4152ee859377e372"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaebe97c192e328bdd4152ee859377e372">FTFA_Type::SACCH1</a></div><div class="ttdeci">__I uint8_t SACCH1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2334</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaeeb1f64a61b707e41d19cbec23a65bef"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaeeb1f64a61b707e41d19cbec23a65bef">TSI_Type::TSHD</a></div><div class="ttdeci">__IO uint32_t TSHD</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7768</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab40c89c59391aaa9d9a8ec011dd0907a">DMA_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1590</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga27755ff1a835bbd95f58ecdba1f2795b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga27755ff1a835bbd95f58ecdba1f2795b">SPI_Type::TXFR1</a></div><div class="ttdeci">__I uint32_t TXFR1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6702</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga325eddaf96c9a3e8006e525499c2d5eb"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga325eddaf96c9a3e8006e525499c2d5eb">DMA_Type::SERQ</a></div><div class="ttdeci">__O uint8_t SERQ</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1599</div></div>
<div class="ttc" id="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="dialog_2_dialog_s_d_k_2bsp_2include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab9a2250477e1128160fdae63e98c9dff"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab9a2250477e1128160fdae63e98c9dff">TRNG_Type::@303::SCR2L</a></div><div class="ttdeci">__IO uint32_t SCR2L</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7282</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf1c3050f2a7b240cf05c7145d8476558"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf1c3050f2a7b240cf05c7145d8476558">XCVR_CTRL_Type::FAD_CTRL</a></div><div class="ttdeci">__IO uint32_t FAD_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8353</div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6597</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabe1f0198ee820d2d5d28905f194c2e5b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabe1f0198ee820d2d5d28905f194c2e5b">TRNG_Type::@307::SCR4L</a></div><div class="ttdeci">__IO uint32_t SCR4L</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7290</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5634132d0d636b9eac05627fe9e2b2f9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5634132d0d636b9eac05627fe9e2b2f9">DAC_Type::SR</a></div><div class="ttdeci">__IO uint8_t SR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1254</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabb01687cfe9d541d001c1b5a976b5fc8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb01687cfe9d541d001c1b5a976b5fc8">XCVR_TSM_Type::TIMING06</a></div><div class="ttdeci">__IO uint32_t TIMING06</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10661</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga01995af9e111222e08476c9aee76677c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga01995af9e111222e08476c9aee76677c">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:323</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5354dab1e9213ebe9e5fa761d012e459"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5354dab1e9213ebe9e5fa761d012e459">TRNG_Type::@301::SCR1C</a></div><div class="ttdeci">__I uint32_t SCR1C</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7277</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae32bc5cf579720c458820a648a99f90e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae32bc5cf579720c458820a648a99f90e">DMA_Type::CINT</a></div><div class="ttdeci">__O uint8_t CINT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1603</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae87543688ebb5c30285916eaa270c014"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae87543688ebb5c30285916eaa270c014">NV_Type::FPROT2</a></div><div class="ttdeci">__I uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4998</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabc885669f9579a0514a37a62fc070ec7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabc885669f9579a0514a37a62fc070ec7">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5344</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7de63ccc7a3f2995bddd14454187a2dc"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7de63ccc7a3f2995bddd14454187a2dc">ZLL_Type::LQI_AND_RSSI</a></div><div class="ttdeci">__I uint32_t LQI_AND_RSSI</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12268</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga1df15f142e0c97a45ba79a498345539d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga1df15f142e0c97a45ba79a498345539d">GENFSK_Type::PACKET_CFG</a></div><div class="ttdeci">__IO uint32_t PACKET_CFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2627</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga03b500a9dd1b85aa33f0b453faa0d832"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga03b500a9dd1b85aa33f0b453faa0d832">XCVR_RX_DIG_Type::RSSI_CTRL_0</a></div><div class="ttdeci">__IO uint32_t RSSI_CTRL_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9337</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga168419f9fd3337173f29d6dde2133745"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga168419f9fd3337173f29d6dde2133745">MCG_Type::ATCVH</a></div><div class="ttdeci">__IO uint8_t ATCVH</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4324</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5d6ec01bb43e824a7c2b289a7ffb6630"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5d6ec01bb43e824a7c2b289a7ffb6630">XCVR_TSM_Type::RECYCLE_COUNT</a></div><div class="ttdeci">__IO uint32_t RECYCLE_COUNT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10652</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2c2f9ac8710b82ebe410167cf5751467"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2c2f9ac8710b82ebe410167cf5751467">GENFSK_Type::BITRATE</a></div><div class="ttdeci">__IO uint32_t BITRATE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2637</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafcbf9c706f5e7373c3221cd99057c9a2"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafcbf9c706f5e7373c3221cd99057c9a2">TRNG_Type::@293::PKRMAX</a></div><div class="ttdeci">__IO uint32_t PKRMAX</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7259</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga309b886425c6fe607ddc0ea652f9b194"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga309b886425c6fe607ddc0ea652f9b194">CMT_Type::CGH1</a></div><div class="ttdeci">__IO uint8_t CGH1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1108</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga88fb1ceca71bae9d585fa5b3b474acb9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga88fb1ceca71bae9d585fa5b3b474acb9">ZLL_Type::T2PRIMECMP</a></div><div class="ttdeci">__IO uint32_t T2PRIMECMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12263</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:102</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5cc4c6f0a1474acaa54a9a9244b43133"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5cc4c6f0a1474acaa54a9a9244b43133">ZLL_Type::T2CMP</a></div><div class="ttdeci">__IO uint32_t T2CMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12262</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafab15a0b540bc4e09cc8b0dcabe8791f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafab15a0b540bc4e09cc8b0dcabe8791f">DMA_Type::INT</a></div><div class="ttdeci">__IO uint32_t INT</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1605</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7d27c275caa809e8b950cb9fb1f52ea5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7d27c275caa809e8b950cb9fb1f52ea5">NV_Type::BACKKEY3</a></div><div class="ttdeci">__I uint8_t BACKKEY3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4989</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae9dab8ef1aad113e4a4f83a1dc78e357"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9dab8ef1aad113e4a4f83a1dc78e357">I2C_Type::RA</a></div><div class="ttdeci">__IO uint8_t RA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3181</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga388d7d03469dacc587b95dd9ae656f61"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga388d7d03469dacc587b95dd9ae656f61">DCDC_Type::REG2</a></div><div class="ttdeci">__IO uint32_t REG2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1380</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga12046d2ab6e0818c9c11b4e96d66a2e0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga12046d2ab6e0818c9c11b4e96d66a2e0">DMA_Type::EEI</a></div><div class="ttdeci">__IO uint32_t EEI</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1595</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga07810538c8d6aba73ee3dd0c573256c7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga07810538c8d6aba73ee3dd0c573256c7">LLWU_Type::F1</a></div><div class="ttdeci">__IO uint8_t F1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3405</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html"><div class="ttname"><a href="struct_f_t_f_a___type.html">FTFA_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2302</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga76ab72ba50beb4b9f52f44e0854c9de8"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga76ab72ba50beb4b9f52f44e0854c9de8">XCVR_TSM_Type::TIMING02</a></div><div class="ttdeci">__IO uint32_t TIMING02</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10657</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6b8392160aa921870f3c1a04cfd87a0b"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6b8392160aa921870f3c1a04cfd87a0b">ANT_Type::TIMESTAMP</a></div><div class="ttdeci">__I uint32_t TIMESTAMP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:572</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae9351985bc2909b346b1e431f69c674d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae9351985bc2909b346b1e431f69c674d">XCVR_RX_DIG_Type::DCOC_BBA_STEP</a></div><div class="ttdeci">__IO uint32_t DCOC_BBA_STEP</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9372</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga247b81040e3fcb4791fb2853b1bd90d3"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga247b81040e3fcb4791fb2853b1bd90d3">ZLL_Type::CHANNEL_NUM1</a></div><div class="ttdeci">__IO uint32_t CHANNEL_NUM1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12282</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga22ddc096f121ce961c24976be80cacba"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga22ddc096f121ce961c24976be80cacba">MTB_Type::MODECTRL</a></div><div class="ttdeci">__I uint32_t MODECTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4598</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga706b944a77eb19423f60d87e3f7facbf"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga706b944a77eb19423f60d87e3f7facbf">DMA_Type::@279::DADDR</a></div><div class="ttdeci">__IO uint32_t DADDR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1628</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga3aa2323e3b596f8c9f191acb2ad7f75d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga3aa2323e3b596f8c9f191acb2ad7f75d">FGPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2217</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa92c2fa383547bf5f1f30bcc1cd894c9"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa92c2fa383547bf5f1f30bcc1cd894c9">XCVR_ANALOG_Type::RX_LNA</a></div><div class="ttdeci">__IO uint32_t RX_LNA</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7957</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga77f1dd48ec4d1106097a0a8b06a7105e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga77f1dd48ec4d1106097a0a8b06a7105e">RSIM_Type::GEN_WAKE</a></div><div class="ttdeci">__IO uint32_t GEN_WAKE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5742</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga7c081e6d23713bc4eec0ab17965a8dff"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga7c081e6d23713bc4eec0ab17965a8dff">LLWU_Type::PE4</a></div><div class="ttdeci">__IO uint8_t PE4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:3403</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaad334236a35114f55a8d146283022ffd"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaad334236a35114f55a8d146283022ffd">XCVR_TSM_Type::TIMING10</a></div><div class="ttdeci">__IO uint32_t TIMING10</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10665</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6a35c3e4c1c84fe962daab113a8ba311"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6a35c3e4c1c84fe962daab113a8ba311">DMA_Type::@279::@282::CITER_ELINKYES</a></div><div class="ttdeci">__IO uint16_t CITER_ELINKYES</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1632</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga8861ac7dd130d78c0691ee29473d6bff"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga8861ac7dd130d78c0691ee29473d6bff">XCVR_TSM_Type::TIMING30</a></div><div class="ttdeci">__IO uint32_t TIMING30</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10685</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6adb42f74f17e1d14620e34999d13402"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6adb42f74f17e1d14620e34999d13402">XCVR_TX_DIG_Type::GFSK_CTRL</a></div><div class="ttdeci">__IO uint32_t GFSK_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:11927</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gabb7709e9633e66598f149c96d12e2640"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gabb7709e9633e66598f149c96d12e2640">SPI_Type::TXFR3</a></div><div class="ttdeci">__I uint32_t TXFR3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6704</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga986be295f88a5b585ac89b5ae6a75f57"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga986be295f88a5b585ac89b5ae6a75f57">ADC_Type::MG</a></div><div class="ttdeci">__IO uint32_t MG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:316</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600ae9bf298cb093cfe1b7e17fccd0a22001"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600ae9bf298cb093cfe1b7e17fccd0a22001">kDmaRequestMux0Reserved5</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:201</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdoc">GPIO registers (GPIO) </div><div class="ttdef"><b>Definition:</b> DA14680BA.h:985</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga71e3c74ef3610c97af370c8821e17ac4"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga71e3c74ef3610c97af370c8821e17ac4">XCVR_RX_DIG_Type::RX_CHF_COEF_4</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_4</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9401</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaff18a24df5abc43ec452f276daf57d81"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaff18a24df5abc43ec452f276daf57d81">XCVR_ANALOG_Type::SY_CTRL_2</a></div><div class="ttdeci">__IO uint32_t SY_CTRL_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7961</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae844c3ed2e92eaf2246745336c67a508"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae844c3ed2e92eaf2246745336c67a508">RSIM_Type::MAC_MSB</a></div><div class="ttdeci">__I uint32_t MAC_MSB</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5730</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga509366358a068332217b9a388b326b0a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga509366358a068332217b9a388b326b0a">XCVR_TSM_Type::TIMING22</a></div><div class="ttdeci">__IO uint32_t TIMING22</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10677</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga72ea7f7f20c771c0f3f4ce7ba4ff7431"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga72ea7f7f20c771c0f3f4ce7ba4ff7431">XCVR_TSM_Type::TIMING56</a></div><div class="ttdeci">__IO uint32_t TIMING56</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10711</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:108</div></div>
<div class="ttc" id="struct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5449</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga145587077e83e8adb00e9c66e81cc771"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga145587077e83e8adb00e9c66e81cc771">XCVR_RX_DIG_Type::BBA_RES_TUNE_LIN_VAL_3_0</a></div><div class="ttdeci">__IO uint32_t BBA_RES_TUNE_LIN_VAL_3_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9360</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga2113e9581c43022c6c940eea384f49f7"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga2113e9581c43022c6c940eea384f49f7">DMA_Type::ERQ</a></div><div class="ttdeci">__IO uint32_t ERQ</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1593</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa4ceea6da4a940b6d348a8d814397791"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa4ceea6da4a940b6d348a8d814397791">TRNG_Type::SEC_CFG</a></div><div class="ttdeci">__IO uint32_t SEC_CFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7311</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac2fc2acedfe2248d41dfbaaccd2a582e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac2fc2acedfe2248d41dfbaaccd2a582e">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5251</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gadffe1dc893399a297c5014507a5caa4a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gadffe1dc893399a297c5014507a5caa4a">RSIM_Type::DSM_OSC_OFFSET</a></div><div class="ttdeci">__IO uint32_t DSM_OSC_OFFSET</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5736</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gac9553a6641fb9da34cb7a0b63c7b2d4e"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gac9553a6641fb9da34cb7a0b63c7b2d4e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:313</div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6276</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaa118157263bbb7c2eebf37993c0f724a"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaa118157263bbb7c2eebf37993c0f724a">XCVR_RX_DIG_Type::DCOC_TZA_STEP_2</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9375</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaac06d88aa5b4df903419761daf9d9253"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaac06d88aa5b4df903419761daf9d9253">XCVR_PHY_Type::EL_CFG</a></div><div class="ttdeci">__IO uint32_t EL_CFG</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8685</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga28ecacc31a70f5081d486f5f1c5224c1"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga28ecacc31a70f5081d486f5f1c5224c1">RSIM_Type::MISC</a></div><div class="ttdeci">__IO uint32_t MISC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5732</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gafa6e40b1dfd085e74bffc345bd359205"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gafa6e40b1dfd085e74bffc345bd359205">SIM_Type::SCGC7</a></div><div class="ttdeci">__IO uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:6291</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga716a98bf99ded65b1e507df463e00bd0"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga716a98bf99ded65b1e507df463e00bd0">ZLL_Type::SEQ_STATE</a></div><div class="ttdeci">__I uint32_t SEQ_STATE</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:12293</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga5ccab4c16dac0736205ae0f1ff1ea39c"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga5ccab4c16dac0736205ae0f1ff1ea39c">XCVR_TSM_Type::TIMING46</a></div><div class="ttdeci">__IO uint32_t TIMING46</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:10701</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaffc4ab3b809213744f8369b9cfe330ed"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaffc4ab3b809213744f8369b9cfe330ed">XCVR_RX_DIG_Type::RX_CHF_COEF_1</a></div><div class="ttdeci">__IO uint32_t RX_CHF_COEF_1</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9398</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaae1df86e2bfdb852da35cd0168c46b69"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaae1df86e2bfdb852da35cd0168c46b69">ANT_Type::CHANNEL_NUM</a></div><div class="ttdeci">__IO uint32_t CHANNEL_NUM</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:576</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga369ca7d5284929a823dab79b7d10d81f"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga369ca7d5284929a823dab79b7d10d81f">MCG_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4322</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4ded444ccd2e1316a3c7bb1da7705086"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4ded444ccd2e1316a3c7bb1da7705086">XCVR_TX_DIG_Type::DATA_PADDING</a></div><div class="ttdeci">__IO uint32_t DATA_PADDING</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:11926</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a89ad5b0929913124d1bb0023c6aeb7d8"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a89ad5b0929913124d1bb0023c6aeb7d8">kDmaRequestMux0TSI0</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:253</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaaf2f183e562beab2996e31a6b2d1c795"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaaf2f183e562beab2996e31a6b2d1c795">LTC_Type::CTL</a></div><div class="ttdeci">__IO uint32_t CTL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4052</div></div>
<div class="ttc" id="group__edma__request_html_ggafd16b7227cfdebb996c941d293ddd600a2ced14f3371b938c0ce37969cba3bc46"><div class="ttname"><a href="group__edma__request.html#ggafd16b7227cfdebb996c941d293ddd600a2ced14f3371b938c0ce37969cba3bc46">kDmaRequestMux0SPI1Tx</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:215</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga80b8bfa41d30c891884904851a949a12"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga80b8bfa41d30c891884904851a949a12">DMA_Type::ES</a></div><div class="ttdeci">__I uint32_t ES</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:1591</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga4abb4ab598fbc6f3863cc476bfd1c489"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga4abb4ab598fbc6f3863cc476bfd1c489">XCVR_RX_DIG_Type::DC_RESID_EST</a></div><div class="ttdeci">__I uint32_t DC_RESID_EST</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9411</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga9a93f14ec2e2d41b106a71226d244af5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga9a93f14ec2e2d41b106a71226d244af5">FTFA_Type::XACCH2</a></div><div class="ttdeci">__I uint8_t XACCH2</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:2325</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga6f43672875b057d62bc254f0c9f8edab"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga6f43672875b057d62bc254f0c9f8edab">XCVR_PLL_DIG_Type::CTUNE_CNT1_0</a></div><div class="ttdeci">__I uint32_t CTUNE_CNT1_0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:8963</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga060054d1f5f54bb8a55d0eeb7cd8ae29"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga060054d1f5f54bb8a55d0eeb7cd8ae29">NV_Type::FPROT0</a></div><div class="ttdeci">__I uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:5000</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gae500c6dc990bd641d25e5aecc0f4cc8d"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gae500c6dc990bd641d25e5aecc0f4cc8d">LTC_Type::COM</a></div><div class="ttdeci">__IO uint32_t COM</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4051</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga82c56b576343f5d3e8565166e405eec5"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga82c56b576343f5d3e8565166e405eec5">XCVR_RX_DIG_Type::DCOC_TZA_STEP_7</a></div><div class="ttdeci">__IO uint32_t DCOC_TZA_STEP_7</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:9380</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gaf62dddb200b4a0fba7e41e99d85a6078"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gaf62dddb200b4a0fba7e41e99d85a6078">LTC_Type::CW</a></div><div class="ttdeci">__IO uint32_t CW</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:4054</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:131</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_gab5caa9c41a35899344a2b790aeef7152"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#gab5caa9c41a35899344a2b790aeef7152">ANT_Type::XCVR_CTRL</a></div><div class="ttdeci">__IO uint32_t XCVR_CTRL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:573</div></div>
<div class="ttc" id="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer_html_ga40117c0218afde94483832c6f40eb0ab"><div class="ttname"><a href="group___x_c_v_r___z_b_d_e_m___peripheral___access___layer.html#ga40117c0218afde94483832c6f40eb0ab">TRNG_Type::SDCTL</a></div><div class="ttdeci">__IO uint32_t SDCTL</div><div class="ttdef"><b>Definition:</b> MKW41Z4.h:7262</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:57:59 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
