<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPURegisterInfo.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPURegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- AMDGPURegisterInfo.cpp - AMDGPU Register Information -------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// Parent TargetRegisterInfo class common to all hw codegen targets.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterInfo.html#a2f58720fd14fa4bbfdec4ef9e9437349">   22</a></span><a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a2f58720fd14fa4bbfdec4ef9e9437349">AMDGPURegisterInfo::AMDGPURegisterInfo</a>() : <a class="code hl_class" href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a>(0) {}</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// Function handling callbacks - Functions are a seldom used feature of GPUS, so</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">// they are not supported at this time.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterInfo.html#a90d31dc23df03e49ebb4fc9632f50636">   29</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a90d31dc23df03e49ebb4fc9632f50636">AMDGPURegisterInfo::getSubRegFromChannel</a>(<span class="keywordtype">unsigned</span> Channel) {</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegs[] = {</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    AMDGPU::sub0, AMDGPU::sub1, AMDGPU::sub2, AMDGPU::sub3, AMDGPU::sub4,</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    AMDGPU::sub5, AMDGPU::sub6, AMDGPU::sub7, AMDGPU::sub8, AMDGPU::sub9,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    AMDGPU::sub10, AMDGPU::sub11, AMDGPU::sub12, AMDGPU::sub13, AMDGPU::sub14,</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    AMDGPU::sub15, AMDGPU::sub16, AMDGPU::sub17, AMDGPU::sub18, AMDGPU::sub19,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    AMDGPU::sub20, AMDGPU::sub21, AMDGPU::sub22, AMDGPU::sub23, AMDGPU::sub24,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    AMDGPU::sub25, AMDGPU::sub26, AMDGPU::sub27, AMDGPU::sub28, AMDGPU::sub29,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    AMDGPU::sub30, AMDGPU::sub31</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>  };</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Channel &lt; <a class="code hl_function" href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">array_lengthof</a>(SubRegs));</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="keywordflow">return</span> SubRegs[Channel];</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>}</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">   44</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">AMDGPURegisterInfo::reserveRegisterTuples</a>(<a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved, <span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> R(Reg, <span class="keyword">this</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="keywordflow">for</span> (; R.isValid(); ++R)</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    Reserved.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*R);</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>}</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="AMDGPURegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   51</a></span><span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#include &quot;AMDGPUGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// Forced to be here by one .inc</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">   55</a></span><span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">SIRegisterInfo::getCalleeSavedRegs</a>(</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC = MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>().getCallingConv();</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>:</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="keywordflow">return</span> CSR_AMDGPU_HighRegs_SaveList;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <span class="keywordflow">default</span>: {</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="comment">// Dummy to not crash RegisterClassInfo.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> NoCalleeSavedReg = AMDGPU::NoRegister;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="keywordflow">return</span> &amp;NoCalleeSavedReg;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  }</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  }</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>}</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">   72</a></span><a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">SIRegisterInfo::getCalleeSavedRegsViaCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>}</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">   76</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">SIRegisterInfo::getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                                                     <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordflow">switch</span> (CC) {</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0afd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0abc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>:</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keywordflow">return</span> CSR_AMDGPU_HighRegs_RegMask;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  }</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>}</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">   88</a></span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="structllvm_1_1Win64EH_1_1UnwindInfo.html#a221d270d61fda7c2de76077c5e264b12">SIRegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIFrameLowering.html">SIFrameLowering</a> *TFI =</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>      MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().getFrameLowering();</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="keywordflow">return</span> TFI-&gt;<a class="code hl_function" href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">hasFP</a>(MF) ? FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>()</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>                        : FuncInfo-&gt;<a class="code hl_function" href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">getStackPtrOffsetReg</a>();</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>}</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">   96</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">SIRegisterInfo::getAllVGPRRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordflow">return</span> CSR_AMDGPU_AllVGPRs_RegMask;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>}</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">  100</a></span><span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">SIRegisterInfo::getAllAllocatableSRegMask</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordflow">return</span> CSR_AMDGPU_AllAllocatableSRegs_RegMask;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>}</div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets.</div></div>
<div class="ttc" id="aAMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo.</div></div>
<div class="ttc" id="aclassAMDGPUGenRegisterInfo_html"><div class="ttname"><a href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a62237ebe27691377a942abe7446332ec"><div class="ttname"><a href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00246">AMDGPUSubtarget.h:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00668">MCRegisterInfo.h:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a7bbd043f57d1d0ab11080103d057e662"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00451">MachineFunction.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00558">MachineFunction.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00637">MachineRegisterInfo.cpp:637</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00018">Register.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIFrameLowering_html"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html">llvm::SIFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8h_source.html#l00021">SIFrameLowering.h:21</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIFrameLowering_html_a1092e60fbaf05a451dd94fed2dedf24a"><div class="ttname"><a href="classllvm_1_1SIFrameLowering.html#a1092e60fbaf05a451dd94fed2dedf24a">llvm::SIFrameLowering::hasFP</a></div><div class="ttdeci">bool hasFP(const MachineFunction &amp;MF) const override</div><div class="ttdoc">hasFP - Return true if the specified function should have a dedicated frame pointer register.</div><div class="ttdef"><b>Definition:</b> <a href="SIFrameLowering_8cpp_source.html#l01125">SIFrameLowering.cpp:1125</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00312">SIMachineFunctionInfo.h:312</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a4f5ecc82c0deb906cdb3bbb581b41450"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f5ecc82c0deb906cdb3bbb581b41450">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">unsigned getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00726">SIMachineFunctionInfo.h:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a83a558d1f47c278d99d1e6f97d73bf44"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">unsigned getFrameOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00708">SIMachineFunctionInfo.h:708</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a231685f805cba88c2b061802b1b95052"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">llvm::SIRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00076">AMDGPURegisterInfo.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a423e24bdb9993c90a2c13e2c04ff257a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">llvm::SIRegisterInfo::getAllVGPRRegMask</a></div><div class="ttdeci">const uint32_t * getAllVGPRRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00096">AMDGPURegisterInfo.cpp:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d328ac32b1d8a39f355b3195db147ff"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">llvm::SIRegisterInfo::getAllAllocatableSRegMask</a></div><div class="ttdeci">const uint32_t * getAllAllocatableSRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00100">AMDGPURegisterInfo.cpp:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a79100c984bb96e884a15246958f61c2d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00072">AMDGPURegisterInfo.cpp:72</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0a94ec9273479164e4aec1d5d91b71dc85"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a94ec9273479164e4aec1d5d91b71dc85">llvm::CallingConv::Cold</a></div><div class="ttdeci">@ Cold</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00048">CallingConv.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdeci">@ Fast</div><div class="ttdoc">Fast - This calling convention attempts to make calls as fast as possible (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">C - The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7510cdb641954d5eca96ba44129a0737"><div class="ttname"><a href="namespacellvm.html#a7510cdb641954d5eca96ba44129a0737">llvm::array_lengthof</a></div><div class="ttdeci">constexpr size_t array_lengthof(T(&amp;)[N])</div><div class="ttdoc">Find the length of an array.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01050">STLExtras.h:1050</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterInfo_html_a2f58720fd14fa4bbfdec4ef9e9437349"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a2f58720fd14fa4bbfdec4ef9e9437349">llvm::AMDGPURegisterInfo::AMDGPURegisterInfo</a></div><div class="ttdeci">AMDGPURegisterInfo()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00022">AMDGPURegisterInfo.cpp:22</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterInfo_html_a6483d00017abc4953650446f325d69bc"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a6483d00017abc4953650446f325d69bc">llvm::AMDGPURegisterInfo::reserveRegisterTuples</a></div><div class="ttdeci">void reserveRegisterTuples(BitVector &amp;, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00044">AMDGPURegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterInfo_html_a90d31dc23df03e49ebb4fc9632f50636"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a90d31dc23df03e49ebb4fc9632f50636">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00029">AMDGPURegisterInfo.cpp:29</a></div></div>
<div class="ttc" id="astructllvm_1_1Win64EH_1_1UnwindInfo_html_a221d270d61fda7c2de76077c5e264b12"><div class="ttname"><a href="structllvm_1_1Win64EH_1_1UnwindInfo.html#a221d270d61fda7c2de76077c5e264b12">llvm::Win64EH::UnwindInfo::getFrameRegister</a></div><div class="ttdeci">uint8_t getFrameRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="Win64EH_8h_source.html#l00105">Win64EH.h:105</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:38 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
