
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022820  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001728  08022960  08022960  00023960  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  08024088  08024088  00025088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08024160  08024160  00026324  2**0
                  CONTENTS
  5 .ARM          00000008  08024160  08024160  00025160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08024168  08024168  00026324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08024168  08024168  00025168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0802416c  0802416c  0002516c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000324  20000000  08024170  00026000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000025c4  20000324  08024494  00026324  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200028e8  08024494  000268e8  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00026324  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004778d  00000000  00000000  0002634e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000aca0  00000000  00000000  0006dadb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003560  00000000  00000000  00078780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000028b7  00000000  00000000  0007bce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a4a5  00000000  00000000  0007e597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004347a  00000000  00000000  000a8a3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cedb6  00000000  00000000  000ebeb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001bac6c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ecd4  00000000  00000000  001bacb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  001c9984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000324 	.word	0x20000324
 800015c:	00000000 	.word	0x00000000
 8000160:	08022948 	.word	0x08022948

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000328 	.word	0x20000328
 800017c:	08022948 	.word	0x08022948

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_fmul>:
 8000230:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000234:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000238:	bf1e      	ittt	ne
 800023a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800023e:	ea92 0f0c 	teqne	r2, ip
 8000242:	ea93 0f0c 	teqne	r3, ip
 8000246:	d06f      	beq.n	8000328 <__aeabi_fmul+0xf8>
 8000248:	441a      	add	r2, r3
 800024a:	ea80 0c01 	eor.w	ip, r0, r1
 800024e:	0240      	lsls	r0, r0, #9
 8000250:	bf18      	it	ne
 8000252:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000256:	d01e      	beq.n	8000296 <__aeabi_fmul+0x66>
 8000258:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800025c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000260:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000264:	fba0 3101 	umull	r3, r1, r0, r1
 8000268:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800026c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000270:	bf3e      	ittt	cc
 8000272:	0049      	lslcc	r1, r1, #1
 8000274:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000278:	005b      	lslcc	r3, r3, #1
 800027a:	ea40 0001 	orr.w	r0, r0, r1
 800027e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000282:	2afd      	cmp	r2, #253	@ 0xfd
 8000284:	d81d      	bhi.n	80002c2 <__aeabi_fmul+0x92>
 8000286:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800028a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800028e:	bf08      	it	eq
 8000290:	f020 0001 	biceq.w	r0, r0, #1
 8000294:	4770      	bx	lr
 8000296:	f090 0f00 	teq	r0, #0
 800029a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800029e:	bf08      	it	eq
 80002a0:	0249      	lsleq	r1, r1, #9
 80002a2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002a6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002aa:	3a7f      	subs	r2, #127	@ 0x7f
 80002ac:	bfc2      	ittt	gt
 80002ae:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80002b2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002b6:	4770      	bxgt	lr
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	3a01      	subs	r2, #1
 80002c2:	dc5d      	bgt.n	8000380 <__aeabi_fmul+0x150>
 80002c4:	f112 0f19 	cmn.w	r2, #25
 80002c8:	bfdc      	itt	le
 80002ca:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80002ce:	4770      	bxle	lr
 80002d0:	f1c2 0200 	rsb	r2, r2, #0
 80002d4:	0041      	lsls	r1, r0, #1
 80002d6:	fa21 f102 	lsr.w	r1, r1, r2
 80002da:	f1c2 0220 	rsb	r2, r2, #32
 80002de:	fa00 fc02 	lsl.w	ip, r0, r2
 80002e2:	ea5f 0031 	movs.w	r0, r1, rrx
 80002e6:	f140 0000 	adc.w	r0, r0, #0
 80002ea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002ee:	bf08      	it	eq
 80002f0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002f4:	4770      	bx	lr
 80002f6:	f092 0f00 	teq	r2, #0
 80002fa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80002fe:	bf02      	ittt	eq
 8000300:	0040      	lsleq	r0, r0, #1
 8000302:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000306:	3a01      	subeq	r2, #1
 8000308:	d0f9      	beq.n	80002fe <__aeabi_fmul+0xce>
 800030a:	ea40 000c 	orr.w	r0, r0, ip
 800030e:	f093 0f00 	teq	r3, #0
 8000312:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000316:	bf02      	ittt	eq
 8000318:	0049      	lsleq	r1, r1, #1
 800031a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800031e:	3b01      	subeq	r3, #1
 8000320:	d0f9      	beq.n	8000316 <__aeabi_fmul+0xe6>
 8000322:	ea41 010c 	orr.w	r1, r1, ip
 8000326:	e78f      	b.n	8000248 <__aeabi_fmul+0x18>
 8000328:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800032c:	ea92 0f0c 	teq	r2, ip
 8000330:	bf18      	it	ne
 8000332:	ea93 0f0c 	teqne	r3, ip
 8000336:	d00a      	beq.n	800034e <__aeabi_fmul+0x11e>
 8000338:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800033c:	bf18      	it	ne
 800033e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000342:	d1d8      	bne.n	80002f6 <__aeabi_fmul+0xc6>
 8000344:	ea80 0001 	eor.w	r0, r0, r1
 8000348:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800034c:	4770      	bx	lr
 800034e:	f090 0f00 	teq	r0, #0
 8000352:	bf17      	itett	ne
 8000354:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000358:	4608      	moveq	r0, r1
 800035a:	f091 0f00 	teqne	r1, #0
 800035e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000362:	d014      	beq.n	800038e <__aeabi_fmul+0x15e>
 8000364:	ea92 0f0c 	teq	r2, ip
 8000368:	d101      	bne.n	800036e <__aeabi_fmul+0x13e>
 800036a:	0242      	lsls	r2, r0, #9
 800036c:	d10f      	bne.n	800038e <__aeabi_fmul+0x15e>
 800036e:	ea93 0f0c 	teq	r3, ip
 8000372:	d103      	bne.n	800037c <__aeabi_fmul+0x14c>
 8000374:	024b      	lsls	r3, r1, #9
 8000376:	bf18      	it	ne
 8000378:	4608      	movne	r0, r1
 800037a:	d108      	bne.n	800038e <__aeabi_fmul+0x15e>
 800037c:	ea80 0001 	eor.w	r0, r0, r1
 8000380:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000384:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000388:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800038c:	4770      	bx	lr
 800038e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000392:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000396:	4770      	bx	lr

08000398 <__aeabi_drsub>:
 8000398:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	e002      	b.n	80003a4 <__adddf3>
 800039e:	bf00      	nop

080003a0 <__aeabi_dsub>:
 80003a0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003a4 <__adddf3>:
 80003a4:	b530      	push	{r4, r5, lr}
 80003a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ae:	ea94 0f05 	teq	r4, r5
 80003b2:	bf08      	it	eq
 80003b4:	ea90 0f02 	teqeq	r0, r2
 80003b8:	bf1f      	itttt	ne
 80003ba:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003be:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ca:	f000 80e2 	beq.w	8000592 <__adddf3+0x1ee>
 80003ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003d6:	bfb8      	it	lt
 80003d8:	426d      	neglt	r5, r5
 80003da:	dd0c      	ble.n	80003f6 <__adddf3+0x52>
 80003dc:	442c      	add	r4, r5
 80003de:	ea80 0202 	eor.w	r2, r0, r2
 80003e2:	ea81 0303 	eor.w	r3, r1, r3
 80003e6:	ea82 0000 	eor.w	r0, r2, r0
 80003ea:	ea83 0101 	eor.w	r1, r3, r1
 80003ee:	ea80 0202 	eor.w	r2, r0, r2
 80003f2:	ea81 0303 	eor.w	r3, r1, r3
 80003f6:	2d36      	cmp	r5, #54	@ 0x36
 80003f8:	bf88      	it	hi
 80003fa:	bd30      	pophi	{r4, r5, pc}
 80003fc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000400:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000404:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000408:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800040c:	d002      	beq.n	8000414 <__adddf3+0x70>
 800040e:	4240      	negs	r0, r0
 8000410:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000414:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000418:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800041c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000420:	d002      	beq.n	8000428 <__adddf3+0x84>
 8000422:	4252      	negs	r2, r2
 8000424:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000428:	ea94 0f05 	teq	r4, r5
 800042c:	f000 80a7 	beq.w	800057e <__adddf3+0x1da>
 8000430:	f1a4 0401 	sub.w	r4, r4, #1
 8000434:	f1d5 0e20 	rsbs	lr, r5, #32
 8000438:	db0d      	blt.n	8000456 <__adddf3+0xb2>
 800043a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800043e:	fa22 f205 	lsr.w	r2, r2, r5
 8000442:	1880      	adds	r0, r0, r2
 8000444:	f141 0100 	adc.w	r1, r1, #0
 8000448:	fa03 f20e 	lsl.w	r2, r3, lr
 800044c:	1880      	adds	r0, r0, r2
 800044e:	fa43 f305 	asr.w	r3, r3, r5
 8000452:	4159      	adcs	r1, r3
 8000454:	e00e      	b.n	8000474 <__adddf3+0xd0>
 8000456:	f1a5 0520 	sub.w	r5, r5, #32
 800045a:	f10e 0e20 	add.w	lr, lr, #32
 800045e:	2a01      	cmp	r2, #1
 8000460:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000464:	bf28      	it	cs
 8000466:	f04c 0c02 	orrcs.w	ip, ip, #2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	18c0      	adds	r0, r0, r3
 8000470:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	d507      	bpl.n	800048a <__adddf3+0xe6>
 800047a:	f04f 0e00 	mov.w	lr, #0
 800047e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000482:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000486:	eb6e 0101 	sbc.w	r1, lr, r1
 800048a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800048e:	d31b      	bcc.n	80004c8 <__adddf3+0x124>
 8000490:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000494:	d30c      	bcc.n	80004b0 <__adddf3+0x10c>
 8000496:	0849      	lsrs	r1, r1, #1
 8000498:	ea5f 0030 	movs.w	r0, r0, rrx
 800049c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a0:	f104 0401 	add.w	r4, r4, #1
 80004a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004ac:	f080 809a 	bcs.w	80005e4 <__adddf3+0x240>
 80004b0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004b4:	bf08      	it	eq
 80004b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004ba:	f150 0000 	adcs.w	r0, r0, #0
 80004be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004c2:	ea41 0105 	orr.w	r1, r1, r5
 80004c6:	bd30      	pop	{r4, r5, pc}
 80004c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004cc:	4140      	adcs	r0, r0
 80004ce:	eb41 0101 	adc.w	r1, r1, r1
 80004d2:	3c01      	subs	r4, #1
 80004d4:	bf28      	it	cs
 80004d6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004da:	d2e9      	bcs.n	80004b0 <__adddf3+0x10c>
 80004dc:	f091 0f00 	teq	r1, #0
 80004e0:	bf04      	itt	eq
 80004e2:	4601      	moveq	r1, r0
 80004e4:	2000      	moveq	r0, #0
 80004e6:	fab1 f381 	clz	r3, r1
 80004ea:	bf08      	it	eq
 80004ec:	3320      	addeq	r3, #32
 80004ee:	f1a3 030b 	sub.w	r3, r3, #11
 80004f2:	f1b3 0220 	subs.w	r2, r3, #32
 80004f6:	da0c      	bge.n	8000512 <__adddf3+0x16e>
 80004f8:	320c      	adds	r2, #12
 80004fa:	dd08      	ble.n	800050e <__adddf3+0x16a>
 80004fc:	f102 0c14 	add.w	ip, r2, #20
 8000500:	f1c2 020c 	rsb	r2, r2, #12
 8000504:	fa01 f00c 	lsl.w	r0, r1, ip
 8000508:	fa21 f102 	lsr.w	r1, r1, r2
 800050c:	e00c      	b.n	8000528 <__adddf3+0x184>
 800050e:	f102 0214 	add.w	r2, r2, #20
 8000512:	bfd8      	it	le
 8000514:	f1c2 0c20 	rsble	ip, r2, #32
 8000518:	fa01 f102 	lsl.w	r1, r1, r2
 800051c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000520:	bfdc      	itt	le
 8000522:	ea41 010c 	orrle.w	r1, r1, ip
 8000526:	4090      	lslle	r0, r2
 8000528:	1ae4      	subs	r4, r4, r3
 800052a:	bfa2      	ittt	ge
 800052c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000530:	4329      	orrge	r1, r5
 8000532:	bd30      	popge	{r4, r5, pc}
 8000534:	ea6f 0404 	mvn.w	r4, r4
 8000538:	3c1f      	subs	r4, #31
 800053a:	da1c      	bge.n	8000576 <__adddf3+0x1d2>
 800053c:	340c      	adds	r4, #12
 800053e:	dc0e      	bgt.n	800055e <__adddf3+0x1ba>
 8000540:	f104 0414 	add.w	r4, r4, #20
 8000544:	f1c4 0220 	rsb	r2, r4, #32
 8000548:	fa20 f004 	lsr.w	r0, r0, r4
 800054c:	fa01 f302 	lsl.w	r3, r1, r2
 8000550:	ea40 0003 	orr.w	r0, r0, r3
 8000554:	fa21 f304 	lsr.w	r3, r1, r4
 8000558:	ea45 0103 	orr.w	r1, r5, r3
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	f1c4 040c 	rsb	r4, r4, #12
 8000562:	f1c4 0220 	rsb	r2, r4, #32
 8000566:	fa20 f002 	lsr.w	r0, r0, r2
 800056a:	fa01 f304 	lsl.w	r3, r1, r4
 800056e:	ea40 0003 	orr.w	r0, r0, r3
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	fa21 f004 	lsr.w	r0, r1, r4
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	f094 0f00 	teq	r4, #0
 8000582:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000586:	bf06      	itte	eq
 8000588:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800058c:	3401      	addeq	r4, #1
 800058e:	3d01      	subne	r5, #1
 8000590:	e74e      	b.n	8000430 <__adddf3+0x8c>
 8000592:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000596:	bf18      	it	ne
 8000598:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800059c:	d029      	beq.n	80005f2 <__adddf3+0x24e>
 800059e:	ea94 0f05 	teq	r4, r5
 80005a2:	bf08      	it	eq
 80005a4:	ea90 0f02 	teqeq	r0, r2
 80005a8:	d005      	beq.n	80005b6 <__adddf3+0x212>
 80005aa:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ae:	bf04      	itt	eq
 80005b0:	4619      	moveq	r1, r3
 80005b2:	4610      	moveq	r0, r2
 80005b4:	bd30      	pop	{r4, r5, pc}
 80005b6:	ea91 0f03 	teq	r1, r3
 80005ba:	bf1e      	ittt	ne
 80005bc:	2100      	movne	r1, #0
 80005be:	2000      	movne	r0, #0
 80005c0:	bd30      	popne	{r4, r5, pc}
 80005c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005c6:	d105      	bne.n	80005d4 <__adddf3+0x230>
 80005c8:	0040      	lsls	r0, r0, #1
 80005ca:	4149      	adcs	r1, r1
 80005cc:	bf28      	it	cs
 80005ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005d2:	bd30      	pop	{r4, r5, pc}
 80005d4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d8:	bf3c      	itt	cc
 80005da:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005de:	bd30      	popcc	{r4, r5, pc}
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005ec:	f04f 0000 	mov.w	r0, #0
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005f6:	bf1a      	itte	ne
 80005f8:	4619      	movne	r1, r3
 80005fa:	4610      	movne	r0, r2
 80005fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000600:	bf1c      	itt	ne
 8000602:	460b      	movne	r3, r1
 8000604:	4602      	movne	r2, r0
 8000606:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800060a:	bf06      	itte	eq
 800060c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000610:	ea91 0f03 	teqeq	r1, r3
 8000614:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	bf00      	nop

0800061c <__aeabi_ui2d>:
 800061c:	f090 0f00 	teq	r0, #0
 8000620:	bf04      	itt	eq
 8000622:	2100      	moveq	r1, #0
 8000624:	4770      	bxeq	lr
 8000626:	b530      	push	{r4, r5, lr}
 8000628:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800062c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000630:	f04f 0500 	mov.w	r5, #0
 8000634:	f04f 0100 	mov.w	r1, #0
 8000638:	e750      	b.n	80004dc <__adddf3+0x138>
 800063a:	bf00      	nop

0800063c <__aeabi_i2d>:
 800063c:	f090 0f00 	teq	r0, #0
 8000640:	bf04      	itt	eq
 8000642:	2100      	moveq	r1, #0
 8000644:	4770      	bxeq	lr
 8000646:	b530      	push	{r4, r5, lr}
 8000648:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800064c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000650:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000654:	bf48      	it	mi
 8000656:	4240      	negmi	r0, r0
 8000658:	f04f 0100 	mov.w	r1, #0
 800065c:	e73e      	b.n	80004dc <__adddf3+0x138>
 800065e:	bf00      	nop

08000660 <__aeabi_f2d>:
 8000660:	0042      	lsls	r2, r0, #1
 8000662:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000666:	ea4f 0131 	mov.w	r1, r1, rrx
 800066a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800066e:	bf1f      	itttt	ne
 8000670:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000674:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000678:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800067c:	4770      	bxne	lr
 800067e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000682:	bf08      	it	eq
 8000684:	4770      	bxeq	lr
 8000686:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800068a:	bf04      	itt	eq
 800068c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000690:	4770      	bxeq	lr
 8000692:	b530      	push	{r4, r5, lr}
 8000694:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000698:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800069c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	e71c      	b.n	80004dc <__adddf3+0x138>
 80006a2:	bf00      	nop

080006a4 <__aeabi_ul2d>:
 80006a4:	ea50 0201 	orrs.w	r2, r0, r1
 80006a8:	bf08      	it	eq
 80006aa:	4770      	bxeq	lr
 80006ac:	b530      	push	{r4, r5, lr}
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	e00a      	b.n	80006ca <__aeabi_l2d+0x16>

080006b4 <__aeabi_l2d>:
 80006b4:	ea50 0201 	orrs.w	r2, r0, r1
 80006b8:	bf08      	it	eq
 80006ba:	4770      	bxeq	lr
 80006bc:	b530      	push	{r4, r5, lr}
 80006be:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006c2:	d502      	bpl.n	80006ca <__aeabi_l2d+0x16>
 80006c4:	4240      	negs	r0, r0
 80006c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006ca:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006ce:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006d6:	f43f aed8 	beq.w	800048a <__adddf3+0xe6>
 80006da:	f04f 0203 	mov.w	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006f2:	f1c2 0320 	rsb	r3, r2, #32
 80006f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80006fa:	fa20 f002 	lsr.w	r0, r0, r2
 80006fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000702:	ea40 000e 	orr.w	r0, r0, lr
 8000706:	fa21 f102 	lsr.w	r1, r1, r2
 800070a:	4414      	add	r4, r2
 800070c:	e6bd      	b.n	800048a <__adddf3+0xe6>
 800070e:	bf00      	nop

08000710 <__aeabi_dmul>:
 8000710:	b570      	push	{r4, r5, r6, lr}
 8000712:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000716:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800071a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800071e:	bf1d      	ittte	ne
 8000720:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000724:	ea94 0f0c 	teqne	r4, ip
 8000728:	ea95 0f0c 	teqne	r5, ip
 800072c:	f000 f8de 	bleq	80008ec <__aeabi_dmul+0x1dc>
 8000730:	442c      	add	r4, r5
 8000732:	ea81 0603 	eor.w	r6, r1, r3
 8000736:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800073a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800073e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000742:	bf18      	it	ne
 8000744:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000748:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800074c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000750:	d038      	beq.n	80007c4 <__aeabi_dmul+0xb4>
 8000752:	fba0 ce02 	umull	ip, lr, r0, r2
 8000756:	f04f 0500 	mov.w	r5, #0
 800075a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800075e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000762:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000766:	f04f 0600 	mov.w	r6, #0
 800076a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800076e:	f09c 0f00 	teq	ip, #0
 8000772:	bf18      	it	ne
 8000774:	f04e 0e01 	orrne.w	lr, lr, #1
 8000778:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800077c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000780:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000784:	d204      	bcs.n	8000790 <__aeabi_dmul+0x80>
 8000786:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800078a:	416d      	adcs	r5, r5
 800078c:	eb46 0606 	adc.w	r6, r6, r6
 8000790:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000794:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000798:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800079c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007a4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80007a8:	bf88      	it	hi
 80007aa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80007ae:	d81e      	bhi.n	80007ee <__aeabi_dmul+0xde>
 80007b0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80007b4:	bf08      	it	eq
 80007b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007ba:	f150 0000 	adcs.w	r0, r0, #0
 80007be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007c8:	ea46 0101 	orr.w	r1, r6, r1
 80007cc:	ea40 0002 	orr.w	r0, r0, r2
 80007d0:	ea81 0103 	eor.w	r1, r1, r3
 80007d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007d8:	bfc2      	ittt	gt
 80007da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007e2:	bd70      	popgt	{r4, r5, r6, pc}
 80007e4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007e8:	f04f 0e00 	mov.w	lr, #0
 80007ec:	3c01      	subs	r4, #1
 80007ee:	f300 80ab 	bgt.w	8000948 <__aeabi_dmul+0x238>
 80007f2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007f6:	bfde      	ittt	le
 80007f8:	2000      	movle	r0, #0
 80007fa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007fe:	bd70      	pople	{r4, r5, r6, pc}
 8000800:	f1c4 0400 	rsb	r4, r4, #0
 8000804:	3c20      	subs	r4, #32
 8000806:	da35      	bge.n	8000874 <__aeabi_dmul+0x164>
 8000808:	340c      	adds	r4, #12
 800080a:	dc1b      	bgt.n	8000844 <__aeabi_dmul+0x134>
 800080c:	f104 0414 	add.w	r4, r4, #20
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f305 	lsl.w	r3, r0, r5
 8000818:	fa20 f004 	lsr.w	r0, r0, r4
 800081c:	fa01 f205 	lsl.w	r2, r1, r5
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000828:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000830:	fa21 f604 	lsr.w	r6, r1, r4
 8000834:	eb42 0106 	adc.w	r1, r2, r6
 8000838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800083c:	bf08      	it	eq
 800083e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000842:	bd70      	pop	{r4, r5, r6, pc}
 8000844:	f1c4 040c 	rsb	r4, r4, #12
 8000848:	f1c4 0520 	rsb	r5, r4, #32
 800084c:	fa00 f304 	lsl.w	r3, r0, r4
 8000850:	fa20 f005 	lsr.w	r0, r0, r5
 8000854:	fa01 f204 	lsl.w	r2, r1, r4
 8000858:	ea40 0002 	orr.w	r0, r0, r2
 800085c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000860:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000864:	f141 0100 	adc.w	r1, r1, #0
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f1c4 0520 	rsb	r5, r4, #32
 8000878:	fa00 f205 	lsl.w	r2, r0, r5
 800087c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000880:	fa20 f304 	lsr.w	r3, r0, r4
 8000884:	fa01 f205 	lsl.w	r2, r1, r5
 8000888:	ea43 0302 	orr.w	r3, r3, r2
 800088c:	fa21 f004 	lsr.w	r0, r1, r4
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	fa21 f204 	lsr.w	r2, r1, r4
 8000898:	ea20 0002 	bic.w	r0, r0, r2
 800089c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008a4:	bf08      	it	eq
 80008a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008aa:	bd70      	pop	{r4, r5, r6, pc}
 80008ac:	f094 0f00 	teq	r4, #0
 80008b0:	d10f      	bne.n	80008d2 <__aeabi_dmul+0x1c2>
 80008b2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80008b6:	0040      	lsls	r0, r0, #1
 80008b8:	eb41 0101 	adc.w	r1, r1, r1
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	bf08      	it	eq
 80008c2:	3c01      	subeq	r4, #1
 80008c4:	d0f7      	beq.n	80008b6 <__aeabi_dmul+0x1a6>
 80008c6:	ea41 0106 	orr.w	r1, r1, r6
 80008ca:	f095 0f00 	teq	r5, #0
 80008ce:	bf18      	it	ne
 80008d0:	4770      	bxne	lr
 80008d2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008d6:	0052      	lsls	r2, r2, #1
 80008d8:	eb43 0303 	adc.w	r3, r3, r3
 80008dc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008e0:	bf08      	it	eq
 80008e2:	3d01      	subeq	r5, #1
 80008e4:	d0f7      	beq.n	80008d6 <__aeabi_dmul+0x1c6>
 80008e6:	ea43 0306 	orr.w	r3, r3, r6
 80008ea:	4770      	bx	lr
 80008ec:	ea94 0f0c 	teq	r4, ip
 80008f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008f4:	bf18      	it	ne
 80008f6:	ea95 0f0c 	teqne	r5, ip
 80008fa:	d00c      	beq.n	8000916 <__aeabi_dmul+0x206>
 80008fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000900:	bf18      	it	ne
 8000902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000906:	d1d1      	bne.n	80008ac <__aeabi_dmul+0x19c>
 8000908:	ea81 0103 	eor.w	r1, r1, r3
 800090c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000910:	f04f 0000 	mov.w	r0, #0
 8000914:	bd70      	pop	{r4, r5, r6, pc}
 8000916:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800091a:	bf06      	itte	eq
 800091c:	4610      	moveq	r0, r2
 800091e:	4619      	moveq	r1, r3
 8000920:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000924:	d019      	beq.n	800095a <__aeabi_dmul+0x24a>
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	d102      	bne.n	8000932 <__aeabi_dmul+0x222>
 800092c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000930:	d113      	bne.n	800095a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	d105      	bne.n	8000944 <__aeabi_dmul+0x234>
 8000938:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800093c:	bf1c      	itt	ne
 800093e:	4610      	movne	r0, r2
 8000940:	4619      	movne	r1, r3
 8000942:	d10a      	bne.n	800095a <__aeabi_dmul+0x24a>
 8000944:	ea81 0103 	eor.w	r1, r1, r3
 8000948:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800094c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000950:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000954:	f04f 0000 	mov.w	r0, #0
 8000958:	bd70      	pop	{r4, r5, r6, pc}
 800095a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800095e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000962:	bd70      	pop	{r4, r5, r6, pc}

08000964 <__aeabi_ddiv>:
 8000964:	b570      	push	{r4, r5, r6, lr}
 8000966:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800096a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800096e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000972:	bf1d      	ittte	ne
 8000974:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000978:	ea94 0f0c 	teqne	r4, ip
 800097c:	ea95 0f0c 	teqne	r5, ip
 8000980:	f000 f8a7 	bleq	8000ad2 <__aeabi_ddiv+0x16e>
 8000984:	eba4 0405 	sub.w	r4, r4, r5
 8000988:	ea81 0e03 	eor.w	lr, r1, r3
 800098c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000990:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000994:	f000 8088 	beq.w	8000aa8 <__aeabi_ddiv+0x144>
 8000998:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800099c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80009a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009b8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009bc:	429d      	cmp	r5, r3
 80009be:	bf08      	it	eq
 80009c0:	4296      	cmpeq	r6, r2
 80009c2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009c6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009ca:	d202      	bcs.n	80009d2 <__aeabi_ddiv+0x6e>
 80009cc:	085b      	lsrs	r3, r3, #1
 80009ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d2:	1ab6      	subs	r6, r6, r2
 80009d4:	eb65 0503 	sbc.w	r5, r5, r3
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009e2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80009f8:	085b      	lsrs	r3, r3, #1
 80009fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a06:	bf22      	ittt	cs
 8000a08:	1ab6      	subcs	r6, r6, r2
 8000a0a:	4675      	movcs	r5, lr
 8000a0c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a10:	085b      	lsrs	r3, r3, #1
 8000a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a1e:	bf22      	ittt	cs
 8000a20:	1ab6      	subcs	r6, r6, r2
 8000a22:	4675      	movcs	r5, lr
 8000a24:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a28:	085b      	lsrs	r3, r3, #1
 8000a2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a36:	bf22      	ittt	cs
 8000a38:	1ab6      	subcs	r6, r6, r2
 8000a3a:	4675      	movcs	r5, lr
 8000a3c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a40:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a44:	d018      	beq.n	8000a78 <__aeabi_ddiv+0x114>
 8000a46:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a4a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a4e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a56:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a5e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a62:	d1c0      	bne.n	80009e6 <__aeabi_ddiv+0x82>
 8000a64:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a68:	d10b      	bne.n	8000a82 <__aeabi_ddiv+0x11e>
 8000a6a:	ea41 0100 	orr.w	r1, r1, r0
 8000a6e:	f04f 0000 	mov.w	r0, #0
 8000a72:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a76:	e7b6      	b.n	80009e6 <__aeabi_ddiv+0x82>
 8000a78:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a7c:	bf04      	itt	eq
 8000a7e:	4301      	orreq	r1, r0
 8000a80:	2000      	moveq	r0, #0
 8000a82:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a86:	bf88      	it	hi
 8000a88:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a8c:	f63f aeaf 	bhi.w	80007ee <__aeabi_dmul+0xde>
 8000a90:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a94:	bf04      	itt	eq
 8000a96:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a9e:	f150 0000 	adcs.w	r0, r0, #0
 8000aa2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aa6:	bd70      	pop	{r4, r5, r6, pc}
 8000aa8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000aac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000ab4:	bfc2      	ittt	gt
 8000ab6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000aba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000abe:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ac4:	f04f 0e00 	mov.w	lr, #0
 8000ac8:	3c01      	subs	r4, #1
 8000aca:	e690      	b.n	80007ee <__aeabi_dmul+0xde>
 8000acc:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad0:	e68d      	b.n	80007ee <__aeabi_dmul+0xde>
 8000ad2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ad6:	ea94 0f0c 	teq	r4, ip
 8000ada:	bf08      	it	eq
 8000adc:	ea95 0f0c 	teqeq	r5, ip
 8000ae0:	f43f af3b 	beq.w	800095a <__aeabi_dmul+0x24a>
 8000ae4:	ea94 0f0c 	teq	r4, ip
 8000ae8:	d10a      	bne.n	8000b00 <__aeabi_ddiv+0x19c>
 8000aea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aee:	f47f af34 	bne.w	800095a <__aeabi_dmul+0x24a>
 8000af2:	ea95 0f0c 	teq	r5, ip
 8000af6:	f47f af25 	bne.w	8000944 <__aeabi_dmul+0x234>
 8000afa:	4610      	mov	r0, r2
 8000afc:	4619      	mov	r1, r3
 8000afe:	e72c      	b.n	800095a <__aeabi_dmul+0x24a>
 8000b00:	ea95 0f0c 	teq	r5, ip
 8000b04:	d106      	bne.n	8000b14 <__aeabi_ddiv+0x1b0>
 8000b06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b0a:	f43f aefd 	beq.w	8000908 <__aeabi_dmul+0x1f8>
 8000b0e:	4610      	mov	r0, r2
 8000b10:	4619      	mov	r1, r3
 8000b12:	e722      	b.n	800095a <__aeabi_dmul+0x24a>
 8000b14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b18:	bf18      	it	ne
 8000b1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b1e:	f47f aec5 	bne.w	80008ac <__aeabi_dmul+0x19c>
 8000b22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b26:	f47f af0d 	bne.w	8000944 <__aeabi_dmul+0x234>
 8000b2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b2e:	f47f aeeb 	bne.w	8000908 <__aeabi_dmul+0x1f8>
 8000b32:	e712      	b.n	800095a <__aeabi_dmul+0x24a>

08000b34 <__gedf2>:
 8000b34:	f04f 3cff 	mov.w	ip, #4294967295
 8000b38:	e006      	b.n	8000b48 <__cmpdf2+0x4>
 8000b3a:	bf00      	nop

08000b3c <__ledf2>:
 8000b3c:	f04f 0c01 	mov.w	ip, #1
 8000b40:	e002      	b.n	8000b48 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__cmpdf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	bf18      	it	ne
 8000b5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b5e:	d01b      	beq.n	8000b98 <__cmpdf2+0x54>
 8000b60:	b001      	add	sp, #4
 8000b62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b66:	bf0c      	ite	eq
 8000b68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b6c:	ea91 0f03 	teqne	r1, r3
 8000b70:	bf02      	ittt	eq
 8000b72:	ea90 0f02 	teqeq	r0, r2
 8000b76:	2000      	moveq	r0, #0
 8000b78:	4770      	bxeq	lr
 8000b7a:	f110 0f00 	cmn.w	r0, #0
 8000b7e:	ea91 0f03 	teq	r1, r3
 8000b82:	bf58      	it	pl
 8000b84:	4299      	cmppl	r1, r3
 8000b86:	bf08      	it	eq
 8000b88:	4290      	cmpeq	r0, r2
 8000b8a:	bf2c      	ite	cs
 8000b8c:	17d8      	asrcs	r0, r3, #31
 8000b8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b92:	f040 0001 	orr.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba0:	d102      	bne.n	8000ba8 <__cmpdf2+0x64>
 8000ba2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ba6:	d107      	bne.n	8000bb8 <__cmpdf2+0x74>
 8000ba8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb0:	d1d6      	bne.n	8000b60 <__cmpdf2+0x1c>
 8000bb2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bb6:	d0d3      	beq.n	8000b60 <__cmpdf2+0x1c>
 8000bb8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_cdrcmple>:
 8000bc0:	4684      	mov	ip, r0
 8000bc2:	4610      	mov	r0, r2
 8000bc4:	4662      	mov	r2, ip
 8000bc6:	468c      	mov	ip, r1
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4663      	mov	r3, ip
 8000bcc:	e000      	b.n	8000bd0 <__aeabi_cdcmpeq>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_cdcmpeq>:
 8000bd0:	b501      	push	{r0, lr}
 8000bd2:	f7ff ffb7 	bl	8000b44 <__cmpdf2>
 8000bd6:	2800      	cmp	r0, #0
 8000bd8:	bf48      	it	mi
 8000bda:	f110 0f00 	cmnmi.w	r0, #0
 8000bde:	bd01      	pop	{r0, pc}

08000be0 <__aeabi_dcmpeq>:
 8000be0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be4:	f7ff fff4 	bl	8000bd0 <__aeabi_cdcmpeq>
 8000be8:	bf0c      	ite	eq
 8000bea:	2001      	moveq	r0, #1
 8000bec:	2000      	movne	r0, #0
 8000bee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_dcmplt>:
 8000bf4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf8:	f7ff ffea 	bl	8000bd0 <__aeabi_cdcmpeq>
 8000bfc:	bf34      	ite	cc
 8000bfe:	2001      	movcc	r0, #1
 8000c00:	2000      	movcs	r0, #0
 8000c02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c06:	bf00      	nop

08000c08 <__aeabi_dcmple>:
 8000c08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c0c:	f7ff ffe0 	bl	8000bd0 <__aeabi_cdcmpeq>
 8000c10:	bf94      	ite	ls
 8000c12:	2001      	movls	r0, #1
 8000c14:	2000      	movhi	r0, #0
 8000c16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c1a:	bf00      	nop

08000c1c <__aeabi_dcmpge>:
 8000c1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c20:	f7ff ffce 	bl	8000bc0 <__aeabi_cdrcmple>
 8000c24:	bf94      	ite	ls
 8000c26:	2001      	movls	r0, #1
 8000c28:	2000      	movhi	r0, #0
 8000c2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2e:	bf00      	nop

08000c30 <__aeabi_dcmpgt>:
 8000c30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c34:	f7ff ffc4 	bl	8000bc0 <__aeabi_cdrcmple>
 8000c38:	bf34      	ite	cc
 8000c3a:	2001      	movcc	r0, #1
 8000c3c:	2000      	movcs	r0, #0
 8000c3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c42:	bf00      	nop

08000c44 <__aeabi_d2iz>:
 8000c44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c48:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c4c:	d215      	bcs.n	8000c7a <__aeabi_d2iz+0x36>
 8000c4e:	d511      	bpl.n	8000c74 <__aeabi_d2iz+0x30>
 8000c50:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c58:	d912      	bls.n	8000c80 <__aeabi_d2iz+0x3c>
 8000c5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c66:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c6e:	bf18      	it	ne
 8000c70:	4240      	negne	r0, r0
 8000c72:	4770      	bx	lr
 8000c74:	f04f 0000 	mov.w	r0, #0
 8000c78:	4770      	bx	lr
 8000c7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c7e:	d105      	bne.n	8000c8c <__aeabi_d2iz+0x48>
 8000c80:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c84:	bf08      	it	eq
 8000c86:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c8a:	4770      	bx	lr
 8000c8c:	f04f 0000 	mov.w	r0, #0
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop

08000c94 <__aeabi_d2uiz>:
 8000c94:	004a      	lsls	r2, r1, #1
 8000c96:	d211      	bcs.n	8000cbc <__aeabi_d2uiz+0x28>
 8000c98:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c9c:	d211      	bcs.n	8000cc2 <__aeabi_d2uiz+0x2e>
 8000c9e:	d50d      	bpl.n	8000cbc <__aeabi_d2uiz+0x28>
 8000ca0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ca4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ca8:	d40e      	bmi.n	8000cc8 <__aeabi_d2uiz+0x34>
 8000caa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000cb2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000cba:	4770      	bx	lr
 8000cbc:	f04f 0000 	mov.w	r0, #0
 8000cc0:	4770      	bx	lr
 8000cc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cc6:	d102      	bne.n	8000cce <__aeabi_d2uiz+0x3a>
 8000cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ccc:	4770      	bx	lr
 8000cce:	f04f 0000 	mov.w	r0, #0
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_d2f>:
 8000cd4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cd8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cdc:	bf24      	itt	cs
 8000cde:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ce2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ce6:	d90d      	bls.n	8000d04 <__aeabi_d2f+0x30>
 8000ce8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cf0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cf4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000cf8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cfc:	bf08      	it	eq
 8000cfe:	f020 0001 	biceq.w	r0, r0, #1
 8000d02:	4770      	bx	lr
 8000d04:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000d08:	d121      	bne.n	8000d4e <__aeabi_d2f+0x7a>
 8000d0a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000d0e:	bfbc      	itt	lt
 8000d10:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000d14:	4770      	bxlt	lr
 8000d16:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000d1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d1e:	f1c2 0218 	rsb	r2, r2, #24
 8000d22:	f1c2 0c20 	rsb	ip, r2, #32
 8000d26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000d2e:	bf18      	it	ne
 8000d30:	f040 0001 	orrne.w	r0, r0, #1
 8000d34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d40:	ea40 000c 	orr.w	r0, r0, ip
 8000d44:	fa23 f302 	lsr.w	r3, r3, r2
 8000d48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d4c:	e7cc      	b.n	8000ce8 <__aeabi_d2f+0x14>
 8000d4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d52:	d107      	bne.n	8000d64 <__aeabi_d2f+0x90>
 8000d54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d58:	bf1e      	ittt	ne
 8000d5a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d5e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d62:	4770      	bxne	lr
 8000d64:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d68:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop

08000d74 <__aeabi_frsub>:
 8000d74:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000d78:	e002      	b.n	8000d80 <__addsf3>
 8000d7a:	bf00      	nop

08000d7c <__aeabi_fsub>:
 8000d7c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000d80 <__addsf3>:
 8000d80:	0042      	lsls	r2, r0, #1
 8000d82:	bf1f      	itttt	ne
 8000d84:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000d88:	ea92 0f03 	teqne	r2, r3
 8000d8c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000d90:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d94:	d06a      	beq.n	8000e6c <__addsf3+0xec>
 8000d96:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000d9a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d9e:	bfc1      	itttt	gt
 8000da0:	18d2      	addgt	r2, r2, r3
 8000da2:	4041      	eorgt	r1, r0
 8000da4:	4048      	eorgt	r0, r1
 8000da6:	4041      	eorgt	r1, r0
 8000da8:	bfb8      	it	lt
 8000daa:	425b      	neglt	r3, r3
 8000dac:	2b19      	cmp	r3, #25
 8000dae:	bf88      	it	hi
 8000db0:	4770      	bxhi	lr
 8000db2:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000db6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dba:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000dbe:	bf18      	it	ne
 8000dc0:	4240      	negne	r0, r0
 8000dc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000dc6:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000dca:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000dce:	bf18      	it	ne
 8000dd0:	4249      	negne	r1, r1
 8000dd2:	ea92 0f03 	teq	r2, r3
 8000dd6:	d03f      	beq.n	8000e58 <__addsf3+0xd8>
 8000dd8:	f1a2 0201 	sub.w	r2, r2, #1
 8000ddc:	fa41 fc03 	asr.w	ip, r1, r3
 8000de0:	eb10 000c 	adds.w	r0, r0, ip
 8000de4:	f1c3 0320 	rsb	r3, r3, #32
 8000de8:	fa01 f103 	lsl.w	r1, r1, r3
 8000dec:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000df0:	d502      	bpl.n	8000df8 <__addsf3+0x78>
 8000df2:	4249      	negs	r1, r1
 8000df4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000df8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000dfc:	d313      	bcc.n	8000e26 <__addsf3+0xa6>
 8000dfe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000e02:	d306      	bcc.n	8000e12 <__addsf3+0x92>
 8000e04:	0840      	lsrs	r0, r0, #1
 8000e06:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e0a:	f102 0201 	add.w	r2, r2, #1
 8000e0e:	2afe      	cmp	r2, #254	@ 0xfe
 8000e10:	d251      	bcs.n	8000eb6 <__addsf3+0x136>
 8000e12:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	ea40 0003 	orr.w	r0, r0, r3
 8000e24:	4770      	bx	lr
 8000e26:	0049      	lsls	r1, r1, #1
 8000e28:	eb40 0000 	adc.w	r0, r0, r0
 8000e2c:	3a01      	subs	r2, #1
 8000e2e:	bf28      	it	cs
 8000e30:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000e34:	d2ed      	bcs.n	8000e12 <__addsf3+0x92>
 8000e36:	fab0 fc80 	clz	ip, r0
 8000e3a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e3e:	ebb2 020c 	subs.w	r2, r2, ip
 8000e42:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e46:	bfaa      	itet	ge
 8000e48:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e4c:	4252      	neglt	r2, r2
 8000e4e:	4318      	orrge	r0, r3
 8000e50:	bfbc      	itt	lt
 8000e52:	40d0      	lsrlt	r0, r2
 8000e54:	4318      	orrlt	r0, r3
 8000e56:	4770      	bx	lr
 8000e58:	f092 0f00 	teq	r2, #0
 8000e5c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000e60:	bf06      	itte	eq
 8000e62:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000e66:	3201      	addeq	r2, #1
 8000e68:	3b01      	subne	r3, #1
 8000e6a:	e7b5      	b.n	8000dd8 <__addsf3+0x58>
 8000e6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e74:	bf18      	it	ne
 8000e76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e7a:	d021      	beq.n	8000ec0 <__addsf3+0x140>
 8000e7c:	ea92 0f03 	teq	r2, r3
 8000e80:	d004      	beq.n	8000e8c <__addsf3+0x10c>
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	bf08      	it	eq
 8000e88:	4608      	moveq	r0, r1
 8000e8a:	4770      	bx	lr
 8000e8c:	ea90 0f01 	teq	r0, r1
 8000e90:	bf1c      	itt	ne
 8000e92:	2000      	movne	r0, #0
 8000e94:	4770      	bxne	lr
 8000e96:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000e9a:	d104      	bne.n	8000ea6 <__addsf3+0x126>
 8000e9c:	0040      	lsls	r0, r0, #1
 8000e9e:	bf28      	it	cs
 8000ea0:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ea4:	4770      	bx	lr
 8000ea6:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000eaa:	bf3c      	itt	cc
 8000eac:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000eb0:	4770      	bxcc	lr
 8000eb2:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000eb6:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	4770      	bx	lr
 8000ec0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ec4:	bf16      	itet	ne
 8000ec6:	4608      	movne	r0, r1
 8000ec8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ecc:	4601      	movne	r1, r0
 8000ece:	0242      	lsls	r2, r0, #9
 8000ed0:	bf06      	itte	eq
 8000ed2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ed6:	ea90 0f01 	teqeq	r0, r1
 8000eda:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ede:	4770      	bx	lr

08000ee0 <__aeabi_ui2f>:
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	e004      	b.n	8000ef0 <__aeabi_i2f+0x8>
 8000ee6:	bf00      	nop

08000ee8 <__aeabi_i2f>:
 8000ee8:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000eec:	bf48      	it	mi
 8000eee:	4240      	negmi	r0, r0
 8000ef0:	ea5f 0c00 	movs.w	ip, r0
 8000ef4:	bf08      	it	eq
 8000ef6:	4770      	bxeq	lr
 8000ef8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000efc:	4601      	mov	r1, r0
 8000efe:	f04f 0000 	mov.w	r0, #0
 8000f02:	e01c      	b.n	8000f3e <__aeabi_l2f+0x2a>

08000f04 <__aeabi_ul2f>:
 8000f04:	ea50 0201 	orrs.w	r2, r0, r1
 8000f08:	bf08      	it	eq
 8000f0a:	4770      	bxeq	lr
 8000f0c:	f04f 0300 	mov.w	r3, #0
 8000f10:	e00a      	b.n	8000f28 <__aeabi_l2f+0x14>
 8000f12:	bf00      	nop

08000f14 <__aeabi_l2f>:
 8000f14:	ea50 0201 	orrs.w	r2, r0, r1
 8000f18:	bf08      	it	eq
 8000f1a:	4770      	bxeq	lr
 8000f1c:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000f20:	d502      	bpl.n	8000f28 <__aeabi_l2f+0x14>
 8000f22:	4240      	negs	r0, r0
 8000f24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f28:	ea5f 0c01 	movs.w	ip, r1
 8000f2c:	bf02      	ittt	eq
 8000f2e:	4684      	moveq	ip, r0
 8000f30:	4601      	moveq	r1, r0
 8000f32:	2000      	moveq	r0, #0
 8000f34:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000f38:	bf08      	it	eq
 8000f3a:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000f3e:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000f42:	fabc f28c 	clz	r2, ip
 8000f46:	3a08      	subs	r2, #8
 8000f48:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f4c:	db10      	blt.n	8000f70 <__aeabi_l2f+0x5c>
 8000f4e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f52:	4463      	add	r3, ip
 8000f54:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f58:	f1c2 0220 	rsb	r2, r2, #32
 8000f5c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000f60:	fa20 f202 	lsr.w	r2, r0, r2
 8000f64:	eb43 0002 	adc.w	r0, r3, r2
 8000f68:	bf08      	it	eq
 8000f6a:	f020 0001 	biceq.w	r0, r0, #1
 8000f6e:	4770      	bx	lr
 8000f70:	f102 0220 	add.w	r2, r2, #32
 8000f74:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f78:	f1c2 0220 	rsb	r2, r2, #32
 8000f7c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000f80:	fa21 f202 	lsr.w	r2, r1, r2
 8000f84:	eb43 0002 	adc.w	r0, r3, r2
 8000f88:	bf08      	it	eq
 8000f8a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f8e:	4770      	bx	lr

08000f90 <__gesf2>:
 8000f90:	f04f 3cff 	mov.w	ip, #4294967295
 8000f94:	e006      	b.n	8000fa4 <__cmpsf2+0x4>
 8000f96:	bf00      	nop

08000f98 <__lesf2>:
 8000f98:	f04f 0c01 	mov.w	ip, #1
 8000f9c:	e002      	b.n	8000fa4 <__cmpsf2+0x4>
 8000f9e:	bf00      	nop

08000fa0 <__cmpsf2>:
 8000fa0:	f04f 0c01 	mov.w	ip, #1
 8000fa4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fa8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fb4:	bf18      	it	ne
 8000fb6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fba:	d011      	beq.n	8000fe0 <__cmpsf2+0x40>
 8000fbc:	b001      	add	sp, #4
 8000fbe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fc2:	bf18      	it	ne
 8000fc4:	ea90 0f01 	teqne	r0, r1
 8000fc8:	bf58      	it	pl
 8000fca:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fce:	bf88      	it	hi
 8000fd0:	17c8      	asrhi	r0, r1, #31
 8000fd2:	bf38      	it	cc
 8000fd4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fd8:	bf18      	it	ne
 8000fda:	f040 0001 	orrne.w	r0, r0, #1
 8000fde:	4770      	bx	lr
 8000fe0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe4:	d102      	bne.n	8000fec <__cmpsf2+0x4c>
 8000fe6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fea:	d105      	bne.n	8000ff8 <__cmpsf2+0x58>
 8000fec:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ff0:	d1e4      	bne.n	8000fbc <__cmpsf2+0x1c>
 8000ff2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ff6:	d0e1      	beq.n	8000fbc <__cmpsf2+0x1c>
 8000ff8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <__aeabi_cfrcmple>:
 8001000:	4684      	mov	ip, r0
 8001002:	4608      	mov	r0, r1
 8001004:	4661      	mov	r1, ip
 8001006:	e7ff      	b.n	8001008 <__aeabi_cfcmpeq>

08001008 <__aeabi_cfcmpeq>:
 8001008:	b50f      	push	{r0, r1, r2, r3, lr}
 800100a:	f7ff ffc9 	bl	8000fa0 <__cmpsf2>
 800100e:	2800      	cmp	r0, #0
 8001010:	bf48      	it	mi
 8001012:	f110 0f00 	cmnmi.w	r0, #0
 8001016:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001018 <__aeabi_fcmpeq>:
 8001018:	f84d ed08 	str.w	lr, [sp, #-8]!
 800101c:	f7ff fff4 	bl	8001008 <__aeabi_cfcmpeq>
 8001020:	bf0c      	ite	eq
 8001022:	2001      	moveq	r0, #1
 8001024:	2000      	movne	r0, #0
 8001026:	f85d fb08 	ldr.w	pc, [sp], #8
 800102a:	bf00      	nop

0800102c <__aeabi_fcmplt>:
 800102c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001030:	f7ff ffea 	bl	8001008 <__aeabi_cfcmpeq>
 8001034:	bf34      	ite	cc
 8001036:	2001      	movcc	r0, #1
 8001038:	2000      	movcs	r0, #0
 800103a:	f85d fb08 	ldr.w	pc, [sp], #8
 800103e:	bf00      	nop

08001040 <__aeabi_fcmple>:
 8001040:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001044:	f7ff ffe0 	bl	8001008 <__aeabi_cfcmpeq>
 8001048:	bf94      	ite	ls
 800104a:	2001      	movls	r0, #1
 800104c:	2000      	movhi	r0, #0
 800104e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001052:	bf00      	nop

08001054 <__aeabi_fcmpge>:
 8001054:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001058:	f7ff ffd2 	bl	8001000 <__aeabi_cfrcmple>
 800105c:	bf94      	ite	ls
 800105e:	2001      	movls	r0, #1
 8001060:	2000      	movhi	r0, #0
 8001062:	f85d fb08 	ldr.w	pc, [sp], #8
 8001066:	bf00      	nop

08001068 <__aeabi_fcmpgt>:
 8001068:	f84d ed08 	str.w	lr, [sp, #-8]!
 800106c:	f7ff ffc8 	bl	8001000 <__aeabi_cfrcmple>
 8001070:	bf34      	ite	cc
 8001072:	2001      	movcc	r0, #1
 8001074:	2000      	movcs	r0, #0
 8001076:	f85d fb08 	ldr.w	pc, [sp], #8
 800107a:	bf00      	nop

0800107c <__aeabi_f2iz>:
 800107c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001080:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001084:	d30f      	bcc.n	80010a6 <__aeabi_f2iz+0x2a>
 8001086:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800108a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800108e:	d90d      	bls.n	80010ac <__aeabi_f2iz+0x30>
 8001090:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001094:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001098:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800109c:	fa23 f002 	lsr.w	r0, r3, r2
 80010a0:	bf18      	it	ne
 80010a2:	4240      	negne	r0, r0
 80010a4:	4770      	bx	lr
 80010a6:	f04f 0000 	mov.w	r0, #0
 80010aa:	4770      	bx	lr
 80010ac:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010b0:	d101      	bne.n	80010b6 <__aeabi_f2iz+0x3a>
 80010b2:	0242      	lsls	r2, r0, #9
 80010b4:	d105      	bne.n	80010c2 <__aeabi_f2iz+0x46>
 80010b6:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010ba:	bf08      	it	eq
 80010bc:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010c0:	4770      	bx	lr
 80010c2:	f04f 0000 	mov.w	r0, #0
 80010c6:	4770      	bx	lr

080010c8 <__aeabi_f2uiz>:
 80010c8:	0042      	lsls	r2, r0, #1
 80010ca:	d20e      	bcs.n	80010ea <__aeabi_f2uiz+0x22>
 80010cc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d0:	d30b      	bcc.n	80010ea <__aeabi_f2uiz+0x22>
 80010d2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010d6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010da:	d409      	bmi.n	80010f0 <__aeabi_f2uiz+0x28>
 80010dc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010e4:	fa23 f002 	lsr.w	r0, r3, r2
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr
 80010f0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010f4:	d101      	bne.n	80010fa <__aeabi_f2uiz+0x32>
 80010f6:	0242      	lsls	r2, r0, #9
 80010f8:	d102      	bne.n	8001100 <__aeabi_f2uiz+0x38>
 80010fa:	f04f 30ff 	mov.w	r0, #4294967295
 80010fe:	4770      	bx	lr
 8001100:	f04f 0000 	mov.w	r0, #0
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop

08001108 <__aeabi_uldivmod>:
 8001108:	b953      	cbnz	r3, 8001120 <__aeabi_uldivmod+0x18>
 800110a:	b94a      	cbnz	r2, 8001120 <__aeabi_uldivmod+0x18>
 800110c:	2900      	cmp	r1, #0
 800110e:	bf08      	it	eq
 8001110:	2800      	cmpeq	r0, #0
 8001112:	bf1c      	itt	ne
 8001114:	f04f 31ff 	movne.w	r1, #4294967295
 8001118:	f04f 30ff 	movne.w	r0, #4294967295
 800111c:	f000 b9a0 	b.w	8001460 <__aeabi_idiv0>
 8001120:	f1ad 0c08 	sub.w	ip, sp, #8
 8001124:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001128:	f000 f83c 	bl	80011a4 <__udivmoddi4>
 800112c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001130:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001134:	b004      	add	sp, #16
 8001136:	4770      	bx	lr

08001138 <__aeabi_d2lz>:
 8001138:	b538      	push	{r3, r4, r5, lr}
 800113a:	2200      	movs	r2, #0
 800113c:	2300      	movs	r3, #0
 800113e:	4604      	mov	r4, r0
 8001140:	460d      	mov	r5, r1
 8001142:	f7ff fd57 	bl	8000bf4 <__aeabi_dcmplt>
 8001146:	b928      	cbnz	r0, 8001154 <__aeabi_d2lz+0x1c>
 8001148:	4620      	mov	r0, r4
 800114a:	4629      	mov	r1, r5
 800114c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001150:	f000 b80a 	b.w	8001168 <__aeabi_d2ulz>
 8001154:	4620      	mov	r0, r4
 8001156:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800115a:	f000 f805 	bl	8001168 <__aeabi_d2ulz>
 800115e:	4240      	negs	r0, r0
 8001160:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001164:	bd38      	pop	{r3, r4, r5, pc}
 8001166:	bf00      	nop

08001168 <__aeabi_d2ulz>:
 8001168:	b5d0      	push	{r4, r6, r7, lr}
 800116a:	4b0c      	ldr	r3, [pc, #48]	@ (800119c <__aeabi_d2ulz+0x34>)
 800116c:	2200      	movs	r2, #0
 800116e:	4606      	mov	r6, r0
 8001170:	460f      	mov	r7, r1
 8001172:	f7ff facd 	bl	8000710 <__aeabi_dmul>
 8001176:	f7ff fd8d 	bl	8000c94 <__aeabi_d2uiz>
 800117a:	4604      	mov	r4, r0
 800117c:	f7ff fa4e 	bl	800061c <__aeabi_ui2d>
 8001180:	4b07      	ldr	r3, [pc, #28]	@ (80011a0 <__aeabi_d2ulz+0x38>)
 8001182:	2200      	movs	r2, #0
 8001184:	f7ff fac4 	bl	8000710 <__aeabi_dmul>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	4630      	mov	r0, r6
 800118e:	4639      	mov	r1, r7
 8001190:	f7ff f906 	bl	80003a0 <__aeabi_dsub>
 8001194:	f7ff fd7e 	bl	8000c94 <__aeabi_d2uiz>
 8001198:	4621      	mov	r1, r4
 800119a:	bdd0      	pop	{r4, r6, r7, pc}
 800119c:	3df00000 	.word	0x3df00000
 80011a0:	41f00000 	.word	0x41f00000

080011a4 <__udivmoddi4>:
 80011a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011a8:	9d08      	ldr	r5, [sp, #32]
 80011aa:	460c      	mov	r4, r1
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d14e      	bne.n	800124e <__udivmoddi4+0xaa>
 80011b0:	4694      	mov	ip, r2
 80011b2:	458c      	cmp	ip, r1
 80011b4:	4686      	mov	lr, r0
 80011b6:	fab2 f282 	clz	r2, r2
 80011ba:	d962      	bls.n	8001282 <__udivmoddi4+0xde>
 80011bc:	b14a      	cbz	r2, 80011d2 <__udivmoddi4+0x2e>
 80011be:	f1c2 0320 	rsb	r3, r2, #32
 80011c2:	4091      	lsls	r1, r2
 80011c4:	fa20 f303 	lsr.w	r3, r0, r3
 80011c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80011cc:	4319      	orrs	r1, r3
 80011ce:	fa00 fe02 	lsl.w	lr, r0, r2
 80011d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011d6:	fa1f f68c 	uxth.w	r6, ip
 80011da:	fbb1 f4f7 	udiv	r4, r1, r7
 80011de:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011e2:	fb07 1114 	mls	r1, r7, r4, r1
 80011e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80011ea:	fb04 f106 	mul.w	r1, r4, r6
 80011ee:	4299      	cmp	r1, r3
 80011f0:	d90a      	bls.n	8001208 <__udivmoddi4+0x64>
 80011f2:	eb1c 0303 	adds.w	r3, ip, r3
 80011f6:	f104 30ff 	add.w	r0, r4, #4294967295
 80011fa:	f080 8112 	bcs.w	8001422 <__udivmoddi4+0x27e>
 80011fe:	4299      	cmp	r1, r3
 8001200:	f240 810f 	bls.w	8001422 <__udivmoddi4+0x27e>
 8001204:	3c02      	subs	r4, #2
 8001206:	4463      	add	r3, ip
 8001208:	1a59      	subs	r1, r3, r1
 800120a:	fa1f f38e 	uxth.w	r3, lr
 800120e:	fbb1 f0f7 	udiv	r0, r1, r7
 8001212:	fb07 1110 	mls	r1, r7, r0, r1
 8001216:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800121a:	fb00 f606 	mul.w	r6, r0, r6
 800121e:	429e      	cmp	r6, r3
 8001220:	d90a      	bls.n	8001238 <__udivmoddi4+0x94>
 8001222:	eb1c 0303 	adds.w	r3, ip, r3
 8001226:	f100 31ff 	add.w	r1, r0, #4294967295
 800122a:	f080 80fc 	bcs.w	8001426 <__udivmoddi4+0x282>
 800122e:	429e      	cmp	r6, r3
 8001230:	f240 80f9 	bls.w	8001426 <__udivmoddi4+0x282>
 8001234:	4463      	add	r3, ip
 8001236:	3802      	subs	r0, #2
 8001238:	1b9b      	subs	r3, r3, r6
 800123a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800123e:	2100      	movs	r1, #0
 8001240:	b11d      	cbz	r5, 800124a <__udivmoddi4+0xa6>
 8001242:	40d3      	lsrs	r3, r2
 8001244:	2200      	movs	r2, #0
 8001246:	e9c5 3200 	strd	r3, r2, [r5]
 800124a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800124e:	428b      	cmp	r3, r1
 8001250:	d905      	bls.n	800125e <__udivmoddi4+0xba>
 8001252:	b10d      	cbz	r5, 8001258 <__udivmoddi4+0xb4>
 8001254:	e9c5 0100 	strd	r0, r1, [r5]
 8001258:	2100      	movs	r1, #0
 800125a:	4608      	mov	r0, r1
 800125c:	e7f5      	b.n	800124a <__udivmoddi4+0xa6>
 800125e:	fab3 f183 	clz	r1, r3
 8001262:	2900      	cmp	r1, #0
 8001264:	d146      	bne.n	80012f4 <__udivmoddi4+0x150>
 8001266:	42a3      	cmp	r3, r4
 8001268:	d302      	bcc.n	8001270 <__udivmoddi4+0xcc>
 800126a:	4290      	cmp	r0, r2
 800126c:	f0c0 80f0 	bcc.w	8001450 <__udivmoddi4+0x2ac>
 8001270:	1a86      	subs	r6, r0, r2
 8001272:	eb64 0303 	sbc.w	r3, r4, r3
 8001276:	2001      	movs	r0, #1
 8001278:	2d00      	cmp	r5, #0
 800127a:	d0e6      	beq.n	800124a <__udivmoddi4+0xa6>
 800127c:	e9c5 6300 	strd	r6, r3, [r5]
 8001280:	e7e3      	b.n	800124a <__udivmoddi4+0xa6>
 8001282:	2a00      	cmp	r2, #0
 8001284:	f040 8090 	bne.w	80013a8 <__udivmoddi4+0x204>
 8001288:	eba1 040c 	sub.w	r4, r1, ip
 800128c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001290:	fa1f f78c 	uxth.w	r7, ip
 8001294:	2101      	movs	r1, #1
 8001296:	fbb4 f6f8 	udiv	r6, r4, r8
 800129a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800129e:	fb08 4416 	mls	r4, r8, r6, r4
 80012a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012a6:	fb07 f006 	mul.w	r0, r7, r6
 80012aa:	4298      	cmp	r0, r3
 80012ac:	d908      	bls.n	80012c0 <__udivmoddi4+0x11c>
 80012ae:	eb1c 0303 	adds.w	r3, ip, r3
 80012b2:	f106 34ff 	add.w	r4, r6, #4294967295
 80012b6:	d202      	bcs.n	80012be <__udivmoddi4+0x11a>
 80012b8:	4298      	cmp	r0, r3
 80012ba:	f200 80cd 	bhi.w	8001458 <__udivmoddi4+0x2b4>
 80012be:	4626      	mov	r6, r4
 80012c0:	1a1c      	subs	r4, r3, r0
 80012c2:	fa1f f38e 	uxth.w	r3, lr
 80012c6:	fbb4 f0f8 	udiv	r0, r4, r8
 80012ca:	fb08 4410 	mls	r4, r8, r0, r4
 80012ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80012d2:	fb00 f707 	mul.w	r7, r0, r7
 80012d6:	429f      	cmp	r7, r3
 80012d8:	d908      	bls.n	80012ec <__udivmoddi4+0x148>
 80012da:	eb1c 0303 	adds.w	r3, ip, r3
 80012de:	f100 34ff 	add.w	r4, r0, #4294967295
 80012e2:	d202      	bcs.n	80012ea <__udivmoddi4+0x146>
 80012e4:	429f      	cmp	r7, r3
 80012e6:	f200 80b0 	bhi.w	800144a <__udivmoddi4+0x2a6>
 80012ea:	4620      	mov	r0, r4
 80012ec:	1bdb      	subs	r3, r3, r7
 80012ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80012f2:	e7a5      	b.n	8001240 <__udivmoddi4+0x9c>
 80012f4:	f1c1 0620 	rsb	r6, r1, #32
 80012f8:	408b      	lsls	r3, r1
 80012fa:	fa22 f706 	lsr.w	r7, r2, r6
 80012fe:	431f      	orrs	r7, r3
 8001300:	fa20 fc06 	lsr.w	ip, r0, r6
 8001304:	fa04 f301 	lsl.w	r3, r4, r1
 8001308:	ea43 030c 	orr.w	r3, r3, ip
 800130c:	40f4      	lsrs	r4, r6
 800130e:	fa00 f801 	lsl.w	r8, r0, r1
 8001312:	0c38      	lsrs	r0, r7, #16
 8001314:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8001318:	fbb4 fef0 	udiv	lr, r4, r0
 800131c:	fa1f fc87 	uxth.w	ip, r7
 8001320:	fb00 441e 	mls	r4, r0, lr, r4
 8001324:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8001328:	fb0e f90c 	mul.w	r9, lr, ip
 800132c:	45a1      	cmp	r9, r4
 800132e:	fa02 f201 	lsl.w	r2, r2, r1
 8001332:	d90a      	bls.n	800134a <__udivmoddi4+0x1a6>
 8001334:	193c      	adds	r4, r7, r4
 8001336:	f10e 3aff 	add.w	sl, lr, #4294967295
 800133a:	f080 8084 	bcs.w	8001446 <__udivmoddi4+0x2a2>
 800133e:	45a1      	cmp	r9, r4
 8001340:	f240 8081 	bls.w	8001446 <__udivmoddi4+0x2a2>
 8001344:	f1ae 0e02 	sub.w	lr, lr, #2
 8001348:	443c      	add	r4, r7
 800134a:	eba4 0409 	sub.w	r4, r4, r9
 800134e:	fa1f f983 	uxth.w	r9, r3
 8001352:	fbb4 f3f0 	udiv	r3, r4, r0
 8001356:	fb00 4413 	mls	r4, r0, r3, r4
 800135a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800135e:	fb03 fc0c 	mul.w	ip, r3, ip
 8001362:	45a4      	cmp	ip, r4
 8001364:	d907      	bls.n	8001376 <__udivmoddi4+0x1d2>
 8001366:	193c      	adds	r4, r7, r4
 8001368:	f103 30ff 	add.w	r0, r3, #4294967295
 800136c:	d267      	bcs.n	800143e <__udivmoddi4+0x29a>
 800136e:	45a4      	cmp	ip, r4
 8001370:	d965      	bls.n	800143e <__udivmoddi4+0x29a>
 8001372:	3b02      	subs	r3, #2
 8001374:	443c      	add	r4, r7
 8001376:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800137a:	fba0 9302 	umull	r9, r3, r0, r2
 800137e:	eba4 040c 	sub.w	r4, r4, ip
 8001382:	429c      	cmp	r4, r3
 8001384:	46ce      	mov	lr, r9
 8001386:	469c      	mov	ip, r3
 8001388:	d351      	bcc.n	800142e <__udivmoddi4+0x28a>
 800138a:	d04e      	beq.n	800142a <__udivmoddi4+0x286>
 800138c:	b155      	cbz	r5, 80013a4 <__udivmoddi4+0x200>
 800138e:	ebb8 030e 	subs.w	r3, r8, lr
 8001392:	eb64 040c 	sbc.w	r4, r4, ip
 8001396:	fa04 f606 	lsl.w	r6, r4, r6
 800139a:	40cb      	lsrs	r3, r1
 800139c:	431e      	orrs	r6, r3
 800139e:	40cc      	lsrs	r4, r1
 80013a0:	e9c5 6400 	strd	r6, r4, [r5]
 80013a4:	2100      	movs	r1, #0
 80013a6:	e750      	b.n	800124a <__udivmoddi4+0xa6>
 80013a8:	f1c2 0320 	rsb	r3, r2, #32
 80013ac:	fa20 f103 	lsr.w	r1, r0, r3
 80013b0:	fa0c fc02 	lsl.w	ip, ip, r2
 80013b4:	fa24 f303 	lsr.w	r3, r4, r3
 80013b8:	4094      	lsls	r4, r2
 80013ba:	430c      	orrs	r4, r1
 80013bc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80013c0:	fa00 fe02 	lsl.w	lr, r0, r2
 80013c4:	fa1f f78c 	uxth.w	r7, ip
 80013c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80013cc:	fb08 3110 	mls	r1, r8, r0, r3
 80013d0:	0c23      	lsrs	r3, r4, #16
 80013d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80013d6:	fb00 f107 	mul.w	r1, r0, r7
 80013da:	4299      	cmp	r1, r3
 80013dc:	d908      	bls.n	80013f0 <__udivmoddi4+0x24c>
 80013de:	eb1c 0303 	adds.w	r3, ip, r3
 80013e2:	f100 36ff 	add.w	r6, r0, #4294967295
 80013e6:	d22c      	bcs.n	8001442 <__udivmoddi4+0x29e>
 80013e8:	4299      	cmp	r1, r3
 80013ea:	d92a      	bls.n	8001442 <__udivmoddi4+0x29e>
 80013ec:	3802      	subs	r0, #2
 80013ee:	4463      	add	r3, ip
 80013f0:	1a5b      	subs	r3, r3, r1
 80013f2:	b2a4      	uxth	r4, r4
 80013f4:	fbb3 f1f8 	udiv	r1, r3, r8
 80013f8:	fb08 3311 	mls	r3, r8, r1, r3
 80013fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001400:	fb01 f307 	mul.w	r3, r1, r7
 8001404:	42a3      	cmp	r3, r4
 8001406:	d908      	bls.n	800141a <__udivmoddi4+0x276>
 8001408:	eb1c 0404 	adds.w	r4, ip, r4
 800140c:	f101 36ff 	add.w	r6, r1, #4294967295
 8001410:	d213      	bcs.n	800143a <__udivmoddi4+0x296>
 8001412:	42a3      	cmp	r3, r4
 8001414:	d911      	bls.n	800143a <__udivmoddi4+0x296>
 8001416:	3902      	subs	r1, #2
 8001418:	4464      	add	r4, ip
 800141a:	1ae4      	subs	r4, r4, r3
 800141c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001420:	e739      	b.n	8001296 <__udivmoddi4+0xf2>
 8001422:	4604      	mov	r4, r0
 8001424:	e6f0      	b.n	8001208 <__udivmoddi4+0x64>
 8001426:	4608      	mov	r0, r1
 8001428:	e706      	b.n	8001238 <__udivmoddi4+0x94>
 800142a:	45c8      	cmp	r8, r9
 800142c:	d2ae      	bcs.n	800138c <__udivmoddi4+0x1e8>
 800142e:	ebb9 0e02 	subs.w	lr, r9, r2
 8001432:	eb63 0c07 	sbc.w	ip, r3, r7
 8001436:	3801      	subs	r0, #1
 8001438:	e7a8      	b.n	800138c <__udivmoddi4+0x1e8>
 800143a:	4631      	mov	r1, r6
 800143c:	e7ed      	b.n	800141a <__udivmoddi4+0x276>
 800143e:	4603      	mov	r3, r0
 8001440:	e799      	b.n	8001376 <__udivmoddi4+0x1d2>
 8001442:	4630      	mov	r0, r6
 8001444:	e7d4      	b.n	80013f0 <__udivmoddi4+0x24c>
 8001446:	46d6      	mov	lr, sl
 8001448:	e77f      	b.n	800134a <__udivmoddi4+0x1a6>
 800144a:	4463      	add	r3, ip
 800144c:	3802      	subs	r0, #2
 800144e:	e74d      	b.n	80012ec <__udivmoddi4+0x148>
 8001450:	4606      	mov	r6, r0
 8001452:	4623      	mov	r3, r4
 8001454:	4608      	mov	r0, r1
 8001456:	e70f      	b.n	8001278 <__udivmoddi4+0xd4>
 8001458:	3e02      	subs	r6, #2
 800145a:	4463      	add	r3, ip
 800145c:	e730      	b.n	80012c0 <__udivmoddi4+0x11c>
 800145e:	bf00      	nop

08001460 <__aeabi_idiv0>:
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop

08001464 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800146c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001470:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001472:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4313      	orrs	r3, r2
 800147a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800147c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001480:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4013      	ands	r3, r2
 8001486:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001488:	68fb      	ldr	r3, [r7, #12]
}
 800148a:	bf00      	nop
 800148c:	3714      	adds	r7, #20
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800149c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80014a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80014ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014b0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4013      	ands	r3, r2
 80014b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014b8:	68fb      	ldr	r3, [r7, #12]
}
 80014ba:	bf00      	nop
 80014bc:	3714      	adds	r7, #20
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr

080014c4 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80014cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	43db      	mvns	r3, r3
 80014d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80014da:	4013      	ands	r3, r2
 80014dc:	660b      	str	r3, [r1, #96]	@ 0x60
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr

080014e8 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 80014ec:	4b23      	ldr	r3, [pc, #140]	@ (800157c <MX_ADC_Init+0x94>)
 80014ee:	4a24      	ldr	r2, [pc, #144]	@ (8001580 <MX_ADC_Init+0x98>)
 80014f0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014f2:	4b22      	ldr	r3, [pc, #136]	@ (800157c <MX_ADC_Init+0x94>)
 80014f4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80014f8:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80014fa:	4b20      	ldr	r3, [pc, #128]	@ (800157c <MX_ADC_Init+0x94>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001500:	4b1e      	ldr	r3, [pc, #120]	@ (800157c <MX_ADC_Init+0x94>)
 8001502:	2200      	movs	r2, #0
 8001504:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001506:	4b1d      	ldr	r3, [pc, #116]	@ (800157c <MX_ADC_Init+0x94>)
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800150c:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <MX_ADC_Init+0x94>)
 800150e:	2204      	movs	r2, #4
 8001510:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001512:	4b1a      	ldr	r3, [pc, #104]	@ (800157c <MX_ADC_Init+0x94>)
 8001514:	2200      	movs	r2, #0
 8001516:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001518:	4b18      	ldr	r3, [pc, #96]	@ (800157c <MX_ADC_Init+0x94>)
 800151a:	2200      	movs	r2, #0
 800151c:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800151e:	4b17      	ldr	r3, [pc, #92]	@ (800157c <MX_ADC_Init+0x94>)
 8001520:	2200      	movs	r2, #0
 8001522:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8001524:	4b15      	ldr	r3, [pc, #84]	@ (800157c <MX_ADC_Init+0x94>)
 8001526:	2201      	movs	r2, #1
 8001528:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800152a:	4b14      	ldr	r3, [pc, #80]	@ (800157c <MX_ADC_Init+0x94>)
 800152c:	2200      	movs	r2, #0
 800152e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001532:	4b12      	ldr	r3, [pc, #72]	@ (800157c <MX_ADC_Init+0x94>)
 8001534:	2200      	movs	r2, #0
 8001536:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001538:	4b10      	ldr	r3, [pc, #64]	@ (800157c <MX_ADC_Init+0x94>)
 800153a:	2200      	movs	r2, #0
 800153c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 800153e:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_ADC_Init+0x94>)
 8001540:	2200      	movs	r2, #0
 8001542:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001546:	4b0d      	ldr	r3, [pc, #52]	@ (800157c <MX_ADC_Init+0x94>)
 8001548:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800154c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800154e:	4b0b      	ldr	r3, [pc, #44]	@ (800157c <MX_ADC_Init+0x94>)
 8001550:	2207      	movs	r2, #7
 8001552:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001554:	4b09      	ldr	r3, [pc, #36]	@ (800157c <MX_ADC_Init+0x94>)
 8001556:	2207      	movs	r2, #7
 8001558:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 800155a:	4b08      	ldr	r3, [pc, #32]	@ (800157c <MX_ADC_Init+0x94>)
 800155c:	2200      	movs	r2, #0
 800155e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001562:	4b06      	ldr	r3, [pc, #24]	@ (800157c <MX_ADC_Init+0x94>)
 8001564:	2200      	movs	r2, #0
 8001566:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001568:	4804      	ldr	r0, [pc, #16]	@ (800157c <MX_ADC_Init+0x94>)
 800156a:	f002 fb01 	bl	8003b70 <HAL_ADC_Init>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001574:	f000 fd8e 	bl	8002094 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000340 	.word	0x20000340
 8001580:	40012400 	.word	0x40012400

08001584 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0c      	ldr	r2, [pc, #48]	@ (80015d4 <HAL_ADC_MspInit+0x50>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d112      	bne.n	80015cc <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80015a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80015aa:	f7ff ff73 	bl	8001494 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ae:	2002      	movs	r0, #2
 80015b0:	f7ff ff58 	bl	8001464 <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = Bateria_Pin;
 80015b4:	2310      	movs	r3, #16
 80015b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015b8:	2303      	movs	r3, #3
 80015ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Bateria_GPIO_Port, &GPIO_InitStruct);
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	4619      	mov	r1, r3
 80015c6:	4804      	ldr	r0, [pc, #16]	@ (80015d8 <HAL_ADC_MspInit+0x54>)
 80015c8:	f004 f8d2 	bl	8005770 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80015cc:	bf00      	nop
 80015ce:	3720      	adds	r7, #32
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40012400 	.word	0x40012400
 80015d8:	48000400 	.word	0x48000400

080015dc <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a07      	ldr	r2, [pc, #28]	@ (8001608 <HAL_ADC_MspDeInit+0x2c>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d107      	bne.n	80015fe <HAL_ADC_MspDeInit+0x22>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80015ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80015f2:	f7ff ff67 	bl	80014c4 <LL_APB2_GRP1_DisableClock>

    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(Bateria_GPIO_Port, Bateria_Pin);
 80015f6:	2110      	movs	r1, #16
 80015f8:	4804      	ldr	r0, [pc, #16]	@ (800160c <HAL_ADC_MspDeInit+0x30>)
 80015fa:	f004 fa19 	bl	8005a30 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40012400 	.word	0x40012400
 800160c:	48000400 	.word	0x48000400

08001610 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001614:	4b03      	ldr	r3, [pc, #12]	@ (8001624 <SYS_InitMeasurement+0x14>)
 8001616:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <SYS_InitMeasurement+0x18>)
 8001618:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 800161a:	bf00      	nop
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20000340 	.word	0x20000340
 8001628:	40012400 	.word	0x40012400

0800162c <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800163a:	4813      	ldr	r0, [pc, #76]	@ (8001688 <SYS_GetBatteryLevel+0x5c>)
 800163c:	f000 f82a 	bl	8001694 <ADC_ReadChannels>
 8001640:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d102      	bne.n	800164e <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8001648:	2300      	movs	r3, #0
 800164a:	80fb      	strh	r3, [r7, #6]
 800164c:	e016      	b.n	800167c <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800164e:	4b0f      	ldr	r3, [pc, #60]	@ (800168c <SYS_GetBatteryLevel+0x60>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001656:	4293      	cmp	r3, r2
 8001658:	d00b      	beq.n	8001672 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 800165a:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <SYS_GetBatteryLevel+0x60>)
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	461a      	mov	r2, r3
 8001660:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001664:	fb03 f202 	mul.w	r2, r3, r2
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	fbb2 f3f3 	udiv	r3, r2, r3
 800166e:	80fb      	strh	r3, [r7, #6]
 8001670:	e004      	b.n	800167c <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8001672:	4a07      	ldr	r2, [pc, #28]	@ (8001690 <SYS_GetBatteryLevel+0x64>)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	fbb2 f3f3 	udiv	r3, r2, r3
 800167a:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 800167c:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	b4002000 	.word	0xb4002000
 800168c:	1fff75aa 	.word	0x1fff75aa
 8001690:	004c08d8 	.word	0x004c08d8

08001694 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 800169c:	2300      	movs	r3, #0
 800169e:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80016a0:	f107 0308 	add.w	r3, r7, #8
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80016ac:	f7ff ff1c 	bl	80014e8 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80016b0:	481a      	ldr	r0, [pc, #104]	@ (800171c <ADC_ReadChannels+0x88>)
 80016b2:	f003 f87c 	bl	80047ae <HAL_ADCEx_Calibration_Start>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80016bc:	f000 fcea 	bl	8002094 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80016c8:	2300      	movs	r3, #0
 80016ca:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80016cc:	f107 0308 	add.w	r3, r7, #8
 80016d0:	4619      	mov	r1, r3
 80016d2:	4812      	ldr	r0, [pc, #72]	@ (800171c <ADC_ReadChannels+0x88>)
 80016d4:	f002 fd88 	bl	80041e8 <HAL_ADC_ConfigChannel>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 80016de:	f000 fcd9 	bl	8002094 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80016e2:	480e      	ldr	r0, [pc, #56]	@ (800171c <ADC_ReadChannels+0x88>)
 80016e4:	f002 fc64 	bl	8003fb0 <HAL_ADC_Start>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 80016ee:	f000 fcd1 	bl	8002094 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80016f2:	f04f 31ff 	mov.w	r1, #4294967295
 80016f6:	4809      	ldr	r0, [pc, #36]	@ (800171c <ADC_ReadChannels+0x88>)
 80016f8:	f002 fcd2 	bl	80040a0 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 80016fc:	4807      	ldr	r0, [pc, #28]	@ (800171c <ADC_ReadChannels+0x88>)
 80016fe:	f002 fc9d 	bl	800403c <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001702:	4806      	ldr	r0, [pc, #24]	@ (800171c <ADC_ReadChannels+0x88>)
 8001704:	f002 fd63 	bl	80041ce <HAL_ADC_GetValue>
 8001708:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800170a:	4804      	ldr	r0, [pc, #16]	@ (800171c <ADC_ReadChannels+0x88>)
 800170c:	f002 fbc4 	bl	8003e98 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001710:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000340 	.word	0x20000340

08001720 <LL_AHB1_GRP1_EnableClock>:
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001728:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800172c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800172e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4313      	orrs	r3, r2
 8001736:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001738:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800173c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4013      	ands	r3, r2
 8001742:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001744:	68fb      	ldr	r3, [r7, #12]
}
 8001746:	bf00      	nop
 8001748:	3714      	adds	r7, #20
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr

08001750 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001754:	2004      	movs	r0, #4
 8001756:	f7ff ffe3 	bl	8001720 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800175a:	2001      	movs	r0, #1
 800175c:	f7ff ffe0 	bl	8001720 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001760:	2200      	movs	r2, #0
 8001762:	2100      	movs	r1, #0
 8001764:	200b      	movs	r0, #11
 8001766:	f003 f9c8 	bl	8004afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800176a:	200b      	movs	r0, #11
 800176c:	f003 f9df 	bl	8004b2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001770:	2200      	movs	r2, #0
 8001772:	2100      	movs	r1, #0
 8001774:	200c      	movs	r0, #12
 8001776:	f003 f9c0 	bl	8004afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800177a:	200c      	movs	r0, #12
 800177c:	f003 f9d7 	bl	8004b2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001780:	2200      	movs	r2, #0
 8001782:	2100      	movs	r1, #0
 8001784:	200d      	movs	r0, #13
 8001786:	f003 f9b8 	bl	8004afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800178a:	200d      	movs	r0, #13
 800178c:	f003 f9cf 	bl	8004b2e <HAL_NVIC_EnableIRQ>

}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}

08001794 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80017a0:	23ff      	movs	r3, #255	@ 0xff
 80017a2:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80017aa:	d311      	bcc.n	80017d0 <FLASH_IF_Write+0x3c>
 80017ac:	4b0b      	ldr	r3, [pc, #44]	@ (80017dc <FLASH_IF_Write+0x48>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	029a      	lsls	r2, r3, #10
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <FLASH_IF_Write+0x4c>)
 80017b4:	4013      	ands	r3, r2
 80017b6:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80017ba:	3b01      	subs	r3, #1
 80017bc:	68fa      	ldr	r2, [r7, #12]
 80017be:	4293      	cmp	r3, r2
 80017c0:	d306      	bcc.n	80017d0 <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	68b9      	ldr	r1, [r7, #8]
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f000 f85a 	bl	8001880 <FLASH_IF_INT_Write>
 80017cc:	4603      	mov	r3, r0
 80017ce:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 80017d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3718      	adds	r7, #24
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	1fff75e0 	.word	0x1fff75e0
 80017e0:	03fffc00 	.word	0x03fffc00

080017e4 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80017f0:	23ff      	movs	r3, #255	@ 0xff
 80017f2:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80017fa:	d311      	bcc.n	8001820 <FLASH_IF_Read+0x3c>
 80017fc:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <FLASH_IF_Read+0x48>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	029a      	lsls	r2, r3, #10
 8001802:	4b0b      	ldr	r3, [pc, #44]	@ (8001830 <FLASH_IF_Read+0x4c>)
 8001804:	4013      	ands	r3, r2
 8001806:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800180a:	3b01      	subs	r3, #1
 800180c:	68ba      	ldr	r2, [r7, #8]
 800180e:	4293      	cmp	r3, r2
 8001810:	d306      	bcc.n	8001820 <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	68b9      	ldr	r1, [r7, #8]
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f000 f93a 	bl	8001a90 <FLASH_IF_INT_Read>
 800181c:	4603      	mov	r3, r0
 800181e:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 8001820:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001824:	4618      	mov	r0, r3
 8001826:	3718      	adds	r7, #24
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	1fff75e0 	.word	0x1fff75e0
 8001830:	03fffc00 	.word	0x03fffc00

08001834 <FLASH_IF_Erase>:

FLASH_IF_StatusTypedef FLASH_IF_Erase(void *pStart, uint32_t uLength)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 800183e:	23ff      	movs	r3, #255	@ 0xff
 8001840:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN FLASH_IF_Erase_1 */

  /* USER CODE END FLASH_IF_Erase_1 */
  /* Check Flash start address */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001848:	d310      	bcc.n	800186c <FLASH_IF_Erase+0x38>
 800184a:	4b0b      	ldr	r3, [pc, #44]	@ (8001878 <FLASH_IF_Erase+0x44>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	029a      	lsls	r2, r3, #10
 8001850:	4b0a      	ldr	r3, [pc, #40]	@ (800187c <FLASH_IF_Erase+0x48>)
 8001852:	4013      	ands	r3, r2
 8001854:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001858:	3b01      	subs	r3, #1
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	4293      	cmp	r3, r2
 800185e:	d305      	bcc.n	800186c <FLASH_IF_Erase+0x38>
  {
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 8001860:	6839      	ldr	r1, [r7, #0]
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f000 f932 	bl	8001acc <FLASH_IF_INT_Erase>
 8001868:	4603      	mov	r3, r0
 800186a:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE BEGIN FLASH_IF_Erase_2 */

  /* USER CODE END FLASH_IF_Erase_2 */
  return ret_status;
 800186c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001870:	4618      	mov	r0, r3
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	1fff75e0 	.word	0x1fff75e0
 800187c:	03fffc00 	.word	0x03fffc00

08001880 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b090      	sub	sp, #64	@ 0x40
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800188c:	2300      	movs	r3, #0
 800188e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t uSource = (uint32_t)pSource;
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t length = uLength;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d00c      	beq.n	80018be <FLASH_IF_INT_Write+0x3e>
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d009      	beq.n	80018be <FLASH_IF_INT_Write+0x3e>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f003 0307 	and.w	r3, r3, #7
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d104      	bne.n	80018be <FLASH_IF_INT_Write+0x3e>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <FLASH_IF_INT_Write+0x44>
  {
    return FLASH_IF_PARAM_ERROR;
 80018be:	f06f 0305 	mvn.w	r3, #5
 80018c2:	e0da      	b.n	8001a7a <FLASH_IF_INT_Write+0x1fa>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 80018c4:	f000 f992 	bl	8001bec <FLASH_IF_INT_Clear_Error>
 80018c8:	4603      	mov	r3, r0
 80018ca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (ret_status == FLASH_IF_OK)
 80018ce:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f040 80cf 	bne.w	8001a76 <FLASH_IF_INT_Write+0x1f6>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 80018d8:	f003 fd74 	bl	80053c4 <HAL_FLASH_Unlock>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	f040 80c6 	bne.w	8001a70 <FLASH_IF_INT_Write+0x1f0>
    {
      start_page_index = PAGE_INDEX(uDest);
 80018e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018e6:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80018ea:	4b66      	ldr	r3, [pc, #408]	@ (8001a84 <FLASH_IF_INT_Write+0x204>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	0299      	lsls	r1, r3, #10
 80018f0:	4b65      	ldr	r3, [pc, #404]	@ (8001a88 <FLASH_IF_INT_Write+0x208>)
 80018f2:	400b      	ands	r3, r1
 80018f4:	fbb2 f1f3 	udiv	r1, r2, r3
 80018f8:	fb01 f303 	mul.w	r3, r1, r3
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	0adb      	lsrs	r3, r3, #11
 8001900:	61bb      	str	r3, [r7, #24]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001902:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4413      	add	r3, r2
 8001908:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800190c:	3b01      	subs	r3, #1
 800190e:	4a5d      	ldr	r2, [pc, #372]	@ (8001a84 <FLASH_IF_INT_Write+0x204>)
 8001910:	6812      	ldr	r2, [r2, #0]
 8001912:	0291      	lsls	r1, r2, #10
 8001914:	4a5c      	ldr	r2, [pc, #368]	@ (8001a88 <FLASH_IF_INT_Write+0x208>)
 8001916:	400a      	ands	r2, r1
 8001918:	fbb3 f1f2 	udiv	r1, r3, r2
 800191c:	fb01 f202 	mul.w	r2, r1, r2
 8001920:	1a9b      	subs	r3, r3, r2
 8001922:	0ada      	lsrs	r2, r3, #11
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	3301      	adds	r3, #1
 800192a:	617b      	str	r3, [r7, #20]

      if (number_pages > 1)
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d905      	bls.n	800193e <FLASH_IF_INT_Write+0xbe>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 8001932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001934:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001938:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800193c:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001942:	e089      	b.n	8001a58 <FLASH_IF_INT_Write+0x1d8>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 8001944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001946:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800194a:	02db      	lsls	r3, r3, #11
 800194c:	613b      	str	r3, [r7, #16]
        if (FLASH_IF_INT_IsEmpty(pDestination, length) != FLASH_IF_MEM_EMPTY)
 800194e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001950:	68f8      	ldr	r0, [r7, #12]
 8001952:	f000 f925 	bl	8001ba0 <FLASH_IF_INT_IsEmpty>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d031      	beq.n	80019c0 <FLASH_IF_INT_Write+0x140>
        {
          if (pAllocatedBuffer == NULL)
 800195c:	4b4b      	ldr	r3, [pc, #300]	@ (8001a8c <FLASH_IF_INT_Write+0x20c>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d103      	bne.n	800196c <FLASH_IF_INT_Write+0xec>
          {
            ret_status = FLASH_IF_PARAM_ERROR;
 8001964:	23fa      	movs	r3, #250	@ 0xfa
 8001966:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 800196a:	e07e      	b.n	8001a6a <FLASH_IF_INT_Write+0x1ea>
          }

          /* backup initial Flash page data in RAM area */
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 800196c:	4b47      	ldr	r3, [pc, #284]	@ (8001a8c <FLASH_IF_INT_Write+0x20c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6939      	ldr	r1, [r7, #16]
 8001972:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001976:	4618      	mov	r0, r3
 8001978:	f000 f88a 	bl	8001a90 <FLASH_IF_INT_Read>
          /* copy fragment into RAM area */
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 800197c:	4b43      	ldr	r3, [pc, #268]	@ (8001a8c <FLASH_IF_INT_Write+0x20c>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001982:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001986:	4413      	add	r3, r2
 8001988:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800198a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800198c:	b292      	uxth	r2, r2
 800198e:	4618      	mov	r0, r3
 8001990:	f01c fe70 	bl	801e674 <UTIL_MEM_cpy_8>

          /*  erase the Flash sector, to avoid writing twice in RAM */
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800199a:	4618      	mov	r0, r3
 800199c:	f000 f896 	bl	8001acc <FLASH_IF_INT_Erase>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d003      	beq.n	80019ae <FLASH_IF_INT_Write+0x12e>
          {
            ret_status = FLASH_IF_ERASE_ERROR;
 80019a6:	23fe      	movs	r3, #254	@ 0xfe
 80019a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 80019ac:	e05d      	b.n	8001a6a <FLASH_IF_INT_Write+0x1ea>
          }

          /* copy the whole flash sector including fragment from RAM to Flash */
          current_dest = page_address;
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = (uint32_t)pAllocatedBuffer;
 80019b2:	4b36      	ldr	r3, [pc, #216]	@ (8001a8c <FLASH_IF_INT_Write+0x20c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	623b      	str	r3, [r7, #32]
          current_length = FLASH_PAGE_SIZE;
 80019b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80019bc:	61fb      	str	r3, [r7, #28]
 80019be:	e005      	b.n	80019cc <FLASH_IF_INT_Write+0x14c>
        }
        else
        {
          /* write a part of flash page from selected source data */
          current_dest = uDest;
 80019c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019c2:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = uSource;
 80019c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019c6:	623b      	str	r3, [r7, #32]
          current_length = length;
 80019c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019ca:	61fb      	str	r3, [r7, #28]
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 80019cc:	2300      	movs	r3, #0
 80019ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019d0:	e026      	b.n	8001a20 <FLASH_IF_INT_Write+0x1a0>
        {
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
                                *((uint64_t *)(current_source + address_offset))) == HAL_OK)
 80019d2:	6a3a      	ldr	r2, [r7, #32]
 80019d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019d6:	4413      	add	r3, r2
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 80019d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80019de:	2001      	movs	r0, #1
 80019e0:	f003 fcac 	bl	800533c <HAL_FLASH_Program>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d113      	bne.n	8001a12 <FLASH_IF_INT_Write+0x192>
          {
            /* Check the written value */
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 80019ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019f0:	6a3a      	ldr	r2, [r7, #32]
 80019f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019f4:	4413      	add	r3, r2
 80019f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fa:	4299      	cmp	r1, r3
 80019fc:	bf08      	it	eq
 80019fe:	4290      	cmpeq	r0, r2
 8001a00:	d003      	beq.n	8001a0a <FLASH_IF_INT_Write+0x18a>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 8001a02:	23fc      	movs	r3, #252	@ 0xfc
 8001a04:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
              break;
 8001a08:	e00e      	b.n	8001a28 <FLASH_IF_INT_Write+0x1a8>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0c:	3308      	adds	r3, #8
 8001a0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a10:	e003      	b.n	8001a1a <FLASH_IF_INT_Write+0x19a>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 8001a12:	23fc      	movs	r3, #252	@ 0xfc
 8001a14:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break;
 8001a18:	e006      	b.n	8001a28 <FLASH_IF_INT_Write+0x1a8>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 8001a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a1c:	3308      	adds	r3, #8
 8001a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d3d4      	bcc.n	80019d2 <FLASH_IF_INT_Write+0x152>
          }
        }

        if (ret_status != FLASH_IF_OK)
 8001a28:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d11b      	bne.n	8001a68 <FLASH_IF_INT_Write+0x1e8>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 8001a30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a34:	4413      	add	r3, r2
 8001a36:	63bb      	str	r3, [r7, #56]	@ 0x38
        uSource += length;
 8001a38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a3c:	4413      	add	r3, r2
 8001a3e:	637b      	str	r3, [r7, #52]	@ 0x34
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a4a:	bf28      	it	cs
 8001a4c:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 8001a50:	633b      	str	r3, [r7, #48]	@ 0x30
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 8001a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a54:	3301      	adds	r3, #1
 8001a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a60:	429a      	cmp	r2, r3
 8001a62:	f4ff af6f 	bcc.w	8001944 <FLASH_IF_INT_Write+0xc4>
 8001a66:	e000      	b.n	8001a6a <FLASH_IF_INT_Write+0x1ea>
          break;
 8001a68:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 8001a6a:	f003 fccd 	bl	8005408 <HAL_FLASH_Lock>
 8001a6e:	e002      	b.n	8001a76 <FLASH_IF_INT_Write+0x1f6>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001a70:	23fb      	movs	r3, #251	@ 0xfb
 8001a72:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 8001a76:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3740      	adds	r7, #64	@ 0x40
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	1fff75e0 	.word	0x1fff75e0
 8001a88:	03fffc00 	.word	0x03fffc00
 8001a8c:	200003a4 	.word	0x200003a4

08001a90 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d002      	beq.n	8001aac <FLASH_IF_INT_Read+0x1c>
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d102      	bne.n	8001ab2 <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 8001aac:	f06f 0305 	mvn.w	r3, #5
 8001ab0:	e008      	b.n	8001ac4 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	68b9      	ldr	r1, [r7, #8]
 8001aba:	68f8      	ldr	r0, [r7, #12]
 8001abc:	f01c fdda 	bl	801e674 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 8001ac0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3718      	adds	r7, #24
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}

08001acc <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d102      	bne.n	8001af2 <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001aec:	f06f 0305 	mvn.w	r3, #5
 8001af0:	e04e      	b.n	8001b90 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001af2:	f000 f87b 	bl	8001bec <FLASH_IF_INT_Clear_Error>
 8001af6:	4603      	mov	r3, r0
 8001af8:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 8001afa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d144      	bne.n	8001b8c <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001b02:	f003 fc5f 	bl	80053c4 <HAL_FLASH_Unlock>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d13d      	bne.n	8001b88 <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001b10:	69bb      	ldr	r3, [r7, #24]
 8001b12:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8001b16:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <FLASH_IF_INT_Erase+0xcc>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	0299      	lsls	r1, r3, #10
 8001b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b9c <FLASH_IF_INT_Erase+0xd0>)
 8001b1e:	400b      	ands	r3, r1
 8001b20:	fbb2 f1f3 	udiv	r1, r2, r3
 8001b24:	fb01 f303 	mul.w	r3, r1, r3
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	0adb      	lsrs	r3, r3, #11
 8001b2c:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	4413      	add	r3, r2
 8001b34:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	4a17      	ldr	r2, [pc, #92]	@ (8001b98 <FLASH_IF_INT_Erase+0xcc>)
 8001b3c:	6812      	ldr	r2, [r2, #0]
 8001b3e:	0291      	lsls	r1, r2, #10
 8001b40:	4a16      	ldr	r2, [pc, #88]	@ (8001b9c <FLASH_IF_INT_Erase+0xd0>)
 8001b42:	400a      	ands	r2, r1
 8001b44:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b48:	fb01 f202 	mul.w	r2, r1, r2
 8001b4c:	1a9b      	subs	r3, r3, r2
 8001b4e:	0ada      	lsrs	r2, r3, #11
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	3301      	adds	r3, #1
 8001b56:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001b58:	f107 0214 	add.w	r2, r7, #20
 8001b5c:	f107 0308 	add.w	r3, r7, #8
 8001b60:	4611      	mov	r1, r2
 8001b62:	4618      	mov	r0, r3
 8001b64:	f003 fd30 	bl	80055c8 <HAL_FLASHEx_Erase>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 8001b6c:	7fbb      	ldrb	r3, [r7, #30]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d007      	beq.n	8001b82 <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 8001b72:	7fbb      	ldrb	r3, [r7, #30]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d101      	bne.n	8001b7c <FLASH_IF_INT_Erase+0xb0>
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e001      	b.n	8001b80 <FLASH_IF_INT_Erase+0xb4>
 8001b7c:	f06f 0301 	mvn.w	r3, #1
 8001b80:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 8001b82:	f003 fc41 	bl	8005408 <HAL_FLASH_Lock>
 8001b86:	e001      	b.n	8001b8c <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001b88:	23fb      	movs	r3, #251	@ 0xfb
 8001b8a:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 8001b8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3720      	adds	r7, #32
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	1fff75e0 	.word	0x1fff75e0
 8001b9c:	03fffc00 	.word	0x03fffc00

08001ba0 <FLASH_IF_INT_IsEmpty>:

static int32_t FLASH_IF_INT_IsEmpty(void *pStart, uint32_t uLength)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  int32_t status = FLASH_IF_MEM_EMPTY;
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_1 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_1 */
  uint32_t index;
  for (index = 0; index < uLength; index += 8)
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	e011      	b.n	8001bd8 <FLASH_IF_INT_IsEmpty+0x38>
  {
    if (*(uint64_t *)pStart != UINT64_MAX)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bbe:	bf08      	it	eq
 8001bc0:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001bc4:	d002      	beq.n	8001bcc <FLASH_IF_INT_IsEmpty+0x2c>
    {
      status = FLASH_IF_MEM_NOT_EMPTY;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	60fb      	str	r3, [r7, #12]
      break;
 8001bca:	e009      	b.n	8001be0 <FLASH_IF_INT_IsEmpty+0x40>
    }
    pStart = (void *)((uint32_t)pStart + 8U);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3308      	adds	r3, #8
 8001bd0:	607b      	str	r3, [r7, #4]
  for (index = 0; index < uLength; index += 8)
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	3308      	adds	r3, #8
 8001bd6:	60bb      	str	r3, [r7, #8]
 8001bd8:	68ba      	ldr	r2, [r7, #8]
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d3e9      	bcc.n	8001bb4 <FLASH_IF_INT_IsEmpty+0x14>
  }
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_2 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
 8001be0:	68fb      	ldr	r3, [r7, #12]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr

08001bec <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001bf2:	23fb      	movs	r3, #251	@ 0xfb
 8001bf4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8001bf6:	f003 fbe5 	bl	80053c4 <HAL_FLASH_Unlock>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d110      	bne.n	8001c22 <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001c00:	4b0b      	ldr	r3, [pc, #44]	@ (8001c30 <FLASH_IF_INT_Clear_Error+0x44>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <FLASH_IF_INT_Clear_Error+0x44>)
 8001c06:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001c0a:	6193      	str	r3, [r2, #24]
 8001c0c:	4b08      	ldr	r3, [pc, #32]	@ (8001c30 <FLASH_IF_INT_Clear_Error+0x44>)
 8001c0e:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 8001c12:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001c14:	f003 fbf8 	bl	8005408 <HAL_FLASH_Lock>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	58004000 	.word	0x58004000

08001c34 <LL_AHB2_GRP1_EnableClock>:
{
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c40:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001c42:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4013      	ands	r3, r2
 8001c56:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c58:	68fb      	ldr	r3, [r7, #12]
}
 8001c5a:	bf00      	nop
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bc80      	pop	{r7}
 8001c62:	4770      	bx	lr

08001c64 <MX_GPIO_Init>:
/** Configure pins
     PA15   ------> I2C2_SDA
     PB15   ------> I2C2_SCL
*/
void MX_GPIO_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6a:	1d3b      	adds	r3, r7, #4
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c78:	2001      	movs	r0, #1
 8001c7a:	f7ff ffdb 	bl	8001c34 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7e:	2002      	movs	r0, #2
 8001c80:	f7ff ffd8 	bl	8001c34 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c84:	2004      	movs	r0, #4
 8001c86:	f7ff ffd5 	bl	8001c34 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG3_GPIO_Port, DBG3_Pin, GPIO_PIN_RESET);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2108      	movs	r1, #8
 8001c8e:	4840      	ldr	r0, [pc, #256]	@ (8001d90 <MX_GPIO_Init+0x12c>)
 8001c90:	f003 ff9c 	bl	8005bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001c94:	2201      	movs	r2, #1
 8001c96:	2120      	movs	r1, #32
 8001c98:	483d      	ldr	r0, [pc, #244]	@ (8001d90 <MX_GPIO_Init+0x12c>)
 8001c9a:	f003 ff97 	bl	8005bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|LED_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f240 2131 	movw	r1, #561	@ 0x231
 8001ca4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ca8:	f003 ff90 	bl	8005bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDA_Pin;
 8001cac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001cb0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cb2:	2312      	movs	r3, #18
 8001cb4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001cbe:	2304      	movs	r3, #4
 8001cc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8001cc2:	1d3b      	adds	r3, r7, #4
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cca:	f003 fd51 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCL_Pin;
 8001cce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001cd2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cd4:	2312      	movs	r3, #18
 8001cd6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ce0:	2304      	movs	r3, #4
 8001ce2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4829      	ldr	r0, [pc, #164]	@ (8001d90 <MX_GPIO_Init+0x12c>)
 8001cea:	f003 fd41 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|LED2_Pin;
 8001cee:	2328      	movs	r3, #40	@ 0x28
 8001cf0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfe:	1d3b      	adds	r3, r7, #4
 8001d00:	4619      	mov	r1, r3
 8001d02:	4823      	ldr	r0, [pc, #140]	@ (8001d90 <MX_GPIO_Init+0x12c>)
 8001d04:	f003 fd34 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001d08:	2331      	movs	r3, #49	@ 0x31
 8001d0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d18:	1d3b      	adds	r3, r7, #4
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d20:	f003 fd26 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001d24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d28:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d2a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d30:	2301      	movs	r3, #1
 8001d32:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	4619      	mov	r1, r3
 8001d38:	4815      	ldr	r0, [pc, #84]	@ (8001d90 <MX_GPIO_Init+0x12c>)
 8001d3a:	f003 fd19 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001d3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d42:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d44:	2301      	movs	r3, #1
 8001d46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001d50:	1d3b      	adds	r3, r7, #4
 8001d52:	4619      	mov	r1, r3
 8001d54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d58:	f003 fd0a 	bl	8005770 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Pulsador_Pin;
 8001d5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d62:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Pulsador_GPIO_Port, &GPIO_InitStruct);
 8001d6c:	1d3b      	adds	r3, r7, #4
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4807      	ldr	r0, [pc, #28]	@ (8001d90 <MX_GPIO_Init+0x12c>)
 8001d72:	f003 fcfd 	bl	8005770 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2100      	movs	r1, #0
 8001d7a:	2029      	movs	r0, #41	@ 0x29
 8001d7c:	f002 febd 	bl	8004afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d80:	2029      	movs	r0, #41	@ 0x29
 8001d82:	f002 fed4 	bl	8004b2e <HAL_NVIC_EnableIRQ>

}
 8001d86:	bf00      	nop
 8001d88:	3718      	adds	r7, #24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	48000400 	.word	0x48000400

08001d94 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001d9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001da4:	f023 0218 	bic.w	r2, r3, #24
 8001da8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bc80      	pop	{r7}
 8001dbc:	4770      	bx	lr
	...

08001dc0 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001dc8:	1d39      	adds	r1, r7, #4
 8001dca:	f04f 33ff 	mov.w	r3, #4294967295
 8001dce:	2201      	movs	r2, #1
 8001dd0:	4803      	ldr	r0, [pc, #12]	@ (8001de0 <__io_putchar+0x20>)
 8001dd2:	f006 fb70 	bl	80084b6 <HAL_UART_Transmit>
  return ch;
 8001dd6:	687b      	ldr	r3, [r7, #4]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200004ac 	.word	0x200004ac

08001de4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dea:	f001 fcd3 	bl	8003794 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dee:	f000 f869 	bl	8001ec4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001df2:	f7ff ff37 	bl	8001c64 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001df6:	f008 fdad 	bl	800a954 <MX_LoRaWAN_Init>
  MX_LPUART1_UART_Init();
 8001dfa:	f001 f877 	bl	8002eec <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8001dfe:	f001 f8c1 	bl	8002f84 <MX_USART1_UART_Init>
  // ? CONFIGURAR WAKEUP PARA USART1
  UART_WakeUpTypeDef WakeUpSelection;
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001e02:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001e06:	603b      	str	r3, [r7, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8001e08:	463b      	mov	r3, r7
 8001e0a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001e0e:	4826      	ldr	r0, [pc, #152]	@ (8001ea8 <main+0xc4>)
 8001e10:	f008 fbf1 	bl	800a5f6 <HAL_UARTEx_StopModeWakeUpSourceConfig>
  // Asegurar que UART est listo
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8001e14:	bf00      	nop
 8001e16:	4b24      	ldr	r3, [pc, #144]	@ (8001ea8 <main+0xc4>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	69db      	ldr	r3, [r3, #28]
 8001e1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e24:	d0f7      	beq.n	8001e16 <main+0x32>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8001e26:	bf00      	nop
 8001e28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea8 <main+0xc4>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e36:	d1f7      	bne.n	8001e28 <main+0x44>

  // Habilitar interrupcin de wakeup
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8001e38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea8 <main+0xc4>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea8 <main+0xc4>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001e46:	609a      	str	r2, [r3, #8]

  // Crear timer para LED (1 segundo)
  UTIL_TIMER_Create(&LedTimer, 1000, UTIL_TIMER_ONESHOT, OnLedTimerEvent, NULL);
 8001e48:	2300      	movs	r3, #0
 8001e4a:	9300      	str	r3, [sp, #0]
 8001e4c:	4b17      	ldr	r3, [pc, #92]	@ (8001eac <main+0xc8>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001e54:	4816      	ldr	r0, [pc, #88]	@ (8001eb0 <main+0xcc>)
 8001e56:	f01d f943 	bl	801f0e0 <UTIL_TIMER_Create>
  // Habilitar modo STOP
  HAL_UARTEx_EnableStopMode(&huart1);
 8001e5a:	4813      	ldr	r0, [pc, #76]	@ (8001ea8 <main+0xc4>)
 8001e5c:	f008 fc26 	bl	800a6ac <HAL_UARTEx_EnableStopMode>
  // Registrar tarea UART en el scheduler
  HAL_UART_Transmit(&huart1, (uint8_t*)iniciouart1, strlen(iniciouart1), HAL_MAX_DELAY);
 8001e60:	4814      	ldr	r0, [pc, #80]	@ (8001eb4 <main+0xd0>)
 8001e62:	f7fe f98d 	bl	8000180 <strlen>
 8001e66:	4603      	mov	r3, r0
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6e:	4911      	ldr	r1, [pc, #68]	@ (8001eb4 <main+0xd0>)
 8001e70:	480d      	ldr	r0, [pc, #52]	@ (8001ea8 <main+0xc4>)
 8001e72:	f006 fb20 	bl	80084b6 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8001e76:	2201      	movs	r2, #1
 8001e78:	490f      	ldr	r1, [pc, #60]	@ (8001eb8 <main+0xd4>)
 8001e7a:	480b      	ldr	r0, [pc, #44]	@ (8001ea8 <main+0xc4>)
 8001e7c:	f006 fba2 	bl	80085c4 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    // Procesar trama recibida
	    if (uart_rx_complete) {
 8001e80:	4b0e      	ldr	r3, [pc, #56]	@ (8001ebc <main+0xd8>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <main+0xaa>
	        ProcessUartData();
 8001e8a:	f000 f8ab 	bl	8001fe4 <ProcessUartData>
	    }

	    // Si se presion el botn, solicitar lectura del medidor
	    if (button_pressed) {
 8001e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec0 <main+0xdc>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d004      	beq.n	8001ea2 <main+0xbe>
	        button_pressed = 0;
 8001e98:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <main+0xdc>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	701a      	strb	r2, [r3, #0]
	        RequestMeterRead();
 8001e9e:	f000 f87b 	bl	8001f98 <RequestMeterRead>
	    }
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001ea2:	f008 fd5f 	bl	800a964 <MX_LoRaWAN_Process>
	    if (uart_rx_complete) {
 8001ea6:	e7eb      	b.n	8001e80 <main+0x9c>
 8001ea8:	200004ac 	.word	0x200004ac
 8001eac:	08001f79 	.word	0x08001f79
 8001eb0:	200003ac 	.word	0x200003ac
 8001eb4:	20000000 	.word	0x20000000
 8001eb8:	2000066c 	.word	0x2000066c
 8001ebc:	20000872 	.word	0x20000872
 8001ec0:	200003a9 	.word	0x200003a9

08001ec4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b09a      	sub	sp, #104	@ 0x68
 8001ec8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eca:	f107 0320 	add.w	r3, r7, #32
 8001ece:	2248      	movs	r2, #72	@ 0x48
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f01e fdbd 	bl	8020a52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ed8:	f107 0308 	add.w	r3, r7, #8
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
 8001ee8:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001eea:	f003 fe9f 	bl	8005c2c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001eee:	2000      	movs	r0, #0
 8001ef0:	f7ff ff50 	bl	8001d94 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ef4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f74 <SystemClock_Config+0xb0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001efc:	4a1d      	ldr	r2, [pc, #116]	@ (8001f74 <SystemClock_Config+0xb0>)
 8001efe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f02:	6013      	str	r3, [r2, #0]
 8001f04:	4b1b      	ldr	r3, [pc, #108]	@ (8001f74 <SystemClock_Config+0xb0>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f0c:	607b      	str	r3, [r7, #4]
 8001f0e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001f10:	2324      	movs	r3, #36	@ 0x24
 8001f12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001f14:	2381      	movs	r3, #129	@ 0x81
 8001f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001f20:	23b0      	movs	r3, #176	@ 0xb0
 8001f22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f28:	f107 0320 	add.w	r3, r7, #32
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f004 f9c9 	bl	80062c4 <HAL_RCC_OscConfig>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001f38:	f000 f8ac 	bl	8002094 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001f3c:	234f      	movs	r3, #79	@ 0x4f
 8001f3e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001f40:	2300      	movs	r3, #0
 8001f42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f44:	2300      	movs	r3, #0
 8001f46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001f50:	2300      	movs	r3, #0
 8001f52:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f54:	f107 0308 	add.w	r3, r7, #8
 8001f58:	2102      	movs	r1, #2
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f004 fd34 	bl	80069c8 <HAL_RCC_ClockConfig>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001f66:	f000 f895 	bl	8002094 <Error_Handler>
  }
}
 8001f6a:	bf00      	nop
 8001f6c:	3768      	adds	r7, #104	@ 0x68
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	58000400 	.word	0x58000400

08001f78 <OnLedTimerEvent>:
/* USER CODE BEGIN 4 */
/**
 * @brief Callback del timer del LED - apaga el LED despus de 1 segundo
 */
static void OnLedTimerEvent(void *context)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001f80:	2200      	movs	r2, #0
 8001f82:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f8a:	f003 fe1f 	bl	8005bcc <HAL_GPIO_WritePin>
}
 8001f8e:	bf00      	nop
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
	...

08001f98 <RequestMeterRead>:

/**
 * @brief Solicita lectura del medidor (enva comando si es necesario)
 */
static void RequestMeterRead(void)
{
 8001f98:	b5b0      	push	{r4, r5, r7, lr}
 8001f9a:	b08c      	sub	sp, #48	@ 0x30
 8001f9c:	af00      	add	r7, sp, #0
    char msg[] = "\r\n[BOTON] Solicitando lectura del medidor...\r\n";
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <RequestMeterRead+0x44>)
 8001fa0:	463c      	mov	r4, r7
 8001fa2:	461d      	mov	r5, r3
 8001fa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001faa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fac:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001fb0:	c407      	stmia	r4!, {r0, r1, r2}
 8001fb2:	8023      	strh	r3, [r4, #0]
 8001fb4:	3402      	adds	r4, #2
 8001fb6:	0c1b      	lsrs	r3, r3, #16
 8001fb8:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001fba:	463b      	mov	r3, r7
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe f8df 	bl	8000180 <strlen>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	4639      	mov	r1, r7
 8001fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fcc:	4804      	ldr	r0, [pc, #16]	@ (8001fe0 <RequestMeterRead+0x48>)
 8001fce:	f006 fa72 	bl	80084b6 <HAL_UART_Transmit>
    // char cmd[] = "/?!\r\n";  // Comando de solicitud
    // HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);

    // Nota: Si el medidor enva datos automticamente, no necesitas enviar nada
    // Los datos llegarn por el callback y se procesarn en ProcessUartData()
}
 8001fd2:	bf00      	nop
 8001fd4:	3730      	adds	r7, #48	@ 0x30
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bdb0      	pop	{r4, r5, r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	08022960 	.word	0x08022960
 8001fe0:	200004ac 	.word	0x200004ac

08001fe4 <ProcessUartData>:

/**
 * @brief Procesa la trama OBIS recibida
 */
static void ProcessUartData(void)
{
 8001fe4:	b5b0      	push	{r4, r5, r7, lr}
 8001fe6:	b08e      	sub	sp, #56	@ 0x38
 8001fe8:	af00      	add	r7, sp, #0
    char header[] = "\r\n>>> TRAMA COMPLETA <<<\r\n";
 8001fea:	4b23      	ldr	r3, [pc, #140]	@ (8002078 <ProcessUartData+0x94>)
 8001fec:	f107 041c 	add.w	r4, r7, #28
 8001ff0:	461d      	mov	r5, r3
 8001ff2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ff4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ff6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ffa:	c403      	stmia	r4!, {r0, r1}
 8001ffc:	8022      	strh	r2, [r4, #0]
 8001ffe:	3402      	adds	r4, #2
 8002000:	0c13      	lsrs	r3, r2, #16
 8002002:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, (uint8_t*)header, strlen(header), HAL_MAX_DELAY);
 8002004:	f107 031c 	add.w	r3, r7, #28
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe f8b9 	bl	8000180 <strlen>
 800200e:	4603      	mov	r3, r0
 8002010:	b29a      	uxth	r2, r3
 8002012:	f107 011c 	add.w	r1, r7, #28
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
 800201a:	4818      	ldr	r0, [pc, #96]	@ (800207c <ProcessUartData+0x98>)
 800201c:	f006 fa4b 	bl	80084b6 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)uart_rx_buffer, uart_rx_index, HAL_MAX_DELAY);
 8002020:	4b17      	ldr	r3, [pc, #92]	@ (8002080 <ProcessUartData+0x9c>)
 8002022:	881b      	ldrh	r3, [r3, #0]
 8002024:	b29a      	uxth	r2, r3
 8002026:	f04f 33ff 	mov.w	r3, #4294967295
 800202a:	4916      	ldr	r1, [pc, #88]	@ (8002084 <ProcessUartData+0xa0>)
 800202c:	4813      	ldr	r0, [pc, #76]	@ (800207c <ProcessUartData+0x98>)
 800202e:	f006 fa42 	bl	80084b6 <HAL_UART_Transmit>

    char footer[] = "\r\n>>> FIN TRAMA <<<\r\n\r\n";
 8002032:	4b15      	ldr	r3, [pc, #84]	@ (8002088 <ProcessUartData+0xa4>)
 8002034:	1d3c      	adds	r4, r7, #4
 8002036:	461d      	mov	r5, r3
 8002038:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800203a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800203c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002040:	e884 0003 	stmia.w	r4, {r0, r1}
    HAL_UART_Transmit(&huart1, (uint8_t*)footer, strlen(footer), HAL_MAX_DELAY);
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	4618      	mov	r0, r3
 8002048:	f7fe f89a 	bl	8000180 <strlen>
 800204c:	4603      	mov	r3, r0
 800204e:	b29a      	uxth	r2, r3
 8002050:	1d39      	adds	r1, r7, #4
 8002052:	f04f 33ff 	mov.w	r3, #4294967295
 8002056:	4809      	ldr	r0, [pc, #36]	@ (800207c <ProcessUartData+0x98>)
 8002058:	f006 fa2d 	bl	80084b6 <HAL_UART_Transmit>

    // Marcar que hay datos listos para enviar por LoRaWAN
    meter_data_ready = 1;
 800205c:	4b0b      	ldr	r3, [pc, #44]	@ (800208c <ProcessUartData+0xa8>)
 800205e:	2201      	movs	r2, #1
 8002060:	701a      	strb	r2, [r3, #0]

    uart_rx_complete = 0;
 8002062:	4b0b      	ldr	r3, [pc, #44]	@ (8002090 <ProcessUartData+0xac>)
 8002064:	2200      	movs	r2, #0
 8002066:	701a      	strb	r2, [r3, #0]
    uart_rx_index = 0;
 8002068:	4b05      	ldr	r3, [pc, #20]	@ (8002080 <ProcessUartData+0x9c>)
 800206a:	2200      	movs	r2, #0
 800206c:	801a      	strh	r2, [r3, #0]
}
 800206e:	bf00      	nop
 8002070:	3738      	adds	r7, #56	@ 0x38
 8002072:	46bd      	mov	sp, r7
 8002074:	bdb0      	pop	{r4, r5, r7, pc}
 8002076:	bf00      	nop
 8002078:	08022990 	.word	0x08022990
 800207c:	200004ac 	.word	0x200004ac
 8002080:	20000870 	.word	0x20000870
 8002084:	20000670 	.word	0x20000670
 8002088:	080229ac 	.word	0x080229ac
 800208c:	200003a8 	.word	0x200003a8
 8002090:	20000872 	.word	0x20000872

08002094 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002098:	b672      	cpsid	i
}
 800209a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800209c:	bf00      	nop
 800209e:	e7fd      	b.n	800209c <Error_Handler+0x8>

080020a0 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80020a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr

080020c0 <LL_APB1_GRP1_EnableClock>:
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80020c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80020ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80020d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020dc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4013      	ands	r3, r2
 80020e2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020e4:	68fb      	ldr	r3, [r7, #12]
}
 80020e6:	bf00      	nop
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08c      	sub	sp, #48	@ 0x30
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 80020f6:	1d3b      	adds	r3, r7, #4
 80020f8:	222c      	movs	r2, #44	@ 0x2c
 80020fa:	2100      	movs	r1, #0
 80020fc:	4618      	mov	r0, r3
 80020fe:	f01e fca8 	bl	8020a52 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002102:	4b22      	ldr	r3, [pc, #136]	@ (800218c <MX_RTC_Init+0x9c>)
 8002104:	4a22      	ldr	r2, [pc, #136]	@ (8002190 <MX_RTC_Init+0xa0>)
 8002106:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8002108:	4b20      	ldr	r3, [pc, #128]	@ (800218c <MX_RTC_Init+0x9c>)
 800210a:	221f      	movs	r2, #31
 800210c:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800210e:	4b1f      	ldr	r3, [pc, #124]	@ (800218c <MX_RTC_Init+0x9c>)
 8002110:	2200      	movs	r2, #0
 8002112:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002114:	4b1d      	ldr	r3, [pc, #116]	@ (800218c <MX_RTC_Init+0x9c>)
 8002116:	2200      	movs	r2, #0
 8002118:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800211a:	4b1c      	ldr	r3, [pc, #112]	@ (800218c <MX_RTC_Init+0x9c>)
 800211c:	2200      	movs	r2, #0
 800211e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002120:	4b1a      	ldr	r3, [pc, #104]	@ (800218c <MX_RTC_Init+0x9c>)
 8002122:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002126:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002128:	4b18      	ldr	r3, [pc, #96]	@ (800218c <MX_RTC_Init+0x9c>)
 800212a:	2200      	movs	r2, #0
 800212c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 800212e:	4b17      	ldr	r3, [pc, #92]	@ (800218c <MX_RTC_Init+0x9c>)
 8002130:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002134:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002136:	4815      	ldr	r0, [pc, #84]	@ (800218c <MX_RTC_Init+0x9c>)
 8002138:	f005 f902 	bl	8007340 <HAL_RTC_Init>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8002142:	f7ff ffa7 	bl	8002094 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8002146:	4811      	ldr	r0, [pc, #68]	@ (800218c <MX_RTC_Init+0x9c>)
 8002148:	f005 fbf8 	bl	800793c <HAL_RTCEx_SetSSRU_IT>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8002152:	f7ff ff9f 	bl	8002094 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002156:	2300      	movs	r3, #0
 8002158:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800215a:	2300      	movs	r3, #0
 800215c:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800215e:	2300      	movs	r3, #0
 8002160:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002162:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002166:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8002168:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800216c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 800216e:	1d3b      	adds	r3, r7, #4
 8002170:	2200      	movs	r2, #0
 8002172:	4619      	mov	r1, r3
 8002174:	4805      	ldr	r0, [pc, #20]	@ (800218c <MX_RTC_Init+0x9c>)
 8002176:	f005 f965 	bl	8007444 <HAL_RTC_SetAlarm_IT>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8002180:	f7ff ff88 	bl	8002094 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002184:	bf00      	nop
 8002186:	3730      	adds	r7, #48	@ 0x30
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	200003c4 	.word	0x200003c4
 8002190:	40002800 	.word	0x40002800

08002194 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b090      	sub	sp, #64	@ 0x40
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800219c:	f107 0308 	add.w	r3, r7, #8
 80021a0:	2238      	movs	r2, #56	@ 0x38
 80021a2:	2100      	movs	r1, #0
 80021a4:	4618      	mov	r0, r3
 80021a6:	f01e fc54 	bl	8020a52 <memset>
  if(rtcHandle->Instance==RTC)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a16      	ldr	r2, [pc, #88]	@ (8002208 <HAL_RTC_MspInit+0x74>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d125      	bne.n	8002200 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80021b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021b8:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80021ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021be:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021c0:	f107 0308 	add.w	r3, r7, #8
 80021c4:	4618      	mov	r0, r3
 80021c6:	f004 ffa1 	bl	800710c <HAL_RCCEx_PeriphCLKConfig>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80021d0:	f7ff ff60 	bl	8002094 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80021d4:	f7ff ff64 	bl	80020a0 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80021d8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80021dc:	f7ff ff70 	bl	80020c0 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80021e0:	2200      	movs	r2, #0
 80021e2:	2100      	movs	r1, #0
 80021e4:	2002      	movs	r0, #2
 80021e6:	f002 fc88 	bl	8004afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80021ea:	2002      	movs	r0, #2
 80021ec:	f002 fc9f 	bl	8004b2e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80021f0:	2200      	movs	r2, #0
 80021f2:	2100      	movs	r1, #0
 80021f4:	202a      	movs	r0, #42	@ 0x2a
 80021f6:	f002 fc80 	bl	8004afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80021fa:	202a      	movs	r0, #42	@ 0x2a
 80021fc:	f002 fc97 	bl	8004b2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002200:	bf00      	nop
 8002202:	3740      	adds	r7, #64	@ 0x40
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40002800 	.word	0x40002800

0800220c <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8002210:	4b03      	ldr	r3, [pc, #12]	@ (8002220 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8002212:	2201      	movs	r2, #1
 8002214:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr
 8002220:	58000400 	.word	0x58000400

08002224 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr

08002230 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8002240:	f001 fac8 	bl	80037d4 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8002244:	f7ff ffe2 	bl	800220c <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8002248:	2001      	movs	r0, #1
 800224a:	f003 fd81 	bl	8005d50 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}

08002252 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8002256:	f001 facb 	bl	80037f0 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 800225a:	f001 f8f3 	bl	8003444 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}

08002262 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8002266:	f001 fab5 	bl	80037d4 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800226a:	2101      	movs	r1, #1
 800226c:	2000      	movs	r0, #0
 800226e:	f003 fceb 	bl	8005c48 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}

08002276 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 800227a:	f001 fab9 	bl	80037f0 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002282:	b480      	push	{r7}
 8002284:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002286:	bf00      	nop
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr

0800228e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800228e:	b480      	push	{r7}
 8002290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002292:	bf00      	nop
 8002294:	e7fd      	b.n	8002292 <NMI_Handler+0x4>

08002296 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002296:	b480      	push	{r7}
 8002298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800229a:	bf00      	nop
 800229c:	e7fd      	b.n	800229a <HardFault_Handler+0x4>

0800229e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800229e:	b480      	push	{r7}
 80022a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022a2:	bf00      	nop
 80022a4:	e7fd      	b.n	80022a2 <MemManage_Handler+0x4>

080022a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022a6:	b480      	push	{r7}
 80022a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022aa:	bf00      	nop
 80022ac:	e7fd      	b.n	80022aa <BusFault_Handler+0x4>

080022ae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022ae:	b480      	push	{r7}
 80022b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022b2:	bf00      	nop
 80022b4:	e7fd      	b.n	80022b2 <UsageFault_Handler+0x4>

080022b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr

080022c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr

080022ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022ce:	b480      	push	{r7}
 80022d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bc80      	pop	{r7}
 80022d8:	4770      	bx	lr

080022da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr
	...

080022e8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 80022ec:	4802      	ldr	r0, [pc, #8]	@ (80022f8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 80022ee:	f005 fb61 	bl	80079b4 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200003c4 	.word	0x200003c4

080022fc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002300:	4802      	ldr	r0, [pc, #8]	@ (800230c <DMA1_Channel1_IRQHandler+0x10>)
 8002302:	f002 feab 	bl	800505c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20000540 	.word	0x20000540

08002310 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002314:	4802      	ldr	r0, [pc, #8]	@ (8002320 <DMA1_Channel2_IRQHandler+0x10>)
 8002316:	f002 fea1 	bl	800505c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	200005a0 	.word	0x200005a0

08002324 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 3 Interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002328:	4802      	ldr	r0, [pc, #8]	@ (8002334 <DMA1_Channel3_IRQHandler+0x10>)
 800232a:	f002 fe97 	bl	800505c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000600 	.word	0x20000600

08002338 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800233c:	4802      	ldr	r0, [pc, #8]	@ (8002348 <USART1_IRQHandler+0x10>)
 800233e:	f006 fa0d 	bl	800875c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	200004ac 	.word	0x200004ac

0800234c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002350:	4802      	ldr	r0, [pc, #8]	@ (800235c <LPUART1_IRQHandler+0x10>)
 8002352:	f006 fa03 	bl	800875c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000418 	.word	0x20000418

08002360 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pulsador_Pin);
 8002364:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002368:	f003 fc48 	bl	8005bfc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 800236c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002370:	f003 fc44 	bl	8005bfc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002374:	bf00      	nop
 8002376:	bd80      	pop	{r7, pc}

08002378 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800237c:	4802      	ldr	r0, [pc, #8]	@ (8002388 <RTC_Alarm_IRQHandler+0x10>)
 800237e:	f005 f9c9 	bl	8007714 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002382:	bf00      	nop
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	200003c4 	.word	0x200003c4

0800238c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8002390:	4802      	ldr	r0, [pc, #8]	@ (800239c <SUBGHZ_Radio_IRQHandler+0x10>)
 8002392:	f005 fe7d 	bl	8008090 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	200003fc 	.word	0x200003fc

080023a0 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80023a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023ac:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80023ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 80023b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023bc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4013      	ands	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023c4:	68fb      	ldr	r3, [r7, #12]
}
 80023c6:	bf00      	nop
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr

080023d0 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80023d4:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <MX_SUBGHZ_Init+0x20>)
 80023d6:	2208      	movs	r2, #8
 80023d8:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80023da:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <MX_SUBGHZ_Init+0x20>)
 80023dc:	f005 fbd6 	bl	8007b8c <HAL_SUBGHZ_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 80023e6:	f7ff fe55 	bl	8002094 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	200003fc 	.word	0x200003fc

080023f4 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 80023fc:	2001      	movs	r0, #1
 80023fe:	f7ff ffcf 	bl	80023a0 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8002402:	2200      	movs	r2, #0
 8002404:	2100      	movs	r1, #0
 8002406:	2032      	movs	r0, #50	@ 0x32
 8002408:	f002 fb77 	bl	8004afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 800240c:	2032      	movs	r0, #50	@ 0x32
 800240e:	f002 fb8e 	bl	8004b2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <LL_RCC_SetClkAfterWakeFromStop>:
{
 800241a:	b480      	push	{r7}
 800241c:	b083      	sub	sp, #12
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8002422:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800242c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4313      	orrs	r3, r2
 8002434:	608b      	str	r3, [r1, #8]
}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr

08002440 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8002444:	4b02      	ldr	r3, [pc, #8]	@ (8002450 <LL_FLASH_GetUDN+0x10>)
 8002446:	681b      	ldr	r3, [r3, #0]
}
 8002448:	4618      	mov	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr
 8002450:	1fff7580 	.word	0x1fff7580

08002454 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8002458:	4b03      	ldr	r3, [pc, #12]	@ (8002468 <LL_FLASH_GetDeviceID+0x14>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	b2db      	uxtb	r3, r3
}
 800245e:	4618      	mov	r0, r3
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	1fff7584 	.word	0x1fff7584

0800246c <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8002470:	4b03      	ldr	r3, [pc, #12]	@ (8002480 <LL_FLASH_GetSTCompanyID+0x14>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	0a1b      	lsrs	r3, r3, #8
}
 8002476:	4618      	mov	r0, r3
 8002478:	46bd      	mov	sp, r7
 800247a:	bc80      	pop	{r7}
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	1fff7584 	.word	0x1fff7584

08002484 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8002488:	2000      	movs	r0, #0
 800248a:	f7ff ffc6 	bl	800241a <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 800248e:	f01c fe17 	bl	801f0c0 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8002492:	4b10      	ldr	r3, [pc, #64]	@ (80024d4 <SystemApp_Init+0x50>)
 8002494:	2201      	movs	r2, #1
 8002496:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8002498:	f000 f978 	bl	800278c <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 800249c:	f01d f8a0 	bl	801f5e0 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80024a0:	480d      	ldr	r0, [pc, #52]	@ (80024d8 <SystemApp_Init+0x54>)
 80024a2:	f01d f94b 	bl	801f73c <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80024a6:	4b0d      	ldr	r3, [pc, #52]	@ (80024dc <SystemApp_Init+0x58>)
 80024a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80024ac:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80024ae:	2002      	movs	r0, #2
 80024b0:	f01d f952 	bl	801f758 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 80024b4:	f7ff f8ac 	bl	8001610 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 80024b8:	f000 f99c 	bl	80027f4 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 80024bc:	f01c f834 	bl	801e528 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80024c0:	2101      	movs	r1, #1
 80024c2:	2001      	movs	r0, #1
 80024c4:	f01c f870 	bl	801e5a8 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80024c8:	2101      	movs	r1, #1
 80024ca:	2001      	movs	r0, #1
 80024cc:	f01c f83c 	bl	801e548 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 80024d0:	bf00      	nop
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20000408 	.word	0x20000408
 80024d8:	080026ad 	.word	0x080026ad
 80024dc:	58004000 	.word	0x58004000

080024e0 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 80024e4:	f01c f890 	bl	801e608 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 80024e8:	bf00      	nop
 80024ea:	bd80      	pop	{r7, pc}

080024ec <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 80024f2:	2300      	movs	r3, #0
 80024f4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 80024f6:	f7ff f899 	bl	800162c <SYS_GetBatteryLevel>
 80024fa:	4603      	mov	r3, r0
 80024fc:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 80024fe:	88bb      	ldrh	r3, [r7, #4]
 8002500:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002504:	4293      	cmp	r3, r2
 8002506:	d902      	bls.n	800250e <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8002508:	23fe      	movs	r3, #254	@ 0xfe
 800250a:	71fb      	strb	r3, [r7, #7]
 800250c:	e014      	b.n	8002538 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 800250e:	88bb      	ldrh	r3, [r7, #4]
 8002510:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8002514:	d202      	bcs.n	800251c <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8002516:	2300      	movs	r3, #0
 8002518:	71fb      	strb	r3, [r7, #7]
 800251a:	e00d      	b.n	8002538 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 800251c:	88bb      	ldrh	r3, [r7, #4]
 800251e:	f5a3 63e1 	sub.w	r3, r3, #1800	@ 0x708
 8002522:	461a      	mov	r2, r3
 8002524:	4613      	mov	r3, r2
 8002526:	01db      	lsls	r3, r3, #7
 8002528:	1a9b      	subs	r3, r3, r2
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	461a      	mov	r2, r3
 800252e:	4b05      	ldr	r3, [pc, #20]	@ (8002544 <GetBatteryLevel+0x58>)
 8002530:	fba3 2302 	umull	r2, r3, r3, r2
 8002534:	09db      	lsrs	r3, r3, #7
 8002536:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8002538:	79fb      	ldrb	r3, [r7, #7]
}
 800253a:	4618      	mov	r0, r3
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	1b4e81b5 	.word	0x1b4e81b5

08002548 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b088      	sub	sp, #32
 800254c:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	4618      	mov	r0, r3
 8002556:	f000 f923 	bl	80027a0 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fe fd8d 	bl	800107c <__aeabi_f2iz>
 8002562:	4603      	mov	r3, r0
 8002564:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8002566:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3720      	adds	r7, #32
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8002572:	b590      	push	{r4, r7, lr}
 8002574:	b087      	sub	sp, #28
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 800257a:	2300      	movs	r3, #0
 800257c:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 800257e:	f7ff ff5f 	bl	8002440 <LL_FLASH_GetUDN>
 8002582:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800258a:	d138      	bne.n	80025fe <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 800258c:	f001 f93e 	bl	800380c <HAL_GetUIDw0>
 8002590:	4604      	mov	r4, r0
 8002592:	f001 f94f 	bl	8003834 <HAL_GetUIDw2>
 8002596:	4603      	mov	r3, r0
 8002598:	4423      	add	r3, r4
 800259a:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 800259c:	f001 f940 	bl	8003820 <HAL_GetUIDw1>
 80025a0:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	0e1a      	lsrs	r2, r3, #24
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	3307      	adds	r3, #7
 80025aa:	b2d2      	uxtb	r2, r2
 80025ac:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	0c1a      	lsrs	r2, r3, #16
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3306      	adds	r3, #6
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	0a1a      	lsrs	r2, r3, #8
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	3305      	adds	r3, #5
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	3304      	adds	r3, #4
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	b2d2      	uxtb	r2, r2
 80025ce:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	0e1a      	lsrs	r2, r3, #24
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3303      	adds	r3, #3
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	0c1a      	lsrs	r2, r3, #16
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3302      	adds	r3, #2
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	0a1a      	lsrs	r2, r3, #8
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	3301      	adds	r3, #1
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 80025fc:	e031      	b.n	8002662 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3307      	adds	r3, #7
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	0a1a      	lsrs	r2, r3, #8
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3306      	adds	r3, #6
 8002610:	b2d2      	uxtb	r2, r2
 8002612:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	0c1a      	lsrs	r2, r3, #16
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	3305      	adds	r3, #5
 800261c:	b2d2      	uxtb	r2, r2
 800261e:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	0e1a      	lsrs	r2, r3, #24
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3304      	adds	r3, #4
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 800262c:	f7ff ff12 	bl	8002454 <LL_FLASH_GetDeviceID>
 8002630:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3303      	adds	r3, #3
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	b2d2      	uxtb	r2, r2
 800263a:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 800263c:	f7ff ff16 	bl	800246c <LL_FLASH_GetSTCompanyID>
 8002640:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	3302      	adds	r3, #2
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	0a1a      	lsrs	r2, r3, #8
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3301      	adds	r3, #1
 8002654:	b2d2      	uxtb	r2, r2
 8002656:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	0c1b      	lsrs	r3, r3, #16
 800265c:	b2da      	uxtb	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	701a      	strb	r2, [r3, #0]
}
 8002662:	bf00      	nop
 8002664:	371c      	adds	r7, #28
 8002666:	46bd      	mov	sp, r7
 8002668:	bd90      	pop	{r4, r7, pc}

0800266a <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 800266a:	b590      	push	{r4, r7, lr}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 8002672:	f7ff fee5 	bl	8002440 <LL_FLASH_GetUDN>
 8002676:	4602      	mov	r2, r0
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002684:	d10d      	bne.n	80026a2 <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8002686:	f001 f8c1 	bl	800380c <HAL_GetUIDw0>
 800268a:	4604      	mov	r4, r0
 800268c:	f001 f8c8 	bl	8003820 <HAL_GetUIDw1>
 8002690:	4603      	mov	r3, r0
 8002692:	405c      	eors	r4, r3
 8002694:	f001 f8ce 	bl	8003834 <HAL_GetUIDw2>
 8002698:	4603      	mov	r3, r0
 800269a:	ea84 0203 	eor.w	r2, r4, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd90      	pop	{r4, r7, pc}
	...

080026ac <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80026b6:	f107 0308 	add.w	r3, r7, #8
 80026ba:	4618      	mov	r0, r3
 80026bc:	f01c f8b4 	bl	801e828 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80026c6:	9200      	str	r2, [sp, #0]
 80026c8:	4a07      	ldr	r2, [pc, #28]	@ (80026e8 <TimestampNow+0x3c>)
 80026ca:	2110      	movs	r1, #16
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f81d 	bl	800270c <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7fd fd54 	bl	8000180 <strlen>
 80026d8:	4603      	mov	r3, r0
 80026da:	b29a      	uxth	r2, r3
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80026e0:	bf00      	nop
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	080229c4 	.word	0x080229c4

080026ec <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80026f0:	2101      	movs	r1, #1
 80026f2:	2002      	movs	r0, #2
 80026f4:	f01b ff28 	bl	801e548 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80026f8:	bf00      	nop
 80026fa:	bd80      	pop	{r7, pc}

080026fc <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002700:	2100      	movs	r1, #0
 8002702:	2002      	movs	r0, #2
 8002704:	f01b ff20 	bl	801e548 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8002708:	bf00      	nop
 800270a:	bd80      	pop	{r7, pc}

0800270c <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 800270c:	b40c      	push	{r2, r3}
 800270e:	b580      	push	{r7, lr}
 8002710:	b084      	sub	sp, #16
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
 8002716:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8002718:	f107 031c 	add.w	r3, r7, #28
 800271c:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800271e:	6839      	ldr	r1, [r7, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f01c f9eb 	bl	801eb00 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 800272a:	bf00      	nop
 800272c:	3710      	adds	r7, #16
 800272e:	46bd      	mov	sp, r7
 8002730:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002734:	b002      	add	sp, #8
 8002736:	4770      	bx	lr

08002738 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002740:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8002742:	4618      	mov	r0, r3
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr

0800274c <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002752:	2300      	movs	r3, #0
 8002754:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8002756:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <HAL_GetTick+0x24>)
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d002      	beq.n	8002764 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 800275e:	f000 f9d7 	bl	8002b10 <TIMER_IF_GetTimerValue>
 8002762:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8002764:	687b      	ldr	r3, [r7, #4]
}
 8002766:	4618      	mov	r0, r3
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	20000408 	.word	0x20000408

08002774 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4618      	mov	r0, r3
 8002780:	f000 fa4d 	bl	8002c1e <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 8002790:	f001 f85a 	bl	8003848 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8002794:	f001 f85e 	bl	8003854 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8002798:	f001 f862 	bl	8003860 <HAL_DBGMCU_DisableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 800279c:	bf00      	nop
 800279e:	bd80      	pop	{r7, pc}

080027a0 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 80027a8:	4b0d      	ldr	r3, [pc, #52]	@ (80027e0 <EnvSensors_Read+0x40>)
 80027aa:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 80027ac:	4b0d      	ldr	r3, [pc, #52]	@ (80027e4 <EnvSensors_Read+0x44>)
 80027ae:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 80027b0:	4b0d      	ldr	r3, [pc, #52]	@ (80027e8 <EnvSensors_Read+0x48>)
 80027b2:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68fa      	ldr	r2, [r7, #12]
 80027c4:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a08      	ldr	r2, [pc, #32]	@ (80027ec <EnvSensors_Read+0x4c>)
 80027ca:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4a08      	ldr	r2, [pc, #32]	@ (80027f0 <EnvSensors_Read+0x50>)
 80027d0:	611a      	str	r2, [r3, #16]

  return 0;
 80027d2:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	371c      	adds	r7, #28
 80027d8:	46bd      	mov	sp, r7
 80027da:	bc80      	pop	{r7}
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	42480000 	.word	0x42480000
 80027e4:	41900000 	.word	0x41900000
 80027e8:	447a0000 	.word	0x447a0000
 80027ec:	003e090d 	.word	0x003e090d
 80027f0:	000503ab 	.word	0x000503ab

080027f4 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 80027fa:	2300      	movs	r3, #0
 80027fc:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 80027fe:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr

0800280a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800280a:	b480      	push	{r7}
 800280c:	af00      	add	r7, sp, #0
	return 1;
 800280e:	2301      	movs	r3, #1
}
 8002810:	4618      	mov	r0, r3
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr

08002818 <_kill>:

int _kill(int pid, int sig)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002822:	f01e f99f 	bl	8020b64 <__errno>
 8002826:	4603      	mov	r3, r0
 8002828:	2216      	movs	r2, #22
 800282a:	601a      	str	r2, [r3, #0]
	return -1;
 800282c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002830:	4618      	mov	r0, r3
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <_exit>:

void _exit (int status)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002840:	f04f 31ff 	mov.w	r1, #4294967295
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f7ff ffe7 	bl	8002818 <_kill>
	while (1) {}		/* Make sure we hang here */
 800284a:	bf00      	nop
 800284c:	e7fd      	b.n	800284a <_exit+0x12>

0800284e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b086      	sub	sp, #24
 8002852:	af00      	add	r7, sp, #0
 8002854:	60f8      	str	r0, [r7, #12]
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800285a:	2300      	movs	r3, #0
 800285c:	617b      	str	r3, [r7, #20]
 800285e:	e00a      	b.n	8002876 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002860:	f3af 8000 	nop.w
 8002864:	4601      	mov	r1, r0
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	1c5a      	adds	r2, r3, #1
 800286a:	60ba      	str	r2, [r7, #8]
 800286c:	b2ca      	uxtb	r2, r1
 800286e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	3301      	adds	r3, #1
 8002874:	617b      	str	r3, [r7, #20]
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	429a      	cmp	r2, r3
 800287c:	dbf0      	blt.n	8002860 <_read+0x12>
	}

return len;
 800287e:	687b      	ldr	r3, [r7, #4]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3718      	adds	r7, #24
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]
 8002898:	e009      	b.n	80028ae <_write+0x26>
	{
		__io_putchar(*ptr++);
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	1c5a      	adds	r2, r3, #1
 800289e:	60ba      	str	r2, [r7, #8]
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7ff fa8c 	bl	8001dc0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	3301      	adds	r3, #1
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	dbf1      	blt.n	800289a <_write+0x12>
	}
	return len;
 80028b6:	687b      	ldr	r3, [r7, #4]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <_close>:

int _close(int file)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
	return -1;
 80028c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr

080028d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b083      	sub	sp, #12
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
 80028de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028e6:	605a      	str	r2, [r3, #4]
	return 0;
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bc80      	pop	{r7}
 80028f2:	4770      	bx	lr

080028f4 <_isatty>:

int _isatty(int file)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
	return 1;
 80028fc:	2301      	movs	r3, #1
}
 80028fe:	4618      	mov	r0, r3
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr

08002908 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
	return 0;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3714      	adds	r7, #20
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr

08002920 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b086      	sub	sp, #24
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002928:	4a14      	ldr	r2, [pc, #80]	@ (800297c <_sbrk+0x5c>)
 800292a:	4b15      	ldr	r3, [pc, #84]	@ (8002980 <_sbrk+0x60>)
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002934:	4b13      	ldr	r3, [pc, #76]	@ (8002984 <_sbrk+0x64>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d102      	bne.n	8002942 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800293c:	4b11      	ldr	r3, [pc, #68]	@ (8002984 <_sbrk+0x64>)
 800293e:	4a12      	ldr	r2, [pc, #72]	@ (8002988 <_sbrk+0x68>)
 8002940:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002942:	4b10      	ldr	r3, [pc, #64]	@ (8002984 <_sbrk+0x64>)
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4413      	add	r3, r2
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	429a      	cmp	r2, r3
 800294e:	d207      	bcs.n	8002960 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002950:	f01e f908 	bl	8020b64 <__errno>
 8002954:	4603      	mov	r3, r0
 8002956:	220c      	movs	r2, #12
 8002958:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800295a:	f04f 33ff 	mov.w	r3, #4294967295
 800295e:	e009      	b.n	8002974 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002960:	4b08      	ldr	r3, [pc, #32]	@ (8002984 <_sbrk+0x64>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002966:	4b07      	ldr	r3, [pc, #28]	@ (8002984 <_sbrk+0x64>)
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4413      	add	r3, r2
 800296e:	4a05      	ldr	r2, [pc, #20]	@ (8002984 <_sbrk+0x64>)
 8002970:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002972:	68fb      	ldr	r3, [r7, #12]
}
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	20010000 	.word	0x20010000
 8002980:	00000400 	.word	0x00000400
 8002984:	2000040c 	.word	0x2000040c
 8002988:	200028e8 	.word	0x200028e8

0800298c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr

08002998 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bc80      	pop	{r7}
 80029ac:	4770      	bx	lr
	...

080029b0 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80029b6:	2300      	movs	r3, #0
 80029b8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 80029ba:	4b14      	ldr	r3, [pc, #80]	@ (8002a0c <TIMER_IF_Init+0x5c>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	f083 0301 	eor.w	r3, r3, #1
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d01b      	beq.n	8002a00 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80029c8:	4b11      	ldr	r3, [pc, #68]	@ (8002a10 <TIMER_IF_Init+0x60>)
 80029ca:	f04f 32ff 	mov.w	r2, #4294967295
 80029ce:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 80029d0:	f7ff fb8e 	bl	80020f0 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 80029d4:	f000 f856 	bl	8002a84 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80029d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80029dc:	480c      	ldr	r0, [pc, #48]	@ (8002a10 <TIMER_IF_Init+0x60>)
 80029de:	f004 fe3d 	bl	800765c <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80029e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002a10 <TIMER_IF_Init+0x60>)
 80029e4:	f04f 32ff 	mov.w	r2, #4294967295
 80029e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80029ea:	4809      	ldr	r0, [pc, #36]	@ (8002a10 <TIMER_IF_Init+0x60>)
 80029ec:	f004 ff74 	bl	80078d8 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 80029f0:	2000      	movs	r0, #0
 80029f2:	f000 f9d3 	bl	8002d9c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 80029f6:	f000 f85f 	bl	8002ab8 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 80029fa:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <TIMER_IF_Init+0x5c>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002a00:	79fb      	ldrb	r3, [r7, #7]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000410 	.word	0x20000410
 8002a10:	200003c4 	.word	0x200003c4

08002a14 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b08e      	sub	sp, #56	@ 0x38
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8002a22:	f107 0308 	add.w	r3, r7, #8
 8002a26:	222c      	movs	r2, #44	@ 0x2c
 8002a28:	2100      	movs	r1, #0
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f01e f811 	bl	8020a52 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002a30:	f000 f828 	bl	8002a84 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002a34:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <TIMER_IF_StartTimer+0x68>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	43db      	mvns	r3, r3
 8002a46:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002a4c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002a50:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002a52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a56:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002a58:	f107 0308 	add.w	r3, r7, #8
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4807      	ldr	r0, [pc, #28]	@ (8002a80 <TIMER_IF_StartTimer+0x6c>)
 8002a62:	f004 fcef 	bl	8007444 <HAL_RTC_SetAlarm_IT>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8002a6c:	f7ff fb12 	bl	8002094 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002a70:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3738      	adds	r7, #56	@ 0x38
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	20000414 	.word	0x20000414
 8002a80:	200003c4 	.word	0x200003c4

08002a84 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002a8e:	4b08      	ldr	r3, [pc, #32]	@ (8002ab0 <TIMER_IF_StopTimer+0x2c>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002a94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a98:	4806      	ldr	r0, [pc, #24]	@ (8002ab4 <TIMER_IF_StopTimer+0x30>)
 8002a9a:	f004 fddf 	bl	800765c <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002a9e:	4b05      	ldr	r3, [pc, #20]	@ (8002ab4 <TIMER_IF_StopTimer+0x30>)
 8002aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	40002800 	.word	0x40002800
 8002ab4:	200003c4 	.word	0x200003c4

08002ab8 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002abc:	f000 f98e 	bl	8002ddc <GetTimerTicks>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4a03      	ldr	r2, [pc, #12]	@ (8002ad0 <TIMER_IF_SetTimerContext+0x18>)
 8002ac4:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002ac6:	4b02      	ldr	r3, [pc, #8]	@ (8002ad0 <TIMER_IF_SetTimerContext+0x18>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000414 	.word	0x20000414

08002ad4 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002ad8:	4b02      	ldr	r3, [pc, #8]	@ (8002ae4 <TIMER_IF_GetTimerContext+0x10>)
 8002ada:	681b      	ldr	r3, [r3, #0]
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr
 8002ae4:	20000414 	.word	0x20000414

08002ae8 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002aee:	2300      	movs	r3, #0
 8002af0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002af2:	f000 f973 	bl	8002ddc <GetTimerTicks>
 8002af6:	4602      	mov	r2, r0
 8002af8:	4b04      	ldr	r3, [pc, #16]	@ (8002b0c <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002b00:	687b      	ldr	r3, [r7, #4]
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	20000414 	.word	0x20000414

08002b10 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002b16:	2300      	movs	r3, #0
 8002b18:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002b1a:	4b06      	ldr	r3, [pc, #24]	@ (8002b34 <TIMER_IF_GetTimerValue+0x24>)
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d002      	beq.n	8002b28 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002b22:	f000 f95b 	bl	8002ddc <GetTimerTicks>
 8002b26:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002b28:	687b      	ldr	r3, [r7, #4]
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000410 	.word	0x20000410

08002b38 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002b42:	2303      	movs	r3, #3
 8002b44:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002b46:	687b      	ldr	r3, [r7, #4]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr

08002b52 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002b52:	b5b0      	push	{r4, r5, r7, lr}
 8002b54:	b084      	sub	sp, #16
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	2000      	movs	r0, #0
 8002b62:	460a      	mov	r2, r1
 8002b64:	4603      	mov	r3, r0
 8002b66:	0d95      	lsrs	r5, r2, #22
 8002b68:	0294      	lsls	r4, r2, #10
 8002b6a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b6e:	f04f 0300 	mov.w	r3, #0
 8002b72:	4620      	mov	r0, r4
 8002b74:	4629      	mov	r1, r5
 8002b76:	f7fe fac7 	bl	8001108 <__aeabi_uldivmod>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	4613      	mov	r3, r2
 8002b80:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8002b82:	68fb      	ldr	r3, [r7, #12]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bdb0      	pop	{r4, r5, r7, pc}

08002b8c <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002b8c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002b90:	b085      	sub	sp, #20
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002b96:	2100      	movs	r1, #0
 8002b98:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002b9a:	6879      	ldr	r1, [r7, #4]
 8002b9c:	2000      	movs	r0, #0
 8002b9e:	460c      	mov	r4, r1
 8002ba0:	4605      	mov	r5, r0
 8002ba2:	4620      	mov	r0, r4
 8002ba4:	4629      	mov	r1, r5
 8002ba6:	f04f 0a00 	mov.w	sl, #0
 8002baa:	f04f 0b00 	mov.w	fp, #0
 8002bae:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002bb2:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002bb6:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002bba:	4650      	mov	r0, sl
 8002bbc:	4659      	mov	r1, fp
 8002bbe:	1b02      	subs	r2, r0, r4
 8002bc0:	eb61 0305 	sbc.w	r3, r1, r5
 8002bc4:	f04f 0000 	mov.w	r0, #0
 8002bc8:	f04f 0100 	mov.w	r1, #0
 8002bcc:	0099      	lsls	r1, r3, #2
 8002bce:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002bd2:	0090      	lsls	r0, r2, #2
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	eb12 0804 	adds.w	r8, r2, r4
 8002bdc:	eb43 0905 	adc.w	r9, r3, r5
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	f04f 0300 	mov.w	r3, #0
 8002be8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002bec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bf0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bf4:	4690      	mov	r8, r2
 8002bf6:	4699      	mov	r9, r3
 8002bf8:	4640      	mov	r0, r8
 8002bfa:	4649      	mov	r1, r9
 8002bfc:	f04f 0200 	mov.w	r2, #0
 8002c00:	f04f 0300 	mov.w	r3, #0
 8002c04:	0a82      	lsrs	r2, r0, #10
 8002c06:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002c0a:	0a8b      	lsrs	r3, r1, #10
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002c10:	68fb      	ldr	r3, [r7, #12]
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002c1c:	4770      	bx	lr

08002c1e <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b084      	sub	sp, #16
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7ff ff93 	bl	8002b52 <TIMER_IF_Convert_ms2Tick>
 8002c2c:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002c2e:	f000 f8d5 	bl	8002ddc <GetTimerTicks>
 8002c32:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002c34:	e000      	b.n	8002c38 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002c36:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002c38:	f000 f8d0 	bl	8002ddc <GetTimerTicks>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d8f6      	bhi.n	8002c36 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002c48:	bf00      	nop
 8002c4a:	bf00      	nop
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b082      	sub	sp, #8
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002c5a:	f01c fb7f 	bl	801f35c <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002c5e:	bf00      	nop
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b084      	sub	sp, #16
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002c6e:	f000 f8a5 	bl	8002dbc <TIMER_IF_BkUp_Read_MSBticks>
 8002c72:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	3301      	adds	r3, #1
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f000 f88f 	bl	8002d9c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002c7e:	bf00      	nop
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002c86:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c8a:	b08c      	sub	sp, #48	@ 0x30
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002c94:	f000 f8a2 	bl	8002ddc <GetTimerTicks>
 8002c98:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002c9a:	f000 f88f 	bl	8002dbc <TIMER_IF_BkUp_Read_MSBticks>
 8002c9e:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	60fa      	str	r2, [r7, #12]
 8002ca8:	f04f 0200 	mov.w	r2, #0
 8002cac:	f04f 0300 	mov.w	r3, #0
 8002cb0:	68b9      	ldr	r1, [r7, #8]
 8002cb2:	000b      	movs	r3, r1
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cb8:	2000      	movs	r0, #0
 8002cba:	460c      	mov	r4, r1
 8002cbc:	4605      	mov	r5, r0
 8002cbe:	eb12 0804 	adds.w	r8, r2, r4
 8002cc2:	eb43 0905 	adc.w	r9, r3, r5
 8002cc6:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002cca:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002cce:	f04f 0200 	mov.w	r2, #0
 8002cd2:	f04f 0300 	mov.w	r3, #0
 8002cd6:	0a82      	lsrs	r2, r0, #10
 8002cd8:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002cdc:	0a8b      	lsrs	r3, r1, #10
 8002cde:	4613      	mov	r3, r2
 8002ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	603b      	str	r3, [r7, #0]
 8002ce8:	607a      	str	r2, [r7, #4]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002cf0:	f04f 0b00 	mov.w	fp, #0
 8002cf4:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7ff ff46 	bl	8002b8c <TIMER_IF_Convert_Tick2ms>
 8002d00:	4603      	mov	r3, r0
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3730      	adds	r7, #48	@ 0x30
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002d14 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4803      	ldr	r0, [pc, #12]	@ (8002d30 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002d22:	f004 fe6b 	bl	80079fc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002d26:	bf00      	nop
 8002d28:	3708      	adds	r7, #8
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	200003c4 	.word	0x200003c4

08002d34 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	2101      	movs	r1, #1
 8002d40:	4803      	ldr	r0, [pc, #12]	@ (8002d50 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002d42:	f004 fe5b 	bl	80079fc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002d46:	bf00      	nop
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	200003c4 	.word	0x200003c4

08002d54 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002d5e:	2100      	movs	r1, #0
 8002d60:	4804      	ldr	r0, [pc, #16]	@ (8002d74 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002d62:	f004 fe63 	bl	8007a2c <HAL_RTCEx_BKUPRead>
 8002d66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002d68:	687b      	ldr	r3, [r7, #4]
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	200003c4 	.word	0x200003c4

08002d78 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002d82:	2101      	movs	r1, #1
 8002d84:	4804      	ldr	r0, [pc, #16]	@ (8002d98 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002d86:	f004 fe51 	bl	8007a2c <HAL_RTCEx_BKUPRead>
 8002d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002d8c:	687b      	ldr	r3, [r7, #4]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	200003c4 	.word	0x200003c4

08002d9c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	2102      	movs	r1, #2
 8002da8:	4803      	ldr	r0, [pc, #12]	@ (8002db8 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002daa:	f004 fe27 	bl	80079fc <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002dae:	bf00      	nop
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	200003c4 	.word	0x200003c4

08002dbc <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002dc2:	2102      	movs	r1, #2
 8002dc4:	4804      	ldr	r0, [pc, #16]	@ (8002dd8 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002dc6:	f004 fe31 	bl	8007a2c <HAL_RTCEx_BKUPRead>
 8002dca:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002dcc:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	200003c4 	.word	0x200003c4

08002ddc <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002de2:	480b      	ldr	r0, [pc, #44]	@ (8002e10 <GetTimerTicks+0x34>)
 8002de4:	f7ff fdd8 	bl	8002998 <LL_RTC_TIME_GetSubSecond>
 8002de8:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002dea:	e003      	b.n	8002df4 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002dec:	4808      	ldr	r0, [pc, #32]	@ (8002e10 <GetTimerTicks+0x34>)
 8002dee:	f7ff fdd3 	bl	8002998 <LL_RTC_TIME_GetSubSecond>
 8002df2:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002df4:	4806      	ldr	r0, [pc, #24]	@ (8002e10 <GetTimerTicks+0x34>)
 8002df6:	f7ff fdcf 	bl	8002998 <LL_RTC_TIME_GetSubSecond>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d1f4      	bne.n	8002dec <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	40002800 	.word	0x40002800

08002e14 <LL_AHB2_GRP1_EnableClock>:
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002e1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002e2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4013      	ands	r3, r2
 8002e36:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e38:	68fb      	ldr	r3, [r7, #12]
}
 8002e3a:	bf00      	nop
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr

08002e44 <LL_APB1_GRP2_EnableClock>:
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002e4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e50:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002e5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4013      	ands	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e68:	68fb      	ldr	r3, [r7, #12]
}
 8002e6a:	bf00      	nop
 8002e6c:	3714      	adds	r7, #20
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bc80      	pop	{r7}
 8002e72:	4770      	bx	lr

08002e74 <LL_APB1_GRP2_DisableClock>:
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8002e7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	43db      	mvns	r3, r3
 8002e86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bc80      	pop	{r7}
 8002e96:	4770      	bx	lr

08002e98 <LL_APB2_GRP1_EnableClock>:
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002ea0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ea4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ea6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002eb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eb4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
}
 8002ebe:	bf00      	nop
 8002ec0:	3714      	adds	r7, #20
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr

08002ec8 <LL_APB2_GRP1_DisableClock>:
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002ed0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ed4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ede:	4013      	ands	r3, r2
 8002ee0:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8002ee2:	bf00      	nop
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr

08002eec <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002ef0:	4b22      	ldr	r3, [pc, #136]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002ef2:	4a23      	ldr	r2, [pc, #140]	@ (8002f80 <MX_LPUART1_UART_Init+0x94>)
 8002ef4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002ef6:	4b21      	ldr	r3, [pc, #132]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002ef8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002efc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002efe:	4b1f      	ldr	r3, [pc, #124]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002f04:	4b1d      	ldr	r3, [pc, #116]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002f0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002f10:	4b1a      	ldr	r3, [pc, #104]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f12:	220c      	movs	r2, #12
 8002f14:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f16:	4b19      	ldr	r3, [pc, #100]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f1c:	4b17      	ldr	r3, [pc, #92]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f22:	4b16      	ldr	r3, [pc, #88]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f28:	4b14      	ldr	r3, [pc, #80]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002f2e:	4b13      	ldr	r3, [pc, #76]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002f34:	4811      	ldr	r0, [pc, #68]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f36:	f005 fa6e 	bl	8008416 <HAL_UART_Init>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002f40:	f7ff f8a8 	bl	8002094 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f44:	2100      	movs	r1, #0
 8002f46:	480d      	ldr	r0, [pc, #52]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f48:	f007 fc1a 	bl	800a780 <HAL_UARTEx_SetTxFifoThreshold>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002f52:	f7ff f89f 	bl	8002094 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f56:	2100      	movs	r1, #0
 8002f58:	4808      	ldr	r0, [pc, #32]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f5a:	f007 fc4f 	bl	800a7fc <HAL_UARTEx_SetRxFifoThreshold>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002f64:	f7ff f896 	bl	8002094 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002f68:	4804      	ldr	r0, [pc, #16]	@ (8002f7c <MX_LPUART1_UART_Init+0x90>)
 8002f6a:	f007 fbd1 	bl	800a710 <HAL_UARTEx_DisableFifoMode>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d001      	beq.n	8002f78 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002f74:	f7ff f88e 	bl	8002094 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002f78:	bf00      	nop
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	20000418 	.word	0x20000418
 8002f80:	40008000 	.word	0x40008000

08002f84 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f88:	4b23      	ldr	r3, [pc, #140]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002f8a:	4a24      	ldr	r2, [pc, #144]	@ (800301c <MX_USART1_UART_Init+0x98>)
 8002f8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 8002f8e:	4b22      	ldr	r3, [pc, #136]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002f90:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8002f94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f96:	4b20      	ldr	r3, [pc, #128]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002fa4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fa8:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002faa:	4b1b      	ldr	r3, [pc, #108]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002fac:	220c      	movs	r2, #12
 8002fae:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fb0:	4b19      	ldr	r3, [pc, #100]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fb6:	4b18      	ldr	r3, [pc, #96]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fbc:	4b16      	ldr	r3, [pc, #88]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002fc2:	4b15      	ldr	r3, [pc, #84]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fc8:	4b13      	ldr	r3, [pc, #76]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002fce:	4812      	ldr	r0, [pc, #72]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002fd0:	f005 fa21 	bl	8008416 <HAL_UART_Init>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002fda:	f7ff f85b 	bl	8002094 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fde:	2100      	movs	r1, #0
 8002fe0:	480d      	ldr	r0, [pc, #52]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002fe2:	f007 fbcd 	bl	800a780 <HAL_UARTEx_SetTxFifoThreshold>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002fec:	f7ff f852 	bl	8002094 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	4809      	ldr	r0, [pc, #36]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8002ff4:	f007 fc02 	bl	800a7fc <HAL_UARTEx_SetRxFifoThreshold>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002ffe:	f7ff f849 	bl	8002094 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003002:	4805      	ldr	r0, [pc, #20]	@ (8003018 <MX_USART1_UART_Init+0x94>)
 8003004:	f007 fb84 	bl	800a710 <HAL_UARTEx_DisableFifoMode>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800300e:	f7ff f841 	bl	8002094 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003012:	bf00      	nop
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	200004ac 	.word	0x200004ac
 800301c:	40013800 	.word	0x40013800

08003020 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b096      	sub	sp, #88	@ 0x58
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003028:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	605a      	str	r2, [r3, #4]
 8003032:	609a      	str	r2, [r3, #8]
 8003034:	60da      	str	r2, [r3, #12]
 8003036:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003038:	f107 030c 	add.w	r3, r7, #12
 800303c:	2238      	movs	r2, #56	@ 0x38
 800303e:	2100      	movs	r1, #0
 8003040:	4618      	mov	r0, r3
 8003042:	f01d fd06 	bl	8020a52 <memset>
  if(uartHandle->Instance==LPUART1)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a7a      	ldr	r2, [pc, #488]	@ (8003234 <HAL_UART_MspInit+0x214>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d155      	bne.n	80030fc <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003050:	2320      	movs	r3, #32
 8003052:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003054:	2300      	movs	r3, #0
 8003056:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003058:	f107 030c 	add.w	r3, r7, #12
 800305c:	4618      	mov	r0, r3
 800305e:	f004 f855 	bl	800710c <HAL_RCCEx_PeriphCLKConfig>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003068:	f7ff f814 	bl	8002094 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800306c:	2001      	movs	r0, #1
 800306e:	f7ff fee9 	bl	8002e44 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003072:	2004      	movs	r0, #4
 8003074:	f7ff fece 	bl	8002e14 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8003078:	2303      	movs	r3, #3
 800307a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307c:	2302      	movs	r3, #2
 800307e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003080:	2300      	movs	r3, #0
 8003082:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003084:	2300      	movs	r3, #0
 8003086:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003088:	2308      	movs	r3, #8
 800308a:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800308c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003090:	4619      	mov	r1, r3
 8003092:	4869      	ldr	r0, [pc, #420]	@ (8003238 <HAL_UART_MspInit+0x218>)
 8003094:	f002 fb6c 	bl	8005770 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 8003098:	4b68      	ldr	r3, [pc, #416]	@ (800323c <HAL_UART_MspInit+0x21c>)
 800309a:	4a69      	ldr	r2, [pc, #420]	@ (8003240 <HAL_UART_MspInit+0x220>)
 800309c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800309e:	4b67      	ldr	r3, [pc, #412]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030a0:	2216      	movs	r2, #22
 80030a2:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030a4:	4b65      	ldr	r3, [pc, #404]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030a6:	2210      	movs	r2, #16
 80030a8:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030aa:	4b64      	ldr	r3, [pc, #400]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80030b0:	4b62      	ldr	r3, [pc, #392]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030b2:	2280      	movs	r2, #128	@ 0x80
 80030b4:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030b6:	4b61      	ldr	r3, [pc, #388]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030bc:	4b5f      	ldr	r3, [pc, #380]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030be:	2200      	movs	r2, #0
 80030c0:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 80030c2:	4b5e      	ldr	r3, [pc, #376]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030c8:	4b5c      	ldr	r3, [pc, #368]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80030ce:	485b      	ldr	r0, [pc, #364]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030d0:	f001 fd4a 	bl	8004b68 <HAL_DMA_Init>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 80030da:	f7fe ffdb 	bl	8002094 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a56      	ldr	r2, [pc, #344]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030e2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80030e4:	4a55      	ldr	r2, [pc, #340]	@ (800323c <HAL_UART_MspInit+0x21c>)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80030ea:	2200      	movs	r2, #0
 80030ec:	2100      	movs	r1, #0
 80030ee:	2026      	movs	r0, #38	@ 0x26
 80030f0:	f001 fd03 	bl	8004afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80030f4:	2026      	movs	r0, #38	@ 0x26
 80030f6:	f001 fd1a 	bl	8004b2e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80030fa:	e096      	b.n	800322a <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART1)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a50      	ldr	r2, [pc, #320]	@ (8003244 <HAL_UART_MspInit+0x224>)
 8003102:	4293      	cmp	r3, r2
 8003104:	f040 8091 	bne.w	800322a <HAL_UART_MspInit+0x20a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003108:	2301      	movs	r3, #1
 800310a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800310c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003110:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003112:	f107 030c 	add.w	r3, r7, #12
 8003116:	4618      	mov	r0, r3
 8003118:	f003 fff8 	bl	800710c <HAL_RCCEx_PeriphCLKConfig>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_UART_MspInit+0x106>
      Error_Handler();
 8003122:	f7fe ffb7 	bl	8002094 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003126:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800312a:	f7ff feb5 	bl	8002e98 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800312e:	2002      	movs	r0, #2
 8003130:	f7ff fe70 	bl	8002e14 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 8003134:	2380      	movs	r3, #128	@ 0x80
 8003136:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003138:	2302      	movs	r3, #2
 800313a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800313c:	2301      	movs	r3, #1
 800313e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003140:	2300      	movs	r3, #0
 8003142:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003144:	2307      	movs	r3, #7
 8003146:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 8003148:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800314c:	4619      	mov	r1, r3
 800314e:	483e      	ldr	r0, [pc, #248]	@ (8003248 <HAL_UART_MspInit+0x228>)
 8003150:	f002 fb0e 	bl	8005770 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
 8003154:	2340      	movs	r3, #64	@ 0x40
 8003156:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003158:	2302      	movs	r3, #2
 800315a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315c:	2300      	movs	r3, #0
 800315e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003160:	2303      	movs	r3, #3
 8003162:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003164:	2307      	movs	r3, #7
 8003166:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 8003168:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800316c:	4619      	mov	r1, r3
 800316e:	4836      	ldr	r0, [pc, #216]	@ (8003248 <HAL_UART_MspInit+0x228>)
 8003170:	f002 fafe 	bl	8005770 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003174:	4b35      	ldr	r3, [pc, #212]	@ (800324c <HAL_UART_MspInit+0x22c>)
 8003176:	4a36      	ldr	r2, [pc, #216]	@ (8003250 <HAL_UART_MspInit+0x230>)
 8003178:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800317a:	4b34      	ldr	r3, [pc, #208]	@ (800324c <HAL_UART_MspInit+0x22c>)
 800317c:	2211      	movs	r2, #17
 800317e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003180:	4b32      	ldr	r3, [pc, #200]	@ (800324c <HAL_UART_MspInit+0x22c>)
 8003182:	2200      	movs	r2, #0
 8003184:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003186:	4b31      	ldr	r3, [pc, #196]	@ (800324c <HAL_UART_MspInit+0x22c>)
 8003188:	2200      	movs	r2, #0
 800318a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800318c:	4b2f      	ldr	r3, [pc, #188]	@ (800324c <HAL_UART_MspInit+0x22c>)
 800318e:	2280      	movs	r2, #128	@ 0x80
 8003190:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003192:	4b2e      	ldr	r3, [pc, #184]	@ (800324c <HAL_UART_MspInit+0x22c>)
 8003194:	2200      	movs	r2, #0
 8003196:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003198:	4b2c      	ldr	r3, [pc, #176]	@ (800324c <HAL_UART_MspInit+0x22c>)
 800319a:	2200      	movs	r2, #0
 800319c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800319e:	4b2b      	ldr	r3, [pc, #172]	@ (800324c <HAL_UART_MspInit+0x22c>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031a4:	4b29      	ldr	r3, [pc, #164]	@ (800324c <HAL_UART_MspInit+0x22c>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80031aa:	4828      	ldr	r0, [pc, #160]	@ (800324c <HAL_UART_MspInit+0x22c>)
 80031ac:	f001 fcdc 	bl	8004b68 <HAL_DMA_Init>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <HAL_UART_MspInit+0x19a>
      Error_Handler();
 80031b6:	f7fe ff6d 	bl	8002094 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a23      	ldr	r2, [pc, #140]	@ (800324c <HAL_UART_MspInit+0x22c>)
 80031be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80031c2:	4a22      	ldr	r2, [pc, #136]	@ (800324c <HAL_UART_MspInit+0x22c>)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel3;
 80031c8:	4b22      	ldr	r3, [pc, #136]	@ (8003254 <HAL_UART_MspInit+0x234>)
 80031ca:	4a23      	ldr	r2, [pc, #140]	@ (8003258 <HAL_UART_MspInit+0x238>)
 80031cc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80031ce:	4b21      	ldr	r3, [pc, #132]	@ (8003254 <HAL_UART_MspInit+0x234>)
 80031d0:	2212      	movs	r2, #18
 80031d2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031d4:	4b1f      	ldr	r3, [pc, #124]	@ (8003254 <HAL_UART_MspInit+0x234>)
 80031d6:	2210      	movs	r2, #16
 80031d8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031da:	4b1e      	ldr	r3, [pc, #120]	@ (8003254 <HAL_UART_MspInit+0x234>)
 80031dc:	2200      	movs	r2, #0
 80031de:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031e0:	4b1c      	ldr	r3, [pc, #112]	@ (8003254 <HAL_UART_MspInit+0x234>)
 80031e2:	2280      	movs	r2, #128	@ 0x80
 80031e4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003254 <HAL_UART_MspInit+0x234>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031ec:	4b19      	ldr	r3, [pc, #100]	@ (8003254 <HAL_UART_MspInit+0x234>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80031f2:	4b18      	ldr	r3, [pc, #96]	@ (8003254 <HAL_UART_MspInit+0x234>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80031f8:	4b16      	ldr	r3, [pc, #88]	@ (8003254 <HAL_UART_MspInit+0x234>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80031fe:	4815      	ldr	r0, [pc, #84]	@ (8003254 <HAL_UART_MspInit+0x234>)
 8003200:	f001 fcb2 	bl	8004b68 <HAL_DMA_Init>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <HAL_UART_MspInit+0x1ee>
      Error_Handler();
 800320a:	f7fe ff43 	bl	8002094 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a10      	ldr	r2, [pc, #64]	@ (8003254 <HAL_UART_MspInit+0x234>)
 8003212:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003214:	4a0f      	ldr	r2, [pc, #60]	@ (8003254 <HAL_UART_MspInit+0x234>)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800321a:	2200      	movs	r2, #0
 800321c:	2100      	movs	r1, #0
 800321e:	2024      	movs	r0, #36	@ 0x24
 8003220:	f001 fc6b 	bl	8004afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003224:	2024      	movs	r0, #36	@ 0x24
 8003226:	f001 fc82 	bl	8004b2e <HAL_NVIC_EnableIRQ>
}
 800322a:	bf00      	nop
 800322c:	3758      	adds	r7, #88	@ 0x58
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40008000 	.word	0x40008000
 8003238:	48000800 	.word	0x48000800
 800323c:	20000540 	.word	0x20000540
 8003240:	40020008 	.word	0x40020008
 8003244:	40013800 	.word	0x40013800
 8003248:	48000400 	.word	0x48000400
 800324c:	200005a0 	.word	0x200005a0
 8003250:	4002001c 	.word	0x4002001c
 8003254:	20000600 	.word	0x20000600
 8003258:	40020030 	.word	0x40020030

0800325c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a18      	ldr	r2, [pc, #96]	@ (80032cc <HAL_UART_MspDeInit+0x70>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d10f      	bne.n	800328e <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 800326e:	2001      	movs	r0, #1
 8003270:	f7ff fe00 	bl	8002e74 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_0);
 8003274:	2103      	movs	r1, #3
 8003276:	4816      	ldr	r0, [pc, #88]	@ (80032d0 <HAL_UART_MspDeInit+0x74>)
 8003278:	f002 fbda 	bl	8005a30 <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003280:	4618      	mov	r0, r3
 8003282:	f001 fd19 	bl	8004cb8 <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8003286:	2026      	movs	r0, #38	@ 0x26
 8003288:	f001 fc5f 	bl	8004b4a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 800328c:	e01a      	b.n	80032c4 <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART1)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a10      	ldr	r2, [pc, #64]	@ (80032d4 <HAL_UART_MspDeInit+0x78>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d115      	bne.n	80032c4 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART1_CLK_DISABLE();
 8003298:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800329c:	f7ff fe14 	bl	8002ec8 <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 80032a0:	21c0      	movs	r1, #192	@ 0xc0
 80032a2:	480d      	ldr	r0, [pc, #52]	@ (80032d8 <HAL_UART_MspDeInit+0x7c>)
 80032a4:	f002 fbc4 	bl	8005a30 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032ae:	4618      	mov	r0, r3
 80032b0:	f001 fd02 	bl	8004cb8 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032b8:	4618      	mov	r0, r3
 80032ba:	f001 fcfd 	bl	8004cb8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80032be:	2024      	movs	r0, #36	@ 0x24
 80032c0:	f001 fc43 	bl	8004b4a <HAL_NVIC_DisableIRQ>
}
 80032c4:	bf00      	nop
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40008000 	.word	0x40008000
 80032d0:	48000800 	.word	0x48000800
 80032d4:	40013800 	.word	0x40013800
 80032d8:	48000400 	.word	0x48000400

080032dc <LL_APB1_GRP2_ForceReset>:
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 80032e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 80032f4:	bf00      	nop
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bc80      	pop	{r7}
 80032fc:	4770      	bx	lr

080032fe <LL_APB1_GRP2_ReleaseReset>:
{
 80032fe:	b480      	push	{r7}
 8003300:	b083      	sub	sp, #12
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8003306:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800330a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	43db      	mvns	r3, r3
 8003310:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003314:	4013      	ands	r3, r2
 8003316:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
	...

08003324 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800332c:	4b06      	ldr	r3, [pc, #24]	@ (8003348 <LL_EXTI_EnableIT_0_31+0x24>)
 800332e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003332:	4905      	ldr	r1, [pc, #20]	@ (8003348 <LL_EXTI_EnableIT_0_31+0x24>)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4313      	orrs	r3, r2
 8003338:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	58000800 	.word	0x58000800

0800334c <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8003354:	4a07      	ldr	r2, [pc, #28]	@ (8003374 <vcom_Init+0x28>)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 800335a:	f7fe f9f9 	bl	8001750 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800335e:	f7ff fdc5 	bl	8002eec <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 8003362:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8003366:	f7ff ffdd 	bl	8003324 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 800336a:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 800336c:	4618      	mov	r0, r3
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	20000664 	.word	0x20000664

08003378 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 800337c:	2001      	movs	r0, #1
 800337e:	f7ff ffad 	bl	80032dc <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 8003382:	2001      	movs	r0, #1
 8003384:	f7ff ffbb 	bl	80032fe <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 8003388:	4804      	ldr	r0, [pc, #16]	@ (800339c <vcom_DeInit+0x24>)
 800338a:	f7ff ff67 	bl	800325c <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800338e:	200f      	movs	r0, #15
 8003390:	f001 fbdb 	bl	8004b4a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8003394:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8003396:	4618      	mov	r0, r3
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	20000418 	.word	0x20000418

080033a0 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	460b      	mov	r3, r1
 80033aa:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 80033ac:	887b      	ldrh	r3, [r7, #2]
 80033ae:	461a      	mov	r2, r3
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	4804      	ldr	r0, [pc, #16]	@ (80033c4 <vcom_Trace_DMA+0x24>)
 80033b4:	f005 f952 	bl	800865c <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 80033b8:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20000418 	.word	0x20000418

080033c8 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80033d0:	4a19      	ldr	r2, [pc, #100]	@ (8003438 <vcom_ReceiveInit+0x70>)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80033d6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80033da:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 80033dc:	f107 0308 	add.w	r3, r7, #8
 80033e0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80033e4:	4815      	ldr	r0, [pc, #84]	@ (800343c <vcom_ReceiveInit+0x74>)
 80033e6:	f007 f906 	bl	800a5f6 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 80033ea:	bf00      	nop
 80033ec:	4b13      	ldr	r3, [pc, #76]	@ (800343c <vcom_ReceiveInit+0x74>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033fa:	d0f7      	beq.n	80033ec <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 80033fc:	bf00      	nop
 80033fe:	4b0f      	ldr	r3, [pc, #60]	@ (800343c <vcom_ReceiveInit+0x74>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003408:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800340c:	d1f7      	bne.n	80033fe <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 800340e:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <vcom_ReceiveInit+0x74>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	4b09      	ldr	r3, [pc, #36]	@ (800343c <vcom_ReceiveInit+0x74>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800341c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 800341e:	4807      	ldr	r0, [pc, #28]	@ (800343c <vcom_ReceiveInit+0x74>)
 8003420:	f007 f944 	bl	800a6ac <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 8003424:	2201      	movs	r2, #1
 8003426:	4906      	ldr	r1, [pc, #24]	@ (8003440 <vcom_ReceiveInit+0x78>)
 8003428:	4804      	ldr	r0, [pc, #16]	@ (800343c <vcom_ReceiveInit+0x74>)
 800342a:	f005 f8cb 	bl	80085c4 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 800342e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8003430:	4618      	mov	r0, r3
 8003432:	3710      	adds	r7, #16
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20000668 	.word	0x20000668
 800343c:	20000418 	.word	0x20000418
 8003440:	20000660 	.word	0x20000660

08003444 <vcom_Resume>:

void vcom_Resume(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003448:	4804      	ldr	r0, [pc, #16]	@ (800345c <vcom_Resume+0x18>)
 800344a:	f001 fb8d 	bl	8004b68 <HAL_DMA_Init>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <vcom_Resume+0x14>
  {
    Error_Handler();
 8003454:	f7fe fe1e 	bl	8002094 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8003458:	bf00      	nop
 800345a:	bd80      	pop	{r7, pc}
 800345c:	20000540 	.word	0x20000540

08003460 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == LPUART1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a05      	ldr	r2, [pc, #20]	@ (8003484 <HAL_UART_TxCpltCallback+0x24>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d103      	bne.n	800347a <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8003472:	4b05      	ldr	r3, [pc, #20]	@ (8003488 <HAL_UART_TxCpltCallback+0x28>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2000      	movs	r0, #0
 8003478:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800347a:	bf00      	nop
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40008000 	.word	0x40008000
 8003488:	20000664 	.word	0x20000664

0800348c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */
    if (huart->Instance == USART1) {
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a37      	ldr	r2, [pc, #220]	@ (8003578 <HAL_UART_RxCpltCallback+0xec>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d150      	bne.n	8003540 <HAL_UART_RxCpltCallback+0xb4>
        if (uart_rx_index < UART_BUFFER_SIZE - 1 && !uart_rx_complete) {
 800349e:	4b37      	ldr	r3, [pc, #220]	@ (800357c <HAL_UART_RxCpltCallback+0xf0>)
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 80034a8:	d835      	bhi.n	8003516 <HAL_UART_RxCpltCallback+0x8a>
 80034aa:	4b35      	ldr	r3, [pc, #212]	@ (8003580 <HAL_UART_RxCpltCallback+0xf4>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d130      	bne.n	8003516 <HAL_UART_RxCpltCallback+0x8a>
            uart_rx_buffer[uart_rx_index++] = uart_rx_char;
 80034b4:	4b31      	ldr	r3, [pc, #196]	@ (800357c <HAL_UART_RxCpltCallback+0xf0>)
 80034b6:	881b      	ldrh	r3, [r3, #0]
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	1c5a      	adds	r2, r3, #1
 80034bc:	b291      	uxth	r1, r2
 80034be:	4a2f      	ldr	r2, [pc, #188]	@ (800357c <HAL_UART_RxCpltCallback+0xf0>)
 80034c0:	8011      	strh	r1, [r2, #0]
 80034c2:	461a      	mov	r2, r3
 80034c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003584 <HAL_UART_RxCpltCallback+0xf8>)
 80034c6:	7819      	ldrb	r1, [r3, #0]
 80034c8:	4b2f      	ldr	r3, [pc, #188]	@ (8003588 <HAL_UART_RxCpltCallback+0xfc>)
 80034ca:	5499      	strb	r1, [r3, r2]
            uart_rx_buffer[uart_rx_index] = '\0';
 80034cc:	4b2b      	ldr	r3, [pc, #172]	@ (800357c <HAL_UART_RxCpltCallback+0xf0>)
 80034ce:	881b      	ldrh	r3, [r3, #0]
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	461a      	mov	r2, r3
 80034d4:	4b2c      	ldr	r3, [pc, #176]	@ (8003588 <HAL_UART_RxCpltCallback+0xfc>)
 80034d6:	2100      	movs	r1, #0
 80034d8:	5499      	strb	r1, [r3, r2]

            // Detectar fin: C.1.0(XXXXXXXX)
            if (uart_rx_char == ')' && uart_rx_index >= 15) {
 80034da:	4b2a      	ldr	r3, [pc, #168]	@ (8003584 <HAL_UART_RxCpltCallback+0xf8>)
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	2b29      	cmp	r3, #41	@ 0x29
 80034e0:	d119      	bne.n	8003516 <HAL_UART_RxCpltCallback+0x8a>
 80034e2:	4b26      	ldr	r3, [pc, #152]	@ (800357c <HAL_UART_RxCpltCallback+0xf0>)
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	2b0e      	cmp	r3, #14
 80034ea:	d914      	bls.n	8003516 <HAL_UART_RxCpltCallback+0x8a>
                char *marker = strstr(uart_rx_buffer, "C.1.0(");
 80034ec:	4927      	ldr	r1, [pc, #156]	@ (800358c <HAL_UART_RxCpltCallback+0x100>)
 80034ee:	4826      	ldr	r0, [pc, #152]	@ (8003588 <HAL_UART_RxCpltCallback+0xfc>)
 80034f0:	f01d fadc 	bl	8020aac <strstr>
 80034f4:	60f8      	str	r0, [r7, #12]
                if (marker != NULL && (uart_rx_buffer + uart_rx_index - 1) > (marker + 6)) {
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00c      	beq.n	8003516 <HAL_UART_RxCpltCallback+0x8a>
 80034fc:	4b1f      	ldr	r3, [pc, #124]	@ (800357c <HAL_UART_RxCpltCallback+0xf0>)
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	b29b      	uxth	r3, r3
 8003502:	3b01      	subs	r3, #1
 8003504:	4a20      	ldr	r2, [pc, #128]	@ (8003588 <HAL_UART_RxCpltCallback+0xfc>)
 8003506:	441a      	add	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	3306      	adds	r3, #6
 800350c:	429a      	cmp	r2, r3
 800350e:	d902      	bls.n	8003516 <HAL_UART_RxCpltCallback+0x8a>
                    uart_rx_complete = 1;
 8003510:	4b1b      	ldr	r3, [pc, #108]	@ (8003580 <HAL_UART_RxCpltCallback+0xf4>)
 8003512:	2201      	movs	r2, #1
 8003514:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        // Proteccin overflow
        if (uart_rx_index >= UART_BUFFER_SIZE - 1) {
 8003516:	4b19      	ldr	r3, [pc, #100]	@ (800357c <HAL_UART_RxCpltCallback+0xf0>)
 8003518:	881b      	ldrh	r3, [r3, #0]
 800351a:	b29b      	uxth	r3, r3
 800351c:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003520:	d908      	bls.n	8003534 <HAL_UART_RxCpltCallback+0xa8>
            uart_rx_index = 0;
 8003522:	4b16      	ldr	r3, [pc, #88]	@ (800357c <HAL_UART_RxCpltCallback+0xf0>)
 8003524:	2200      	movs	r2, #0
 8003526:	801a      	strh	r2, [r3, #0]
            memset(uart_rx_buffer, 0, UART_BUFFER_SIZE);
 8003528:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800352c:	2100      	movs	r1, #0
 800352e:	4816      	ldr	r0, [pc, #88]	@ (8003588 <HAL_UART_RxCpltCallback+0xfc>)
 8003530:	f01d fa8f 	bl	8020a52 <memset>
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8003534:	2201      	movs	r2, #1
 8003536:	4913      	ldr	r1, [pc, #76]	@ (8003584 <HAL_UART_RxCpltCallback+0xf8>)
 8003538:	4815      	ldr	r0, [pc, #84]	@ (8003590 <HAL_UART_RxCpltCallback+0x104>)
 800353a:	f005 f843 	bl	80085c4 <HAL_UART_Receive_IT>
        return;
 800353e:	e018      	b.n	8003572 <HAL_UART_RxCpltCallback+0xe6>
    }
  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == LPUART1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a13      	ldr	r2, [pc, #76]	@ (8003594 <HAL_UART_RxCpltCallback+0x108>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d113      	bne.n	8003572 <HAL_UART_RxCpltCallback+0xe6>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 800354a:	4b13      	ldr	r3, [pc, #76]	@ (8003598 <HAL_UART_RxCpltCallback+0x10c>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00a      	beq.n	8003568 <HAL_UART_RxCpltCallback+0xdc>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003558:	2b00      	cmp	r3, #0
 800355a:	d105      	bne.n	8003568 <HAL_UART_RxCpltCallback+0xdc>
    {
      RxCpltCallback(&charRx, 1, 0);
 800355c:	4b0e      	ldr	r3, [pc, #56]	@ (8003598 <HAL_UART_RxCpltCallback+0x10c>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2200      	movs	r2, #0
 8003562:	2101      	movs	r1, #1
 8003564:	480d      	ldr	r0, [pc, #52]	@ (800359c <HAL_UART_RxCpltCallback+0x110>)
 8003566:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8003568:	2201      	movs	r2, #1
 800356a:	490c      	ldr	r1, [pc, #48]	@ (800359c <HAL_UART_RxCpltCallback+0x110>)
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f005 f829 	bl	80085c4 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40013800 	.word	0x40013800
 800357c:	20000870 	.word	0x20000870
 8003580:	20000872 	.word	0x20000872
 8003584:	2000066c 	.word	0x2000066c
 8003588:	20000670 	.word	0x20000670
 800358c:	080229d0 	.word	0x080229d0
 8003590:	200004ac 	.word	0x200004ac
 8003594:	40008000 	.word	0x40008000
 8003598:	20000668 	.word	0x20000668
 800359c:	20000660 	.word	0x20000660

080035a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80035a0:	480d      	ldr	r0, [pc, #52]	@ (80035d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80035a2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80035a4:	f7ff f9f2 	bl	800298c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035a8:	480c      	ldr	r0, [pc, #48]	@ (80035dc <LoopForever+0x6>)
  ldr r1, =_edata
 80035aa:	490d      	ldr	r1, [pc, #52]	@ (80035e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80035ac:	4a0d      	ldr	r2, [pc, #52]	@ (80035e4 <LoopForever+0xe>)
  movs r3, #0
 80035ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035b0:	e002      	b.n	80035b8 <LoopCopyDataInit>

080035b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035b6:	3304      	adds	r3, #4

080035b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035bc:	d3f9      	bcc.n	80035b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035be:	4a0a      	ldr	r2, [pc, #40]	@ (80035e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80035c0:	4c0a      	ldr	r4, [pc, #40]	@ (80035ec <LoopForever+0x16>)
  movs r3, #0
 80035c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035c4:	e001      	b.n	80035ca <LoopFillZerobss>

080035c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035c8:	3204      	adds	r2, #4

080035ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035cc:	d3fb      	bcc.n	80035c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80035ce:	f01d facf 	bl	8020b70 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035d2:	f7fe fc07 	bl	8001de4 <main>

080035d6 <LoopForever>:

LoopForever:
    b LoopForever
 80035d6:	e7fe      	b.n	80035d6 <LoopForever>
  ldr   r0, =_estack
 80035d8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80035dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035e0:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 80035e4:	08024170 	.word	0x08024170
  ldr r2, =_sbss
 80035e8:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 80035ec:	200028e8 	.word	0x200028e8

080035f0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80035f0:	e7fe      	b.n	80035f0 <ADC_IRQHandler>

080035f2 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b086      	sub	sp, #24
 80035f6:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80035f8:	1d3b      	adds	r3, r7, #4
 80035fa:	2200      	movs	r2, #0
 80035fc:	601a      	str	r2, [r3, #0]
 80035fe:	605a      	str	r2, [r3, #4]
 8003600:	609a      	str	r2, [r3, #8]
 8003602:	60da      	str	r2, [r3, #12]
 8003604:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8003606:	2310      	movs	r3, #16
 8003608:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800360a:	2301      	movs	r3, #1
 800360c:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800360e:	2300      	movs	r3, #0
 8003610:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003612:	2303      	movs	r3, #3
 8003614:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8003616:	1d3b      	adds	r3, r7, #4
 8003618:	4619      	mov	r1, r3
 800361a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800361e:	f002 f8a7 	bl	8005770 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8003622:	2320      	movs	r3, #32
 8003624:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8003626:	1d3b      	adds	r3, r7, #4
 8003628:	4619      	mov	r1, r3
 800362a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800362e:	f002 f89f 	bl	8005770 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8003632:	2200      	movs	r2, #0
 8003634:	2120      	movs	r1, #32
 8003636:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800363a:	f002 fac7 	bl	8005bcc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800363e:	2200      	movs	r2, #0
 8003640:	2110      	movs	r1, #16
 8003642:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003646:	f002 fac1 	bl	8005bcc <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3718      	adds	r7, #24
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	4603      	mov	r3, r0
 800365c:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800365e:	79fb      	ldrb	r3, [r7, #7]
 8003660:	2b03      	cmp	r3, #3
 8003662:	d83f      	bhi.n	80036e4 <BSP_RADIO_ConfigRFSwitch+0x90>
 8003664:	a201      	add	r2, pc, #4	@ (adr r2, 800366c <BSP_RADIO_ConfigRFSwitch+0x18>)
 8003666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800366a:	bf00      	nop
 800366c:	0800367d 	.word	0x0800367d
 8003670:	08003697 	.word	0x08003697
 8003674:	080036b1 	.word	0x080036b1
 8003678:	080036cb 	.word	0x080036cb
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800367c:	2200      	movs	r2, #0
 800367e:	2110      	movs	r1, #16
 8003680:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003684:	f002 faa2 	bl	8005bcc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8003688:	2200      	movs	r2, #0
 800368a:	2120      	movs	r1, #32
 800368c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003690:	f002 fa9c 	bl	8005bcc <HAL_GPIO_WritePin>
      break;      
 8003694:	e027      	b.n	80036e6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003696:	2201      	movs	r2, #1
 8003698:	2110      	movs	r1, #16
 800369a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800369e:	f002 fa95 	bl	8005bcc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80036a2:	2200      	movs	r2, #0
 80036a4:	2120      	movs	r1, #32
 80036a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036aa:	f002 fa8f 	bl	8005bcc <HAL_GPIO_WritePin>
      break;
 80036ae:	e01a      	b.n	80036e6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80036b0:	2201      	movs	r2, #1
 80036b2:	2110      	movs	r1, #16
 80036b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036b8:	f002 fa88 	bl	8005bcc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80036bc:	2201      	movs	r2, #1
 80036be:	2120      	movs	r1, #32
 80036c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036c4:	f002 fa82 	bl	8005bcc <HAL_GPIO_WritePin>
      break;
 80036c8:	e00d      	b.n	80036e6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80036ca:	2200      	movs	r2, #0
 80036cc:	2110      	movs	r1, #16
 80036ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036d2:	f002 fa7b 	bl	8005bcc <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80036d6:	2201      	movs	r2, #1
 80036d8:	2120      	movs	r1, #32
 80036da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036de:	f002 fa75 	bl	8005bcc <HAL_GPIO_WritePin>
      break;
 80036e2:	e000      	b.n	80036e6 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 80036e4:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3708      	adds	r7, #8
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 80036f4:	2302      	movs	r3, #2
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bc80      	pop	{r7}
 80036fc:	4770      	bx	lr

080036fe <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 80036fe:	b480      	push	{r7}
 8003700:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8003702:	2301      	movs	r3, #1
}
 8003704:	4618      	mov	r0, r3
 8003706:	46bd      	mov	sp, r7
 8003708:	bc80      	pop	{r7}
 800370a:	4770      	bx	lr

0800370c <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8003710:	2301      	movs	r3, #1
}
 8003712:	4618      	mov	r0, r3
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr

0800371a <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 800371a:	b480      	push	{r7}
 800371c:	b085      	sub	sp, #20
 800371e:	af00      	add	r7, sp, #0
 8003720:	4603      	mov	r3, r0
 8003722:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8003724:	79fb      	ldrb	r3, [r7, #7]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d102      	bne.n	8003730 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 800372a:	230f      	movs	r3, #15
 800372c:	60fb      	str	r3, [r7, #12]
 800372e:	e001      	b.n	8003734 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8003730:	2316      	movs	r3, #22
 8003732:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003734:	68fb      	ldr	r3, [r7, #12]
}
 8003736:	4618      	mov	r0, r3
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003744:	4b04      	ldr	r3, [pc, #16]	@ (8003758 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	4a03      	ldr	r2, [pc, #12]	@ (8003758 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800374a:	f023 0301 	bic.w	r3, r3, #1
 800374e:	6053      	str	r3, [r2, #4]
}
 8003750:	bf00      	nop
 8003752:	46bd      	mov	sp, r7
 8003754:	bc80      	pop	{r7}
 8003756:	4770      	bx	lr
 8003758:	e0042000 	.word	0xe0042000

0800375c <LL_DBGMCU_DisableDBGStopMode>:
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003760:	4b04      	ldr	r3, [pc, #16]	@ (8003774 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	4a03      	ldr	r2, [pc, #12]	@ (8003774 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8003766:	f023 0302 	bic.w	r3, r3, #2
 800376a:	6053      	str	r3, [r2, #4]
}
 800376c:	bf00      	nop
 800376e:	46bd      	mov	sp, r7
 8003770:	bc80      	pop	{r7}
 8003772:	4770      	bx	lr
 8003774:	e0042000 	.word	0xe0042000

08003778 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800377c:	4b04      	ldr	r3, [pc, #16]	@ (8003790 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	4a03      	ldr	r2, [pc, #12]	@ (8003790 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8003782:	f023 0304 	bic.w	r3, r3, #4
 8003786:	6053      	str	r3, [r2, #4]
}
 8003788:	bf00      	nop
 800378a:	46bd      	mov	sp, r7
 800378c:	bc80      	pop	{r7}
 800378e:	4770      	bx	lr
 8003790:	e0042000 	.word	0xe0042000

08003794 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800379a:	2300      	movs	r3, #0
 800379c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800379e:	2003      	movs	r0, #3
 80037a0:	f001 f9a0 	bl	8004ae4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80037a4:	f003 fad4 	bl	8006d50 <HAL_RCC_GetHCLKFreq>
 80037a8:	4603      	mov	r3, r0
 80037aa:	4a09      	ldr	r2, [pc, #36]	@ (80037d0 <HAL_Init+0x3c>)
 80037ac:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037ae:	200f      	movs	r0, #15
 80037b0:	f7fe ffc2 	bl	8002738 <HAL_InitTick>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d002      	beq.n	80037c0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	71fb      	strb	r3, [r7, #7]
 80037be:	e001      	b.n	80037c4 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80037c0:	f7fe fd5f 	bl	8002282 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80037c4:	79fb      	ldrb	r3, [r7, #7]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20000014 	.word	0x20000014

080037d4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80037d8:	4b04      	ldr	r3, [pc, #16]	@ (80037ec <HAL_SuspendTick+0x18>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a03      	ldr	r2, [pc, #12]	@ (80037ec <HAL_SuspendTick+0x18>)
 80037de:	f023 0302 	bic.w	r3, r3, #2
 80037e2:	6013      	str	r3, [r2, #0]
}
 80037e4:	bf00      	nop
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bc80      	pop	{r7}
 80037ea:	4770      	bx	lr
 80037ec:	e000e010 	.word	0xe000e010

080037f0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80037f4:	4b04      	ldr	r3, [pc, #16]	@ (8003808 <HAL_ResumeTick+0x18>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a03      	ldr	r2, [pc, #12]	@ (8003808 <HAL_ResumeTick+0x18>)
 80037fa:	f043 0302 	orr.w	r3, r3, #2
 80037fe:	6013      	str	r3, [r2, #0]
}
 8003800:	bf00      	nop
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr
 8003808:	e000e010 	.word	0xe000e010

0800380c <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8003810:	4b02      	ldr	r3, [pc, #8]	@ (800381c <HAL_GetUIDw0+0x10>)
 8003812:	681b      	ldr	r3, [r3, #0]
}
 8003814:	4618      	mov	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr
 800381c:	1fff7590 	.word	0x1fff7590

08003820 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003824:	4b02      	ldr	r3, [pc, #8]	@ (8003830 <HAL_GetUIDw1+0x10>)
 8003826:	681b      	ldr	r3, [r3, #0]
}
 8003828:	4618      	mov	r0, r3
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr
 8003830:	1fff7594 	.word	0x1fff7594

08003834 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8003834:	b480      	push	{r7}
 8003836:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003838:	4b02      	ldr	r3, [pc, #8]	@ (8003844 <HAL_GetUIDw2+0x10>)
 800383a:	681b      	ldr	r3, [r3, #0]
}
 800383c:	4618      	mov	r0, r3
 800383e:	46bd      	mov	sp, r7
 8003840:	bc80      	pop	{r7}
 8003842:	4770      	bx	lr
 8003844:	1fff7598 	.word	0x1fff7598

08003848 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 800384c:	f7ff ff78 	bl	8003740 <LL_DBGMCU_DisableDBGSleepMode>
}
 8003850:	bf00      	nop
 8003852:	bd80      	pop	{r7, pc}

08003854 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8003858:	f7ff ff80 	bl	800375c <LL_DBGMCU_DisableDBGStopMode>
}
 800385c:	bf00      	nop
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8003864:	f7ff ff88 	bl	8003778 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8003868:	bf00      	nop
 800386a:	bd80      	pop	{r7, pc}

0800386c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	431a      	orrs	r2, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	601a      	str	r2, [r3, #0]
}
 8003886:	bf00      	nop
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	bc80      	pop	{r7}
 800388e:	4770      	bx	lr

08003890 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bc80      	pop	{r7}
 80038a8:	4770      	bx	lr

080038aa <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80038aa:	b480      	push	{r7}
 80038ac:	b085      	sub	sp, #20
 80038ae:	af00      	add	r7, sp, #0
 80038b0:	60f8      	str	r0, [r7, #12]
 80038b2:	60b9      	str	r1, [r7, #8]
 80038b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	695a      	ldr	r2, [r3, #20]
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2107      	movs	r1, #7
 80038c2:	fa01 f303 	lsl.w	r3, r1, r3
 80038c6:	43db      	mvns	r3, r3
 80038c8:	401a      	ands	r2, r3
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	f003 0304 	and.w	r3, r3, #4
 80038d0:	6879      	ldr	r1, [r7, #4]
 80038d2:	fa01 f303 	lsl.w	r3, r1, r3
 80038d6:	431a      	orrs	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80038dc:	bf00      	nop
 80038de:	3714      	adds	r7, #20
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bc80      	pop	{r7}
 80038e4:	4770      	bx	lr

080038e6 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80038e6:	b480      	push	{r7}
 80038e8:	b083      	sub	sp, #12
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
 80038ee:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	695a      	ldr	r2, [r3, #20]
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	f003 0304 	and.w	r3, r3, #4
 80038fa:	2107      	movs	r1, #7
 80038fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003900:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003908:	fa22 f303 	lsr.w	r3, r2, r3
}
 800390c:	4618      	mov	r0, r3
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	bc80      	pop	{r7}
 8003914:	4770      	bx	lr

08003916 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003916:	b480      	push	{r7}
 8003918:	b083      	sub	sp, #12
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800392a:	2301      	movs	r3, #1
 800392c:	e000      	b.n	8003930 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	bc80      	pop	{r7}
 8003938:	4770      	bx	lr

0800393a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800393a:	b480      	push	{r7}
 800393c:	b085      	sub	sp, #20
 800393e:	af00      	add	r7, sp, #0
 8003940:	60f8      	str	r0, [r7, #12]
 8003942:	60b9      	str	r1, [r7, #8]
 8003944:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	f003 031f 	and.w	r3, r3, #31
 8003950:	210f      	movs	r1, #15
 8003952:	fa01 f303 	lsl.w	r3, r1, r3
 8003956:	43db      	mvns	r3, r3
 8003958:	401a      	ands	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	0e9b      	lsrs	r3, r3, #26
 800395e:	f003 010f 	and.w	r1, r3, #15
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	f003 031f 	and.w	r3, r3, #31
 8003968:	fa01 f303 	lsl.w	r3, r1, r3
 800396c:	431a      	orrs	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003972:	bf00      	nop
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr

0800397c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003990:	431a      	orrs	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003996:	bf00      	nop
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr

080039a0 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80039b4:	43db      	mvns	r3, r3
 80039b6:	401a      	ands	r2, r3
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bc80      	pop	{r7}
 80039c4:	4770      	bx	lr

080039c6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b085      	sub	sp, #20
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	60f8      	str	r0, [r7, #12]
 80039ce:	60b9      	str	r1, [r7, #8]
 80039d0:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	695a      	ldr	r2, [r3, #20]
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	021b      	lsls	r3, r3, #8
 80039da:	43db      	mvns	r3, r3
 80039dc:	401a      	ands	r2, r3
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	0219      	lsls	r1, r3, #8
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	400b      	ands	r3, r1
 80039e6:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 80039ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80039ee:	431a      	orrs	r2, r3
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80039f4:	bf00      	nop
 80039f6:	3714      	adds	r7, #20
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bc80      	pop	{r7}
 80039fc:	4770      	bx	lr

080039fe <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80039fe:	b480      	push	{r7}
 8003a00:	b083      	sub	sp, #12
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003a0e:	f023 0317 	bic.w	r3, r3, #23
 8003a12:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003a1a:	bf00      	nop
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bc80      	pop	{r7}
 8003a22:	4770      	bx	lr

08003a24 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003a34:	f023 0317 	bic.w	r3, r3, #23
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6093      	str	r3, [r2, #8]
}
 8003a3c:	bf00      	nop
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bc80      	pop	{r7}
 8003a44:	4770      	bx	lr

08003a46 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a5a:	d101      	bne.n	8003a60 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e000      	b.n	8003a62 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	370c      	adds	r7, #12
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bc80      	pop	{r7}
 8003a6a:	4770      	bx	lr

08003a6c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a7c:	f023 0317 	bic.w	r3, r3, #23
 8003a80:	f043 0201 	orr.w	r2, r3, #1
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bc80      	pop	{r7}
 8003a90:	4770      	bx	lr

08003a92 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003aa2:	f023 0317 	bic.w	r3, r3, #23
 8003aa6:	f043 0202 	orr.w	r2, r3, #2
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bc80      	pop	{r7}
 8003ab6:	4770      	bx	lr

08003ab8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d101      	bne.n	8003ad0 <LL_ADC_IsEnabled+0x18>
 8003acc:	2301      	movs	r3, #1
 8003ace:	e000      	b.n	8003ad2 <LL_ADC_IsEnabled+0x1a>
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bc80      	pop	{r7}
 8003ada:	4770      	bx	lr

08003adc <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d101      	bne.n	8003af4 <LL_ADC_IsDisableOngoing+0x18>
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <LL_ADC_IsDisableOngoing+0x1a>
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bc80      	pop	{r7}
 8003afe:	4770      	bx	lr

08003b00 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b10:	f023 0317 	bic.w	r3, r3, #23
 8003b14:	f043 0204 	orr.w	r2, r3, #4
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bc80      	pop	{r7}
 8003b24:	4770      	bx	lr

08003b26 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b36:	f023 0317 	bic.w	r3, r3, #23
 8003b3a:	f043 0210 	orr.w	r2, r3, #16
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bc80      	pop	{r7}
 8003b4a:	4770      	bx	lr

08003b4c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 0304 	and.w	r3, r3, #4
 8003b5c:	2b04      	cmp	r3, #4
 8003b5e:	d101      	bne.n	8003b64 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b60:	2301      	movs	r3, #1
 8003b62:	e000      	b.n	8003b66 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr

08003b70 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b088      	sub	sp, #32
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003b80:	2300      	movs	r3, #0
 8003b82:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003b84:	2300      	movs	r3, #0
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e17e      	b.n	8003e90 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d109      	bne.n	8003bb4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f7fd fcef 	bl	8001584 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff ff44 	bl	8003a46 <LL_ADC_IsInternalRegulatorEnabled>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d115      	bne.n	8003bf0 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff ff18 	bl	80039fe <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bce:	4b9e      	ldr	r3, [pc, #632]	@ (8003e48 <HAL_ADC_Init+0x2d8>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	099b      	lsrs	r3, r3, #6
 8003bd4:	4a9d      	ldr	r2, [pc, #628]	@ (8003e4c <HAL_ADC_Init+0x2dc>)
 8003bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bda:	099b      	lsrs	r3, r3, #6
 8003bdc:	3301      	adds	r3, #1
 8003bde:	005b      	lsls	r3, r3, #1
 8003be0:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003be2:	e002      	b.n	8003bea <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1f9      	bne.n	8003be4 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7ff ff26 	bl	8003a46 <LL_ADC_IsInternalRegulatorEnabled>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10d      	bne.n	8003c1c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c04:	f043 0210 	orr.w	r2, r3, #16
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c10:	f043 0201 	orr.w	r2, r3, #1
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4618      	mov	r0, r3
 8003c22:	f7ff ff93 	bl	8003b4c <LL_ADC_REG_IsConversionOngoing>
 8003c26:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c2c:	f003 0310 	and.w	r3, r3, #16
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f040 8124 	bne.w	8003e7e <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f040 8120 	bne.w	8003e7e <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c42:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003c46:	f043 0202 	orr.w	r2, r3, #2
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7ff ff30 	bl	8003ab8 <LL_ADC_IsEnabled>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f040 80a7 	bne.w	8003dae <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	7e1b      	ldrb	r3, [r3, #24]
 8003c68:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003c6a:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	7e5b      	ldrb	r3, [r3, #25]
 8003c70:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003c72:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	7e9b      	ldrb	r3, [r3, #26]
 8003c78:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003c7a:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c80:	2a00      	cmp	r2, #0
 8003c82:	d002      	beq.n	8003c8a <HAL_ADC_Init+0x11a>
 8003c84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c88:	e000      	b.n	8003c8c <HAL_ADC_Init+0x11c>
 8003c8a:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003c8c:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003c92:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	da04      	bge.n	8003ca6 <HAL_ADC_Init+0x136>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003ca4:	e001      	b.n	8003caa <HAL_ADC_Init+0x13a>
 8003ca6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                           |
 8003caa:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003cb2:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003cb4:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d114      	bne.n	8003cf0 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	7e9b      	ldrb	r3, [r3, #26]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d104      	bne.n	8003cd8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cd4:	61bb      	str	r3, [r7, #24]
 8003cd6:	e00b      	b.n	8003cf0 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cdc:	f043 0220 	orr.w	r2, r3, #32
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce8:	f043 0201 	orr.w	r2, r3, #1
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d009      	beq.n	8003d0c <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfc:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003d04:	4313      	orrs	r3, r2
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 8003d16:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6812      	ldr	r2, [r2, #0]
 8003d1e:	69b9      	ldr	r1, [r7, #24]
 8003d20:	430b      	orrs	r3, r1
 8003d22:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d30:	4313      	orrs	r3, r2
 8003d32:	697a      	ldr	r2, [r7, #20]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d111      	bne.n	8003d66 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003d4e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003d54:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003d5a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	f043 0301 	orr.w	r3, r3, #1
 8003d64:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	691a      	ldr	r2, [r3, #16]
 8003d6c:	4b38      	ldr	r3, [pc, #224]	@ (8003e50 <HAL_ADC_Init+0x2e0>)
 8003d6e:	4013      	ands	r3, r2
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	6812      	ldr	r2, [r2, #0]
 8003d74:	6979      	ldr	r1, [r7, #20]
 8003d76:	430b      	orrs	r3, r1
 8003d78:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003d82:	d014      	beq.n	8003dae <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d8c:	d00f      	beq.n	8003dae <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003d92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d96:	d00a      	beq.n	8003dae <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003d98:	4b2e      	ldr	r3, [pc, #184]	@ (8003e54 <HAL_ADC_Init+0x2e4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003da8:	492a      	ldr	r1, [pc, #168]	@ (8003e54 <HAL_ADC_Init+0x2e4>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6818      	ldr	r0, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003db6:	461a      	mov	r2, r3
 8003db8:	2100      	movs	r1, #0
 8003dba:	f7ff fd76 	bl	80038aa <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6818      	ldr	r0, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	4923      	ldr	r1, [pc, #140]	@ (8003e58 <HAL_ADC_Init+0x2e8>)
 8003dca:	f7ff fd6e 	bl	80038aa <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d108      	bne.n	8003de8 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f062 020f 	orn	r2, r2, #15
 8003de4:	629a      	str	r2, [r3, #40]	@ 0x28
 8003de6:	e017      	b.n	8003e18 <HAL_ADC_Init+0x2a8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003df0:	d112      	bne.n	8003e18 <HAL_ADC_Init+0x2a8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	69db      	ldr	r3, [r3, #28]
 8003dfc:	3b01      	subs	r3, #1
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	f003 031c 	and.w	r3, r3, #28
 8003e04:	f06f 020f 	mvn.w	r2, #15
 8003e08:	fa02 f103 	lsl.w	r1, r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2100      	movs	r1, #0
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7ff fd61 	bl	80038e6 <LL_ADC_GetSamplingTimeCommonChannels>
 8003e24:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d116      	bne.n	8003e5c <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	f023 0303 	bic.w	r3, r3, #3
 8003e3c:	f043 0201 	orr.w	r2, r3, #1
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	659a      	str	r2, [r3, #88]	@ 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e44:	e023      	b.n	8003e8e <HAL_ADC_Init+0x31e>
 8003e46:	bf00      	nop
 8003e48:	20000014 	.word	0x20000014
 8003e4c:	053e2d63 	.word	0x053e2d63
 8003e50:	1ffffc02 	.word	0x1ffffc02
 8003e54:	40012708 	.word	0x40012708
 8003e58:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e60:	f023 0312 	bic.w	r3, r3, #18
 8003e64:	f043 0210 	orr.w	r2, r3, #16
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e70:	f043 0201 	orr.w	r2, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003e7c:	e007      	b.n	8003e8e <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e82:	f043 0210 	orr.w	r2, r3, #16
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003e8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3720      	adds	r7, #32
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e07a      	b.n	8003fa0 <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eae:	f043 0202 	orr.w	r2, r3, #2
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 face 	bl	8004458 <ADC_ConversionStop>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10f      	bne.n	8003ee6 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f000 fb92 	bl	80045f0 <ADC_Disable>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d102      	bne.n	8003edc <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7ff fd9f 	bl	8003a24 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	6812      	ldr	r2, [r2, #0]
 8003ef0:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8003ef4:	f023 0303 	bic.w	r3, r3, #3
 8003ef8:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f240 329f 	movw	r2, #927	@ 0x39f
 8003f02:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68d9      	ldr	r1, [r3, #12]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	4b26      	ldr	r3, [pc, #152]	@ (8003fa8 <HAL_ADC_DeInit+0x110>)
 8003f10:	400b      	ands	r3, r1
 8003f12:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_AUTOFF  | ADC_CFGR1_WAIT   | ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695a      	ldr	r2, [r3, #20]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0207 	bic.w	r2, r2, #7
 8003f22:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6a1a      	ldr	r2, [r3, #32]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003f40:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003f50:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003f60:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	691a      	ldr	r2, [r3, #16]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003f70:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003f72:	4b0e      	ldr	r3, [pc, #56]	@ (8003fac <HAL_ADC_DeInit+0x114>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a0d      	ldr	r2, [pc, #52]	@ (8003fac <HAL_ADC_DeInit+0x114>)
 8003f78:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8003f7c:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7fd fb2c 	bl	80015dc <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	833e0200 	.word	0x833e0200
 8003fac:	40012708 	.word	0x40012708

08003fb0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7ff fdc5 	bl	8003b4c <LL_ADC_REG_IsConversionOngoing>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d132      	bne.n	800402e <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d101      	bne.n	8003fd6 <HAL_ADC_Start+0x26>
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	e02e      	b.n	8004034 <HAL_ADC_Start+0x84>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 fa80 	bl	80044e4 <ADC_Enable>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d11a      	bne.n	8004024 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003ff6:	f023 0301 	bic.w	r3, r3, #1
 8003ffa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	221c      	movs	r2, #28
 800400e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff fd6f 	bl	8003b00 <LL_ADC_REG_StartConversion>
 8004022:	e006      	b.n	8004032 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 800402c:	e001      	b.n	8004032 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800402e:	2302      	movs	r3, #2
 8004030:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8004032:	7bfb      	ldrb	r3, [r7, #15]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800404a:	2b01      	cmp	r3, #1
 800404c:	d101      	bne.n	8004052 <HAL_ADC_Stop+0x16>
 800404e:	2302      	movs	r3, #2
 8004050:	e022      	b.n	8004098 <HAL_ADC_Stop+0x5c>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 f9fc 	bl	8004458 <ADC_ConversionStop>
 8004060:	4603      	mov	r3, r0
 8004062:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004064:	7bfb      	ldrb	r3, [r7, #15]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d111      	bne.n	800408e <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 fac0 	bl	80045f0 <ADC_Disable>
 8004070:	4603      	mov	r3, r0
 8004072:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004074:	7bfb      	ldrb	r3, [r7, #15]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d109      	bne.n	800408e <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800407e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004082:	f023 0301 	bic.w	r3, r3, #1
 8004086:	f043 0201 	orr.w	r2, r3, #1
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8004096:	7bfb      	ldrb	r3, [r7, #15]
}
 8004098:	4618      	mov	r0, r3
 800409a:	3710      	adds	r7, #16
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	2b08      	cmp	r3, #8
 80040b0:	d102      	bne.n	80040b8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80040b2:	2308      	movs	r3, #8
 80040b4:	60fb      	str	r3, [r7, #12]
 80040b6:	e010      	b.n	80040da <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d007      	beq.n	80040d6 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ca:	f043 0220 	orr.w	r2, r3, #32
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e077      	b.n	80041c6 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80040d6:	2304      	movs	r3, #4
 80040d8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80040da:	f7fe fb37 	bl	800274c <HAL_GetTick>
 80040de:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80040e0:	e021      	b.n	8004126 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040e8:	d01d      	beq.n	8004126 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80040ea:	f7fe fb2f 	bl	800274c <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	683a      	ldr	r2, [r7, #0]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d302      	bcc.n	8004100 <HAL_ADC_PollForConversion+0x60>
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d112      	bne.n	8004126 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	4013      	ands	r3, r2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d10b      	bne.n	8004126 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004112:	f043 0204 	orr.w	r2, r3, #4
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e04f      	b.n	80041c6 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4013      	ands	r3, r2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d0d6      	beq.n	80040e2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004138:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4618      	mov	r0, r3
 8004146:	f7ff fbe6 	bl	8003916 <LL_ADC_REG_IsTriggerSourceSWStart>
 800414a:	4603      	mov	r3, r0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d031      	beq.n	80041b4 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	7e9b      	ldrb	r3, [r3, #26]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d12d      	bne.n	80041b4 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0308 	and.w	r3, r3, #8
 8004162:	2b08      	cmp	r3, #8
 8004164:	d126      	bne.n	80041b4 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4618      	mov	r0, r3
 800416c:	f7ff fcee 	bl	8003b4c <LL_ADC_REG_IsConversionOngoing>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d112      	bne.n	800419c <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 020c 	bic.w	r2, r2, #12
 8004184:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800418e:	f023 0301 	bic.w	r3, r3, #1
 8004192:	f043 0201 	orr.w	r2, r3, #1
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	659a      	str	r2, [r3, #88]	@ 0x58
 800419a:	e00b      	b.n	80041b4 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041a0:	f043 0220 	orr.w	r2, r3, #32
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ac:	f043 0201 	orr.w	r2, r3, #1
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	7e1b      	ldrb	r3, [r3, #24]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d103      	bne.n	80041c4 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	220c      	movs	r2, #12
 80041c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3710      	adds	r7, #16
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80041ce:	b480      	push	{r7}
 80041d0:	b083      	sub	sp, #12
 80041d2:	af00      	add	r7, sp, #0
 80041d4:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80041dc:	4618      	mov	r0, r3
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bc80      	pop	{r7}
 80041e4:	4770      	bx	lr
	...

080041e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b088      	sub	sp, #32
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041f2:	2300      	movs	r3, #0
 80041f4:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80041f6:	2300      	movs	r3, #0
 80041f8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004208:	2b01      	cmp	r3, #1
 800420a:	d101      	bne.n	8004210 <HAL_ADC_ConfigChannel+0x28>
 800420c:	2302      	movs	r3, #2
 800420e:	e110      	b.n	8004432 <HAL_ADC_ConfigChannel+0x24a>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff fc95 	bl	8003b4c <LL_ADC_REG_IsConversionOngoing>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	f040 80f7 	bne.w	8004418 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	2b02      	cmp	r3, #2
 8004230:	f000 80b1 	beq.w	8004396 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800423c:	d004      	beq.n	8004248 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004242:	4a7e      	ldr	r2, [pc, #504]	@ (800443c <HAL_ADC_ConfigChannel+0x254>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d108      	bne.n	800425a <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4619      	mov	r1, r3
 8004252:	4610      	mov	r0, r2
 8004254:	f7ff fb92 	bl	800397c <LL_ADC_REG_SetSequencerChAdd>
 8004258:	e041      	b.n	80042de <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f003 031f 	and.w	r3, r3, #31
 8004266:	210f      	movs	r1, #15
 8004268:	fa01 f303 	lsl.w	r3, r1, r3
 800426c:	43db      	mvns	r3, r3
 800426e:	401a      	ands	r2, r3
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8004278:	2b00      	cmp	r3, #0
 800427a:	d105      	bne.n	8004288 <HAL_ADC_ConfigChannel+0xa0>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	0e9b      	lsrs	r3, r3, #26
 8004282:	f003 031f 	and.w	r3, r3, #31
 8004286:	e011      	b.n	80042ac <HAL_ADC_ConfigChannel+0xc4>
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	fa93 f3a3 	rbit	r3, r3
 8004294:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d101      	bne.n	80042a4 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80042a0:	2320      	movs	r3, #32
 80042a2:	e003      	b.n	80042ac <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	fab3 f383 	clz	r3, r3
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	6839      	ldr	r1, [r7, #0]
 80042ae:	6849      	ldr	r1, [r1, #4]
 80042b0:	f001 011f 	and.w	r1, r1, #31
 80042b4:	408b      	lsls	r3, r1
 80042b6:	431a      	orrs	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	089b      	lsrs	r3, r3, #2
 80042c2:	1c5a      	adds	r2, r3, #1
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d808      	bhi.n	80042de <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6818      	ldr	r0, [r3, #0]
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	6859      	ldr	r1, [r3, #4]
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	461a      	mov	r2, r3
 80042da:	f7ff fb2e 	bl	800393a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6818      	ldr	r0, [r3, #0]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	6819      	ldr	r1, [r3, #0]
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	461a      	mov	r2, r3
 80042ec:	f7ff fb6b 	bl	80039c6 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f280 8097 	bge.w	8004428 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042fa:	4851      	ldr	r0, [pc, #324]	@ (8004440 <HAL_ADC_ConfigChannel+0x258>)
 80042fc:	f7ff fac8 	bl	8003890 <LL_ADC_GetCommonPathInternalCh>
 8004300:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a4f      	ldr	r2, [pc, #316]	@ (8004444 <HAL_ADC_ConfigChannel+0x25c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d120      	bne.n	800434e <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004312:	2b00      	cmp	r3, #0
 8004314:	d11b      	bne.n	800434e <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800431c:	4619      	mov	r1, r3
 800431e:	4848      	ldr	r0, [pc, #288]	@ (8004440 <HAL_ADC_ConfigChannel+0x258>)
 8004320:	f7ff faa4 	bl	800386c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004324:	4b48      	ldr	r3, [pc, #288]	@ (8004448 <HAL_ADC_ConfigChannel+0x260>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	099b      	lsrs	r3, r3, #6
 800432a:	4a48      	ldr	r2, [pc, #288]	@ (800444c <HAL_ADC_ConfigChannel+0x264>)
 800432c:	fba2 2303 	umull	r2, r3, r2, r3
 8004330:	099b      	lsrs	r3, r3, #6
 8004332:	1c5a      	adds	r2, r3, #1
 8004334:	4613      	mov	r3, r2
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	4413      	add	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800433e:	e002      	b.n	8004346 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	3b01      	subs	r3, #1
 8004344:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1f9      	bne.n	8004340 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800434c:	e06c      	b.n	8004428 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a3f      	ldr	r2, [pc, #252]	@ (8004450 <HAL_ADC_ConfigChannel+0x268>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d10c      	bne.n	8004372 <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d107      	bne.n	8004372 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004368:	4619      	mov	r1, r3
 800436a:	4835      	ldr	r0, [pc, #212]	@ (8004440 <HAL_ADC_ConfigChannel+0x258>)
 800436c:	f7ff fa7e 	bl	800386c <LL_ADC_SetCommonPathInternalCh>
 8004370:	e05a      	b.n	8004428 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a37      	ldr	r2, [pc, #220]	@ (8004454 <HAL_ADC_ConfigChannel+0x26c>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d155      	bne.n	8004428 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004382:	2b00      	cmp	r3, #0
 8004384:	d150      	bne.n	8004428 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800438c:	4619      	mov	r1, r3
 800438e:	482c      	ldr	r0, [pc, #176]	@ (8004440 <HAL_ADC_ConfigChannel+0x258>)
 8004390:	f7ff fa6c 	bl	800386c <LL_ADC_SetCommonPathInternalCh>
 8004394:	e048      	b.n	8004428 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	691b      	ldr	r3, [r3, #16]
 800439a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800439e:	d004      	beq.n	80043aa <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80043a4:	4a25      	ldr	r2, [pc, #148]	@ (800443c <HAL_ADC_ConfigChannel+0x254>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d107      	bne.n	80043ba <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4619      	mov	r1, r3
 80043b4:	4610      	mov	r0, r2
 80043b6:	f7ff faf3 	bl	80039a0 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	da32      	bge.n	8004428 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043c2:	481f      	ldr	r0, [pc, #124]	@ (8004440 <HAL_ADC_ConfigChannel+0x258>)
 80043c4:	f7ff fa64 	bl	8003890 <LL_ADC_GetCommonPathInternalCh>
 80043c8:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004444 <HAL_ADC_ConfigChannel+0x25c>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d107      	bne.n	80043e4 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80043da:	4619      	mov	r1, r3
 80043dc:	4818      	ldr	r0, [pc, #96]	@ (8004440 <HAL_ADC_ConfigChannel+0x258>)
 80043de:	f7ff fa45 	bl	800386c <LL_ADC_SetCommonPathInternalCh>
 80043e2:	e021      	b.n	8004428 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a19      	ldr	r2, [pc, #100]	@ (8004450 <HAL_ADC_ConfigChannel+0x268>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d107      	bne.n	80043fe <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043f4:	4619      	mov	r1, r3
 80043f6:	4812      	ldr	r0, [pc, #72]	@ (8004440 <HAL_ADC_ConfigChannel+0x258>)
 80043f8:	f7ff fa38 	bl	800386c <LL_ADC_SetCommonPathInternalCh>
 80043fc:	e014      	b.n	8004428 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a14      	ldr	r2, [pc, #80]	@ (8004454 <HAL_ADC_ConfigChannel+0x26c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d10f      	bne.n	8004428 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800440e:	4619      	mov	r1, r3
 8004410:	480b      	ldr	r0, [pc, #44]	@ (8004440 <HAL_ADC_ConfigChannel+0x258>)
 8004412:	f7ff fa2b 	bl	800386c <LL_ADC_SetCommonPathInternalCh>
 8004416:	e007      	b.n	8004428 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441c:	f043 0220 	orr.w	r2, r3, #32
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8004430:	7ffb      	ldrb	r3, [r7, #31]
}
 8004432:	4618      	mov	r0, r3
 8004434:	3720      	adds	r7, #32
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	80000004 	.word	0x80000004
 8004440:	40012708 	.word	0x40012708
 8004444:	b0001000 	.word	0xb0001000
 8004448:	20000014 	.word	0x20000014
 800444c:	053e2d63 	.word	0x053e2d63
 8004450:	b8004000 	.word	0xb8004000
 8004454:	b4002000 	.word	0xb4002000

08004458 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4618      	mov	r0, r3
 8004466:	f7ff fb71 	bl	8003b4c <LL_ADC_REG_IsConversionOngoing>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d033      	beq.n	80044d8 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4618      	mov	r0, r3
 8004476:	f7ff fb31 	bl	8003adc <LL_ADC_IsDisableOngoing>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d104      	bne.n	800448a <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4618      	mov	r0, r3
 8004486:	f7ff fb4e 	bl	8003b26 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800448a:	f7fe f95f 	bl	800274c <HAL_GetTick>
 800448e:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004490:	e01b      	b.n	80044ca <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004492:	f7fe f95b 	bl	800274c <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	2b02      	cmp	r3, #2
 800449e:	d914      	bls.n	80044ca <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 0304 	and.w	r3, r3, #4
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00d      	beq.n	80044ca <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044b2:	f043 0210 	orr.w	r2, r3, #16
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044be:	f043 0201 	orr.w	r2, r3, #1
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e007      	b.n	80044da <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1dc      	bne.n	8004492 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
	...

080044e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80044ec:	2300      	movs	r3, #0
 80044ee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7ff fadf 	bl	8003ab8 <LL_ADC_IsEnabled>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d169      	bne.n	80045d4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	689a      	ldr	r2, [r3, #8]
 8004506:	4b36      	ldr	r3, [pc, #216]	@ (80045e0 <ADC_Enable+0xfc>)
 8004508:	4013      	ands	r3, r2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00d      	beq.n	800452a <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004512:	f043 0210 	orr.w	r2, r3, #16
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800451e:	f043 0201 	orr.w	r2, r3, #1
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e055      	b.n	80045d6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4618      	mov	r0, r3
 8004530:	f7ff fa9c 	bl	8003a6c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8004534:	482b      	ldr	r0, [pc, #172]	@ (80045e4 <ADC_Enable+0x100>)
 8004536:	f7ff f9ab 	bl	8003890 <LL_ADC_GetCommonPathInternalCh>
 800453a:	4603      	mov	r3, r0
 800453c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00f      	beq.n	8004564 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004544:	4b28      	ldr	r3, [pc, #160]	@ (80045e8 <ADC_Enable+0x104>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	099b      	lsrs	r3, r3, #6
 800454a:	4a28      	ldr	r2, [pc, #160]	@ (80045ec <ADC_Enable+0x108>)
 800454c:	fba2 2303 	umull	r2, r3, r2, r3
 8004550:	099b      	lsrs	r3, r3, #6
 8004552:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8004554:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004556:	e002      	b.n	800455e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	3b01      	subs	r3, #1
 800455c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1f9      	bne.n	8004558 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	7e5b      	ldrb	r3, [r3, #25]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d033      	beq.n	80045d4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800456c:	f7fe f8ee 	bl	800274c <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004572:	e028      	b.n	80045c6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4618      	mov	r0, r3
 800457a:	f7ff fa9d 	bl	8003ab8 <LL_ADC_IsEnabled>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d104      	bne.n	800458e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4618      	mov	r0, r3
 800458a:	f7ff fa6f 	bl	8003a6c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800458e:	f7fe f8dd 	bl	800274c <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d914      	bls.n	80045c6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d00d      	beq.n	80045c6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ae:	f043 0210 	orr.w	r2, r3, #16
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ba:	f043 0201 	orr.w	r2, r3, #1
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e007      	b.n	80045d6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d1cf      	bne.n	8004574 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3710      	adds	r7, #16
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	80000017 	.word	0x80000017
 80045e4:	40012708 	.word	0x40012708
 80045e8:	20000014 	.word	0x20000014
 80045ec:	053e2d63 	.word	0x053e2d63

080045f0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7ff fa6d 	bl	8003adc <LL_ADC_IsDisableOngoing>
 8004602:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4618      	mov	r0, r3
 800460a:	f7ff fa55 	bl	8003ab8 <LL_ADC_IsEnabled>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d047      	beq.n	80046a4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d144      	bne.n	80046a4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 0305 	and.w	r3, r3, #5
 8004624:	2b01      	cmp	r3, #1
 8004626:	d10c      	bne.n	8004642 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4618      	mov	r0, r3
 800462e:	f7ff fa30 	bl	8003a92 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2203      	movs	r2, #3
 8004638:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800463a:	f7fe f887 	bl	800274c <HAL_GetTick>
 800463e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004640:	e029      	b.n	8004696 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004646:	f043 0210 	orr.w	r2, r3, #16
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004652:	f043 0201 	orr.w	r2, r3, #1
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e023      	b.n	80046a6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800465e:	f7fe f875 	bl	800274c <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	2b02      	cmp	r3, #2
 800466a:	d914      	bls.n	8004696 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00d      	beq.n	8004696 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800467e:	f043 0210 	orr.w	r2, r3, #16
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800468a:	f043 0201 	orr.w	r2, r3, #1
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e007      	b.n	80046a6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1dc      	bne.n	800465e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3710      	adds	r7, #16
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}

080046ae <LL_ADC_SetCalibrationFactor>:
{
 80046ae:	b480      	push	{r7}
 80046b0:	b083      	sub	sp, #12
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
 80046b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046be:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	431a      	orrs	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bc80      	pop	{r7}
 80046d4:	4770      	bx	lr

080046d6 <LL_ADC_GetCalibrationFactor>:
{
 80046d6:	b480      	push	{r7}
 80046d8:	b083      	sub	sp, #12
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80046e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bc80      	pop	{r7}
 80046f0:	4770      	bx	lr

080046f2 <LL_ADC_Enable>:
{
 80046f2:	b480      	push	{r7}
 80046f4:	b083      	sub	sp, #12
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004702:	f023 0317 	bic.w	r3, r3, #23
 8004706:	f043 0201 	orr.w	r2, r3, #1
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	609a      	str	r2, [r3, #8]
}
 800470e:	bf00      	nop
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	bc80      	pop	{r7}
 8004716:	4770      	bx	lr

08004718 <LL_ADC_Disable>:
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004728:	f023 0317 	bic.w	r3, r3, #23
 800472c:	f043 0202 	orr.w	r2, r3, #2
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	609a      	str	r2, [r3, #8]
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	bc80      	pop	{r7}
 800473c:	4770      	bx	lr

0800473e <LL_ADC_IsEnabled>:
{
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	2b01      	cmp	r3, #1
 8004750:	d101      	bne.n	8004756 <LL_ADC_IsEnabled+0x18>
 8004752:	2301      	movs	r3, #1
 8004754:	e000      	b.n	8004758 <LL_ADC_IsEnabled+0x1a>
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	bc80      	pop	{r7}
 8004760:	4770      	bx	lr

08004762 <LL_ADC_StartCalibration>:
{
 8004762:	b480      	push	{r7}
 8004764:	b083      	sub	sp, #12
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004772:	f023 0317 	bic.w	r3, r3, #23
 8004776:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	609a      	str	r2, [r3, #8]
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr

08004788 <LL_ADC_IsCalibrationOnGoing>:
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004798:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800479c:	d101      	bne.n	80047a2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800479e:	2301      	movs	r3, #1
 80047a0:	e000      	b.n	80047a4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr

080047ae <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b088      	sub	sp, #32
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80047b6:	2300      	movs	r3, #0
 80047b8:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 80047ba:	2300      	movs	r3, #0
 80047bc:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d101      	bne.n	80047cc <HAL_ADCEx_Calibration_Start+0x1e>
 80047c8:	2302      	movs	r3, #2
 80047ca:	e0b9      	b.n	8004940 <HAL_ADCEx_Calibration_Start+0x192>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f7ff ff0b 	bl	80045f0 <ADC_Disable>
 80047da:	4603      	mov	r3, r0
 80047dc:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4618      	mov	r0, r3
 80047e4:	f7ff ffab 	bl	800473e <LL_ADC_IsEnabled>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	f040 809d 	bne.w	800492a <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80047f8:	f043 0202 	orr.w	r2, r3, #2
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68da      	ldr	r2, [r3, #12]
 8004806:	f248 0303 	movw	r3, #32771	@ 0x8003
 800480a:	4013      	ands	r3, r2
 800480c:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	6812      	ldr	r2, [r2, #0]
 8004818:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800481c:	f023 0303 	bic.w	r3, r3, #3
 8004820:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004822:	2300      	movs	r3, #0
 8004824:	61fb      	str	r3, [r7, #28]
 8004826:	e02e      	b.n	8004886 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4618      	mov	r0, r3
 800482e:	f7ff ff98 	bl	8004762 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004832:	e014      	b.n	800485e <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	3301      	adds	r3, #1
 8004838:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 8004840:	d30d      	bcc.n	800485e <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004846:	f023 0312 	bic.w	r3, r3, #18
 800484a:	f043 0210 	orr.w	r2, r3, #16
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e070      	b.n	8004940 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4618      	mov	r0, r3
 8004864:	f7ff ff90 	bl	8004788 <LL_ADC_IsCalibrationOnGoing>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1e2      	bne.n	8004834 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4618      	mov	r0, r3
 8004874:	f7ff ff2f 	bl	80046d6 <LL_ADC_GetCalibrationFactor>
 8004878:	4602      	mov	r2, r0
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	4413      	add	r3, r2
 800487e:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	3301      	adds	r3, #1
 8004884:	61fb      	str	r3, [r7, #28]
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	2b07      	cmp	r3, #7
 800488a:	d9cd      	bls.n	8004828 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	fbb2 f3f3 	udiv	r3, r2, r3
 8004894:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4618      	mov	r0, r3
 800489c:	f7ff ff29 	bl	80046f2 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	69b9      	ldr	r1, [r7, #24]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7ff ff01 	bl	80046ae <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4618      	mov	r0, r3
 80048b2:	f7ff ff31 	bl	8004718 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80048b6:	f7fd ff49 	bl	800274c <HAL_GetTick>
 80048ba:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80048bc:	e01c      	b.n	80048f8 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80048be:	f7fd ff45 	bl	800274c <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	2b02      	cmp	r3, #2
 80048ca:	d915      	bls.n	80048f8 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff ff34 	bl	800473e <LL_ADC_IsEnabled>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00d      	beq.n	80048f8 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e0:	f043 0210 	orr.w	r2, r3, #16
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ec:	f043 0201 	orr.w	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e023      	b.n	8004940 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7ff ff1e 	bl	800473e <LL_ADC_IsEnabled>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1da      	bne.n	80048be <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68d9      	ldr	r1, [r3, #12]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	430a      	orrs	r2, r1
 8004916:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800491c:	f023 0303 	bic.w	r3, r3, #3
 8004920:	f043 0201 	orr.w	r2, r3, #1
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	659a      	str	r2, [r3, #88]	@ 0x58
 8004928:	e005      	b.n	8004936 <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800492e:	f043 0210 	orr.w	r2, r3, #16
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800493e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004940:	4618      	mov	r0, r3
 8004942:	3720      	adds	r7, #32
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f003 0307 	and.w	r3, r3, #7
 8004956:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004958:	4b0c      	ldr	r3, [pc, #48]	@ (800498c <__NVIC_SetPriorityGrouping+0x44>)
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004964:	4013      	ands	r3, r2
 8004966:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004970:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004974:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004978:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800497a:	4a04      	ldr	r2, [pc, #16]	@ (800498c <__NVIC_SetPriorityGrouping+0x44>)
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	60d3      	str	r3, [r2, #12]
}
 8004980:	bf00      	nop
 8004982:	3714      	adds	r7, #20
 8004984:	46bd      	mov	sp, r7
 8004986:	bc80      	pop	{r7}
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	e000ed00 	.word	0xe000ed00

08004990 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004990:	b480      	push	{r7}
 8004992:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004994:	4b04      	ldr	r3, [pc, #16]	@ (80049a8 <__NVIC_GetPriorityGrouping+0x18>)
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	0a1b      	lsrs	r3, r3, #8
 800499a:	f003 0307 	and.w	r3, r3, #7
}
 800499e:	4618      	mov	r0, r3
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bc80      	pop	{r7}
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	e000ed00 	.word	0xe000ed00

080049ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	4603      	mov	r3, r0
 80049b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	db0b      	blt.n	80049d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049be:	79fb      	ldrb	r3, [r7, #7]
 80049c0:	f003 021f 	and.w	r2, r3, #31
 80049c4:	4906      	ldr	r1, [pc, #24]	@ (80049e0 <__NVIC_EnableIRQ+0x34>)
 80049c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049ca:	095b      	lsrs	r3, r3, #5
 80049cc:	2001      	movs	r0, #1
 80049ce:	fa00 f202 	lsl.w	r2, r0, r2
 80049d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	bc80      	pop	{r7}
 80049de:	4770      	bx	lr
 80049e0:	e000e100 	.word	0xe000e100

080049e4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	4603      	mov	r3, r0
 80049ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	db12      	blt.n	8004a1c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049f6:	79fb      	ldrb	r3, [r7, #7]
 80049f8:	f003 021f 	and.w	r2, r3, #31
 80049fc:	490a      	ldr	r1, [pc, #40]	@ (8004a28 <__NVIC_DisableIRQ+0x44>)
 80049fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a02:	095b      	lsrs	r3, r3, #5
 8004a04:	2001      	movs	r0, #1
 8004a06:	fa00 f202 	lsl.w	r2, r0, r2
 8004a0a:	3320      	adds	r3, #32
 8004a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004a10:	f3bf 8f4f 	dsb	sy
}
 8004a14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004a16:	f3bf 8f6f 	isb	sy
}
 8004a1a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bc80      	pop	{r7}
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	e000e100 	.word	0xe000e100

08004a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	4603      	mov	r3, r0
 8004a34:	6039      	str	r1, [r7, #0]
 8004a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	db0a      	blt.n	8004a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	b2da      	uxtb	r2, r3
 8004a44:	490c      	ldr	r1, [pc, #48]	@ (8004a78 <__NVIC_SetPriority+0x4c>)
 8004a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a4a:	0112      	lsls	r2, r2, #4
 8004a4c:	b2d2      	uxtb	r2, r2
 8004a4e:	440b      	add	r3, r1
 8004a50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a54:	e00a      	b.n	8004a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	4908      	ldr	r1, [pc, #32]	@ (8004a7c <__NVIC_SetPriority+0x50>)
 8004a5c:	79fb      	ldrb	r3, [r7, #7]
 8004a5e:	f003 030f 	and.w	r3, r3, #15
 8004a62:	3b04      	subs	r3, #4
 8004a64:	0112      	lsls	r2, r2, #4
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	440b      	add	r3, r1
 8004a6a:	761a      	strb	r2, [r3, #24]
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bc80      	pop	{r7}
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	e000e100 	.word	0xe000e100
 8004a7c:	e000ed00 	.word	0xe000ed00

08004a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b089      	sub	sp, #36	@ 0x24
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f003 0307 	and.w	r3, r3, #7
 8004a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f1c3 0307 	rsb	r3, r3, #7
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	bf28      	it	cs
 8004a9e:	2304      	movcs	r3, #4
 8004aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	2b06      	cmp	r3, #6
 8004aa8:	d902      	bls.n	8004ab0 <NVIC_EncodePriority+0x30>
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	3b03      	subs	r3, #3
 8004aae:	e000      	b.n	8004ab2 <NVIC_EncodePriority+0x32>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	fa02 f303 	lsl.w	r3, r2, r3
 8004abe:	43da      	mvns	r2, r3
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	401a      	ands	r2, r3
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad2:	43d9      	mvns	r1, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ad8:	4313      	orrs	r3, r2
         );
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3724      	adds	r7, #36	@ 0x24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bc80      	pop	{r7}
 8004ae2:	4770      	bx	lr

08004ae4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f7ff ff2b 	bl	8004948 <__NVIC_SetPriorityGrouping>
}
 8004af2:	bf00      	nop
 8004af4:	3708      	adds	r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b086      	sub	sp, #24
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	4603      	mov	r3, r0
 8004b02:	60b9      	str	r1, [r7, #8]
 8004b04:	607a      	str	r2, [r7, #4]
 8004b06:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004b08:	f7ff ff42 	bl	8004990 <__NVIC_GetPriorityGrouping>
 8004b0c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	68b9      	ldr	r1, [r7, #8]
 8004b12:	6978      	ldr	r0, [r7, #20]
 8004b14:	f7ff ffb4 	bl	8004a80 <NVIC_EncodePriority>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b1e:	4611      	mov	r1, r2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7ff ff83 	bl	8004a2c <__NVIC_SetPriority>
}
 8004b26:	bf00      	nop
 8004b28:	3718      	adds	r7, #24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}

08004b2e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b2e:	b580      	push	{r7, lr}
 8004b30:	b082      	sub	sp, #8
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	4603      	mov	r3, r0
 8004b36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff ff35 	bl	80049ac <__NVIC_EnableIRQ>
}
 8004b42:	bf00      	nop
 8004b44:	3708      	adds	r7, #8
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b082      	sub	sp, #8
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	4603      	mov	r3, r0
 8004b52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004b54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7ff ff43 	bl	80049e4 <__NVIC_DisableIRQ>
}
 8004b5e:	bf00      	nop
 8004b60:	3708      	adds	r7, #8
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
	...

08004b68 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d101      	bne.n	8004b7a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e08e      	b.n	8004c98 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	4b47      	ldr	r3, [pc, #284]	@ (8004ca0 <HAL_DMA_Init+0x138>)
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d80f      	bhi.n	8004ba6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	4b45      	ldr	r3, [pc, #276]	@ (8004ca4 <HAL_DMA_Init+0x13c>)
 8004b8e:	4413      	add	r3, r2
 8004b90:	4a45      	ldr	r2, [pc, #276]	@ (8004ca8 <HAL_DMA_Init+0x140>)
 8004b92:	fba2 2303 	umull	r2, r3, r2, r3
 8004b96:	091b      	lsrs	r3, r3, #4
 8004b98:	009a      	lsls	r2, r3, #2
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a42      	ldr	r2, [pc, #264]	@ (8004cac <HAL_DMA_Init+0x144>)
 8004ba2:	641a      	str	r2, [r3, #64]	@ 0x40
 8004ba4:	e00e      	b.n	8004bc4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	461a      	mov	r2, r3
 8004bac:	4b40      	ldr	r3, [pc, #256]	@ (8004cb0 <HAL_DMA_Init+0x148>)
 8004bae:	4413      	add	r3, r2
 8004bb0:	4a3d      	ldr	r2, [pc, #244]	@ (8004ca8 <HAL_DMA_Init+0x140>)
 8004bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb6:	091b      	lsrs	r3, r3, #4
 8004bb8:	009a      	lsls	r2, r3, #2
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a3c      	ldr	r2, [pc, #240]	@ (8004cb4 <HAL_DMA_Init+0x14c>)
 8004bc2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	6812      	ldr	r2, [r2, #0]
 8004bd6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004bda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bde:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	6819      	ldr	r1, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	689a      	ldr	r2, [r3, #8]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	431a      	orrs	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	431a      	orrs	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	431a      	orrs	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a1b      	ldr	r3, [r3, #32]
 8004c0c:	431a      	orrs	r2, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	430a      	orrs	r2, r1
 8004c14:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 fb24 	bl	8005264 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c24:	d102      	bne.n	8004c2c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c34:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c38:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c42:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d010      	beq.n	8004c6e <HAL_DMA_Init+0x106>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	2b04      	cmp	r3, #4
 8004c52:	d80c      	bhi.n	8004c6e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 fb4d 	bl	80052f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c5e:	2200      	movs	r2, #0
 8004c60:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004c6a:	605a      	str	r2, [r3, #4]
 8004c6c:	e008      	b.n	8004c80 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3708      	adds	r7, #8
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	40020407 	.word	0x40020407
 8004ca4:	bffdfff8 	.word	0xbffdfff8
 8004ca8:	cccccccd 	.word	0xcccccccd
 8004cac:	40020000 	.word	0x40020000
 8004cb0:	bffdfbf8 	.word	0xbffdfbf8
 8004cb4:	40020400 	.word	0x40020400

08004cb8 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d101      	bne.n	8004cca <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e07b      	b.n	8004dc2 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f022 0201 	bic.w	r2, r2, #1
 8004cd8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	4b3a      	ldr	r3, [pc, #232]	@ (8004dcc <HAL_DMA_DeInit+0x114>)
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d80f      	bhi.n	8004d06 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	461a      	mov	r2, r3
 8004cec:	4b38      	ldr	r3, [pc, #224]	@ (8004dd0 <HAL_DMA_DeInit+0x118>)
 8004cee:	4413      	add	r3, r2
 8004cf0:	4a38      	ldr	r2, [pc, #224]	@ (8004dd4 <HAL_DMA_DeInit+0x11c>)
 8004cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf6:	091b      	lsrs	r3, r3, #4
 8004cf8:	009a      	lsls	r2, r3, #2
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a35      	ldr	r2, [pc, #212]	@ (8004dd8 <HAL_DMA_DeInit+0x120>)
 8004d02:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d04:	e00e      	b.n	8004d24 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	4b33      	ldr	r3, [pc, #204]	@ (8004ddc <HAL_DMA_DeInit+0x124>)
 8004d0e:	4413      	add	r3, r2
 8004d10:	4a30      	ldr	r2, [pc, #192]	@ (8004dd4 <HAL_DMA_DeInit+0x11c>)
 8004d12:	fba2 2303 	umull	r2, r3, r2, r3
 8004d16:	091b      	lsrs	r3, r3, #4
 8004d18:	009a      	lsls	r2, r3, #2
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a2f      	ldr	r2, [pc, #188]	@ (8004de0 <HAL_DMA_DeInit+0x128>)
 8004d22:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d30:	f003 021c 	and.w	r2, r3, #28
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d38:	2101      	movs	r1, #1
 8004d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8004d3e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f000 fa8f 	bl	8005264 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004d56:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00f      	beq.n	8004d80 <HAL_DMA_DeInit+0xc8>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	2b04      	cmp	r3, #4
 8004d66:	d80b      	bhi.n	8004d80 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 fac3 	bl	80052f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d72:	2200      	movs	r2, #0
 8004d74:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004d7e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	40020407 	.word	0x40020407
 8004dd0:	bffdfff8 	.word	0xbffdfff8
 8004dd4:	cccccccd 	.word	0xcccccccd
 8004dd8:	40020000 	.word	0x40020000
 8004ddc:	bffdfbf8 	.word	0xbffdfbf8
 8004de0:	40020400 	.word	0x40020400

08004de4 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b086      	sub	sp, #24
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
 8004df0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004df2:	2300      	movs	r3, #0
 8004df4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d101      	bne.n	8004e04 <HAL_DMA_Start_IT+0x20>
 8004e00:	2302      	movs	r3, #2
 8004e02:	e069      	b.n	8004ed8 <HAL_DMA_Start_IT+0xf4>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d155      	bne.n	8004ec4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f022 0201 	bic.w	r2, r2, #1
 8004e34:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	68b9      	ldr	r1, [r7, #8]
 8004e3c:	68f8      	ldr	r0, [r7, #12]
 8004e3e:	f000 f9d3 	bl	80051e8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d008      	beq.n	8004e5c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f042 020e 	orr.w	r2, r2, #14
 8004e58:	601a      	str	r2, [r3, #0]
 8004e5a:	e00f      	b.n	8004e7c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f022 0204 	bic.w	r2, r2, #4
 8004e6a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f042 020a 	orr.w	r2, r2, #10
 8004e7a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d007      	beq.n	8004e9a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e98:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004eb0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f042 0201 	orr.w	r2, r2, #1
 8004ec0:	601a      	str	r2, [r3, #0]
 8004ec2:	e008      	b.n	8004ed6 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2280      	movs	r2, #128	@ 0x80
 8004ec8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004ed6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3718      	adds	r7, #24
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d101      	bne.n	8004ef2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e04f      	b.n	8004f92 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d008      	beq.n	8004f10 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2204      	movs	r2, #4
 8004f02:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e040      	b.n	8004f92 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f022 020e 	bic.w	r2, r2, #14
 8004f1e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f2a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f2e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f022 0201 	bic.w	r2, r2, #1
 8004f3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f44:	f003 021c 	and.w	r2, r3, #28
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4c:	2101      	movs	r1, #1
 8004f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8004f52:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f5c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d00c      	beq.n	8004f80 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f74:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f7e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bc80      	pop	{r7}
 8004f9a:	4770      	bx	lr

08004f9c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d005      	beq.n	8004fc0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2204      	movs	r2, #4
 8004fb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	73fb      	strb	r3, [r7, #15]
 8004fbe:	e047      	b.n	8005050 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f022 020e 	bic.w	r2, r2, #14
 8004fce:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f022 0201 	bic.w	r2, r2, #1
 8004fde:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004fee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ff4:	f003 021c 	and.w	r2, r3, #28
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffc:	2101      	movs	r1, #1
 8004ffe:	fa01 f202 	lsl.w	r2, r1, r2
 8005002:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800500c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00c      	beq.n	8005030 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005020:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005024:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800502e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005044:	2b00      	cmp	r3, #0
 8005046:	d003      	beq.n	8005050 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	4798      	blx	r3
    }
  }
  return status;
 8005050:	7bfb      	ldrb	r3, [r7, #15]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
	...

0800505c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005078:	f003 031c 	and.w	r3, r3, #28
 800507c:	2204      	movs	r2, #4
 800507e:	409a      	lsls	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	4013      	ands	r3, r2
 8005084:	2b00      	cmp	r3, #0
 8005086:	d027      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x7c>
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	f003 0304 	and.w	r3, r3, #4
 800508e:	2b00      	cmp	r3, #0
 8005090:	d022      	beq.n	80050d8 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0320 	and.w	r3, r3, #32
 800509c:	2b00      	cmp	r3, #0
 800509e:	d107      	bne.n	80050b0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 0204 	bic.w	r2, r2, #4
 80050ae:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b4:	f003 021c 	and.w	r2, r3, #28
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050bc:	2104      	movs	r1, #4
 80050be:	fa01 f202 	lsl.w	r2, r1, r2
 80050c2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f000 8081 	beq.w	80051d0 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80050d6:	e07b      	b.n	80051d0 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050dc:	f003 031c 	and.w	r3, r3, #28
 80050e0:	2202      	movs	r2, #2
 80050e2:	409a      	lsls	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	4013      	ands	r3, r2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d03d      	beq.n	8005168 <HAL_DMA_IRQHandler+0x10c>
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d038      	beq.n	8005168 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0320 	and.w	r3, r3, #32
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10b      	bne.n	800511c <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f022 020a 	bic.w	r2, r2, #10
 8005112:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	461a      	mov	r2, r3
 8005122:	4b2e      	ldr	r3, [pc, #184]	@ (80051dc <HAL_DMA_IRQHandler+0x180>)
 8005124:	429a      	cmp	r2, r3
 8005126:	d909      	bls.n	800513c <HAL_DMA_IRQHandler+0xe0>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512c:	f003 031c 	and.w	r3, r3, #28
 8005130:	4a2b      	ldr	r2, [pc, #172]	@ (80051e0 <HAL_DMA_IRQHandler+0x184>)
 8005132:	2102      	movs	r1, #2
 8005134:	fa01 f303 	lsl.w	r3, r1, r3
 8005138:	6053      	str	r3, [r2, #4]
 800513a:	e008      	b.n	800514e <HAL_DMA_IRQHandler+0xf2>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005140:	f003 031c 	and.w	r3, r3, #28
 8005144:	4a27      	ldr	r2, [pc, #156]	@ (80051e4 <HAL_DMA_IRQHandler+0x188>)
 8005146:	2102      	movs	r1, #2
 8005148:	fa01 f303 	lsl.w	r3, r1, r3
 800514c:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515a:	2b00      	cmp	r3, #0
 800515c:	d038      	beq.n	80051d0 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8005166:	e033      	b.n	80051d0 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800516c:	f003 031c 	and.w	r3, r3, #28
 8005170:	2208      	movs	r2, #8
 8005172:	409a      	lsls	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	4013      	ands	r3, r2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d02a      	beq.n	80051d2 <HAL_DMA_IRQHandler+0x176>
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	f003 0308 	and.w	r3, r3, #8
 8005182:	2b00      	cmp	r3, #0
 8005184:	d025      	beq.n	80051d2 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f022 020e 	bic.w	r2, r2, #14
 8005194:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800519a:	f003 021c 	and.w	r2, r3, #28
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a2:	2101      	movs	r1, #1
 80051a4:	fa01 f202 	lsl.w	r2, r1, r2
 80051a8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2201      	movs	r2, #1
 80051ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d004      	beq.n	80051d2 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80051d0:	bf00      	nop
 80051d2:	bf00      	nop
}
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	40020080 	.word	0x40020080
 80051e0:	40020400 	.word	0x40020400
 80051e4:	40020000 	.word	0x40020000

080051e8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
 80051f4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80051fe:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005204:	2b00      	cmp	r3, #0
 8005206:	d004      	beq.n	8005212 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005210:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005216:	f003 021c 	and.w	r2, r3, #28
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521e:	2101      	movs	r1, #1
 8005220:	fa01 f202 	lsl.w	r2, r1, r2
 8005224:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	683a      	ldr	r2, [r7, #0]
 800522c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	2b10      	cmp	r3, #16
 8005234:	d108      	bne.n	8005248 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005246:	e007      	b.n	8005258 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	60da      	str	r2, [r3, #12]
}
 8005258:	bf00      	nop
 800525a:	3714      	adds	r7, #20
 800525c:	46bd      	mov	sp, r7
 800525e:	bc80      	pop	{r7}
 8005260:	4770      	bx	lr
	...

08005264 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	461a      	mov	r2, r3
 8005272:	4b1c      	ldr	r3, [pc, #112]	@ (80052e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8005274:	429a      	cmp	r2, r3
 8005276:	d813      	bhi.n	80052a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527c:	089b      	lsrs	r3, r3, #2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005284:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	b2db      	uxtb	r3, r3
 8005292:	3b08      	subs	r3, #8
 8005294:	4a14      	ldr	r2, [pc, #80]	@ (80052e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8005296:	fba2 2303 	umull	r2, r3, r2, r3
 800529a:	091b      	lsrs	r3, r3, #4
 800529c:	60fb      	str	r3, [r7, #12]
 800529e:	e011      	b.n	80052c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a4:	089b      	lsrs	r3, r3, #2
 80052a6:	009a      	lsls	r2, r3, #2
 80052a8:	4b10      	ldr	r3, [pc, #64]	@ (80052ec <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80052aa:	4413      	add	r3, r2
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	3b08      	subs	r3, #8
 80052b8:	4a0b      	ldr	r2, [pc, #44]	@ (80052e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80052ba:	fba2 2303 	umull	r2, r3, r2, r3
 80052be:	091b      	lsrs	r3, r3, #4
 80052c0:	3307      	adds	r3, #7
 80052c2:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a0a      	ldr	r2, [pc, #40]	@ (80052f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 80052c8:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f003 031f 	and.w	r3, r3, #31
 80052d0:	2201      	movs	r2, #1
 80052d2:	409a      	lsls	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80052d8:	bf00      	nop
 80052da:	3714      	adds	r7, #20
 80052dc:	46bd      	mov	sp, r7
 80052de:	bc80      	pop	{r7}
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop
 80052e4:	40020407 	.word	0x40020407
 80052e8:	cccccccd 	.word	0xcccccccd
 80052ec:	4002081c 	.word	0x4002081c
 80052f0:	40020880 	.word	0x40020880

080052f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005304:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	4b0a      	ldr	r3, [pc, #40]	@ (8005334 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800530a:	4413      	add	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	461a      	mov	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a08      	ldr	r2, [pc, #32]	@ (8005338 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005318:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	3b01      	subs	r3, #1
 800531e:	f003 0303 	and.w	r3, r3, #3
 8005322:	2201      	movs	r2, #1
 8005324:	409a      	lsls	r2, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800532a:	bf00      	nop
 800532c:	3714      	adds	r7, #20
 800532e:	46bd      	mov	sp, r7
 8005330:	bc80      	pop	{r7}
 8005332:	4770      	bx	lr
 8005334:	1000823f 	.word	0x1000823f
 8005338:	40020940 	.word	0x40020940

0800533c <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b086      	sub	sp, #24
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800534a:	4b1c      	ldr	r3, [pc, #112]	@ (80053bc <HAL_FLASH_Program+0x80>)
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	2b01      	cmp	r3, #1
 8005350:	d101      	bne.n	8005356 <HAL_FLASH_Program+0x1a>
 8005352:	2302      	movs	r3, #2
 8005354:	e02d      	b.n	80053b2 <HAL_FLASH_Program+0x76>
 8005356:	4b19      	ldr	r3, [pc, #100]	@ (80053bc <HAL_FLASH_Program+0x80>)
 8005358:	2201      	movs	r2, #1
 800535a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800535c:	4b17      	ldr	r3, [pc, #92]	@ (80053bc <HAL_FLASH_Program+0x80>)
 800535e:	2200      	movs	r2, #0
 8005360:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005362:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005366:	f000 f869 	bl	800543c <FLASH_WaitForLastOperation>
 800536a:	4603      	mov	r3, r0
 800536c:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800536e:	7dfb      	ldrb	r3, [r7, #23]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d11a      	bne.n	80053aa <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2b01      	cmp	r3, #1
 8005378:	d105      	bne.n	8005386 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800537a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800537e:	68b8      	ldr	r0, [r7, #8]
 8005380:	f000 f8be 	bl	8005500 <FLASH_Program_DoubleWord>
 8005384:	e004      	b.n	8005390 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	4619      	mov	r1, r3
 800538a:	68b8      	ldr	r0, [r7, #8]
 800538c:	f000 f8de 	bl	800554c <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005390:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005394:	f000 f852 	bl	800543c <FLASH_WaitForLastOperation>
 8005398:	4603      	mov	r3, r0
 800539a:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800539c:	4b08      	ldr	r3, [pc, #32]	@ (80053c0 <HAL_FLASH_Program+0x84>)
 800539e:	695a      	ldr	r2, [r3, #20]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	43db      	mvns	r3, r3
 80053a4:	4906      	ldr	r1, [pc, #24]	@ (80053c0 <HAL_FLASH_Program+0x84>)
 80053a6:	4013      	ands	r3, r2
 80053a8:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80053aa:	4b04      	ldr	r3, [pc, #16]	@ (80053bc <HAL_FLASH_Program+0x80>)
 80053ac:	2200      	movs	r2, #0
 80053ae:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80053b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	20000874 	.word	0x20000874
 80053c0:	58004000 	.word	0x58004000

080053c4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80053ca:	2300      	movs	r3, #0
 80053cc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80053ce:	4b0b      	ldr	r3, [pc, #44]	@ (80053fc <HAL_FLASH_Unlock+0x38>)
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	da0b      	bge.n	80053ee <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80053d6:	4b09      	ldr	r3, [pc, #36]	@ (80053fc <HAL_FLASH_Unlock+0x38>)
 80053d8:	4a09      	ldr	r2, [pc, #36]	@ (8005400 <HAL_FLASH_Unlock+0x3c>)
 80053da:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80053dc:	4b07      	ldr	r3, [pc, #28]	@ (80053fc <HAL_FLASH_Unlock+0x38>)
 80053de:	4a09      	ldr	r2, [pc, #36]	@ (8005404 <HAL_FLASH_Unlock+0x40>)
 80053e0:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80053e2:	4b06      	ldr	r3, [pc, #24]	@ (80053fc <HAL_FLASH_Unlock+0x38>)
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	da01      	bge.n	80053ee <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80053ee:	79fb      	ldrb	r3, [r7, #7]
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bc80      	pop	{r7}
 80053f8:	4770      	bx	lr
 80053fa:	bf00      	nop
 80053fc:	58004000 	.word	0x58004000
 8005400:	45670123 	.word	0x45670123
 8005404:	cdef89ab 	.word	0xcdef89ab

08005408 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800540e:	2300      	movs	r3, #0
 8005410:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005412:	4b09      	ldr	r3, [pc, #36]	@ (8005438 <HAL_FLASH_Lock+0x30>)
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	4a08      	ldr	r2, [pc, #32]	@ (8005438 <HAL_FLASH_Lock+0x30>)
 8005418:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800541c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 800541e:	4b06      	ldr	r3, [pc, #24]	@ (8005438 <HAL_FLASH_Lock+0x30>)
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	2b00      	cmp	r3, #0
 8005424:	db01      	blt.n	800542a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800542a:	79fb      	ldrb	r3, [r7, #7]
}
 800542c:	4618      	mov	r0, r3
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	bc80      	pop	{r7}
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	58004000 	.word	0x58004000

0800543c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8005444:	f7fd f982 	bl	800274c <HAL_GetTick>
 8005448:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800544a:	e009      	b.n	8005460 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 800544c:	f7fd f97e 	bl	800274c <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	429a      	cmp	r2, r3
 800545a:	d801      	bhi.n	8005460 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e046      	b.n	80054ee <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005460:	4b25      	ldr	r3, [pc, #148]	@ (80054f8 <FLASH_WaitForLastOperation+0xbc>)
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800546c:	d0ee      	beq.n	800544c <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 800546e:	4b22      	ldr	r3, [pc, #136]	@ (80054f8 <FLASH_WaitForLastOperation+0xbc>)
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b00      	cmp	r3, #0
 800547c:	d002      	beq.n	8005484 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800547e:	4b1e      	ldr	r3, [pc, #120]	@ (80054f8 <FLASH_WaitForLastOperation+0xbc>)
 8005480:	2201      	movs	r2, #1
 8005482:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8005484:	68ba      	ldr	r2, [r7, #8]
 8005486:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 800548a:	4013      	ands	r3, r2
 800548c:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005494:	d307      	bcc.n	80054a6 <FLASH_WaitForLastOperation+0x6a>
 8005496:	4b18      	ldr	r3, [pc, #96]	@ (80054f8 <FLASH_WaitForLastOperation+0xbc>)
 8005498:	699a      	ldr	r2, [r3, #24]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80054a0:	4915      	ldr	r1, [pc, #84]	@ (80054f8 <FLASH_WaitForLastOperation+0xbc>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	618b      	str	r3, [r1, #24]
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d004      	beq.n	80054ba <FLASH_WaitForLastOperation+0x7e>
 80054b0:	4a11      	ldr	r2, [pc, #68]	@ (80054f8 <FLASH_WaitForLastOperation+0xbc>)
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80054b8:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00e      	beq.n	80054de <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 80054c0:	4a0e      	ldr	r2, [pc, #56]	@ (80054fc <FLASH_WaitForLastOperation+0xc0>)
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e011      	b.n	80054ee <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80054ca:	f7fd f93f 	bl	800274c <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d801      	bhi.n	80054de <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e007      	b.n	80054ee <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 80054de:	4b06      	ldr	r3, [pc, #24]	@ (80054f8 <FLASH_WaitForLastOperation+0xbc>)
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054ea:	d0ee      	beq.n	80054ca <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	58004000 	.word	0x58004000
 80054fc:	20000874 	.word	0x20000874

08005500 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005500:	b480      	push	{r7}
 8005502:	b085      	sub	sp, #20
 8005504:	af00      	add	r7, sp, #0
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800550c:	4b0e      	ldr	r3, [pc, #56]	@ (8005548 <FLASH_Program_DoubleWord+0x48>)
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	4a0d      	ldr	r2, [pc, #52]	@ (8005548 <FLASH_Program_DoubleWord+0x48>)
 8005512:	f043 0301 	orr.w	r3, r3, #1
 8005516:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800551e:	f3bf 8f6f 	isb	sy
}
 8005522:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8005524:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005528:	f04f 0200 	mov.w	r2, #0
 800552c:	f04f 0300 	mov.w	r3, #0
 8005530:	000a      	movs	r2, r1
 8005532:	2300      	movs	r3, #0
 8005534:	68f9      	ldr	r1, [r7, #12]
 8005536:	3104      	adds	r1, #4
 8005538:	4613      	mov	r3, r2
 800553a:	600b      	str	r3, [r1, #0]
}
 800553c:	bf00      	nop
 800553e:	3714      	adds	r7, #20
 8005540:	46bd      	mov	sp, r7
 8005542:	bc80      	pop	{r7}
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	58004000 	.word	0x58004000

0800554c <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 800554c:	b480      	push	{r7}
 800554e:	b089      	sub	sp, #36	@ 0x24
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8005556:	2340      	movs	r3, #64	@ 0x40
 8005558:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8005562:	4b18      	ldr	r3, [pc, #96]	@ (80055c4 <FLASH_Program_Fast+0x78>)
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	4a17      	ldr	r2, [pc, #92]	@ (80055c4 <FLASH_Program_Fast+0x78>)
 8005568:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800556c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800556e:	f3ef 8310 	mrs	r3, PRIMASK
 8005572:	60fb      	str	r3, [r7, #12]
  return(result);
 8005574:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8005576:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005578:	b672      	cpsid	i
}
 800557a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	3304      	adds	r3, #4
 8005588:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	3304      	adds	r3, #4
 800558e:	617b      	str	r3, [r7, #20]
    row_index--;
 8005590:	7ffb      	ldrb	r3, [r7, #31]
 8005592:	3b01      	subs	r3, #1
 8005594:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8005596:	7ffb      	ldrb	r3, [r7, #31]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1ef      	bne.n	800557c <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 800559c:	bf00      	nop
 800559e:	4b09      	ldr	r3, [pc, #36]	@ (80055c4 <FLASH_Program_Fast+0x78>)
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055aa:	d0f8      	beq.n	800559e <FLASH_Program_Fast+0x52>
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	f383 8810 	msr	PRIMASK, r3
}
 80055b6:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80055b8:	bf00      	nop
 80055ba:	3724      	adds	r7, #36	@ 0x24
 80055bc:	46bd      	mov	sp, r7
 80055be:	bc80      	pop	{r7}
 80055c0:	4770      	bx	lr
 80055c2:	bf00      	nop
 80055c4:	58004000 	.word	0x58004000

080055c8 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80055d2:	4b28      	ldr	r3, [pc, #160]	@ (8005674 <HAL_FLASHEx_Erase+0xac>)
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d101      	bne.n	80055de <HAL_FLASHEx_Erase+0x16>
 80055da:	2302      	movs	r3, #2
 80055dc:	e046      	b.n	800566c <HAL_FLASHEx_Erase+0xa4>
 80055de:	4b25      	ldr	r3, [pc, #148]	@ (8005674 <HAL_FLASHEx_Erase+0xac>)
 80055e0:	2201      	movs	r2, #1
 80055e2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80055e4:	4b23      	ldr	r3, [pc, #140]	@ (8005674 <HAL_FLASHEx_Erase+0xac>)
 80055e6:	2200      	movs	r2, #0
 80055e8:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80055ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80055ee:	f7ff ff25 	bl	800543c <FLASH_WaitForLastOperation>
 80055f2:	4603      	mov	r3, r0
 80055f4:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80055f6:	7bfb      	ldrb	r3, [r7, #15]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d133      	bne.n	8005664 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2b04      	cmp	r3, #4
 8005602:	d108      	bne.n	8005616 <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8005604:	f000 f838 	bl	8005678 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005608:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800560c:	f7ff ff16 	bl	800543c <FLASH_WaitForLastOperation>
 8005610:	4603      	mov	r3, r0
 8005612:	73fb      	strb	r3, [r7, #15]
 8005614:	e024      	b.n	8005660 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	f04f 32ff 	mov.w	r2, #4294967295
 800561c:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	60bb      	str	r3, [r7, #8]
 8005624:	e012      	b.n	800564c <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8005626:	68b8      	ldr	r0, [r7, #8]
 8005628:	f000 f836 	bl	8005698 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800562c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005630:	f7ff ff04 	bl	800543c <FLASH_WaitForLastOperation>
 8005634:	4603      	mov	r3, r0
 8005636:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8005638:	7bfb      	ldrb	r3, [r7, #15]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	68ba      	ldr	r2, [r7, #8]
 8005642:	601a      	str	r2, [r3, #0]
          break;
 8005644:	e00a      	b.n	800565c <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	3301      	adds	r3, #1
 800564a:	60bb      	str	r3, [r7, #8]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	4413      	add	r3, r2
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	429a      	cmp	r2, r3
 800565a:	d3e4      	bcc.n	8005626 <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 800565c:	f000 f878 	bl	8005750 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005660:	f000 f832 	bl	80056c8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005664:	4b03      	ldr	r3, [pc, #12]	@ (8005674 <HAL_FLASHEx_Erase+0xac>)
 8005666:	2200      	movs	r2, #0
 8005668:	701a      	strb	r2, [r3, #0]

  return status;
 800566a:	7bfb      	ldrb	r3, [r7, #15]
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}
 8005674:	20000874 	.word	0x20000874

08005678 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8005678:	b480      	push	{r7}
 800567a:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 800567c:	4b05      	ldr	r3, [pc, #20]	@ (8005694 <FLASH_MassErase+0x1c>)
 800567e:	695b      	ldr	r3, [r3, #20]
 8005680:	4a04      	ldr	r2, [pc, #16]	@ (8005694 <FLASH_MassErase+0x1c>)
 8005682:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005686:	f043 0304 	orr.w	r3, r3, #4
 800568a:	6153      	str	r3, [r2, #20]
#endif
}
 800568c:	bf00      	nop
 800568e:	46bd      	mov	sp, r7
 8005690:	bc80      	pop	{r7}
 8005692:	4770      	bx	lr
 8005694:	58004000 	.word	0x58004000

08005698 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 80056a0:	4b08      	ldr	r3, [pc, #32]	@ (80056c4 <FLASH_PageErase+0x2c>)
 80056a2:	695b      	ldr	r3, [r3, #20]
 80056a4:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	00db      	lsls	r3, r3, #3
 80056ac:	4313      	orrs	r3, r2
 80056ae:	4a05      	ldr	r2, [pc, #20]	@ (80056c4 <FLASH_PageErase+0x2c>)
 80056b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056b4:	f043 0302 	orr.w	r3, r3, #2
 80056b8:	6153      	str	r3, [r2, #20]
#endif
}
 80056ba:	bf00      	nop
 80056bc:	370c      	adds	r7, #12
 80056be:	46bd      	mov	sp, r7
 80056c0:	bc80      	pop	{r7}
 80056c2:	4770      	bx	lr
 80056c4:	58004000 	.word	0x58004000

080056c8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 80056cc:	4b1f      	ldr	r3, [pc, #124]	@ (800574c <FLASH_FlushCaches+0x84>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d117      	bne.n	8005708 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80056d8:	4b1c      	ldr	r3, [pc, #112]	@ (800574c <FLASH_FlushCaches+0x84>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a1b      	ldr	r2, [pc, #108]	@ (800574c <FLASH_FlushCaches+0x84>)
 80056de:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056e2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80056e4:	4b19      	ldr	r3, [pc, #100]	@ (800574c <FLASH_FlushCaches+0x84>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a18      	ldr	r2, [pc, #96]	@ (800574c <FLASH_FlushCaches+0x84>)
 80056ea:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80056ee:	6013      	str	r3, [r2, #0]
 80056f0:	4b16      	ldr	r3, [pc, #88]	@ (800574c <FLASH_FlushCaches+0x84>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a15      	ldr	r2, [pc, #84]	@ (800574c <FLASH_FlushCaches+0x84>)
 80056f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056fa:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80056fc:	4b13      	ldr	r3, [pc, #76]	@ (800574c <FLASH_FlushCaches+0x84>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a12      	ldr	r2, [pc, #72]	@ (800574c <FLASH_FlushCaches+0x84>)
 8005702:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005706:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8005708:	4b10      	ldr	r3, [pc, #64]	@ (800574c <FLASH_FlushCaches+0x84>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005710:	2b01      	cmp	r3, #1
 8005712:	d117      	bne.n	8005744 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005714:	4b0d      	ldr	r3, [pc, #52]	@ (800574c <FLASH_FlushCaches+0x84>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a0c      	ldr	r2, [pc, #48]	@ (800574c <FLASH_FlushCaches+0x84>)
 800571a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800571e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005720:	4b0a      	ldr	r3, [pc, #40]	@ (800574c <FLASH_FlushCaches+0x84>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a09      	ldr	r2, [pc, #36]	@ (800574c <FLASH_FlushCaches+0x84>)
 8005726:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800572a:	6013      	str	r3, [r2, #0]
 800572c:	4b07      	ldr	r3, [pc, #28]	@ (800574c <FLASH_FlushCaches+0x84>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a06      	ldr	r2, [pc, #24]	@ (800574c <FLASH_FlushCaches+0x84>)
 8005732:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005736:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005738:	4b04      	ldr	r3, [pc, #16]	@ (800574c <FLASH_FlushCaches+0x84>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a03      	ldr	r2, [pc, #12]	@ (800574c <FLASH_FlushCaches+0x84>)
 800573e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005742:	6013      	str	r3, [r2, #0]
  }
#endif
}
 8005744:	bf00      	nop
 8005746:	46bd      	mov	sp, r7
 8005748:	bc80      	pop	{r7}
 800574a:	4770      	bx	lr
 800574c:	58004000 	.word	0x58004000

08005750 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8005750:	b480      	push	{r7}
 8005752:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8005754:	4b05      	ldr	r3, [pc, #20]	@ (800576c <FLASH_AcknowledgePageErase+0x1c>)
 8005756:	695b      	ldr	r3, [r3, #20]
 8005758:	4a04      	ldr	r2, [pc, #16]	@ (800576c <FLASH_AcknowledgePageErase+0x1c>)
 800575a:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 800575e:	f023 0302 	bic.w	r3, r3, #2
 8005762:	6153      	str	r3, [r2, #20]
#endif
}
 8005764:	bf00      	nop
 8005766:	46bd      	mov	sp, r7
 8005768:	bc80      	pop	{r7}
 800576a:	4770      	bx	lr
 800576c:	58004000 	.word	0x58004000

08005770 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005770:	b480      	push	{r7}
 8005772:	b087      	sub	sp, #28
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800577a:	2300      	movs	r3, #0
 800577c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800577e:	e140      	b.n	8005a02 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	2101      	movs	r1, #1
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	fa01 f303 	lsl.w	r3, r1, r3
 800578c:	4013      	ands	r3, r2
 800578e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 8132 	beq.w	80059fc <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f003 0303 	and.w	r3, r3, #3
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d005      	beq.n	80057b0 <HAL_GPIO_Init+0x40>
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f003 0303 	and.w	r3, r3, #3
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d130      	bne.n	8005812 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	005b      	lsls	r3, r3, #1
 80057ba:	2203      	movs	r2, #3
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	43db      	mvns	r3, r3
 80057c2:	693a      	ldr	r2, [r7, #16]
 80057c4:	4013      	ands	r3, r2
 80057c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	68da      	ldr	r2, [r3, #12]
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	005b      	lsls	r3, r3, #1
 80057d0:	fa02 f303 	lsl.w	r3, r2, r3
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80057e6:	2201      	movs	r2, #1
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	fa02 f303 	lsl.w	r3, r2, r3
 80057ee:	43db      	mvns	r3, r3
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	4013      	ands	r3, r2
 80057f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	091b      	lsrs	r3, r3, #4
 80057fc:	f003 0201 	and.w	r2, r3, #1
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	fa02 f303 	lsl.w	r3, r2, r3
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	4313      	orrs	r3, r2
 800580a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	693a      	ldr	r2, [r7, #16]
 8005810:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	f003 0303 	and.w	r3, r3, #3
 800581a:	2b03      	cmp	r3, #3
 800581c:	d017      	beq.n	800584e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	005b      	lsls	r3, r3, #1
 8005828:	2203      	movs	r2, #3
 800582a:	fa02 f303 	lsl.w	r3, r2, r3
 800582e:	43db      	mvns	r3, r3
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	4013      	ands	r3, r2
 8005834:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	689a      	ldr	r2, [r3, #8]
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	fa02 f303 	lsl.w	r3, r2, r3
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	4313      	orrs	r3, r2
 8005846:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f003 0303 	and.w	r3, r3, #3
 8005856:	2b02      	cmp	r3, #2
 8005858:	d123      	bne.n	80058a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	08da      	lsrs	r2, r3, #3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	3208      	adds	r2, #8
 8005862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005866:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	f003 0307 	and.w	r3, r3, #7
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	220f      	movs	r2, #15
 8005872:	fa02 f303 	lsl.w	r3, r2, r3
 8005876:	43db      	mvns	r3, r3
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4013      	ands	r3, r2
 800587c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	691a      	ldr	r2, [r3, #16]
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	f003 0307 	and.w	r3, r3, #7
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	fa02 f303 	lsl.w	r3, r2, r3
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	4313      	orrs	r3, r2
 8005892:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	08da      	lsrs	r2, r3, #3
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	3208      	adds	r2, #8
 800589c:	6939      	ldr	r1, [r7, #16]
 800589e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	005b      	lsls	r3, r3, #1
 80058ac:	2203      	movs	r2, #3
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	43db      	mvns	r3, r3
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4013      	ands	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f003 0203 	and.w	r2, r3, #3
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	fa02 f303 	lsl.w	r3, r2, r3
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f000 808c 	beq.w	80059fc <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80058e4:	4a4e      	ldr	r2, [pc, #312]	@ (8005a20 <HAL_GPIO_Init+0x2b0>)
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	089b      	lsrs	r3, r3, #2
 80058ea:	3302      	adds	r3, #2
 80058ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	f003 0303 	and.w	r3, r3, #3
 80058f8:	009b      	lsls	r3, r3, #2
 80058fa:	2207      	movs	r2, #7
 80058fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005900:	43db      	mvns	r3, r3
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	4013      	ands	r3, r2
 8005906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800590e:	d00d      	beq.n	800592c <HAL_GPIO_Init+0x1bc>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	4a44      	ldr	r2, [pc, #272]	@ (8005a24 <HAL_GPIO_Init+0x2b4>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d007      	beq.n	8005928 <HAL_GPIO_Init+0x1b8>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	4a43      	ldr	r2, [pc, #268]	@ (8005a28 <HAL_GPIO_Init+0x2b8>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d101      	bne.n	8005924 <HAL_GPIO_Init+0x1b4>
 8005920:	2302      	movs	r3, #2
 8005922:	e004      	b.n	800592e <HAL_GPIO_Init+0x1be>
 8005924:	2307      	movs	r3, #7
 8005926:	e002      	b.n	800592e <HAL_GPIO_Init+0x1be>
 8005928:	2301      	movs	r3, #1
 800592a:	e000      	b.n	800592e <HAL_GPIO_Init+0x1be>
 800592c:	2300      	movs	r3, #0
 800592e:	697a      	ldr	r2, [r7, #20]
 8005930:	f002 0203 	and.w	r2, r2, #3
 8005934:	0092      	lsls	r2, r2, #2
 8005936:	4093      	lsls	r3, r2
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	4313      	orrs	r3, r2
 800593c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800593e:	4938      	ldr	r1, [pc, #224]	@ (8005a20 <HAL_GPIO_Init+0x2b0>)
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	089b      	lsrs	r3, r3, #2
 8005944:	3302      	adds	r3, #2
 8005946:	693a      	ldr	r2, [r7, #16]
 8005948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800594c:	4b37      	ldr	r3, [pc, #220]	@ (8005a2c <HAL_GPIO_Init+0x2bc>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	43db      	mvns	r3, r3
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	4013      	ands	r3, r2
 800595a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d003      	beq.n	8005970 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	4313      	orrs	r3, r2
 800596e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005970:	4a2e      	ldr	r2, [pc, #184]	@ (8005a2c <HAL_GPIO_Init+0x2bc>)
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005976:	4b2d      	ldr	r3, [pc, #180]	@ (8005a2c <HAL_GPIO_Init+0x2bc>)
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	43db      	mvns	r3, r3
 8005980:	693a      	ldr	r2, [r7, #16]
 8005982:	4013      	ands	r3, r2
 8005984:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d003      	beq.n	800599a <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	4313      	orrs	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800599a:	4a24      	ldr	r2, [pc, #144]	@ (8005a2c <HAL_GPIO_Init+0x2bc>)
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80059a0:	4b22      	ldr	r3, [pc, #136]	@ (8005a2c <HAL_GPIO_Init+0x2bc>)
 80059a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059a6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	43db      	mvns	r3, r3
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	4013      	ands	r3, r2
 80059b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d003      	beq.n	80059c6 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80059c6:	4a19      	ldr	r2, [pc, #100]	@ (8005a2c <HAL_GPIO_Init+0x2bc>)
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80059ce:	4b17      	ldr	r3, [pc, #92]	@ (8005a2c <HAL_GPIO_Init+0x2bc>)
 80059d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059d4:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	43db      	mvns	r3, r3
 80059da:	693a      	ldr	r2, [r7, #16]
 80059dc:	4013      	ands	r3, r2
 80059de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d003      	beq.n	80059f4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80059ec:	693a      	ldr	r2, [r7, #16]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80059f4:	4a0d      	ldr	r2, [pc, #52]	@ (8005a2c <HAL_GPIO_Init+0x2bc>)
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	3301      	adds	r3, #1
 8005a00:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	fa22 f303 	lsr.w	r3, r2, r3
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f47f aeb7 	bne.w	8005780 <HAL_GPIO_Init+0x10>
  }
}
 8005a12:	bf00      	nop
 8005a14:	bf00      	nop
 8005a16:	371c      	adds	r7, #28
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bc80      	pop	{r7}
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	40010000 	.word	0x40010000
 8005a24:	48000400 	.word	0x48000400
 8005a28:	48000800 	.word	0x48000800
 8005a2c:	58000800 	.word	0x58000800

08005a30 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b087      	sub	sp, #28
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005a3e:	e0af      	b.n	8005ba0 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005a40:	2201      	movs	r2, #1
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	fa02 f303 	lsl.w	r3, r2, r3
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 80a2 	beq.w	8005b9a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005a56:	4a59      	ldr	r2, [pc, #356]	@ (8005bbc <HAL_GPIO_DeInit+0x18c>)
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	089b      	lsrs	r3, r3, #2
 8005a5c:	3302      	adds	r3, #2
 8005a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a62:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f003 0303 	and.w	r3, r3, #3
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	2207      	movs	r2, #7
 8005a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	4013      	ands	r3, r2
 8005a76:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005a7e:	d00d      	beq.n	8005a9c <HAL_GPIO_DeInit+0x6c>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a4f      	ldr	r2, [pc, #316]	@ (8005bc0 <HAL_GPIO_DeInit+0x190>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d007      	beq.n	8005a98 <HAL_GPIO_DeInit+0x68>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a4e      	ldr	r2, [pc, #312]	@ (8005bc4 <HAL_GPIO_DeInit+0x194>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d101      	bne.n	8005a94 <HAL_GPIO_DeInit+0x64>
 8005a90:	2302      	movs	r3, #2
 8005a92:	e004      	b.n	8005a9e <HAL_GPIO_DeInit+0x6e>
 8005a94:	2307      	movs	r3, #7
 8005a96:	e002      	b.n	8005a9e <HAL_GPIO_DeInit+0x6e>
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e000      	b.n	8005a9e <HAL_GPIO_DeInit+0x6e>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	697a      	ldr	r2, [r7, #20]
 8005aa0:	f002 0203 	and.w	r2, r2, #3
 8005aa4:	0092      	lsls	r2, r2, #2
 8005aa6:	4093      	lsls	r3, r2
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d136      	bne.n	8005b1c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8005aae:	4b46      	ldr	r3, [pc, #280]	@ (8005bc8 <HAL_GPIO_DeInit+0x198>)
 8005ab0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	43db      	mvns	r3, r3
 8005ab8:	4943      	ldr	r1, [pc, #268]	@ (8005bc8 <HAL_GPIO_DeInit+0x198>)
 8005aba:	4013      	ands	r3, r2
 8005abc:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005ac0:	4b41      	ldr	r3, [pc, #260]	@ (8005bc8 <HAL_GPIO_DeInit+0x198>)
 8005ac2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	43db      	mvns	r3, r3
 8005aca:	493f      	ldr	r1, [pc, #252]	@ (8005bc8 <HAL_GPIO_DeInit+0x198>)
 8005acc:	4013      	ands	r3, r2
 8005ace:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005ad2:	4b3d      	ldr	r3, [pc, #244]	@ (8005bc8 <HAL_GPIO_DeInit+0x198>)
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	43db      	mvns	r3, r3
 8005ada:	493b      	ldr	r1, [pc, #236]	@ (8005bc8 <HAL_GPIO_DeInit+0x198>)
 8005adc:	4013      	ands	r3, r2
 8005ade:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005ae0:	4b39      	ldr	r3, [pc, #228]	@ (8005bc8 <HAL_GPIO_DeInit+0x198>)
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	43db      	mvns	r3, r3
 8005ae8:	4937      	ldr	r1, [pc, #220]	@ (8005bc8 <HAL_GPIO_DeInit+0x198>)
 8005aea:	4013      	ands	r3, r2
 8005aec:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f003 0303 	and.w	r3, r3, #3
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	2207      	movs	r2, #7
 8005af8:	fa02 f303 	lsl.w	r3, r2, r3
 8005afc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005afe:	4a2f      	ldr	r2, [pc, #188]	@ (8005bbc <HAL_GPIO_DeInit+0x18c>)
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	089b      	lsrs	r3, r3, #2
 8005b04:	3302      	adds	r3, #2
 8005b06:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	43da      	mvns	r2, r3
 8005b0e:	482b      	ldr	r0, [pc, #172]	@ (8005bbc <HAL_GPIO_DeInit+0x18c>)
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	089b      	lsrs	r3, r3, #2
 8005b14:	400a      	ands	r2, r1
 8005b16:	3302      	adds	r3, #2
 8005b18:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	005b      	lsls	r3, r3, #1
 8005b24:	2103      	movs	r1, #3
 8005b26:	fa01 f303 	lsl.w	r3, r1, r3
 8005b2a:	431a      	orrs	r2, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	08da      	lsrs	r2, r3, #3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	3208      	adds	r2, #8
 8005b38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	f003 0307 	and.w	r3, r3, #7
 8005b42:	009b      	lsls	r3, r3, #2
 8005b44:	220f      	movs	r2, #15
 8005b46:	fa02 f303 	lsl.w	r3, r2, r3
 8005b4a:	43db      	mvns	r3, r3
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	08d2      	lsrs	r2, r2, #3
 8005b50:	4019      	ands	r1, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	3208      	adds	r2, #8
 8005b56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	005b      	lsls	r3, r3, #1
 8005b62:	2103      	movs	r1, #3
 8005b64:	fa01 f303 	lsl.w	r3, r1, r3
 8005b68:	43db      	mvns	r3, r3
 8005b6a:	401a      	ands	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	685a      	ldr	r2, [r3, #4]
 8005b74:	2101      	movs	r1, #1
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	fa01 f303 	lsl.w	r3, r1, r3
 8005b7c:	43db      	mvns	r3, r3
 8005b7e:	401a      	ands	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	68da      	ldr	r2, [r3, #12]
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	005b      	lsls	r3, r3, #1
 8005b8c:	2103      	movs	r1, #3
 8005b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b92:	43db      	mvns	r3, r3
 8005b94:	401a      	ands	r2, r3
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005ba0:	683a      	ldr	r2, [r7, #0]
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f47f af49 	bne.w	8005a40 <HAL_GPIO_DeInit+0x10>
  }
}
 8005bae:	bf00      	nop
 8005bb0:	bf00      	nop
 8005bb2:	371c      	adds	r7, #28
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bc80      	pop	{r7}
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	40010000 	.word	0x40010000
 8005bc0:	48000400 	.word	0x48000400
 8005bc4:	48000800 	.word	0x48000800
 8005bc8:	58000800 	.word	0x58000800

08005bcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	807b      	strh	r3, [r7, #2]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005bdc:	787b      	ldrb	r3, [r7, #1]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005be2:	887a      	ldrh	r2, [r7, #2]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005be8:	e002      	b.n	8005bf0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005bea:	887a      	ldrh	r2, [r7, #2]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bc80      	pop	{r7}
 8005bf8:	4770      	bx	lr
	...

08005bfc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	4603      	mov	r3, r0
 8005c04:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005c06:	4b08      	ldr	r3, [pc, #32]	@ (8005c28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c08:	68da      	ldr	r2, [r3, #12]
 8005c0a:	88fb      	ldrh	r3, [r7, #6]
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d006      	beq.n	8005c20 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005c12:	4a05      	ldr	r2, [pc, #20]	@ (8005c28 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c14:	88fb      	ldrh	r3, [r7, #6]
 8005c16:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005c18:	88fb      	ldrh	r3, [r7, #6]
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f004 ffb2 	bl	800ab84 <HAL_GPIO_EXTI_Callback>
  }
}
 8005c20:	bf00      	nop
 8005c22:	3708      	adds	r7, #8
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	58000800 	.word	0x58000800

08005c2c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c30:	4b04      	ldr	r3, [pc, #16]	@ (8005c44 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a03      	ldr	r2, [pc, #12]	@ (8005c44 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005c36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c3a:	6013      	str	r3, [r2, #0]
}
 8005c3c:	bf00      	nop
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bc80      	pop	{r7}
 8005c42:	4770      	bx	lr
 8005c44:	58000400 	.word	0x58000400

08005c48 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	460b      	mov	r3, r1
 8005c52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d10c      	bne.n	8005c74 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005c5a:	4b13      	ldr	r3, [pc, #76]	@ (8005ca8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c66:	d10d      	bne.n	8005c84 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005c68:	f000 f83c 	bl	8005ce4 <HAL_PWREx_DisableLowPowerRunMode>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d008      	beq.n	8005c84 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8005c72:	e015      	b.n	8005ca0 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005c74:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca8 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d101      	bne.n	8005c84 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005c80:	f000 f822 	bl	8005cc8 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005c84:	4b09      	ldr	r3, [pc, #36]	@ (8005cac <HAL_PWR_EnterSLEEPMode+0x64>)
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	4a08      	ldr	r2, [pc, #32]	@ (8005cac <HAL_PWR_EnterSLEEPMode+0x64>)
 8005c8a:	f023 0304 	bic.w	r3, r3, #4
 8005c8e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005c90:	78fb      	ldrb	r3, [r7, #3]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005c96:	bf30      	wfi
 8005c98:	e002      	b.n	8005ca0 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005c9a:	bf40      	sev
    __WFE();
 8005c9c:	bf20      	wfe
    __WFE();
 8005c9e:	bf20      	wfe
  }
}
 8005ca0:	3708      	adds	r7, #8
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	58000400 	.word	0x58000400
 8005cac:	e000ed00 	.word	0xe000ed00

08005cb0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005cb4:	4b03      	ldr	r3, [pc, #12]	@ (8005cc4 <HAL_PWREx_GetVoltageRange+0x14>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bc80      	pop	{r7}
 8005cc2:	4770      	bx	lr
 8005cc4:	58000400 	.word	0x58000400

08005cc8 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005ccc:	4b04      	ldr	r3, [pc, #16]	@ (8005ce0 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a03      	ldr	r2, [pc, #12]	@ (8005ce0 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005cd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005cd6:	6013      	str	r3, [r2, #0]
}
 8005cd8:	bf00      	nop
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bc80      	pop	{r7}
 8005cde:	4770      	bx	lr
 8005ce0:	58000400 	.word	0x58000400

08005ce4 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005cea:	4b16      	ldr	r3, [pc, #88]	@ (8005d44 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a15      	ldr	r2, [pc, #84]	@ (8005d44 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005cf0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005cf4:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005cf6:	4b14      	ldr	r3, [pc, #80]	@ (8005d48 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2232      	movs	r2, #50	@ 0x32
 8005cfc:	fb02 f303 	mul.w	r3, r2, r3
 8005d00:	4a12      	ldr	r2, [pc, #72]	@ (8005d4c <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005d02:	fba2 2303 	umull	r2, r3, r2, r3
 8005d06:	0c9b      	lsrs	r3, r3, #18
 8005d08:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005d0a:	e002      	b.n	8005d12 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005d12:	4b0c      	ldr	r3, [pc, #48]	@ (8005d44 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d1e:	d102      	bne.n	8005d26 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1f2      	bne.n	8005d0c <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005d26:	4b07      	ldr	r3, [pc, #28]	@ (8005d44 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005d28:	695b      	ldr	r3, [r3, #20]
 8005d2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d32:	d101      	bne.n	8005d38 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e000      	b.n	8005d3a <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bc80      	pop	{r7}
 8005d42:	4770      	bx	lr
 8005d44:	58000400 	.word	0x58000400
 8005d48:	20000014 	.word	0x20000014
 8005d4c:	431bde83 	.word	0x431bde83

08005d50 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	4603      	mov	r3, r0
 8005d58:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005d5a:	4b10      	ldr	r3, [pc, #64]	@ (8005d9c <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f023 0307 	bic.w	r3, r3, #7
 8005d62:	4a0e      	ldr	r2, [pc, #56]	@ (8005d9c <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005d64:	f043 0302 	orr.w	r3, r3, #2
 8005d68:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8005da0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8005da0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005d70:	f043 0304 	orr.w	r3, r3, #4
 8005d74:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005d76:	79fb      	ldrb	r3, [r7, #7]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005d7c:	bf30      	wfi
 8005d7e:	e002      	b.n	8005d86 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005d80:	bf40      	sev
    __WFE();
 8005d82:	bf20      	wfe
    __WFE();
 8005d84:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005d86:	4b06      	ldr	r3, [pc, #24]	@ (8005da0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005d88:	691b      	ldr	r3, [r3, #16]
 8005d8a:	4a05      	ldr	r2, [pc, #20]	@ (8005da0 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005d8c:	f023 0304 	bic.w	r3, r3, #4
 8005d90:	6113      	str	r3, [r2, #16]
}
 8005d92:	bf00      	nop
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bc80      	pop	{r7}
 8005d9a:	4770      	bx	lr
 8005d9c:	58000400 	.word	0x58000400
 8005da0:	e000ed00 	.word	0xe000ed00

08005da4 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005da4:	b480      	push	{r7}
 8005da6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005da8:	4b06      	ldr	r3, [pc, #24]	@ (8005dc4 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005db0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005db4:	d101      	bne.n	8005dba <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005db6:	2301      	movs	r3, #1
 8005db8:	e000      	b.n	8005dbc <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bc80      	pop	{r7}
 8005dc2:	4770      	bx	lr
 8005dc4:	58000400 	.word	0x58000400

08005dc8 <LL_RCC_HSE_EnableTcxo>:
{
 8005dc8:	b480      	push	{r7}
 8005dca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dd6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005dda:	6013      	str	r3, [r2, #0]
}
 8005ddc:	bf00      	nop
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bc80      	pop	{r7}
 8005de2:	4770      	bx	lr

08005de4 <LL_RCC_HSE_DisableTcxo>:
{
 8005de4:	b480      	push	{r7}
 8005de6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005de8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005df2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005df6:	6013      	str	r3, [r2, #0]
}
 8005df8:	bf00      	nop
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bc80      	pop	{r7}
 8005dfe:	4770      	bx	lr

08005e00 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005e00:	b480      	push	{r7}
 8005e02:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005e04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e12:	d101      	bne.n	8005e18 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005e14:	2301      	movs	r3, #1
 8005e16:	e000      	b.n	8005e1a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bc80      	pop	{r7}
 8005e20:	4770      	bx	lr

08005e22 <LL_RCC_HSE_Enable>:
{
 8005e22:	b480      	push	{r7}
 8005e24:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005e26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e34:	6013      	str	r3, [r2, #0]
}
 8005e36:	bf00      	nop
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	bc80      	pop	{r7}
 8005e3c:	4770      	bx	lr

08005e3e <LL_RCC_HSE_Disable>:
{
 8005e3e:	b480      	push	{r7}
 8005e40:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005e42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e50:	6013      	str	r3, [r2, #0]
}
 8005e52:	bf00      	nop
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bc80      	pop	{r7}
 8005e58:	4770      	bx	lr

08005e5a <LL_RCC_HSE_IsReady>:
{
 8005e5a:	b480      	push	{r7}
 8005e5c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005e5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e6c:	d101      	bne.n	8005e72 <LL_RCC_HSE_IsReady+0x18>
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e000      	b.n	8005e74 <LL_RCC_HSE_IsReady+0x1a>
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bc80      	pop	{r7}
 8005e7a:	4770      	bx	lr

08005e7c <LL_RCC_HSI_Enable>:
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005e80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e8e:	6013      	str	r3, [r2, #0]
}
 8005e90:	bf00      	nop
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bc80      	pop	{r7}
 8005e96:	4770      	bx	lr

08005e98 <LL_RCC_HSI_Disable>:
{
 8005e98:	b480      	push	{r7}
 8005e9a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ea6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005eaa:	6013      	str	r3, [r2, #0]
}
 8005eac:	bf00      	nop
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bc80      	pop	{r7}
 8005eb2:	4770      	bx	lr

08005eb4 <LL_RCC_HSI_IsReady>:
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005eb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ec2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ec6:	d101      	bne.n	8005ecc <LL_RCC_HSI_IsReady+0x18>
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e000      	b.n	8005ece <LL_RCC_HSI_IsReady+0x1a>
 8005ecc:	2300      	movs	r3, #0
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bc80      	pop	{r7}
 8005ed4:	4770      	bx	lr

08005ed6 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005ed6:	b480      	push	{r7}
 8005ed8:	b083      	sub	sp, #12
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005ede:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	061b      	lsls	r3, r3, #24
 8005eec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	604b      	str	r3, [r1, #4]
}
 8005ef4:	bf00      	nop
 8005ef6:	370c      	adds	r7, #12
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bc80      	pop	{r7}
 8005efc:	4770      	bx	lr

08005efe <LL_RCC_LSE_IsReady>:
{
 8005efe:	b480      	push	{r7}
 8005f00:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005f02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f0a:	f003 0302 	and.w	r3, r3, #2
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d101      	bne.n	8005f16 <LL_RCC_LSE_IsReady+0x18>
 8005f12:	2301      	movs	r3, #1
 8005f14:	e000      	b.n	8005f18 <LL_RCC_LSE_IsReady+0x1a>
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bc80      	pop	{r7}
 8005f1e:	4770      	bx	lr

08005f20 <LL_RCC_LSI_Enable>:
{
 8005f20:	b480      	push	{r7}
 8005f22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f30:	f043 0301 	orr.w	r3, r3, #1
 8005f34:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005f38:	bf00      	nop
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bc80      	pop	{r7}
 8005f3e:	4770      	bx	lr

08005f40 <LL_RCC_LSI_Disable>:
{
 8005f40:	b480      	push	{r7}
 8005f42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005f44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f50:	f023 0301 	bic.w	r3, r3, #1
 8005f54:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005f58:	bf00      	nop
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bc80      	pop	{r7}
 8005f5e:	4770      	bx	lr

08005f60 <LL_RCC_LSI_IsReady>:
{
 8005f60:	b480      	push	{r7}
 8005f62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005f64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b02      	cmp	r3, #2
 8005f72:	d101      	bne.n	8005f78 <LL_RCC_LSI_IsReady+0x18>
 8005f74:	2301      	movs	r3, #1
 8005f76:	e000      	b.n	8005f7a <LL_RCC_LSI_IsReady+0x1a>
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bc80      	pop	{r7}
 8005f80:	4770      	bx	lr

08005f82 <LL_RCC_MSI_Enable>:
{
 8005f82:	b480      	push	{r7}
 8005f84:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005f86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f90:	f043 0301 	orr.w	r3, r3, #1
 8005f94:	6013      	str	r3, [r2, #0]
}
 8005f96:	bf00      	nop
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bc80      	pop	{r7}
 8005f9c:	4770      	bx	lr

08005f9e <LL_RCC_MSI_Disable>:
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005fa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fac:	f023 0301 	bic.w	r3, r3, #1
 8005fb0:	6013      	str	r3, [r2, #0]
}
 8005fb2:	bf00      	nop
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bc80      	pop	{r7}
 8005fb8:	4770      	bx	lr

08005fba <LL_RCC_MSI_IsReady>:
{
 8005fba:	b480      	push	{r7}
 8005fbc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005fbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0302 	and.w	r3, r3, #2
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d101      	bne.n	8005fd0 <LL_RCC_MSI_IsReady+0x16>
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e000      	b.n	8005fd2 <LL_RCC_MSI_IsReady+0x18>
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bc80      	pop	{r7}
 8005fd8:	4770      	bx	lr

08005fda <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005fda:	b480      	push	{r7}
 8005fdc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0308 	and.w	r3, r3, #8
 8005fe8:	2b08      	cmp	r3, #8
 8005fea:	d101      	bne.n	8005ff0 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005fec:	2301      	movs	r3, #1
 8005fee:	e000      	b.n	8005ff2 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bc80      	pop	{r7}
 8005ff8:	4770      	bx	lr

08005ffa <LL_RCC_MSI_GetRange>:
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005ffe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006008:	4618      	mov	r0, r3
 800600a:	46bd      	mov	sp, r7
 800600c:	bc80      	pop	{r7}
 800600e:	4770      	bx	lr

08006010 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8006010:	b480      	push	{r7}
 8006012:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8006014:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006018:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800601c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8006020:	4618      	mov	r0, r3
 8006022:	46bd      	mov	sp, r7
 8006024:	bc80      	pop	{r7}
 8006026:	4770      	bx	lr

08006028 <LL_RCC_MSI_SetCalibTrimming>:
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006030:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	021b      	lsls	r3, r3, #8
 800603e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006042:	4313      	orrs	r3, r2
 8006044:	604b      	str	r3, [r1, #4]
}
 8006046:	bf00      	nop
 8006048:	370c      	adds	r7, #12
 800604a:	46bd      	mov	sp, r7
 800604c:	bc80      	pop	{r7}
 800604e:	4770      	bx	lr

08006050 <LL_RCC_SetSysClkSource>:
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006058:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	f023 0203 	bic.w	r2, r3, #3
 8006062:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4313      	orrs	r3, r2
 800606a:	608b      	str	r3, [r1, #8]
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	bc80      	pop	{r7}
 8006074:	4770      	bx	lr

08006076 <LL_RCC_GetSysClkSource>:
{
 8006076:	b480      	push	{r7}
 8006078:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800607a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f003 030c 	and.w	r3, r3, #12
}
 8006084:	4618      	mov	r0, r3
 8006086:	46bd      	mov	sp, r7
 8006088:	bc80      	pop	{r7}
 800608a:	4770      	bx	lr

0800608c <LL_RCC_SetAHBPrescaler>:
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006094:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800609e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	608b      	str	r3, [r1, #8]
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bc80      	pop	{r7}
 80060b0:	4770      	bx	lr

080060b2 <LL_RCC_SetAHB3Prescaler>:
{
 80060b2:	b480      	push	{r7}
 80060b4:	b083      	sub	sp, #12
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80060ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060be:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80060c2:	f023 020f 	bic.w	r2, r3, #15
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	091b      	lsrs	r3, r3, #4
 80060ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060ce:	4313      	orrs	r3, r2
 80060d0:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	bc80      	pop	{r7}
 80060dc:	4770      	bx	lr

080060de <LL_RCC_SetAPB1Prescaler>:
{
 80060de:	b480      	push	{r7}
 80060e0:	b083      	sub	sp, #12
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80060e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80060f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	608b      	str	r3, [r1, #8]
}
 80060fa:	bf00      	nop
 80060fc:	370c      	adds	r7, #12
 80060fe:	46bd      	mov	sp, r7
 8006100:	bc80      	pop	{r7}
 8006102:	4770      	bx	lr

08006104 <LL_RCC_SetAPB2Prescaler>:
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800610c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006116:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4313      	orrs	r3, r2
 800611e:	608b      	str	r3, [r1, #8]
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	bc80      	pop	{r7}
 8006128:	4770      	bx	lr

0800612a <LL_RCC_GetAHBPrescaler>:
{
 800612a:	b480      	push	{r7}
 800612c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800612e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006138:	4618      	mov	r0, r3
 800613a:	46bd      	mov	sp, r7
 800613c:	bc80      	pop	{r7}
 800613e:	4770      	bx	lr

08006140 <LL_RCC_GetAHB3Prescaler>:
{
 8006140:	b480      	push	{r7}
 8006142:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8006144:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006148:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800614c:	011b      	lsls	r3, r3, #4
 800614e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8006152:	4618      	mov	r0, r3
 8006154:	46bd      	mov	sp, r7
 8006156:	bc80      	pop	{r7}
 8006158:	4770      	bx	lr

0800615a <LL_RCC_GetAPB1Prescaler>:
{
 800615a:	b480      	push	{r7}
 800615c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800615e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8006168:	4618      	mov	r0, r3
 800616a:	46bd      	mov	sp, r7
 800616c:	bc80      	pop	{r7}
 800616e:	4770      	bx	lr

08006170 <LL_RCC_GetAPB2Prescaler>:
{
 8006170:	b480      	push	{r7}
 8006172:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8006174:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800617e:	4618      	mov	r0, r3
 8006180:	46bd      	mov	sp, r7
 8006182:	bc80      	pop	{r7}
 8006184:	4770      	bx	lr

08006186 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8006186:	b480      	push	{r7}
 8006188:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800618a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006194:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006198:	6013      	str	r3, [r2, #0]
}
 800619a:	bf00      	nop
 800619c:	46bd      	mov	sp, r7
 800619e:	bc80      	pop	{r7}
 80061a0:	4770      	bx	lr

080061a2 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80061a2:	b480      	push	{r7}
 80061a4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80061a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061b4:	6013      	str	r3, [r2, #0]
}
 80061b6:	bf00      	nop
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bc80      	pop	{r7}
 80061bc:	4770      	bx	lr

080061be <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80061be:	b480      	push	{r7}
 80061c0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80061c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80061d0:	d101      	bne.n	80061d6 <LL_RCC_PLL_IsReady+0x18>
 80061d2:	2301      	movs	r3, #1
 80061d4:	e000      	b.n	80061d8 <LL_RCC_PLL_IsReady+0x1a>
 80061d6:	2300      	movs	r3, #0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	46bd      	mov	sp, r7
 80061dc:	bc80      	pop	{r7}
 80061de:	4770      	bx	lr

080061e0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80061e0:	b480      	push	{r7}
 80061e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80061e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	0a1b      	lsrs	r3, r3, #8
 80061ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bc80      	pop	{r7}
 80061f6:	4770      	bx	lr

080061f8 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80061f8:	b480      	push	{r7}
 80061fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80061fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8006206:	4618      	mov	r0, r3
 8006208:	46bd      	mov	sp, r7
 800620a:	bc80      	pop	{r7}
 800620c:	4770      	bx	lr

0800620e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800620e:	b480      	push	{r7}
 8006210:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006212:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800621c:	4618      	mov	r0, r3
 800621e:	46bd      	mov	sp, r7
 8006220:	bc80      	pop	{r7}
 8006222:	4770      	bx	lr

08006224 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006224:	b480      	push	{r7}
 8006226:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006228:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	f003 0303 	and.w	r3, r3, #3
}
 8006232:	4618      	mov	r0, r3
 8006234:	46bd      	mov	sp, r7
 8006236:	bc80      	pop	{r7}
 8006238:	4770      	bx	lr

0800623a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800623a:	b480      	push	{r7}
 800623c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800623e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800624c:	d101      	bne.n	8006252 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800624e:	2301      	movs	r3, #1
 8006250:	e000      	b.n	8006254 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	46bd      	mov	sp, r7
 8006258:	bc80      	pop	{r7}
 800625a:	4770      	bx	lr

0800625c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800625c:	b480      	push	{r7}
 800625e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006260:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006264:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006268:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800626c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006270:	d101      	bne.n	8006276 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8006272:	2301      	movs	r3, #1
 8006274:	e000      	b.n	8006278 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr

08006280 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006280:	b480      	push	{r7}
 8006282:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006284:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800628e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006292:	d101      	bne.n	8006298 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006294:	2301      	movs	r3, #1
 8006296:	e000      	b.n	800629a <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	46bd      	mov	sp, r7
 800629e:	bc80      	pop	{r7}
 80062a0:	4770      	bx	lr

080062a2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80062a2:	b480      	push	{r7}
 80062a4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80062a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062b4:	d101      	bne.n	80062ba <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80062b6:	2301      	movs	r3, #1
 80062b8:	e000      	b.n	80062bc <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	46bd      	mov	sp, r7
 80062c0:	bc80      	pop	{r7}
 80062c2:	4770      	bx	lr

080062c4 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b088      	sub	sp, #32
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d101      	bne.n	80062d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e36f      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062d6:	f7ff fece 	bl	8006076 <LL_RCC_GetSysClkSource>
 80062da:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062dc:	f7ff ffa2 	bl	8006224 <LL_RCC_PLL_GetMainSource>
 80062e0:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0320 	and.w	r3, r3, #32
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f000 80c4 	beq.w	8006478 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d005      	beq.n	8006302 <HAL_RCC_OscConfig+0x3e>
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	2b0c      	cmp	r3, #12
 80062fa:	d176      	bne.n	80063ea <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d173      	bne.n	80063ea <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a1b      	ldr	r3, [r3, #32]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e353      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006312:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0308 	and.w	r3, r3, #8
 800631c:	2b00      	cmp	r3, #0
 800631e:	d005      	beq.n	800632c <HAL_RCC_OscConfig+0x68>
 8006320:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800632a:	e006      	b.n	800633a <HAL_RCC_OscConfig+0x76>
 800632c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006330:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006334:	091b      	lsrs	r3, r3, #4
 8006336:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800633a:	4293      	cmp	r3, r2
 800633c:	d222      	bcs.n	8006384 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006342:	4618      	mov	r0, r3
 8006344:	f000 fd3c 	bl	8006dc0 <RCC_SetFlashLatencyFromMSIRange>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e331      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006352:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800635c:	f043 0308 	orr.w	r3, r3, #8
 8006360:	6013      	str	r3, [r2, #0]
 8006362:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006370:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006374:	4313      	orrs	r3, r2
 8006376:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800637c:	4618      	mov	r0, r3
 800637e:	f7ff fe53 	bl	8006028 <LL_RCC_MSI_SetCalibTrimming>
 8006382:	e021      	b.n	80063c8 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006384:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800638e:	f043 0308 	orr.w	r3, r3, #8
 8006392:	6013      	str	r3, [r2, #0]
 8006394:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063a6:	4313      	orrs	r3, r2
 80063a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7ff fe3a 	bl	8006028 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b8:	4618      	mov	r0, r3
 80063ba:	f000 fd01 	bl	8006dc0 <RCC_SetFlashLatencyFromMSIRange>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d001      	beq.n	80063c8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e2f6      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80063c8:	f000 fcc2 	bl	8006d50 <HAL_RCC_GetHCLKFreq>
 80063cc:	4603      	mov	r3, r0
 80063ce:	4aa7      	ldr	r2, [pc, #668]	@ (800666c <HAL_RCC_OscConfig+0x3a8>)
 80063d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 80063d2:	4ba7      	ldr	r3, [pc, #668]	@ (8006670 <HAL_RCC_OscConfig+0x3ac>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7fc f9ae 	bl	8002738 <HAL_InitTick>
 80063dc:	4603      	mov	r3, r0
 80063de:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80063e0:	7cfb      	ldrb	r3, [r7, #19]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d047      	beq.n	8006476 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 80063e6:	7cfb      	ldrb	r3, [r7, #19]
 80063e8:	e2e5      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a1b      	ldr	r3, [r3, #32]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d02c      	beq.n	800644c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80063f2:	f7ff fdc6 	bl	8005f82 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80063f6:	f7fc f9a9 	bl	800274c <HAL_GetTick>
 80063fa:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80063fc:	e008      	b.n	8006410 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80063fe:	f7fc f9a5 	bl	800274c <HAL_GetTick>
 8006402:	4602      	mov	r2, r0
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	2b02      	cmp	r3, #2
 800640a:	d901      	bls.n	8006410 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e2d2      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006410:	f7ff fdd3 	bl	8005fba <LL_RCC_MSI_IsReady>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d0f1      	beq.n	80063fe <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800641a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006424:	f043 0308 	orr.w	r3, r3, #8
 8006428:	6013      	str	r3, [r2, #0]
 800642a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006438:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800643c:	4313      	orrs	r3, r2
 800643e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006444:	4618      	mov	r0, r3
 8006446:	f7ff fdef 	bl	8006028 <LL_RCC_MSI_SetCalibTrimming>
 800644a:	e015      	b.n	8006478 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800644c:	f7ff fda7 	bl	8005f9e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006450:	f7fc f97c 	bl	800274c <HAL_GetTick>
 8006454:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006456:	e008      	b.n	800646a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006458:	f7fc f978 	bl	800274c <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	2b02      	cmp	r3, #2
 8006464:	d901      	bls.n	800646a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e2a5      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 800646a:	f7ff fda6 	bl	8005fba <LL_RCC_MSI_IsReady>
 800646e:	4603      	mov	r3, r0
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1f1      	bne.n	8006458 <HAL_RCC_OscConfig+0x194>
 8006474:	e000      	b.n	8006478 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006476:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 0301 	and.w	r3, r3, #1
 8006480:	2b00      	cmp	r3, #0
 8006482:	d058      	beq.n	8006536 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	2b08      	cmp	r3, #8
 8006488:	d005      	beq.n	8006496 <HAL_RCC_OscConfig+0x1d2>
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	2b0c      	cmp	r3, #12
 800648e:	d108      	bne.n	80064a2 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	2b03      	cmp	r3, #3
 8006494:	d105      	bne.n	80064a2 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d14b      	bne.n	8006536 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e289      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80064a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80064b4:	4313      	orrs	r3, r2
 80064b6:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064c0:	d102      	bne.n	80064c8 <HAL_RCC_OscConfig+0x204>
 80064c2:	f7ff fcae 	bl	8005e22 <LL_RCC_HSE_Enable>
 80064c6:	e00d      	b.n	80064e4 <HAL_RCC_OscConfig+0x220>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80064d0:	d104      	bne.n	80064dc <HAL_RCC_OscConfig+0x218>
 80064d2:	f7ff fc79 	bl	8005dc8 <LL_RCC_HSE_EnableTcxo>
 80064d6:	f7ff fca4 	bl	8005e22 <LL_RCC_HSE_Enable>
 80064da:	e003      	b.n	80064e4 <HAL_RCC_OscConfig+0x220>
 80064dc:	f7ff fcaf 	bl	8005e3e <LL_RCC_HSE_Disable>
 80064e0:	f7ff fc80 	bl	8005de4 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d012      	beq.n	8006512 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064ec:	f7fc f92e 	bl	800274c <HAL_GetTick>
 80064f0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80064f2:	e008      	b.n	8006506 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064f4:	f7fc f92a 	bl	800274c <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	2b64      	cmp	r3, #100	@ 0x64
 8006500:	d901      	bls.n	8006506 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e257      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8006506:	f7ff fca8 	bl	8005e5a <LL_RCC_HSE_IsReady>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d0f1      	beq.n	80064f4 <HAL_RCC_OscConfig+0x230>
 8006510:	e011      	b.n	8006536 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006512:	f7fc f91b 	bl	800274c <HAL_GetTick>
 8006516:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006518:	e008      	b.n	800652c <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800651a:	f7fc f917 	bl	800274c <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	2b64      	cmp	r3, #100	@ 0x64
 8006526:	d901      	bls.n	800652c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e244      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 800652c:	f7ff fc95 	bl	8005e5a <LL_RCC_HSE_IsReady>
 8006530:	4603      	mov	r3, r0
 8006532:	2b00      	cmp	r3, #0
 8006534:	d1f1      	bne.n	800651a <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 0302 	and.w	r3, r3, #2
 800653e:	2b00      	cmp	r3, #0
 8006540:	d046      	beq.n	80065d0 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	2b04      	cmp	r3, #4
 8006546:	d005      	beq.n	8006554 <HAL_RCC_OscConfig+0x290>
 8006548:	69fb      	ldr	r3, [r7, #28]
 800654a:	2b0c      	cmp	r3, #12
 800654c:	d10e      	bne.n	800656c <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800654e:	69bb      	ldr	r3, [r7, #24]
 8006550:	2b02      	cmp	r3, #2
 8006552:	d10b      	bne.n	800656c <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	691b      	ldr	r3, [r3, #16]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d101      	bne.n	8006560 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e22a      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	695b      	ldr	r3, [r3, #20]
 8006564:	4618      	mov	r0, r3
 8006566:	f7ff fcb6 	bl	8005ed6 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800656a:	e031      	b.n	80065d0 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	691b      	ldr	r3, [r3, #16]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d019      	beq.n	80065a8 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006574:	f7ff fc82 	bl	8005e7c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006578:	f7fc f8e8 	bl	800274c <HAL_GetTick>
 800657c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800657e:	e008      	b.n	8006592 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006580:	f7fc f8e4 	bl	800274c <HAL_GetTick>
 8006584:	4602      	mov	r2, r0
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	2b02      	cmp	r3, #2
 800658c:	d901      	bls.n	8006592 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e211      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006592:	f7ff fc8f 	bl	8005eb4 <LL_RCC_HSI_IsReady>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d0f1      	beq.n	8006580 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	695b      	ldr	r3, [r3, #20]
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7ff fc98 	bl	8005ed6 <LL_RCC_HSI_SetCalibTrimming>
 80065a6:	e013      	b.n	80065d0 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80065a8:	f7ff fc76 	bl	8005e98 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ac:	f7fc f8ce 	bl	800274c <HAL_GetTick>
 80065b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80065b2:	e008      	b.n	80065c6 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065b4:	f7fc f8ca 	bl	800274c <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d901      	bls.n	80065c6 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e1f7      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 80065c6:	f7ff fc75 	bl	8005eb4 <LL_RCC_HSI_IsReady>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d1f1      	bne.n	80065b4 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 0308 	and.w	r3, r3, #8
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d06e      	beq.n	80066ba <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d056      	beq.n	8006692 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 80065e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065ec:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	69da      	ldr	r2, [r3, #28]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f003 0310 	and.w	r3, r3, #16
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d031      	beq.n	8006660 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f003 0302 	and.w	r3, r3, #2
 8006602:	2b00      	cmp	r3, #0
 8006604:	d006      	beq.n	8006614 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800660c:	2b00      	cmp	r3, #0
 800660e:	d101      	bne.n	8006614 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	e1d0      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b00      	cmp	r3, #0
 800661c:	d013      	beq.n	8006646 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 800661e:	f7ff fc8f 	bl	8005f40 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006622:	f7fc f893 	bl	800274c <HAL_GetTick>
 8006626:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8006628:	e008      	b.n	800663c <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800662a:	f7fc f88f 	bl	800274c <HAL_GetTick>
 800662e:	4602      	mov	r2, r0
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	1ad3      	subs	r3, r2, r3
 8006634:	2b11      	cmp	r3, #17
 8006636:	d901      	bls.n	800663c <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8006638:	2303      	movs	r3, #3
 800663a:	e1bc      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 800663c:	f7ff fc90 	bl	8005f60 <LL_RCC_LSI_IsReady>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1f1      	bne.n	800662a <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8006646:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800664a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800664e:	f023 0210 	bic.w	r2, r3, #16
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	69db      	ldr	r3, [r3, #28]
 8006656:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800665a:	4313      	orrs	r3, r2
 800665c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006660:	f7ff fc5e 	bl	8005f20 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006664:	f7fc f872 	bl	800274c <HAL_GetTick>
 8006668:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800666a:	e00c      	b.n	8006686 <HAL_RCC_OscConfig+0x3c2>
 800666c:	20000014 	.word	0x20000014
 8006670:	20000018 	.word	0x20000018
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006674:	f7fc f86a 	bl	800274c <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b11      	cmp	r3, #17
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e197      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8006686:	f7ff fc6b 	bl	8005f60 <LL_RCC_LSI_IsReady>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d0f1      	beq.n	8006674 <HAL_RCC_OscConfig+0x3b0>
 8006690:	e013      	b.n	80066ba <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006692:	f7ff fc55 	bl	8005f40 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006696:	f7fc f859 	bl	800274c <HAL_GetTick>
 800669a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800669c:	e008      	b.n	80066b0 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800669e:	f7fc f855 	bl	800274c <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	2b11      	cmp	r3, #17
 80066aa:	d901      	bls.n	80066b0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e182      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 80066b0:	f7ff fc56 	bl	8005f60 <LL_RCC_LSI_IsReady>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d1f1      	bne.n	800669e <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0304 	and.w	r3, r3, #4
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	f000 80d8 	beq.w	8006878 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80066c8:	f7ff fb6c 	bl	8005da4 <LL_PWR_IsEnabledBkUpAccess>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d113      	bne.n	80066fa <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80066d2:	f7ff faab 	bl	8005c2c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066d6:	f7fc f839 	bl	800274c <HAL_GetTick>
 80066da:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80066dc:	e008      	b.n	80066f0 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066de:	f7fc f835 	bl	800274c <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	d901      	bls.n	80066f0 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e162      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80066f0:	f7ff fb58 	bl	8005da4 <LL_PWR_IsEnabledBkUpAccess>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d0f1      	beq.n	80066de <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d07b      	beq.n	80067fa <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	2b85      	cmp	r3, #133	@ 0x85
 8006708:	d003      	beq.n	8006712 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	2b05      	cmp	r3, #5
 8006710:	d109      	bne.n	8006726 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006712:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800671a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800671e:	f043 0304 	orr.w	r3, r3, #4
 8006722:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006726:	f7fc f811 	bl	800274c <HAL_GetTick>
 800672a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800672c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006734:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006738:	f043 0301 	orr.w	r3, r3, #1
 800673c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006740:	e00a      	b.n	8006758 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006742:	f7fc f803 	bl	800274c <HAL_GetTick>
 8006746:	4602      	mov	r2, r0
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	1ad3      	subs	r3, r2, r3
 800674c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006750:	4293      	cmp	r3, r2
 8006752:	d901      	bls.n	8006758 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e12e      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006758:	f7ff fbd1 	bl	8005efe <LL_RCC_LSE_IsReady>
 800675c:	4603      	mov	r3, r0
 800675e:	2b00      	cmp	r3, #0
 8006760:	d0ef      	beq.n	8006742 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	2b81      	cmp	r3, #129	@ 0x81
 8006768:	d003      	beq.n	8006772 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	2b85      	cmp	r3, #133	@ 0x85
 8006770:	d121      	bne.n	80067b6 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006772:	f7fb ffeb 	bl	800274c <HAL_GetTick>
 8006776:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006778:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800677c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006780:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006784:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006788:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800678c:	e00a      	b.n	80067a4 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800678e:	f7fb ffdd 	bl	800274c <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	f241 3288 	movw	r2, #5000	@ 0x1388
 800679c:	4293      	cmp	r3, r2
 800679e:	d901      	bls.n	80067a4 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e108      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80067a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d0ec      	beq.n	800678e <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80067b4:	e060      	b.n	8006878 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067b6:	f7fb ffc9 	bl	800274c <HAL_GetTick>
 80067ba:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80067bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80067d0:	e00a      	b.n	80067e8 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067d2:	f7fb ffbb 	bl	800274c <HAL_GetTick>
 80067d6:	4602      	mov	r2, r0
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	1ad3      	subs	r3, r2, r3
 80067dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d901      	bls.n	80067e8 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e0e6      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80067e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1ec      	bne.n	80067d2 <HAL_RCC_OscConfig+0x50e>
 80067f8:	e03e      	b.n	8006878 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067fa:	f7fb ffa7 	bl	800274c <HAL_GetTick>
 80067fe:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006800:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006808:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800680c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006810:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006814:	e00a      	b.n	800682c <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006816:	f7fb ff99 	bl	800274c <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006824:	4293      	cmp	r3, r2
 8006826:	d901      	bls.n	800682c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8006828:	2303      	movs	r3, #3
 800682a:	e0c4      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800682c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006830:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006834:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1ec      	bne.n	8006816 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800683c:	f7fb ff86 	bl	800274c <HAL_GetTick>
 8006840:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006842:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800684a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800684e:	f023 0301 	bic.w	r3, r3, #1
 8006852:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006856:	e00a      	b.n	800686e <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006858:	f7fb ff78 	bl	800274c <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006866:	4293      	cmp	r3, r2
 8006868:	d901      	bls.n	800686e <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e0a3      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 800686e:	f7ff fb46 	bl	8005efe <LL_RCC_LSE_IsReady>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	d1ef      	bne.n	8006858 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687c:	2b00      	cmp	r3, #0
 800687e:	f000 8099 	beq.w	80069b4 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	2b0c      	cmp	r3, #12
 8006886:	d06c      	beq.n	8006962 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688c:	2b02      	cmp	r3, #2
 800688e:	d14b      	bne.n	8006928 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006890:	f7ff fc87 	bl	80061a2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006894:	f7fb ff5a 	bl	800274c <HAL_GetTick>
 8006898:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800689a:	e008      	b.n	80068ae <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800689c:	f7fb ff56 	bl	800274c <HAL_GetTick>
 80068a0:	4602      	mov	r2, r0
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	2b0a      	cmp	r3, #10
 80068a8:	d901      	bls.n	80068ae <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e083      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80068ae:	f7ff fc86 	bl	80061be <LL_RCC_PLL_IsReady>
 80068b2:	4603      	mov	r3, r0
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1f1      	bne.n	800689c <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068bc:	68da      	ldr	r2, [r3, #12]
 80068be:	4b40      	ldr	r3, [pc, #256]	@ (80069c0 <HAL_RCC_OscConfig+0x6fc>)
 80068c0:	4013      	ands	r3, r2
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80068ca:	4311      	orrs	r1, r2
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80068d0:	0212      	lsls	r2, r2, #8
 80068d2:	4311      	orrs	r1, r2
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80068d8:	4311      	orrs	r1, r2
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80068de:	4311      	orrs	r1, r2
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80068e4:	430a      	orrs	r2, r1
 80068e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068ea:	4313      	orrs	r3, r2
 80068ec:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068ee:	f7ff fc4a 	bl	8006186 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80068f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068f6:	68db      	ldr	r3, [r3, #12]
 80068f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006900:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006902:	f7fb ff23 	bl	800274c <HAL_GetTick>
 8006906:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006908:	e008      	b.n	800691c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800690a:	f7fb ff1f 	bl	800274c <HAL_GetTick>
 800690e:	4602      	mov	r2, r0
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	1ad3      	subs	r3, r2, r3
 8006914:	2b0a      	cmp	r3, #10
 8006916:	d901      	bls.n	800691c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8006918:	2303      	movs	r3, #3
 800691a:	e04c      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 800691c:	f7ff fc4f 	bl	80061be <LL_RCC_PLL_IsReady>
 8006920:	4603      	mov	r3, r0
 8006922:	2b00      	cmp	r3, #0
 8006924:	d0f1      	beq.n	800690a <HAL_RCC_OscConfig+0x646>
 8006926:	e045      	b.n	80069b4 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006928:	f7ff fc3b 	bl	80061a2 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800692c:	f7fb ff0e 	bl	800274c <HAL_GetTick>
 8006930:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006932:	e008      	b.n	8006946 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006934:	f7fb ff0a 	bl	800274c <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	2b0a      	cmp	r3, #10
 8006940:	d901      	bls.n	8006946 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e037      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006946:	f7ff fc3a 	bl	80061be <LL_RCC_PLL_IsReady>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1f1      	bne.n	8006934 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8006950:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006954:	68da      	ldr	r2, [r3, #12]
 8006956:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800695a:	4b1a      	ldr	r3, [pc, #104]	@ (80069c4 <HAL_RCC_OscConfig+0x700>)
 800695c:	4013      	ands	r3, r2
 800695e:	60cb      	str	r3, [r1, #12]
 8006960:	e028      	b.n	80069b4 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006966:	2b01      	cmp	r3, #1
 8006968:	d101      	bne.n	800696e <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e023      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800696e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	f003 0203 	and.w	r2, r3, #3
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006980:	429a      	cmp	r2, r3
 8006982:	d115      	bne.n	80069b0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800698e:	429a      	cmp	r2, r3
 8006990:	d10e      	bne.n	80069b0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699c:	021b      	lsls	r3, r3, #8
 800699e:	429a      	cmp	r2, r3
 80069a0:	d106      	bne.n	80069b0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d001      	beq.n	80069b4 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e000      	b.n	80069b6 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3720      	adds	r7, #32
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	11c1808c 	.word	0x11c1808c
 80069c4:	eefefffc 	.word	0xeefefffc

080069c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d101      	bne.n	80069dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e10f      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069dc:	4b89      	ldr	r3, [pc, #548]	@ (8006c04 <HAL_RCC_ClockConfig+0x23c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0307 	and.w	r3, r3, #7
 80069e4:	683a      	ldr	r2, [r7, #0]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d91b      	bls.n	8006a22 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069ea:	4b86      	ldr	r3, [pc, #536]	@ (8006c04 <HAL_RCC_ClockConfig+0x23c>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f023 0207 	bic.w	r2, r3, #7
 80069f2:	4984      	ldr	r1, [pc, #528]	@ (8006c04 <HAL_RCC_ClockConfig+0x23c>)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069fa:	f7fb fea7 	bl	800274c <HAL_GetTick>
 80069fe:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a00:	e008      	b.n	8006a14 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006a02:	f7fb fea3 	bl	800274c <HAL_GetTick>
 8006a06:	4602      	mov	r2, r0
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d901      	bls.n	8006a14 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e0f3      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a14:	4b7b      	ldr	r3, [pc, #492]	@ (8006c04 <HAL_RCC_ClockConfig+0x23c>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	683a      	ldr	r2, [r7, #0]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d1ef      	bne.n	8006a02 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d016      	beq.n	8006a5c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7ff fb2a 	bl	800608c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a38:	f7fb fe88 	bl	800274c <HAL_GetTick>
 8006a3c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006a3e:	e008      	b.n	8006a52 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a40:	f7fb fe84 	bl	800274c <HAL_GetTick>
 8006a44:	4602      	mov	r2, r0
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	1ad3      	subs	r3, r2, r3
 8006a4a:	2b02      	cmp	r3, #2
 8006a4c:	d901      	bls.n	8006a52 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e0d4      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006a52:	f7ff fbf2 	bl	800623a <LL_RCC_IsActiveFlag_HPRE>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d0f1      	beq.n	8006a40 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d016      	beq.n	8006a96 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	695b      	ldr	r3, [r3, #20]
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f7ff fb20 	bl	80060b2 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a72:	f7fb fe6b 	bl	800274c <HAL_GetTick>
 8006a76:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006a78:	e008      	b.n	8006a8c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a7a:	f7fb fe67 	bl	800274c <HAL_GetTick>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	1ad3      	subs	r3, r2, r3
 8006a84:	2b02      	cmp	r3, #2
 8006a86:	d901      	bls.n	8006a8c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006a88:	2303      	movs	r3, #3
 8006a8a:	e0b7      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006a8c:	f7ff fbe6 	bl	800625c <LL_RCC_IsActiveFlag_SHDHPRE>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d0f1      	beq.n	8006a7a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 0304 	and.w	r3, r3, #4
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d016      	beq.n	8006ad0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7ff fb19 	bl	80060de <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006aac:	f7fb fe4e 	bl	800274c <HAL_GetTick>
 8006ab0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006ab2:	e008      	b.n	8006ac6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006ab4:	f7fb fe4a 	bl	800274c <HAL_GetTick>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	2b02      	cmp	r3, #2
 8006ac0:	d901      	bls.n	8006ac6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e09a      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006ac6:	f7ff fbdb 	bl	8006280 <LL_RCC_IsActiveFlag_PPRE1>
 8006aca:	4603      	mov	r3, r0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d0f1      	beq.n	8006ab4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0308 	and.w	r3, r3, #8
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d017      	beq.n	8006b0c <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	691b      	ldr	r3, [r3, #16]
 8006ae0:	00db      	lsls	r3, r3, #3
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7ff fb0e 	bl	8006104 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006ae8:	f7fb fe30 	bl	800274c <HAL_GetTick>
 8006aec:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006aee:	e008      	b.n	8006b02 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006af0:	f7fb fe2c 	bl	800274c <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d901      	bls.n	8006b02 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e07c      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006b02:	f7ff fbce 	bl	80062a2 <LL_RCC_IsActiveFlag_PPRE2>
 8006b06:	4603      	mov	r3, r0
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d0f1      	beq.n	8006af0 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0301 	and.w	r3, r3, #1
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d043      	beq.n	8006ba0 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	2b02      	cmp	r3, #2
 8006b1e:	d106      	bne.n	8006b2e <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006b20:	f7ff f99b 	bl	8005e5a <LL_RCC_HSE_IsReady>
 8006b24:	4603      	mov	r3, r0
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d11e      	bne.n	8006b68 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e066      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	2b03      	cmp	r3, #3
 8006b34:	d106      	bne.n	8006b44 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006b36:	f7ff fb42 	bl	80061be <LL_RCC_PLL_IsReady>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d113      	bne.n	8006b68 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e05b      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d106      	bne.n	8006b5a <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006b4c:	f7ff fa35 	bl	8005fba <LL_RCC_MSI_IsReady>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d108      	bne.n	8006b68 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e050      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006b5a:	f7ff f9ab 	bl	8005eb4 <LL_RCC_HSI_IsReady>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d101      	bne.n	8006b68 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	e049      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f7ff fa6f 	bl	8006050 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b72:	f7fb fdeb 	bl	800274c <HAL_GetTick>
 8006b76:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b78:	e00a      	b.n	8006b90 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b7a:	f7fb fde7 	bl	800274c <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d901      	bls.n	8006b90 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006b8c:	2303      	movs	r3, #3
 8006b8e:	e035      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b90:	f7ff fa71 	bl	8006076 <LL_RCC_GetSysClkSource>
 8006b94:	4602      	mov	r2, r0
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d1ec      	bne.n	8006b7a <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ba0:	4b18      	ldr	r3, [pc, #96]	@ (8006c04 <HAL_RCC_ClockConfig+0x23c>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0307 	and.w	r3, r3, #7
 8006ba8:	683a      	ldr	r2, [r7, #0]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d21b      	bcs.n	8006be6 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bae:	4b15      	ldr	r3, [pc, #84]	@ (8006c04 <HAL_RCC_ClockConfig+0x23c>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f023 0207 	bic.w	r2, r3, #7
 8006bb6:	4913      	ldr	r1, [pc, #76]	@ (8006c04 <HAL_RCC_ClockConfig+0x23c>)
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006bbe:	f7fb fdc5 	bl	800274c <HAL_GetTick>
 8006bc2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bc4:	e008      	b.n	8006bd8 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006bc6:	f7fb fdc1 	bl	800274c <HAL_GetTick>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	2b02      	cmp	r3, #2
 8006bd2:	d901      	bls.n	8006bd8 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006bd4:	2303      	movs	r3, #3
 8006bd6:	e011      	b.n	8006bfc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8006c04 <HAL_RCC_ClockConfig+0x23c>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0307 	and.w	r3, r3, #7
 8006be0:	683a      	ldr	r2, [r7, #0]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d1ef      	bne.n	8006bc6 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006be6:	f000 f8b3 	bl	8006d50 <HAL_RCC_GetHCLKFreq>
 8006bea:	4603      	mov	r3, r0
 8006bec:	4a06      	ldr	r2, [pc, #24]	@ (8006c08 <HAL_RCC_ClockConfig+0x240>)
 8006bee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8006bf0:	4b06      	ldr	r3, [pc, #24]	@ (8006c0c <HAL_RCC_ClockConfig+0x244>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7fb fd9f 	bl	8002738 <HAL_InitTick>
 8006bfa:	4603      	mov	r3, r0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3710      	adds	r7, #16
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	58004000 	.word	0x58004000
 8006c08:	20000014 	.word	0x20000014
 8006c0c:	20000018 	.word	0x20000018

08006c10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c10:	b590      	push	{r4, r7, lr}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006c16:	2300      	movs	r3, #0
 8006c18:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c1e:	f7ff fa2a 	bl	8006076 <LL_RCC_GetSysClkSource>
 8006c22:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c24:	f7ff fafe 	bl	8006224 <LL_RCC_PLL_GetMainSource>
 8006c28:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d005      	beq.n	8006c3c <HAL_RCC_GetSysClockFreq+0x2c>
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	2b0c      	cmp	r3, #12
 8006c34:	d139      	bne.n	8006caa <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d136      	bne.n	8006caa <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006c3c:	f7ff f9cd 	bl	8005fda <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d115      	bne.n	8006c72 <HAL_RCC_GetSysClockFreq+0x62>
 8006c46:	f7ff f9c8 	bl	8005fda <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d106      	bne.n	8006c5e <HAL_RCC_GetSysClockFreq+0x4e>
 8006c50:	f7ff f9d3 	bl	8005ffa <LL_RCC_MSI_GetRange>
 8006c54:	4603      	mov	r3, r0
 8006c56:	0a1b      	lsrs	r3, r3, #8
 8006c58:	f003 030f 	and.w	r3, r3, #15
 8006c5c:	e005      	b.n	8006c6a <HAL_RCC_GetSysClockFreq+0x5a>
 8006c5e:	f7ff f9d7 	bl	8006010 <LL_RCC_MSI_GetRangeAfterStandby>
 8006c62:	4603      	mov	r3, r0
 8006c64:	0a1b      	lsrs	r3, r3, #8
 8006c66:	f003 030f 	and.w	r3, r3, #15
 8006c6a:	4a36      	ldr	r2, [pc, #216]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x134>)
 8006c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c70:	e014      	b.n	8006c9c <HAL_RCC_GetSysClockFreq+0x8c>
 8006c72:	f7ff f9b2 	bl	8005fda <LL_RCC_MSI_IsEnabledRangeSelect>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d106      	bne.n	8006c8a <HAL_RCC_GetSysClockFreq+0x7a>
 8006c7c:	f7ff f9bd 	bl	8005ffa <LL_RCC_MSI_GetRange>
 8006c80:	4603      	mov	r3, r0
 8006c82:	091b      	lsrs	r3, r3, #4
 8006c84:	f003 030f 	and.w	r3, r3, #15
 8006c88:	e005      	b.n	8006c96 <HAL_RCC_GetSysClockFreq+0x86>
 8006c8a:	f7ff f9c1 	bl	8006010 <LL_RCC_MSI_GetRangeAfterStandby>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	091b      	lsrs	r3, r3, #4
 8006c92:	f003 030f 	and.w	r3, r3, #15
 8006c96:	4a2b      	ldr	r2, [pc, #172]	@ (8006d44 <HAL_RCC_GetSysClockFreq+0x134>)
 8006c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c9c:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d115      	bne.n	8006cd0 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006ca8:	e012      	b.n	8006cd0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	2b04      	cmp	r3, #4
 8006cae:	d102      	bne.n	8006cb6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006cb0:	4b25      	ldr	r3, [pc, #148]	@ (8006d48 <HAL_RCC_GetSysClockFreq+0x138>)
 8006cb2:	617b      	str	r3, [r7, #20]
 8006cb4:	e00c      	b.n	8006cd0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	2b08      	cmp	r3, #8
 8006cba:	d109      	bne.n	8006cd0 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006cbc:	f7ff f8a0 	bl	8005e00 <LL_RCC_HSE_IsEnabledDiv2>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d102      	bne.n	8006ccc <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006cc6:	4b20      	ldr	r3, [pc, #128]	@ (8006d48 <HAL_RCC_GetSysClockFreq+0x138>)
 8006cc8:	617b      	str	r3, [r7, #20]
 8006cca:	e001      	b.n	8006cd0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0x13c>)
 8006cce:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006cd0:	f7ff f9d1 	bl	8006076 <LL_RCC_GetSysClkSource>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b0c      	cmp	r3, #12
 8006cd8:	d12f      	bne.n	8006d3a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006cda:	f7ff faa3 	bl	8006224 <LL_RCC_PLL_GetMainSource>
 8006cde:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2b02      	cmp	r3, #2
 8006ce4:	d003      	beq.n	8006cee <HAL_RCC_GetSysClockFreq+0xde>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b03      	cmp	r3, #3
 8006cea:	d003      	beq.n	8006cf4 <HAL_RCC_GetSysClockFreq+0xe4>
 8006cec:	e00d      	b.n	8006d0a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006cee:	4b16      	ldr	r3, [pc, #88]	@ (8006d48 <HAL_RCC_GetSysClockFreq+0x138>)
 8006cf0:	60fb      	str	r3, [r7, #12]
        break;
 8006cf2:	e00d      	b.n	8006d10 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006cf4:	f7ff f884 	bl	8005e00 <LL_RCC_HSE_IsEnabledDiv2>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d102      	bne.n	8006d04 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006cfe:	4b12      	ldr	r3, [pc, #72]	@ (8006d48 <HAL_RCC_GetSysClockFreq+0x138>)
 8006d00:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006d02:	e005      	b.n	8006d10 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006d04:	4b11      	ldr	r3, [pc, #68]	@ (8006d4c <HAL_RCC_GetSysClockFreq+0x13c>)
 8006d06:	60fb      	str	r3, [r7, #12]
        break;
 8006d08:	e002      	b.n	8006d10 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	60fb      	str	r3, [r7, #12]
        break;
 8006d0e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006d10:	f7ff fa66 	bl	80061e0 <LL_RCC_PLL_GetN>
 8006d14:	4602      	mov	r2, r0
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	fb03 f402 	mul.w	r4, r3, r2
 8006d1c:	f7ff fa77 	bl	800620e <LL_RCC_PLL_GetDivider>
 8006d20:	4603      	mov	r3, r0
 8006d22:	091b      	lsrs	r3, r3, #4
 8006d24:	3301      	adds	r3, #1
 8006d26:	fbb4 f4f3 	udiv	r4, r4, r3
 8006d2a:	f7ff fa65 	bl	80061f8 <LL_RCC_PLL_GetR>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	0f5b      	lsrs	r3, r3, #29
 8006d32:	3301      	adds	r3, #1
 8006d34:	fbb4 f3f3 	udiv	r3, r4, r3
 8006d38:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006d3a:	697b      	ldr	r3, [r7, #20]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	371c      	adds	r7, #28
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd90      	pop	{r4, r7, pc}
 8006d44:	080235b8 	.word	0x080235b8
 8006d48:	00f42400 	.word	0x00f42400
 8006d4c:	01e84800 	.word	0x01e84800

08006d50 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d50:	b598      	push	{r3, r4, r7, lr}
 8006d52:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006d54:	f7ff ff5c 	bl	8006c10 <HAL_RCC_GetSysClockFreq>
 8006d58:	4604      	mov	r4, r0
 8006d5a:	f7ff f9e6 	bl	800612a <LL_RCC_GetAHBPrescaler>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	091b      	lsrs	r3, r3, #4
 8006d62:	f003 030f 	and.w	r3, r3, #15
 8006d66:	4a03      	ldr	r2, [pc, #12]	@ (8006d74 <HAL_RCC_GetHCLKFreq+0x24>)
 8006d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d6c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	bd98      	pop	{r3, r4, r7, pc}
 8006d74:	08023558 	.word	0x08023558

08006d78 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d78:	b598      	push	{r3, r4, r7, lr}
 8006d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006d7c:	f7ff ffe8 	bl	8006d50 <HAL_RCC_GetHCLKFreq>
 8006d80:	4604      	mov	r4, r0
 8006d82:	f7ff f9ea 	bl	800615a <LL_RCC_GetAPB1Prescaler>
 8006d86:	4603      	mov	r3, r0
 8006d88:	0a1b      	lsrs	r3, r3, #8
 8006d8a:	4a03      	ldr	r2, [pc, #12]	@ (8006d98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d90:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	bd98      	pop	{r3, r4, r7, pc}
 8006d98:	08023598 	.word	0x08023598

08006d9c <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d9c:	b598      	push	{r3, r4, r7, lr}
 8006d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006da0:	f7ff ffd6 	bl	8006d50 <HAL_RCC_GetHCLKFreq>
 8006da4:	4604      	mov	r4, r0
 8006da6:	f7ff f9e3 	bl	8006170 <LL_RCC_GetAPB2Prescaler>
 8006daa:	4603      	mov	r3, r0
 8006dac:	0adb      	lsrs	r3, r3, #11
 8006dae:	4a03      	ldr	r2, [pc, #12]	@ (8006dbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006db4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	bd98      	pop	{r3, r4, r7, pc}
 8006dbc:	08023598 	.word	0x08023598

08006dc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006dc0:	b590      	push	{r4, r7, lr}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	091b      	lsrs	r3, r3, #4
 8006dcc:	f003 030f 	and.w	r3, r3, #15
 8006dd0:	4a10      	ldr	r2, [pc, #64]	@ (8006e14 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dd6:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006dd8:	f7ff f9b2 	bl	8006140 <LL_RCC_GetAHB3Prescaler>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	091b      	lsrs	r3, r3, #4
 8006de0:	f003 030f 	and.w	r3, r3, #15
 8006de4:	4a0c      	ldr	r2, [pc, #48]	@ (8006e18 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8006df0:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	4a09      	ldr	r2, [pc, #36]	@ (8006e1c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006df6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dfa:	0c9c      	lsrs	r4, r3, #18
 8006dfc:	f7fe ff58 	bl	8005cb0 <HAL_PWREx_GetVoltageRange>
 8006e00:	4603      	mov	r3, r0
 8006e02:	4619      	mov	r1, r3
 8006e04:	4620      	mov	r0, r4
 8006e06:	f000 f80b 	bl	8006e20 <RCC_SetFlashLatency>
 8006e0a:	4603      	mov	r3, r0
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3714      	adds	r7, #20
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd90      	pop	{r4, r7, pc}
 8006e14:	080235b8 	.word	0x080235b8
 8006e18:	08023558 	.word	0x08023558
 8006e1c:	431bde83 	.word	0x431bde83

08006e20 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08e      	sub	sp, #56	@ 0x38
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006e2a:	4a3a      	ldr	r2, [pc, #232]	@ (8006f14 <RCC_SetFlashLatency+0xf4>)
 8006e2c:	f107 0320 	add.w	r3, r7, #32
 8006e30:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006e34:	6018      	str	r0, [r3, #0]
 8006e36:	3304      	adds	r3, #4
 8006e38:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006e3a:	4a37      	ldr	r2, [pc, #220]	@ (8006f18 <RCC_SetFlashLatency+0xf8>)
 8006e3c:	f107 0318 	add.w	r3, r7, #24
 8006e40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006e44:	6018      	str	r0, [r3, #0]
 8006e46:	3304      	adds	r3, #4
 8006e48:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006e4a:	4a34      	ldr	r2, [pc, #208]	@ (8006f1c <RCC_SetFlashLatency+0xfc>)
 8006e4c:	f107 030c 	add.w	r3, r7, #12
 8006e50:	ca07      	ldmia	r2, {r0, r1, r2}
 8006e52:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006e56:	2300      	movs	r3, #0
 8006e58:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e60:	d11b      	bne.n	8006e9a <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006e62:	2300      	movs	r3, #0
 8006e64:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e66:	e014      	b.n	8006e92 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e6a:	005b      	lsls	r3, r3, #1
 8006e6c:	3338      	adds	r3, #56	@ 0x38
 8006e6e:	443b      	add	r3, r7
 8006e70:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006e74:	461a      	mov	r2, r3
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d807      	bhi.n	8006e8c <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	3338      	adds	r3, #56	@ 0x38
 8006e82:	443b      	add	r3, r7
 8006e84:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006e88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e8a:	e021      	b.n	8006ed0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e8e:	3301      	adds	r3, #1
 8006e90:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d9e7      	bls.n	8006e68 <RCC_SetFlashLatency+0x48>
 8006e98:	e01a      	b.n	8006ed0 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e9e:	e014      	b.n	8006eca <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea2:	005b      	lsls	r3, r3, #1
 8006ea4:	3338      	adds	r3, #56	@ 0x38
 8006ea6:	443b      	add	r3, r7
 8006ea8:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006eac:	461a      	mov	r2, r3
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d807      	bhi.n	8006ec4 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	3338      	adds	r3, #56	@ 0x38
 8006eba:	443b      	add	r3, r7
 8006ebc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006ec0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ec2:	e005      	b.n	8006ed0 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ecc:	2b02      	cmp	r3, #2
 8006ece:	d9e7      	bls.n	8006ea0 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006ed0:	4b13      	ldr	r3, [pc, #76]	@ (8006f20 <RCC_SetFlashLatency+0x100>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f023 0207 	bic.w	r2, r3, #7
 8006ed8:	4911      	ldr	r1, [pc, #68]	@ (8006f20 <RCC_SetFlashLatency+0x100>)
 8006eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006edc:	4313      	orrs	r3, r2
 8006ede:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006ee0:	f7fb fc34 	bl	800274c <HAL_GetTick>
 8006ee4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006ee6:	e008      	b.n	8006efa <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006ee8:	f7fb fc30 	bl	800274c <HAL_GetTick>
 8006eec:	4602      	mov	r2, r0
 8006eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d901      	bls.n	8006efa <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	e007      	b.n	8006f0a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006efa:	4b09      	ldr	r3, [pc, #36]	@ (8006f20 <RCC_SetFlashLatency+0x100>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0307 	and.w	r3, r3, #7
 8006f02:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d1ef      	bne.n	8006ee8 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3738      	adds	r7, #56	@ 0x38
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	080229d8 	.word	0x080229d8
 8006f18:	080229e0 	.word	0x080229e0
 8006f1c:	080229e8 	.word	0x080229e8
 8006f20:	58004000 	.word	0x58004000

08006f24 <LL_RCC_LSE_IsReady>:
{
 8006f24:	b480      	push	{r7}
 8006f26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006f28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f30:	f003 0302 	and.w	r3, r3, #2
 8006f34:	2b02      	cmp	r3, #2
 8006f36:	d101      	bne.n	8006f3c <LL_RCC_LSE_IsReady+0x18>
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e000      	b.n	8006f3e <LL_RCC_LSE_IsReady+0x1a>
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bc80      	pop	{r7}
 8006f44:	4770      	bx	lr

08006f46 <LL_RCC_SetUSARTClockSource>:
{
 8006f46:	b480      	push	{r7}
 8006f48:	b083      	sub	sp, #12
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006f4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f52:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	0c1b      	lsrs	r3, r3, #16
 8006f5a:	43db      	mvns	r3, r3
 8006f5c:	401a      	ands	r2, r3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f66:	4313      	orrs	r3, r2
 8006f68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f6c:	bf00      	nop
 8006f6e:	370c      	adds	r7, #12
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bc80      	pop	{r7}
 8006f74:	4770      	bx	lr

08006f76 <LL_RCC_SetI2SClockSource>:
{
 8006f76:	b480      	push	{r7}
 8006f78:	b083      	sub	sp, #12
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006f7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f86:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f96:	bf00      	nop
 8006f98:	370c      	adds	r7, #12
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bc80      	pop	{r7}
 8006f9e:	4770      	bx	lr

08006fa0 <LL_RCC_SetLPUARTClockSource>:
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006fa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006fb4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bc80      	pop	{r7}
 8006fc8:	4770      	bx	lr

08006fca <LL_RCC_SetI2CClockSource>:
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006fd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fd6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	091b      	lsrs	r3, r3, #4
 8006fde:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006fe2:	43db      	mvns	r3, r3
 8006fe4:	401a      	ands	r2, r3
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	011b      	lsls	r3, r3, #4
 8006fea:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006fee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006ff8:	bf00      	nop
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bc80      	pop	{r7}
 8007000:	4770      	bx	lr

08007002 <LL_RCC_SetLPTIMClockSource>:
{
 8007002:	b480      	push	{r7}
 8007004:	b083      	sub	sp, #12
 8007006:	af00      	add	r7, sp, #0
 8007008:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800700a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800700e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	0c1b      	lsrs	r3, r3, #16
 8007016:	041b      	lsls	r3, r3, #16
 8007018:	43db      	mvns	r3, r3
 800701a:	401a      	ands	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	041b      	lsls	r3, r3, #16
 8007020:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007024:	4313      	orrs	r3, r2
 8007026:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800702a:	bf00      	nop
 800702c:	370c      	adds	r7, #12
 800702e:	46bd      	mov	sp, r7
 8007030:	bc80      	pop	{r7}
 8007032:	4770      	bx	lr

08007034 <LL_RCC_SetRNGClockSource>:
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800703c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007040:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007044:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007048:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4313      	orrs	r3, r2
 8007050:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007054:	bf00      	nop
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	bc80      	pop	{r7}
 800705c:	4770      	bx	lr

0800705e <LL_RCC_SetADCClockSource>:
{
 800705e:	b480      	push	{r7}
 8007060:	b083      	sub	sp, #12
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8007066:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800706a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800706e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007072:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4313      	orrs	r3, r2
 800707a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800707e:	bf00      	nop
 8007080:	370c      	adds	r7, #12
 8007082:	46bd      	mov	sp, r7
 8007084:	bc80      	pop	{r7}
 8007086:	4770      	bx	lr

08007088 <LL_RCC_SetRTCClockSource>:
{
 8007088:	b480      	push	{r7}
 800708a:	b083      	sub	sp, #12
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007090:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007098:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800709c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80070a8:	bf00      	nop
 80070aa:	370c      	adds	r7, #12
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bc80      	pop	{r7}
 80070b0:	4770      	bx	lr

080070b2 <LL_RCC_GetRTCClockSource>:
{
 80070b2:	b480      	push	{r7}
 80070b4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80070b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bc80      	pop	{r7}
 80070c8:	4770      	bx	lr

080070ca <LL_RCC_ForceBackupDomainReset>:
{
 80070ca:	b480      	push	{r7}
 80070cc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80070ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80070da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80070e2:	bf00      	nop
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bc80      	pop	{r7}
 80070e8:	4770      	bx	lr

080070ea <LL_RCC_ReleaseBackupDomainReset>:
{
 80070ea:	b480      	push	{r7}
 80070ec:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80070ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80070fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007102:	bf00      	nop
 8007104:	46bd      	mov	sp, r7
 8007106:	bc80      	pop	{r7}
 8007108:	4770      	bx	lr
	...

0800710c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b086      	sub	sp, #24
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8007114:	2300      	movs	r3, #0
 8007116:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8007118:	2300      	movs	r3, #0
 800711a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800711c:	2300      	movs	r3, #0
 800711e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d058      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800712c:	f7fe fd7e 	bl	8005c2c <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007130:	f7fb fb0c 	bl	800274c <HAL_GetTick>
 8007134:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8007136:	e009      	b.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007138:	f7fb fb08 	bl	800274c <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	2b02      	cmp	r3, #2
 8007144:	d902      	bls.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	74fb      	strb	r3, [r7, #19]
        break;
 800714a:	e006      	b.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800714c:	4b7b      	ldr	r3, [pc, #492]	@ (800733c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007154:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007158:	d1ee      	bne.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800715a:	7cfb      	ldrb	r3, [r7, #19]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d13c      	bne.n	80071da <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8007160:	f7ff ffa7 	bl	80070b2 <LL_RCC_GetRTCClockSource>
 8007164:	4602      	mov	r2, r0
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800716a:	429a      	cmp	r2, r3
 800716c:	d00f      	beq.n	800718e <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800716e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007176:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800717a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800717c:	f7ff ffa5 	bl	80070ca <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007180:	f7ff ffb3 	bl	80070ea <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007184:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	f003 0302 	and.w	r3, r3, #2
 8007194:	2b00      	cmp	r3, #0
 8007196:	d014      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007198:	f7fb fad8 	bl	800274c <HAL_GetTick>
 800719c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800719e:	e00b      	b.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071a0:	f7fb fad4 	bl	800274c <HAL_GetTick>
 80071a4:	4602      	mov	r2, r0
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	1ad3      	subs	r3, r2, r3
 80071aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d902      	bls.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 80071b2:	2303      	movs	r3, #3
 80071b4:	74fb      	strb	r3, [r7, #19]
            break;
 80071b6:	e004      	b.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 80071b8:	f7ff feb4 	bl	8006f24 <LL_RCC_LSE_IsReady>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d1ee      	bne.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 80071c2:	7cfb      	ldrb	r3, [r7, #19]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d105      	bne.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071cc:	4618      	mov	r0, r3
 80071ce:	f7ff ff5b 	bl	8007088 <LL_RCC_SetRTCClockSource>
 80071d2:	e004      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80071d4:	7cfb      	ldrb	r3, [r7, #19]
 80071d6:	74bb      	strb	r3, [r7, #18]
 80071d8:	e001      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071da:	7cfb      	ldrb	r3, [r7, #19]
 80071dc:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d004      	beq.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7ff fea9 	bl	8006f46 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 0302 	and.w	r3, r3, #2
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d004      	beq.n	800720a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	4618      	mov	r0, r3
 8007206:	f7ff fe9e 	bl	8006f46 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f003 0320 	and.w	r3, r3, #32
 8007212:	2b00      	cmp	r3, #0
 8007214:	d004      	beq.n	8007220 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	691b      	ldr	r3, [r3, #16]
 800721a:	4618      	mov	r0, r3
 800721c:	f7ff fec0 	bl	8006fa0 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007228:	2b00      	cmp	r3, #0
 800722a:	d004      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6a1b      	ldr	r3, [r3, #32]
 8007230:	4618      	mov	r0, r3
 8007232:	f7ff fee6 	bl	8007002 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800723e:	2b00      	cmp	r3, #0
 8007240:	d004      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007246:	4618      	mov	r0, r3
 8007248:	f7ff fedb 	bl	8007002 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007254:	2b00      	cmp	r3, #0
 8007256:	d004      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725c:	4618      	mov	r0, r3
 800725e:	f7ff fed0 	bl	8007002 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800726a:	2b00      	cmp	r3, #0
 800726c:	d004      	beq.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	695b      	ldr	r3, [r3, #20]
 8007272:	4618      	mov	r0, r3
 8007274:	f7ff fea9 	bl	8006fca <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007280:	2b00      	cmp	r3, #0
 8007282:	d004      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	699b      	ldr	r3, [r3, #24]
 8007288:	4618      	mov	r0, r3
 800728a:	f7ff fe9e 	bl	8006fca <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007296:	2b00      	cmp	r3, #0
 8007298:	d004      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	69db      	ldr	r3, [r3, #28]
 800729e:	4618      	mov	r0, r3
 80072a0:	f7ff fe93 	bl	8006fca <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f003 0310 	and.w	r3, r3, #16
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d011      	beq.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7ff fe5e 	bl	8006f76 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072c2:	d107      	bne.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 80072c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072d2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d010      	beq.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072e4:	4618      	mov	r0, r3
 80072e6:	f7ff fea5 	bl	8007034 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d107      	bne.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80072f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007300:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800730a:	2b00      	cmp	r3, #0
 800730c:	d011      	beq.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007312:	4618      	mov	r0, r3
 8007314:	f7ff fea3 	bl	800705e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800731c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007320:	d107      	bne.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800732c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007330:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8007332:	7cbb      	ldrb	r3, [r7, #18]
}
 8007334:	4618      	mov	r0, r3
 8007336:	3718      	adds	r7, #24
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}
 800733c:	58000400 	.word	0x58000400

08007340 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d071      	beq.n	8007436 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007358:	b2db      	uxtb	r3, r3
 800735a:	2b00      	cmp	r3, #0
 800735c:	d106      	bne.n	800736c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fa ff14 	bl	8002194 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2202      	movs	r2, #2
 8007370:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007374:	4b32      	ldr	r3, [pc, #200]	@ (8007440 <HAL_RTC_Init+0x100>)
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	f003 0310 	and.w	r3, r3, #16
 800737c:	2b10      	cmp	r3, #16
 800737e:	d051      	beq.n	8007424 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007380:	4b2f      	ldr	r3, [pc, #188]	@ (8007440 <HAL_RTC_Init+0x100>)
 8007382:	22ca      	movs	r2, #202	@ 0xca
 8007384:	625a      	str	r2, [r3, #36]	@ 0x24
 8007386:	4b2e      	ldr	r3, [pc, #184]	@ (8007440 <HAL_RTC_Init+0x100>)
 8007388:	2253      	movs	r2, #83	@ 0x53
 800738a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 fa11 	bl	80077b4 <RTC_EnterInitMode>
 8007392:	4603      	mov	r3, r0
 8007394:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8007396:	7bfb      	ldrb	r3, [r7, #15]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d13f      	bne.n	800741c <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800739c:	4b28      	ldr	r3, [pc, #160]	@ (8007440 <HAL_RTC_Init+0x100>)
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	4a27      	ldr	r2, [pc, #156]	@ (8007440 <HAL_RTC_Init+0x100>)
 80073a2:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 80073a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073aa:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80073ac:	4b24      	ldr	r3, [pc, #144]	@ (8007440 <HAL_RTC_Init+0x100>)
 80073ae:	699a      	ldr	r2, [r3, #24]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6859      	ldr	r1, [r3, #4]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	4319      	orrs	r1, r3
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	430b      	orrs	r3, r1
 80073c0:	491f      	ldr	r1, [pc, #124]	@ (8007440 <HAL_RTC_Init+0x100>)
 80073c2:	4313      	orrs	r3, r2
 80073c4:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	68da      	ldr	r2, [r3, #12]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	041b      	lsls	r3, r3, #16
 80073d0:	491b      	ldr	r1, [pc, #108]	@ (8007440 <HAL_RTC_Init+0x100>)
 80073d2:	4313      	orrs	r3, r2
 80073d4:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80073d6:	4b1a      	ldr	r3, [pc, #104]	@ (8007440 <HAL_RTC_Init+0x100>)
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e6:	430b      	orrs	r3, r1
 80073e8:	4915      	ldr	r1, [pc, #84]	@ (8007440 <HAL_RTC_Init+0x100>)
 80073ea:	4313      	orrs	r3, r2
 80073ec:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f000 fa14 	bl	800781c <RTC_ExitInitMode>
 80073f4:	4603      	mov	r3, r0
 80073f6:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 80073f8:	7bfb      	ldrb	r3, [r7, #15]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d10e      	bne.n	800741c <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 80073fe:	4b10      	ldr	r3, [pc, #64]	@ (8007440 <HAL_RTC_Init+0x100>)
 8007400:	699b      	ldr	r3, [r3, #24]
 8007402:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a19      	ldr	r1, [r3, #32]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	69db      	ldr	r3, [r3, #28]
 800740e:	4319      	orrs	r1, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	695b      	ldr	r3, [r3, #20]
 8007414:	430b      	orrs	r3, r1
 8007416:	490a      	ldr	r1, [pc, #40]	@ (8007440 <HAL_RTC_Init+0x100>)
 8007418:	4313      	orrs	r3, r2
 800741a:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800741c:	4b08      	ldr	r3, [pc, #32]	@ (8007440 <HAL_RTC_Init+0x100>)
 800741e:	22ff      	movs	r2, #255	@ 0xff
 8007420:	625a      	str	r2, [r3, #36]	@ 0x24
 8007422:	e001      	b.n	8007428 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8007424:	2300      	movs	r3, #0
 8007426:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007428:	7bfb      	ldrb	r3, [r7, #15]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d103      	bne.n	8007436 <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2201      	movs	r2, #1
 8007432:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8007436:	7bfb      	ldrb	r3, [r7, #15]
}
 8007438:	4618      	mov	r0, r3
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	40002800 	.word	0x40002800

08007444 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007444:	b590      	push	{r4, r7, lr}
 8007446:	b087      	sub	sp, #28
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8007450:	2300      	movs	r3, #0
 8007452:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800745a:	2b01      	cmp	r3, #1
 800745c:	d101      	bne.n	8007462 <HAL_RTC_SetAlarm_IT+0x1e>
 800745e:	2302      	movs	r3, #2
 8007460:	e0f3      	b.n	800764a <HAL_RTC_SetAlarm_IT+0x206>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2201      	movs	r2, #1
 8007466:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2202      	movs	r2, #2
 800746e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8007472:	4b78      	ldr	r3, [pc, #480]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 8007474:	68db      	ldr	r3, [r3, #12]
 8007476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800747a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007482:	d06a      	beq.n	800755a <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d13a      	bne.n	8007500 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800748a:	4b72      	ldr	r3, [pc, #456]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007492:	2b00      	cmp	r3, #0
 8007494:	d102      	bne.n	800749c <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	2200      	movs	r2, #0
 800749a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	695b      	ldr	r3, [r3, #20]
 80074a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	4618      	mov	r0, r3
 80074aa:	f000 f9f5 	bl	8007898 <RTC_ByteToBcd2>
 80074ae:	4603      	mov	r3, r0
 80074b0:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	785b      	ldrb	r3, [r3, #1]
 80074b6:	4618      	mov	r0, r3
 80074b8:	f000 f9ee 	bl	8007898 <RTC_ByteToBcd2>
 80074bc:	4603      	mov	r3, r0
 80074be:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80074c0:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	789b      	ldrb	r3, [r3, #2]
 80074c6:	4618      	mov	r0, r3
 80074c8:	f000 f9e6 	bl	8007898 <RTC_ByteToBcd2>
 80074cc:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80074ce:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	78db      	ldrb	r3, [r3, #3]
 80074d6:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80074d8:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80074e2:	4618      	mov	r0, r3
 80074e4:	f000 f9d8 	bl	8007898 <RTC_ByteToBcd2>
 80074e8:	4603      	mov	r3, r0
 80074ea:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80074ec:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80074f4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80074fa:	4313      	orrs	r3, r2
 80074fc:	617b      	str	r3, [r7, #20]
 80074fe:	e02c      	b.n	800755a <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	695b      	ldr	r3, [r3, #20]
 8007504:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8007508:	d00d      	beq.n	8007526 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	695b      	ldr	r3, [r3, #20]
 800750e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007512:	d008      	beq.n	8007526 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007514:	4b4f      	ldr	r3, [pc, #316]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 8007516:	699b      	ldr	r3, [r3, #24]
 8007518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800751c:	2b00      	cmp	r3, #0
 800751e:	d102      	bne.n	8007526 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	2200      	movs	r2, #0
 8007524:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	785b      	ldrb	r3, [r3, #1]
 8007530:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007532:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007534:	68ba      	ldr	r2, [r7, #8]
 8007536:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007538:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	78db      	ldrb	r3, [r3, #3]
 800753e:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007540:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007548:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800754a:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007550:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007556:	4313      	orrs	r3, r2
 8007558:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800755a:	4b3e      	ldr	r3, [pc, #248]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 800755c:	22ca      	movs	r2, #202	@ 0xca
 800755e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007560:	4b3c      	ldr	r3, [pc, #240]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 8007562:	2253      	movs	r2, #83	@ 0x53
 8007564:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800756a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800756e:	d12c      	bne.n	80075ca <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007570:	4b38      	ldr	r3, [pc, #224]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 8007572:	699b      	ldr	r3, [r3, #24]
 8007574:	4a37      	ldr	r2, [pc, #220]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 8007576:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800757a:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800757c:	4b35      	ldr	r3, [pc, #212]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 800757e:	2201      	movs	r2, #1
 8007580:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007588:	d107      	bne.n	800759a <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	699a      	ldr	r2, [r3, #24]
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	69db      	ldr	r3, [r3, #28]
 8007592:	4930      	ldr	r1, [pc, #192]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 8007594:	4313      	orrs	r3, r2
 8007596:	644b      	str	r3, [r1, #68]	@ 0x44
 8007598:	e006      	b.n	80075a8 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800759a:	4a2e      	ldr	r2, [pc, #184]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80075a0:	4a2c      	ldr	r2, [pc, #176]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	699b      	ldr	r3, [r3, #24]
 80075a6:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80075a8:	4a2a      	ldr	r2, [pc, #168]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075b4:	f043 0201 	orr.w	r2, r3, #1
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80075bc:	4b25      	ldr	r3, [pc, #148]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075be:	699b      	ldr	r3, [r3, #24]
 80075c0:	4a24      	ldr	r2, [pc, #144]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075c2:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 80075c6:	6193      	str	r3, [r2, #24]
 80075c8:	e02b      	b.n	8007622 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80075ca:	4b22      	ldr	r3, [pc, #136]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	4a21      	ldr	r2, [pc, #132]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075d0:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80075d4:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80075d6:	4b1f      	ldr	r3, [pc, #124]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075d8:	2202      	movs	r2, #2
 80075da:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075e2:	d107      	bne.n	80075f4 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	699a      	ldr	r2, [r3, #24]
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	69db      	ldr	r3, [r3, #28]
 80075ec:	4919      	ldr	r1, [pc, #100]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075ee:	4313      	orrs	r3, r2
 80075f0:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80075f2:	e006      	b.n	8007602 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80075f4:	4a17      	ldr	r2, [pc, #92]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80075fa:	4a16      	ldr	r2, [pc, #88]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	699b      	ldr	r3, [r3, #24]
 8007600:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8007602:	4a14      	ldr	r2, [pc, #80]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800760e:	f043 0202 	orr.w	r2, r3, #2
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007616:	4b0f      	ldr	r3, [pc, #60]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 8007618:	699b      	ldr	r3, [r3, #24]
 800761a:	4a0e      	ldr	r2, [pc, #56]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 800761c:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8007620:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007622:	4b0d      	ldr	r3, [pc, #52]	@ (8007658 <HAL_RTC_SetAlarm_IT+0x214>)
 8007624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007628:	4a0b      	ldr	r2, [pc, #44]	@ (8007658 <HAL_RTC_SetAlarm_IT+0x214>)
 800762a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800762e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007632:	4b08      	ldr	r3, [pc, #32]	@ (8007654 <HAL_RTC_SetAlarm_IT+0x210>)
 8007634:	22ff      	movs	r2, #255	@ 0xff
 8007636:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2201      	movs	r2, #1
 800763c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	371c      	adds	r7, #28
 800764e:	46bd      	mov	sp, r7
 8007650:	bd90      	pop	{r4, r7, pc}
 8007652:	bf00      	nop
 8007654:	40002800 	.word	0x40002800
 8007658:	58000800 	.word	0x58000800

0800765c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800765c:	b480      	push	{r7}
 800765e:	b083      	sub	sp, #12
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800766c:	2b01      	cmp	r3, #1
 800766e:	d101      	bne.n	8007674 <HAL_RTC_DeactivateAlarm+0x18>
 8007670:	2302      	movs	r3, #2
 8007672:	e048      	b.n	8007706 <HAL_RTC_DeactivateAlarm+0xaa>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2202      	movs	r2, #2
 8007680:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007684:	4b22      	ldr	r3, [pc, #136]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007686:	22ca      	movs	r2, #202	@ 0xca
 8007688:	625a      	str	r2, [r3, #36]	@ 0x24
 800768a:	4b21      	ldr	r3, [pc, #132]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 800768c:	2253      	movs	r2, #83	@ 0x53
 800768e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007696:	d115      	bne.n	80076c4 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007698:	4b1d      	ldr	r3, [pc, #116]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 800769a:	699b      	ldr	r3, [r3, #24]
 800769c:	4a1c      	ldr	r2, [pc, #112]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 800769e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80076a2:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80076a4:	4b1a      	ldr	r3, [pc, #104]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076a8:	4a19      	ldr	r2, [pc, #100]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80076ae:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076b4:	f023 0201 	bic.w	r2, r3, #1
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80076bc:	4b14      	ldr	r3, [pc, #80]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076be:	2201      	movs	r2, #1
 80076c0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80076c2:	e014      	b.n	80076ee <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80076c4:	4b12      	ldr	r3, [pc, #72]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076c6:	699b      	ldr	r3, [r3, #24]
 80076c8:	4a11      	ldr	r2, [pc, #68]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076ca:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80076ce:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80076d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076d4:	4a0e      	ldr	r2, [pc, #56]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80076da:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076e0:	f023 0202 	bic.w	r2, r3, #2
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80076e8:	4b09      	ldr	r3, [pc, #36]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076ea:	2202      	movs	r2, #2
 80076ec:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076ee:	4b08      	ldr	r3, [pc, #32]	@ (8007710 <HAL_RTC_DeactivateAlarm+0xb4>)
 80076f0:	22ff      	movs	r2, #255	@ 0xff
 80076f2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	370c      	adds	r7, #12
 800770a:	46bd      	mov	sp, r7
 800770c:	bc80      	pop	{r7}
 800770e:	4770      	bx	lr
 8007710:	40002800 	.word	0x40002800

08007714 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800771c:	4b11      	ldr	r3, [pc, #68]	@ (8007764 <HAL_RTC_AlarmIRQHandler+0x50>)
 800771e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007724:	4013      	ands	r3, r2
 8007726:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f003 0301 	and.w	r3, r3, #1
 800772e:	2b00      	cmp	r3, #0
 8007730:	d005      	beq.n	800773e <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007732:	4b0c      	ldr	r3, [pc, #48]	@ (8007764 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007734:	2201      	movs	r2, #1
 8007736:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f7fb fa8a 	bl	8002c52 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f003 0302 	and.w	r3, r3, #2
 8007744:	2b00      	cmp	r3, #0
 8007746:	d005      	beq.n	8007754 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007748:	4b06      	ldr	r3, [pc, #24]	@ (8007764 <HAL_RTC_AlarmIRQHandler+0x50>)
 800774a:	2202      	movs	r2, #2
 800774c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 f94a 	bl	80079e8 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800775c:	bf00      	nop
 800775e:	3710      	adds	r7, #16
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	40002800 	.word	0x40002800

08007768 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007770:	4b0f      	ldr	r3, [pc, #60]	@ (80077b0 <HAL_RTC_WaitForSynchro+0x48>)
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	4a0e      	ldr	r2, [pc, #56]	@ (80077b0 <HAL_RTC_WaitForSynchro+0x48>)
 8007776:	f023 0320 	bic.w	r3, r3, #32
 800777a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800777c:	f7fa ffe6 	bl	800274c <HAL_GetTick>
 8007780:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007782:	e009      	b.n	8007798 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007784:	f7fa ffe2 	bl	800274c <HAL_GetTick>
 8007788:	4602      	mov	r2, r0
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	1ad3      	subs	r3, r2, r3
 800778e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007792:	d901      	bls.n	8007798 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	e006      	b.n	80077a6 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007798:	4b05      	ldr	r3, [pc, #20]	@ (80077b0 <HAL_RTC_WaitForSynchro+0x48>)
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	f003 0320 	and.w	r3, r3, #32
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d0ef      	beq.n	8007784 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3710      	adds	r7, #16
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}
 80077ae:	bf00      	nop
 80077b0:	40002800 	.word	0x40002800

080077b4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b084      	sub	sp, #16
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80077bc:	2300      	movs	r3, #0
 80077be:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80077c0:	4b15      	ldr	r3, [pc, #84]	@ (8007818 <RTC_EnterInitMode+0x64>)
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d120      	bne.n	800780e <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80077cc:	4b12      	ldr	r3, [pc, #72]	@ (8007818 <RTC_EnterInitMode+0x64>)
 80077ce:	68db      	ldr	r3, [r3, #12]
 80077d0:	4a11      	ldr	r2, [pc, #68]	@ (8007818 <RTC_EnterInitMode+0x64>)
 80077d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077d6:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80077d8:	f7fa ffb8 	bl	800274c <HAL_GetTick>
 80077dc:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80077de:	e00d      	b.n	80077fc <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80077e0:	f7fa ffb4 	bl	800274c <HAL_GetTick>
 80077e4:	4602      	mov	r2, r0
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80077ee:	d905      	bls.n	80077fc <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2203      	movs	r2, #3
 80077f8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80077fc:	4b06      	ldr	r3, [pc, #24]	@ (8007818 <RTC_EnterInitMode+0x64>)
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007804:	2b00      	cmp	r3, #0
 8007806:	d102      	bne.n	800780e <RTC_EnterInitMode+0x5a>
 8007808:	7bfb      	ldrb	r3, [r7, #15]
 800780a:	2b03      	cmp	r3, #3
 800780c:	d1e8      	bne.n	80077e0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800780e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007810:	4618      	mov	r0, r3
 8007812:	3710      	adds	r7, #16
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	40002800 	.word	0x40002800

0800781c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007824:	2300      	movs	r3, #0
 8007826:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007828:	4b1a      	ldr	r3, [pc, #104]	@ (8007894 <RTC_ExitInitMode+0x78>)
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	4a19      	ldr	r2, [pc, #100]	@ (8007894 <RTC_ExitInitMode+0x78>)
 800782e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007832:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007834:	4b17      	ldr	r3, [pc, #92]	@ (8007894 <RTC_ExitInitMode+0x78>)
 8007836:	699b      	ldr	r3, [r3, #24]
 8007838:	f003 0320 	and.w	r3, r3, #32
 800783c:	2b00      	cmp	r3, #0
 800783e:	d10c      	bne.n	800785a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f7ff ff91 	bl	8007768 <HAL_RTC_WaitForSynchro>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d01e      	beq.n	800788a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2203      	movs	r2, #3
 8007850:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007854:	2303      	movs	r3, #3
 8007856:	73fb      	strb	r3, [r7, #15]
 8007858:	e017      	b.n	800788a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800785a:	4b0e      	ldr	r3, [pc, #56]	@ (8007894 <RTC_ExitInitMode+0x78>)
 800785c:	699b      	ldr	r3, [r3, #24]
 800785e:	4a0d      	ldr	r2, [pc, #52]	@ (8007894 <RTC_ExitInitMode+0x78>)
 8007860:	f023 0320 	bic.w	r3, r3, #32
 8007864:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f7ff ff7e 	bl	8007768 <HAL_RTC_WaitForSynchro>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d005      	beq.n	800787e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2203      	movs	r2, #3
 8007876:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800787a:	2303      	movs	r3, #3
 800787c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800787e:	4b05      	ldr	r3, [pc, #20]	@ (8007894 <RTC_ExitInitMode+0x78>)
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	4a04      	ldr	r2, [pc, #16]	@ (8007894 <RTC_ExitInitMode+0x78>)
 8007884:	f043 0320 	orr.w	r3, r3, #32
 8007888:	6193      	str	r3, [r2, #24]
  }

  return status;
 800788a:	7bfb      	ldrb	r3, [r7, #15]
}
 800788c:	4618      	mov	r0, r3
 800788e:	3710      	adds	r7, #16
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	40002800 	.word	0x40002800

08007898 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007898:	b480      	push	{r7}
 800789a:	b085      	sub	sp, #20
 800789c:	af00      	add	r7, sp, #0
 800789e:	4603      	mov	r3, r0
 80078a0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80078a2:	2300      	movs	r3, #0
 80078a4:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80078a6:	79fb      	ldrb	r3, [r7, #7]
 80078a8:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80078aa:	e005      	b.n	80078b8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	3301      	adds	r3, #1
 80078b0:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80078b2:	7afb      	ldrb	r3, [r7, #11]
 80078b4:	3b0a      	subs	r3, #10
 80078b6:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80078b8:	7afb      	ldrb	r3, [r7, #11]
 80078ba:	2b09      	cmp	r3, #9
 80078bc:	d8f6      	bhi.n	80078ac <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	011b      	lsls	r3, r3, #4
 80078c4:	b2da      	uxtb	r2, r3
 80078c6:	7afb      	ldrb	r3, [r7, #11]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	b2db      	uxtb	r3, r3
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	3714      	adds	r7, #20
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bc80      	pop	{r7}
 80078d4:	4770      	bx	lr
	...

080078d8 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d101      	bne.n	80078ee <HAL_RTCEx_EnableBypassShadow+0x16>
 80078ea:	2302      	movs	r3, #2
 80078ec:	e01f      	b.n	800792e <HAL_RTCEx_EnableBypassShadow+0x56>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2202      	movs	r2, #2
 80078fa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80078fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007938 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007900:	22ca      	movs	r2, #202	@ 0xca
 8007902:	625a      	str	r2, [r3, #36]	@ 0x24
 8007904:	4b0c      	ldr	r3, [pc, #48]	@ (8007938 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007906:	2253      	movs	r2, #83	@ 0x53
 8007908:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800790a:	4b0b      	ldr	r3, [pc, #44]	@ (8007938 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800790c:	699b      	ldr	r3, [r3, #24]
 800790e:	4a0a      	ldr	r2, [pc, #40]	@ (8007938 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007910:	f043 0320 	orr.w	r3, r3, #32
 8007914:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007916:	4b08      	ldr	r3, [pc, #32]	@ (8007938 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007918:	22ff      	movs	r2, #255	@ 0xff
 800791a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	370c      	adds	r7, #12
 8007932:	46bd      	mov	sp, r7
 8007934:	bc80      	pop	{r7}
 8007936:	4770      	bx	lr
 8007938:	40002800 	.word	0x40002800

0800793c <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800793c:	b480      	push	{r7}
 800793e:	b083      	sub	sp, #12
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800794a:	2b01      	cmp	r3, #1
 800794c:	d101      	bne.n	8007952 <HAL_RTCEx_SetSSRU_IT+0x16>
 800794e:	2302      	movs	r3, #2
 8007950:	e027      	b.n	80079a2 <HAL_RTCEx_SetSSRU_IT+0x66>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2202      	movs	r2, #2
 800795e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007962:	4b12      	ldr	r3, [pc, #72]	@ (80079ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007964:	22ca      	movs	r2, #202	@ 0xca
 8007966:	625a      	str	r2, [r3, #36]	@ 0x24
 8007968:	4b10      	ldr	r3, [pc, #64]	@ (80079ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 800796a:	2253      	movs	r2, #83	@ 0x53
 800796c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800796e:	4b0f      	ldr	r3, [pc, #60]	@ (80079ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007970:	699b      	ldr	r3, [r3, #24]
 8007972:	4a0e      	ldr	r2, [pc, #56]	@ (80079ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007978:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800797a:	4b0d      	ldr	r3, [pc, #52]	@ (80079b0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800797c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007980:	4a0b      	ldr	r2, [pc, #44]	@ (80079b0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007982:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007986:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800798a:	4b08      	ldr	r3, [pc, #32]	@ (80079ac <HAL_RTCEx_SetSSRU_IT+0x70>)
 800798c:	22ff      	movs	r2, #255	@ 0xff
 800798e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	370c      	adds	r7, #12
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bc80      	pop	{r7}
 80079aa:	4770      	bx	lr
 80079ac:	40002800 	.word	0x40002800
 80079b0:	58000800 	.word	0x58000800

080079b4 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b082      	sub	sp, #8
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80079bc:	4b09      	ldr	r3, [pc, #36]	@ (80079e4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80079be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d005      	beq.n	80079d4 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 80079c8:	4b06      	ldr	r3, [pc, #24]	@ (80079e4 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80079ca:	2240      	movs	r2, #64	@ 0x40
 80079cc:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f7fb f949 	bl	8002c66 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80079dc:	bf00      	nop
 80079de:	3708      	adds	r7, #8
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	40002800 	.word	0x40002800

080079e8 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80079f0:	bf00      	nop
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bc80      	pop	{r7}
 80079f8:	4770      	bx	lr
	...

080079fc <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b087      	sub	sp, #28
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	60b9      	str	r1, [r7, #8]
 8007a06:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007a08:	4b07      	ldr	r3, [pc, #28]	@ (8007a28 <HAL_RTCEx_BKUPWrite+0x2c>)
 8007a0a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	697a      	ldr	r2, [r7, #20]
 8007a12:	4413      	add	r3, r2
 8007a14:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	601a      	str	r2, [r3, #0]
}
 8007a1c:	bf00      	nop
 8007a1e:	371c      	adds	r7, #28
 8007a20:	46bd      	mov	sp, r7
 8007a22:	bc80      	pop	{r7}
 8007a24:	4770      	bx	lr
 8007a26:	bf00      	nop
 8007a28:	4000b100 	.word	0x4000b100

08007a2c <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b085      	sub	sp, #20
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007a36:	4b07      	ldr	r3, [pc, #28]	@ (8007a54 <HAL_RTCEx_BKUPRead+0x28>)
 8007a38:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	68fa      	ldr	r2, [r7, #12]
 8007a40:	4413      	add	r3, r2
 8007a42:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3714      	adds	r7, #20
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bc80      	pop	{r7}
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	4000b100 	.word	0x4000b100

08007a58 <LL_PWR_SetRadioBusyTrigger>:
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007a60:	4b06      	ldr	r3, [pc, #24]	@ (8007a7c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007a68:	4904      	ldr	r1, [pc, #16]	@ (8007a7c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	608b      	str	r3, [r1, #8]
}
 8007a70:	bf00      	nop
 8007a72:	370c      	adds	r7, #12
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bc80      	pop	{r7}
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	58000400 	.word	0x58000400

08007a80 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007a80:	b480      	push	{r7}
 8007a82:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007a84:	4b05      	ldr	r3, [pc, #20]	@ (8007a9c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a8a:	4a04      	ldr	r2, [pc, #16]	@ (8007a9c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007a8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007a94:	bf00      	nop
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bc80      	pop	{r7}
 8007a9a:	4770      	bx	lr
 8007a9c:	58000400 	.word	0x58000400

08007aa0 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007aa4:	4b05      	ldr	r3, [pc, #20]	@ (8007abc <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007aaa:	4a04      	ldr	r2, [pc, #16]	@ (8007abc <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007aac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007ab0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007ab4:	bf00      	nop
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bc80      	pop	{r7}
 8007aba:	4770      	bx	lr
 8007abc:	58000400 	.word	0x58000400

08007ac0 <LL_PWR_ClearFlag_RFBUSY>:
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007ac4:	4b03      	ldr	r3, [pc, #12]	@ (8007ad4 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007ac6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007aca:	619a      	str	r2, [r3, #24]
}
 8007acc:	bf00      	nop
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bc80      	pop	{r7}
 8007ad2:	4770      	bx	lr
 8007ad4:	58000400 	.word	0x58000400

08007ad8 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007ad8:	b480      	push	{r7}
 8007ada:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007adc:	4b06      	ldr	r3, [pc, #24]	@ (8007af8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007ade:	695b      	ldr	r3, [r3, #20]
 8007ae0:	f003 0302 	and.w	r3, r3, #2
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d101      	bne.n	8007aec <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007ae8:	2301      	movs	r3, #1
 8007aea:	e000      	b.n	8007aee <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007aec:	2300      	movs	r3, #0
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bc80      	pop	{r7}
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	58000400 	.word	0x58000400

08007afc <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007afc:	b480      	push	{r7}
 8007afe:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007b00:	4b06      	ldr	r3, [pc, #24]	@ (8007b1c <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	f003 0304 	and.w	r3, r3, #4
 8007b08:	2b04      	cmp	r3, #4
 8007b0a:	d101      	bne.n	8007b10 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e000      	b.n	8007b12 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007b10:	2300      	movs	r3, #0
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bc80      	pop	{r7}
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	58000400 	.word	0x58000400

08007b20 <LL_RCC_RF_DisableReset>:
{
 8007b20:	b480      	push	{r7}
 8007b22:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007b24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b30:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007b34:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007b38:	bf00      	nop
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bc80      	pop	{r7}
 8007b3e:	4770      	bx	lr

08007b40 <LL_RCC_IsRFUnderReset>:
{
 8007b40:	b480      	push	{r7}
 8007b42:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007b44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b54:	d101      	bne.n	8007b5a <LL_RCC_IsRFUnderReset+0x1a>
 8007b56:	2301      	movs	r3, #1
 8007b58:	e000      	b.n	8007b5c <LL_RCC_IsRFUnderReset+0x1c>
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bc80      	pop	{r7}
 8007b62:	4770      	bx	lr

08007b64 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007b6c:	4b06      	ldr	r3, [pc, #24]	@ (8007b88 <LL_EXTI_EnableIT_32_63+0x24>)
 8007b6e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007b72:	4905      	ldr	r1, [pc, #20]	@ (8007b88 <LL_EXTI_EnableIT_32_63+0x24>)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bc80      	pop	{r7}
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop
 8007b88:	58000800 	.word	0x58000800

08007b8c <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b084      	sub	sp, #16
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d103      	bne.n	8007ba2 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	73fb      	strb	r3, [r7, #15]
    return status;
 8007b9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ba0:	e052      	b.n	8007c48 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	799b      	ldrb	r3, [r3, #6]
 8007baa:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8007bac:	7bbb      	ldrb	r3, [r7, #14]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d002      	beq.n	8007bb8 <HAL_SUBGHZ_Init+0x2c>
 8007bb2:	7bbb      	ldrb	r3, [r7, #14]
 8007bb4:	2b03      	cmp	r3, #3
 8007bb6:	d109      	bne.n	8007bcc <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f7fa fc18 	bl	80023f4 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007bc4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007bc8:	f7ff ffcc 	bl	8007b64 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8007bcc:	7bbb      	ldrb	r3, [r7, #14]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d126      	bne.n	8007c20 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2202      	movs	r2, #2
 8007bd6:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8007bd8:	f7ff ffa2 	bl	8007b20 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8007c50 <HAL_SUBGHZ_Init+0xc4>)
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	4613      	mov	r3, r2
 8007be2:	00db      	lsls	r3, r3, #3
 8007be4:	1a9b      	subs	r3, r3, r2
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	0cdb      	lsrs	r3, r3, #19
 8007bea:	2264      	movs	r2, #100	@ 0x64
 8007bec:	fb02 f303 	mul.w	r3, r2, r3
 8007bf0:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d105      	bne.n	8007c04 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	609a      	str	r2, [r3, #8]
        break;
 8007c02:	e007      	b.n	8007c14 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	3b01      	subs	r3, #1
 8007c08:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007c0a:	f7ff ff99 	bl	8007b40 <LL_RCC_IsRFUnderReset>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d1ee      	bne.n	8007bf2 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007c14:	f7ff ff34 	bl	8007a80 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007c18:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007c1c:	f7ff ff1c 	bl	8007a58 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007c20:	f7ff ff4e 	bl	8007ac0 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8007c24:	7bfb      	ldrb	r3, [r7, #15]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10a      	bne.n	8007c40 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f000 fab0 	bl	8008194 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	719a      	strb	r2, [r3, #6]

  return status;
 8007c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3710      	adds	r7, #16
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	20000014 	.word	0x20000014

08007c54 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b086      	sub	sp, #24
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	607a      	str	r2, [r7, #4]
 8007c5e:	461a      	mov	r2, r3
 8007c60:	460b      	mov	r3, r1
 8007c62:	817b      	strh	r3, [r7, #10]
 8007c64:	4613      	mov	r3, r2
 8007c66:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	799b      	ldrb	r3, [r3, #6]
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d14a      	bne.n	8007d08 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	795b      	ldrb	r3, [r3, #5]
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d101      	bne.n	8007c7e <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007c7a:	2302      	movs	r3, #2
 8007c7c:	e045      	b.n	8007d0a <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2201      	movs	r2, #1
 8007c82:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2202      	movs	r2, #2
 8007c88:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007c8a:	68f8      	ldr	r0, [r7, #12]
 8007c8c:	f000 fb50 	bl	8008330 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007c90:	f7ff ff06 	bl	8007aa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007c94:	210d      	movs	r1, #13
 8007c96:	68f8      	ldr	r0, [r7, #12]
 8007c98:	f000 fa9c 	bl	80081d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007c9c:	897b      	ldrh	r3, [r7, #10]
 8007c9e:	0a1b      	lsrs	r3, r3, #8
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f000 fa94 	bl	80081d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007cac:	897b      	ldrh	r3, [r7, #10]
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	68f8      	ldr	r0, [r7, #12]
 8007cb4:	f000 fa8e 	bl	80081d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007cb8:	2300      	movs	r3, #0
 8007cba:	82bb      	strh	r3, [r7, #20]
 8007cbc:	e00a      	b.n	8007cd4 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007cbe:	8abb      	ldrh	r3, [r7, #20]
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	68f8      	ldr	r0, [r7, #12]
 8007cca:	f000 fa83 	bl	80081d4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007cce:	8abb      	ldrh	r3, [r7, #20]
 8007cd0:	3301      	adds	r3, #1
 8007cd2:	82bb      	strh	r3, [r7, #20]
 8007cd4:	8aba      	ldrh	r2, [r7, #20]
 8007cd6:	893b      	ldrh	r3, [r7, #8]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d3f0      	bcc.n	8007cbe <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007cdc:	f7ff fed0 	bl	8007a80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007ce0:	68f8      	ldr	r0, [r7, #12]
 8007ce2:	f000 fb49 	bl	8008378 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d002      	beq.n	8007cf4 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	75fb      	strb	r3, [r7, #23]
 8007cf2:	e001      	b.n	8007cf8 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2200      	movs	r2, #0
 8007d02:	715a      	strb	r2, [r3, #5]

    return status;
 8007d04:	7dfb      	ldrb	r3, [r7, #23]
 8007d06:	e000      	b.n	8007d0a <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007d08:	2302      	movs	r3, #2
  }
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3718      	adds	r7, #24
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}

08007d12 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007d12:	b580      	push	{r7, lr}
 8007d14:	b088      	sub	sp, #32
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	60f8      	str	r0, [r7, #12]
 8007d1a:	607a      	str	r2, [r7, #4]
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	460b      	mov	r3, r1
 8007d20:	817b      	strh	r3, [r7, #10]
 8007d22:	4613      	mov	r3, r2
 8007d24:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	799b      	ldrb	r3, [r3, #6]
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d14a      	bne.n	8007dca <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	795b      	ldrb	r3, [r3, #5]
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d101      	bne.n	8007d40 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007d3c:	2302      	movs	r3, #2
 8007d3e:	e045      	b.n	8007dcc <HAL_SUBGHZ_ReadRegisters+0xba>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2201      	movs	r2, #1
 8007d44:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007d46:	68f8      	ldr	r0, [r7, #12]
 8007d48:	f000 faf2 	bl	8008330 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d4c:	f7ff fea8 	bl	8007aa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007d50:	211d      	movs	r1, #29
 8007d52:	68f8      	ldr	r0, [r7, #12]
 8007d54:	f000 fa3e 	bl	80081d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007d58:	897b      	ldrh	r3, [r7, #10]
 8007d5a:	0a1b      	lsrs	r3, r3, #8
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	4619      	mov	r1, r3
 8007d62:	68f8      	ldr	r0, [r7, #12]
 8007d64:	f000 fa36 	bl	80081d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007d68:	897b      	ldrh	r3, [r7, #10]
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	68f8      	ldr	r0, [r7, #12]
 8007d70:	f000 fa30 	bl	80081d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007d74:	2100      	movs	r1, #0
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f000 fa2c 	bl	80081d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	82fb      	strh	r3, [r7, #22]
 8007d80:	e009      	b.n	8007d96 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007d82:	69b9      	ldr	r1, [r7, #24]
 8007d84:	68f8      	ldr	r0, [r7, #12]
 8007d86:	f000 fa7b 	bl	8008280 <SUBGHZSPI_Receive>
      pData++;
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	3301      	adds	r3, #1
 8007d8e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007d90:	8afb      	ldrh	r3, [r7, #22]
 8007d92:	3301      	adds	r3, #1
 8007d94:	82fb      	strh	r3, [r7, #22]
 8007d96:	8afa      	ldrh	r2, [r7, #22]
 8007d98:	893b      	ldrh	r3, [r7, #8]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d3f1      	bcc.n	8007d82 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d9e:	f7ff fe6f 	bl	8007a80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	f000 fae8 	bl	8008378 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d002      	beq.n	8007db6 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007db0:	2301      	movs	r3, #1
 8007db2:	77fb      	strb	r3, [r7, #31]
 8007db4:	e001      	b.n	8007dba <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007db6:	2300      	movs	r3, #0
 8007db8:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	715a      	strb	r2, [r3, #5]

    return status;
 8007dc6:	7ffb      	ldrb	r3, [r7, #31]
 8007dc8:	e000      	b.n	8007dcc <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007dca:	2302      	movs	r3, #2
  }
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3720      	adds	r7, #32
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b086      	sub	sp, #24
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	607a      	str	r2, [r7, #4]
 8007dde:	461a      	mov	r2, r3
 8007de0:	460b      	mov	r3, r1
 8007de2:	72fb      	strb	r3, [r7, #11]
 8007de4:	4613      	mov	r3, r2
 8007de6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	799b      	ldrb	r3, [r3, #6]
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	2b01      	cmp	r3, #1
 8007df0:	d14a      	bne.n	8007e88 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	795b      	ldrb	r3, [r3, #5]
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d101      	bne.n	8007dfe <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007dfa:	2302      	movs	r3, #2
 8007dfc:	e045      	b.n	8007e8a <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2201      	movs	r2, #1
 8007e02:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007e04:	68f8      	ldr	r0, [r7, #12]
 8007e06:	f000 fa93 	bl	8008330 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007e0a:	7afb      	ldrb	r3, [r7, #11]
 8007e0c:	2b84      	cmp	r3, #132	@ 0x84
 8007e0e:	d002      	beq.n	8007e16 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007e10:	7afb      	ldrb	r3, [r7, #11]
 8007e12:	2b94      	cmp	r3, #148	@ 0x94
 8007e14:	d103      	bne.n	8007e1e <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	711a      	strb	r2, [r3, #4]
 8007e1c:	e002      	b.n	8007e24 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007e24:	f7ff fe3c 	bl	8007aa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007e28:	7afb      	ldrb	r3, [r7, #11]
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	68f8      	ldr	r0, [r7, #12]
 8007e2e:	f000 f9d1 	bl	80081d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007e32:	2300      	movs	r3, #0
 8007e34:	82bb      	strh	r3, [r7, #20]
 8007e36:	e00a      	b.n	8007e4e <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007e38:	8abb      	ldrh	r3, [r7, #20]
 8007e3a:	687a      	ldr	r2, [r7, #4]
 8007e3c:	4413      	add	r3, r2
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	4619      	mov	r1, r3
 8007e42:	68f8      	ldr	r0, [r7, #12]
 8007e44:	f000 f9c6 	bl	80081d4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007e48:	8abb      	ldrh	r3, [r7, #20]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	82bb      	strh	r3, [r7, #20]
 8007e4e:	8aba      	ldrh	r2, [r7, #20]
 8007e50:	893b      	ldrh	r3, [r7, #8]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d3f0      	bcc.n	8007e38 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007e56:	f7ff fe13 	bl	8007a80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007e5a:	7afb      	ldrb	r3, [r7, #11]
 8007e5c:	2b84      	cmp	r3, #132	@ 0x84
 8007e5e:	d002      	beq.n	8007e66 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f000 fa89 	bl	8008378 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d002      	beq.n	8007e74 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	75fb      	strb	r3, [r7, #23]
 8007e72:	e001      	b.n	8007e78 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007e74:	2300      	movs	r3, #0
 8007e76:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2200      	movs	r2, #0
 8007e82:	715a      	strb	r2, [r3, #5]

    return status;
 8007e84:	7dfb      	ldrb	r3, [r7, #23]
 8007e86:	e000      	b.n	8007e8a <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007e88:	2302      	movs	r3, #2
  }
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3718      	adds	r7, #24
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007e92:	b580      	push	{r7, lr}
 8007e94:	b088      	sub	sp, #32
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	60f8      	str	r0, [r7, #12]
 8007e9a:	607a      	str	r2, [r7, #4]
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	460b      	mov	r3, r1
 8007ea0:	72fb      	strb	r3, [r7, #11]
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	799b      	ldrb	r3, [r3, #6]
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d13d      	bne.n	8007f30 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	795b      	ldrb	r3, [r3, #5]
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d101      	bne.n	8007ec0 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007ebc:	2302      	movs	r3, #2
 8007ebe:	e038      	b.n	8007f32 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f000 fa32 	bl	8008330 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007ecc:	f7ff fde8 	bl	8007aa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007ed0:	7afb      	ldrb	r3, [r7, #11]
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	68f8      	ldr	r0, [r7, #12]
 8007ed6:	f000 f97d 	bl	80081d4 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007eda:	2100      	movs	r1, #0
 8007edc:	68f8      	ldr	r0, [r7, #12]
 8007ede:	f000 f979 	bl	80081d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	82fb      	strh	r3, [r7, #22]
 8007ee6:	e009      	b.n	8007efc <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007ee8:	69b9      	ldr	r1, [r7, #24]
 8007eea:	68f8      	ldr	r0, [r7, #12]
 8007eec:	f000 f9c8 	bl	8008280 <SUBGHZSPI_Receive>
      pData++;
 8007ef0:	69bb      	ldr	r3, [r7, #24]
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007ef6:	8afb      	ldrh	r3, [r7, #22]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	82fb      	strh	r3, [r7, #22]
 8007efc:	8afa      	ldrh	r2, [r7, #22]
 8007efe:	893b      	ldrh	r3, [r7, #8]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d3f1      	bcc.n	8007ee8 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007f04:	f7ff fdbc 	bl	8007a80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007f08:	68f8      	ldr	r0, [r7, #12]
 8007f0a:	f000 fa35 	bl	8008378 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d002      	beq.n	8007f1c <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007f16:	2301      	movs	r3, #1
 8007f18:	77fb      	strb	r3, [r7, #31]
 8007f1a:	e001      	b.n	8007f20 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2201      	movs	r2, #1
 8007f24:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	715a      	strb	r2, [r3, #5]

    return status;
 8007f2c:	7ffb      	ldrb	r3, [r7, #31]
 8007f2e:	e000      	b.n	8007f32 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007f30:	2302      	movs	r3, #2
  }
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3720      	adds	r7, #32
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007f3a:	b580      	push	{r7, lr}
 8007f3c:	b086      	sub	sp, #24
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	60f8      	str	r0, [r7, #12]
 8007f42:	607a      	str	r2, [r7, #4]
 8007f44:	461a      	mov	r2, r3
 8007f46:	460b      	mov	r3, r1
 8007f48:	72fb      	strb	r3, [r7, #11]
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	799b      	ldrb	r3, [r3, #6]
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d13e      	bne.n	8007fd6 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	795b      	ldrb	r3, [r3, #5]
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d101      	bne.n	8007f64 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007f60:	2302      	movs	r3, #2
 8007f62:	e039      	b.n	8007fd8 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2201      	movs	r2, #1
 8007f68:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f000 f9e0 	bl	8008330 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007f70:	f7ff fd96 	bl	8007aa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007f74:	210e      	movs	r1, #14
 8007f76:	68f8      	ldr	r0, [r7, #12]
 8007f78:	f000 f92c 	bl	80081d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007f7c:	7afb      	ldrb	r3, [r7, #11]
 8007f7e:	4619      	mov	r1, r3
 8007f80:	68f8      	ldr	r0, [r7, #12]
 8007f82:	f000 f927 	bl	80081d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007f86:	2300      	movs	r3, #0
 8007f88:	82bb      	strh	r3, [r7, #20]
 8007f8a:	e00a      	b.n	8007fa2 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007f8c:	8abb      	ldrh	r3, [r7, #20]
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	4413      	add	r3, r2
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	4619      	mov	r1, r3
 8007f96:	68f8      	ldr	r0, [r7, #12]
 8007f98:	f000 f91c 	bl	80081d4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007f9c:	8abb      	ldrh	r3, [r7, #20]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	82bb      	strh	r3, [r7, #20]
 8007fa2:	8aba      	ldrh	r2, [r7, #20]
 8007fa4:	893b      	ldrh	r3, [r7, #8]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d3f0      	bcc.n	8007f8c <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007faa:	f7ff fd69 	bl	8007a80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007fae:	68f8      	ldr	r0, [r7, #12]
 8007fb0:	f000 f9e2 	bl	8008378 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d002      	beq.n	8007fc2 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	75fb      	strb	r3, [r7, #23]
 8007fc0:	e001      	b.n	8007fc6 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2201      	movs	r2, #1
 8007fca:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	715a      	strb	r2, [r3, #5]

    return status;
 8007fd2:	7dfb      	ldrb	r3, [r7, #23]
 8007fd4:	e000      	b.n	8007fd8 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007fd6:	2302      	movs	r3, #2
  }
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3718      	adds	r7, #24
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b088      	sub	sp, #32
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	607a      	str	r2, [r7, #4]
 8007fea:	461a      	mov	r2, r3
 8007fec:	460b      	mov	r3, r1
 8007fee:	72fb      	strb	r3, [r7, #11]
 8007ff0:	4613      	mov	r3, r2
 8007ff2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	799b      	ldrb	r3, [r3, #6]
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d141      	bne.n	8008086 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	795b      	ldrb	r3, [r3, #5]
 8008006:	2b01      	cmp	r3, #1
 8008008:	d101      	bne.n	800800e <HAL_SUBGHZ_ReadBuffer+0x2e>
 800800a:	2302      	movs	r3, #2
 800800c:	e03c      	b.n	8008088 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2201      	movs	r2, #1
 8008012:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f000 f98b 	bl	8008330 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800801a:	f7ff fd41 	bl	8007aa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800801e:	211e      	movs	r1, #30
 8008020:	68f8      	ldr	r0, [r7, #12]
 8008022:	f000 f8d7 	bl	80081d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8008026:	7afb      	ldrb	r3, [r7, #11]
 8008028:	4619      	mov	r1, r3
 800802a:	68f8      	ldr	r0, [r7, #12]
 800802c:	f000 f8d2 	bl	80081d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8008030:	2100      	movs	r1, #0
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f000 f8ce 	bl	80081d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8008038:	2300      	movs	r3, #0
 800803a:	82fb      	strh	r3, [r7, #22]
 800803c:	e009      	b.n	8008052 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800803e:	69b9      	ldr	r1, [r7, #24]
 8008040:	68f8      	ldr	r0, [r7, #12]
 8008042:	f000 f91d 	bl	8008280 <SUBGHZSPI_Receive>
      pData++;
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	3301      	adds	r3, #1
 800804a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800804c:	8afb      	ldrh	r3, [r7, #22]
 800804e:	3301      	adds	r3, #1
 8008050:	82fb      	strh	r3, [r7, #22]
 8008052:	8afa      	ldrh	r2, [r7, #22]
 8008054:	893b      	ldrh	r3, [r7, #8]
 8008056:	429a      	cmp	r2, r3
 8008058:	d3f1      	bcc.n	800803e <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800805a:	f7ff fd11 	bl	8007a80 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800805e:	68f8      	ldr	r0, [r7, #12]
 8008060:	f000 f98a 	bl	8008378 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d002      	beq.n	8008072 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	77fb      	strb	r3, [r7, #31]
 8008070:	e001      	b.n	8008076 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8008072:	2300      	movs	r3, #0
 8008074:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2201      	movs	r2, #1
 800807a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	715a      	strb	r2, [r3, #5]

    return status;
 8008082:	7ffb      	ldrb	r3, [r7, #31]
 8008084:	e000      	b.n	8008088 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8008086:	2302      	movs	r3, #2
  }
}
 8008088:	4618      	mov	r0, r3
 800808a:	3720      	adds	r7, #32
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}

08008090 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8008098:	2300      	movs	r3, #0
 800809a:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 800809c:	f107 020c 	add.w	r2, r7, #12
 80080a0:	2302      	movs	r3, #2
 80080a2:	2112      	movs	r1, #18
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f7ff fef4 	bl	8007e92 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 80080aa:	7b3b      	ldrb	r3, [r7, #12]
 80080ac:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 80080ae:	89fb      	ldrh	r3, [r7, #14]
 80080b0:	021b      	lsls	r3, r3, #8
 80080b2:	b21a      	sxth	r2, r3
 80080b4:	7b7b      	ldrb	r3, [r7, #13]
 80080b6:	b21b      	sxth	r3, r3
 80080b8:	4313      	orrs	r3, r2
 80080ba:	b21b      	sxth	r3, r3
 80080bc:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 80080be:	f107 020c 	add.w	r2, r7, #12
 80080c2:	2302      	movs	r3, #2
 80080c4:	2102      	movs	r1, #2
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f7ff fe84 	bl	8007dd4 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 80080cc:	89fb      	ldrh	r3, [r7, #14]
 80080ce:	f003 0301 	and.w	r3, r3, #1
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d002      	beq.n	80080dc <HAL_SUBGHZ_IRQHandler+0x4c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f016 f84a 	bl	801e170 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 80080dc:	89fb      	ldrh	r3, [r7, #14]
 80080de:	f003 0302 	and.w	r3, r3, #2
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d007      	beq.n	80080f6 <HAL_SUBGHZ_IRQHandler+0x66>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 80080e6:	89fb      	ldrh	r3, [r7, #14]
 80080e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d102      	bne.n	80080f6 <HAL_SUBGHZ_IRQHandler+0x66>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f016 f84b 	bl	801e18c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80080f6:	89fb      	ldrh	r3, [r7, #14]
 80080f8:	f003 0304 	and.w	r3, r3, #4
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d002      	beq.n	8008106 <HAL_SUBGHZ_IRQHandler+0x76>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f016 f89b 	bl	801e23c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8008106:	89fb      	ldrh	r3, [r7, #14]
 8008108:	f003 0308 	and.w	r3, r3, #8
 800810c:	2b00      	cmp	r3, #0
 800810e:	d002      	beq.n	8008116 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f016 f8a1 	bl	801e258 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8008116:	89fb      	ldrh	r3, [r7, #14]
 8008118:	f003 0310 	and.w	r3, r3, #16
 800811c:	2b00      	cmp	r3, #0
 800811e:	d002      	beq.n	8008126 <HAL_SUBGHZ_IRQHandler+0x96>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f016 f8a7 	bl	801e274 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8008126:	89fb      	ldrh	r3, [r7, #14]
 8008128:	f003 0320 	and.w	r3, r3, #32
 800812c:	2b00      	cmp	r3, #0
 800812e:	d002      	beq.n	8008136 <HAL_SUBGHZ_IRQHandler+0xa6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f016 f875 	bl	801e220 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8008136:	89fb      	ldrh	r3, [r7, #14]
 8008138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800813c:	2b00      	cmp	r3, #0
 800813e:	d002      	beq.n	8008146 <HAL_SUBGHZ_IRQHandler+0xb6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f016 f831 	bl	801e1a8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8008146:	89fb      	ldrh	r3, [r7, #14]
 8008148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00d      	beq.n	800816c <HAL_SUBGHZ_IRQHandler+0xdc>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8008150:	89fb      	ldrh	r3, [r7, #14]
 8008152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008156:	2b00      	cmp	r3, #0
 8008158:	d004      	beq.n	8008164 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800815a:	2101      	movs	r1, #1
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f016 f831 	bl	801e1c4 <HAL_SUBGHZ_CADStatusCallback>
 8008162:	e003      	b.n	800816c <HAL_SUBGHZ_IRQHandler+0xdc>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8008164:	2100      	movs	r1, #0
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f016 f82c 	bl	801e1c4 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800816c:	89fb      	ldrh	r3, [r7, #14]
 800816e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008172:	2b00      	cmp	r3, #0
 8008174:	d002      	beq.n	800817c <HAL_SUBGHZ_IRQHandler+0xec>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f016 f842 	bl	801e200 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 800817c:	89fb      	ldrh	r3, [r7, #14]
 800817e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008182:	2b00      	cmp	r3, #0
 8008184:	d002      	beq.n	800818c <HAL_SUBGHZ_IRQHandler+0xfc>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f016 f882 	bl	801e290 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 800818c:	bf00      	nop
 800818e:	3710      	adds	r7, #16
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800819c:	4b0c      	ldr	r3, [pc, #48]	@ (80081d0 <SUBGHZSPI_Init+0x3c>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a0b      	ldr	r2, [pc, #44]	@ (80081d0 <SUBGHZSPI_Init+0x3c>)
 80081a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081a6:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 80081a8:	4a09      	ldr	r2, [pc, #36]	@ (80081d0 <SUBGHZSPI_Init+0x3c>)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 80081b0:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80081b2:	4b07      	ldr	r3, [pc, #28]	@ (80081d0 <SUBGHZSPI_Init+0x3c>)
 80081b4:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 80081b8:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80081ba:	4b05      	ldr	r3, [pc, #20]	@ (80081d0 <SUBGHZSPI_Init+0x3c>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a04      	ldr	r2, [pc, #16]	@ (80081d0 <SUBGHZSPI_Init+0x3c>)
 80081c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081c4:	6013      	str	r3, [r2, #0]
}
 80081c6:	bf00      	nop
 80081c8:	370c      	adds	r7, #12
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bc80      	pop	{r7}
 80081ce:	4770      	bx	lr
 80081d0:	58010000 	.word	0x58010000

080081d4 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b087      	sub	sp, #28
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	460b      	mov	r3, r1
 80081de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80081e0:	2300      	movs	r3, #0
 80081e2:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80081e4:	4b23      	ldr	r3, [pc, #140]	@ (8008274 <SUBGHZSPI_Transmit+0xa0>)
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	4613      	mov	r3, r2
 80081ea:	00db      	lsls	r3, r3, #3
 80081ec:	1a9b      	subs	r3, r3, r2
 80081ee:	009b      	lsls	r3, r3, #2
 80081f0:	0cdb      	lsrs	r3, r3, #19
 80081f2:	2264      	movs	r2, #100	@ 0x64
 80081f4:	fb02 f303 	mul.w	r3, r2, r3
 80081f8:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d105      	bne.n	800820c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	609a      	str	r2, [r3, #8]
      break;
 800820a:	e008      	b.n	800821e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	3b01      	subs	r3, #1
 8008210:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008212:	4b19      	ldr	r3, [pc, #100]	@ (8008278 <SUBGHZSPI_Transmit+0xa4>)
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f003 0302 	and.w	r3, r3, #2
 800821a:	2b02      	cmp	r3, #2
 800821c:	d1ed      	bne.n	80081fa <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800821e:	4b17      	ldr	r3, [pc, #92]	@ (800827c <SUBGHZSPI_Transmit+0xa8>)
 8008220:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	78fa      	ldrb	r2, [r7, #3]
 8008226:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008228:	4b12      	ldr	r3, [pc, #72]	@ (8008274 <SUBGHZSPI_Transmit+0xa0>)
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	4613      	mov	r3, r2
 800822e:	00db      	lsls	r3, r3, #3
 8008230:	1a9b      	subs	r3, r3, r2
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	0cdb      	lsrs	r3, r3, #19
 8008236:	2264      	movs	r2, #100	@ 0x64
 8008238:	fb02 f303 	mul.w	r3, r2, r3
 800823c:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d105      	bne.n	8008250 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	609a      	str	r2, [r3, #8]
      break;
 800824e:	e008      	b.n	8008262 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	3b01      	subs	r3, #1
 8008254:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008256:	4b08      	ldr	r3, [pc, #32]	@ (8008278 <SUBGHZSPI_Transmit+0xa4>)
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	f003 0301 	and.w	r3, r3, #1
 800825e:	2b01      	cmp	r3, #1
 8008260:	d1ed      	bne.n	800823e <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8008262:	4b05      	ldr	r3, [pc, #20]	@ (8008278 <SUBGHZSPI_Transmit+0xa4>)
 8008264:	68db      	ldr	r3, [r3, #12]

  return status;
 8008266:	7dfb      	ldrb	r3, [r7, #23]
}
 8008268:	4618      	mov	r0, r3
 800826a:	371c      	adds	r7, #28
 800826c:	46bd      	mov	sp, r7
 800826e:	bc80      	pop	{r7}
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	20000014 	.word	0x20000014
 8008278:	58010000 	.word	0x58010000
 800827c:	5801000c 	.word	0x5801000c

08008280 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8008280:	b480      	push	{r7}
 8008282:	b087      	sub	sp, #28
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
 8008288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800828a:	2300      	movs	r3, #0
 800828c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800828e:	4b25      	ldr	r3, [pc, #148]	@ (8008324 <SUBGHZSPI_Receive+0xa4>)
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	4613      	mov	r3, r2
 8008294:	00db      	lsls	r3, r3, #3
 8008296:	1a9b      	subs	r3, r3, r2
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	0cdb      	lsrs	r3, r3, #19
 800829c:	2264      	movs	r2, #100	@ 0x64
 800829e:	fb02 f303 	mul.w	r3, r2, r3
 80082a2:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d105      	bne.n	80082b6 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2201      	movs	r2, #1
 80082b2:	609a      	str	r2, [r3, #8]
      break;
 80082b4:	e008      	b.n	80082c8 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	3b01      	subs	r3, #1
 80082ba:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80082bc:	4b1a      	ldr	r3, [pc, #104]	@ (8008328 <SUBGHZSPI_Receive+0xa8>)
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	f003 0302 	and.w	r3, r3, #2
 80082c4:	2b02      	cmp	r3, #2
 80082c6:	d1ed      	bne.n	80082a4 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80082c8:	4b18      	ldr	r3, [pc, #96]	@ (800832c <SUBGHZSPI_Receive+0xac>)
 80082ca:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	22ff      	movs	r2, #255	@ 0xff
 80082d0:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80082d2:	4b14      	ldr	r3, [pc, #80]	@ (8008324 <SUBGHZSPI_Receive+0xa4>)
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	4613      	mov	r3, r2
 80082d8:	00db      	lsls	r3, r3, #3
 80082da:	1a9b      	subs	r3, r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	0cdb      	lsrs	r3, r3, #19
 80082e0:	2264      	movs	r2, #100	@ 0x64
 80082e2:	fb02 f303 	mul.w	r3, r2, r3
 80082e6:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d105      	bne.n	80082fa <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2201      	movs	r2, #1
 80082f6:	609a      	str	r2, [r3, #8]
      break;
 80082f8:	e008      	b.n	800830c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	3b01      	subs	r3, #1
 80082fe:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008300:	4b09      	ldr	r3, [pc, #36]	@ (8008328 <SUBGHZSPI_Receive+0xa8>)
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	f003 0301 	and.w	r3, r3, #1
 8008308:	2b01      	cmp	r3, #1
 800830a:	d1ed      	bne.n	80082e8 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800830c:	4b06      	ldr	r3, [pc, #24]	@ (8008328 <SUBGHZSPI_Receive+0xa8>)
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	b2da      	uxtb	r2, r3
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	701a      	strb	r2, [r3, #0]

  return status;
 8008316:	7dfb      	ldrb	r3, [r7, #23]
}
 8008318:	4618      	mov	r0, r3
 800831a:	371c      	adds	r7, #28
 800831c:	46bd      	mov	sp, r7
 800831e:	bc80      	pop	{r7}
 8008320:	4770      	bx	lr
 8008322:	bf00      	nop
 8008324:	20000014 	.word	0x20000014
 8008328:	58010000 	.word	0x58010000
 800832c:	5801000c 	.word	0x5801000c

08008330 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	791b      	ldrb	r3, [r3, #4]
 800833c:	2b01      	cmp	r3, #1
 800833e:	d111      	bne.n	8008364 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8008340:	4b0c      	ldr	r3, [pc, #48]	@ (8008374 <SUBGHZ_CheckDeviceReady+0x44>)
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	4613      	mov	r3, r2
 8008346:	005b      	lsls	r3, r3, #1
 8008348:	4413      	add	r3, r2
 800834a:	00db      	lsls	r3, r3, #3
 800834c:	0c1b      	lsrs	r3, r3, #16
 800834e:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008350:	f7ff fba6 	bl	8007aa0 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	3b01      	subs	r3, #1
 8008358:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d1f9      	bne.n	8008354 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008360:	f7ff fb8e 	bl	8007a80 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 f807 	bl	8008378 <SUBGHZ_WaitOnBusy>
 800836a:	4603      	mov	r3, r0
}
 800836c:	4618      	mov	r0, r3
 800836e:	3710      	adds	r7, #16
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}
 8008374:	20000014 	.word	0x20000014

08008378 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b086      	sub	sp, #24
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8008380:	2300      	movs	r3, #0
 8008382:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8008384:	4b12      	ldr	r3, [pc, #72]	@ (80083d0 <SUBGHZ_WaitOnBusy+0x58>)
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	4613      	mov	r3, r2
 800838a:	005b      	lsls	r3, r3, #1
 800838c:	4413      	add	r3, r2
 800838e:	00db      	lsls	r3, r3, #3
 8008390:	0d1b      	lsrs	r3, r3, #20
 8008392:	2264      	movs	r2, #100	@ 0x64
 8008394:	fb02 f303 	mul.w	r3, r2, r3
 8008398:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800839a:	f7ff fbaf 	bl	8007afc <LL_PWR_IsActiveFlag_RFBUSYMS>
 800839e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d105      	bne.n	80083b2 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2202      	movs	r2, #2
 80083ae:	609a      	str	r2, [r3, #8]
      break;
 80083b0:	e009      	b.n	80083c6 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	3b01      	subs	r3, #1
 80083b6:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80083b8:	f7ff fb8e 	bl	8007ad8 <LL_PWR_IsActiveFlag_RFBUSYS>
 80083bc:	4602      	mov	r2, r0
 80083be:	693b      	ldr	r3, [r7, #16]
 80083c0:	4013      	ands	r3, r2
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d0e9      	beq.n	800839a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80083c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3718      	adds	r7, #24
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}
 80083d0:	20000014 	.word	0x20000014

080083d4 <LL_RCC_GetUSARTClockSource>:
{
 80083d4:	b480      	push	{r7}
 80083d6:	b083      	sub	sp, #12
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80083dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083e0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	401a      	ands	r2, r3
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	041b      	lsls	r3, r3, #16
 80083ec:	4313      	orrs	r3, r2
}
 80083ee:	4618      	mov	r0, r3
 80083f0:	370c      	adds	r7, #12
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bc80      	pop	{r7}
 80083f6:	4770      	bx	lr

080083f8 <LL_RCC_GetLPUARTClockSource>:
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008400:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008404:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	4013      	ands	r3, r2
}
 800840c:	4618      	mov	r0, r3
 800840e:	370c      	adds	r7, #12
 8008410:	46bd      	mov	sp, r7
 8008412:	bc80      	pop	{r7}
 8008414:	4770      	bx	lr

08008416 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008416:	b580      	push	{r7, lr}
 8008418:	b082      	sub	sp, #8
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d101      	bne.n	8008428 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008424:	2301      	movs	r3, #1
 8008426:	e042      	b.n	80084ae <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800842e:	2b00      	cmp	r3, #0
 8008430:	d106      	bne.n	8008440 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f7fa fdf0 	bl	8003020 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2224      	movs	r2, #36	@ 0x24
 8008444:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	681a      	ldr	r2, [r3, #0]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f022 0201 	bic.w	r2, r2, #1
 8008456:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800845c:	2b00      	cmp	r3, #0
 800845e:	d002      	beq.n	8008466 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f000 ff31 	bl	80092c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f000 fcba 	bl	8008de0 <UART_SetConfig>
 800846c:	4603      	mov	r3, r0
 800846e:	2b01      	cmp	r3, #1
 8008470:	d101      	bne.n	8008476 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	e01b      	b.n	80084ae <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	685a      	ldr	r2, [r3, #4]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008484:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	689a      	ldr	r2, [r3, #8]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008494:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f042 0201 	orr.w	r2, r2, #1
 80084a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f000 ffaf 	bl	800940a <UART_CheckIdleState>
 80084ac:	4603      	mov	r3, r0
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3708      	adds	r7, #8
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b08a      	sub	sp, #40	@ 0x28
 80084ba:	af02      	add	r7, sp, #8
 80084bc:	60f8      	str	r0, [r7, #12]
 80084be:	60b9      	str	r1, [r7, #8]
 80084c0:	603b      	str	r3, [r7, #0]
 80084c2:	4613      	mov	r3, r2
 80084c4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084cc:	2b20      	cmp	r3, #32
 80084ce:	d173      	bne.n	80085b8 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d002      	beq.n	80084dc <HAL_UART_Transmit+0x26>
 80084d6:	88fb      	ldrh	r3, [r7, #6]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d101      	bne.n	80084e0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80084dc:	2301      	movs	r3, #1
 80084de:	e06c      	b.n	80085ba <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2221      	movs	r2, #33	@ 0x21
 80084ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80084f0:	f7fa f92c 	bl	800274c <HAL_GetTick>
 80084f4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	88fa      	ldrh	r2, [r7, #6]
 80084fa:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	88fa      	ldrh	r2, [r7, #6]
 8008502:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800850e:	d108      	bne.n	8008522 <HAL_UART_Transmit+0x6c>
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	691b      	ldr	r3, [r3, #16]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d104      	bne.n	8008522 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008518:	2300      	movs	r3, #0
 800851a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	61bb      	str	r3, [r7, #24]
 8008520:	e003      	b.n	800852a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008526:	2300      	movs	r3, #0
 8008528:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800852a:	e02c      	b.n	8008586 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	9300      	str	r3, [sp, #0]
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	2200      	movs	r2, #0
 8008534:	2180      	movs	r1, #128	@ 0x80
 8008536:	68f8      	ldr	r0, [r7, #12]
 8008538:	f000 ffb5 	bl	80094a6 <UART_WaitOnFlagUntilTimeout>
 800853c:	4603      	mov	r3, r0
 800853e:	2b00      	cmp	r3, #0
 8008540:	d001      	beq.n	8008546 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	e039      	b.n	80085ba <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8008546:	69fb      	ldr	r3, [r7, #28]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d10b      	bne.n	8008564 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	881b      	ldrh	r3, [r3, #0]
 8008550:	461a      	mov	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800855a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	3302      	adds	r3, #2
 8008560:	61bb      	str	r3, [r7, #24]
 8008562:	e007      	b.n	8008574 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	781a      	ldrb	r2, [r3, #0]
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800856e:	69fb      	ldr	r3, [r7, #28]
 8008570:	3301      	adds	r3, #1
 8008572:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800857a:	b29b      	uxth	r3, r3
 800857c:	3b01      	subs	r3, #1
 800857e:	b29a      	uxth	r2, r3
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800858c:	b29b      	uxth	r3, r3
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1cc      	bne.n	800852c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	9300      	str	r3, [sp, #0]
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	2200      	movs	r2, #0
 800859a:	2140      	movs	r1, #64	@ 0x40
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f000 ff82 	bl	80094a6 <UART_WaitOnFlagUntilTimeout>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d001      	beq.n	80085ac <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 80085a8:	2303      	movs	r3, #3
 80085aa:	e006      	b.n	80085ba <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2220      	movs	r2, #32
 80085b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80085b4:	2300      	movs	r3, #0
 80085b6:	e000      	b.n	80085ba <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 80085b8:	2302      	movs	r3, #2
  }
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3720      	adds	r7, #32
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
	...

080085c4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b08a      	sub	sp, #40	@ 0x28
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	4613      	mov	r3, r2
 80085d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085d8:	2b20      	cmp	r3, #32
 80085da:	d137      	bne.n	800864c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d002      	beq.n	80085e8 <HAL_UART_Receive_IT+0x24>
 80085e2:	88fb      	ldrh	r3, [r7, #6]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d101      	bne.n	80085ec <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80085e8:	2301      	movs	r3, #1
 80085ea:	e030      	b.n	800864e <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2200      	movs	r2, #0
 80085f0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a18      	ldr	r2, [pc, #96]	@ (8008658 <HAL_UART_Receive_IT+0x94>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d01f      	beq.n	800863c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008606:	2b00      	cmp	r3, #0
 8008608:	d018      	beq.n	800863c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	e853 3f00 	ldrex	r3, [r3]
 8008616:	613b      	str	r3, [r7, #16]
   return(result);
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800861e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	461a      	mov	r2, r3
 8008626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008628:	623b      	str	r3, [r7, #32]
 800862a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862c:	69f9      	ldr	r1, [r7, #28]
 800862e:	6a3a      	ldr	r2, [r7, #32]
 8008630:	e841 2300 	strex	r3, r2, [r1]
 8008634:	61bb      	str	r3, [r7, #24]
   return(result);
 8008636:	69bb      	ldr	r3, [r7, #24]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d1e6      	bne.n	800860a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800863c:	88fb      	ldrh	r3, [r7, #6]
 800863e:	461a      	mov	r2, r3
 8008640:	68b9      	ldr	r1, [r7, #8]
 8008642:	68f8      	ldr	r0, [r7, #12]
 8008644:	f000 fffe 	bl	8009644 <UART_Start_Receive_IT>
 8008648:	4603      	mov	r3, r0
 800864a:	e000      	b.n	800864e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800864c:	2302      	movs	r3, #2
  }
}
 800864e:	4618      	mov	r0, r3
 8008650:	3728      	adds	r7, #40	@ 0x28
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	40008000 	.word	0x40008000

0800865c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b08a      	sub	sp, #40	@ 0x28
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	4613      	mov	r3, r2
 8008668:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008670:	2b20      	cmp	r3, #32
 8008672:	d167      	bne.n	8008744 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d002      	beq.n	8008680 <HAL_UART_Transmit_DMA+0x24>
 800867a:	88fb      	ldrh	r3, [r7, #6]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d101      	bne.n	8008684 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e060      	b.n	8008746 <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	88fa      	ldrh	r2, [r7, #6]
 800868e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	88fa      	ldrh	r2, [r7, #6]
 8008696:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2200      	movs	r2, #0
 800869e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2221      	movs	r2, #33	@ 0x21
 80086a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d028      	beq.n	8008704 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086b6:	4a26      	ldr	r2, [pc, #152]	@ (8008750 <HAL_UART_Transmit_DMA+0xf4>)
 80086b8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086be:	4a25      	ldr	r2, [pc, #148]	@ (8008754 <HAL_UART_Transmit_DMA+0xf8>)
 80086c0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086c6:	4a24      	ldr	r2, [pc, #144]	@ (8008758 <HAL_UART_Transmit_DMA+0xfc>)
 80086c8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086ce:	2200      	movs	r2, #0
 80086d0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086da:	4619      	mov	r1, r3
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	3328      	adds	r3, #40	@ 0x28
 80086e2:	461a      	mov	r2, r3
 80086e4:	88fb      	ldrh	r3, [r7, #6]
 80086e6:	f7fc fb7d 	bl	8004de4 <HAL_DMA_Start_IT>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d009      	beq.n	8008704 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2210      	movs	r2, #16
 80086f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2220      	movs	r2, #32
 80086fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008700:	2301      	movs	r3, #1
 8008702:	e020      	b.n	8008746 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2240      	movs	r2, #64	@ 0x40
 800870a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	3308      	adds	r3, #8
 8008712:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	e853 3f00 	ldrex	r3, [r3]
 800871a:	613b      	str	r3, [r7, #16]
   return(result);
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008722:	627b      	str	r3, [r7, #36]	@ 0x24
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	3308      	adds	r3, #8
 800872a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800872c:	623a      	str	r2, [r7, #32]
 800872e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008730:	69f9      	ldr	r1, [r7, #28]
 8008732:	6a3a      	ldr	r2, [r7, #32]
 8008734:	e841 2300 	strex	r3, r2, [r1]
 8008738:	61bb      	str	r3, [r7, #24]
   return(result);
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d1e5      	bne.n	800870c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008740:	2300      	movs	r3, #0
 8008742:	e000      	b.n	8008746 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008744:	2302      	movs	r3, #2
  }
}
 8008746:	4618      	mov	r0, r3
 8008748:	3728      	adds	r7, #40	@ 0x28
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop
 8008750:	080099cf 	.word	0x080099cf
 8008754:	08009a69 	.word	0x08009a69
 8008758:	08009a85 	.word	0x08009a85

0800875c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b0ba      	sub	sp, #232	@ 0xe8
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	69db      	ldr	r3, [r3, #28]
 800876a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008782:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008786:	f640 030f 	movw	r3, #2063	@ 0x80f
 800878a:	4013      	ands	r3, r2
 800878c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008790:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008794:	2b00      	cmp	r3, #0
 8008796:	d11b      	bne.n	80087d0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008798:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800879c:	f003 0320 	and.w	r3, r3, #32
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d015      	beq.n	80087d0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80087a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087a8:	f003 0320 	and.w	r3, r3, #32
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d105      	bne.n	80087bc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80087b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d009      	beq.n	80087d0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	f000 82e3 	beq.w	8008d8c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	4798      	blx	r3
      }
      return;
 80087ce:	e2dd      	b.n	8008d8c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80087d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	f000 8123 	beq.w	8008a20 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80087da:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80087de:	4b8d      	ldr	r3, [pc, #564]	@ (8008a14 <HAL_UART_IRQHandler+0x2b8>)
 80087e0:	4013      	ands	r3, r2
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d106      	bne.n	80087f4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80087e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80087ea:	4b8b      	ldr	r3, [pc, #556]	@ (8008a18 <HAL_UART_IRQHandler+0x2bc>)
 80087ec:	4013      	ands	r3, r2
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f000 8116 	beq.w	8008a20 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80087f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087f8:	f003 0301 	and.w	r3, r3, #1
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d011      	beq.n	8008824 <HAL_UART_IRQHandler+0xc8>
 8008800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00b      	beq.n	8008824 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2201      	movs	r2, #1
 8008812:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800881a:	f043 0201 	orr.w	r2, r3, #1
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008828:	f003 0302 	and.w	r3, r3, #2
 800882c:	2b00      	cmp	r3, #0
 800882e:	d011      	beq.n	8008854 <HAL_UART_IRQHandler+0xf8>
 8008830:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008834:	f003 0301 	and.w	r3, r3, #1
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00b      	beq.n	8008854 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2202      	movs	r2, #2
 8008842:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800884a:	f043 0204 	orr.w	r2, r3, #4
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008858:	f003 0304 	and.w	r3, r3, #4
 800885c:	2b00      	cmp	r3, #0
 800885e:	d011      	beq.n	8008884 <HAL_UART_IRQHandler+0x128>
 8008860:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008864:	f003 0301 	and.w	r3, r3, #1
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00b      	beq.n	8008884 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	2204      	movs	r2, #4
 8008872:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800887a:	f043 0202 	orr.w	r2, r3, #2
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008888:	f003 0308 	and.w	r3, r3, #8
 800888c:	2b00      	cmp	r3, #0
 800888e:	d017      	beq.n	80088c0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008894:	f003 0320 	and.w	r3, r3, #32
 8008898:	2b00      	cmp	r3, #0
 800889a:	d105      	bne.n	80088a8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800889c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80088a0:	4b5c      	ldr	r3, [pc, #368]	@ (8008a14 <HAL_UART_IRQHandler+0x2b8>)
 80088a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00b      	beq.n	80088c0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	2208      	movs	r2, #8
 80088ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088b6:	f043 0208 	orr.w	r2, r3, #8
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80088c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d012      	beq.n	80088f2 <HAL_UART_IRQHandler+0x196>
 80088cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00c      	beq.n	80088f2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80088e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e8:	f043 0220 	orr.w	r2, r3, #32
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 8249 	beq.w	8008d90 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80088fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008902:	f003 0320 	and.w	r3, r3, #32
 8008906:	2b00      	cmp	r3, #0
 8008908:	d013      	beq.n	8008932 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800890a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800890e:	f003 0320 	and.w	r3, r3, #32
 8008912:	2b00      	cmp	r3, #0
 8008914:	d105      	bne.n	8008922 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008916:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800891a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800891e:	2b00      	cmp	r3, #0
 8008920:	d007      	beq.n	8008932 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008926:	2b00      	cmp	r3, #0
 8008928:	d003      	beq.n	8008932 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008938:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008946:	2b40      	cmp	r3, #64	@ 0x40
 8008948:	d005      	beq.n	8008956 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800894a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800894e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008952:	2b00      	cmp	r3, #0
 8008954:	d054      	beq.n	8008a00 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 ffd4 	bl	8009904 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	689b      	ldr	r3, [r3, #8]
 8008962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008966:	2b40      	cmp	r3, #64	@ 0x40
 8008968:	d146      	bne.n	80089f8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	3308      	adds	r3, #8
 8008970:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008974:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008978:	e853 3f00 	ldrex	r3, [r3]
 800897c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008980:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008984:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008988:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	3308      	adds	r3, #8
 8008992:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008996:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800899a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800899e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80089a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80089a6:	e841 2300 	strex	r3, r2, [r1]
 80089aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80089ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d1d9      	bne.n	800896a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d017      	beq.n	80089f0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c6:	4a15      	ldr	r2, [pc, #84]	@ (8008a1c <HAL_UART_IRQHandler+0x2c0>)
 80089c8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089d0:	4618      	mov	r0, r3
 80089d2:	f7fc fae3 	bl	8004f9c <HAL_DMA_Abort_IT>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d019      	beq.n	8008a10 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089e4:	687a      	ldr	r2, [r7, #4]
 80089e6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80089ea:	4610      	mov	r0, r2
 80089ec:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089ee:	e00f      	b.n	8008a10 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 f9e0 	bl	8008db6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089f6:	e00b      	b.n	8008a10 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f000 f9dc 	bl	8008db6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089fe:	e007      	b.n	8008a10 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 f9d8 	bl	8008db6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008a0e:	e1bf      	b.n	8008d90 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a10:	bf00      	nop
    return;
 8008a12:	e1bd      	b.n	8008d90 <HAL_UART_IRQHandler+0x634>
 8008a14:	10000001 	.word	0x10000001
 8008a18:	04000120 	.word	0x04000120
 8008a1c:	08009b05 	.word	0x08009b05

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	f040 8153 	bne.w	8008cd0 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a2e:	f003 0310 	and.w	r3, r3, #16
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 814c 	beq.w	8008cd0 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a3c:	f003 0310 	and.w	r3, r3, #16
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f000 8145 	beq.w	8008cd0 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2210      	movs	r2, #16
 8008a4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a58:	2b40      	cmp	r3, #64	@ 0x40
 8008a5a:	f040 80bb 	bne.w	8008bd4 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008a6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	f000 818f 	beq.w	8008d94 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a80:	429a      	cmp	r2, r3
 8008a82:	f080 8187 	bcs.w	8008d94 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a8c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f003 0320 	and.w	r3, r3, #32
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	f040 8087 	bne.w	8008bb2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ab0:	e853 3f00 	ldrex	r3, [r3]
 8008ab4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ab8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008abc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ac0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	461a      	mov	r2, r3
 8008aca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008ace:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008ad2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008ada:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008ade:	e841 2300 	strex	r3, r2, [r1]
 8008ae2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008ae6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d1da      	bne.n	8008aa4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	3308      	adds	r3, #8
 8008af4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008af8:	e853 3f00 	ldrex	r3, [r3]
 8008afc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008afe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b00:	f023 0301 	bic.w	r3, r3, #1
 8008b04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	3308      	adds	r3, #8
 8008b0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008b12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008b16:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b18:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b1e:	e841 2300 	strex	r3, r2, [r1]
 8008b22:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1e1      	bne.n	8008aee <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	3308      	adds	r3, #8
 8008b30:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b34:	e853 3f00 	ldrex	r3, [r3]
 8008b38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	3308      	adds	r3, #8
 8008b4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008b4e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008b50:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b52:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008b54:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008b56:	e841 2300 	strex	r3, r2, [r1]
 8008b5a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008b5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d1e3      	bne.n	8008b2a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2220      	movs	r2, #32
 8008b66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b78:	e853 3f00 	ldrex	r3, [r3]
 8008b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008b7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b80:	f023 0310 	bic.w	r3, r3, #16
 8008b84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	461a      	mov	r2, r3
 8008b8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b94:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b9a:	e841 2300 	strex	r3, r2, [r1]
 8008b9e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008ba0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d1e4      	bne.n	8008b70 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7fc f997 	bl	8004ee0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2202      	movs	r2, #2
 8008bb6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	1ad3      	subs	r3, r2, r3
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	4619      	mov	r1, r3
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 f8fb 	bl	8008dc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008bd2:	e0df      	b.n	8008d94 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008be0:	b29b      	uxth	r3, r3
 8008be2:	1ad3      	subs	r3, r2, r3
 8008be4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f000 80d1 	beq.w	8008d98 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8008bf6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f000 80cc 	beq.w	8008d98 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c08:	e853 3f00 	ldrex	r3, [r3]
 8008c0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008c22:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c24:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c2a:	e841 2300 	strex	r3, r2, [r1]
 8008c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d1e4      	bne.n	8008c00 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	3308      	adds	r3, #8
 8008c3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c40:	e853 3f00 	ldrex	r3, [r3]
 8008c44:	623b      	str	r3, [r7, #32]
   return(result);
 8008c46:	6a3b      	ldr	r3, [r7, #32]
 8008c48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c4c:	f023 0301 	bic.w	r3, r3, #1
 8008c50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	3308      	adds	r3, #8
 8008c5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008c5e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c66:	e841 2300 	strex	r3, r2, [r1]
 8008c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d1e1      	bne.n	8008c36 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2220      	movs	r2, #32
 8008c76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2200      	movs	r2, #0
 8008c84:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8c:	693b      	ldr	r3, [r7, #16]
 8008c8e:	e853 3f00 	ldrex	r3, [r3]
 8008c92:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f023 0310 	bic.w	r3, r3, #16
 8008c9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008ca8:	61fb      	str	r3, [r7, #28]
 8008caa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cac:	69b9      	ldr	r1, [r7, #24]
 8008cae:	69fa      	ldr	r2, [r7, #28]
 8008cb0:	e841 2300 	strex	r3, r2, [r1]
 8008cb4:	617b      	str	r3, [r7, #20]
   return(result);
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d1e4      	bne.n	8008c86 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2202      	movs	r2, #2
 8008cc0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008cc2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f000 f87d 	bl	8008dc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008cce:	e063      	b.n	8008d98 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d00e      	beq.n	8008cfa <HAL_UART_IRQHandler+0x59e>
 8008cdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ce0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d008      	beq.n	8008cfa <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008cf0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f001 fc64 	bl	800a5c0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008cf8:	e051      	b.n	8008d9e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d014      	beq.n	8008d30 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d105      	bne.n	8008d1e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008d12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d008      	beq.n	8008d30 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d03a      	beq.n	8008d9c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	4798      	blx	r3
    }
    return;
 8008d2e:	e035      	b.n	8008d9c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d009      	beq.n	8008d50 <HAL_UART_IRQHandler+0x5f4>
 8008d3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d003      	beq.n	8008d50 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f000 fef1 	bl	8009b30 <UART_EndTransmit_IT>
    return;
 8008d4e:	e026      	b.n	8008d9e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d009      	beq.n	8008d70 <HAL_UART_IRQHandler+0x614>
 8008d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d60:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d003      	beq.n	8008d70 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f001 fc3b 	bl	800a5e4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d6e:	e016      	b.n	8008d9e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d010      	beq.n	8008d9e <HAL_UART_IRQHandler+0x642>
 8008d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	da0c      	bge.n	8008d9e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f001 fc24 	bl	800a5d2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d8a:	e008      	b.n	8008d9e <HAL_UART_IRQHandler+0x642>
      return;
 8008d8c:	bf00      	nop
 8008d8e:	e006      	b.n	8008d9e <HAL_UART_IRQHandler+0x642>
    return;
 8008d90:	bf00      	nop
 8008d92:	e004      	b.n	8008d9e <HAL_UART_IRQHandler+0x642>
      return;
 8008d94:	bf00      	nop
 8008d96:	e002      	b.n	8008d9e <HAL_UART_IRQHandler+0x642>
      return;
 8008d98:	bf00      	nop
 8008d9a:	e000      	b.n	8008d9e <HAL_UART_IRQHandler+0x642>
    return;
 8008d9c:	bf00      	nop
  }
}
 8008d9e:	37e8      	adds	r7, #232	@ 0xe8
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b083      	sub	sp, #12
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008dac:	bf00      	nop
 8008dae:	370c      	adds	r7, #12
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bc80      	pop	{r7}
 8008db4:	4770      	bx	lr

08008db6 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008db6:	b480      	push	{r7}
 8008db8:	b083      	sub	sp, #12
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008dbe:	bf00      	nop
 8008dc0:	370c      	adds	r7, #12
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bc80      	pop	{r7}
 8008dc6:	4770      	bx	lr

08008dc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b083      	sub	sp, #12
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008dd4:	bf00      	nop
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bc80      	pop	{r7}
 8008ddc:	4770      	bx	lr
	...

08008de0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008de0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008de4:	b08c      	sub	sp, #48	@ 0x30
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008dea:	2300      	movs	r3, #0
 8008dec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	689a      	ldr	r2, [r3, #8]
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	691b      	ldr	r3, [r3, #16]
 8008df8:	431a      	orrs	r2, r3
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	695b      	ldr	r3, [r3, #20]
 8008dfe:	431a      	orrs	r2, r3
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	69db      	ldr	r3, [r3, #28]
 8008e04:	4313      	orrs	r3, r2
 8008e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	681a      	ldr	r2, [r3, #0]
 8008e0e:	4b94      	ldr	r3, [pc, #592]	@ (8009060 <UART_SetConfig+0x280>)
 8008e10:	4013      	ands	r3, r2
 8008e12:	697a      	ldr	r2, [r7, #20]
 8008e14:	6812      	ldr	r2, [r2, #0]
 8008e16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e18:	430b      	orrs	r3, r1
 8008e1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	68da      	ldr	r2, [r3, #12]
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	430a      	orrs	r2, r1
 8008e30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	699b      	ldr	r3, [r3, #24]
 8008e36:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4a89      	ldr	r2, [pc, #548]	@ (8009064 <UART_SetConfig+0x284>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d004      	beq.n	8008e4c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	6a1b      	ldr	r3, [r3, #32]
 8008e46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008e56:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008e5a:	697a      	ldr	r2, [r7, #20]
 8008e5c:	6812      	ldr	r2, [r2, #0]
 8008e5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e60:	430b      	orrs	r3, r1
 8008e62:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e6a:	f023 010f 	bic.w	r1, r3, #15
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e7a:	697b      	ldr	r3, [r7, #20]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a7a      	ldr	r2, [pc, #488]	@ (8009068 <UART_SetConfig+0x288>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d127      	bne.n	8008ed4 <UART_SetConfig+0xf4>
 8008e84:	2003      	movs	r0, #3
 8008e86:	f7ff faa5 	bl	80083d4 <LL_RCC_GetUSARTClockSource>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8008e90:	2b03      	cmp	r3, #3
 8008e92:	d81b      	bhi.n	8008ecc <UART_SetConfig+0xec>
 8008e94:	a201      	add	r2, pc, #4	@ (adr r2, 8008e9c <UART_SetConfig+0xbc>)
 8008e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e9a:	bf00      	nop
 8008e9c:	08008ead 	.word	0x08008ead
 8008ea0:	08008ebd 	.word	0x08008ebd
 8008ea4:	08008eb5 	.word	0x08008eb5
 8008ea8:	08008ec5 	.word	0x08008ec5
 8008eac:	2301      	movs	r3, #1
 8008eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eb2:	e080      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008eb4:	2302      	movs	r3, #2
 8008eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eba:	e07c      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008ebc:	2304      	movs	r3, #4
 8008ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ec2:	e078      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008ec4:	2308      	movs	r3, #8
 8008ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eca:	e074      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008ecc:	2310      	movs	r3, #16
 8008ece:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ed2:	e070      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a64      	ldr	r2, [pc, #400]	@ (800906c <UART_SetConfig+0x28c>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d138      	bne.n	8008f50 <UART_SetConfig+0x170>
 8008ede:	200c      	movs	r0, #12
 8008ee0:	f7ff fa78 	bl	80083d4 <LL_RCC_GetUSARTClockSource>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8008eea:	2b0c      	cmp	r3, #12
 8008eec:	d82c      	bhi.n	8008f48 <UART_SetConfig+0x168>
 8008eee:	a201      	add	r2, pc, #4	@ (adr r2, 8008ef4 <UART_SetConfig+0x114>)
 8008ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ef4:	08008f29 	.word	0x08008f29
 8008ef8:	08008f49 	.word	0x08008f49
 8008efc:	08008f49 	.word	0x08008f49
 8008f00:	08008f49 	.word	0x08008f49
 8008f04:	08008f39 	.word	0x08008f39
 8008f08:	08008f49 	.word	0x08008f49
 8008f0c:	08008f49 	.word	0x08008f49
 8008f10:	08008f49 	.word	0x08008f49
 8008f14:	08008f31 	.word	0x08008f31
 8008f18:	08008f49 	.word	0x08008f49
 8008f1c:	08008f49 	.word	0x08008f49
 8008f20:	08008f49 	.word	0x08008f49
 8008f24:	08008f41 	.word	0x08008f41
 8008f28:	2300      	movs	r3, #0
 8008f2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f2e:	e042      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008f30:	2302      	movs	r3, #2
 8008f32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f36:	e03e      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008f38:	2304      	movs	r3, #4
 8008f3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f3e:	e03a      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008f40:	2308      	movs	r3, #8
 8008f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f46:	e036      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008f48:	2310      	movs	r3, #16
 8008f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f4e:	e032      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a43      	ldr	r2, [pc, #268]	@ (8009064 <UART_SetConfig+0x284>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d12a      	bne.n	8008fb0 <UART_SetConfig+0x1d0>
 8008f5a:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8008f5e:	f7ff fa4b 	bl	80083f8 <LL_RCC_GetLPUARTClockSource>
 8008f62:	4603      	mov	r3, r0
 8008f64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f68:	d01a      	beq.n	8008fa0 <UART_SetConfig+0x1c0>
 8008f6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008f6e:	d81b      	bhi.n	8008fa8 <UART_SetConfig+0x1c8>
 8008f70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f74:	d00c      	beq.n	8008f90 <UART_SetConfig+0x1b0>
 8008f76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f7a:	d815      	bhi.n	8008fa8 <UART_SetConfig+0x1c8>
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d003      	beq.n	8008f88 <UART_SetConfig+0x1a8>
 8008f80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f84:	d008      	beq.n	8008f98 <UART_SetConfig+0x1b8>
 8008f86:	e00f      	b.n	8008fa8 <UART_SetConfig+0x1c8>
 8008f88:	2300      	movs	r3, #0
 8008f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f8e:	e012      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008f90:	2302      	movs	r3, #2
 8008f92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f96:	e00e      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008f98:	2304      	movs	r3, #4
 8008f9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f9e:	e00a      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008fa0:	2308      	movs	r3, #8
 8008fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fa6:	e006      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008fa8:	2310      	movs	r3, #16
 8008faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008fae:	e002      	b.n	8008fb6 <UART_SetConfig+0x1d6>
 8008fb0:	2310      	movs	r3, #16
 8008fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a2a      	ldr	r2, [pc, #168]	@ (8009064 <UART_SetConfig+0x284>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	f040 80a4 	bne.w	800910a <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008fc2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008fc6:	2b08      	cmp	r3, #8
 8008fc8:	d823      	bhi.n	8009012 <UART_SetConfig+0x232>
 8008fca:	a201      	add	r2, pc, #4	@ (adr r2, 8008fd0 <UART_SetConfig+0x1f0>)
 8008fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd0:	08008ff5 	.word	0x08008ff5
 8008fd4:	08009013 	.word	0x08009013
 8008fd8:	08008ffd 	.word	0x08008ffd
 8008fdc:	08009013 	.word	0x08009013
 8008fe0:	08009003 	.word	0x08009003
 8008fe4:	08009013 	.word	0x08009013
 8008fe8:	08009013 	.word	0x08009013
 8008fec:	08009013 	.word	0x08009013
 8008ff0:	0800900b 	.word	0x0800900b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ff4:	f7fd fec0 	bl	8006d78 <HAL_RCC_GetPCLK1Freq>
 8008ff8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ffa:	e010      	b.n	800901e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8009070 <UART_SetConfig+0x290>)
 8008ffe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009000:	e00d      	b.n	800901e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009002:	f7fd fe05 	bl	8006c10 <HAL_RCC_GetSysClockFreq>
 8009006:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009008:	e009      	b.n	800901e <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800900a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800900e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009010:	e005      	b.n	800901e <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8009012:	2300      	movs	r3, #0
 8009014:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009016:	2301      	movs	r3, #1
 8009018:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800901c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800901e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009020:	2b00      	cmp	r3, #0
 8009022:	f000 8137 	beq.w	8009294 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800902a:	4a12      	ldr	r2, [pc, #72]	@ (8009074 <UART_SetConfig+0x294>)
 800902c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009030:	461a      	mov	r2, r3
 8009032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009034:	fbb3 f3f2 	udiv	r3, r3, r2
 8009038:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	685a      	ldr	r2, [r3, #4]
 800903e:	4613      	mov	r3, r2
 8009040:	005b      	lsls	r3, r3, #1
 8009042:	4413      	add	r3, r2
 8009044:	69ba      	ldr	r2, [r7, #24]
 8009046:	429a      	cmp	r2, r3
 8009048:	d305      	bcc.n	8009056 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009050:	69ba      	ldr	r2, [r7, #24]
 8009052:	429a      	cmp	r2, r3
 8009054:	d910      	bls.n	8009078 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800905c:	e11a      	b.n	8009294 <UART_SetConfig+0x4b4>
 800905e:	bf00      	nop
 8009060:	cfff69f3 	.word	0xcfff69f3
 8009064:	40008000 	.word	0x40008000
 8009068:	40013800 	.word	0x40013800
 800906c:	40004400 	.word	0x40004400
 8009070:	00f42400 	.word	0x00f42400
 8009074:	08023648 	.word	0x08023648
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907a:	2200      	movs	r2, #0
 800907c:	60bb      	str	r3, [r7, #8]
 800907e:	60fa      	str	r2, [r7, #12]
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009084:	4a8e      	ldr	r2, [pc, #568]	@ (80092c0 <UART_SetConfig+0x4e0>)
 8009086:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800908a:	b29b      	uxth	r3, r3
 800908c:	2200      	movs	r2, #0
 800908e:	603b      	str	r3, [r7, #0]
 8009090:	607a      	str	r2, [r7, #4]
 8009092:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009096:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800909a:	f7f8 f835 	bl	8001108 <__aeabi_uldivmod>
 800909e:	4602      	mov	r2, r0
 80090a0:	460b      	mov	r3, r1
 80090a2:	4610      	mov	r0, r2
 80090a4:	4619      	mov	r1, r3
 80090a6:	f04f 0200 	mov.w	r2, #0
 80090aa:	f04f 0300 	mov.w	r3, #0
 80090ae:	020b      	lsls	r3, r1, #8
 80090b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80090b4:	0202      	lsls	r2, r0, #8
 80090b6:	6979      	ldr	r1, [r7, #20]
 80090b8:	6849      	ldr	r1, [r1, #4]
 80090ba:	0849      	lsrs	r1, r1, #1
 80090bc:	2000      	movs	r0, #0
 80090be:	460c      	mov	r4, r1
 80090c0:	4605      	mov	r5, r0
 80090c2:	eb12 0804 	adds.w	r8, r2, r4
 80090c6:	eb43 0905 	adc.w	r9, r3, r5
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	2200      	movs	r2, #0
 80090d0:	469a      	mov	sl, r3
 80090d2:	4693      	mov	fp, r2
 80090d4:	4652      	mov	r2, sl
 80090d6:	465b      	mov	r3, fp
 80090d8:	4640      	mov	r0, r8
 80090da:	4649      	mov	r1, r9
 80090dc:	f7f8 f814 	bl	8001108 <__aeabi_uldivmod>
 80090e0:	4602      	mov	r2, r0
 80090e2:	460b      	mov	r3, r1
 80090e4:	4613      	mov	r3, r2
 80090e6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80090e8:	6a3b      	ldr	r3, [r7, #32]
 80090ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090ee:	d308      	bcc.n	8009102 <UART_SetConfig+0x322>
 80090f0:	6a3b      	ldr	r3, [r7, #32]
 80090f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80090f6:	d204      	bcs.n	8009102 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	6a3a      	ldr	r2, [r7, #32]
 80090fe:	60da      	str	r2, [r3, #12]
 8009100:	e0c8      	b.n	8009294 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009108:	e0c4      	b.n	8009294 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	69db      	ldr	r3, [r3, #28]
 800910e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009112:	d167      	bne.n	80091e4 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8009114:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009118:	2b08      	cmp	r3, #8
 800911a:	d828      	bhi.n	800916e <UART_SetConfig+0x38e>
 800911c:	a201      	add	r2, pc, #4	@ (adr r2, 8009124 <UART_SetConfig+0x344>)
 800911e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009122:	bf00      	nop
 8009124:	08009149 	.word	0x08009149
 8009128:	08009151 	.word	0x08009151
 800912c:	08009159 	.word	0x08009159
 8009130:	0800916f 	.word	0x0800916f
 8009134:	0800915f 	.word	0x0800915f
 8009138:	0800916f 	.word	0x0800916f
 800913c:	0800916f 	.word	0x0800916f
 8009140:	0800916f 	.word	0x0800916f
 8009144:	08009167 	.word	0x08009167
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009148:	f7fd fe16 	bl	8006d78 <HAL_RCC_GetPCLK1Freq>
 800914c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800914e:	e014      	b.n	800917a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009150:	f7fd fe24 	bl	8006d9c <HAL_RCC_GetPCLK2Freq>
 8009154:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009156:	e010      	b.n	800917a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009158:	4b5a      	ldr	r3, [pc, #360]	@ (80092c4 <UART_SetConfig+0x4e4>)
 800915a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800915c:	e00d      	b.n	800917a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800915e:	f7fd fd57 	bl	8006c10 <HAL_RCC_GetSysClockFreq>
 8009162:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009164:	e009      	b.n	800917a <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800916a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800916c:	e005      	b.n	800917a <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800916e:	2300      	movs	r3, #0
 8009170:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009178:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800917a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 8089 	beq.w	8009294 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009186:	4a4e      	ldr	r2, [pc, #312]	@ (80092c0 <UART_SetConfig+0x4e0>)
 8009188:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800918c:	461a      	mov	r2, r3
 800918e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009190:	fbb3 f3f2 	udiv	r3, r3, r2
 8009194:	005a      	lsls	r2, r3, #1
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	085b      	lsrs	r3, r3, #1
 800919c:	441a      	add	r2, r3
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	685b      	ldr	r3, [r3, #4]
 80091a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80091a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	2b0f      	cmp	r3, #15
 80091ac:	d916      	bls.n	80091dc <UART_SetConfig+0x3fc>
 80091ae:	6a3b      	ldr	r3, [r7, #32]
 80091b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091b4:	d212      	bcs.n	80091dc <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80091b6:	6a3b      	ldr	r3, [r7, #32]
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	f023 030f 	bic.w	r3, r3, #15
 80091be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80091c0:	6a3b      	ldr	r3, [r7, #32]
 80091c2:	085b      	lsrs	r3, r3, #1
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	f003 0307 	and.w	r3, r3, #7
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	8bfb      	ldrh	r3, [r7, #30]
 80091ce:	4313      	orrs	r3, r2
 80091d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	8bfa      	ldrh	r2, [r7, #30]
 80091d8:	60da      	str	r2, [r3, #12]
 80091da:	e05b      	b.n	8009294 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80091dc:	2301      	movs	r3, #1
 80091de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80091e2:	e057      	b.n	8009294 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80091e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091e8:	2b08      	cmp	r3, #8
 80091ea:	d828      	bhi.n	800923e <UART_SetConfig+0x45e>
 80091ec:	a201      	add	r2, pc, #4	@ (adr r2, 80091f4 <UART_SetConfig+0x414>)
 80091ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f2:	bf00      	nop
 80091f4:	08009219 	.word	0x08009219
 80091f8:	08009221 	.word	0x08009221
 80091fc:	08009229 	.word	0x08009229
 8009200:	0800923f 	.word	0x0800923f
 8009204:	0800922f 	.word	0x0800922f
 8009208:	0800923f 	.word	0x0800923f
 800920c:	0800923f 	.word	0x0800923f
 8009210:	0800923f 	.word	0x0800923f
 8009214:	08009237 	.word	0x08009237
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009218:	f7fd fdae 	bl	8006d78 <HAL_RCC_GetPCLK1Freq>
 800921c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800921e:	e014      	b.n	800924a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009220:	f7fd fdbc 	bl	8006d9c <HAL_RCC_GetPCLK2Freq>
 8009224:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009226:	e010      	b.n	800924a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009228:	4b26      	ldr	r3, [pc, #152]	@ (80092c4 <UART_SetConfig+0x4e4>)
 800922a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800922c:	e00d      	b.n	800924a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800922e:	f7fd fcef 	bl	8006c10 <HAL_RCC_GetSysClockFreq>
 8009232:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009234:	e009      	b.n	800924a <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800923a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800923c:	e005      	b.n	800924a <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800923e:	2300      	movs	r3, #0
 8009240:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009242:	2301      	movs	r3, #1
 8009244:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009248:	bf00      	nop
    }

    if (pclk != 0U)
 800924a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924c:	2b00      	cmp	r3, #0
 800924e:	d021      	beq.n	8009294 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009254:	4a1a      	ldr	r2, [pc, #104]	@ (80092c0 <UART_SetConfig+0x4e0>)
 8009256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800925a:	461a      	mov	r2, r3
 800925c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800925e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	085b      	lsrs	r3, r3, #1
 8009268:	441a      	add	r2, r3
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	685b      	ldr	r3, [r3, #4]
 800926e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009272:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009274:	6a3b      	ldr	r3, [r7, #32]
 8009276:	2b0f      	cmp	r3, #15
 8009278:	d909      	bls.n	800928e <UART_SetConfig+0x4ae>
 800927a:	6a3b      	ldr	r3, [r7, #32]
 800927c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009280:	d205      	bcs.n	800928e <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009282:	6a3b      	ldr	r3, [r7, #32]
 8009284:	b29a      	uxth	r2, r3
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	60da      	str	r2, [r3, #12]
 800928c:	e002      	b.n	8009294 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800928e:	2301      	movs	r3, #1
 8009290:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	2201      	movs	r2, #1
 8009298:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	2201      	movs	r2, #1
 80092a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	2200      	movs	r2, #0
 80092a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	2200      	movs	r2, #0
 80092ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80092b0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3730      	adds	r7, #48	@ 0x30
 80092b8:	46bd      	mov	sp, r7
 80092ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80092be:	bf00      	nop
 80092c0:	08023648 	.word	0x08023648
 80092c4:	00f42400 	.word	0x00f42400

080092c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d4:	f003 0308 	and.w	r3, r3, #8
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d00a      	beq.n	80092f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	430a      	orrs	r2, r1
 80092f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f6:	f003 0301 	and.w	r3, r3, #1
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d00a      	beq.n	8009314 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	430a      	orrs	r2, r1
 8009312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009318:	f003 0302 	and.w	r3, r3, #2
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00a      	beq.n	8009336 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	685b      	ldr	r3, [r3, #4]
 8009326:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	430a      	orrs	r2, r1
 8009334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800933a:	f003 0304 	and.w	r3, r3, #4
 800933e:	2b00      	cmp	r3, #0
 8009340:	d00a      	beq.n	8009358 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	430a      	orrs	r2, r1
 8009356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800935c:	f003 0310 	and.w	r3, r3, #16
 8009360:	2b00      	cmp	r3, #0
 8009362:	d00a      	beq.n	800937a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	689b      	ldr	r3, [r3, #8]
 800936a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	430a      	orrs	r2, r1
 8009378:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800937e:	f003 0320 	and.w	r3, r3, #32
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00a      	beq.n	800939c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	430a      	orrs	r2, r1
 800939a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d01a      	beq.n	80093de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	430a      	orrs	r2, r1
 80093bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093c6:	d10a      	bne.n	80093de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	430a      	orrs	r2, r1
 80093dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d00a      	beq.n	8009400 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	430a      	orrs	r2, r1
 80093fe:	605a      	str	r2, [r3, #4]
  }
}
 8009400:	bf00      	nop
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	bc80      	pop	{r7}
 8009408:	4770      	bx	lr

0800940a <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800940a:	b580      	push	{r7, lr}
 800940c:	b086      	sub	sp, #24
 800940e:	af02      	add	r7, sp, #8
 8009410:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2200      	movs	r2, #0
 8009416:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800941a:	f7f9 f997 	bl	800274c <HAL_GetTick>
 800941e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f003 0308 	and.w	r3, r3, #8
 800942a:	2b08      	cmp	r3, #8
 800942c:	d10e      	bne.n	800944c <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800942e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009432:	9300      	str	r3, [sp, #0]
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2200      	movs	r2, #0
 8009438:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f000 f832 	bl	80094a6 <UART_WaitOnFlagUntilTimeout>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d001      	beq.n	800944c <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009448:	2303      	movs	r3, #3
 800944a:	e028      	b.n	800949e <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f003 0304 	and.w	r3, r3, #4
 8009456:	2b04      	cmp	r3, #4
 8009458:	d10e      	bne.n	8009478 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800945a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800945e:	9300      	str	r3, [sp, #0]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	2200      	movs	r2, #0
 8009464:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f000 f81c 	bl	80094a6 <UART_WaitOnFlagUntilTimeout>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d001      	beq.n	8009478 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009474:	2303      	movs	r3, #3
 8009476:	e012      	b.n	800949e <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2220      	movs	r2, #32
 800947c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2220      	movs	r2, #32
 8009484:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2200      	movs	r2, #0
 800948c:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3710      	adds	r7, #16
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80094a6:	b580      	push	{r7, lr}
 80094a8:	b09c      	sub	sp, #112	@ 0x70
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	60f8      	str	r0, [r7, #12]
 80094ae:	60b9      	str	r1, [r7, #8]
 80094b0:	603b      	str	r3, [r7, #0]
 80094b2:	4613      	mov	r3, r2
 80094b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094b6:	e0af      	b.n	8009618 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094be:	f000 80ab 	beq.w	8009618 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094c2:	f7f9 f943 	bl	800274c <HAL_GetTick>
 80094c6:	4602      	mov	r2, r0
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d302      	bcc.n	80094d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80094d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d140      	bne.n	800955a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094e0:	e853 3f00 	ldrex	r3, [r3]
 80094e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80094e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094e8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80094ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	461a      	mov	r2, r3
 80094f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094f8:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80094fc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80094fe:	e841 2300 	strex	r3, r2, [r1]
 8009502:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009504:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1e6      	bne.n	80094d8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3308      	adds	r3, #8
 8009510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009514:	e853 3f00 	ldrex	r3, [r3]
 8009518:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800951a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951c:	f023 0301 	bic.w	r3, r3, #1
 8009520:	663b      	str	r3, [r7, #96]	@ 0x60
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	3308      	adds	r3, #8
 8009528:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800952a:	64ba      	str	r2, [r7, #72]	@ 0x48
 800952c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800952e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009530:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009532:	e841 2300 	strex	r3, r2, [r1]
 8009536:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800953a:	2b00      	cmp	r3, #0
 800953c:	d1e5      	bne.n	800950a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2220      	movs	r2, #32
 8009542:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	2220      	movs	r2, #32
 800954a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2200      	movs	r2, #0
 8009552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8009556:	2303      	movs	r3, #3
 8009558:	e06f      	b.n	800963a <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f003 0304 	and.w	r3, r3, #4
 8009564:	2b00      	cmp	r3, #0
 8009566:	d057      	beq.n	8009618 <UART_WaitOnFlagUntilTimeout+0x172>
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	2b80      	cmp	r3, #128	@ 0x80
 800956c:	d054      	beq.n	8009618 <UART_WaitOnFlagUntilTimeout+0x172>
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	2b40      	cmp	r3, #64	@ 0x40
 8009572:	d051      	beq.n	8009618 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	69db      	ldr	r3, [r3, #28]
 800957a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800957e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009582:	d149      	bne.n	8009618 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800958c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009596:	e853 3f00 	ldrex	r3, [r3]
 800959a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800959c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80095a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	461a      	mov	r2, r3
 80095aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80095ae:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80095b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80095b4:	e841 2300 	strex	r3, r2, [r1]
 80095b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80095ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d1e6      	bne.n	800958e <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	3308      	adds	r3, #8
 80095c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	e853 3f00 	ldrex	r3, [r3]
 80095ce:	613b      	str	r3, [r7, #16]
   return(result);
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	f023 0301 	bic.w	r3, r3, #1
 80095d6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	3308      	adds	r3, #8
 80095de:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80095e0:	623a      	str	r2, [r7, #32]
 80095e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e4:	69f9      	ldr	r1, [r7, #28]
 80095e6:	6a3a      	ldr	r2, [r7, #32]
 80095e8:	e841 2300 	strex	r3, r2, [r1]
 80095ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80095ee:	69bb      	ldr	r3, [r7, #24]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d1e5      	bne.n	80095c0 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	2220      	movs	r2, #32
 80095f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2220      	movs	r2, #32
 8009600:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2220      	movs	r2, #32
 8009608:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2200      	movs	r2, #0
 8009610:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009614:	2303      	movs	r3, #3
 8009616:	e010      	b.n	800963a <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	69da      	ldr	r2, [r3, #28]
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	4013      	ands	r3, r2
 8009622:	68ba      	ldr	r2, [r7, #8]
 8009624:	429a      	cmp	r2, r3
 8009626:	bf0c      	ite	eq
 8009628:	2301      	moveq	r3, #1
 800962a:	2300      	movne	r3, #0
 800962c:	b2db      	uxtb	r3, r3
 800962e:	461a      	mov	r2, r3
 8009630:	79fb      	ldrb	r3, [r7, #7]
 8009632:	429a      	cmp	r2, r3
 8009634:	f43f af40 	beq.w	80094b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	3770      	adds	r7, #112	@ 0x70
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}
	...

08009644 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009644:	b480      	push	{r7}
 8009646:	b0a3      	sub	sp, #140	@ 0x8c
 8009648:	af00      	add	r7, sp, #0
 800964a:	60f8      	str	r0, [r7, #12]
 800964c:	60b9      	str	r1, [r7, #8]
 800964e:	4613      	mov	r3, r2
 8009650:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	68ba      	ldr	r2, [r7, #8]
 8009656:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	88fa      	ldrh	r2, [r7, #6]
 800965c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	88fa      	ldrh	r2, [r7, #6]
 8009664:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	2200      	movs	r2, #0
 800966c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009676:	d10e      	bne.n	8009696 <UART_Start_Receive_IT+0x52>
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	691b      	ldr	r3, [r3, #16]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d105      	bne.n	800968c <UART_Start_Receive_IT+0x48>
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009686:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800968a:	e02d      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	22ff      	movs	r2, #255	@ 0xff
 8009690:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009694:	e028      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	689b      	ldr	r3, [r3, #8]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d10d      	bne.n	80096ba <UART_Start_Receive_IT+0x76>
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d104      	bne.n	80096b0 <UART_Start_Receive_IT+0x6c>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	22ff      	movs	r2, #255	@ 0xff
 80096aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096ae:	e01b      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	227f      	movs	r2, #127	@ 0x7f
 80096b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096b8:	e016      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096c2:	d10d      	bne.n	80096e0 <UART_Start_Receive_IT+0x9c>
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	691b      	ldr	r3, [r3, #16]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d104      	bne.n	80096d6 <UART_Start_Receive_IT+0x92>
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	227f      	movs	r2, #127	@ 0x7f
 80096d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096d4:	e008      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	223f      	movs	r2, #63	@ 0x3f
 80096da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80096de:	e003      	b.n	80096e8 <UART_Start_Receive_IT+0xa4>
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2200      	movs	r2, #0
 80096ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2222      	movs	r2, #34	@ 0x22
 80096f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	3308      	adds	r3, #8
 80096fe:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009700:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009702:	e853 3f00 	ldrex	r3, [r3]
 8009706:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009708:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800970a:	f043 0301 	orr.w	r3, r3, #1
 800970e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	3308      	adds	r3, #8
 8009718:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800971c:	673a      	str	r2, [r7, #112]	@ 0x70
 800971e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009720:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009722:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009724:	e841 2300 	strex	r3, r2, [r1]
 8009728:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800972a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800972c:	2b00      	cmp	r3, #0
 800972e:	d1e3      	bne.n	80096f8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009734:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009738:	d14f      	bne.n	80097da <UART_Start_Receive_IT+0x196>
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009740:	88fa      	ldrh	r2, [r7, #6]
 8009742:	429a      	cmp	r2, r3
 8009744:	d349      	bcc.n	80097da <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800974e:	d107      	bne.n	8009760 <UART_Start_Receive_IT+0x11c>
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	691b      	ldr	r3, [r3, #16]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d103      	bne.n	8009760 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	4a46      	ldr	r2, [pc, #280]	@ (8009874 <UART_Start_Receive_IT+0x230>)
 800975c:	675a      	str	r2, [r3, #116]	@ 0x74
 800975e:	e002      	b.n	8009766 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	4a45      	ldr	r2, [pc, #276]	@ (8009878 <UART_Start_Receive_IT+0x234>)
 8009764:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	691b      	ldr	r3, [r3, #16]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d01a      	beq.n	80097a4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009774:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009776:	e853 3f00 	ldrex	r3, [r3]
 800977a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800977c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800977e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009782:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	461a      	mov	r2, r3
 800978c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009790:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009792:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009794:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009796:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009798:	e841 2300 	strex	r3, r2, [r1]
 800979c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800979e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d1e4      	bne.n	800976e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	3308      	adds	r3, #8
 80097aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097ae:	e853 3f00 	ldrex	r3, [r3]
 80097b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	3308      	adds	r3, #8
 80097c2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80097c4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80097c6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80097ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097cc:	e841 2300 	strex	r3, r2, [r1]
 80097d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80097d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d1e5      	bne.n	80097a4 <UART_Start_Receive_IT+0x160>
 80097d8:	e046      	b.n	8009868 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097e2:	d107      	bne.n	80097f4 <UART_Start_Receive_IT+0x1b0>
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	691b      	ldr	r3, [r3, #16]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d103      	bne.n	80097f4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	4a23      	ldr	r2, [pc, #140]	@ (800987c <UART_Start_Receive_IT+0x238>)
 80097f0:	675a      	str	r2, [r3, #116]	@ 0x74
 80097f2:	e002      	b.n	80097fa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	4a22      	ldr	r2, [pc, #136]	@ (8009880 <UART_Start_Receive_IT+0x23c>)
 80097f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	691b      	ldr	r3, [r3, #16]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d019      	beq.n	8009836 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800980a:	e853 3f00 	ldrex	r3, [r3]
 800980e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009812:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009816:	677b      	str	r3, [r7, #116]	@ 0x74
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	461a      	mov	r2, r3
 800981e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009820:	637b      	str	r3, [r7, #52]	@ 0x34
 8009822:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009824:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009826:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009828:	e841 2300 	strex	r3, r2, [r1]
 800982c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800982e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009830:	2b00      	cmp	r3, #0
 8009832:	d1e6      	bne.n	8009802 <UART_Start_Receive_IT+0x1be>
 8009834:	e018      	b.n	8009868 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	e853 3f00 	ldrex	r3, [r3]
 8009842:	613b      	str	r3, [r7, #16]
   return(result);
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	f043 0320 	orr.w	r3, r3, #32
 800984a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	461a      	mov	r2, r3
 8009852:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009854:	623b      	str	r3, [r7, #32]
 8009856:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009858:	69f9      	ldr	r1, [r7, #28]
 800985a:	6a3a      	ldr	r2, [r7, #32]
 800985c:	e841 2300 	strex	r3, r2, [r1]
 8009860:	61bb      	str	r3, [r7, #24]
   return(result);
 8009862:	69bb      	ldr	r3, [r7, #24]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1e6      	bne.n	8009836 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009868:	2300      	movs	r3, #0
}
 800986a:	4618      	mov	r0, r3
 800986c:	378c      	adds	r7, #140	@ 0x8c
 800986e:	46bd      	mov	sp, r7
 8009870:	bc80      	pop	{r7}
 8009872:	4770      	bx	lr
 8009874:	0800a259 	.word	0x0800a259
 8009878:	08009ef9 	.word	0x08009ef9
 800987c:	08009d41 	.word	0x08009d41
 8009880:	08009b89 	.word	0x08009b89

08009884 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009884:	b480      	push	{r7}
 8009886:	b08f      	sub	sp, #60	@ 0x3c
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009892:	6a3b      	ldr	r3, [r7, #32]
 8009894:	e853 3f00 	ldrex	r3, [r3]
 8009898:	61fb      	str	r3, [r7, #28]
   return(result);
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80098a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	461a      	mov	r2, r3
 80098a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098ac:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098b2:	e841 2300 	strex	r3, r2, [r1]
 80098b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1e6      	bne.n	800988c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	3308      	adds	r3, #8
 80098c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	e853 3f00 	ldrex	r3, [r3]
 80098cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80098d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	3308      	adds	r3, #8
 80098dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098de:	61ba      	str	r2, [r7, #24]
 80098e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e2:	6979      	ldr	r1, [r7, #20]
 80098e4:	69ba      	ldr	r2, [r7, #24]
 80098e6:	e841 2300 	strex	r3, r2, [r1]
 80098ea:	613b      	str	r3, [r7, #16]
   return(result);
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d1e5      	bne.n	80098be <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2220      	movs	r2, #32
 80098f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80098fa:	bf00      	nop
 80098fc:	373c      	adds	r7, #60	@ 0x3c
 80098fe:	46bd      	mov	sp, r7
 8009900:	bc80      	pop	{r7}
 8009902:	4770      	bx	lr

08009904 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009904:	b480      	push	{r7}
 8009906:	b095      	sub	sp, #84	@ 0x54
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009914:	e853 3f00 	ldrex	r3, [r3]
 8009918:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800991a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800991c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009920:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	461a      	mov	r2, r3
 8009928:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800992a:	643b      	str	r3, [r7, #64]	@ 0x40
 800992c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009930:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009932:	e841 2300 	strex	r3, r2, [r1]
 8009936:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800993a:	2b00      	cmp	r3, #0
 800993c:	d1e6      	bne.n	800990c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	3308      	adds	r3, #8
 8009944:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009946:	6a3b      	ldr	r3, [r7, #32]
 8009948:	e853 3f00 	ldrex	r3, [r3]
 800994c:	61fb      	str	r3, [r7, #28]
   return(result);
 800994e:	69fb      	ldr	r3, [r7, #28]
 8009950:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009954:	f023 0301 	bic.w	r3, r3, #1
 8009958:	64bb      	str	r3, [r7, #72]	@ 0x48
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	3308      	adds	r3, #8
 8009960:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009962:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009964:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009966:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009968:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800996a:	e841 2300 	strex	r3, r2, [r1]
 800996e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009972:	2b00      	cmp	r3, #0
 8009974:	d1e3      	bne.n	800993e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800997a:	2b01      	cmp	r3, #1
 800997c:	d118      	bne.n	80099b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	e853 3f00 	ldrex	r3, [r3]
 800998a:	60bb      	str	r3, [r7, #8]
   return(result);
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	f023 0310 	bic.w	r3, r3, #16
 8009992:	647b      	str	r3, [r7, #68]	@ 0x44
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	461a      	mov	r2, r3
 800999a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800999c:	61bb      	str	r3, [r7, #24]
 800999e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a0:	6979      	ldr	r1, [r7, #20]
 80099a2:	69ba      	ldr	r2, [r7, #24]
 80099a4:	e841 2300 	strex	r3, r2, [r1]
 80099a8:	613b      	str	r3, [r7, #16]
   return(result);
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d1e6      	bne.n	800997e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2220      	movs	r2, #32
 80099b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80099c4:	bf00      	nop
 80099c6:	3754      	adds	r7, #84	@ 0x54
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bc80      	pop	{r7}
 80099cc:	4770      	bx	lr

080099ce <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80099ce:	b580      	push	{r7, lr}
 80099d0:	b090      	sub	sp, #64	@ 0x40
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099da:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f003 0320 	and.w	r3, r3, #32
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d137      	bne.n	8009a5a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80099ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ec:	2200      	movs	r2, #0
 80099ee:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80099f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	3308      	adds	r3, #8
 80099f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099fc:	e853 3f00 	ldrex	r3, [r3]
 8009a00:	623b      	str	r3, [r7, #32]
   return(result);
 8009a02:	6a3b      	ldr	r3, [r7, #32]
 8009a04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009a0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	3308      	adds	r3, #8
 8009a10:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009a12:	633a      	str	r2, [r7, #48]	@ 0x30
 8009a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a1a:	e841 2300 	strex	r3, r2, [r1]
 8009a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d1e5      	bne.n	80099f2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009a26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	e853 3f00 	ldrex	r3, [r3]
 8009a32:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	461a      	mov	r2, r3
 8009a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a44:	61fb      	str	r3, [r7, #28]
 8009a46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a48:	69b9      	ldr	r1, [r7, #24]
 8009a4a:	69fa      	ldr	r2, [r7, #28]
 8009a4c:	e841 2300 	strex	r3, r2, [r1]
 8009a50:	617b      	str	r3, [r7, #20]
   return(result);
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d1e6      	bne.n	8009a26 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009a58:	e002      	b.n	8009a60 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009a5a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009a5c:	f7f9 fd00 	bl	8003460 <HAL_UART_TxCpltCallback>
}
 8009a60:	bf00      	nop
 8009a62:	3740      	adds	r7, #64	@ 0x40
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a74:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009a76:	68f8      	ldr	r0, [r7, #12]
 8009a78:	f7ff f994 	bl	8008da4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a7c:	bf00      	nop
 8009a7e:	3710      	adds	r7, #16
 8009a80:	46bd      	mov	sp, r7
 8009a82:	bd80      	pop	{r7, pc}

08009a84 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a90:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009a92:	697b      	ldr	r3, [r7, #20]
 8009a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a98:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009aa0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aac:	2b80      	cmp	r3, #128	@ 0x80
 8009aae:	d109      	bne.n	8009ac4 <UART_DMAError+0x40>
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	2b21      	cmp	r3, #33	@ 0x21
 8009ab4:	d106      	bne.n	8009ac4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009abe:	6978      	ldr	r0, [r7, #20]
 8009ac0:	f7ff fee0 	bl	8009884 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	689b      	ldr	r3, [r3, #8]
 8009aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ace:	2b40      	cmp	r3, #64	@ 0x40
 8009ad0:	d109      	bne.n	8009ae6 <UART_DMAError+0x62>
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2b22      	cmp	r3, #34	@ 0x22
 8009ad6:	d106      	bne.n	8009ae6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	2200      	movs	r2, #0
 8009adc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009ae0:	6978      	ldr	r0, [r7, #20]
 8009ae2:	f7ff ff0f 	bl	8009904 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009aec:	f043 0210 	orr.w	r2, r3, #16
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009af6:	6978      	ldr	r0, [r7, #20]
 8009af8:	f7ff f95d 	bl	8008db6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009afc:	bf00      	nop
 8009afe:	3718      	adds	r7, #24
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b084      	sub	sp, #16
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b22:	68f8      	ldr	r0, [r7, #12]
 8009b24:	f7ff f947 	bl	8008db6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b28:	bf00      	nop
 8009b2a:	3710      	adds	r7, #16
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}

08009b30 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b088      	sub	sp, #32
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	e853 3f00 	ldrex	r3, [r3]
 8009b44:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b4c:	61fb      	str	r3, [r7, #28]
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	461a      	mov	r2, r3
 8009b54:	69fb      	ldr	r3, [r7, #28]
 8009b56:	61bb      	str	r3, [r7, #24]
 8009b58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5a:	6979      	ldr	r1, [r7, #20]
 8009b5c:	69ba      	ldr	r2, [r7, #24]
 8009b5e:	e841 2300 	strex	r3, r2, [r1]
 8009b62:	613b      	str	r3, [r7, #16]
   return(result);
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d1e6      	bne.n	8009b38 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2220      	movs	r2, #32
 8009b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2200      	movs	r2, #0
 8009b76:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f7f9 fc71 	bl	8003460 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b7e:	bf00      	nop
 8009b80:	3720      	adds	r7, #32
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
	...

08009b88 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b09c      	sub	sp, #112	@ 0x70
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009b96:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ba0:	2b22      	cmp	r3, #34	@ 0x22
 8009ba2:	f040 80be 	bne.w	8009d22 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009bb0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009bb4:	b2d9      	uxtb	r1, r3
 8009bb6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009bba:	b2da      	uxtb	r2, r3
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bc0:	400a      	ands	r2, r1
 8009bc2:	b2d2      	uxtb	r2, r2
 8009bc4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bca:	1c5a      	adds	r2, r3, #1
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	3b01      	subs	r3, #1
 8009bda:	b29a      	uxth	r2, r3
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009be8:	b29b      	uxth	r3, r3
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	f040 80a1 	bne.w	8009d32 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bf8:	e853 3f00 	ldrex	r3, [r3]
 8009bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009c0e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009c10:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c12:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009c14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009c16:	e841 2300 	strex	r3, r2, [r1]
 8009c1a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009c1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d1e6      	bne.n	8009bf0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	3308      	adds	r3, #8
 8009c28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c2c:	e853 3f00 	ldrex	r3, [r3]
 8009c30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c34:	f023 0301 	bic.w	r3, r3, #1
 8009c38:	667b      	str	r3, [r7, #100]	@ 0x64
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	3308      	adds	r3, #8
 8009c40:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009c42:	647a      	str	r2, [r7, #68]	@ 0x44
 8009c44:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c46:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c48:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c4a:	e841 2300 	strex	r3, r2, [r1]
 8009c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d1e5      	bne.n	8009c22 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2220      	movs	r2, #32
 8009c5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2200      	movs	r2, #0
 8009c62:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a33      	ldr	r2, [pc, #204]	@ (8009d3c <UART_RxISR_8BIT+0x1b4>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d01f      	beq.n	8009cb4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d018      	beq.n	8009cb4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c8a:	e853 3f00 	ldrex	r3, [r3]
 8009c8e:	623b      	str	r3, [r7, #32]
   return(result);
 8009c90:	6a3b      	ldr	r3, [r7, #32]
 8009c92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c96:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ca0:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ca2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ca8:	e841 2300 	strex	r3, r2, [r1]
 8009cac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d1e6      	bne.n	8009c82 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cb8:	2b01      	cmp	r3, #1
 8009cba:	d12e      	bne.n	8009d1a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	e853 3f00 	ldrex	r3, [r3]
 8009cce:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f023 0310 	bic.w	r3, r3, #16
 8009cd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	461a      	mov	r2, r3
 8009cde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ce0:	61fb      	str	r3, [r7, #28]
 8009ce2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce4:	69b9      	ldr	r1, [r7, #24]
 8009ce6:	69fa      	ldr	r2, [r7, #28]
 8009ce8:	e841 2300 	strex	r3, r2, [r1]
 8009cec:	617b      	str	r3, [r7, #20]
   return(result);
 8009cee:	697b      	ldr	r3, [r7, #20]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d1e6      	bne.n	8009cc2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	69db      	ldr	r3, [r3, #28]
 8009cfa:	f003 0310 	and.w	r3, r3, #16
 8009cfe:	2b10      	cmp	r3, #16
 8009d00:	d103      	bne.n	8009d0a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2210      	movs	r2, #16
 8009d08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d10:	4619      	mov	r1, r3
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f7ff f858 	bl	8008dc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009d18:	e00b      	b.n	8009d32 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f7f9 fbb6 	bl	800348c <HAL_UART_RxCpltCallback>
}
 8009d20:	e007      	b.n	8009d32 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	699a      	ldr	r2, [r3, #24]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f042 0208 	orr.w	r2, r2, #8
 8009d30:	619a      	str	r2, [r3, #24]
}
 8009d32:	bf00      	nop
 8009d34:	3770      	adds	r7, #112	@ 0x70
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}
 8009d3a:	bf00      	nop
 8009d3c:	40008000 	.word	0x40008000

08009d40 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b09c      	sub	sp, #112	@ 0x70
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009d4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d58:	2b22      	cmp	r3, #34	@ 0x22
 8009d5a:	f040 80be 	bne.w	8009eda <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d64:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d6c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009d6e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009d72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009d76:	4013      	ands	r3, r2
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d7c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d82:	1c9a      	adds	r2, r3, #2
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d8e:	b29b      	uxth	r3, r3
 8009d90:	3b01      	subs	r3, #1
 8009d92:	b29a      	uxth	r2, r3
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009da0:	b29b      	uxth	r3, r3
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f040 80a1 	bne.w	8009eea <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009db0:	e853 3f00 	ldrex	r3, [r3]
 8009db4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009db6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009db8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009dbc:	667b      	str	r3, [r7, #100]	@ 0x64
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009dc6:	657b      	str	r3, [r7, #84]	@ 0x54
 8009dc8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009dcc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009dce:	e841 2300 	strex	r3, r2, [r1]
 8009dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009dd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d1e6      	bne.n	8009da8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	3308      	adds	r3, #8
 8009de0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009de4:	e853 3f00 	ldrex	r3, [r3]
 8009de8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dec:	f023 0301 	bic.w	r3, r3, #1
 8009df0:	663b      	str	r3, [r7, #96]	@ 0x60
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	3308      	adds	r3, #8
 8009df8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009dfa:	643a      	str	r2, [r7, #64]	@ 0x40
 8009dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e02:	e841 2300 	strex	r3, r2, [r1]
 8009e06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d1e5      	bne.n	8009dda <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2220      	movs	r2, #32
 8009e12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2200      	movs	r2, #0
 8009e1a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2200      	movs	r2, #0
 8009e20:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	4a33      	ldr	r2, [pc, #204]	@ (8009ef4 <UART_RxISR_16BIT+0x1b4>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d01f      	beq.n	8009e6c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d018      	beq.n	8009e6c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e40:	6a3b      	ldr	r3, [r7, #32]
 8009e42:	e853 3f00 	ldrex	r3, [r3]
 8009e46:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e48:	69fb      	ldr	r3, [r7, #28]
 8009e4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009e4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	461a      	mov	r2, r3
 8009e56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e5a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e60:	e841 2300 	strex	r3, r2, [r1]
 8009e64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d1e6      	bne.n	8009e3a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e70:	2b01      	cmp	r3, #1
 8009e72:	d12e      	bne.n	8009ed2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2200      	movs	r2, #0
 8009e78:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	e853 3f00 	ldrex	r3, [r3]
 8009e86:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	f023 0310 	bic.w	r3, r3, #16
 8009e8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	461a      	mov	r2, r3
 8009e96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009e98:	61bb      	str	r3, [r7, #24]
 8009e9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e9c:	6979      	ldr	r1, [r7, #20]
 8009e9e:	69ba      	ldr	r2, [r7, #24]
 8009ea0:	e841 2300 	strex	r3, r2, [r1]
 8009ea4:	613b      	str	r3, [r7, #16]
   return(result);
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d1e6      	bne.n	8009e7a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	69db      	ldr	r3, [r3, #28]
 8009eb2:	f003 0310 	and.w	r3, r3, #16
 8009eb6:	2b10      	cmp	r3, #16
 8009eb8:	d103      	bne.n	8009ec2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	2210      	movs	r2, #16
 8009ec0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ec8:	4619      	mov	r1, r3
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f7fe ff7c 	bl	8008dc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ed0:	e00b      	b.n	8009eea <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f7f9 fada 	bl	800348c <HAL_UART_RxCpltCallback>
}
 8009ed8:	e007      	b.n	8009eea <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	699a      	ldr	r2, [r3, #24]
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f042 0208 	orr.w	r2, r2, #8
 8009ee8:	619a      	str	r2, [r3, #24]
}
 8009eea:	bf00      	nop
 8009eec:	3770      	adds	r7, #112	@ 0x70
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	40008000 	.word	0x40008000

08009ef8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b0ac      	sub	sp, #176	@ 0xb0
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009f06:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	69db      	ldr	r3, [r3, #28]
 8009f10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f2e:	2b22      	cmp	r3, #34	@ 0x22
 8009f30:	f040 8182 	bne.w	800a238 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009f3a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f3e:	e125      	b.n	800a18c <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f46:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009f4a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009f4e:	b2d9      	uxtb	r1, r3
 8009f50:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009f54:	b2da      	uxtb	r2, r3
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f5a:	400a      	ands	r2, r1
 8009f5c:	b2d2      	uxtb	r2, r2
 8009f5e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f64:	1c5a      	adds	r2, r3, #1
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	3b01      	subs	r3, #1
 8009f74:	b29a      	uxth	r2, r3
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	69db      	ldr	r3, [r3, #28]
 8009f82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009f86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f8a:	f003 0307 	and.w	r3, r3, #7
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d053      	beq.n	800a03a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009f92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f96:	f003 0301 	and.w	r3, r3, #1
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d011      	beq.n	8009fc2 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009f9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d00b      	beq.n	8009fc2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fb8:	f043 0201 	orr.w	r2, r3, #1
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fc6:	f003 0302 	and.w	r3, r3, #2
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d011      	beq.n	8009ff2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009fce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009fd2:	f003 0301 	and.w	r3, r3, #1
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00b      	beq.n	8009ff2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	2202      	movs	r2, #2
 8009fe0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fe8:	f043 0204 	orr.w	r2, r3, #4
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009ff2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ff6:	f003 0304 	and.w	r3, r3, #4
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d011      	beq.n	800a022 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009ffe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a002:	f003 0301 	and.w	r3, r3, #1
 800a006:	2b00      	cmp	r3, #0
 800a008:	d00b      	beq.n	800a022 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	2204      	movs	r2, #4
 800a010:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a018:	f043 0202 	orr.w	r2, r3, #2
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d006      	beq.n	800a03a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f7fe fec2 	bl	8008db6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2200      	movs	r2, #0
 800a036:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a040:	b29b      	uxth	r3, r3
 800a042:	2b00      	cmp	r3, #0
 800a044:	f040 80a2 	bne.w	800a18c <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a04e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a050:	e853 3f00 	ldrex	r3, [r3]
 800a054:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a056:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a058:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a05c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	461a      	mov	r2, r3
 800a066:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a06a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a06c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a06e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a070:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a072:	e841 2300 	strex	r3, r2, [r1]
 800a076:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a078:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d1e4      	bne.n	800a048 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	3308      	adds	r3, #8
 800a084:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a086:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a088:	e853 3f00 	ldrex	r3, [r3]
 800a08c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a08e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a090:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a094:	f023 0301 	bic.w	r3, r3, #1
 800a098:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	3308      	adds	r3, #8
 800a0a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a0a6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a0a8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0aa:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a0ac:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a0ae:	e841 2300 	strex	r3, r2, [r1]
 800a0b2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a0b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d1e1      	bne.n	800a07e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2220      	movs	r2, #32
 800a0be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4a5f      	ldr	r2, [pc, #380]	@ (800a250 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d021      	beq.n	800a11c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	685b      	ldr	r3, [r3, #4]
 800a0de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d01a      	beq.n	800a11c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0ee:	e853 3f00 	ldrex	r3, [r3]
 800a0f2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a0f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a0fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	461a      	mov	r2, r3
 800a104:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a108:	657b      	str	r3, [r7, #84]	@ 0x54
 800a10a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a10c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a10e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a110:	e841 2300 	strex	r3, r2, [r1]
 800a114:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a116:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d1e4      	bne.n	800a0e6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a120:	2b01      	cmp	r3, #1
 800a122:	d130      	bne.n	800a186 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2200      	movs	r2, #0
 800a128:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a132:	e853 3f00 	ldrex	r3, [r3]
 800a136:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a13a:	f023 0310 	bic.w	r3, r3, #16
 800a13e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	461a      	mov	r2, r3
 800a148:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a14c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a14e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a150:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a152:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a154:	e841 2300 	strex	r3, r2, [r1]
 800a158:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d1e4      	bne.n	800a12a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	69db      	ldr	r3, [r3, #28]
 800a166:	f003 0310 	and.w	r3, r3, #16
 800a16a:	2b10      	cmp	r3, #16
 800a16c:	d103      	bne.n	800a176 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2210      	movs	r2, #16
 800a174:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a17c:	4619      	mov	r1, r3
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f7fe fe22 	bl	8008dc8 <HAL_UARTEx_RxEventCallback>
 800a184:	e002      	b.n	800a18c <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f7f9 f980 	bl	800348c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a18c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a190:	2b00      	cmp	r3, #0
 800a192:	d006      	beq.n	800a1a2 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800a194:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a198:	f003 0320 	and.w	r3, r3, #32
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	f47f aecf 	bne.w	8009f40 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a1a8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a1ac:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d049      	beq.n	800a248 <UART_RxISR_8BIT_FIFOEN+0x350>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a1ba:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d242      	bcs.n	800a248 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	3308      	adds	r3, #8
 800a1c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ca:	6a3b      	ldr	r3, [r7, #32]
 800a1cc:	e853 3f00 	ldrex	r3, [r3]
 800a1d0:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1d2:	69fb      	ldr	r3, [r7, #28]
 800a1d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	3308      	adds	r3, #8
 800a1e2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a1e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a1e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1ee:	e841 2300 	strex	r3, r2, [r1]
 800a1f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a1f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d1e3      	bne.n	800a1c2 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	4a15      	ldr	r2, [pc, #84]	@ (800a254 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a1fe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	e853 3f00 	ldrex	r3, [r3]
 800a20c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	f043 0320 	orr.w	r3, r3, #32
 800a214:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	461a      	mov	r2, r3
 800a21e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a222:	61bb      	str	r3, [r7, #24]
 800a224:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a226:	6979      	ldr	r1, [r7, #20]
 800a228:	69ba      	ldr	r2, [r7, #24]
 800a22a:	e841 2300 	strex	r3, r2, [r1]
 800a22e:	613b      	str	r3, [r7, #16]
   return(result);
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d1e4      	bne.n	800a200 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a236:	e007      	b.n	800a248 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	699a      	ldr	r2, [r3, #24]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f042 0208 	orr.w	r2, r2, #8
 800a246:	619a      	str	r2, [r3, #24]
}
 800a248:	bf00      	nop
 800a24a:	37b0      	adds	r7, #176	@ 0xb0
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}
 800a250:	40008000 	.word	0x40008000
 800a254:	08009b89 	.word	0x08009b89

0800a258 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b0ae      	sub	sp, #184	@ 0xb8
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a266:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	69db      	ldr	r3, [r3, #28]
 800a270:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a28e:	2b22      	cmp	r3, #34	@ 0x22
 800a290:	f040 8186 	bne.w	800a5a0 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a29a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a29e:	e129      	b.n	800a4f4 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2a6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a2b2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a2b6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a2ba:	4013      	ands	r3, r2
 800a2bc:	b29a      	uxth	r2, r3
 800a2be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a2c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2c8:	1c9a      	adds	r2, r3, #2
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a2d4:	b29b      	uxth	r3, r3
 800a2d6:	3b01      	subs	r3, #1
 800a2d8:	b29a      	uxth	r2, r3
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	69db      	ldr	r3, [r3, #28]
 800a2e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a2ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a2ee:	f003 0307 	and.w	r3, r3, #7
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d053      	beq.n	800a39e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a2f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a2fa:	f003 0301 	and.w	r3, r3, #1
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d011      	beq.n	800a326 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a302:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d00b      	beq.n	800a326 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	2201      	movs	r2, #1
 800a314:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a31c:	f043 0201 	orr.w	r2, r3, #1
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a326:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a32a:	f003 0302 	and.w	r3, r3, #2
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d011      	beq.n	800a356 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a332:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a336:	f003 0301 	and.w	r3, r3, #1
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d00b      	beq.n	800a356 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	2202      	movs	r2, #2
 800a344:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a34c:	f043 0204 	orr.w	r2, r3, #4
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a356:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a35a:	f003 0304 	and.w	r3, r3, #4
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d011      	beq.n	800a386 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a362:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a366:	f003 0301 	and.w	r3, r3, #1
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d00b      	beq.n	800a386 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	2204      	movs	r2, #4
 800a374:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a37c:	f043 0202 	orr.w	r2, r3, #2
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d006      	beq.n	800a39e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f7fe fd10 	bl	8008db6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2200      	movs	r2, #0
 800a39a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a3a4:	b29b      	uxth	r3, r3
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f040 80a4 	bne.w	800a4f4 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3b4:	e853 3f00 	ldrex	r3, [r3]
 800a3b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a3ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a3c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a3ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a3d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a3d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a3da:	e841 2300 	strex	r3, r2, [r1]
 800a3de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a3e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1e2      	bne.n	800a3ac <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3308      	adds	r3, #8
 800a3ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3f0:	e853 3f00 	ldrex	r3, [r3]
 800a3f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a3f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3fc:	f023 0301 	bic.w	r3, r3, #1
 800a400:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	3308      	adds	r3, #8
 800a40a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a40e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a410:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a412:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a414:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a416:	e841 2300 	strex	r3, r2, [r1]
 800a41a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a41c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d1e1      	bne.n	800a3e6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2220      	movs	r2, #32
 800a426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2200      	movs	r2, #0
 800a434:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	4a5f      	ldr	r2, [pc, #380]	@ (800a5b8 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d021      	beq.n	800a484 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d01a      	beq.n	800a484 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a454:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a456:	e853 3f00 	ldrex	r3, [r3]
 800a45a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a45c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a45e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a462:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	461a      	mov	r2, r3
 800a46c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a470:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a472:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a474:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a476:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a478:	e841 2300 	strex	r3, r2, [r1]
 800a47c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a47e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a480:	2b00      	cmp	r3, #0
 800a482:	d1e4      	bne.n	800a44e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d130      	bne.n	800a4ee <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2200      	movs	r2, #0
 800a490:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a49a:	e853 3f00 	ldrex	r3, [r3]
 800a49e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4a2:	f023 0310 	bic.w	r3, r3, #16
 800a4a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a4b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800a4b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a4ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4bc:	e841 2300 	strex	r3, r2, [r1]
 800a4c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a4c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d1e4      	bne.n	800a492 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	69db      	ldr	r3, [r3, #28]
 800a4ce:	f003 0310 	and.w	r3, r3, #16
 800a4d2:	2b10      	cmp	r3, #16
 800a4d4:	d103      	bne.n	800a4de <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	2210      	movs	r2, #16
 800a4dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a4e4:	4619      	mov	r1, r3
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f7fe fc6e 	bl	8008dc8 <HAL_UARTEx_RxEventCallback>
 800a4ec:	e002      	b.n	800a4f4 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f7f8 ffcc 	bl	800348c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a4f4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d006      	beq.n	800a50a <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800a4fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a500:	f003 0320 	and.w	r3, r3, #32
 800a504:	2b00      	cmp	r3, #0
 800a506:	f47f aecb 	bne.w	800a2a0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a510:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a514:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d049      	beq.n	800a5b0 <UART_RxISR_16BIT_FIFOEN+0x358>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a522:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a526:	429a      	cmp	r2, r3
 800a528:	d242      	bcs.n	800a5b0 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	3308      	adds	r3, #8
 800a530:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a534:	e853 3f00 	ldrex	r3, [r3]
 800a538:	623b      	str	r3, [r7, #32]
   return(result);
 800a53a:	6a3b      	ldr	r3, [r7, #32]
 800a53c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a540:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	3308      	adds	r3, #8
 800a54a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a54e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a550:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a552:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a554:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a556:	e841 2300 	strex	r3, r2, [r1]
 800a55a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a55c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d1e3      	bne.n	800a52a <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	4a15      	ldr	r2, [pc, #84]	@ (800a5bc <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a566:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	e853 3f00 	ldrex	r3, [r3]
 800a574:	60fb      	str	r3, [r7, #12]
   return(result);
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f043 0320 	orr.w	r3, r3, #32
 800a57c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	461a      	mov	r2, r3
 800a586:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a58a:	61fb      	str	r3, [r7, #28]
 800a58c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a58e:	69b9      	ldr	r1, [r7, #24]
 800a590:	69fa      	ldr	r2, [r7, #28]
 800a592:	e841 2300 	strex	r3, r2, [r1]
 800a596:	617b      	str	r3, [r7, #20]
   return(result);
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d1e4      	bne.n	800a568 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a59e:	e007      	b.n	800a5b0 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	699a      	ldr	r2, [r3, #24]
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f042 0208 	orr.w	r2, r2, #8
 800a5ae:	619a      	str	r2, [r3, #24]
}
 800a5b0:	bf00      	nop
 800a5b2:	37b8      	adds	r7, #184	@ 0xb8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}
 800a5b8:	40008000 	.word	0x40008000
 800a5bc:	08009d41 	.word	0x08009d41

0800a5c0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b083      	sub	sp, #12
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a5c8:	bf00      	nop
 800a5ca:	370c      	adds	r7, #12
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bc80      	pop	{r7}
 800a5d0:	4770      	bx	lr

0800a5d2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a5d2:	b480      	push	{r7}
 800a5d4:	b083      	sub	sp, #12
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a5da:	bf00      	nop
 800a5dc:	370c      	adds	r7, #12
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bc80      	pop	{r7}
 800a5e2:	4770      	bx	lr

0800a5e4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b083      	sub	sp, #12
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a5ec:	bf00      	nop
 800a5ee:	370c      	adds	r7, #12
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bc80      	pop	{r7}
 800a5f4:	4770      	bx	lr

0800a5f6 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a5f6:	b580      	push	{r7, lr}
 800a5f8:	b088      	sub	sp, #32
 800a5fa:	af02      	add	r7, sp, #8
 800a5fc:	60f8      	str	r0, [r7, #12]
 800a5fe:	1d3b      	adds	r3, r7, #4
 800a600:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a604:	2300      	movs	r3, #0
 800a606:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a60e:	2b01      	cmp	r3, #1
 800a610:	d101      	bne.n	800a616 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a612:	2302      	movs	r3, #2
 800a614:	e046      	b.n	800a6a4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	2201      	movs	r2, #1
 800a61a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2224      	movs	r2, #36	@ 0x24
 800a622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	681a      	ldr	r2, [r3, #0]
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	f022 0201 	bic.w	r2, r2, #1
 800a634:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	430a      	orrs	r2, r1
 800a648:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d105      	bne.n	800a65c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a650:	1d3b      	adds	r3, r7, #4
 800a652:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a656:	68f8      	ldr	r0, [r7, #12]
 800a658:	f000 f90e 	bl	800a878 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	681a      	ldr	r2, [r3, #0]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f042 0201 	orr.w	r2, r2, #1
 800a66a:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a66c:	f7f8 f86e 	bl	800274c <HAL_GetTick>
 800a670:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a672:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a676:	9300      	str	r3, [sp, #0]
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	2200      	movs	r2, #0
 800a67c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a680:	68f8      	ldr	r0, [r7, #12]
 800a682:	f7fe ff10 	bl	80094a6 <UART_WaitOnFlagUntilTimeout>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d002      	beq.n	800a692 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a68c:	2303      	movs	r3, #3
 800a68e:	75fb      	strb	r3, [r7, #23]
 800a690:	e003      	b.n	800a69a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2220      	movs	r2, #32
 800a696:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2200      	movs	r2, #0
 800a69e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 800a6a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3718      	adds	r7, #24
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b089      	sub	sp, #36	@ 0x24
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6ba:	2b01      	cmp	r3, #1
 800a6bc:	d101      	bne.n	800a6c2 <HAL_UARTEx_EnableStopMode+0x16>
 800a6be:	2302      	movs	r3, #2
 800a6c0:	e021      	b.n	800a706 <HAL_UARTEx_EnableStopMode+0x5a>
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	e853 3f00 	ldrex	r3, [r3]
 800a6d6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	f043 0302 	orr.w	r3, r3, #2
 800a6de:	61fb      	str	r3, [r7, #28]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	69fb      	ldr	r3, [r7, #28]
 800a6e8:	61bb      	str	r3, [r7, #24]
 800a6ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ec:	6979      	ldr	r1, [r7, #20]
 800a6ee:	69ba      	ldr	r2, [r7, #24]
 800a6f0:	e841 2300 	strex	r3, r2, [r1]
 800a6f4:	613b      	str	r3, [r7, #16]
   return(result);
 800a6f6:	693b      	ldr	r3, [r7, #16]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d1e6      	bne.n	800a6ca <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2200      	movs	r2, #0
 800a700:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a704:	2300      	movs	r3, #0
}
 800a706:	4618      	mov	r0, r3
 800a708:	3724      	adds	r7, #36	@ 0x24
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bc80      	pop	{r7}
 800a70e:	4770      	bx	lr

0800a710 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a710:	b480      	push	{r7}
 800a712:	b085      	sub	sp, #20
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a71e:	2b01      	cmp	r3, #1
 800a720:	d101      	bne.n	800a726 <HAL_UARTEx_DisableFifoMode+0x16>
 800a722:	2302      	movs	r3, #2
 800a724:	e027      	b.n	800a776 <HAL_UARTEx_DisableFifoMode+0x66>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2201      	movs	r2, #1
 800a72a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2224      	movs	r2, #36	@ 0x24
 800a732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	681a      	ldr	r2, [r3, #0]
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f022 0201 	bic.w	r2, r2, #1
 800a74c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a754:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2200      	movs	r2, #0
 800a75a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	68fa      	ldr	r2, [r7, #12]
 800a762:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2220      	movs	r2, #32
 800a768:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a774:	2300      	movs	r3, #0
}
 800a776:	4618      	mov	r0, r3
 800a778:	3714      	adds	r7, #20
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bc80      	pop	{r7}
 800a77e:	4770      	bx	lr

0800a780 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b084      	sub	sp, #16
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a790:	2b01      	cmp	r3, #1
 800a792:	d101      	bne.n	800a798 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a794:	2302      	movs	r3, #2
 800a796:	e02d      	b.n	800a7f4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2224      	movs	r2, #36	@ 0x24
 800a7a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	681a      	ldr	r2, [r3, #0]
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f022 0201 	bic.w	r2, r2, #1
 800a7be:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	689b      	ldr	r3, [r3, #8]
 800a7c6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	683a      	ldr	r2, [r7, #0]
 800a7d0:	430a      	orrs	r2, r1
 800a7d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f000 f871 	bl	800a8bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	68fa      	ldr	r2, [r7, #12]
 800a7e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2220      	movs	r2, #32
 800a7e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a7f2:	2300      	movs	r3, #0
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3710      	adds	r7, #16
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d101      	bne.n	800a814 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a810:	2302      	movs	r3, #2
 800a812:	e02d      	b.n	800a870 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2224      	movs	r2, #36	@ 0x24
 800a820:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	681a      	ldr	r2, [r3, #0]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f022 0201 	bic.w	r2, r2, #1
 800a83a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	683a      	ldr	r2, [r7, #0]
 800a84c:	430a      	orrs	r2, r1
 800a84e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a850:	6878      	ldr	r0, [r7, #4]
 800a852:	f000 f833 	bl	800a8bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	68fa      	ldr	r2, [r7, #12]
 800a85c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2220      	movs	r2, #32
 800a862:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2200      	movs	r2, #0
 800a86a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a86e:	2300      	movs	r3, #0
}
 800a870:	4618      	mov	r0, r3
 800a872:	3710      	adds	r7, #16
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a878:	b480      	push	{r7}
 800a87a:	b085      	sub	sp, #20
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	60f8      	str	r0, [r7, #12]
 800a880:	1d3b      	adds	r3, r7, #4
 800a882:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	685b      	ldr	r3, [r3, #4]
 800a88c:	f023 0210 	bic.w	r2, r3, #16
 800a890:	893b      	ldrh	r3, [r7, #8]
 800a892:	4619      	mov	r1, r3
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	430a      	orrs	r2, r1
 800a89a:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	685b      	ldr	r3, [r3, #4]
 800a8a2:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a8a6:	7abb      	ldrb	r3, [r7, #10]
 800a8a8:	061a      	lsls	r2, r3, #24
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	430a      	orrs	r2, r1
 800a8b0:	605a      	str	r2, [r3, #4]
}
 800a8b2:	bf00      	nop
 800a8b4:	3714      	adds	r7, #20
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bc80      	pop	{r7}
 800a8ba:	4770      	bx	lr

0800a8bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b085      	sub	sp, #20
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d108      	bne.n	800a8de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a8dc:	e031      	b.n	800a942 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a8de:	2308      	movs	r3, #8
 800a8e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a8e2:	2308      	movs	r3, #8
 800a8e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	689b      	ldr	r3, [r3, #8]
 800a8ec:	0e5b      	lsrs	r3, r3, #25
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	f003 0307 	and.w	r3, r3, #7
 800a8f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	689b      	ldr	r3, [r3, #8]
 800a8fc:	0f5b      	lsrs	r3, r3, #29
 800a8fe:	b2db      	uxtb	r3, r3
 800a900:	f003 0307 	and.w	r3, r3, #7
 800a904:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a906:	7bbb      	ldrb	r3, [r7, #14]
 800a908:	7b3a      	ldrb	r2, [r7, #12]
 800a90a:	4910      	ldr	r1, [pc, #64]	@ (800a94c <UARTEx_SetNbDataToProcess+0x90>)
 800a90c:	5c8a      	ldrb	r2, [r1, r2]
 800a90e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a912:	7b3a      	ldrb	r2, [r7, #12]
 800a914:	490e      	ldr	r1, [pc, #56]	@ (800a950 <UARTEx_SetNbDataToProcess+0x94>)
 800a916:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a918:	fb93 f3f2 	sdiv	r3, r3, r2
 800a91c:	b29a      	uxth	r2, r3
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a924:	7bfb      	ldrb	r3, [r7, #15]
 800a926:	7b7a      	ldrb	r2, [r7, #13]
 800a928:	4908      	ldr	r1, [pc, #32]	@ (800a94c <UARTEx_SetNbDataToProcess+0x90>)
 800a92a:	5c8a      	ldrb	r2, [r1, r2]
 800a92c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a930:	7b7a      	ldrb	r2, [r7, #13]
 800a932:	4907      	ldr	r1, [pc, #28]	@ (800a950 <UARTEx_SetNbDataToProcess+0x94>)
 800a934:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a936:	fb93 f3f2 	sdiv	r3, r3, r2
 800a93a:	b29a      	uxth	r2, r3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a942:	bf00      	nop
 800a944:	3714      	adds	r7, #20
 800a946:	46bd      	mov	sp, r7
 800a948:	bc80      	pop	{r7}
 800a94a:	4770      	bx	lr
 800a94c:	08023660 	.word	0x08023660
 800a950:	08023668 	.word	0x08023668

0800a954 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a958:	f7f7 fd94 	bl	8002484 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a95c:	f000 f820 	bl	800a9a0 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a960:	bf00      	nop
 800a962:	bd80      	pop	{r7, pc}

0800a964 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a968:	f04f 30ff 	mov.w	r0, #4294967295
 800a96c:	f014 fa1a 	bl	801eda4 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800a970:	bf00      	nop
 800a972:	bd80      	pop	{r7, pc}

0800a974 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a974:	b480      	push	{r7}
 800a976:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a978:	f3bf 8f4f 	dsb	sy
}
 800a97c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a97e:	4b06      	ldr	r3, [pc, #24]	@ (800a998 <__NVIC_SystemReset+0x24>)
 800a980:	68db      	ldr	r3, [r3, #12]
 800a982:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a986:	4904      	ldr	r1, [pc, #16]	@ (800a998 <__NVIC_SystemReset+0x24>)
 800a988:	4b04      	ldr	r3, [pc, #16]	@ (800a99c <__NVIC_SystemReset+0x28>)
 800a98a:	4313      	orrs	r3, r2
 800a98c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a98e:	f3bf 8f4f 	dsb	sy
}
 800a992:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a994:	bf00      	nop
 800a996:	e7fd      	b.n	800a994 <__NVIC_SystemReset+0x20>
 800a998:	e000ed00 	.word	0xe000ed00
 800a99c:	05fa0004 	.word	0x05fa0004

0800a9a0 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b086      	sub	sp, #24
 800a9a4:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	9302      	str	r3, [sp, #8]
 800a9ae:	2303      	movs	r3, #3
 800a9b0:	9301      	str	r3, [sp, #4]
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	9300      	str	r3, [sp, #0]
 800a9b6:	4b59      	ldr	r3, [pc, #356]	@ (800ab1c <LoRaWAN_Init+0x17c>)
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	2100      	movs	r1, #0
 800a9bc:	2002      	movs	r0, #2
 800a9be:	f014 fe3d 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	9302      	str	r3, [sp, #8]
 800a9c6:	2306      	movs	r3, #6
 800a9c8:	9301      	str	r3, [sp, #4]
 800a9ca:	2302      	movs	r3, #2
 800a9cc:	9300      	str	r3, [sp, #0]
 800a9ce:	4b54      	ldr	r3, [pc, #336]	@ (800ab20 <LoRaWAN_Init+0x180>)
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	2100      	movs	r1, #0
 800a9d4:	2002      	movs	r0, #2
 800a9d6:	f014 fe31 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a9da:	2301      	movs	r3, #1
 800a9dc:	9302      	str	r3, [sp, #8]
 800a9de:	2303      	movs	r3, #3
 800a9e0:	9301      	str	r3, [sp, #4]
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	9300      	str	r3, [sp, #0]
 800a9e6:	4b4f      	ldr	r3, [pc, #316]	@ (800ab24 <LoRaWAN_Init+0x184>)
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	2100      	movs	r1, #0
 800a9ec:	2002      	movs	r0, #2
 800a9ee:	f014 fe25 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a9f2:	1d3b      	adds	r3, r7, #4
 800a9f4:	4619      	mov	r1, r3
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	f003 fc4c 	bl	800e294 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	0e1b      	lsrs	r3, r3, #24
 800aa00:	b2db      	uxtb	r3, r3
 800aa02:	461a      	mov	r2, r3
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	0c1b      	lsrs	r3, r3, #16
 800aa08:	b2db      	uxtb	r3, r3
 800aa0a:	4619      	mov	r1, r3
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	0a1b      	lsrs	r3, r3, #8
 800aa10:	b2db      	uxtb	r3, r3
 800aa12:	9302      	str	r3, [sp, #8]
 800aa14:	9101      	str	r1, [sp, #4]
 800aa16:	9200      	str	r2, [sp, #0]
 800aa18:	4b43      	ldr	r3, [pc, #268]	@ (800ab28 <LoRaWAN_Init+0x188>)
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	2100      	movs	r1, #0
 800aa1e:	2002      	movs	r0, #2
 800aa20:	f014 fe0c 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800aa24:	1d3b      	adds	r3, r7, #4
 800aa26:	4619      	mov	r1, r3
 800aa28:	2001      	movs	r0, #1
 800aa2a:	f003 fc33 	bl	800e294 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	0e1b      	lsrs	r3, r3, #24
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	461a      	mov	r2, r3
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	0c1b      	lsrs	r3, r3, #16
 800aa3a:	b2db      	uxtb	r3, r3
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	0a1b      	lsrs	r3, r3, #8
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	b2c0      	uxtb	r0, r0
 800aa48:	9003      	str	r0, [sp, #12]
 800aa4a:	9302      	str	r3, [sp, #8]
 800aa4c:	9101      	str	r1, [sp, #4]
 800aa4e:	9200      	str	r2, [sp, #0]
 800aa50:	4b36      	ldr	r3, [pc, #216]	@ (800ab2c <LoRaWAN_Init+0x18c>)
 800aa52:	2200      	movs	r2, #0
 800aa54:	2100      	movs	r1, #0
 800aa56:	2002      	movs	r0, #2
 800aa58:	f014 fdf0 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	9300      	str	r3, [sp, #0]
 800aa60:	4b33      	ldr	r3, [pc, #204]	@ (800ab30 <LoRaWAN_Init+0x190>)
 800aa62:	2200      	movs	r2, #0
 800aa64:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800aa68:	4832      	ldr	r0, [pc, #200]	@ (800ab34 <LoRaWAN_Init+0x194>)
 800aa6a:	f014 fb39 	bl	801f0e0 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800aa6e:	2300      	movs	r3, #0
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	4b31      	ldr	r3, [pc, #196]	@ (800ab38 <LoRaWAN_Init+0x198>)
 800aa74:	2200      	movs	r2, #0
 800aa76:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800aa7a:	4830      	ldr	r0, [pc, #192]	@ (800ab3c <LoRaWAN_Init+0x19c>)
 800aa7c:	f014 fb30 	bl	801f0e0 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800aa80:	2300      	movs	r3, #0
 800aa82:	9300      	str	r3, [sp, #0]
 800aa84:	4b2e      	ldr	r3, [pc, #184]	@ (800ab40 <LoRaWAN_Init+0x1a0>)
 800aa86:	2201      	movs	r2, #1
 800aa88:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800aa8c:	482d      	ldr	r0, [pc, #180]	@ (800ab44 <LoRaWAN_Init+0x1a4>)
 800aa8e:	f014 fb27 	bl	801f0e0 <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800aa92:	2300      	movs	r3, #0
 800aa94:	9300      	str	r3, [sp, #0]
 800aa96:	4b2c      	ldr	r3, [pc, #176]	@ (800ab48 <LoRaWAN_Init+0x1a8>)
 800aa98:	2200      	movs	r2, #0
 800aa9a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800aa9e:	482b      	ldr	r0, [pc, #172]	@ (800ab4c <LoRaWAN_Init+0x1ac>)
 800aaa0:	f014 fb1e 	bl	801f0e0 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800aaa4:	4a2a      	ldr	r2, [pc, #168]	@ (800ab50 <LoRaWAN_Init+0x1b0>)
 800aaa6:	2100      	movs	r1, #0
 800aaa8:	2001      	movs	r0, #1
 800aaaa:	f014 fa77 	bl	801ef9c <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800aaae:	4a29      	ldr	r2, [pc, #164]	@ (800ab54 <LoRaWAN_Init+0x1b4>)
 800aab0:	2100      	movs	r1, #0
 800aab2:	2002      	movs	r0, #2
 800aab4:	f014 fa72 	bl	801ef9c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800aab8:	4a27      	ldr	r2, [pc, #156]	@ (800ab58 <LoRaWAN_Init+0x1b8>)
 800aaba:	2100      	movs	r1, #0
 800aabc:	2004      	movs	r0, #4
 800aabe:	f014 fa6d 	bl	801ef9c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800aac2:	4a26      	ldr	r2, [pc, #152]	@ (800ab5c <LoRaWAN_Init+0x1bc>)
 800aac4:	2100      	movs	r1, #0
 800aac6:	2008      	movs	r0, #8
 800aac8:	f014 fa68 	bl	801ef9c <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800aacc:	f000 ff28 	bl	800b920 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800aad0:	4923      	ldr	r1, [pc, #140]	@ (800ab60 <LoRaWAN_Init+0x1c0>)
 800aad2:	4824      	ldr	r0, [pc, #144]	@ (800ab64 <LoRaWAN_Init+0x1c4>)
 800aad4:	f002 fc44 	bl	800d360 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800aad8:	4823      	ldr	r0, [pc, #140]	@ (800ab68 <LoRaWAN_Init+0x1c8>)
 800aada:	f002 fcaf 	bl	800d43c <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800aade:	4819      	ldr	r0, [pc, #100]	@ (800ab44 <LoRaWAN_Init+0x1a4>)
 800aae0:	f014 fb34 	bl	801f14c <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800aae4:	4b21      	ldr	r3, [pc, #132]	@ (800ab6c <LoRaWAN_Init+0x1cc>)
 800aae6:	781b      	ldrb	r3, [r3, #0]
 800aae8:	4a21      	ldr	r2, [pc, #132]	@ (800ab70 <LoRaWAN_Init+0x1d0>)
 800aaea:	7812      	ldrb	r2, [r2, #0]
 800aaec:	4611      	mov	r1, r2
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f002 fe08 	bl	800d704 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800aaf4:	4b1f      	ldr	r3, [pc, #124]	@ (800ab74 <LoRaWAN_Init+0x1d4>)
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d10b      	bne.n	800ab14 <LoRaWAN_Init+0x174>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800aafc:	4b1e      	ldr	r3, [pc, #120]	@ (800ab78 <LoRaWAN_Init+0x1d8>)
 800aafe:	6819      	ldr	r1, [r3, #0]
 800ab00:	2300      	movs	r3, #0
 800ab02:	9300      	str	r3, [sp, #0]
 800ab04:	4b1d      	ldr	r3, [pc, #116]	@ (800ab7c <LoRaWAN_Init+0x1dc>)
 800ab06:	2200      	movs	r2, #0
 800ab08:	481d      	ldr	r0, [pc, #116]	@ (800ab80 <LoRaWAN_Init+0x1e0>)
 800ab0a:	f014 fae9 	bl	801f0e0 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800ab0e:	481c      	ldr	r0, [pc, #112]	@ (800ab80 <LoRaWAN_Init+0x1e0>)
 800ab10:	f014 fb1c 	bl	801f14c <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800ab14:	bf00      	nop
 800ab16:	3708      	adds	r7, #8
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}
 800ab1c:	08022a14 	.word	0x08022a14
 800ab20:	08022a38 	.word	0x08022a38
 800ab24:	08022a5c 	.word	0x08022a5c
 800ab28:	08022a80 	.word	0x08022a80
 800ab2c:	08022aa4 	.word	0x08022aa4
 800ab30:	0800b441 	.word	0x0800b441
 800ab34:	200009b4 	.word	0x200009b4
 800ab38:	0800b453 	.word	0x0800b453
 800ab3c:	200009cc 	.word	0x200009cc
 800ab40:	0800b465 	.word	0x0800b465
 800ab44:	200009e4 	.word	0x200009e4
 800ab48:	0800b821 	.word	0x0800b821
 800ab4c:	200008a8 	.word	0x200008a8
 800ab50:	0800d699 	.word	0x0800d699
 800ab54:	0800af29 	.word	0x0800af29
 800ab58:	0800b845 	.word	0x0800b845
 800ab5c:	0800b7a1 	.word	0x0800b7a1
 800ab60:	01030000 	.word	0x01030000
 800ab64:	20000038 	.word	0x20000038
 800ab68:	20000084 	.word	0x20000084
 800ab6c:	20000034 	.word	0x20000034
 800ab70:	20000035 	.word	0x20000035
 800ab74:	2000088c 	.word	0x2000088c
 800ab78:	2000009c 	.word	0x2000009c
 800ab7c:	0800b41d 	.word	0x0800b41d
 800ab80:	20000890 	.word	0x20000890

0800ab84 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800ab84:	b590      	push	{r4, r7, lr}
 800ab86:	b087      	sub	sp, #28
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	80fb      	strh	r3, [r7, #6]
char ledpulado[] = "Led pulsado\r\n";
 800ab8e:	4b19      	ldr	r3, [pc, #100]	@ (800abf4 <HAL_GPIO_EXTI_Callback+0x70>)
 800ab90:	f107 0408 	add.w	r4, r7, #8
 800ab94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ab96:	c407      	stmia	r4!, {r0, r1, r2}
 800ab98:	8023      	strh	r3, [r4, #0]
  switch (GPIO_Pin)
 800ab9a:	88fb      	ldrh	r3, [r7, #6]
 800ab9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aba0:	d003      	beq.n	800abaa <HAL_GPIO_EXTI_Callback+0x26>
 800aba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aba6:	d01c      	beq.n	800abe2 <HAL_GPIO_EXTI_Callback+0x5e>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
      }
      break;

    default:
      break;
 800aba8:	e020      	b.n	800abec <HAL_GPIO_EXTI_Callback+0x68>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800abaa:	2201      	movs	r2, #1
 800abac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800abb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800abb4:	f7fb f80a 	bl	8005bcc <HAL_GPIO_WritePin>
      HAL_UART_Transmit(&huart1, (uint8_t*)ledpulado, strlen(ledpulado), HAL_MAX_DELAY);
 800abb8:	f107 0308 	add.w	r3, r7, #8
 800abbc:	4618      	mov	r0, r3
 800abbe:	f7f5 fadf 	bl	8000180 <strlen>
 800abc2:	4603      	mov	r3, r0
 800abc4:	b29a      	uxth	r2, r3
 800abc6:	f107 0108 	add.w	r1, r7, #8
 800abca:	f04f 33ff 	mov.w	r3, #4294967295
 800abce:	480a      	ldr	r0, [pc, #40]	@ (800abf8 <HAL_GPIO_EXTI_Callback+0x74>)
 800abd0:	f7fd fc71 	bl	80084b6 <HAL_UART_Transmit>
      UTIL_TIMER_Start(&LedTimer);
 800abd4:	4809      	ldr	r0, [pc, #36]	@ (800abfc <HAL_GPIO_EXTI_Callback+0x78>)
 800abd6:	f014 fab9 	bl	801f14c <UTIL_TIMER_Start>
      button_pressed = 1;
 800abda:	4b09      	ldr	r3, [pc, #36]	@ (800ac00 <HAL_GPIO_EXTI_Callback+0x7c>)
 800abdc:	2201      	movs	r2, #1
 800abde:	701a      	strb	r2, [r3, #0]
      break;
 800abe0:	e004      	b.n	800abec <HAL_GPIO_EXTI_Callback+0x68>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800abe2:	2100      	movs	r1, #0
 800abe4:	2002      	movs	r0, #2
 800abe6:	f014 f9fb 	bl	801efe0 <UTIL_SEQ_SetTask>
      break;
 800abea:	bf00      	nop
  }
}
 800abec:	bf00      	nop
 800abee:	371c      	adds	r7, #28
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd90      	pop	{r4, r7, pc}
 800abf4:	08022ac8 	.word	0x08022ac8
 800abf8:	200004ac 	.word	0x200004ac
 800abfc:	200003ac 	.word	0x200003ac
 800ac00:	200003a9 	.word	0x200003a9

0800ac04 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800ac04:	b5b0      	push	{r4, r5, r7, lr}
 800ac06:	b08a      	sub	sp, #40	@ 0x28
 800ac08:	af06      	add	r7, sp, #24
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	f000 8086 	beq.w	800ad26 <OnRxData+0x122>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800ac1a:	4845      	ldr	r0, [pc, #276]	@ (800ad30 <OnRxData+0x12c>)
 800ac1c:	f014 fa96 	bl	801f14c <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	781b      	ldrb	r3, [r3, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d05a      	beq.n	800acde <OnRxData+0xda>
    {
      if (appData != NULL)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d057      	beq.n	800acde <OnRxData+0xda>
      {
        RxPort = appData->Port;
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	781b      	ldrb	r3, [r3, #0]
 800ac32:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d050      	beq.n	800acde <OnRxData+0xda>
        {
          switch (appData->Port)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	2b02      	cmp	r3, #2
 800ac42:	d01f      	beq.n	800ac84 <OnRxData+0x80>
 800ac44:	2b03      	cmp	r3, #3
 800ac46:	d145      	bne.n	800acd4 <OnRxData+0xd0>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	785b      	ldrb	r3, [r3, #1]
 800ac4c:	2b01      	cmp	r3, #1
 800ac4e:	d143      	bne.n	800acd8 <OnRxData+0xd4>
              {
                switch (appData->Buffer[0])
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	781b      	ldrb	r3, [r3, #0]
 800ac56:	2b02      	cmp	r3, #2
 800ac58:	d00e      	beq.n	800ac78 <OnRxData+0x74>
 800ac5a:	2b02      	cmp	r3, #2
 800ac5c:	dc10      	bgt.n	800ac80 <OnRxData+0x7c>
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d002      	beq.n	800ac68 <OnRxData+0x64>
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	d004      	beq.n	800ac70 <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800ac66:	e00b      	b.n	800ac80 <OnRxData+0x7c>
                    LmHandlerRequestClass(CLASS_A);
 800ac68:	2000      	movs	r0, #0
 800ac6a:	f002 feff 	bl	800da6c <LmHandlerRequestClass>
                    break;
 800ac6e:	e008      	b.n	800ac82 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_B);
 800ac70:	2001      	movs	r0, #1
 800ac72:	f002 fefb 	bl	800da6c <LmHandlerRequestClass>
                    break;
 800ac76:	e004      	b.n	800ac82 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_C);
 800ac78:	2002      	movs	r0, #2
 800ac7a:	f002 fef7 	bl	800da6c <LmHandlerRequestClass>
                    break;
 800ac7e:	e000      	b.n	800ac82 <OnRxData+0x7e>
                    break;
 800ac80:	bf00      	nop
                }
              }
              break;
 800ac82:	e029      	b.n	800acd8 <OnRxData+0xd4>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	785b      	ldrb	r3, [r3, #1]
 800ac88:	2b01      	cmp	r3, #1
 800ac8a:	d127      	bne.n	800acdc <OnRxData+0xd8>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	685b      	ldr	r3, [r3, #4]
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	f003 0301 	and.w	r3, r3, #1
 800ac96:	b2da      	uxtb	r2, r3
 800ac98:	4b26      	ldr	r3, [pc, #152]	@ (800ad34 <OnRxData+0x130>)
 800ac9a:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800ac9c:	4b25      	ldr	r3, [pc, #148]	@ (800ad34 <OnRxData+0x130>)
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d10b      	bne.n	800acbc <OnRxData+0xb8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800aca4:	4b24      	ldr	r3, [pc, #144]	@ (800ad38 <OnRxData+0x134>)
 800aca6:	2200      	movs	r2, #0
 800aca8:	2100      	movs	r1, #0
 800acaa:	2003      	movs	r0, #3
 800acac:	f014 fcc6 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800acb0:	2201      	movs	r2, #1
 800acb2:	2120      	movs	r1, #32
 800acb4:	4821      	ldr	r0, [pc, #132]	@ (800ad3c <OnRxData+0x138>)
 800acb6:	f7fa ff89 	bl	8005bcc <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800acba:	e00f      	b.n	800acdc <OnRxData+0xd8>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800acbc:	4b20      	ldr	r3, [pc, #128]	@ (800ad40 <OnRxData+0x13c>)
 800acbe:	2200      	movs	r2, #0
 800acc0:	2100      	movs	r1, #0
 800acc2:	2003      	movs	r0, #3
 800acc4:	f014 fcba 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800acc8:	2200      	movs	r2, #0
 800acca:	2120      	movs	r1, #32
 800accc:	481b      	ldr	r0, [pc, #108]	@ (800ad3c <OnRxData+0x138>)
 800acce:	f7fa ff7d 	bl	8005bcc <HAL_GPIO_WritePin>
              break;
 800acd2:	e003      	b.n	800acdc <OnRxData+0xd8>

            default:

              break;
 800acd4:	bf00      	nop
 800acd6:	e002      	b.n	800acde <OnRxData+0xda>
              break;
 800acd8:	bf00      	nop
 800acda:	e000      	b.n	800acde <OnRxData+0xda>
              break;
 800acdc:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	7c1b      	ldrb	r3, [r3, #16]
 800ace2:	2b05      	cmp	r3, #5
 800ace4:	d81f      	bhi.n	800ad26 <OnRxData+0x122>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	68db      	ldr	r3, [r3, #12]
 800acea:	7bfa      	ldrb	r2, [r7, #15]
 800acec:	6839      	ldr	r1, [r7, #0]
 800acee:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800acf2:	460c      	mov	r4, r1
 800acf4:	6839      	ldr	r1, [r7, #0]
 800acf6:	7c09      	ldrb	r1, [r1, #16]
 800acf8:	4608      	mov	r0, r1
 800acfa:	4912      	ldr	r1, [pc, #72]	@ (800ad44 <OnRxData+0x140>)
 800acfc:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ad00:	6838      	ldr	r0, [r7, #0]
 800ad02:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800ad06:	4605      	mov	r5, r0
 800ad08:	6838      	ldr	r0, [r7, #0]
 800ad0a:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800ad0e:	9005      	str	r0, [sp, #20]
 800ad10:	9504      	str	r5, [sp, #16]
 800ad12:	9103      	str	r1, [sp, #12]
 800ad14:	9402      	str	r4, [sp, #8]
 800ad16:	9201      	str	r2, [sp, #4]
 800ad18:	9300      	str	r3, [sp, #0]
 800ad1a:	4b0b      	ldr	r3, [pc, #44]	@ (800ad48 <OnRxData+0x144>)
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	2100      	movs	r1, #0
 800ad20:	2003      	movs	r0, #3
 800ad22:	f014 fc8b 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800ad26:	bf00      	nop
 800ad28:	3710      	adds	r7, #16
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	bdb0      	pop	{r4, r5, r7, pc}
 800ad2e:	bf00      	nop
 800ad30:	200009cc 	.word	0x200009cc
 800ad34:	200009b2 	.word	0x200009b2
 800ad38:	08022ad8 	.word	0x08022ad8
 800ad3c:	48000400 	.word	0x48000400
 800ad40:	08022ae4 	.word	0x08022ae4
 800ad44:	2000001c 	.word	0x2000001c
 800ad48:	08022af0 	.word	0x08022af0

0800ad4c <ParseOBISFloat>:
  * @param  marker OBIS marker string (e.g., "1.8.0(")
  * @param  result pointer to store the parsed float value
  * @retval true if parsing successful, false otherwise
  */
static bool ParseOBISFloat(char *buffer, const char *marker, float *result)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b094      	sub	sp, #80	@ 0x50
 800ad50:	af04      	add	r7, sp, #16
 800ad52:	60f8      	str	r0, [r7, #12]
 800ad54:	60b9      	str	r1, [r7, #8]
 800ad56:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800ad58:	68b9      	ldr	r1, [r7, #8]
 800ad5a:	68f8      	ldr	r0, [r7, #12]
 800ad5c:	f015 fea6 	bl	8020aac <strstr>
 800ad60:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800ad62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d101      	bne.n	800ad6c <ParseOBISFloat+0x20>
  {
    return false;
 800ad68:	2300      	movs	r3, #0
 800ad6a:	e06b      	b.n	800ae44 <ParseOBISFloat+0xf8>
  }

  // Avanzar despus del marcador
  pos += strlen(marker);
 800ad6c:	68b8      	ldr	r0, [r7, #8]
 800ad6e:	f7f5 fa07 	bl	8000180 <strlen>
 800ad72:	4602      	mov	r2, r0
 800ad74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad76:	4413      	add	r3, r2
 800ad78:	637b      	str	r3, [r7, #52]	@ 0x34

  // Buscar el final del valor numrico (* o ))
  char *end_pos = pos;
 800ad7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800ad7e:	e016      	b.n	800adae <ParseOBISFloat+0x62>
  {
    // Validar que sea un carcter numrico, punto decimal, o signo
    if ((*end_pos >= '0' && *end_pos <= '9') || 
 800ad80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	2b2f      	cmp	r3, #47	@ 0x2f
 800ad86:	d903      	bls.n	800ad90 <ParseOBISFloat+0x44>
 800ad88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad8a:	781b      	ldrb	r3, [r3, #0]
 800ad8c:	2b39      	cmp	r3, #57	@ 0x39
 800ad8e:	d90b      	bls.n	800ada8 <ParseOBISFloat+0x5c>
        *end_pos == '.' || 
 800ad90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad92:	781b      	ldrb	r3, [r3, #0]
    if ((*end_pos >= '0' && *end_pos <= '9') || 
 800ad94:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad96:	d007      	beq.n	800ada8 <ParseOBISFloat+0x5c>
        *end_pos == '-' || 
 800ad98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad9a:	781b      	ldrb	r3, [r3, #0]
        *end_pos == '.' || 
 800ad9c:	2b2d      	cmp	r3, #45	@ 0x2d
 800ad9e:	d003      	beq.n	800ada8 <ParseOBISFloat+0x5c>
        *end_pos == '+')
 800ada0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ada2:	781b      	ldrb	r3, [r3, #0]
        *end_pos == '-' || 
 800ada4:	2b2b      	cmp	r3, #43	@ 0x2b
 800ada6:	d10e      	bne.n	800adc6 <ParseOBISFloat+0x7a>
    {
      end_pos++;
 800ada8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adaa:	3301      	adds	r3, #1
 800adac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800adae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d007      	beq.n	800adc6 <ParseOBISFloat+0x7a>
 800adb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	2b2a      	cmp	r3, #42	@ 0x2a
 800adbc:	d003      	beq.n	800adc6 <ParseOBISFloat+0x7a>
 800adbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adc0:	781b      	ldrb	r3, [r3, #0]
 800adc2:	2b29      	cmp	r3, #41	@ 0x29
 800adc4:	d1dc      	bne.n	800ad80 <ParseOBISFloat+0x34>
      break;
    }
  }

  // Si no encontramos ningn carcter vlido, fallar
  if (end_pos == pos)
 800adc6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800adc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adca:	429a      	cmp	r2, r3
 800adcc:	d101      	bne.n	800add2 <ParseOBISFloat+0x86>
  {
    return false;
 800adce:	2300      	movs	r3, #0
 800add0:	e038      	b.n	800ae44 <ParseOBISFloat+0xf8>
  }

  // Extraer el substring numrico
  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800add2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800add4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800add6:	1ad3      	subs	r3, r2, r3
 800add8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800adda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800addc:	2b1f      	cmp	r3, #31
 800adde:	d901      	bls.n	800ade4 <ParseOBISFloat+0x98>
  {
    len = sizeof(temp_buffer) - 1;
 800ade0:	231f      	movs	r3, #31
 800ade2:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  
  strncpy(temp_buffer, pos, len);
 800ade4:	f107 0314 	add.w	r3, r7, #20
 800ade8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800adea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800adec:	4618      	mov	r0, r3
 800adee:	f015 fe4a 	bl	8020a86 <strncpy>
  temp_buffer[len] = '\0';
 800adf2:	f107 0214 	add.w	r2, r7, #20
 800adf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adf8:	4413      	add	r3, r2
 800adfa:	2200      	movs	r2, #0
 800adfc:	701a      	strb	r2, [r3, #0]

  // Convertir a float
  *result = atof(temp_buffer);
 800adfe:	f107 0314 	add.w	r3, r7, #20
 800ae02:	4618      	mov	r0, r3
 800ae04:	f014 fe92 	bl	801fb2c <atof>
 800ae08:	4602      	mov	r2, r0
 800ae0a:	460b      	mov	r3, r1
 800ae0c:	4610      	mov	r0, r2
 800ae0e:	4619      	mov	r1, r3
 800ae10:	f7f5 ff60 	bl	8000cd4 <__aeabi_d2f>
 800ae14:	4602      	mov	r2, r0
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	601a      	str	r2, [r3, #0]
  
  // Debug: mostrar lo que se parse
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISFloat('%s') -> '%s' = %f\r\n", marker, temp_buffer, *result);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	4618      	mov	r0, r3
 800ae20:	f7f5 fc1e 	bl	8000660 <__aeabi_f2d>
 800ae24:	4602      	mov	r2, r0
 800ae26:	460b      	mov	r3, r1
 800ae28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ae2c:	f107 0314 	add.w	r3, r7, #20
 800ae30:	9301      	str	r3, [sp, #4]
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	9300      	str	r3, [sp, #0]
 800ae36:	4b05      	ldr	r3, [pc, #20]	@ (800ae4c <ParseOBISFloat+0x100>)
 800ae38:	2201      	movs	r2, #1
 800ae3a:	2100      	movs	r1, #0
 800ae3c:	2002      	movs	r0, #2
 800ae3e:	f014 fbfd 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
  
  return true;
 800ae42:	2301      	movs	r3, #1
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3740      	adds	r7, #64	@ 0x40
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}
 800ae4c:	08022b38 	.word	0x08022b38

0800ae50 <ParseOBISUint32>:
  * @param  marker OBIS marker string (e.g., "C.1.0(")
  * @param  result pointer to store the parsed uint32 value
  * @retval true if parsing successful, false otherwise
  */
static bool ParseOBISUint32(char *buffer, const char *marker, uint32_t *result)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b094      	sub	sp, #80	@ 0x50
 800ae54:	af04      	add	r7, sp, #16
 800ae56:	60f8      	str	r0, [r7, #12]
 800ae58:	60b9      	str	r1, [r7, #8]
 800ae5a:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800ae5c:	68b9      	ldr	r1, [r7, #8]
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f015 fe24 	bl	8020aac <strstr>
 800ae64:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800ae66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d101      	bne.n	800ae70 <ParseOBISUint32+0x20>
  {
    return false;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	e054      	b.n	800af1a <ParseOBISUint32+0xca>
  }

  // Avanzar despus del marcador
  pos += strlen(marker);
 800ae70:	68b8      	ldr	r0, [r7, #8]
 800ae72:	f7f5 f985 	bl	8000180 <strlen>
 800ae76:	4602      	mov	r2, r0
 800ae78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae7a:	4413      	add	r3, r2
 800ae7c:	637b      	str	r3, [r7, #52]	@ 0x34

  // Buscar el final del valor numrico (* o ))
  char *end_pos = pos;
 800ae7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800ae82:	e00a      	b.n	800ae9a <ParseOBISUint32+0x4a>
  {
    // Validar que sea un carcter numrico
    if (*end_pos >= '0' && *end_pos <= '9')
 800ae84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae86:	781b      	ldrb	r3, [r3, #0]
 800ae88:	2b2f      	cmp	r3, #47	@ 0x2f
 800ae8a:	d912      	bls.n	800aeb2 <ParseOBISUint32+0x62>
 800ae8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae8e:	781b      	ldrb	r3, [r3, #0]
 800ae90:	2b39      	cmp	r3, #57	@ 0x39
 800ae92:	d80e      	bhi.n	800aeb2 <ParseOBISUint32+0x62>
    {
      end_pos++;
 800ae94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae96:	3301      	adds	r3, #1
 800ae98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800ae9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae9c:	781b      	ldrb	r3, [r3, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d007      	beq.n	800aeb2 <ParseOBISUint32+0x62>
 800aea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aea4:	781b      	ldrb	r3, [r3, #0]
 800aea6:	2b2a      	cmp	r3, #42	@ 0x2a
 800aea8:	d003      	beq.n	800aeb2 <ParseOBISUint32+0x62>
 800aeaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	2b29      	cmp	r3, #41	@ 0x29
 800aeb0:	d1e8      	bne.n	800ae84 <ParseOBISUint32+0x34>
      break;
    }
  }

  // Si no encontramos ningn carcter vlido, fallar
  if (end_pos == pos)
 800aeb2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aeb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d101      	bne.n	800aebe <ParseOBISUint32+0x6e>
  {
    return false;
 800aeba:	2300      	movs	r3, #0
 800aebc:	e02d      	b.n	800af1a <ParseOBISUint32+0xca>
  }

  // Extraer el substring numrico
  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800aebe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aec2:	1ad3      	subs	r3, r2, r3
 800aec4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800aec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aec8:	2b1f      	cmp	r3, #31
 800aeca:	d901      	bls.n	800aed0 <ParseOBISUint32+0x80>
  {
    len = sizeof(temp_buffer) - 1;
 800aecc:	231f      	movs	r3, #31
 800aece:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  
  strncpy(temp_buffer, pos, len);
 800aed0:	f107 0314 	add.w	r3, r7, #20
 800aed4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aed6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800aed8:	4618      	mov	r0, r3
 800aeda:	f015 fdd4 	bl	8020a86 <strncpy>
  temp_buffer[len] = '\0';
 800aede:	f107 0214 	add.w	r2, r7, #20
 800aee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aee4:	4413      	add	r3, r2
 800aee6:	2200      	movs	r2, #0
 800aee8:	701a      	strb	r2, [r3, #0]

  // Convertir a uint32_t
  *result = atol(temp_buffer);
 800aeea:	f107 0314 	add.w	r3, r7, #20
 800aeee:	4618      	mov	r0, r3
 800aef0:	f014 fe1f 	bl	801fb32 <atol>
 800aef4:	4603      	mov	r3, r0
 800aef6:	461a      	mov	r2, r3
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	601a      	str	r2, [r3, #0]
  
  // Debug: mostrar lo que se parse
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISUint32('%s') -> '%s' = %lu\r\n", marker, temp_buffer, *result);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	9302      	str	r3, [sp, #8]
 800af02:	f107 0314 	add.w	r3, r7, #20
 800af06:	9301      	str	r3, [sp, #4]
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	9300      	str	r3, [sp, #0]
 800af0c:	4b05      	ldr	r3, [pc, #20]	@ (800af24 <ParseOBISUint32+0xd4>)
 800af0e:	2201      	movs	r2, #1
 800af10:	2100      	movs	r1, #0
 800af12:	2002      	movs	r0, #2
 800af14:	f014 fb92 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
  
  return true;
 800af18:	2301      	movs	r3, #1
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	3740      	adds	r7, #64	@ 0x40
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop
 800af24:	08022b64 	.word	0x08022b64

0800af28 <SendTxData>:

/* USER CODE END PrFD_OBIS_Parser */

static void SendTxData(void)
{
 800af28:	b590      	push	{r4, r7, lr}
 800af2a:	b08b      	sub	sp, #44	@ 0x2c
 800af2c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800af2e:	23ff      	movs	r3, #255	@ 0xff
 800af30:	76bb      	strb	r3, [r7, #26]
  UTIL_TIMER_Time_t nextTxIn = 0;
 800af32:	2300      	movs	r3, #0
 800af34:	61fb      	str	r3, [r7, #28]
  uint32_t i = 0;
 800af36:	2300      	movs	r3, #0
 800af38:	617b      	str	r3, [r7, #20]

  AppData.Port = LORAWAN_USER_APP_PORT;
 800af3a:	4b8d      	ldr	r3, [pc, #564]	@ (800b170 <SendTxData+0x248>)
 800af3c:	2202      	movs	r2, #2
 800af3e:	701a      	strb	r2, [r3, #0]

  // Verificar si hay datos del medidor listos
  if (meter_data_ready) {
 800af40:	4b8c      	ldr	r3, [pc, #560]	@ (800b174 <SendTxData+0x24c>)
 800af42:	781b      	ldrb	r3, [r3, #0]
 800af44:	b2db      	uxtb	r3, r3
 800af46:	2b00      	cmp	r3, #0
 800af48:	f000 81ec 	beq.w	800b324 <SendTxData+0x3fc>
      APP_LOG(TS_ON, VLEVEL_M, "Parseando y enviando datos del medidor...\r\n");
 800af4c:	4b8a      	ldr	r3, [pc, #552]	@ (800b178 <SendTxData+0x250>)
 800af4e:	2201      	movs	r2, #1
 800af50:	2100      	movs	r1, #0
 800af52:	2002      	movs	r0, #2
 800af54:	f014 fb72 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>

      // Parsear valores directamente del buffer UART
      float energia_activa = 0.0f;
 800af58:	f04f 0300 	mov.w	r3, #0
 800af5c:	60bb      	str	r3, [r7, #8]
      float potencia_activa = 0.0f;
 800af5e:	f04f 0300 	mov.w	r3, #0
 800af62:	607b      	str	r3, [r7, #4]
      uint32_t numero_serie = 0;
 800af64:	2300      	movs	r3, #0
 800af66:	603b      	str	r3, [r7, #0]
      bool parse_success = true;
 800af68:	2301      	movs	r3, #1
 800af6a:	76fb      	strb	r3, [r7, #27]

      // Parsear 1.8.0 (Energa activa total)
      if (ParseOBISFloat(uart_rx_buffer, "1.8.0(", &energia_activa)) {
 800af6c:	f107 0308 	add.w	r3, r7, #8
 800af70:	461a      	mov	r2, r3
 800af72:	4982      	ldr	r1, [pc, #520]	@ (800b17c <SendTxData+0x254>)
 800af74:	4882      	ldr	r0, [pc, #520]	@ (800b180 <SendTxData+0x258>)
 800af76:	f7ff fee9 	bl	800ad4c <ParseOBISFloat>
 800af7a:	4603      	mov	r3, r0
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d006      	beq.n	800af8e <SendTxData+0x66>
          // Log exitoso sin formato para evitar problemas
          APP_LOG(TS_ON, VLEVEL_M, "OK: Energia parseada correctamente\r\n");
 800af80:	4b80      	ldr	r3, [pc, #512]	@ (800b184 <SendTxData+0x25c>)
 800af82:	2201      	movs	r2, #1
 800af84:	2100      	movs	r1, #0
 800af86:	2002      	movs	r0, #2
 800af88:	f014 fb58 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
 800af8c:	e007      	b.n	800af9e <SendTxData+0x76>
      } else {
          APP_LOG(TS_ON, VLEVEL_M, "ERROR: No se pudo parsear 1.8.0 (Energa activa)\r\n");
 800af8e:	4b7e      	ldr	r3, [pc, #504]	@ (800b188 <SendTxData+0x260>)
 800af90:	2201      	movs	r2, #1
 800af92:	2100      	movs	r1, #0
 800af94:	2002      	movs	r0, #2
 800af96:	f014 fb51 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
          parse_success = false;
 800af9a:	2300      	movs	r3, #0
 800af9c:	76fb      	strb	r3, [r7, #27]
      }

      // Parsear 1.6.0 (Potencia activa)
      if (ParseOBISFloat(uart_rx_buffer, "1.6.0(", &potencia_activa)) {
 800af9e:	1d3b      	adds	r3, r7, #4
 800afa0:	461a      	mov	r2, r3
 800afa2:	497a      	ldr	r1, [pc, #488]	@ (800b18c <SendTxData+0x264>)
 800afa4:	4876      	ldr	r0, [pc, #472]	@ (800b180 <SendTxData+0x258>)
 800afa6:	f7ff fed1 	bl	800ad4c <ParseOBISFloat>
 800afaa:	4603      	mov	r3, r0
 800afac:	2b00      	cmp	r3, #0
 800afae:	d006      	beq.n	800afbe <SendTxData+0x96>
          APP_LOG(TS_ON, VLEVEL_M, "OK: Potencia parseada correctamente\r\n");
 800afb0:	4b77      	ldr	r3, [pc, #476]	@ (800b190 <SendTxData+0x268>)
 800afb2:	2201      	movs	r2, #1
 800afb4:	2100      	movs	r1, #0
 800afb6:	2002      	movs	r0, #2
 800afb8:	f014 fb40 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
 800afbc:	e007      	b.n	800afce <SendTxData+0xa6>
      } else {
          APP_LOG(TS_ON, VLEVEL_M, "ERROR: No se pudo parsear 1.6.0 (Potencia activa)\r\n");
 800afbe:	4b75      	ldr	r3, [pc, #468]	@ (800b194 <SendTxData+0x26c>)
 800afc0:	2201      	movs	r2, #1
 800afc2:	2100      	movs	r1, #0
 800afc4:	2002      	movs	r0, #2
 800afc6:	f014 fb39 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
          parse_success = false;
 800afca:	2300      	movs	r3, #0
 800afcc:	76fb      	strb	r3, [r7, #27]
      }

      // Parsear C.1.0 (Nmero de serie)
      if (ParseOBISUint32(uart_rx_buffer, "C.1.0(", &numero_serie)) {
 800afce:	463b      	mov	r3, r7
 800afd0:	461a      	mov	r2, r3
 800afd2:	4971      	ldr	r1, [pc, #452]	@ (800b198 <SendTxData+0x270>)
 800afd4:	486a      	ldr	r0, [pc, #424]	@ (800b180 <SendTxData+0x258>)
 800afd6:	f7ff ff3b 	bl	800ae50 <ParseOBISUint32>
 800afda:	4603      	mov	r3, r0
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d006      	beq.n	800afee <SendTxData+0xc6>
          APP_LOG(TS_ON, VLEVEL_M, "OK: Serie parseada correctamente\r\n");
 800afe0:	4b6e      	ldr	r3, [pc, #440]	@ (800b19c <SendTxData+0x274>)
 800afe2:	2201      	movs	r2, #1
 800afe4:	2100      	movs	r1, #0
 800afe6:	2002      	movs	r0, #2
 800afe8:	f014 fb28 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
 800afec:	e007      	b.n	800affe <SendTxData+0xd6>
      } else {
          APP_LOG(TS_ON, VLEVEL_M, "ERROR: No se pudo parsear C.1.0 (Nmero de serie)\r\n");
 800afee:	4b6c      	ldr	r3, [pc, #432]	@ (800b1a0 <SendTxData+0x278>)
 800aff0:	2201      	movs	r2, #1
 800aff2:	2100      	movs	r1, #0
 800aff4:	2002      	movs	r0, #2
 800aff6:	f014 fb21 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
          parse_success = false;
 800affa:	2300      	movs	r3, #0
 800affc:	76fb      	strb	r3, [r7, #27]
      }

      // Validar que los valores sean razonables
      if (parse_success) {
 800affe:	7efb      	ldrb	r3, [r7, #27]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d04e      	beq.n	800b0a2 <SendTxData+0x17a>
          // Validacin de energa (mximo 10 millones de kWh = 10,000,000 kWh)
          if (energia_activa < 0.0f || energia_activa > 10000000.0f) {
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	f04f 0100 	mov.w	r1, #0
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7f6 f80e 	bl	800102c <__aeabi_fcmplt>
 800b010:	4603      	mov	r3, r0
 800b012:	2b00      	cmp	r3, #0
 800b014:	d107      	bne.n	800b026 <SendTxData+0xfe>
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	4962      	ldr	r1, [pc, #392]	@ (800b1a4 <SendTxData+0x27c>)
 800b01a:	4618      	mov	r0, r3
 800b01c:	f7f6 f824 	bl	8001068 <__aeabi_fcmpgt>
 800b020:	4603      	mov	r3, r0
 800b022:	2b00      	cmp	r3, #0
 800b024:	d00f      	beq.n	800b046 <SendTxData+0x11e>
              APP_LOG(TS_ON, VLEVEL_M, "WARNING: Energa fuera de rango: %.2f kWh\r\n", energia_activa);
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	4618      	mov	r0, r3
 800b02a:	f7f5 fb19 	bl	8000660 <__aeabi_f2d>
 800b02e:	4602      	mov	r2, r0
 800b030:	460b      	mov	r3, r1
 800b032:	e9cd 2300 	strd	r2, r3, [sp]
 800b036:	4b5c      	ldr	r3, [pc, #368]	@ (800b1a8 <SendTxData+0x280>)
 800b038:	2201      	movs	r2, #1
 800b03a:	2100      	movs	r1, #0
 800b03c:	2002      	movs	r0, #2
 800b03e:	f014 fafd 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
              parse_success = false;
 800b042:	2300      	movs	r3, #0
 800b044:	76fb      	strb	r3, [r7, #27]
          }
          
          // Validacin de potencia (mximo 100 MW = 100,000 kW)
          if (potencia_activa < 0.0f || potencia_activa > 100000.0f) {
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f04f 0100 	mov.w	r1, #0
 800b04c:	4618      	mov	r0, r3
 800b04e:	f7f5 ffed 	bl	800102c <__aeabi_fcmplt>
 800b052:	4603      	mov	r3, r0
 800b054:	2b00      	cmp	r3, #0
 800b056:	d107      	bne.n	800b068 <SendTxData+0x140>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	4954      	ldr	r1, [pc, #336]	@ (800b1ac <SendTxData+0x284>)
 800b05c:	4618      	mov	r0, r3
 800b05e:	f7f6 f803 	bl	8001068 <__aeabi_fcmpgt>
 800b062:	4603      	mov	r3, r0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d00f      	beq.n	800b088 <SendTxData+0x160>
              APP_LOG(TS_ON, VLEVEL_M, "WARNING: Potencia fuera de rango: %.3f kW\r\n", potencia_activa);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	4618      	mov	r0, r3
 800b06c:	f7f5 faf8 	bl	8000660 <__aeabi_f2d>
 800b070:	4602      	mov	r2, r0
 800b072:	460b      	mov	r3, r1
 800b074:	e9cd 2300 	strd	r2, r3, [sp]
 800b078:	4b4d      	ldr	r3, [pc, #308]	@ (800b1b0 <SendTxData+0x288>)
 800b07a:	2201      	movs	r2, #1
 800b07c:	2100      	movs	r1, #0
 800b07e:	2002      	movs	r0, #2
 800b080:	f014 fadc 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
              parse_success = false;
 800b084:	2300      	movs	r3, #0
 800b086:	76fb      	strb	r3, [r7, #27]
          }
          
          // Validacin de nmero de serie (no debe ser 0)
          if (numero_serie == 0) {
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d109      	bne.n	800b0a2 <SendTxData+0x17a>
              APP_LOG(TS_ON, VLEVEL_M, "WARNING: Nmero de serie invlido: %lu\r\n", numero_serie);
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	9300      	str	r3, [sp, #0]
 800b092:	4b48      	ldr	r3, [pc, #288]	@ (800b1b4 <SendTxData+0x28c>)
 800b094:	2201      	movs	r2, #1
 800b096:	2100      	movs	r1, #0
 800b098:	2002      	movs	r0, #2
 800b09a:	f014 facf 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
              parse_success = false;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	76fb      	strb	r3, [r7, #27]
          }
      }

      // Mostrar valores parseados usando mltiples logs para evitar problemas con formato
      APP_LOG(TS_ON, VLEVEL_M, "Parseo: Energia=");
 800b0a2:	4b45      	ldr	r3, [pc, #276]	@ (800b1b8 <SendTxData+0x290>)
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	2100      	movs	r1, #0
 800b0a8:	2002      	movs	r0, #2
 800b0aa:	f014 fac7 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_ON, VLEVEL_M, "%d", (int32_t)energia_activa);
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	f7f5 ffe3 	bl	800107c <__aeabi_f2iz>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	9300      	str	r3, [sp, #0]
 800b0ba:	4b40      	ldr	r3, [pc, #256]	@ (800b1bc <SendTxData+0x294>)
 800b0bc:	2201      	movs	r2, #1
 800b0be:	2100      	movs	r1, #0
 800b0c0:	2002      	movs	r0, #2
 800b0c2:	f014 fabb 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_ON, VLEVEL_M, " kWh, Potencia=");
 800b0c6:	4b3e      	ldr	r3, [pc, #248]	@ (800b1c0 <SendTxData+0x298>)
 800b0c8:	2201      	movs	r2, #1
 800b0ca:	2100      	movs	r1, #0
 800b0cc:	2002      	movs	r0, #2
 800b0ce:	f014 fab5 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_ON, VLEVEL_M, "%d", (int32_t)potencia_activa);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f7f5 ffd1 	bl	800107c <__aeabi_f2iz>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	9300      	str	r3, [sp, #0]
 800b0de:	4b37      	ldr	r3, [pc, #220]	@ (800b1bc <SendTxData+0x294>)
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	2100      	movs	r1, #0
 800b0e4:	2002      	movs	r0, #2
 800b0e6:	f014 faa9 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_ON, VLEVEL_M, " kW, Serie=");
 800b0ea:	4b36      	ldr	r3, [pc, #216]	@ (800b1c4 <SendTxData+0x29c>)
 800b0ec:	2201      	movs	r2, #1
 800b0ee:	2100      	movs	r1, #0
 800b0f0:	2002      	movs	r0, #2
 800b0f2:	f014 faa3 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_ON, VLEVEL_M, "%lu", numero_serie);
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	9300      	str	r3, [sp, #0]
 800b0fa:	4b33      	ldr	r3, [pc, #204]	@ (800b1c8 <SendTxData+0x2a0>)
 800b0fc:	2201      	movs	r2, #1
 800b0fe:	2100      	movs	r1, #0
 800b100:	2002      	movs	r0, #2
 800b102:	f014 fa9b 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_ON, VLEVEL_M, " Status=");
 800b106:	4b31      	ldr	r3, [pc, #196]	@ (800b1cc <SendTxData+0x2a4>)
 800b108:	2201      	movs	r2, #1
 800b10a:	2100      	movs	r1, #0
 800b10c:	2002      	movs	r0, #2
 800b10e:	f014 fa95 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_ON, VLEVEL_M, parse_success ? "OK" : "FAIL");
 800b112:	7efb      	ldrb	r3, [r7, #27]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d001      	beq.n	800b11c <SendTxData+0x1f4>
 800b118:	4b2d      	ldr	r3, [pc, #180]	@ (800b1d0 <SendTxData+0x2a8>)
 800b11a:	e000      	b.n	800b11e <SendTxData+0x1f6>
 800b11c:	4b2d      	ldr	r3, [pc, #180]	@ (800b1d4 <SendTxData+0x2ac>)
 800b11e:	2201      	movs	r2, #1
 800b120:	2100      	movs	r1, #0
 800b122:	2002      	movs	r0, #2
 800b124:	f014 fa8a 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_ON, VLEVEL_M, "\r\n");
 800b128:	4b2b      	ldr	r3, [pc, #172]	@ (800b1d8 <SendTxData+0x2b0>)
 800b12a:	2201      	movs	r2, #1
 800b12c:	2100      	movs	r1, #0
 800b12e:	2002      	movs	r0, #2
 800b130:	f014 fa84 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>

      // Si el parseo fall, enviar payload dummy en lugar de datos incorrectos
      if (!parse_success) {
 800b134:	7efb      	ldrb	r3, [r7, #27]
 800b136:	f083 0301 	eor.w	r3, r3, #1
 800b13a:	b2db      	uxtb	r3, r3
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d04f      	beq.n	800b1e0 <SendTxData+0x2b8>
          APP_LOG(TS_ON, VLEVEL_M, "Parseo fall, enviando payload dummy\r\n");
 800b140:	4b26      	ldr	r3, [pc, #152]	@ (800b1dc <SendTxData+0x2b4>)
 800b142:	2201      	movs	r2, #1
 800b144:	2100      	movs	r1, #0
 800b146:	2002      	movs	r0, #2
 800b148:	f014 fa78 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
          AppData.Buffer[0] = 0xFF;
 800b14c:	4b08      	ldr	r3, [pc, #32]	@ (800b170 <SendTxData+0x248>)
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	22ff      	movs	r2, #255	@ 0xff
 800b152:	701a      	strb	r2, [r3, #0]
          AppData.Buffer[1] = GetBatteryLevel();
 800b154:	4b06      	ldr	r3, [pc, #24]	@ (800b170 <SendTxData+0x248>)
 800b156:	685b      	ldr	r3, [r3, #4]
 800b158:	1c5c      	adds	r4, r3, #1
 800b15a:	f7f7 f9c7 	bl	80024ec <GetBatteryLevel>
 800b15e:	4603      	mov	r3, r0
 800b160:	7023      	strb	r3, [r4, #0]
          AppData.BufferSize = 2;
 800b162:	4b03      	ldr	r3, [pc, #12]	@ (800b170 <SendTxData+0x248>)
 800b164:	2202      	movs	r2, #2
 800b166:	705a      	strb	r2, [r3, #1]
          meter_data_ready = 0;
 800b168:	4b02      	ldr	r3, [pc, #8]	@ (800b174 <SendTxData+0x24c>)
 800b16a:	2200      	movs	r2, #0
 800b16c:	701a      	strb	r2, [r3, #0]
 800b16e:	e0ed      	b.n	800b34c <SendTxData+0x424>
 800b170:	200000a0 	.word	0x200000a0
 800b174:	200003a8 	.word	0x200003a8
 800b178:	08022b94 	.word	0x08022b94
 800b17c:	08022bc0 	.word	0x08022bc0
 800b180:	20000670 	.word	0x20000670
 800b184:	08022bc8 	.word	0x08022bc8
 800b188:	08022bf0 	.word	0x08022bf0
 800b18c:	08022c24 	.word	0x08022c24
 800b190:	08022c2c 	.word	0x08022c2c
 800b194:	08022c54 	.word	0x08022c54
 800b198:	08022c88 	.word	0x08022c88
 800b19c:	08022c90 	.word	0x08022c90
 800b1a0:	08022cb4 	.word	0x08022cb4
 800b1a4:	4b189680 	.word	0x4b189680
 800b1a8:	08022cec 	.word	0x08022cec
 800b1ac:	47c35000 	.word	0x47c35000
 800b1b0:	08022d1c 	.word	0x08022d1c
 800b1b4:	08022d48 	.word	0x08022d48
 800b1b8:	08022d74 	.word	0x08022d74
 800b1bc:	08022d88 	.word	0x08022d88
 800b1c0:	08022d8c 	.word	0x08022d8c
 800b1c4:	08022d9c 	.word	0x08022d9c
 800b1c8:	08022da8 	.word	0x08022da8
 800b1cc:	08022dac 	.word	0x08022dac
 800b1d0:	08022db8 	.word	0x08022db8
 800b1d4:	08022dbc 	.word	0x08022dbc
 800b1d8:	08022dc4 	.word	0x08022dc4
 800b1dc:	08022dc8 	.word	0x08022dc8
      // [4-7]: Nmero de serie (uint32)
      // [8-9]: Potencia activa (uint16, en W)
      // [10]: Batera
      // [11-13]: Reservado

      uint32_t energia_wh = (uint32_t)(energia_activa * 1000);
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	4982      	ldr	r1, [pc, #520]	@ (800b3ec <SendTxData+0x4c4>)
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	f7f5 f823 	bl	8000230 <__aeabi_fmul>
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f7f5 ff6b 	bl	80010c8 <__aeabi_f2uiz>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	613b      	str	r3, [r7, #16]
      uint16_t potencia_w = (uint16_t)(potencia_activa * 1000);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	497c      	ldr	r1, [pc, #496]	@ (800b3ec <SendTxData+0x4c4>)
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f7f5 f818 	bl	8000230 <__aeabi_fmul>
 800b200:	4603      	mov	r3, r0
 800b202:	4618      	mov	r0, r3
 800b204:	f7f5 ff60 	bl	80010c8 <__aeabi_f2uiz>
 800b208:	4603      	mov	r3, r0
 800b20a:	81fb      	strh	r3, [r7, #14]

      AppData.Buffer[i++] = (energia_wh >> 24) & 0xFF;
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	0e18      	lsrs	r0, r3, #24
 800b210:	4b77      	ldr	r3, [pc, #476]	@ (800b3f0 <SendTxData+0x4c8>)
 800b212:	685a      	ldr	r2, [r3, #4]
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	1c59      	adds	r1, r3, #1
 800b218:	6179      	str	r1, [r7, #20]
 800b21a:	4413      	add	r3, r2
 800b21c:	b2c2      	uxtb	r2, r0
 800b21e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = (energia_wh >> 16) & 0xFF;
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	0c18      	lsrs	r0, r3, #16
 800b224:	4b72      	ldr	r3, [pc, #456]	@ (800b3f0 <SendTxData+0x4c8>)
 800b226:	685a      	ldr	r2, [r3, #4]
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	1c59      	adds	r1, r3, #1
 800b22c:	6179      	str	r1, [r7, #20]
 800b22e:	4413      	add	r3, r2
 800b230:	b2c2      	uxtb	r2, r0
 800b232:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = (energia_wh >> 8) & 0xFF;
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	0a18      	lsrs	r0, r3, #8
 800b238:	4b6d      	ldr	r3, [pc, #436]	@ (800b3f0 <SendTxData+0x4c8>)
 800b23a:	685a      	ldr	r2, [r3, #4]
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	1c59      	adds	r1, r3, #1
 800b240:	6179      	str	r1, [r7, #20]
 800b242:	4413      	add	r3, r2
 800b244:	b2c2      	uxtb	r2, r0
 800b246:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = energia_wh & 0xFF;
 800b248:	4b69      	ldr	r3, [pc, #420]	@ (800b3f0 <SendTxData+0x4c8>)
 800b24a:	685a      	ldr	r2, [r3, #4]
 800b24c:	697b      	ldr	r3, [r7, #20]
 800b24e:	1c59      	adds	r1, r3, #1
 800b250:	6179      	str	r1, [r7, #20]
 800b252:	4413      	add	r3, r2
 800b254:	693a      	ldr	r2, [r7, #16]
 800b256:	b2d2      	uxtb	r2, r2
 800b258:	701a      	strb	r2, [r3, #0]

      AppData.Buffer[i++] = (numero_serie >> 24) & 0xFF;
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	0e18      	lsrs	r0, r3, #24
 800b25e:	4b64      	ldr	r3, [pc, #400]	@ (800b3f0 <SendTxData+0x4c8>)
 800b260:	685a      	ldr	r2, [r3, #4]
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	1c59      	adds	r1, r3, #1
 800b266:	6179      	str	r1, [r7, #20]
 800b268:	4413      	add	r3, r2
 800b26a:	b2c2      	uxtb	r2, r0
 800b26c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = (numero_serie >> 16) & 0xFF;
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	0c18      	lsrs	r0, r3, #16
 800b272:	4b5f      	ldr	r3, [pc, #380]	@ (800b3f0 <SendTxData+0x4c8>)
 800b274:	685a      	ldr	r2, [r3, #4]
 800b276:	697b      	ldr	r3, [r7, #20]
 800b278:	1c59      	adds	r1, r3, #1
 800b27a:	6179      	str	r1, [r7, #20]
 800b27c:	4413      	add	r3, r2
 800b27e:	b2c2      	uxtb	r2, r0
 800b280:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = (numero_serie >> 8) & 0xFF;
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	0a18      	lsrs	r0, r3, #8
 800b286:	4b5a      	ldr	r3, [pc, #360]	@ (800b3f0 <SendTxData+0x4c8>)
 800b288:	685a      	ldr	r2, [r3, #4]
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	1c59      	adds	r1, r3, #1
 800b28e:	6179      	str	r1, [r7, #20]
 800b290:	4413      	add	r3, r2
 800b292:	b2c2      	uxtb	r2, r0
 800b294:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = numero_serie & 0xFF;
 800b296:	6838      	ldr	r0, [r7, #0]
 800b298:	4b55      	ldr	r3, [pc, #340]	@ (800b3f0 <SendTxData+0x4c8>)
 800b29a:	685a      	ldr	r2, [r3, #4]
 800b29c:	697b      	ldr	r3, [r7, #20]
 800b29e:	1c59      	adds	r1, r3, #1
 800b2a0:	6179      	str	r1, [r7, #20]
 800b2a2:	4413      	add	r3, r2
 800b2a4:	b2c2      	uxtb	r2, r0
 800b2a6:	701a      	strb	r2, [r3, #0]

      AppData.Buffer[i++] = (potencia_w >> 8) & 0xFF;
 800b2a8:	89fb      	ldrh	r3, [r7, #14]
 800b2aa:	0a1b      	lsrs	r3, r3, #8
 800b2ac:	b298      	uxth	r0, r3
 800b2ae:	4b50      	ldr	r3, [pc, #320]	@ (800b3f0 <SendTxData+0x4c8>)
 800b2b0:	685a      	ldr	r2, [r3, #4]
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	1c59      	adds	r1, r3, #1
 800b2b6:	6179      	str	r1, [r7, #20]
 800b2b8:	4413      	add	r3, r2
 800b2ba:	b2c2      	uxtb	r2, r0
 800b2bc:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = potencia_w & 0xFF;
 800b2be:	4b4c      	ldr	r3, [pc, #304]	@ (800b3f0 <SendTxData+0x4c8>)
 800b2c0:	685a      	ldr	r2, [r3, #4]
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	1c59      	adds	r1, r3, #1
 800b2c6:	6179      	str	r1, [r7, #20]
 800b2c8:	4413      	add	r3, r2
 800b2ca:	89fa      	ldrh	r2, [r7, #14]
 800b2cc:	b2d2      	uxtb	r2, r2
 800b2ce:	701a      	strb	r2, [r3, #0]

      AppData.Buffer[i++] = GetBatteryLevel();
 800b2d0:	4b47      	ldr	r3, [pc, #284]	@ (800b3f0 <SendTxData+0x4c8>)
 800b2d2:	685a      	ldr	r2, [r3, #4]
 800b2d4:	697b      	ldr	r3, [r7, #20]
 800b2d6:	1c59      	adds	r1, r3, #1
 800b2d8:	6179      	str	r1, [r7, #20]
 800b2da:	18d4      	adds	r4, r2, r3
 800b2dc:	f7f7 f906 	bl	80024ec <GetBatteryLevel>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	7023      	strb	r3, [r4, #0]
      AppData.Buffer[i++] = 0; // Reservado
 800b2e4:	4b42      	ldr	r3, [pc, #264]	@ (800b3f0 <SendTxData+0x4c8>)
 800b2e6:	685a      	ldr	r2, [r3, #4]
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	1c59      	adds	r1, r3, #1
 800b2ec:	6179      	str	r1, [r7, #20]
 800b2ee:	4413      	add	r3, r2
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = 0;
 800b2f4:	4b3e      	ldr	r3, [pc, #248]	@ (800b3f0 <SendTxData+0x4c8>)
 800b2f6:	685a      	ldr	r2, [r3, #4]
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	1c59      	adds	r1, r3, #1
 800b2fc:	6179      	str	r1, [r7, #20]
 800b2fe:	4413      	add	r3, r2
 800b300:	2200      	movs	r2, #0
 800b302:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[i++] = 0;
 800b304:	4b3a      	ldr	r3, [pc, #232]	@ (800b3f0 <SendTxData+0x4c8>)
 800b306:	685a      	ldr	r2, [r3, #4]
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	1c59      	adds	r1, r3, #1
 800b30c:	6179      	str	r1, [r7, #20]
 800b30e:	4413      	add	r3, r2
 800b310:	2200      	movs	r2, #0
 800b312:	701a      	strb	r2, [r3, #0]

      AppData.BufferSize = i;
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	b2da      	uxtb	r2, r3
 800b318:	4b35      	ldr	r3, [pc, #212]	@ (800b3f0 <SendTxData+0x4c8>)
 800b31a:	705a      	strb	r2, [r3, #1]
      meter_data_ready = 0; // Marcar como procesado
 800b31c:	4b35      	ldr	r3, [pc, #212]	@ (800b3f4 <SendTxData+0x4cc>)
 800b31e:	2200      	movs	r2, #0
 800b320:	701a      	strb	r2, [r3, #0]
 800b322:	e013      	b.n	800b34c <SendTxData+0x424>

  } else {
      // No hay datos nuevos, enviar dummy
      APP_LOG(TS_ON, VLEVEL_M, "Sin datos nuevos del medidor\r\n");
 800b324:	4b34      	ldr	r3, [pc, #208]	@ (800b3f8 <SendTxData+0x4d0>)
 800b326:	2201      	movs	r2, #1
 800b328:	2100      	movs	r1, #0
 800b32a:	2002      	movs	r0, #2
 800b32c:	f014 f986 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      AppData.Buffer[0] = 0xFF;
 800b330:	4b2f      	ldr	r3, [pc, #188]	@ (800b3f0 <SendTxData+0x4c8>)
 800b332:	685b      	ldr	r3, [r3, #4]
 800b334:	22ff      	movs	r2, #255	@ 0xff
 800b336:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[1] = GetBatteryLevel();
 800b338:	4b2d      	ldr	r3, [pc, #180]	@ (800b3f0 <SendTxData+0x4c8>)
 800b33a:	685b      	ldr	r3, [r3, #4]
 800b33c:	1c5c      	adds	r4, r3, #1
 800b33e:	f7f7 f8d5 	bl	80024ec <GetBatteryLevel>
 800b342:	4603      	mov	r3, r0
 800b344:	7023      	strb	r3, [r4, #0]
      AppData.BufferSize = 2;
 800b346:	4b2a      	ldr	r3, [pc, #168]	@ (800b3f0 <SendTxData+0x4c8>)
 800b348:	2202      	movs	r2, #2
 800b34a:	705a      	strb	r2, [r3, #1]
  }

send_data:
  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b34c:	4b2b      	ldr	r3, [pc, #172]	@ (800b3fc <SendTxData+0x4d4>)
 800b34e:	7a5b      	ldrb	r3, [r3, #9]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d007      	beq.n	800b364 <SendTxData+0x43c>
 800b354:	f002 fa78 	bl	800d848 <LmHandlerJoinStatus>
 800b358:	4603      	mov	r3, r0
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d102      	bne.n	800b364 <SendTxData+0x43c>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800b35e:	4827      	ldr	r0, [pc, #156]	@ (800b3fc <SendTxData+0x4d4>)
 800b360:	f013 ff62 	bl	801f228 <UTIL_TIMER_Stop>
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800b364:	4b26      	ldr	r3, [pc, #152]	@ (800b400 <SendTxData+0x4d8>)
 800b366:	78db      	ldrb	r3, [r3, #3]
 800b368:	2200      	movs	r2, #0
 800b36a:	4619      	mov	r1, r3
 800b36c:	4820      	ldr	r0, [pc, #128]	@ (800b3f0 <SendTxData+0x4c8>)
 800b36e:	f002 fa87 	bl	800d880 <LmHandlerSend>
 800b372:	4603      	mov	r3, r0
 800b374:	76bb      	strb	r3, [r7, #26]
  if (LORAMAC_HANDLER_SUCCESS == status)
 800b376:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d106      	bne.n	800b38c <SendTxData+0x464>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800b37e:	4b21      	ldr	r3, [pc, #132]	@ (800b404 <SendTxData+0x4dc>)
 800b380:	2201      	movs	r2, #1
 800b382:	2100      	movs	r1, #0
 800b384:	2001      	movs	r0, #1
 800b386:	f014 f959 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
 800b38a:	e016      	b.n	800b3ba <SendTxData+0x492>
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800b38c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800b390:	f113 0f06 	cmn.w	r3, #6
 800b394:	d111      	bne.n	800b3ba <SendTxData+0x492>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800b396:	f002 f9ab 	bl	800d6f0 <LmHandlerGetDutyCycleWaitTime>
 800b39a:	61f8      	str	r0, [r7, #28]
    if (nextTxIn > 0)
 800b39c:	69fb      	ldr	r3, [r7, #28]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d00b      	beq.n	800b3ba <SendTxData+0x492>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800b3a2:	69fb      	ldr	r3, [r7, #28]
 800b3a4:	4a18      	ldr	r2, [pc, #96]	@ (800b408 <SendTxData+0x4e0>)
 800b3a6:	fba2 2303 	umull	r2, r3, r2, r3
 800b3aa:	099b      	lsrs	r3, r3, #6
 800b3ac:	9300      	str	r3, [sp, #0]
 800b3ae:	4b17      	ldr	r3, [pc, #92]	@ (800b40c <SendTxData+0x4e4>)
 800b3b0:	2201      	movs	r2, #1
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	2001      	movs	r0, #1
 800b3b6:	f014 f941 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800b3ba:	4b15      	ldr	r3, [pc, #84]	@ (800b410 <SendTxData+0x4e8>)
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d10f      	bne.n	800b3e2 <SendTxData+0x4ba>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800b3c2:	4814      	ldr	r0, [pc, #80]	@ (800b414 <SendTxData+0x4ec>)
 800b3c4:	f013 ff30 	bl	801f228 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800b3c8:	4b13      	ldr	r3, [pc, #76]	@ (800b418 <SendTxData+0x4f0>)
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	bf38      	it	cc
 800b3d2:	4613      	movcc	r3, r2
 800b3d4:	4619      	mov	r1, r3
 800b3d6:	480f      	ldr	r0, [pc, #60]	@ (800b414 <SendTxData+0x4ec>)
 800b3d8:	f013 ff96 	bl	801f308 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800b3dc:	480d      	ldr	r0, [pc, #52]	@ (800b414 <SendTxData+0x4ec>)
 800b3de:	f013 feb5 	bl	801f14c <UTIL_TIMER_Start>
  }
  /* USER CODE END SendTxData_1 */
}
 800b3e2:	bf00      	nop
 800b3e4:	3724      	adds	r7, #36	@ 0x24
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	bd90      	pop	{r4, r7, pc}
 800b3ea:	bf00      	nop
 800b3ec:	447a0000 	.word	0x447a0000
 800b3f0:	200000a0 	.word	0x200000a0
 800b3f4:	200003a8 	.word	0x200003a8
 800b3f8:	08022df0 	.word	0x08022df0
 800b3fc:	200009e4 	.word	0x200009e4
 800b400:	20000084 	.word	0x20000084
 800b404:	08022e10 	.word	0x08022e10
 800b408:	10624dd3 	.word	0x10624dd3
 800b40c:	08022e20 	.word	0x08022e20
 800b410:	2000088c 	.word	0x2000088c
 800b414:	20000890 	.word	0x20000890
 800b418:	2000009c 	.word	0x2000009c

0800b41c <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b082      	sub	sp, #8
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800b424:	2100      	movs	r1, #0
 800b426:	2002      	movs	r0, #2
 800b428:	f013 fdda 	bl	801efe0 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800b42c:	4803      	ldr	r0, [pc, #12]	@ (800b43c <OnTxTimerEvent+0x20>)
 800b42e:	f013 fe8d 	bl	801f14c <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800b432:	bf00      	nop
 800b434:	3708      	adds	r7, #8
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop
 800b43c:	20000890 	.word	0x20000890

0800b440 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800b440:	b480      	push	{r7}
 800b442:	b083      	sub	sp, #12
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800b448:	bf00      	nop
 800b44a:	370c      	adds	r7, #12
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bc80      	pop	{r7}
 800b450:	4770      	bx	lr

0800b452 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800b452:	b480      	push	{r7}
 800b454:	b083      	sub	sp, #12
 800b456:	af00      	add	r7, sp, #0
 800b458:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800b45a:	bf00      	nop
 800b45c:	370c      	adds	r7, #12
 800b45e:	46bd      	mov	sp, r7
 800b460:	bc80      	pop	{r7}
 800b462:	4770      	bx	lr

0800b464 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800b46c:	bf00      	nop
 800b46e:	370c      	adds	r7, #12
 800b470:	46bd      	mov	sp, r7
 800b472:	bc80      	pop	{r7}
 800b474:	4770      	bx	lr
	...

0800b478 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b086      	sub	sp, #24
 800b47c:	af04      	add	r7, sp, #16
 800b47e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d041      	beq.n	800b50a <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d03d      	beq.n	800b50a <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800b48e:	4821      	ldr	r0, [pc, #132]	@ (800b514 <OnTxData+0x9c>)
 800b490:	f013 fe5c 	bl	801f14c <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800b494:	4b20      	ldr	r3, [pc, #128]	@ (800b518 <OnTxData+0xa0>)
 800b496:	2200      	movs	r2, #0
 800b498:	2100      	movs	r1, #0
 800b49a:	2002      	movs	r0, #2
 800b49c:	f014 f8ce 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	68db      	ldr	r3, [r3, #12]
 800b4a4:	687a      	ldr	r2, [r7, #4]
 800b4a6:	7c12      	ldrb	r2, [r2, #16]
 800b4a8:	4611      	mov	r1, r2
 800b4aa:	687a      	ldr	r2, [r7, #4]
 800b4ac:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800b4b0:	4610      	mov	r0, r2
 800b4b2:	687a      	ldr	r2, [r7, #4]
 800b4b4:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800b4b8:	9203      	str	r2, [sp, #12]
 800b4ba:	9002      	str	r0, [sp, #8]
 800b4bc:	9101      	str	r1, [sp, #4]
 800b4be:	9300      	str	r3, [sp, #0]
 800b4c0:	4b16      	ldr	r3, [pc, #88]	@ (800b51c <OnTxData+0xa4>)
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	2100      	movs	r1, #0
 800b4c6:	2003      	movs	r0, #3
 800b4c8:	f014 f8b8 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800b4cc:	4b14      	ldr	r3, [pc, #80]	@ (800b520 <OnTxData+0xa8>)
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	2100      	movs	r1, #0
 800b4d2:	2003      	movs	r0, #3
 800b4d4:	f014 f8b2 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	7a1b      	ldrb	r3, [r3, #8]
 800b4dc:	2b01      	cmp	r3, #1
 800b4de:	d10e      	bne.n	800b4fe <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	7a5b      	ldrb	r3, [r3, #9]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d001      	beq.n	800b4ec <OnTxData+0x74>
 800b4e8:	4b0e      	ldr	r3, [pc, #56]	@ (800b524 <OnTxData+0xac>)
 800b4ea:	e000      	b.n	800b4ee <OnTxData+0x76>
 800b4ec:	4b0e      	ldr	r3, [pc, #56]	@ (800b528 <OnTxData+0xb0>)
 800b4ee:	9300      	str	r3, [sp, #0]
 800b4f0:	4b0e      	ldr	r3, [pc, #56]	@ (800b52c <OnTxData+0xb4>)
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	2100      	movs	r1, #0
 800b4f6:	2003      	movs	r0, #3
 800b4f8:	f014 f8a0 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800b4fc:	e005      	b.n	800b50a <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800b4fe:	4b0c      	ldr	r3, [pc, #48]	@ (800b530 <OnTxData+0xb8>)
 800b500:	2200      	movs	r2, #0
 800b502:	2100      	movs	r1, #0
 800b504:	2003      	movs	r0, #3
 800b506:	f014 f899 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 800b50a:	bf00      	nop
 800b50c:	3708      	adds	r7, #8
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
 800b512:	bf00      	nop
 800b514:	200009b4 	.word	0x200009b4
 800b518:	08022e40 	.word	0x08022e40
 800b51c:	08022e74 	.word	0x08022e74
 800b520:	08022ea8 	.word	0x08022ea8
 800b524:	08022eb8 	.word	0x08022eb8
 800b528:	08022ebc 	.word	0x08022ebc
 800b52c:	08022ec4 	.word	0x08022ec4
 800b530:	08022ed8 	.word	0x08022ed8

0800b534 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b082      	sub	sp, #8
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d039      	beq.n	800b5b6 <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d11e      	bne.n	800b58a <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800b54c:	2100      	movs	r1, #0
 800b54e:	2004      	movs	r0, #4
 800b550:	f013 fd46 	bl	801efe0 <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800b554:	481a      	ldr	r0, [pc, #104]	@ (800b5c0 <OnJoinRequest+0x8c>)
 800b556:	f013 fe67 	bl	801f228 <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800b55a:	4b1a      	ldr	r3, [pc, #104]	@ (800b5c4 <OnJoinRequest+0x90>)
 800b55c:	2200      	movs	r2, #0
 800b55e:	2100      	movs	r1, #0
 800b560:	2002      	movs	r0, #2
 800b562:	f014 f86b 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	79db      	ldrb	r3, [r3, #7]
 800b56a:	2b01      	cmp	r3, #1
 800b56c:	d106      	bne.n	800b57c <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800b56e:	4b16      	ldr	r3, [pc, #88]	@ (800b5c8 <OnJoinRequest+0x94>)
 800b570:	2200      	movs	r2, #0
 800b572:	2100      	movs	r1, #0
 800b574:	2002      	movs	r0, #2
 800b576:	f014 f861 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800b57a:	e01c      	b.n	800b5b6 <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800b57c:	4b13      	ldr	r3, [pc, #76]	@ (800b5cc <OnJoinRequest+0x98>)
 800b57e:	2200      	movs	r2, #0
 800b580:	2100      	movs	r1, #0
 800b582:	2002      	movs	r0, #2
 800b584:	f014 f85a 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 800b588:	e015      	b.n	800b5b6 <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800b58a:	4b11      	ldr	r3, [pc, #68]	@ (800b5d0 <OnJoinRequest+0x9c>)
 800b58c:	2200      	movs	r2, #0
 800b58e:	2100      	movs	r1, #0
 800b590:	2002      	movs	r0, #2
 800b592:	f014 f853 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	79db      	ldrb	r3, [r3, #7]
 800b59a:	2b02      	cmp	r3, #2
 800b59c:	d10b      	bne.n	800b5b6 <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800b59e:	4b0d      	ldr	r3, [pc, #52]	@ (800b5d4 <OnJoinRequest+0xa0>)
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	2100      	movs	r1, #0
 800b5a4:	2002      	movs	r0, #2
 800b5a6:	f014 f849 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800b5aa:	4b0b      	ldr	r3, [pc, #44]	@ (800b5d8 <OnJoinRequest+0xa4>)
 800b5ac:	781b      	ldrb	r3, [r3, #0]
 800b5ae:	2101      	movs	r1, #1
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f002 f8a7 	bl	800d704 <LmHandlerJoin>
}
 800b5b6:	bf00      	nop
 800b5b8:	3708      	adds	r7, #8
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}
 800b5be:	bf00      	nop
 800b5c0:	200009e4 	.word	0x200009e4
 800b5c4:	08022ee8 	.word	0x08022ee8
 800b5c8:	08022f00 	.word	0x08022f00
 800b5cc:	08022f20 	.word	0x08022f20
 800b5d0:	08022f40 	.word	0x08022f40
 800b5d4:	08022f5c 	.word	0x08022f5c
 800b5d8:	20000034 	.word	0x20000034

0800b5dc <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800b5dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5de:	b093      	sub	sp, #76	@ 0x4c
 800b5e0:	af0c      	add	r7, sp, #48	@ 0x30
 800b5e2:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d056      	beq.n	800b698 <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	785b      	ldrb	r3, [r3, #1]
 800b5ee:	2b02      	cmp	r3, #2
 800b5f0:	d008      	beq.n	800b604 <OnBeaconStatusChange+0x28>
 800b5f2:	2b03      	cmp	r3, #3
 800b5f4:	d049      	beq.n	800b68a <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800b5f6:	4b2a      	ldr	r3, [pc, #168]	@ (800b6a0 <OnBeaconStatusChange+0xc4>)
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	2100      	movs	r1, #0
 800b5fc:	2002      	movs	r0, #2
 800b5fe:	f014 f81d 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b602:	e049      	b.n	800b698 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	7c1b      	ldrb	r3, [r3, #16]
 800b608:	4618      	mov	r0, r3
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800b610:	461c      	mov	r4, r3
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800b618:	461d      	mov	r5, r3
 800b61a:	697b      	ldr	r3, [r7, #20]
 800b61c:	68db      	ldr	r3, [r3, #12]
 800b61e:	697a      	ldr	r2, [r7, #20]
 800b620:	6852      	ldr	r2, [r2, #4]
 800b622:	6979      	ldr	r1, [r7, #20]
 800b624:	7d89      	ldrb	r1, [r1, #22]
 800b626:	460e      	mov	r6, r1
 800b628:	6979      	ldr	r1, [r7, #20]
 800b62a:	7dc9      	ldrb	r1, [r1, #23]
 800b62c:	6139      	str	r1, [r7, #16]
 800b62e:	6979      	ldr	r1, [r7, #20]
 800b630:	7e09      	ldrb	r1, [r1, #24]
 800b632:	60f9      	str	r1, [r7, #12]
 800b634:	6979      	ldr	r1, [r7, #20]
 800b636:	7e49      	ldrb	r1, [r1, #25]
 800b638:	60b9      	str	r1, [r7, #8]
 800b63a:	6979      	ldr	r1, [r7, #20]
 800b63c:	7e89      	ldrb	r1, [r1, #26]
 800b63e:	6079      	str	r1, [r7, #4]
 800b640:	6979      	ldr	r1, [r7, #20]
 800b642:	7ec9      	ldrb	r1, [r1, #27]
 800b644:	6039      	str	r1, [r7, #0]
 800b646:	6979      	ldr	r1, [r7, #20]
 800b648:	7f09      	ldrb	r1, [r1, #28]
 800b64a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b64c:	f8d7 c000 	ldr.w	ip, [r7]
 800b650:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800b654:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800b658:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800b65c:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800b660:	f8cd c020 	str.w	ip, [sp, #32]
 800b664:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800b668:	f8cd c01c 	str.w	ip, [sp, #28]
 800b66c:	6939      	ldr	r1, [r7, #16]
 800b66e:	9106      	str	r1, [sp, #24]
 800b670:	9605      	str	r6, [sp, #20]
 800b672:	9204      	str	r2, [sp, #16]
 800b674:	9303      	str	r3, [sp, #12]
 800b676:	9502      	str	r5, [sp, #8]
 800b678:	9401      	str	r4, [sp, #4]
 800b67a:	9000      	str	r0, [sp, #0]
 800b67c:	4b09      	ldr	r3, [pc, #36]	@ (800b6a4 <OnBeaconStatusChange+0xc8>)
 800b67e:	2200      	movs	r2, #0
 800b680:	2100      	movs	r1, #0
 800b682:	2002      	movs	r0, #2
 800b684:	f013 ffda 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800b688:	e006      	b.n	800b698 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800b68a:	4b07      	ldr	r3, [pc, #28]	@ (800b6a8 <OnBeaconStatusChange+0xcc>)
 800b68c:	2200      	movs	r2, #0
 800b68e:	2100      	movs	r1, #0
 800b690:	2002      	movs	r0, #2
 800b692:	f013 ffd3 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b696:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800b698:	bf00      	nop
 800b69a:	371c      	adds	r7, #28
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6a0:	08022f80 	.word	0x08022f80
 800b6a4:	08022f98 	.word	0x08022f98
 800b6a8:	0802300c 	.word	0x0802300c

0800b6ac <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800b6ac:	b480      	push	{r7}
 800b6ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800b6b0:	bf00      	nop
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bc80      	pop	{r7}
 800b6b6:	4770      	bx	lr

0800b6b8 <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b084      	sub	sp, #16
 800b6bc:	af02      	add	r7, sp, #8
 800b6be:	4603      	mov	r3, r0
 800b6c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b6c2:	79fb      	ldrb	r3, [r7, #7]
 800b6c4:	4a06      	ldr	r2, [pc, #24]	@ (800b6e0 <OnClassChange+0x28>)
 800b6c6:	5cd3      	ldrb	r3, [r2, r3]
 800b6c8:	9300      	str	r3, [sp, #0]
 800b6ca:	4b06      	ldr	r3, [pc, #24]	@ (800b6e4 <OnClassChange+0x2c>)
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	2100      	movs	r1, #0
 800b6d0:	2002      	movs	r0, #2
 800b6d2:	f013 ffb3 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800b6d6:	bf00      	nop
 800b6d8:	3708      	adds	r7, #8
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}
 800b6de:	bf00      	nop
 800b6e0:	08023048 	.word	0x08023048
 800b6e4:	0802302c 	.word	0x0802302c

0800b6e8 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800b6ec:	2100      	movs	r1, #0
 800b6ee:	2001      	movs	r0, #1
 800b6f0:	f013 fc76 	bl	801efe0 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800b6f4:	bf00      	nop
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b082      	sub	sp, #8
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800b700:	4a0d      	ldr	r2, [pc, #52]	@ (800b738 <OnTxPeriodicityChanged+0x40>)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800b706:	4b0c      	ldr	r3, [pc, #48]	@ (800b738 <OnTxPeriodicityChanged+0x40>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d103      	bne.n	800b716 <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800b70e:	4b0a      	ldr	r3, [pc, #40]	@ (800b738 <OnTxPeriodicityChanged+0x40>)
 800b710:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800b714:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800b716:	4809      	ldr	r0, [pc, #36]	@ (800b73c <OnTxPeriodicityChanged+0x44>)
 800b718:	f013 fd86 	bl	801f228 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800b71c:	4b06      	ldr	r3, [pc, #24]	@ (800b738 <OnTxPeriodicityChanged+0x40>)
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	4619      	mov	r1, r3
 800b722:	4806      	ldr	r0, [pc, #24]	@ (800b73c <OnTxPeriodicityChanged+0x44>)
 800b724:	f013 fdf0 	bl	801f308 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800b728:	4804      	ldr	r0, [pc, #16]	@ (800b73c <OnTxPeriodicityChanged+0x44>)
 800b72a:	f013 fd0f 	bl	801f14c <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800b72e:	bf00      	nop
 800b730:	3708      	adds	r7, #8
 800b732:	46bd      	mov	sp, r7
 800b734:	bd80      	pop	{r7, pc}
 800b736:	bf00      	nop
 800b738:	2000009c 	.word	0x2000009c
 800b73c:	20000890 	.word	0x20000890

0800b740 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800b740:	b480      	push	{r7}
 800b742:	b083      	sub	sp, #12
 800b744:	af00      	add	r7, sp, #0
 800b746:	4603      	mov	r3, r0
 800b748:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800b74a:	4a04      	ldr	r2, [pc, #16]	@ (800b75c <OnTxFrameCtrlChanged+0x1c>)
 800b74c:	79fb      	ldrb	r3, [r7, #7]
 800b74e:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800b750:	bf00      	nop
 800b752:	370c      	adds	r7, #12
 800b754:	46bd      	mov	sp, r7
 800b756:	bc80      	pop	{r7}
 800b758:	4770      	bx	lr
 800b75a:	bf00      	nop
 800b75c:	20000084 	.word	0x20000084

0800b760 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800b760:	b480      	push	{r7}
 800b762:	b083      	sub	sp, #12
 800b764:	af00      	add	r7, sp, #0
 800b766:	4603      	mov	r3, r0
 800b768:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800b76a:	4a04      	ldr	r2, [pc, #16]	@ (800b77c <OnPingSlotPeriodicityChanged+0x1c>)
 800b76c:	79fb      	ldrb	r3, [r7, #7]
 800b76e:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800b770:	bf00      	nop
 800b772:	370c      	adds	r7, #12
 800b774:	46bd      	mov	sp, r7
 800b776:	bc80      	pop	{r7}
 800b778:	4770      	bx	lr
 800b77a:	bf00      	nop
 800b77c:	20000084 	.word	0x20000084

0800b780 <OnSystemReset>:

static void OnSystemReset(void)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b784:	f002 fdb7 	bl	800e2f6 <LmHandlerHalt>
 800b788:	4603      	mov	r3, r0
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d106      	bne.n	800b79c <OnSystemReset+0x1c>
 800b78e:	f002 f85b 	bl	800d848 <LmHandlerJoinStatus>
 800b792:	4603      	mov	r3, r0
 800b794:	2b01      	cmp	r3, #1
 800b796:	d101      	bne.n	800b79c <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800b798:	f7ff f8ec 	bl	800a974 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800b79c:	bf00      	nop
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <StopJoin>:

static void StopJoin(void)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800b7a4:	4817      	ldr	r0, [pc, #92]	@ (800b804 <StopJoin+0x64>)
 800b7a6:	f013 fd3f 	bl	801f228 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800b7aa:	f002 fd97 	bl	800e2dc <LmHandlerStop>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d006      	beq.n	800b7c2 <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800b7b4:	4b14      	ldr	r3, [pc, #80]	@ (800b808 <StopJoin+0x68>)
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	2100      	movs	r1, #0
 800b7ba:	2002      	movs	r0, #2
 800b7bc:	f013 ff3e 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
 800b7c0:	e01a      	b.n	800b7f8 <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800b7c2:	4b12      	ldr	r3, [pc, #72]	@ (800b80c <StopJoin+0x6c>)
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	2100      	movs	r1, #0
 800b7c8:	2002      	movs	r0, #2
 800b7ca:	f013 ff37 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800b7ce:	4b10      	ldr	r3, [pc, #64]	@ (800b810 <StopJoin+0x70>)
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800b7d4:	4b0f      	ldr	r3, [pc, #60]	@ (800b814 <StopJoin+0x74>)
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	2100      	movs	r1, #0
 800b7da:	2002      	movs	r0, #2
 800b7dc:	f013 ff2e 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800b7e0:	480d      	ldr	r0, [pc, #52]	@ (800b818 <StopJoin+0x78>)
 800b7e2:	f001 fe2b 	bl	800d43c <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800b7e6:	4b0a      	ldr	r3, [pc, #40]	@ (800b810 <StopJoin+0x70>)
 800b7e8:	781b      	ldrb	r3, [r3, #0]
 800b7ea:	2101      	movs	r1, #1
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f001 ff89 	bl	800d704 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800b7f2:	4804      	ldr	r0, [pc, #16]	@ (800b804 <StopJoin+0x64>)
 800b7f4:	f013 fcaa 	bl	801f14c <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800b7f8:	4808      	ldr	r0, [pc, #32]	@ (800b81c <StopJoin+0x7c>)
 800b7fa:	f013 fca7 	bl	801f14c <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800b7fe:	bf00      	nop
 800b800:	bd80      	pop	{r7, pc}
 800b802:	bf00      	nop
 800b804:	20000890 	.word	0x20000890
 800b808:	0802304c 	.word	0x0802304c
 800b80c:	0802306c 	.word	0x0802306c
 800b810:	20000034 	.word	0x20000034
 800b814:	08023080 	.word	0x08023080
 800b818:	20000084 	.word	0x20000084
 800b81c:	200008a8 	.word	0x200008a8

0800b820 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b082      	sub	sp, #8
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800b828:	4b05      	ldr	r3, [pc, #20]	@ (800b840 <OnStopJoinTimerEvent+0x20>)
 800b82a:	781b      	ldrb	r3, [r3, #0]
 800b82c:	2b02      	cmp	r3, #2
 800b82e:	d103      	bne.n	800b838 <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800b830:	2100      	movs	r1, #0
 800b832:	2008      	movs	r0, #8
 800b834:	f013 fbd4 	bl	801efe0 <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800b838:	bf00      	nop
 800b83a:	3708      	adds	r7, #8
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}
 800b840:	20000034 	.word	0x20000034

0800b844 <StoreContext>:

static void StoreContext(void)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b082      	sub	sp, #8
 800b848:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800b84a:	23ff      	movs	r3, #255	@ 0xff
 800b84c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800b84e:	f002 fd87 	bl	800e360 <LmHandlerNvmDataStore>
 800b852:	4603      	mov	r3, r0
 800b854:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800b856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b85a:	f113 0f08 	cmn.w	r3, #8
 800b85e:	d106      	bne.n	800b86e <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800b860:	4b0a      	ldr	r3, [pc, #40]	@ (800b88c <StoreContext+0x48>)
 800b862:	2200      	movs	r2, #0
 800b864:	2100      	movs	r1, #0
 800b866:	2002      	movs	r0, #2
 800b868:	f013 fee8 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800b86c:	e00a      	b.n	800b884 <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800b86e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b872:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b876:	d105      	bne.n	800b884 <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800b878:	4b05      	ldr	r3, [pc, #20]	@ (800b890 <StoreContext+0x4c>)
 800b87a:	2200      	movs	r2, #0
 800b87c:	2100      	movs	r1, #0
 800b87e:	2002      	movs	r0, #2
 800b880:	f013 fedc 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 800b884:	bf00      	nop
 800b886:	3708      	adds	r7, #8
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}
 800b88c:	080230a0 	.word	0x080230a0
 800b890:	080230b8 	.word	0x080230b8

0800b894 <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b082      	sub	sp, #8
 800b898:	af00      	add	r7, sp, #0
 800b89a:	4603      	mov	r3, r0
 800b89c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800b89e:	79fb      	ldrb	r3, [r7, #7]
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d106      	bne.n	800b8b2 <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800b8a4:	4b08      	ldr	r3, [pc, #32]	@ (800b8c8 <OnNvmDataChange+0x34>)
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	2100      	movs	r1, #0
 800b8aa:	2002      	movs	r0, #2
 800b8ac:	f013 fec6 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800b8b0:	e005      	b.n	800b8be <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800b8b2:	4b06      	ldr	r3, [pc, #24]	@ (800b8cc <OnNvmDataChange+0x38>)
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	2100      	movs	r1, #0
 800b8b8:	2002      	movs	r0, #2
 800b8ba:	f013 febf 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 800b8be:	bf00      	nop
 800b8c0:	3708      	adds	r7, #8
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	bd80      	pop	{r7, pc}
 800b8c6:	bf00      	nop
 800b8c8:	080230d0 	.word	0x080230d0
 800b8cc:	080230e4 	.word	0x080230e4

0800b8d0 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b082      	sub	sp, #8
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
 800b8d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 800b8da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b8de:	4807      	ldr	r0, [pc, #28]	@ (800b8fc <OnStoreContextRequest+0x2c>)
 800b8e0:	f7f5 ffa8 	bl	8001834 <FLASH_IF_Erase>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d104      	bne.n	800b8f4 <OnStoreContextRequest+0x24>
  {
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800b8ea:	683a      	ldr	r2, [r7, #0]
 800b8ec:	6879      	ldr	r1, [r7, #4]
 800b8ee:	4803      	ldr	r0, [pc, #12]	@ (800b8fc <OnStoreContextRequest+0x2c>)
 800b8f0:	f7f5 ff50 	bl	8001794 <FLASH_IF_Write>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800b8f4:	bf00      	nop
 800b8f6:	3708      	adds	r7, #8
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	bd80      	pop	{r7, pc}
 800b8fc:	0803f000 	.word	0x0803f000

0800b900 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b082      	sub	sp, #8
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
 800b908:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800b90a:	683a      	ldr	r2, [r7, #0]
 800b90c:	4903      	ldr	r1, [pc, #12]	@ (800b91c <OnRestoreContextRequest+0x1c>)
 800b90e:	6878      	ldr	r0, [r7, #4]
 800b910:	f7f5 ff68 	bl	80017e4 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800b914:	bf00      	nop
 800b916:	3708      	adds	r7, #8
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}
 800b91c:	0803f000 	.word	0x0803f000

0800b920 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800b924:	4b1b      	ldr	r3, [pc, #108]	@ (800b994 <LoraInfo_Init+0x74>)
 800b926:	2200      	movs	r2, #0
 800b928:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800b92a:	4b1a      	ldr	r3, [pc, #104]	@ (800b994 <LoraInfo_Init+0x74>)
 800b92c:	2200      	movs	r2, #0
 800b92e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800b930:	4b18      	ldr	r3, [pc, #96]	@ (800b994 <LoraInfo_Init+0x74>)
 800b932:	2200      	movs	r2, #0
 800b934:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800b936:	4b17      	ldr	r3, [pc, #92]	@ (800b994 <LoraInfo_Init+0x74>)
 800b938:	2200      	movs	r2, #0
 800b93a:	60da      	str	r2, [r3, #12]

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
#endif /* REGION_AS923 */
#ifdef  REGION_AU915
  loraInfo.Region |= (1 << LORAMAC_REGION_AU915);
 800b93c:	4b15      	ldr	r3, [pc, #84]	@ (800b994 <LoraInfo_Init+0x74>)
 800b93e:	685b      	ldr	r3, [r3, #4]
 800b940:	f043 0302 	orr.w	r3, r3, #2
 800b944:	4a13      	ldr	r2, [pc, #76]	@ (800b994 <LoraInfo_Init+0x74>)
 800b946:	6053      	str	r3, [r2, #4]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 800b948:	4b12      	ldr	r3, [pc, #72]	@ (800b994 <LoraInfo_Init+0x74>)
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	f043 0320 	orr.w	r3, r3, #32
 800b950:	4a10      	ldr	r2, [pc, #64]	@ (800b994 <LoraInfo_Init+0x74>)
 800b952:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800b954:	4b0f      	ldr	r3, [pc, #60]	@ (800b994 <LoraInfo_Init+0x74>)
 800b956:	685b      	ldr	r3, [r3, #4]
 800b958:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b95c:	4a0d      	ldr	r2, [pc, #52]	@ (800b994 <LoraInfo_Init+0x74>)
 800b95e:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800b960:	4b0c      	ldr	r3, [pc, #48]	@ (800b994 <LoraInfo_Init+0x74>)
 800b962:	685b      	ldr	r3, [r3, #4]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d10d      	bne.n	800b984 <LoraInfo_Init+0x64>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800b968:	4b0b      	ldr	r3, [pc, #44]	@ (800b998 <LoraInfo_Init+0x78>)
 800b96a:	2200      	movs	r2, #0
 800b96c:	2100      	movs	r1, #0
 800b96e:	2000      	movs	r0, #0
 800b970:	f013 fe64 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800b974:	bf00      	nop
 800b976:	f013 fe4f 	bl	801f618 <UTIL_ADV_TRACE_IsBufferEmpty>
 800b97a:	4603      	mov	r3, r0
 800b97c:	2b01      	cmp	r3, #1
 800b97e:	d1fa      	bne.n	800b976 <LoraInfo_Init+0x56>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800b980:	bf00      	nop
 800b982:	e7fd      	b.n	800b980 <LoraInfo_Init+0x60>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800b984:	4b03      	ldr	r3, [pc, #12]	@ (800b994 <LoraInfo_Init+0x74>)
 800b986:	2200      	movs	r2, #0
 800b988:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800b98a:	4b02      	ldr	r3, [pc, #8]	@ (800b994 <LoraInfo_Init+0x74>)
 800b98c:	2201      	movs	r2, #1
 800b98e:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800b990:	bf00      	nop
 800b992:	bd80      	pop	{r7, pc}
 800b994:	200009fc 	.word	0x200009fc
 800b998:	080230f8 	.word	0x080230f8

0800b99c <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800b99c:	b480      	push	{r7}
 800b99e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800b9a0:	4b02      	ldr	r3, [pc, #8]	@ (800b9ac <LoraInfo_GetPtr+0x10>)
}
 800b9a2:	4618      	mov	r0, r3
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	bc80      	pop	{r7}
 800b9a8:	4770      	bx	lr
 800b9aa:	bf00      	nop
 800b9ac:	200009fc 	.word	0x200009fc

0800b9b0 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800b9b4:	f7f7 fe1d 	bl	80035f2 <BSP_RADIO_Init>
 800b9b8:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b082      	sub	sp, #8
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	4603      	mov	r3, r0
 800b9c6:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800b9c8:	79fb      	ldrb	r3, [r7, #7]
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f7f7 fe42 	bl	8003654 <BSP_RADIO_ConfigRFSwitch>
 800b9d0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	3708      	adds	r7, #8
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	bd80      	pop	{r7, pc}

0800b9da <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800b9da:	b580      	push	{r7, lr}
 800b9dc:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800b9de:	f7f7 fe87 	bl	80036f0 <BSP_RADIO_GetTxConfig>
 800b9e2:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	bd80      	pop	{r7, pc}

0800b9e8 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800b9ec:	f7f7 fe87 	bl	80036fe <BSP_RADIO_IsTCXO>
 800b9f0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	bd80      	pop	{r7, pc}

0800b9f6 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800b9f6:	b580      	push	{r7, lr}
 800b9f8:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800b9fa:	f7f7 fe87 	bl	800370c <BSP_RADIO_IsDCDC>
 800b9fe:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	bd80      	pop	{r7, pc}

0800ba04 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800ba0e:	79fb      	ldrb	r3, [r7, #7]
 800ba10:	4618      	mov	r0, r3
 800ba12:	f7f7 fe82 	bl	800371a <BSP_RADIO_GetRFOMaxPowerConfig>
 800ba16:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3708      	adds	r7, #8
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}

0800ba20 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b082      	sub	sp, #8
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	33f1      	adds	r3, #241	@ 0xf1
 800ba2c:	2210      	movs	r2, #16
 800ba2e:	2100      	movs	r1, #0
 800ba30:	4618      	mov	r0, r3
 800ba32:	f00f fae7 	bl	801b004 <memset1>
    ctx->M_n = 0;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	22f0      	movs	r2, #240	@ 0xf0
 800ba42:	2100      	movs	r1, #0
 800ba44:	4618      	mov	r0, r3
 800ba46:	f00f fadd 	bl	801b004 <memset1>
}
 800ba4a:	bf00      	nop
 800ba4c:	3708      	adds	r7, #8
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}

0800ba52 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800ba52:	b580      	push	{r7, lr}
 800ba54:	b082      	sub	sp, #8
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
 800ba5a:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	461a      	mov	r2, r3
 800ba60:	2110      	movs	r1, #16
 800ba62:	6838      	ldr	r0, [r7, #0]
 800ba64:	f000 fe5c 	bl	800c720 <lorawan_aes_set_key>
}
 800ba68:	bf00      	nop
 800ba6a:	3708      	adds	r7, #8
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}

0800ba70 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b08c      	sub	sp, #48	@ 0x30
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	60f8      	str	r0, [r7, #12]
 800ba78:	60b9      	str	r1, [r7, #8]
 800ba7a:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	f000 80a1 	beq.w	800bbca <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800ba8e:	f1c3 0310 	rsb	r3, r3, #16
 800ba92:	687a      	ldr	r2, [r7, #4]
 800ba94:	4293      	cmp	r3, r2
 800ba96:	bf28      	it	cs
 800ba98:	4613      	movcs	r3, r2
 800ba9a:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800baa8:	4413      	add	r3, r2
 800baaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800baac:	b292      	uxth	r2, r2
 800baae:	68b9      	ldr	r1, [r7, #8]
 800bab0:	4618      	mov	r0, r3
 800bab2:	f00f fa6c 	bl	801af8e <memcpy1>
        ctx->M_n += mlen;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800babc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800babe:	441a      	add	r2, r3
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bacc:	2b0f      	cmp	r3, #15
 800bace:	f240 808d 	bls.w	800bbec <AES_CMAC_Update+0x17c>
 800bad2:	687a      	ldr	r2, [r7, #4]
 800bad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad6:	429a      	cmp	r2, r3
 800bad8:	f000 8088 	beq.w	800bbec <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800badc:	2300      	movs	r3, #0
 800bade:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bae0:	e015      	b.n	800bb0e <AES_CMAC_Update+0x9e>
 800bae2:	68fa      	ldr	r2, [r7, #12]
 800bae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bae6:	4413      	add	r3, r2
 800bae8:	33f1      	adds	r3, #241	@ 0xf1
 800baea:	781a      	ldrb	r2, [r3, #0]
 800baec:	68f9      	ldr	r1, [r7, #12]
 800baee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baf0:	440b      	add	r3, r1
 800baf2:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800baf6:	781b      	ldrb	r3, [r3, #0]
 800baf8:	4053      	eors	r3, r2
 800bafa:	b2d9      	uxtb	r1, r3
 800bafc:	68fa      	ldr	r2, [r7, #12]
 800bafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb00:	4413      	add	r3, r2
 800bb02:	33f1      	adds	r3, #241	@ 0xf1
 800bb04:	460a      	mov	r2, r1
 800bb06:	701a      	strb	r2, [r3, #0]
 800bb08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bb0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb10:	2b0f      	cmp	r3, #15
 800bb12:	dde6      	ble.n	800bae2 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800bb1a:	f107 0314 	add.w	r3, r7, #20
 800bb1e:	2210      	movs	r2, #16
 800bb20:	4618      	mov	r0, r3
 800bb22:	f00f fa34 	bl	801af8e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800bb26:	68fa      	ldr	r2, [r7, #12]
 800bb28:	f107 0114 	add.w	r1, r7, #20
 800bb2c:	f107 0314 	add.w	r3, r7, #20
 800bb30:	4618      	mov	r0, r3
 800bb32:	f000 fed3 	bl	800c8dc <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	33f1      	adds	r3, #241	@ 0xf1
 800bb3a:	f107 0114 	add.w	r1, r7, #20
 800bb3e:	2210      	movs	r2, #16
 800bb40:	4618      	mov	r0, r3
 800bb42:	f00f fa24 	bl	801af8e <memcpy1>

        data += mlen;
 800bb46:	68ba      	ldr	r2, [r7, #8]
 800bb48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4a:	4413      	add	r3, r2
 800bb4c:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb52:	1ad3      	subs	r3, r2, r3
 800bb54:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800bb56:	e038      	b.n	800bbca <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800bb58:	2300      	movs	r3, #0
 800bb5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb5c:	e013      	b.n	800bb86 <AES_CMAC_Update+0x116>
 800bb5e:	68fa      	ldr	r2, [r7, #12]
 800bb60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb62:	4413      	add	r3, r2
 800bb64:	33f1      	adds	r3, #241	@ 0xf1
 800bb66:	781a      	ldrb	r2, [r3, #0]
 800bb68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb6a:	68b9      	ldr	r1, [r7, #8]
 800bb6c:	440b      	add	r3, r1
 800bb6e:	781b      	ldrb	r3, [r3, #0]
 800bb70:	4053      	eors	r3, r2
 800bb72:	b2d9      	uxtb	r1, r3
 800bb74:	68fa      	ldr	r2, [r7, #12]
 800bb76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb78:	4413      	add	r3, r2
 800bb7a:	33f1      	adds	r3, #241	@ 0xf1
 800bb7c:	460a      	mov	r2, r1
 800bb7e:	701a      	strb	r2, [r3, #0]
 800bb80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb82:	3301      	adds	r3, #1
 800bb84:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb88:	2b0f      	cmp	r3, #15
 800bb8a:	dde8      	ble.n	800bb5e <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800bb92:	f107 0314 	add.w	r3, r7, #20
 800bb96:	2210      	movs	r2, #16
 800bb98:	4618      	mov	r0, r3
 800bb9a:	f00f f9f8 	bl	801af8e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800bb9e:	68fa      	ldr	r2, [r7, #12]
 800bba0:	f107 0114 	add.w	r1, r7, #20
 800bba4:	f107 0314 	add.w	r3, r7, #20
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f000 fe97 	bl	800c8dc <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	33f1      	adds	r3, #241	@ 0xf1
 800bbb2:	f107 0114 	add.w	r1, r7, #20
 800bbb6:	2210      	movs	r2, #16
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f00f f9e8 	bl	801af8e <memcpy1>

        data += 16;
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	3310      	adds	r3, #16
 800bbc2:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	3b10      	subs	r3, #16
 800bbc8:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	2b10      	cmp	r3, #16
 800bbce:	d8c3      	bhi.n	800bb58 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800bbd6:	687a      	ldr	r2, [r7, #4]
 800bbd8:	b292      	uxth	r2, r2
 800bbda:	68b9      	ldr	r1, [r7, #8]
 800bbdc:	4618      	mov	r0, r3
 800bbde:	f00f f9d6 	bl	801af8e <memcpy1>
    ctx->M_n = len;
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	687a      	ldr	r2, [r7, #4]
 800bbe6:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800bbea:	e000      	b.n	800bbee <AES_CMAC_Update+0x17e>
            return;
 800bbec:	bf00      	nop
}
 800bbee:	3730      	adds	r7, #48	@ 0x30
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}

0800bbf4 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b092      	sub	sp, #72	@ 0x48
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
 800bbfc:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800bbfe:	f107 031c 	add.w	r3, r7, #28
 800bc02:	2210      	movs	r2, #16
 800bc04:	2100      	movs	r1, #0
 800bc06:	4618      	mov	r0, r3
 800bc08:	f00f f9fc 	bl	801b004 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800bc0c:	683a      	ldr	r2, [r7, #0]
 800bc0e:	f107 011c 	add.w	r1, r7, #28
 800bc12:	f107 031c 	add.w	r3, r7, #28
 800bc16:	4618      	mov	r0, r3
 800bc18:	f000 fe60 	bl	800c8dc <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800bc1c:	7f3b      	ldrb	r3, [r7, #28]
 800bc1e:	b25b      	sxtb	r3, r3
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	da30      	bge.n	800bc86 <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800bc24:	2300      	movs	r3, #0
 800bc26:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc28:	e01b      	b.n	800bc62 <AES_CMAC_Final+0x6e>
 800bc2a:	f107 021c 	add.w	r2, r7, #28
 800bc2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc30:	4413      	add	r3, r2
 800bc32:	781b      	ldrb	r3, [r3, #0]
 800bc34:	005b      	lsls	r3, r3, #1
 800bc36:	b25a      	sxtb	r2, r3
 800bc38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	3348      	adds	r3, #72	@ 0x48
 800bc3e:	443b      	add	r3, r7
 800bc40:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800bc44:	09db      	lsrs	r3, r3, #7
 800bc46:	b2db      	uxtb	r3, r3
 800bc48:	b25b      	sxtb	r3, r3
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	b25b      	sxtb	r3, r3
 800bc4e:	b2d9      	uxtb	r1, r3
 800bc50:	f107 021c 	add.w	r2, r7, #28
 800bc54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc56:	4413      	add	r3, r2
 800bc58:	460a      	mov	r2, r1
 800bc5a:	701a      	strb	r2, [r3, #0]
 800bc5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc5e:	3301      	adds	r3, #1
 800bc60:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc64:	2b0e      	cmp	r3, #14
 800bc66:	dde0      	ble.n	800bc2a <AES_CMAC_Final+0x36>
 800bc68:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bc6c:	005b      	lsls	r3, r3, #1
 800bc6e:	b2db      	uxtb	r3, r3
 800bc70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800bc74:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bc78:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800bc7c:	43db      	mvns	r3, r3
 800bc7e:	b2db      	uxtb	r3, r3
 800bc80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc84:	e027      	b.n	800bcd6 <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800bc86:	2300      	movs	r3, #0
 800bc88:	643b      	str	r3, [r7, #64]	@ 0x40
 800bc8a:	e01b      	b.n	800bcc4 <AES_CMAC_Final+0xd0>
 800bc8c:	f107 021c 	add.w	r2, r7, #28
 800bc90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc92:	4413      	add	r3, r2
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	005b      	lsls	r3, r3, #1
 800bc98:	b25a      	sxtb	r2, r3
 800bc9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc9c:	3301      	adds	r3, #1
 800bc9e:	3348      	adds	r3, #72	@ 0x48
 800bca0:	443b      	add	r3, r7
 800bca2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800bca6:	09db      	lsrs	r3, r3, #7
 800bca8:	b2db      	uxtb	r3, r3
 800bcaa:	b25b      	sxtb	r3, r3
 800bcac:	4313      	orrs	r3, r2
 800bcae:	b25b      	sxtb	r3, r3
 800bcb0:	b2d9      	uxtb	r1, r3
 800bcb2:	f107 021c 	add.w	r2, r7, #28
 800bcb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcb8:	4413      	add	r3, r2
 800bcba:	460a      	mov	r2, r1
 800bcbc:	701a      	strb	r2, [r3, #0]
 800bcbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcc0:	3301      	adds	r3, #1
 800bcc2:	643b      	str	r3, [r7, #64]	@ 0x40
 800bcc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcc6:	2b0e      	cmp	r3, #14
 800bcc8:	dde0      	ble.n	800bc8c <AES_CMAC_Final+0x98>
 800bcca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bcce:	005b      	lsls	r3, r3, #1
 800bcd0:	b2db      	uxtb	r3, r3
 800bcd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bcdc:	2b10      	cmp	r3, #16
 800bcde:	d11d      	bne.n	800bd1c <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800bce0:	2300      	movs	r3, #0
 800bce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bce4:	e016      	b.n	800bd14 <AES_CMAC_Final+0x120>
 800bce6:	683a      	ldr	r2, [r7, #0]
 800bce8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcea:	4413      	add	r3, r2
 800bcec:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800bcf0:	781a      	ldrb	r2, [r3, #0]
 800bcf2:	f107 011c 	add.w	r1, r7, #28
 800bcf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcf8:	440b      	add	r3, r1
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	4053      	eors	r3, r2
 800bcfe:	b2d9      	uxtb	r1, r3
 800bd00:	683a      	ldr	r2, [r7, #0]
 800bd02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd04:	4413      	add	r3, r2
 800bd06:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800bd0a:	460a      	mov	r2, r1
 800bd0c:	701a      	strb	r2, [r3, #0]
 800bd0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd10:	3301      	adds	r3, #1
 800bd12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd16:	2b0f      	cmp	r3, #15
 800bd18:	dde5      	ble.n	800bce6 <AES_CMAC_Final+0xf2>
 800bd1a:	e096      	b.n	800be4a <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800bd1c:	7f3b      	ldrb	r3, [r7, #28]
 800bd1e:	b25b      	sxtb	r3, r3
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	da30      	bge.n	800bd86 <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800bd24:	2300      	movs	r3, #0
 800bd26:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bd28:	e01b      	b.n	800bd62 <AES_CMAC_Final+0x16e>
 800bd2a:	f107 021c 	add.w	r2, r7, #28
 800bd2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd30:	4413      	add	r3, r2
 800bd32:	781b      	ldrb	r3, [r3, #0]
 800bd34:	005b      	lsls	r3, r3, #1
 800bd36:	b25a      	sxtb	r2, r3
 800bd38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd3a:	3301      	adds	r3, #1
 800bd3c:	3348      	adds	r3, #72	@ 0x48
 800bd3e:	443b      	add	r3, r7
 800bd40:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800bd44:	09db      	lsrs	r3, r3, #7
 800bd46:	b2db      	uxtb	r3, r3
 800bd48:	b25b      	sxtb	r3, r3
 800bd4a:	4313      	orrs	r3, r2
 800bd4c:	b25b      	sxtb	r3, r3
 800bd4e:	b2d9      	uxtb	r1, r3
 800bd50:	f107 021c 	add.w	r2, r7, #28
 800bd54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd56:	4413      	add	r3, r2
 800bd58:	460a      	mov	r2, r1
 800bd5a:	701a      	strb	r2, [r3, #0]
 800bd5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd5e:	3301      	adds	r3, #1
 800bd60:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bd62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd64:	2b0e      	cmp	r3, #14
 800bd66:	dde0      	ble.n	800bd2a <AES_CMAC_Final+0x136>
 800bd68:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bd6c:	005b      	lsls	r3, r3, #1
 800bd6e:	b2db      	uxtb	r3, r3
 800bd70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800bd74:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bd78:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800bd7c:	43db      	mvns	r3, r3
 800bd7e:	b2db      	uxtb	r3, r3
 800bd80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd84:	e027      	b.n	800bdd6 <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800bd86:	2300      	movs	r3, #0
 800bd88:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd8a:	e01b      	b.n	800bdc4 <AES_CMAC_Final+0x1d0>
 800bd8c:	f107 021c 	add.w	r2, r7, #28
 800bd90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd92:	4413      	add	r3, r2
 800bd94:	781b      	ldrb	r3, [r3, #0]
 800bd96:	005b      	lsls	r3, r3, #1
 800bd98:	b25a      	sxtb	r2, r3
 800bd9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd9c:	3301      	adds	r3, #1
 800bd9e:	3348      	adds	r3, #72	@ 0x48
 800bda0:	443b      	add	r3, r7
 800bda2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800bda6:	09db      	lsrs	r3, r3, #7
 800bda8:	b2db      	uxtb	r3, r3
 800bdaa:	b25b      	sxtb	r3, r3
 800bdac:	4313      	orrs	r3, r2
 800bdae:	b25b      	sxtb	r3, r3
 800bdb0:	b2d9      	uxtb	r1, r3
 800bdb2:	f107 021c 	add.w	r2, r7, #28
 800bdb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdb8:	4413      	add	r3, r2
 800bdba:	460a      	mov	r2, r1
 800bdbc:	701a      	strb	r2, [r3, #0]
 800bdbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdc6:	2b0e      	cmp	r3, #14
 800bdc8:	dde0      	ble.n	800bd8c <AES_CMAC_Final+0x198>
 800bdca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bdce:	005b      	lsls	r3, r3, #1
 800bdd0:	b2db      	uxtb	r3, r3
 800bdd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bddc:	683a      	ldr	r2, [r7, #0]
 800bdde:	4413      	add	r3, r2
 800bde0:	2280      	movs	r2, #128	@ 0x80
 800bde2:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800bde6:	e007      	b.n	800bdf8 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bdee:	683a      	ldr	r2, [r7, #0]
 800bdf0:	4413      	add	r3, r2
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800bdf8:	683b      	ldr	r3, [r7, #0]
 800bdfa:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bdfe:	1c5a      	adds	r2, r3, #1
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800be0c:	2b0f      	cmp	r3, #15
 800be0e:	d9eb      	bls.n	800bde8 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800be10:	2300      	movs	r3, #0
 800be12:	633b      	str	r3, [r7, #48]	@ 0x30
 800be14:	e016      	b.n	800be44 <AES_CMAC_Final+0x250>
 800be16:	683a      	ldr	r2, [r7, #0]
 800be18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be1a:	4413      	add	r3, r2
 800be1c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800be20:	781a      	ldrb	r2, [r3, #0]
 800be22:	f107 011c 	add.w	r1, r7, #28
 800be26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be28:	440b      	add	r3, r1
 800be2a:	781b      	ldrb	r3, [r3, #0]
 800be2c:	4053      	eors	r3, r2
 800be2e:	b2d9      	uxtb	r1, r3
 800be30:	683a      	ldr	r2, [r7, #0]
 800be32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be34:	4413      	add	r3, r2
 800be36:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800be3a:	460a      	mov	r2, r1
 800be3c:	701a      	strb	r2, [r3, #0]
 800be3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be40:	3301      	adds	r3, #1
 800be42:	633b      	str	r3, [r7, #48]	@ 0x30
 800be44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be46:	2b0f      	cmp	r3, #15
 800be48:	dde5      	ble.n	800be16 <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800be4a:	2300      	movs	r3, #0
 800be4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be4e:	e015      	b.n	800be7c <AES_CMAC_Final+0x288>
 800be50:	683a      	ldr	r2, [r7, #0]
 800be52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be54:	4413      	add	r3, r2
 800be56:	33f1      	adds	r3, #241	@ 0xf1
 800be58:	781a      	ldrb	r2, [r3, #0]
 800be5a:	6839      	ldr	r1, [r7, #0]
 800be5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be5e:	440b      	add	r3, r1
 800be60:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800be64:	781b      	ldrb	r3, [r3, #0]
 800be66:	4053      	eors	r3, r2
 800be68:	b2d9      	uxtb	r1, r3
 800be6a:	683a      	ldr	r2, [r7, #0]
 800be6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be6e:	4413      	add	r3, r2
 800be70:	33f1      	adds	r3, #241	@ 0xf1
 800be72:	460a      	mov	r2, r1
 800be74:	701a      	strb	r2, [r3, #0]
 800be76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be78:	3301      	adds	r3, #1
 800be7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be7e:	2b0f      	cmp	r3, #15
 800be80:	dde6      	ble.n	800be50 <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800be88:	f107 030c 	add.w	r3, r7, #12
 800be8c:	2210      	movs	r2, #16
 800be8e:	4618      	mov	r0, r3
 800be90:	f00f f87d 	bl	801af8e <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800be94:	683a      	ldr	r2, [r7, #0]
 800be96:	f107 030c 	add.w	r3, r7, #12
 800be9a:	6879      	ldr	r1, [r7, #4]
 800be9c:	4618      	mov	r0, r3
 800be9e:	f000 fd1d 	bl	800c8dc <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800bea2:	f107 031c 	add.w	r3, r7, #28
 800bea6:	2210      	movs	r2, #16
 800bea8:	2100      	movs	r1, #0
 800beaa:	4618      	mov	r0, r3
 800beac:	f00f f8aa 	bl	801b004 <memset1>
}
 800beb0:	bf00      	nop
 800beb2:	3748      	adds	r7, #72	@ 0x48
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}

0800beb8 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800beb8:	b480      	push	{r7}
 800beba:	b083      	sub	sp, #12
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
 800bec0:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	781a      	ldrb	r2, [r3, #0]
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	3301      	adds	r3, #1
 800bece:	683a      	ldr	r2, [r7, #0]
 800bed0:	7852      	ldrb	r2, [r2, #1]
 800bed2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	3302      	adds	r3, #2
 800bed8:	683a      	ldr	r2, [r7, #0]
 800beda:	7892      	ldrb	r2, [r2, #2]
 800bedc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	3303      	adds	r3, #3
 800bee2:	683a      	ldr	r2, [r7, #0]
 800bee4:	78d2      	ldrb	r2, [r2, #3]
 800bee6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	3304      	adds	r3, #4
 800beec:	683a      	ldr	r2, [r7, #0]
 800beee:	7912      	ldrb	r2, [r2, #4]
 800bef0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	3305      	adds	r3, #5
 800bef6:	683a      	ldr	r2, [r7, #0]
 800bef8:	7952      	ldrb	r2, [r2, #5]
 800befa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	3306      	adds	r3, #6
 800bf00:	683a      	ldr	r2, [r7, #0]
 800bf02:	7992      	ldrb	r2, [r2, #6]
 800bf04:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	3307      	adds	r3, #7
 800bf0a:	683a      	ldr	r2, [r7, #0]
 800bf0c:	79d2      	ldrb	r2, [r2, #7]
 800bf0e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	3308      	adds	r3, #8
 800bf14:	683a      	ldr	r2, [r7, #0]
 800bf16:	7a12      	ldrb	r2, [r2, #8]
 800bf18:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	3309      	adds	r3, #9
 800bf1e:	683a      	ldr	r2, [r7, #0]
 800bf20:	7a52      	ldrb	r2, [r2, #9]
 800bf22:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	330a      	adds	r3, #10
 800bf28:	683a      	ldr	r2, [r7, #0]
 800bf2a:	7a92      	ldrb	r2, [r2, #10]
 800bf2c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	330b      	adds	r3, #11
 800bf32:	683a      	ldr	r2, [r7, #0]
 800bf34:	7ad2      	ldrb	r2, [r2, #11]
 800bf36:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	330c      	adds	r3, #12
 800bf3c:	683a      	ldr	r2, [r7, #0]
 800bf3e:	7b12      	ldrb	r2, [r2, #12]
 800bf40:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	330d      	adds	r3, #13
 800bf46:	683a      	ldr	r2, [r7, #0]
 800bf48:	7b52      	ldrb	r2, [r2, #13]
 800bf4a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	330e      	adds	r3, #14
 800bf50:	683a      	ldr	r2, [r7, #0]
 800bf52:	7b92      	ldrb	r2, [r2, #14]
 800bf54:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	330f      	adds	r3, #15
 800bf5a:	683a      	ldr	r2, [r7, #0]
 800bf5c:	7bd2      	ldrb	r2, [r2, #15]
 800bf5e:	701a      	strb	r2, [r3, #0]
#endif
}
 800bf60:	bf00      	nop
 800bf62:	370c      	adds	r7, #12
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bc80      	pop	{r7}
 800bf68:	4770      	bx	lr

0800bf6a <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800bf6a:	b480      	push	{r7}
 800bf6c:	b085      	sub	sp, #20
 800bf6e:	af00      	add	r7, sp, #0
 800bf70:	60f8      	str	r0, [r7, #12]
 800bf72:	60b9      	str	r1, [r7, #8]
 800bf74:	4613      	mov	r3, r2
 800bf76:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800bf78:	e007      	b.n	800bf8a <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800bf7a:	68ba      	ldr	r2, [r7, #8]
 800bf7c:	1c53      	adds	r3, r2, #1
 800bf7e:	60bb      	str	r3, [r7, #8]
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	1c59      	adds	r1, r3, #1
 800bf84:	60f9      	str	r1, [r7, #12]
 800bf86:	7812      	ldrb	r2, [r2, #0]
 800bf88:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800bf8a:	79fb      	ldrb	r3, [r7, #7]
 800bf8c:	1e5a      	subs	r2, r3, #1
 800bf8e:	71fa      	strb	r2, [r7, #7]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d1f2      	bne.n	800bf7a <copy_block_nn+0x10>
}
 800bf94:	bf00      	nop
 800bf96:	bf00      	nop
 800bf98:	3714      	adds	r7, #20
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bc80      	pop	{r7}
 800bf9e:	4770      	bx	lr

0800bfa0 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800bfa0:	b480      	push	{r7}
 800bfa2:	b083      	sub	sp, #12
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
 800bfa8:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	781a      	ldrb	r2, [r3, #0]
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	781b      	ldrb	r3, [r3, #0]
 800bfb2:	4053      	eors	r3, r2
 800bfb4:	b2da      	uxtb	r2, r3
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	3301      	adds	r3, #1
 800bfbe:	7819      	ldrb	r1, [r3, #0]
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	3301      	adds	r3, #1
 800bfc4:	781a      	ldrb	r2, [r3, #0]
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	3301      	adds	r3, #1
 800bfca:	404a      	eors	r2, r1
 800bfcc:	b2d2      	uxtb	r2, r2
 800bfce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	3302      	adds	r3, #2
 800bfd4:	7819      	ldrb	r1, [r3, #0]
 800bfd6:	683b      	ldr	r3, [r7, #0]
 800bfd8:	3302      	adds	r3, #2
 800bfda:	781a      	ldrb	r2, [r3, #0]
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	3302      	adds	r3, #2
 800bfe0:	404a      	eors	r2, r1
 800bfe2:	b2d2      	uxtb	r2, r2
 800bfe4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	3303      	adds	r3, #3
 800bfea:	7819      	ldrb	r1, [r3, #0]
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	3303      	adds	r3, #3
 800bff0:	781a      	ldrb	r2, [r3, #0]
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	3303      	adds	r3, #3
 800bff6:	404a      	eors	r2, r1
 800bff8:	b2d2      	uxtb	r2, r2
 800bffa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	3304      	adds	r3, #4
 800c000:	7819      	ldrb	r1, [r3, #0]
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	3304      	adds	r3, #4
 800c006:	781a      	ldrb	r2, [r3, #0]
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	3304      	adds	r3, #4
 800c00c:	404a      	eors	r2, r1
 800c00e:	b2d2      	uxtb	r2, r2
 800c010:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	3305      	adds	r3, #5
 800c016:	7819      	ldrb	r1, [r3, #0]
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	3305      	adds	r3, #5
 800c01c:	781a      	ldrb	r2, [r3, #0]
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	3305      	adds	r3, #5
 800c022:	404a      	eors	r2, r1
 800c024:	b2d2      	uxtb	r2, r2
 800c026:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	3306      	adds	r3, #6
 800c02c:	7819      	ldrb	r1, [r3, #0]
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	3306      	adds	r3, #6
 800c032:	781a      	ldrb	r2, [r3, #0]
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	3306      	adds	r3, #6
 800c038:	404a      	eors	r2, r1
 800c03a:	b2d2      	uxtb	r2, r2
 800c03c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	3307      	adds	r3, #7
 800c042:	7819      	ldrb	r1, [r3, #0]
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	3307      	adds	r3, #7
 800c048:	781a      	ldrb	r2, [r3, #0]
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	3307      	adds	r3, #7
 800c04e:	404a      	eors	r2, r1
 800c050:	b2d2      	uxtb	r2, r2
 800c052:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	3308      	adds	r3, #8
 800c058:	7819      	ldrb	r1, [r3, #0]
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	3308      	adds	r3, #8
 800c05e:	781a      	ldrb	r2, [r3, #0]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	3308      	adds	r3, #8
 800c064:	404a      	eors	r2, r1
 800c066:	b2d2      	uxtb	r2, r2
 800c068:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	3309      	adds	r3, #9
 800c06e:	7819      	ldrb	r1, [r3, #0]
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	3309      	adds	r3, #9
 800c074:	781a      	ldrb	r2, [r3, #0]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	3309      	adds	r3, #9
 800c07a:	404a      	eors	r2, r1
 800c07c:	b2d2      	uxtb	r2, r2
 800c07e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	330a      	adds	r3, #10
 800c084:	7819      	ldrb	r1, [r3, #0]
 800c086:	683b      	ldr	r3, [r7, #0]
 800c088:	330a      	adds	r3, #10
 800c08a:	781a      	ldrb	r2, [r3, #0]
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	330a      	adds	r3, #10
 800c090:	404a      	eors	r2, r1
 800c092:	b2d2      	uxtb	r2, r2
 800c094:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	330b      	adds	r3, #11
 800c09a:	7819      	ldrb	r1, [r3, #0]
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	330b      	adds	r3, #11
 800c0a0:	781a      	ldrb	r2, [r3, #0]
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	330b      	adds	r3, #11
 800c0a6:	404a      	eors	r2, r1
 800c0a8:	b2d2      	uxtb	r2, r2
 800c0aa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	330c      	adds	r3, #12
 800c0b0:	7819      	ldrb	r1, [r3, #0]
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	330c      	adds	r3, #12
 800c0b6:	781a      	ldrb	r2, [r3, #0]
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	330c      	adds	r3, #12
 800c0bc:	404a      	eors	r2, r1
 800c0be:	b2d2      	uxtb	r2, r2
 800c0c0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	330d      	adds	r3, #13
 800c0c6:	7819      	ldrb	r1, [r3, #0]
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	330d      	adds	r3, #13
 800c0cc:	781a      	ldrb	r2, [r3, #0]
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	330d      	adds	r3, #13
 800c0d2:	404a      	eors	r2, r1
 800c0d4:	b2d2      	uxtb	r2, r2
 800c0d6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	330e      	adds	r3, #14
 800c0dc:	7819      	ldrb	r1, [r3, #0]
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	330e      	adds	r3, #14
 800c0e2:	781a      	ldrb	r2, [r3, #0]
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	330e      	adds	r3, #14
 800c0e8:	404a      	eors	r2, r1
 800c0ea:	b2d2      	uxtb	r2, r2
 800c0ec:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	330f      	adds	r3, #15
 800c0f2:	7819      	ldrb	r1, [r3, #0]
 800c0f4:	683b      	ldr	r3, [r7, #0]
 800c0f6:	330f      	adds	r3, #15
 800c0f8:	781a      	ldrb	r2, [r3, #0]
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	330f      	adds	r3, #15
 800c0fe:	404a      	eors	r2, r1
 800c100:	b2d2      	uxtb	r2, r2
 800c102:	701a      	strb	r2, [r3, #0]
#endif
}
 800c104:	bf00      	nop
 800c106:	370c      	adds	r7, #12
 800c108:	46bd      	mov	sp, r7
 800c10a:	bc80      	pop	{r7}
 800c10c:	4770      	bx	lr

0800c10e <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800c10e:	b480      	push	{r7}
 800c110:	b085      	sub	sp, #20
 800c112:	af00      	add	r7, sp, #0
 800c114:	60f8      	str	r0, [r7, #12]
 800c116:	60b9      	str	r1, [r7, #8]
 800c118:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800c11a:	68bb      	ldr	r3, [r7, #8]
 800c11c:	781a      	ldrb	r2, [r3, #0]
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	4053      	eors	r3, r2
 800c124:	b2da      	uxtb	r2, r3
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800c12a:	68bb      	ldr	r3, [r7, #8]
 800c12c:	3301      	adds	r3, #1
 800c12e:	7819      	ldrb	r1, [r3, #0]
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	3301      	adds	r3, #1
 800c134:	781a      	ldrb	r2, [r3, #0]
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	3301      	adds	r3, #1
 800c13a:	404a      	eors	r2, r1
 800c13c:	b2d2      	uxtb	r2, r2
 800c13e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	3302      	adds	r3, #2
 800c144:	7819      	ldrb	r1, [r3, #0]
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	3302      	adds	r3, #2
 800c14a:	781a      	ldrb	r2, [r3, #0]
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	3302      	adds	r3, #2
 800c150:	404a      	eors	r2, r1
 800c152:	b2d2      	uxtb	r2, r2
 800c154:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	3303      	adds	r3, #3
 800c15a:	7819      	ldrb	r1, [r3, #0]
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	3303      	adds	r3, #3
 800c160:	781a      	ldrb	r2, [r3, #0]
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	3303      	adds	r3, #3
 800c166:	404a      	eors	r2, r1
 800c168:	b2d2      	uxtb	r2, r2
 800c16a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800c16c:	68bb      	ldr	r3, [r7, #8]
 800c16e:	3304      	adds	r3, #4
 800c170:	7819      	ldrb	r1, [r3, #0]
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	3304      	adds	r3, #4
 800c176:	781a      	ldrb	r2, [r3, #0]
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	3304      	adds	r3, #4
 800c17c:	404a      	eors	r2, r1
 800c17e:	b2d2      	uxtb	r2, r2
 800c180:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800c182:	68bb      	ldr	r3, [r7, #8]
 800c184:	3305      	adds	r3, #5
 800c186:	7819      	ldrb	r1, [r3, #0]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	3305      	adds	r3, #5
 800c18c:	781a      	ldrb	r2, [r3, #0]
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	3305      	adds	r3, #5
 800c192:	404a      	eors	r2, r1
 800c194:	b2d2      	uxtb	r2, r2
 800c196:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	3306      	adds	r3, #6
 800c19c:	7819      	ldrb	r1, [r3, #0]
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	3306      	adds	r3, #6
 800c1a2:	781a      	ldrb	r2, [r3, #0]
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	3306      	adds	r3, #6
 800c1a8:	404a      	eors	r2, r1
 800c1aa:	b2d2      	uxtb	r2, r2
 800c1ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	3307      	adds	r3, #7
 800c1b2:	7819      	ldrb	r1, [r3, #0]
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	3307      	adds	r3, #7
 800c1b8:	781a      	ldrb	r2, [r3, #0]
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	3307      	adds	r3, #7
 800c1be:	404a      	eors	r2, r1
 800c1c0:	b2d2      	uxtb	r2, r2
 800c1c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	3308      	adds	r3, #8
 800c1c8:	7819      	ldrb	r1, [r3, #0]
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	3308      	adds	r3, #8
 800c1ce:	781a      	ldrb	r2, [r3, #0]
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	3308      	adds	r3, #8
 800c1d4:	404a      	eors	r2, r1
 800c1d6:	b2d2      	uxtb	r2, r2
 800c1d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	3309      	adds	r3, #9
 800c1de:	7819      	ldrb	r1, [r3, #0]
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	3309      	adds	r3, #9
 800c1e4:	781a      	ldrb	r2, [r3, #0]
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	3309      	adds	r3, #9
 800c1ea:	404a      	eors	r2, r1
 800c1ec:	b2d2      	uxtb	r2, r2
 800c1ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	330a      	adds	r3, #10
 800c1f4:	7819      	ldrb	r1, [r3, #0]
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	330a      	adds	r3, #10
 800c1fa:	781a      	ldrb	r2, [r3, #0]
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	330a      	adds	r3, #10
 800c200:	404a      	eors	r2, r1
 800c202:	b2d2      	uxtb	r2, r2
 800c204:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800c206:	68bb      	ldr	r3, [r7, #8]
 800c208:	330b      	adds	r3, #11
 800c20a:	7819      	ldrb	r1, [r3, #0]
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	330b      	adds	r3, #11
 800c210:	781a      	ldrb	r2, [r3, #0]
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	330b      	adds	r3, #11
 800c216:	404a      	eors	r2, r1
 800c218:	b2d2      	uxtb	r2, r2
 800c21a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800c21c:	68bb      	ldr	r3, [r7, #8]
 800c21e:	330c      	adds	r3, #12
 800c220:	7819      	ldrb	r1, [r3, #0]
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	330c      	adds	r3, #12
 800c226:	781a      	ldrb	r2, [r3, #0]
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	330c      	adds	r3, #12
 800c22c:	404a      	eors	r2, r1
 800c22e:	b2d2      	uxtb	r2, r2
 800c230:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	330d      	adds	r3, #13
 800c236:	7819      	ldrb	r1, [r3, #0]
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	330d      	adds	r3, #13
 800c23c:	781a      	ldrb	r2, [r3, #0]
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	330d      	adds	r3, #13
 800c242:	404a      	eors	r2, r1
 800c244:	b2d2      	uxtb	r2, r2
 800c246:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	330e      	adds	r3, #14
 800c24c:	7819      	ldrb	r1, [r3, #0]
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	330e      	adds	r3, #14
 800c252:	781a      	ldrb	r2, [r3, #0]
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	330e      	adds	r3, #14
 800c258:	404a      	eors	r2, r1
 800c25a:	b2d2      	uxtb	r2, r2
 800c25c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800c25e:	68bb      	ldr	r3, [r7, #8]
 800c260:	330f      	adds	r3, #15
 800c262:	7819      	ldrb	r1, [r3, #0]
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	330f      	adds	r3, #15
 800c268:	781a      	ldrb	r2, [r3, #0]
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	330f      	adds	r3, #15
 800c26e:	404a      	eors	r2, r1
 800c270:	b2d2      	uxtb	r2, r2
 800c272:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800c274:	bf00      	nop
 800c276:	3714      	adds	r7, #20
 800c278:	46bd      	mov	sp, r7
 800c27a:	bc80      	pop	{r7}
 800c27c:	4770      	bx	lr

0800c27e <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800c27e:	b580      	push	{r7, lr}
 800c280:	b082      	sub	sp, #8
 800c282:	af00      	add	r7, sp, #0
 800c284:	6078      	str	r0, [r7, #4]
 800c286:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800c288:	6839      	ldr	r1, [r7, #0]
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f7ff fe88 	bl	800bfa0 <xor_block>
}
 800c290:	bf00      	nop
 800c292:	3708      	adds	r7, #8
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}

0800c298 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800c298:	b480      	push	{r7}
 800c29a:	b085      	sub	sp, #20
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	781b      	ldrb	r3, [r3, #0]
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	4b48      	ldr	r3, [pc, #288]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c2a8:	5c9a      	ldrb	r2, [r3, r2]
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	701a      	strb	r2, [r3, #0]
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	3304      	adds	r3, #4
 800c2b2:	781b      	ldrb	r3, [r3, #0]
 800c2b4:	4619      	mov	r1, r3
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	3304      	adds	r3, #4
 800c2ba:	4a43      	ldr	r2, [pc, #268]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c2bc:	5c52      	ldrb	r2, [r2, r1]
 800c2be:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	3308      	adds	r3, #8
 800c2c4:	781b      	ldrb	r3, [r3, #0]
 800c2c6:	4619      	mov	r1, r3
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	3308      	adds	r3, #8
 800c2cc:	4a3e      	ldr	r2, [pc, #248]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c2ce:	5c52      	ldrb	r2, [r2, r1]
 800c2d0:	701a      	strb	r2, [r3, #0]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	330c      	adds	r3, #12
 800c2d6:	781b      	ldrb	r3, [r3, #0]
 800c2d8:	4619      	mov	r1, r3
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	330c      	adds	r3, #12
 800c2de:	4a3a      	ldr	r2, [pc, #232]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c2e0:	5c52      	ldrb	r2, [r2, r1]
 800c2e2:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	785b      	ldrb	r3, [r3, #1]
 800c2e8:	73fb      	strb	r3, [r7, #15]
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	3305      	adds	r3, #5
 800c2ee:	781b      	ldrb	r3, [r3, #0]
 800c2f0:	4619      	mov	r1, r3
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	4a34      	ldr	r2, [pc, #208]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c2f8:	5c52      	ldrb	r2, [r2, r1]
 800c2fa:	701a      	strb	r2, [r3, #0]
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	3309      	adds	r3, #9
 800c300:	781b      	ldrb	r3, [r3, #0]
 800c302:	4619      	mov	r1, r3
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	3305      	adds	r3, #5
 800c308:	4a2f      	ldr	r2, [pc, #188]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c30a:	5c52      	ldrb	r2, [r2, r1]
 800c30c:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	330d      	adds	r3, #13
 800c312:	781b      	ldrb	r3, [r3, #0]
 800c314:	4619      	mov	r1, r3
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	3309      	adds	r3, #9
 800c31a:	4a2b      	ldr	r2, [pc, #172]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c31c:	5c52      	ldrb	r2, [r2, r1]
 800c31e:	701a      	strb	r2, [r3, #0]
 800c320:	7bfa      	ldrb	r2, [r7, #15]
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	330d      	adds	r3, #13
 800c326:	4928      	ldr	r1, [pc, #160]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c328:	5c8a      	ldrb	r2, [r1, r2]
 800c32a:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	789b      	ldrb	r3, [r3, #2]
 800c330:	73fb      	strb	r3, [r7, #15]
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	330a      	adds	r3, #10
 800c336:	781b      	ldrb	r3, [r3, #0]
 800c338:	4619      	mov	r1, r3
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	3302      	adds	r3, #2
 800c33e:	4a22      	ldr	r2, [pc, #136]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c340:	5c52      	ldrb	r2, [r2, r1]
 800c342:	701a      	strb	r2, [r3, #0]
 800c344:	7bfa      	ldrb	r2, [r7, #15]
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	330a      	adds	r3, #10
 800c34a:	491f      	ldr	r1, [pc, #124]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c34c:	5c8a      	ldrb	r2, [r1, r2]
 800c34e:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	799b      	ldrb	r3, [r3, #6]
 800c354:	73fb      	strb	r3, [r7, #15]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	330e      	adds	r3, #14
 800c35a:	781b      	ldrb	r3, [r3, #0]
 800c35c:	4619      	mov	r1, r3
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	3306      	adds	r3, #6
 800c362:	4a19      	ldr	r2, [pc, #100]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c364:	5c52      	ldrb	r2, [r2, r1]
 800c366:	701a      	strb	r2, [r3, #0]
 800c368:	7bfa      	ldrb	r2, [r7, #15]
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	330e      	adds	r3, #14
 800c36e:	4916      	ldr	r1, [pc, #88]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c370:	5c8a      	ldrb	r2, [r1, r2]
 800c372:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	7bdb      	ldrb	r3, [r3, #15]
 800c378:	73fb      	strb	r3, [r7, #15]
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	330b      	adds	r3, #11
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	4619      	mov	r1, r3
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	330f      	adds	r3, #15
 800c386:	4a10      	ldr	r2, [pc, #64]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c388:	5c52      	ldrb	r2, [r2, r1]
 800c38a:	701a      	strb	r2, [r3, #0]
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	3307      	adds	r3, #7
 800c390:	781b      	ldrb	r3, [r3, #0]
 800c392:	4619      	mov	r1, r3
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	330b      	adds	r3, #11
 800c398:	4a0b      	ldr	r2, [pc, #44]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c39a:	5c52      	ldrb	r2, [r2, r1]
 800c39c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	3303      	adds	r3, #3
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	4619      	mov	r1, r3
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	3307      	adds	r3, #7
 800c3aa:	4a07      	ldr	r2, [pc, #28]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c3ac:	5c52      	ldrb	r2, [r2, r1]
 800c3ae:	701a      	strb	r2, [r3, #0]
 800c3b0:	7bfa      	ldrb	r2, [r7, #15]
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	3303      	adds	r3, #3
 800c3b6:	4904      	ldr	r1, [pc, #16]	@ (800c3c8 <shift_sub_rows+0x130>)
 800c3b8:	5c8a      	ldrb	r2, [r1, r2]
 800c3ba:	701a      	strb	r2, [r3, #0]
}
 800c3bc:	bf00      	nop
 800c3be:	3714      	adds	r7, #20
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bc80      	pop	{r7}
 800c3c4:	4770      	bx	lr
 800c3c6:	bf00      	nop
 800c3c8:	08023670 	.word	0x08023670

0800c3cc <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b086      	sub	sp, #24
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800c3d4:	f107 0308 	add.w	r3, r7, #8
 800c3d8:	6879      	ldr	r1, [r7, #4]
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7ff fd6c 	bl	800beb8 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800c3e0:	7a3b      	ldrb	r3, [r7, #8]
 800c3e2:	461a      	mov	r2, r3
 800c3e4:	4b9a      	ldr	r3, [pc, #616]	@ (800c650 <mix_sub_columns+0x284>)
 800c3e6:	5c9a      	ldrb	r2, [r3, r2]
 800c3e8:	7b7b      	ldrb	r3, [r7, #13]
 800c3ea:	4619      	mov	r1, r3
 800c3ec:	4b99      	ldr	r3, [pc, #612]	@ (800c654 <mix_sub_columns+0x288>)
 800c3ee:	5c5b      	ldrb	r3, [r3, r1]
 800c3f0:	4053      	eors	r3, r2
 800c3f2:	b2da      	uxtb	r2, r3
 800c3f4:	7cbb      	ldrb	r3, [r7, #18]
 800c3f6:	4619      	mov	r1, r3
 800c3f8:	4b97      	ldr	r3, [pc, #604]	@ (800c658 <mix_sub_columns+0x28c>)
 800c3fa:	5c5b      	ldrb	r3, [r3, r1]
 800c3fc:	4053      	eors	r3, r2
 800c3fe:	b2da      	uxtb	r2, r3
 800c400:	7dfb      	ldrb	r3, [r7, #23]
 800c402:	4619      	mov	r1, r3
 800c404:	4b94      	ldr	r3, [pc, #592]	@ (800c658 <mix_sub_columns+0x28c>)
 800c406:	5c5b      	ldrb	r3, [r3, r1]
 800c408:	4053      	eors	r3, r2
 800c40a:	b2da      	uxtb	r2, r3
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800c410:	7a3b      	ldrb	r3, [r7, #8]
 800c412:	461a      	mov	r2, r3
 800c414:	4b90      	ldr	r3, [pc, #576]	@ (800c658 <mix_sub_columns+0x28c>)
 800c416:	5c9a      	ldrb	r2, [r3, r2]
 800c418:	7b7b      	ldrb	r3, [r7, #13]
 800c41a:	4619      	mov	r1, r3
 800c41c:	4b8c      	ldr	r3, [pc, #560]	@ (800c650 <mix_sub_columns+0x284>)
 800c41e:	5c5b      	ldrb	r3, [r3, r1]
 800c420:	4053      	eors	r3, r2
 800c422:	b2da      	uxtb	r2, r3
 800c424:	7cbb      	ldrb	r3, [r7, #18]
 800c426:	4619      	mov	r1, r3
 800c428:	4b8a      	ldr	r3, [pc, #552]	@ (800c654 <mix_sub_columns+0x288>)
 800c42a:	5c5b      	ldrb	r3, [r3, r1]
 800c42c:	4053      	eors	r3, r2
 800c42e:	b2d9      	uxtb	r1, r3
 800c430:	7dfb      	ldrb	r3, [r7, #23]
 800c432:	461a      	mov	r2, r3
 800c434:	4b88      	ldr	r3, [pc, #544]	@ (800c658 <mix_sub_columns+0x28c>)
 800c436:	5c9a      	ldrb	r2, [r3, r2]
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	3301      	adds	r3, #1
 800c43c:	404a      	eors	r2, r1
 800c43e:	b2d2      	uxtb	r2, r2
 800c440:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800c442:	7a3b      	ldrb	r3, [r7, #8]
 800c444:	461a      	mov	r2, r3
 800c446:	4b84      	ldr	r3, [pc, #528]	@ (800c658 <mix_sub_columns+0x28c>)
 800c448:	5c9a      	ldrb	r2, [r3, r2]
 800c44a:	7b7b      	ldrb	r3, [r7, #13]
 800c44c:	4619      	mov	r1, r3
 800c44e:	4b82      	ldr	r3, [pc, #520]	@ (800c658 <mix_sub_columns+0x28c>)
 800c450:	5c5b      	ldrb	r3, [r3, r1]
 800c452:	4053      	eors	r3, r2
 800c454:	b2da      	uxtb	r2, r3
 800c456:	7cbb      	ldrb	r3, [r7, #18]
 800c458:	4619      	mov	r1, r3
 800c45a:	4b7d      	ldr	r3, [pc, #500]	@ (800c650 <mix_sub_columns+0x284>)
 800c45c:	5c5b      	ldrb	r3, [r3, r1]
 800c45e:	4053      	eors	r3, r2
 800c460:	b2d9      	uxtb	r1, r3
 800c462:	7dfb      	ldrb	r3, [r7, #23]
 800c464:	461a      	mov	r2, r3
 800c466:	4b7b      	ldr	r3, [pc, #492]	@ (800c654 <mix_sub_columns+0x288>)
 800c468:	5c9a      	ldrb	r2, [r3, r2]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	3302      	adds	r3, #2
 800c46e:	404a      	eors	r2, r1
 800c470:	b2d2      	uxtb	r2, r2
 800c472:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800c474:	7a3b      	ldrb	r3, [r7, #8]
 800c476:	461a      	mov	r2, r3
 800c478:	4b76      	ldr	r3, [pc, #472]	@ (800c654 <mix_sub_columns+0x288>)
 800c47a:	5c9a      	ldrb	r2, [r3, r2]
 800c47c:	7b7b      	ldrb	r3, [r7, #13]
 800c47e:	4619      	mov	r1, r3
 800c480:	4b75      	ldr	r3, [pc, #468]	@ (800c658 <mix_sub_columns+0x28c>)
 800c482:	5c5b      	ldrb	r3, [r3, r1]
 800c484:	4053      	eors	r3, r2
 800c486:	b2da      	uxtb	r2, r3
 800c488:	7cbb      	ldrb	r3, [r7, #18]
 800c48a:	4619      	mov	r1, r3
 800c48c:	4b72      	ldr	r3, [pc, #456]	@ (800c658 <mix_sub_columns+0x28c>)
 800c48e:	5c5b      	ldrb	r3, [r3, r1]
 800c490:	4053      	eors	r3, r2
 800c492:	b2d9      	uxtb	r1, r3
 800c494:	7dfb      	ldrb	r3, [r7, #23]
 800c496:	461a      	mov	r2, r3
 800c498:	4b6d      	ldr	r3, [pc, #436]	@ (800c650 <mix_sub_columns+0x284>)
 800c49a:	5c9a      	ldrb	r2, [r3, r2]
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	3303      	adds	r3, #3
 800c4a0:	404a      	eors	r2, r1
 800c4a2:	b2d2      	uxtb	r2, r2
 800c4a4:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800c4a6:	7b3b      	ldrb	r3, [r7, #12]
 800c4a8:	461a      	mov	r2, r3
 800c4aa:	4b69      	ldr	r3, [pc, #420]	@ (800c650 <mix_sub_columns+0x284>)
 800c4ac:	5c9a      	ldrb	r2, [r3, r2]
 800c4ae:	7c7b      	ldrb	r3, [r7, #17]
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	4b68      	ldr	r3, [pc, #416]	@ (800c654 <mix_sub_columns+0x288>)
 800c4b4:	5c5b      	ldrb	r3, [r3, r1]
 800c4b6:	4053      	eors	r3, r2
 800c4b8:	b2da      	uxtb	r2, r3
 800c4ba:	7dbb      	ldrb	r3, [r7, #22]
 800c4bc:	4619      	mov	r1, r3
 800c4be:	4b66      	ldr	r3, [pc, #408]	@ (800c658 <mix_sub_columns+0x28c>)
 800c4c0:	5c5b      	ldrb	r3, [r3, r1]
 800c4c2:	4053      	eors	r3, r2
 800c4c4:	b2d9      	uxtb	r1, r3
 800c4c6:	7afb      	ldrb	r3, [r7, #11]
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	4b63      	ldr	r3, [pc, #396]	@ (800c658 <mix_sub_columns+0x28c>)
 800c4cc:	5c9a      	ldrb	r2, [r3, r2]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	3304      	adds	r3, #4
 800c4d2:	404a      	eors	r2, r1
 800c4d4:	b2d2      	uxtb	r2, r2
 800c4d6:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800c4d8:	7b3b      	ldrb	r3, [r7, #12]
 800c4da:	461a      	mov	r2, r3
 800c4dc:	4b5e      	ldr	r3, [pc, #376]	@ (800c658 <mix_sub_columns+0x28c>)
 800c4de:	5c9a      	ldrb	r2, [r3, r2]
 800c4e0:	7c7b      	ldrb	r3, [r7, #17]
 800c4e2:	4619      	mov	r1, r3
 800c4e4:	4b5a      	ldr	r3, [pc, #360]	@ (800c650 <mix_sub_columns+0x284>)
 800c4e6:	5c5b      	ldrb	r3, [r3, r1]
 800c4e8:	4053      	eors	r3, r2
 800c4ea:	b2da      	uxtb	r2, r3
 800c4ec:	7dbb      	ldrb	r3, [r7, #22]
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	4b58      	ldr	r3, [pc, #352]	@ (800c654 <mix_sub_columns+0x288>)
 800c4f2:	5c5b      	ldrb	r3, [r3, r1]
 800c4f4:	4053      	eors	r3, r2
 800c4f6:	b2d9      	uxtb	r1, r3
 800c4f8:	7afb      	ldrb	r3, [r7, #11]
 800c4fa:	461a      	mov	r2, r3
 800c4fc:	4b56      	ldr	r3, [pc, #344]	@ (800c658 <mix_sub_columns+0x28c>)
 800c4fe:	5c9a      	ldrb	r2, [r3, r2]
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	3305      	adds	r3, #5
 800c504:	404a      	eors	r2, r1
 800c506:	b2d2      	uxtb	r2, r2
 800c508:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800c50a:	7b3b      	ldrb	r3, [r7, #12]
 800c50c:	461a      	mov	r2, r3
 800c50e:	4b52      	ldr	r3, [pc, #328]	@ (800c658 <mix_sub_columns+0x28c>)
 800c510:	5c9a      	ldrb	r2, [r3, r2]
 800c512:	7c7b      	ldrb	r3, [r7, #17]
 800c514:	4619      	mov	r1, r3
 800c516:	4b50      	ldr	r3, [pc, #320]	@ (800c658 <mix_sub_columns+0x28c>)
 800c518:	5c5b      	ldrb	r3, [r3, r1]
 800c51a:	4053      	eors	r3, r2
 800c51c:	b2da      	uxtb	r2, r3
 800c51e:	7dbb      	ldrb	r3, [r7, #22]
 800c520:	4619      	mov	r1, r3
 800c522:	4b4b      	ldr	r3, [pc, #300]	@ (800c650 <mix_sub_columns+0x284>)
 800c524:	5c5b      	ldrb	r3, [r3, r1]
 800c526:	4053      	eors	r3, r2
 800c528:	b2d9      	uxtb	r1, r3
 800c52a:	7afb      	ldrb	r3, [r7, #11]
 800c52c:	461a      	mov	r2, r3
 800c52e:	4b49      	ldr	r3, [pc, #292]	@ (800c654 <mix_sub_columns+0x288>)
 800c530:	5c9a      	ldrb	r2, [r3, r2]
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	3306      	adds	r3, #6
 800c536:	404a      	eors	r2, r1
 800c538:	b2d2      	uxtb	r2, r2
 800c53a:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800c53c:	7b3b      	ldrb	r3, [r7, #12]
 800c53e:	461a      	mov	r2, r3
 800c540:	4b44      	ldr	r3, [pc, #272]	@ (800c654 <mix_sub_columns+0x288>)
 800c542:	5c9a      	ldrb	r2, [r3, r2]
 800c544:	7c7b      	ldrb	r3, [r7, #17]
 800c546:	4619      	mov	r1, r3
 800c548:	4b43      	ldr	r3, [pc, #268]	@ (800c658 <mix_sub_columns+0x28c>)
 800c54a:	5c5b      	ldrb	r3, [r3, r1]
 800c54c:	4053      	eors	r3, r2
 800c54e:	b2da      	uxtb	r2, r3
 800c550:	7dbb      	ldrb	r3, [r7, #22]
 800c552:	4619      	mov	r1, r3
 800c554:	4b40      	ldr	r3, [pc, #256]	@ (800c658 <mix_sub_columns+0x28c>)
 800c556:	5c5b      	ldrb	r3, [r3, r1]
 800c558:	4053      	eors	r3, r2
 800c55a:	b2d9      	uxtb	r1, r3
 800c55c:	7afb      	ldrb	r3, [r7, #11]
 800c55e:	461a      	mov	r2, r3
 800c560:	4b3b      	ldr	r3, [pc, #236]	@ (800c650 <mix_sub_columns+0x284>)
 800c562:	5c9a      	ldrb	r2, [r3, r2]
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	3307      	adds	r3, #7
 800c568:	404a      	eors	r2, r1
 800c56a:	b2d2      	uxtb	r2, r2
 800c56c:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800c56e:	7c3b      	ldrb	r3, [r7, #16]
 800c570:	461a      	mov	r2, r3
 800c572:	4b37      	ldr	r3, [pc, #220]	@ (800c650 <mix_sub_columns+0x284>)
 800c574:	5c9a      	ldrb	r2, [r3, r2]
 800c576:	7d7b      	ldrb	r3, [r7, #21]
 800c578:	4619      	mov	r1, r3
 800c57a:	4b36      	ldr	r3, [pc, #216]	@ (800c654 <mix_sub_columns+0x288>)
 800c57c:	5c5b      	ldrb	r3, [r3, r1]
 800c57e:	4053      	eors	r3, r2
 800c580:	b2da      	uxtb	r2, r3
 800c582:	7abb      	ldrb	r3, [r7, #10]
 800c584:	4619      	mov	r1, r3
 800c586:	4b34      	ldr	r3, [pc, #208]	@ (800c658 <mix_sub_columns+0x28c>)
 800c588:	5c5b      	ldrb	r3, [r3, r1]
 800c58a:	4053      	eors	r3, r2
 800c58c:	b2d9      	uxtb	r1, r3
 800c58e:	7bfb      	ldrb	r3, [r7, #15]
 800c590:	461a      	mov	r2, r3
 800c592:	4b31      	ldr	r3, [pc, #196]	@ (800c658 <mix_sub_columns+0x28c>)
 800c594:	5c9a      	ldrb	r2, [r3, r2]
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	3308      	adds	r3, #8
 800c59a:	404a      	eors	r2, r1
 800c59c:	b2d2      	uxtb	r2, r2
 800c59e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800c5a0:	7c3b      	ldrb	r3, [r7, #16]
 800c5a2:	461a      	mov	r2, r3
 800c5a4:	4b2c      	ldr	r3, [pc, #176]	@ (800c658 <mix_sub_columns+0x28c>)
 800c5a6:	5c9a      	ldrb	r2, [r3, r2]
 800c5a8:	7d7b      	ldrb	r3, [r7, #21]
 800c5aa:	4619      	mov	r1, r3
 800c5ac:	4b28      	ldr	r3, [pc, #160]	@ (800c650 <mix_sub_columns+0x284>)
 800c5ae:	5c5b      	ldrb	r3, [r3, r1]
 800c5b0:	4053      	eors	r3, r2
 800c5b2:	b2da      	uxtb	r2, r3
 800c5b4:	7abb      	ldrb	r3, [r7, #10]
 800c5b6:	4619      	mov	r1, r3
 800c5b8:	4b26      	ldr	r3, [pc, #152]	@ (800c654 <mix_sub_columns+0x288>)
 800c5ba:	5c5b      	ldrb	r3, [r3, r1]
 800c5bc:	4053      	eors	r3, r2
 800c5be:	b2d9      	uxtb	r1, r3
 800c5c0:	7bfb      	ldrb	r3, [r7, #15]
 800c5c2:	461a      	mov	r2, r3
 800c5c4:	4b24      	ldr	r3, [pc, #144]	@ (800c658 <mix_sub_columns+0x28c>)
 800c5c6:	5c9a      	ldrb	r2, [r3, r2]
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	3309      	adds	r3, #9
 800c5cc:	404a      	eors	r2, r1
 800c5ce:	b2d2      	uxtb	r2, r2
 800c5d0:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800c5d2:	7c3b      	ldrb	r3, [r7, #16]
 800c5d4:	461a      	mov	r2, r3
 800c5d6:	4b20      	ldr	r3, [pc, #128]	@ (800c658 <mix_sub_columns+0x28c>)
 800c5d8:	5c9a      	ldrb	r2, [r3, r2]
 800c5da:	7d7b      	ldrb	r3, [r7, #21]
 800c5dc:	4619      	mov	r1, r3
 800c5de:	4b1e      	ldr	r3, [pc, #120]	@ (800c658 <mix_sub_columns+0x28c>)
 800c5e0:	5c5b      	ldrb	r3, [r3, r1]
 800c5e2:	4053      	eors	r3, r2
 800c5e4:	b2da      	uxtb	r2, r3
 800c5e6:	7abb      	ldrb	r3, [r7, #10]
 800c5e8:	4619      	mov	r1, r3
 800c5ea:	4b19      	ldr	r3, [pc, #100]	@ (800c650 <mix_sub_columns+0x284>)
 800c5ec:	5c5b      	ldrb	r3, [r3, r1]
 800c5ee:	4053      	eors	r3, r2
 800c5f0:	b2d9      	uxtb	r1, r3
 800c5f2:	7bfb      	ldrb	r3, [r7, #15]
 800c5f4:	461a      	mov	r2, r3
 800c5f6:	4b17      	ldr	r3, [pc, #92]	@ (800c654 <mix_sub_columns+0x288>)
 800c5f8:	5c9a      	ldrb	r2, [r3, r2]
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	330a      	adds	r3, #10
 800c5fe:	404a      	eors	r2, r1
 800c600:	b2d2      	uxtb	r2, r2
 800c602:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800c604:	7c3b      	ldrb	r3, [r7, #16]
 800c606:	461a      	mov	r2, r3
 800c608:	4b12      	ldr	r3, [pc, #72]	@ (800c654 <mix_sub_columns+0x288>)
 800c60a:	5c9a      	ldrb	r2, [r3, r2]
 800c60c:	7d7b      	ldrb	r3, [r7, #21]
 800c60e:	4619      	mov	r1, r3
 800c610:	4b11      	ldr	r3, [pc, #68]	@ (800c658 <mix_sub_columns+0x28c>)
 800c612:	5c5b      	ldrb	r3, [r3, r1]
 800c614:	4053      	eors	r3, r2
 800c616:	b2da      	uxtb	r2, r3
 800c618:	7abb      	ldrb	r3, [r7, #10]
 800c61a:	4619      	mov	r1, r3
 800c61c:	4b0e      	ldr	r3, [pc, #56]	@ (800c658 <mix_sub_columns+0x28c>)
 800c61e:	5c5b      	ldrb	r3, [r3, r1]
 800c620:	4053      	eors	r3, r2
 800c622:	b2d9      	uxtb	r1, r3
 800c624:	7bfb      	ldrb	r3, [r7, #15]
 800c626:	461a      	mov	r2, r3
 800c628:	4b09      	ldr	r3, [pc, #36]	@ (800c650 <mix_sub_columns+0x284>)
 800c62a:	5c9a      	ldrb	r2, [r3, r2]
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	330b      	adds	r3, #11
 800c630:	404a      	eors	r2, r1
 800c632:	b2d2      	uxtb	r2, r2
 800c634:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800c636:	7d3b      	ldrb	r3, [r7, #20]
 800c638:	461a      	mov	r2, r3
 800c63a:	4b05      	ldr	r3, [pc, #20]	@ (800c650 <mix_sub_columns+0x284>)
 800c63c:	5c9a      	ldrb	r2, [r3, r2]
 800c63e:	7a7b      	ldrb	r3, [r7, #9]
 800c640:	4619      	mov	r1, r3
 800c642:	4b04      	ldr	r3, [pc, #16]	@ (800c654 <mix_sub_columns+0x288>)
 800c644:	5c5b      	ldrb	r3, [r3, r1]
 800c646:	4053      	eors	r3, r2
 800c648:	b2da      	uxtb	r2, r3
 800c64a:	7bbb      	ldrb	r3, [r7, #14]
 800c64c:	4619      	mov	r1, r3
 800c64e:	e005      	b.n	800c65c <mix_sub_columns+0x290>
 800c650:	08023770 	.word	0x08023770
 800c654:	08023870 	.word	0x08023870
 800c658:	08023670 	.word	0x08023670
 800c65c:	4b2d      	ldr	r3, [pc, #180]	@ (800c714 <mix_sub_columns+0x348>)
 800c65e:	5c5b      	ldrb	r3, [r3, r1]
 800c660:	4053      	eors	r3, r2
 800c662:	b2d9      	uxtb	r1, r3
 800c664:	7cfb      	ldrb	r3, [r7, #19]
 800c666:	461a      	mov	r2, r3
 800c668:	4b2a      	ldr	r3, [pc, #168]	@ (800c714 <mix_sub_columns+0x348>)
 800c66a:	5c9a      	ldrb	r2, [r3, r2]
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	330c      	adds	r3, #12
 800c670:	404a      	eors	r2, r1
 800c672:	b2d2      	uxtb	r2, r2
 800c674:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800c676:	7d3b      	ldrb	r3, [r7, #20]
 800c678:	461a      	mov	r2, r3
 800c67a:	4b26      	ldr	r3, [pc, #152]	@ (800c714 <mix_sub_columns+0x348>)
 800c67c:	5c9a      	ldrb	r2, [r3, r2]
 800c67e:	7a7b      	ldrb	r3, [r7, #9]
 800c680:	4619      	mov	r1, r3
 800c682:	4b25      	ldr	r3, [pc, #148]	@ (800c718 <mix_sub_columns+0x34c>)
 800c684:	5c5b      	ldrb	r3, [r3, r1]
 800c686:	4053      	eors	r3, r2
 800c688:	b2da      	uxtb	r2, r3
 800c68a:	7bbb      	ldrb	r3, [r7, #14]
 800c68c:	4619      	mov	r1, r3
 800c68e:	4b23      	ldr	r3, [pc, #140]	@ (800c71c <mix_sub_columns+0x350>)
 800c690:	5c5b      	ldrb	r3, [r3, r1]
 800c692:	4053      	eors	r3, r2
 800c694:	b2d9      	uxtb	r1, r3
 800c696:	7cfb      	ldrb	r3, [r7, #19]
 800c698:	461a      	mov	r2, r3
 800c69a:	4b1e      	ldr	r3, [pc, #120]	@ (800c714 <mix_sub_columns+0x348>)
 800c69c:	5c9a      	ldrb	r2, [r3, r2]
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	330d      	adds	r3, #13
 800c6a2:	404a      	eors	r2, r1
 800c6a4:	b2d2      	uxtb	r2, r2
 800c6a6:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800c6a8:	7d3b      	ldrb	r3, [r7, #20]
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	4b19      	ldr	r3, [pc, #100]	@ (800c714 <mix_sub_columns+0x348>)
 800c6ae:	5c9a      	ldrb	r2, [r3, r2]
 800c6b0:	7a7b      	ldrb	r3, [r7, #9]
 800c6b2:	4619      	mov	r1, r3
 800c6b4:	4b17      	ldr	r3, [pc, #92]	@ (800c714 <mix_sub_columns+0x348>)
 800c6b6:	5c5b      	ldrb	r3, [r3, r1]
 800c6b8:	4053      	eors	r3, r2
 800c6ba:	b2da      	uxtb	r2, r3
 800c6bc:	7bbb      	ldrb	r3, [r7, #14]
 800c6be:	4619      	mov	r1, r3
 800c6c0:	4b15      	ldr	r3, [pc, #84]	@ (800c718 <mix_sub_columns+0x34c>)
 800c6c2:	5c5b      	ldrb	r3, [r3, r1]
 800c6c4:	4053      	eors	r3, r2
 800c6c6:	b2d9      	uxtb	r1, r3
 800c6c8:	7cfb      	ldrb	r3, [r7, #19]
 800c6ca:	461a      	mov	r2, r3
 800c6cc:	4b13      	ldr	r3, [pc, #76]	@ (800c71c <mix_sub_columns+0x350>)
 800c6ce:	5c9a      	ldrb	r2, [r3, r2]
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	330e      	adds	r3, #14
 800c6d4:	404a      	eors	r2, r1
 800c6d6:	b2d2      	uxtb	r2, r2
 800c6d8:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800c6da:	7d3b      	ldrb	r3, [r7, #20]
 800c6dc:	461a      	mov	r2, r3
 800c6de:	4b0f      	ldr	r3, [pc, #60]	@ (800c71c <mix_sub_columns+0x350>)
 800c6e0:	5c9a      	ldrb	r2, [r3, r2]
 800c6e2:	7a7b      	ldrb	r3, [r7, #9]
 800c6e4:	4619      	mov	r1, r3
 800c6e6:	4b0b      	ldr	r3, [pc, #44]	@ (800c714 <mix_sub_columns+0x348>)
 800c6e8:	5c5b      	ldrb	r3, [r3, r1]
 800c6ea:	4053      	eors	r3, r2
 800c6ec:	b2da      	uxtb	r2, r3
 800c6ee:	7bbb      	ldrb	r3, [r7, #14]
 800c6f0:	4619      	mov	r1, r3
 800c6f2:	4b08      	ldr	r3, [pc, #32]	@ (800c714 <mix_sub_columns+0x348>)
 800c6f4:	5c5b      	ldrb	r3, [r3, r1]
 800c6f6:	4053      	eors	r3, r2
 800c6f8:	b2d9      	uxtb	r1, r3
 800c6fa:	7cfb      	ldrb	r3, [r7, #19]
 800c6fc:	461a      	mov	r2, r3
 800c6fe:	4b06      	ldr	r3, [pc, #24]	@ (800c718 <mix_sub_columns+0x34c>)
 800c700:	5c9a      	ldrb	r2, [r3, r2]
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	330f      	adds	r3, #15
 800c706:	404a      	eors	r2, r1
 800c708:	b2d2      	uxtb	r2, r2
 800c70a:	701a      	strb	r2, [r3, #0]
  }
 800c70c:	bf00      	nop
 800c70e:	3718      	adds	r7, #24
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}
 800c714:	08023670 	.word	0x08023670
 800c718:	08023770 	.word	0x08023770
 800c71c:	08023870 	.word	0x08023870

0800c720 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b086      	sub	sp, #24
 800c724:	af00      	add	r7, sp, #0
 800c726:	60f8      	str	r0, [r7, #12]
 800c728:	460b      	mov	r3, r1
 800c72a:	607a      	str	r2, [r7, #4]
 800c72c:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800c72e:	7afb      	ldrb	r3, [r7, #11]
 800c730:	3b10      	subs	r3, #16
 800c732:	2b10      	cmp	r3, #16
 800c734:	bf8c      	ite	hi
 800c736:	2201      	movhi	r2, #1
 800c738:	2200      	movls	r2, #0
 800c73a:	b2d2      	uxtb	r2, r2
 800c73c:	2a00      	cmp	r2, #0
 800c73e:	d10b      	bne.n	800c758 <lorawan_aes_set_key+0x38>
 800c740:	4a64      	ldr	r2, [pc, #400]	@ (800c8d4 <lorawan_aes_set_key+0x1b4>)
 800c742:	fa22 f303 	lsr.w	r3, r2, r3
 800c746:	f003 0301 	and.w	r3, r3, #1
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	bf14      	ite	ne
 800c74e:	2301      	movne	r3, #1
 800c750:	2300      	moveq	r3, #0
 800c752:	b2db      	uxtb	r3, r3
 800c754:	2b00      	cmp	r3, #0
 800c756:	d105      	bne.n	800c764 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	2200      	movs	r2, #0
 800c75c:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800c760:	23ff      	movs	r3, #255	@ 0xff
 800c762:	e0b2      	b.n	800c8ca <lorawan_aes_set_key+0x1aa>
        break;
 800c764:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	7afa      	ldrb	r2, [r7, #11]
 800c76a:	68f9      	ldr	r1, [r7, #12]
 800c76c:	4618      	mov	r0, r3
 800c76e:	f7ff fbfc 	bl	800bf6a <copy_block_nn>
    hi = (keylen + 28) << 2;
 800c772:	7afb      	ldrb	r3, [r7, #11]
 800c774:	331c      	adds	r3, #28
 800c776:	b2db      	uxtb	r3, r3
 800c778:	009b      	lsls	r3, r3, #2
 800c77a:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800c77c:	7c7b      	ldrb	r3, [r7, #17]
 800c77e:	091b      	lsrs	r3, r3, #4
 800c780:	b2db      	uxtb	r3, r3
 800c782:	3b01      	subs	r3, #1
 800c784:	b2da      	uxtb	r2, r3
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800c78c:	7afb      	ldrb	r3, [r7, #11]
 800c78e:	75fb      	strb	r3, [r7, #23]
 800c790:	2301      	movs	r3, #1
 800c792:	75bb      	strb	r3, [r7, #22]
 800c794:	e093      	b.n	800c8be <lorawan_aes_set_key+0x19e>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800c796:	7dfb      	ldrb	r3, [r7, #23]
 800c798:	3b04      	subs	r3, #4
 800c79a:	687a      	ldr	r2, [r7, #4]
 800c79c:	5cd3      	ldrb	r3, [r2, r3]
 800c79e:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800c7a0:	7dfb      	ldrb	r3, [r7, #23]
 800c7a2:	3b03      	subs	r3, #3
 800c7a4:	687a      	ldr	r2, [r7, #4]
 800c7a6:	5cd3      	ldrb	r3, [r2, r3]
 800c7a8:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800c7aa:	7dfb      	ldrb	r3, [r7, #23]
 800c7ac:	3b02      	subs	r3, #2
 800c7ae:	687a      	ldr	r2, [r7, #4]
 800c7b0:	5cd3      	ldrb	r3, [r2, r3]
 800c7b2:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800c7b4:	7dfb      	ldrb	r3, [r7, #23]
 800c7b6:	3b01      	subs	r3, #1
 800c7b8:	687a      	ldr	r2, [r7, #4]
 800c7ba:	5cd3      	ldrb	r3, [r2, r3]
 800c7bc:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800c7be:	7dfb      	ldrb	r3, [r7, #23]
 800c7c0:	7afa      	ldrb	r2, [r7, #11]
 800c7c2:	fbb3 f1f2 	udiv	r1, r3, r2
 800c7c6:	fb01 f202 	mul.w	r2, r1, r2
 800c7ca:	1a9b      	subs	r3, r3, r2
 800c7cc:	b2db      	uxtb	r3, r3
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d127      	bne.n	800c822 <lorawan_aes_set_key+0x102>
        {
            tt = t0;
 800c7d2:	7d7b      	ldrb	r3, [r7, #21]
 800c7d4:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800c7d6:	7d3b      	ldrb	r3, [r7, #20]
 800c7d8:	4a3f      	ldr	r2, [pc, #252]	@ (800c8d8 <lorawan_aes_set_key+0x1b8>)
 800c7da:	5cd2      	ldrb	r2, [r2, r3]
 800c7dc:	7dbb      	ldrb	r3, [r7, #22]
 800c7de:	4053      	eors	r3, r2
 800c7e0:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800c7e2:	7cfb      	ldrb	r3, [r7, #19]
 800c7e4:	4a3c      	ldr	r2, [pc, #240]	@ (800c8d8 <lorawan_aes_set_key+0x1b8>)
 800c7e6:	5cd3      	ldrb	r3, [r2, r3]
 800c7e8:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800c7ea:	7cbb      	ldrb	r3, [r7, #18]
 800c7ec:	4a3a      	ldr	r2, [pc, #232]	@ (800c8d8 <lorawan_aes_set_key+0x1b8>)
 800c7ee:	5cd3      	ldrb	r3, [r2, r3]
 800c7f0:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800c7f2:	7c3b      	ldrb	r3, [r7, #16]
 800c7f4:	4a38      	ldr	r2, [pc, #224]	@ (800c8d8 <lorawan_aes_set_key+0x1b8>)
 800c7f6:	5cd3      	ldrb	r3, [r2, r3]
 800c7f8:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800c7fa:	7dbb      	ldrb	r3, [r7, #22]
 800c7fc:	005b      	lsls	r3, r3, #1
 800c7fe:	b25a      	sxtb	r2, r3
 800c800:	7dbb      	ldrb	r3, [r7, #22]
 800c802:	09db      	lsrs	r3, r3, #7
 800c804:	b2db      	uxtb	r3, r3
 800c806:	4619      	mov	r1, r3
 800c808:	0049      	lsls	r1, r1, #1
 800c80a:	440b      	add	r3, r1
 800c80c:	4619      	mov	r1, r3
 800c80e:	00c8      	lsls	r0, r1, #3
 800c810:	4619      	mov	r1, r3
 800c812:	4603      	mov	r3, r0
 800c814:	440b      	add	r3, r1
 800c816:	b2db      	uxtb	r3, r3
 800c818:	b25b      	sxtb	r3, r3
 800c81a:	4053      	eors	r3, r2
 800c81c:	b25b      	sxtb	r3, r3
 800c81e:	75bb      	strb	r3, [r7, #22]
 800c820:	e01c      	b.n	800c85c <lorawan_aes_set_key+0x13c>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800c822:	7afb      	ldrb	r3, [r7, #11]
 800c824:	2b18      	cmp	r3, #24
 800c826:	d919      	bls.n	800c85c <lorawan_aes_set_key+0x13c>
 800c828:	7dfb      	ldrb	r3, [r7, #23]
 800c82a:	7afa      	ldrb	r2, [r7, #11]
 800c82c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c830:	fb01 f202 	mul.w	r2, r1, r2
 800c834:	1a9b      	subs	r3, r3, r2
 800c836:	b2db      	uxtb	r3, r3
 800c838:	2b10      	cmp	r3, #16
 800c83a:	d10f      	bne.n	800c85c <lorawan_aes_set_key+0x13c>
        {
            t0 = s_box(t0);
 800c83c:	7d7b      	ldrb	r3, [r7, #21]
 800c83e:	4a26      	ldr	r2, [pc, #152]	@ (800c8d8 <lorawan_aes_set_key+0x1b8>)
 800c840:	5cd3      	ldrb	r3, [r2, r3]
 800c842:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800c844:	7d3b      	ldrb	r3, [r7, #20]
 800c846:	4a24      	ldr	r2, [pc, #144]	@ (800c8d8 <lorawan_aes_set_key+0x1b8>)
 800c848:	5cd3      	ldrb	r3, [r2, r3]
 800c84a:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800c84c:	7cfb      	ldrb	r3, [r7, #19]
 800c84e:	4a22      	ldr	r2, [pc, #136]	@ (800c8d8 <lorawan_aes_set_key+0x1b8>)
 800c850:	5cd3      	ldrb	r3, [r2, r3]
 800c852:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800c854:	7cbb      	ldrb	r3, [r7, #18]
 800c856:	4a20      	ldr	r2, [pc, #128]	@ (800c8d8 <lorawan_aes_set_key+0x1b8>)
 800c858:	5cd3      	ldrb	r3, [r2, r3]
 800c85a:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800c85c:	7dfa      	ldrb	r2, [r7, #23]
 800c85e:	7afb      	ldrb	r3, [r7, #11]
 800c860:	1ad3      	subs	r3, r2, r3
 800c862:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800c864:	7c3b      	ldrb	r3, [r7, #16]
 800c866:	687a      	ldr	r2, [r7, #4]
 800c868:	5cd1      	ldrb	r1, [r2, r3]
 800c86a:	7dfb      	ldrb	r3, [r7, #23]
 800c86c:	7d7a      	ldrb	r2, [r7, #21]
 800c86e:	404a      	eors	r2, r1
 800c870:	b2d1      	uxtb	r1, r2
 800c872:	687a      	ldr	r2, [r7, #4]
 800c874:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800c876:	7c3b      	ldrb	r3, [r7, #16]
 800c878:	3301      	adds	r3, #1
 800c87a:	687a      	ldr	r2, [r7, #4]
 800c87c:	5cd1      	ldrb	r1, [r2, r3]
 800c87e:	7dfb      	ldrb	r3, [r7, #23]
 800c880:	3301      	adds	r3, #1
 800c882:	7d3a      	ldrb	r2, [r7, #20]
 800c884:	404a      	eors	r2, r1
 800c886:	b2d1      	uxtb	r1, r2
 800c888:	687a      	ldr	r2, [r7, #4]
 800c88a:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800c88c:	7c3b      	ldrb	r3, [r7, #16]
 800c88e:	3302      	adds	r3, #2
 800c890:	687a      	ldr	r2, [r7, #4]
 800c892:	5cd1      	ldrb	r1, [r2, r3]
 800c894:	7dfb      	ldrb	r3, [r7, #23]
 800c896:	3302      	adds	r3, #2
 800c898:	7cfa      	ldrb	r2, [r7, #19]
 800c89a:	404a      	eors	r2, r1
 800c89c:	b2d1      	uxtb	r1, r2
 800c89e:	687a      	ldr	r2, [r7, #4]
 800c8a0:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800c8a2:	7c3b      	ldrb	r3, [r7, #16]
 800c8a4:	3303      	adds	r3, #3
 800c8a6:	687a      	ldr	r2, [r7, #4]
 800c8a8:	5cd1      	ldrb	r1, [r2, r3]
 800c8aa:	7dfb      	ldrb	r3, [r7, #23]
 800c8ac:	3303      	adds	r3, #3
 800c8ae:	7cba      	ldrb	r2, [r7, #18]
 800c8b0:	404a      	eors	r2, r1
 800c8b2:	b2d1      	uxtb	r1, r2
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800c8b8:	7dfb      	ldrb	r3, [r7, #23]
 800c8ba:	3304      	adds	r3, #4
 800c8bc:	75fb      	strb	r3, [r7, #23]
 800c8be:	7dfa      	ldrb	r2, [r7, #23]
 800c8c0:	7c7b      	ldrb	r3, [r7, #17]
 800c8c2:	429a      	cmp	r2, r3
 800c8c4:	f4ff af67 	bcc.w	800c796 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800c8c8:	2300      	movs	r3, #0
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3718      	adds	r7, #24
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}
 800c8d2:	bf00      	nop
 800c8d4:	00010101 	.word	0x00010101
 800c8d8:	08023670 	.word	0x08023670

0800c8dc <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b08a      	sub	sp, #40	@ 0x28
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	60f8      	str	r0, [r7, #12]
 800c8e4:	60b9      	str	r1, [r7, #8]
 800c8e6:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d038      	beq.n	800c964 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800c8f2:	687a      	ldr	r2, [r7, #4]
 800c8f4:	f107 0314 	add.w	r3, r7, #20
 800c8f8:	68f9      	ldr	r1, [r7, #12]
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	f7ff fc07 	bl	800c10e <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800c900:	2301      	movs	r3, #1
 800c902:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c906:	e014      	b.n	800c932 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800c908:	f107 0314 	add.w	r3, r7, #20
 800c90c:	4618      	mov	r0, r3
 800c90e:	f7ff fd5d 	bl	800c3cc <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c918:	0112      	lsls	r2, r2, #4
 800c91a:	441a      	add	r2, r3
 800c91c:	f107 0314 	add.w	r3, r7, #20
 800c920:	4611      	mov	r1, r2
 800c922:	4618      	mov	r0, r3
 800c924:	f7ff fcab 	bl	800c27e <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800c928:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c92c:	3301      	adds	r3, #1
 800c92e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800c938:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c93c:	429a      	cmp	r2, r3
 800c93e:	d3e3      	bcc.n	800c908 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800c940:	f107 0314 	add.w	r3, r7, #20
 800c944:	4618      	mov	r0, r3
 800c946:	f7ff fca7 	bl	800c298 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c950:	0112      	lsls	r2, r2, #4
 800c952:	441a      	add	r2, r3
 800c954:	f107 0314 	add.w	r3, r7, #20
 800c958:	4619      	mov	r1, r3
 800c95a:	68b8      	ldr	r0, [r7, #8]
 800c95c:	f7ff fbd7 	bl	800c10e <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800c960:	2300      	movs	r3, #0
 800c962:	e000      	b.n	800c966 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800c964:	23ff      	movs	r3, #255	@ 0xff
}
 800c966:	4618      	mov	r0, r3
 800c968:	3728      	adds	r7, #40	@ 0x28
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}
	...

0800c970 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800c970:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c972:	b0a1      	sub	sp, #132	@ 0x84
 800c974:	af12      	add	r7, sp, #72	@ 0x48
 800c976:	4603      	mov	r3, r0
 800c978:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800c97c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800c980:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c984:	4611      	mov	r1, r2
 800c986:	4618      	mov	r0, r3
 800c988:	f000 fa12 	bl	800cdb0 <SecureElementGetKeyByID>
 800c98c:	4603      	mov	r3, r0
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d174      	bne.n	800ca7c <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c992:	2300      	movs	r3, #0
 800c994:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c998:	e06c      	b.n	800ca74 <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800c99a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800c99e:	4939      	ldr	r1, [pc, #228]	@ (800ca84 <PrintKey+0x114>)
 800c9a0:	4613      	mov	r3, r2
 800c9a2:	005b      	lsls	r3, r3, #1
 800c9a4:	4413      	add	r3, r2
 800c9a6:	009b      	lsls	r3, r3, #2
 800c9a8:	440b      	add	r3, r1
 800c9aa:	781b      	ldrb	r3, [r3, #0]
 800c9ac:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c9b0:	429a      	cmp	r2, r3
 800c9b2:	d15a      	bne.n	800ca6a <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800c9b4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800c9b8:	4932      	ldr	r1, [pc, #200]	@ (800ca84 <PrintKey+0x114>)
 800c9ba:	4613      	mov	r3, r2
 800c9bc:	005b      	lsls	r3, r3, #1
 800c9be:	4413      	add	r3, r2
 800c9c0:	009b      	lsls	r3, r3, #2
 800c9c2:	440b      	add	r3, r1
 800c9c4:	3308      	adds	r3, #8
 800c9c6:	6819      	ldr	r1, [r3, #0]
 800c9c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ca:	785b      	ldrb	r3, [r3, #1]
 800c9cc:	461d      	mov	r5, r3
 800c9ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9d0:	789b      	ldrb	r3, [r3, #2]
 800c9d2:	461e      	mov	r6, r3
 800c9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9d6:	78db      	ldrb	r3, [r3, #3]
 800c9d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9dc:	791b      	ldrb	r3, [r3, #4]
 800c9de:	627b      	str	r3, [r7, #36]	@ 0x24
 800c9e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9e2:	795b      	ldrb	r3, [r3, #5]
 800c9e4:	623b      	str	r3, [r7, #32]
 800c9e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9e8:	799b      	ldrb	r3, [r3, #6]
 800c9ea:	61fb      	str	r3, [r7, #28]
 800c9ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ee:	79db      	ldrb	r3, [r3, #7]
 800c9f0:	61bb      	str	r3, [r7, #24]
 800c9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9f4:	7a1b      	ldrb	r3, [r3, #8]
 800c9f6:	617b      	str	r3, [r7, #20]
 800c9f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9fa:	7a5b      	ldrb	r3, [r3, #9]
 800c9fc:	613b      	str	r3, [r7, #16]
 800c9fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca00:	7a9b      	ldrb	r3, [r3, #10]
 800ca02:	60fb      	str	r3, [r7, #12]
 800ca04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca06:	7adb      	ldrb	r3, [r3, #11]
 800ca08:	60bb      	str	r3, [r7, #8]
 800ca0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca0c:	7b1b      	ldrb	r3, [r3, #12]
 800ca0e:	607b      	str	r3, [r7, #4]
 800ca10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca12:	7b5b      	ldrb	r3, [r3, #13]
 800ca14:	461c      	mov	r4, r3
 800ca16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca18:	7b9b      	ldrb	r3, [r3, #14]
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca1e:	7bdb      	ldrb	r3, [r3, #15]
 800ca20:	461a      	mov	r2, r3
 800ca22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca24:	7c1b      	ldrb	r3, [r3, #16]
 800ca26:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca28:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ca2a:	900e      	str	r0, [sp, #56]	@ 0x38
 800ca2c:	940d      	str	r4, [sp, #52]	@ 0x34
 800ca2e:	687a      	ldr	r2, [r7, #4]
 800ca30:	920c      	str	r2, [sp, #48]	@ 0x30
 800ca32:	68ba      	ldr	r2, [r7, #8]
 800ca34:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ca36:	68fa      	ldr	r2, [r7, #12]
 800ca38:	920a      	str	r2, [sp, #40]	@ 0x28
 800ca3a:	693a      	ldr	r2, [r7, #16]
 800ca3c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca3e:	697a      	ldr	r2, [r7, #20]
 800ca40:	9208      	str	r2, [sp, #32]
 800ca42:	69ba      	ldr	r2, [r7, #24]
 800ca44:	9207      	str	r2, [sp, #28]
 800ca46:	69fa      	ldr	r2, [r7, #28]
 800ca48:	9206      	str	r2, [sp, #24]
 800ca4a:	6a3a      	ldr	r2, [r7, #32]
 800ca4c:	9205      	str	r2, [sp, #20]
 800ca4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca50:	9204      	str	r2, [sp, #16]
 800ca52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca54:	9303      	str	r3, [sp, #12]
 800ca56:	9602      	str	r6, [sp, #8]
 800ca58:	9501      	str	r5, [sp, #4]
 800ca5a:	9100      	str	r1, [sp, #0]
 800ca5c:	4b0a      	ldr	r3, [pc, #40]	@ (800ca88 <PrintKey+0x118>)
 800ca5e:	2200      	movs	r2, #0
 800ca60:	2100      	movs	r1, #0
 800ca62:	2002      	movs	r0, #2
 800ca64:	f012 fdea 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
 800ca68:	e008      	b.n	800ca7c <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ca6a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ca6e:	3301      	adds	r3, #1
 800ca70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ca74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ca78:	2b0a      	cmp	r3, #10
 800ca7a:	d98e      	bls.n	800c99a <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800ca7c:	373c      	adds	r7, #60	@ 0x3c
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca82:	bf00      	nop
 800ca84:	08023970 	.word	0x08023970
 800ca88:	080231dc 	.word	0x080231dc

0800ca8c <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800ca8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca8e:	b091      	sub	sp, #68	@ 0x44
 800ca90:	af08      	add	r7, sp, #32
 800ca92:	4603      	mov	r3, r0
 800ca94:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800ca96:	2300      	movs	r3, #0
 800ca98:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800ca9a:	f107 0310 	add.w	r3, r7, #16
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f000 fbda 	bl	800d258 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800caa4:	7c3b      	ldrb	r3, [r7, #16]
 800caa6:	7c7a      	ldrb	r2, [r7, #17]
 800caa8:	7cb9      	ldrb	r1, [r7, #18]
 800caaa:	7cf8      	ldrb	r0, [r7, #19]
 800caac:	7d3c      	ldrb	r4, [r7, #20]
 800caae:	7d7d      	ldrb	r5, [r7, #21]
 800cab0:	7dbe      	ldrb	r6, [r7, #22]
 800cab2:	f897 c017 	ldrb.w	ip, [r7, #23]
 800cab6:	f8cd c01c 	str.w	ip, [sp, #28]
 800caba:	9606      	str	r6, [sp, #24]
 800cabc:	9505      	str	r5, [sp, #20]
 800cabe:	9404      	str	r4, [sp, #16]
 800cac0:	9003      	str	r0, [sp, #12]
 800cac2:	9102      	str	r1, [sp, #8]
 800cac4:	9201      	str	r2, [sp, #4]
 800cac6:	9300      	str	r3, [sp, #0]
 800cac8:	4b24      	ldr	r3, [pc, #144]	@ (800cb5c <PrintIds+0xd0>)
 800caca:	2200      	movs	r2, #0
 800cacc:	2100      	movs	r1, #0
 800cace:	2002      	movs	r0, #2
 800cad0:	f012 fdb4 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800cad4:	f107 0318 	add.w	r3, r7, #24
 800cad8:	4618      	mov	r0, r3
 800cada:	f000 fbed 	bl	800d2b8 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800cade:	7e3b      	ldrb	r3, [r7, #24]
 800cae0:	7e7a      	ldrb	r2, [r7, #25]
 800cae2:	7eb9      	ldrb	r1, [r7, #26]
 800cae4:	7ef8      	ldrb	r0, [r7, #27]
 800cae6:	7f3c      	ldrb	r4, [r7, #28]
 800cae8:	7f7d      	ldrb	r5, [r7, #29]
 800caea:	7fbe      	ldrb	r6, [r7, #30]
 800caec:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800caf0:	f8cd c01c 	str.w	ip, [sp, #28]
 800caf4:	9606      	str	r6, [sp, #24]
 800caf6:	9505      	str	r5, [sp, #20]
 800caf8:	9404      	str	r4, [sp, #16]
 800cafa:	9003      	str	r0, [sp, #12]
 800cafc:	9102      	str	r1, [sp, #8]
 800cafe:	9201      	str	r2, [sp, #4]
 800cb00:	9300      	str	r3, [sp, #0]
 800cb02:	4b17      	ldr	r3, [pc, #92]	@ (800cb60 <PrintIds+0xd4>)
 800cb04:	2200      	movs	r2, #0
 800cb06:	2100      	movs	r1, #0
 800cb08:	2002      	movs	r0, #2
 800cb0a:	f012 fd97 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800cb0e:	f107 020c 	add.w	r2, r7, #12
 800cb12:	79fb      	ldrb	r3, [r7, #7]
 800cb14:	4611      	mov	r1, r2
 800cb16:	4618      	mov	r0, r3
 800cb18:	f000 fc00 	bl	800d31c <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800cb1c:	f107 030c 	add.w	r3, r7, #12
 800cb20:	3303      	adds	r3, #3
 800cb22:	781b      	ldrb	r3, [r3, #0]
 800cb24:	461a      	mov	r2, r3
 800cb26:	f107 030c 	add.w	r3, r7, #12
 800cb2a:	3302      	adds	r3, #2
 800cb2c:	781b      	ldrb	r3, [r3, #0]
 800cb2e:	4619      	mov	r1, r3
 800cb30:	f107 030c 	add.w	r3, r7, #12
 800cb34:	3301      	adds	r3, #1
 800cb36:	781b      	ldrb	r3, [r3, #0]
 800cb38:	4618      	mov	r0, r3
 800cb3a:	f107 030c 	add.w	r3, r7, #12
 800cb3e:	781b      	ldrb	r3, [r3, #0]
 800cb40:	9303      	str	r3, [sp, #12]
 800cb42:	9002      	str	r0, [sp, #8]
 800cb44:	9101      	str	r1, [sp, #4]
 800cb46:	9200      	str	r2, [sp, #0]
 800cb48:	4b06      	ldr	r3, [pc, #24]	@ (800cb64 <PrintIds+0xd8>)
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	2100      	movs	r1, #0
 800cb4e:	2002      	movs	r0, #2
 800cb50:	f012 fd74 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800cb54:	bf00      	nop
 800cb56:	3724      	adds	r7, #36	@ 0x24
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb5c:	08023238 	.word	0x08023238
 800cb60:	08023278 	.word	0x08023278
 800cb64:	080232b8 	.word	0x080232b8

0800cb68 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800cb68:	b480      	push	{r7}
 800cb6a:	b085      	sub	sp, #20
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	4603      	mov	r3, r0
 800cb70:	6039      	str	r1, [r7, #0]
 800cb72:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cb74:	2300      	movs	r3, #0
 800cb76:	73fb      	strb	r3, [r7, #15]
 800cb78:	e01a      	b.n	800cbb0 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800cb7a:	4b12      	ldr	r3, [pc, #72]	@ (800cbc4 <GetKeyByID+0x5c>)
 800cb7c:	6819      	ldr	r1, [r3, #0]
 800cb7e:	7bfa      	ldrb	r2, [r7, #15]
 800cb80:	4613      	mov	r3, r2
 800cb82:	011b      	lsls	r3, r3, #4
 800cb84:	4413      	add	r3, r2
 800cb86:	440b      	add	r3, r1
 800cb88:	3318      	adds	r3, #24
 800cb8a:	781b      	ldrb	r3, [r3, #0]
 800cb8c:	79fa      	ldrb	r2, [r7, #7]
 800cb8e:	429a      	cmp	r2, r3
 800cb90:	d10b      	bne.n	800cbaa <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800cb92:	4b0c      	ldr	r3, [pc, #48]	@ (800cbc4 <GetKeyByID+0x5c>)
 800cb94:	6819      	ldr	r1, [r3, #0]
 800cb96:	7bfa      	ldrb	r2, [r7, #15]
 800cb98:	4613      	mov	r3, r2
 800cb9a:	011b      	lsls	r3, r3, #4
 800cb9c:	4413      	add	r3, r2
 800cb9e:	3318      	adds	r3, #24
 800cba0:	18ca      	adds	r2, r1, r3
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800cba6:	2300      	movs	r3, #0
 800cba8:	e006      	b.n	800cbb8 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cbaa:	7bfb      	ldrb	r3, [r7, #15]
 800cbac:	3301      	adds	r3, #1
 800cbae:	73fb      	strb	r3, [r7, #15]
 800cbb0:	7bfb      	ldrb	r3, [r7, #15]
 800cbb2:	2b0a      	cmp	r3, #10
 800cbb4:	d9e1      	bls.n	800cb7a <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800cbb6:	2303      	movs	r3, #3
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3714      	adds	r7, #20
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bc80      	pop	{r7}
 800cbc0:	4770      	bx	lr
 800cbc2:	bf00      	nop
 800cbc4:	20000a0c 	.word	0x20000a0c

0800cbc8 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800cbc8:	b590      	push	{r4, r7, lr}
 800cbca:	b0d1      	sub	sp, #324	@ 0x144
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800cbd2:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800cbd6:	6020      	str	r0, [r4, #0]
 800cbd8:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800cbdc:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800cbe0:	6001      	str	r1, [r0, #0]
 800cbe2:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800cbe6:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800cbea:	600a      	str	r2, [r1, #0]
 800cbec:	461a      	mov	r2, r3
 800cbee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cbf2:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800cbf6:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800cbf8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cbfc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d003      	beq.n	800cc0e <ComputeCmac+0x46>
 800cc06:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d101      	bne.n	800cc12 <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cc0e:	2302      	movs	r3, #2
 800cc10:	e05d      	b.n	800ccce <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800cc12:	f107 0314 	add.w	r3, r7, #20
 800cc16:	4618      	mov	r0, r3
 800cc18:	f7fe ff02 	bl	800ba20 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800cc1c:	f107 0210 	add.w	r2, r7, #16
 800cc20:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cc24:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800cc28:	781b      	ldrb	r3, [r3, #0]
 800cc2a:	4611      	mov	r1, r2
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	f7ff ff9b 	bl	800cb68 <GetKeyByID>
 800cc32:	4603      	mov	r3, r0
 800cc34:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800cc38:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d144      	bne.n	800ccca <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800cc40:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cc44:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	1c5a      	adds	r2, r3, #1
 800cc4c:	f107 0314 	add.w	r3, r7, #20
 800cc50:	4611      	mov	r1, r2
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7fe fefd 	bl	800ba52 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800cc58:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cc5c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	d009      	beq.n	800cc7a <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800cc66:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cc6a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cc6e:	f107 0014 	add.w	r0, r7, #20
 800cc72:	2210      	movs	r2, #16
 800cc74:	6819      	ldr	r1, [r3, #0]
 800cc76:	f7fe fefb 	bl	800ba70 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800cc7a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cc7e:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800cc82:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cc86:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800cc8a:	f107 0014 	add.w	r0, r7, #20
 800cc8e:	6812      	ldr	r2, [r2, #0]
 800cc90:	6819      	ldr	r1, [r3, #0]
 800cc92:	f7fe feed 	bl	800ba70 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800cc96:	f107 0214 	add.w	r2, r7, #20
 800cc9a:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800cc9e:	4611      	mov	r1, r2
 800cca0:	4618      	mov	r0, r3
 800cca2:	f7fe ffa7 	bl	800bbf4 <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800cca6:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800ccaa:	461a      	mov	r2, r3
 800ccac:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800ccb0:	021b      	lsls	r3, r3, #8
 800ccb2:	431a      	orrs	r2, r3
 800ccb4:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800ccb8:	041b      	lsls	r3, r3, #16
 800ccba:	431a      	orrs	r2, r3
 800ccbc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800ccc0:	061b      	lsls	r3, r3, #24
 800ccc2:	431a      	orrs	r2, r3
 800ccc4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800ccc8:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800ccca:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	bd90      	pop	{r4, r7, pc}

0800ccd8 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800ccd8:	b580      	push	{r7, lr}
 800ccda:	b082      	sub	sp, #8
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d101      	bne.n	800ccea <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cce6:	2302      	movs	r3, #2
 800cce8:	e00a      	b.n	800cd00 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800ccea:	4a07      	ldr	r2, [pc, #28]	@ (800cd08 <SecureElementInit+0x30>)
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800ccf0:	4b05      	ldr	r3, [pc, #20]	@ (800cd08 <SecureElementInit+0x30>)
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	22d8      	movs	r2, #216	@ 0xd8
 800ccf6:	4905      	ldr	r1, [pc, #20]	@ (800cd0c <SecureElementInit+0x34>)
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	f00e f948 	bl	801af8e <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800ccfe:	2300      	movs	r3, #0
}
 800cd00:	4618      	mov	r0, r3
 800cd02:	3708      	adds	r7, #8
 800cd04:	46bd      	mov	sp, r7
 800cd06:	bd80      	pop	{r7, pc}
 800cd08:	20000a0c 	.word	0x20000a0c
 800cd0c:	08024088 	.word	0x08024088

0800cd10 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800cd10:	b580      	push	{r7, lr}
 800cd12:	b086      	sub	sp, #24
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	6078      	str	r0, [r7, #4]
 800cd18:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800cd1e:	f107 030c 	add.w	r3, r7, #12
 800cd22:	4618      	mov	r0, r3
 800cd24:	f000 fa98 	bl	800d258 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800cd28:	f107 0308 	add.w	r3, r7, #8
 800cd2c:	4619      	mov	r1, r3
 800cd2e:	2001      	movs	r0, #1
 800cd30:	f000 faf4 	bl	800d31c <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d024      	beq.n	800cd84 <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800cd3e:	2300      	movs	r3, #0
 800cd40:	75bb      	strb	r3, [r7, #22]
 800cd42:	e00c      	b.n	800cd5e <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800cd44:	7dbb      	ldrb	r3, [r7, #22]
 800cd46:	3318      	adds	r3, #24
 800cd48:	443b      	add	r3, r7
 800cd4a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d002      	beq.n	800cd58 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800cd52:	2301      	movs	r3, #1
 800cd54:	75fb      	strb	r3, [r7, #23]
                break;
 800cd56:	e005      	b.n	800cd64 <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800cd58:	7dbb      	ldrb	r3, [r7, #22]
 800cd5a:	3301      	adds	r3, #1
 800cd5c:	75bb      	strb	r3, [r7, #22]
 800cd5e:	7dbb      	ldrb	r3, [r7, #22]
 800cd60:	2b07      	cmp	r3, #7
 800cd62:	d9ef      	bls.n	800cd44 <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800cd64:	7dfb      	ldrb	r3, [r7, #23]
 800cd66:	f083 0301 	eor.w	r3, r3, #1
 800cd6a:	b2db      	uxtb	r3, r3
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d009      	beq.n	800cd84 <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800cd70:	f107 020c 	add.w	r2, r7, #12
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	4610      	mov	r0, r2
 800cd78:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800cd7a:	f107 030c 	add.w	r3, r7, #12
 800cd7e:	4618      	mov	r0, r3
 800cd80:	f000 fa52 	bl	800d228 <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d00c      	beq.n	800cda4 <SecureElementInitMcuID+0x94>
 800cd8a:	68bb      	ldr	r3, [r7, #8]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d109      	bne.n	800cda4 <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800cd90:	f107 0208 	add.w	r2, r7, #8
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	4610      	mov	r0, r2
 800cd98:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800cd9a:	68bb      	ldr	r3, [r7, #8]
 800cd9c:	4619      	mov	r1, r3
 800cd9e:	2001      	movs	r0, #1
 800cda0:	f000 faa2 	bl	800d2e8 <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800cda4:	2300      	movs	r3, #0
}
 800cda6:	4618      	mov	r0, r3
 800cda8:	3718      	adds	r7, #24
 800cdaa:	46bd      	mov	sp, r7
 800cdac:	bd80      	pop	{r7, pc}
	...

0800cdb0 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800cdb0:	b480      	push	{r7}
 800cdb2:	b085      	sub	sp, #20
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	6039      	str	r1, [r7, #0]
 800cdba:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	73fb      	strb	r3, [r7, #15]
 800cdc0:	e01a      	b.n	800cdf8 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800cdc2:	4b12      	ldr	r3, [pc, #72]	@ (800ce0c <SecureElementGetKeyByID+0x5c>)
 800cdc4:	6819      	ldr	r1, [r3, #0]
 800cdc6:	7bfa      	ldrb	r2, [r7, #15]
 800cdc8:	4613      	mov	r3, r2
 800cdca:	011b      	lsls	r3, r3, #4
 800cdcc:	4413      	add	r3, r2
 800cdce:	440b      	add	r3, r1
 800cdd0:	3318      	adds	r3, #24
 800cdd2:	781b      	ldrb	r3, [r3, #0]
 800cdd4:	79fa      	ldrb	r2, [r7, #7]
 800cdd6:	429a      	cmp	r2, r3
 800cdd8:	d10b      	bne.n	800cdf2 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800cdda:	4b0c      	ldr	r3, [pc, #48]	@ (800ce0c <SecureElementGetKeyByID+0x5c>)
 800cddc:	6819      	ldr	r1, [r3, #0]
 800cdde:	7bfa      	ldrb	r2, [r7, #15]
 800cde0:	4613      	mov	r3, r2
 800cde2:	011b      	lsls	r3, r3, #4
 800cde4:	4413      	add	r3, r2
 800cde6:	3318      	adds	r3, #24
 800cde8:	18ca      	adds	r2, r1, r3
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800cdee:	2300      	movs	r3, #0
 800cdf0:	e006      	b.n	800ce00 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cdf2:	7bfb      	ldrb	r3, [r7, #15]
 800cdf4:	3301      	adds	r3, #1
 800cdf6:	73fb      	strb	r3, [r7, #15]
 800cdf8:	7bfb      	ldrb	r3, [r7, #15]
 800cdfa:	2b0a      	cmp	r3, #10
 800cdfc:	d9e1      	bls.n	800cdc2 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800cdfe:	2303      	movs	r3, #3
}
 800ce00:	4618      	mov	r0, r3
 800ce02:	3714      	adds	r7, #20
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bc80      	pop	{r7}
 800ce08:	4770      	bx	lr
 800ce0a:	bf00      	nop
 800ce0c:	20000a0c 	.word	0x20000a0c

0800ce10 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800ce14:	2000      	movs	r0, #0
 800ce16:	f7ff fdab 	bl	800c970 <PrintKey>
    PrintKey( NWK_KEY );
 800ce1a:	2001      	movs	r0, #1
 800ce1c:	f7ff fda8 	bl	800c970 <PrintKey>
    PrintKey( APP_S_KEY );
 800ce20:	2009      	movs	r0, #9
 800ce22:	f7ff fda5 	bl	800c970 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800ce26:	2008      	movs	r0, #8
 800ce28:	f7ff fda2 	bl	800c970 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800ce2c:	2000      	movs	r0, #0
 800ce2e:	f7ff fe2d 	bl	800ca8c <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800ce32:	2300      	movs	r3, #0
}
 800ce34:	4618      	mov	r0, r3
 800ce36:	bd80      	pop	{r7, pc}

0800ce38 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b082      	sub	sp, #8
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	4603      	mov	r3, r0
 800ce40:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800ce42:	200b      	movs	r0, #11
 800ce44:	f7ff fd94 	bl	800c970 <PrintKey>
    PrintKey( MC_KE_KEY );
 800ce48:	200c      	movs	r0, #12
 800ce4a:	f7ff fd91 	bl	800c970 <PrintKey>
    PrintKey( APP_S_KEY );
 800ce4e:	2009      	movs	r0, #9
 800ce50:	f7ff fd8e 	bl	800c970 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800ce54:	2008      	movs	r0, #8
 800ce56:	f7ff fd8b 	bl	800c970 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800ce5a:	200a      	movs	r0, #10
 800ce5c:	f7ff fd88 	bl	800c970 <PrintKey>
    PrintIds( mode );
 800ce60:	79fb      	ldrb	r3, [r7, #7]
 800ce62:	4618      	mov	r0, r3
 800ce64:	f7ff fe12 	bl	800ca8c <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800ce68:	2300      	movs	r3, #0
}
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	3708      	adds	r7, #8
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bd80      	pop	{r7, pc}
	...

0800ce74 <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b088      	sub	sp, #32
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	6039      	str	r1, [r7, #0]
 800ce7e:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d101      	bne.n	800ce8a <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800ce86:	2302      	movs	r3, #2
 800ce88:	e04c      	b.n	800cf24 <SecureElementSetKey+0xb0>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	77fb      	strb	r3, [r7, #31]
 800ce8e:	e045      	b.n	800cf1c <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800ce90:	4b26      	ldr	r3, [pc, #152]	@ (800cf2c <SecureElementSetKey+0xb8>)
 800ce92:	6819      	ldr	r1, [r3, #0]
 800ce94:	7ffa      	ldrb	r2, [r7, #31]
 800ce96:	4613      	mov	r3, r2
 800ce98:	011b      	lsls	r3, r3, #4
 800ce9a:	4413      	add	r3, r2
 800ce9c:	440b      	add	r3, r1
 800ce9e:	3318      	adds	r3, #24
 800cea0:	781b      	ldrb	r3, [r3, #0]
 800cea2:	79fa      	ldrb	r2, [r7, #7]
 800cea4:	429a      	cmp	r2, r3
 800cea6:	d136      	bne.n	800cf16 <SecureElementSetKey+0xa2>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800cea8:	79fb      	ldrb	r3, [r7, #7]
 800ceaa:	2b0d      	cmp	r3, #13
 800ceac:	d123      	bne.n	800cef6 <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800ceae:	2306      	movs	r3, #6
 800ceb0:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	60fb      	str	r3, [r7, #12]
 800ceb6:	f107 0310 	add.w	r3, r7, #16
 800ceba:	2200      	movs	r2, #0
 800cebc:	601a      	str	r2, [r3, #0]
 800cebe:	605a      	str	r2, [r3, #4]
 800cec0:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800cec2:	f107 030c 	add.w	r3, r7, #12
 800cec6:	220c      	movs	r2, #12
 800cec8:	2110      	movs	r1, #16
 800ceca:	6838      	ldr	r0, [r7, #0]
 800cecc:	f000 f876 	bl	800cfbc <SecureElementAesEncrypt>
 800ced0:	4603      	mov	r3, r0
 800ced2:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800ced4:	4b15      	ldr	r3, [pc, #84]	@ (800cf2c <SecureElementSetKey+0xb8>)
 800ced6:	6819      	ldr	r1, [r3, #0]
 800ced8:	7ffa      	ldrb	r2, [r7, #31]
 800ceda:	4613      	mov	r3, r2
 800cedc:	011b      	lsls	r3, r3, #4
 800cede:	4413      	add	r3, r2
 800cee0:	3318      	adds	r3, #24
 800cee2:	440b      	add	r3, r1
 800cee4:	3301      	adds	r3, #1
 800cee6:	f107 010c 	add.w	r1, r7, #12
 800ceea:	2210      	movs	r2, #16
 800ceec:	4618      	mov	r0, r3
 800ceee:	f00e f84e 	bl	801af8e <memcpy1>
                return retval;
 800cef2:	7fbb      	ldrb	r3, [r7, #30]
 800cef4:	e016      	b.n	800cf24 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800cef6:	4b0d      	ldr	r3, [pc, #52]	@ (800cf2c <SecureElementSetKey+0xb8>)
 800cef8:	6819      	ldr	r1, [r3, #0]
 800cefa:	7ffa      	ldrb	r2, [r7, #31]
 800cefc:	4613      	mov	r3, r2
 800cefe:	011b      	lsls	r3, r3, #4
 800cf00:	4413      	add	r3, r2
 800cf02:	3318      	adds	r3, #24
 800cf04:	440b      	add	r3, r1
 800cf06:	3301      	adds	r3, #1
 800cf08:	2210      	movs	r2, #16
 800cf0a:	6839      	ldr	r1, [r7, #0]
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	f00e f83e 	bl	801af8e <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800cf12:	2300      	movs	r3, #0
 800cf14:	e006      	b.n	800cf24 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cf16:	7ffb      	ldrb	r3, [r7, #31]
 800cf18:	3301      	adds	r3, #1
 800cf1a:	77fb      	strb	r3, [r7, #31]
 800cf1c:	7ffb      	ldrb	r3, [r7, #31]
 800cf1e:	2b0a      	cmp	r3, #10
 800cf20:	d9b6      	bls.n	800ce90 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800cf22:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	3720      	adds	r7, #32
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	bd80      	pop	{r7, pc}
 800cf2c:	20000a0c 	.word	0x20000a0c

0800cf30 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b086      	sub	sp, #24
 800cf34:	af02      	add	r7, sp, #8
 800cf36:	60f8      	str	r0, [r7, #12]
 800cf38:	60b9      	str	r1, [r7, #8]
 800cf3a:	607a      	str	r2, [r7, #4]
 800cf3c:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800cf3e:	78fb      	ldrb	r3, [r7, #3]
 800cf40:	2b0b      	cmp	r3, #11
 800cf42:	d901      	bls.n	800cf48 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800cf44:	2303      	movs	r3, #3
 800cf46:	e009      	b.n	800cf5c <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800cf48:	78fa      	ldrb	r2, [r7, #3]
 800cf4a:	69bb      	ldr	r3, [r7, #24]
 800cf4c:	9300      	str	r3, [sp, #0]
 800cf4e:	4613      	mov	r3, r2
 800cf50:	687a      	ldr	r2, [r7, #4]
 800cf52:	68b9      	ldr	r1, [r7, #8]
 800cf54:	68f8      	ldr	r0, [r7, #12]
 800cf56:	f7ff fe37 	bl	800cbc8 <ComputeCmac>
 800cf5a:	4603      	mov	r3, r0
}
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	3710      	adds	r7, #16
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bd80      	pop	{r7, pc}

0800cf64 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b088      	sub	sp, #32
 800cf68:	af02      	add	r7, sp, #8
 800cf6a:	60f8      	str	r0, [r7, #12]
 800cf6c:	60b9      	str	r1, [r7, #8]
 800cf6e:	607a      	str	r2, [r7, #4]
 800cf70:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d101      	bne.n	800cf7c <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cf78:	2302      	movs	r3, #2
 800cf7a:	e01b      	b.n	800cfb4 <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800cf7c:	2306      	movs	r3, #6
 800cf7e:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800cf80:	2300      	movs	r3, #0
 800cf82:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800cf84:	78fa      	ldrb	r2, [r7, #3]
 800cf86:	f107 0310 	add.w	r3, r7, #16
 800cf8a:	9300      	str	r3, [sp, #0]
 800cf8c:	4613      	mov	r3, r2
 800cf8e:	68ba      	ldr	r2, [r7, #8]
 800cf90:	68f9      	ldr	r1, [r7, #12]
 800cf92:	2000      	movs	r0, #0
 800cf94:	f7ff fe18 	bl	800cbc8 <ComputeCmac>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800cf9c:	7dfb      	ldrb	r3, [r7, #23]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d001      	beq.n	800cfa6 <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800cfa2:	7dfb      	ldrb	r3, [r7, #23]
 800cfa4:	e006      	b.n	800cfb4 <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	687a      	ldr	r2, [r7, #4]
 800cfaa:	429a      	cmp	r2, r3
 800cfac:	d001      	beq.n	800cfb2 <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800cfae:	2301      	movs	r3, #1
 800cfb0:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800cfb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3718      	adds	r7, #24
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}

0800cfbc <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b0c2      	sub	sp, #264	@ 0x108
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	60f8      	str	r0, [r7, #12]
 800cfc4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800cfc8:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800cfcc:	6001      	str	r1, [r0, #0]
 800cfce:	4611      	mov	r1, r2
 800cfd0:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800cfd4:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800cfd8:	6013      	str	r3, [r2, #0]
 800cfda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cfde:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800cfe2:	460a      	mov	r2, r1
 800cfe4:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d006      	beq.n	800cffa <SecureElementAesEncrypt+0x3e>
 800cfec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800cff0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d101      	bne.n	800cffe <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cffa:	2302      	movs	r3, #2
 800cffc:	e059      	b.n	800d0b2 <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800cffe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d002:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f003 030f 	and.w	r3, r3, #15
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d001      	beq.n	800d014 <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d010:	2305      	movs	r3, #5
 800d012:	e04e      	b.n	800d0b2 <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800d014:	f107 0314 	add.w	r3, r7, #20
 800d018:	22f0      	movs	r2, #240	@ 0xf0
 800d01a:	2100      	movs	r1, #0
 800d01c:	4618      	mov	r0, r3
 800d01e:	f00d fff1 	bl	801b004 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800d022:	f107 0210 	add.w	r2, r7, #16
 800d026:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d02a:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d02e:	781b      	ldrb	r3, [r3, #0]
 800d030:	4611      	mov	r1, r2
 800d032:	4618      	mov	r0, r3
 800d034:	f7ff fd98 	bl	800cb68 <GetKeyByID>
 800d038:	4603      	mov	r3, r0
 800d03a:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d03e:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800d042:	2b00      	cmp	r3, #0
 800d044:	d133      	bne.n	800d0ae <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800d046:	693b      	ldr	r3, [r7, #16]
 800d048:	3301      	adds	r3, #1
 800d04a:	f107 0214 	add.w	r2, r7, #20
 800d04e:	2110      	movs	r1, #16
 800d050:	4618      	mov	r0, r3
 800d052:	f7ff fb65 	bl	800c720 <lorawan_aes_set_key>

        uint8_t block = 0;
 800d056:	2300      	movs	r3, #0
 800d058:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800d05c:	e020      	b.n	800d0a0 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800d05e:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d062:	68fa      	ldr	r2, [r7, #12]
 800d064:	18d0      	adds	r0, r2, r3
 800d066:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d06a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d06e:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d072:	6812      	ldr	r2, [r2, #0]
 800d074:	4413      	add	r3, r2
 800d076:	f107 0214 	add.w	r2, r7, #20
 800d07a:	4619      	mov	r1, r3
 800d07c:	f7ff fc2e 	bl	800c8dc <lorawan_aes_encrypt>
            block = block + 16;
 800d080:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d084:	3310      	adds	r3, #16
 800d086:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800d08a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d08e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d092:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d096:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800d09a:	6812      	ldr	r2, [r2, #0]
 800d09c:	3a10      	subs	r2, #16
 800d09e:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800d0a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d0a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d1d7      	bne.n	800d05e <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800d0ae:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}

0800d0bc <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b088      	sub	sp, #32
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
 800d0c4:	460b      	mov	r3, r1
 800d0c6:	70fb      	strb	r3, [r7, #3]
 800d0c8:	4613      	mov	r3, r2
 800d0ca:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d101      	bne.n	800d0d6 <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d0d2:	2302      	movs	r3, #2
 800d0d4:	e02e      	b.n	800d134 <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800d0d6:	2306      	movs	r3, #6
 800d0d8:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800d0da:	78bb      	ldrb	r3, [r7, #2]
 800d0dc:	2b0c      	cmp	r3, #12
 800d0de:	d104      	bne.n	800d0ea <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800d0e0:	78fb      	ldrb	r3, [r7, #3]
 800d0e2:	2b0b      	cmp	r3, #11
 800d0e4:	d001      	beq.n	800d0ea <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d0e6:	2303      	movs	r3, #3
 800d0e8:	e024      	b.n	800d134 <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	60fb      	str	r3, [r7, #12]
 800d0ee:	f107 0310 	add.w	r3, r7, #16
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	601a      	str	r2, [r3, #0]
 800d0f6:	605a      	str	r2, [r3, #4]
 800d0f8:	609a      	str	r2, [r3, #8]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800d0fa:	f107 030c 	add.w	r3, r7, #12
 800d0fe:	78fa      	ldrb	r2, [r7, #3]
 800d100:	2110      	movs	r1, #16
 800d102:	6878      	ldr	r0, [r7, #4]
 800d104:	f7ff ff5a 	bl	800cfbc <SecureElementAesEncrypt>
 800d108:	4603      	mov	r3, r0
 800d10a:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d10c:	7ffb      	ldrb	r3, [r7, #31]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d001      	beq.n	800d116 <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800d112:	7ffb      	ldrb	r3, [r7, #31]
 800d114:	e00e      	b.n	800d134 <SecureElementDeriveAndStoreKey+0x78>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800d116:	f107 020c 	add.w	r2, r7, #12
 800d11a:	78bb      	ldrb	r3, [r7, #2]
 800d11c:	4611      	mov	r1, r2
 800d11e:	4618      	mov	r0, r3
 800d120:	f7ff fea8 	bl	800ce74 <SecureElementSetKey>
 800d124:	4603      	mov	r3, r0
 800d126:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d128:	7ffb      	ldrb	r3, [r7, #31]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d001      	beq.n	800d132 <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800d12e:	7ffb      	ldrb	r3, [r7, #31]
 800d130:	e000      	b.n	800d134 <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d132:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d134:	4618      	mov	r0, r3
 800d136:	3720      	adds	r7, #32
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}

0800d13c <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b086      	sub	sp, #24
 800d140:	af00      	add	r7, sp, #0
 800d142:	60b9      	str	r1, [r7, #8]
 800d144:	607b      	str	r3, [r7, #4]
 800d146:	4603      	mov	r3, r0
 800d148:	73fb      	strb	r3, [r7, #15]
 800d14a:	4613      	mov	r3, r2
 800d14c:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d005      	beq.n	800d160 <SecureElementProcessJoinAccept+0x24>
 800d154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d156:	2b00      	cmp	r3, #0
 800d158:	d002      	beq.n	800d160 <SecureElementProcessJoinAccept+0x24>
 800d15a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d101      	bne.n	800d164 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d160:	2302      	movs	r3, #2
 800d162:	e05c      	b.n	800d21e <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800d164:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d168:	2b21      	cmp	r3, #33	@ 0x21
 800d16a:	d901      	bls.n	800d170 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d16c:	2305      	movs	r3, #5
 800d16e:	e056      	b.n	800d21e <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800d170:	2301      	movs	r3, #1
 800d172:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800d174:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d178:	b29b      	uxth	r3, r3
 800d17a:	461a      	mov	r2, r3
 800d17c:	6879      	ldr	r1, [r7, #4]
 800d17e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d180:	f00d ff05 	bl	801af8e <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	1c58      	adds	r0, r3, #1
 800d188:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d18c:	3b01      	subs	r3, #1
 800d18e:	4619      	mov	r1, r3
 800d190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d192:	3301      	adds	r3, #1
 800d194:	7dfa      	ldrb	r2, [r7, #23]
 800d196:	f7ff ff11 	bl	800cfbc <SecureElementAesEncrypt>
 800d19a:	4603      	mov	r3, r0
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d001      	beq.n	800d1a4 <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800d1a0:	2307      	movs	r3, #7
 800d1a2:	e03c      	b.n	800d21e <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800d1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1a6:	330b      	adds	r3, #11
 800d1a8:	781b      	ldrb	r3, [r3, #0]
 800d1aa:	09db      	lsrs	r3, r3, #7
 800d1ac:	b2da      	uxtb	r2, r3
 800d1ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1b0:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800d1b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d1b6:	3b04      	subs	r3, #4
 800d1b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1ba:	4413      	add	r3, r2
 800d1bc:	781b      	ldrb	r3, [r3, #0]
 800d1be:	4619      	mov	r1, r3
 800d1c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d1c4:	3b03      	subs	r3, #3
 800d1c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d1c8:	4413      	add	r3, r2
 800d1ca:	781b      	ldrb	r3, [r3, #0]
 800d1cc:	021b      	lsls	r3, r3, #8
 800d1ce:	ea41 0203 	orr.w	r2, r1, r3
 800d1d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d1d6:	3b02      	subs	r3, #2
 800d1d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d1da:	440b      	add	r3, r1
 800d1dc:	781b      	ldrb	r3, [r3, #0]
 800d1de:	041b      	lsls	r3, r3, #16
 800d1e0:	431a      	orrs	r2, r3
 800d1e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d1e6:	3b01      	subs	r3, #1
 800d1e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d1ea:	440b      	add	r3, r1
 800d1ec:	781b      	ldrb	r3, [r3, #0]
 800d1ee:	061b      	lsls	r3, r3, #24
 800d1f0:	4313      	orrs	r3, r2
 800d1f2:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800d1f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1f6:	781b      	ldrb	r3, [r3, #0]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d10d      	bne.n	800d218 <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800d1fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d200:	3b04      	subs	r3, #4
 800d202:	4619      	mov	r1, r3
 800d204:	2301      	movs	r3, #1
 800d206:	693a      	ldr	r2, [r7, #16]
 800d208:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d20a:	f7ff feab 	bl	800cf64 <SecureElementVerifyAesCmac>
 800d20e:	4603      	mov	r3, r0
 800d210:	2b00      	cmp	r3, #0
 800d212:	d003      	beq.n	800d21c <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800d214:	2301      	movs	r3, #1
 800d216:	e002      	b.n	800d21e <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800d218:	2304      	movs	r3, #4
 800d21a:	e000      	b.n	800d21e <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d21c:	2300      	movs	r3, #0
}
 800d21e:	4618      	mov	r0, r3
 800d220:	3718      	adds	r7, #24
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}
	...

0800d228 <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b082      	sub	sp, #8
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d101      	bne.n	800d23a <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d236:	2302      	movs	r3, #2
 800d238:	e007      	b.n	800d24a <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800d23a:	4b06      	ldr	r3, [pc, #24]	@ (800d254 <SecureElementSetDevEui+0x2c>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	2208      	movs	r2, #8
 800d240:	6879      	ldr	r1, [r7, #4]
 800d242:	4618      	mov	r0, r3
 800d244:	f00d fea3 	bl	801af8e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d248:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	3708      	adds	r7, #8
 800d24e:	46bd      	mov	sp, r7
 800d250:	bd80      	pop	{r7, pc}
 800d252:	bf00      	nop
 800d254:	20000a0c 	.word	0x20000a0c

0800d258 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b082      	sub	sp, #8
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	2b00      	cmp	r3, #0
 800d264:	d101      	bne.n	800d26a <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d266:	2302      	movs	r3, #2
 800d268:	e007      	b.n	800d27a <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800d26a:	4b06      	ldr	r3, [pc, #24]	@ (800d284 <SecureElementGetDevEui+0x2c>)
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	2208      	movs	r2, #8
 800d270:	4619      	mov	r1, r3
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f00d fe8b 	bl	801af8e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d278:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d27a:	4618      	mov	r0, r3
 800d27c:	3708      	adds	r7, #8
 800d27e:	46bd      	mov	sp, r7
 800d280:	bd80      	pop	{r7, pc}
 800d282:	bf00      	nop
 800d284:	20000a0c 	.word	0x20000a0c

0800d288 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b082      	sub	sp, #8
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d101      	bne.n	800d29a <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d296:	2302      	movs	r3, #2
 800d298:	e008      	b.n	800d2ac <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800d29a:	4b06      	ldr	r3, [pc, #24]	@ (800d2b4 <SecureElementSetJoinEui+0x2c>)
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	3308      	adds	r3, #8
 800d2a0:	2208      	movs	r2, #8
 800d2a2:	6879      	ldr	r1, [r7, #4]
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f00d fe72 	bl	801af8e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d2aa:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3708      	adds	r7, #8
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}
 800d2b4:	20000a0c 	.word	0x20000a0c

0800d2b8 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b082      	sub	sp, #8
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d101      	bne.n	800d2ca <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d2c6:	2302      	movs	r3, #2
 800d2c8:	e008      	b.n	800d2dc <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800d2ca:	4b06      	ldr	r3, [pc, #24]	@ (800d2e4 <SecureElementGetJoinEui+0x2c>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	3308      	adds	r3, #8
 800d2d0:	2208      	movs	r2, #8
 800d2d2:	4619      	mov	r1, r3
 800d2d4:	6878      	ldr	r0, [r7, #4]
 800d2d6:	f00d fe5a 	bl	801af8e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d2da:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	3708      	adds	r7, #8
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	bd80      	pop	{r7, pc}
 800d2e4:	20000a0c 	.word	0x20000a0c

0800d2e8 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800d2e8:	b480      	push	{r7}
 800d2ea:	b083      	sub	sp, #12
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	6039      	str	r1, [r7, #0]
 800d2f2:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800d2f4:	79fb      	ldrb	r3, [r7, #7]
 800d2f6:	2b02      	cmp	r3, #2
 800d2f8:	d104      	bne.n	800d304 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800d2fa:	4b07      	ldr	r3, [pc, #28]	@ (800d318 <SecureElementSetDevAddr+0x30>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	683a      	ldr	r2, [r7, #0]
 800d300:	611a      	str	r2, [r3, #16]
 800d302:	e003      	b.n	800d30c <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800d304:	4b04      	ldr	r3, [pc, #16]	@ (800d318 <SecureElementSetDevAddr+0x30>)
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	683a      	ldr	r2, [r7, #0]
 800d30a:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800d30c:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d30e:	4618      	mov	r0, r3
 800d310:	370c      	adds	r7, #12
 800d312:	46bd      	mov	sp, r7
 800d314:	bc80      	pop	{r7}
 800d316:	4770      	bx	lr
 800d318:	20000a0c 	.word	0x20000a0c

0800d31c <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800d31c:	b480      	push	{r7}
 800d31e:	b083      	sub	sp, #12
 800d320:	af00      	add	r7, sp, #0
 800d322:	4603      	mov	r3, r0
 800d324:	6039      	str	r1, [r7, #0]
 800d326:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d101      	bne.n	800d332 <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d32e:	2302      	movs	r3, #2
 800d330:	e00e      	b.n	800d350 <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800d332:	79fb      	ldrb	r3, [r7, #7]
 800d334:	2b02      	cmp	r3, #2
 800d336:	d105      	bne.n	800d344 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800d338:	4b08      	ldr	r3, [pc, #32]	@ (800d35c <SecureElementGetDevAddr+0x40>)
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	691a      	ldr	r2, [r3, #16]
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	601a      	str	r2, [r3, #0]
 800d342:	e004      	b.n	800d34e <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800d344:	4b05      	ldr	r3, [pc, #20]	@ (800d35c <SecureElementGetDevAddr+0x40>)
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	695a      	ldr	r2, [r3, #20]
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800d34e:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d350:	4618      	mov	r0, r3
 800d352:	370c      	adds	r7, #12
 800d354:	46bd      	mov	sp, r7
 800d356:	bc80      	pop	{r7}
 800d358:	4770      	bx	lr
 800d35a:	bf00      	nop
 800d35c:	20000a0c 	.word	0x20000a0c

0800d360 <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b082      	sub	sp, #8
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
 800d368:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800d36a:	4a29      	ldr	r2, [pc, #164]	@ (800d410 <LmHandlerInit+0xb0>)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800d370:	4b28      	ldr	r3, [pc, #160]	@ (800d414 <LmHandlerInit+0xb4>)
 800d372:	4a29      	ldr	r2, [pc, #164]	@ (800d418 <LmHandlerInit+0xb8>)
 800d374:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800d376:	4b27      	ldr	r3, [pc, #156]	@ (800d414 <LmHandlerInit+0xb4>)
 800d378:	4a28      	ldr	r2, [pc, #160]	@ (800d41c <LmHandlerInit+0xbc>)
 800d37a:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800d37c:	4b25      	ldr	r3, [pc, #148]	@ (800d414 <LmHandlerInit+0xb4>)
 800d37e:	4a28      	ldr	r2, [pc, #160]	@ (800d420 <LmHandlerInit+0xc0>)
 800d380:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800d382:	4b24      	ldr	r3, [pc, #144]	@ (800d414 <LmHandlerInit+0xb4>)
 800d384:	4a27      	ldr	r2, [pc, #156]	@ (800d424 <LmHandlerInit+0xc4>)
 800d386:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800d388:	4b21      	ldr	r3, [pc, #132]	@ (800d410 <LmHandlerInit+0xb0>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	4a26      	ldr	r2, [pc, #152]	@ (800d428 <LmHandlerInit+0xc8>)
 800d390:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800d392:	4b1f      	ldr	r3, [pc, #124]	@ (800d410 <LmHandlerInit+0xb0>)
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	685b      	ldr	r3, [r3, #4]
 800d398:	4a23      	ldr	r2, [pc, #140]	@ (800d428 <LmHandlerInit+0xc8>)
 800d39a:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800d39c:	4b1c      	ldr	r3, [pc, #112]	@ (800d410 <LmHandlerInit+0xb0>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	689b      	ldr	r3, [r3, #8]
 800d3a2:	4a21      	ldr	r2, [pc, #132]	@ (800d428 <LmHandlerInit+0xc8>)
 800d3a4:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800d3a6:	4b1a      	ldr	r3, [pc, #104]	@ (800d410 <LmHandlerInit+0xb0>)
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	68db      	ldr	r3, [r3, #12]
 800d3ac:	4a1e      	ldr	r2, [pc, #120]	@ (800d428 <LmHandlerInit+0xc8>)
 800d3ae:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800d3b0:	4b1d      	ldr	r3, [pc, #116]	@ (800d428 <LmHandlerInit+0xc8>)
 800d3b2:	4a1e      	ldr	r2, [pc, #120]	@ (800d42c <LmHandlerInit+0xcc>)
 800d3b4:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800d3b6:	4b16      	ldr	r3, [pc, #88]	@ (800d410 <LmHandlerInit+0xb0>)
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	699b      	ldr	r3, [r3, #24]
 800d3bc:	4a1a      	ldr	r2, [pc, #104]	@ (800d428 <LmHandlerInit+0xc8>)
 800d3be:	6153      	str	r3, [r2, #20]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	4a1b      	ldr	r2, [pc, #108]	@ (800d430 <LmHandlerInit+0xd0>)
 800d3c4:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800d3c6:	4b12      	ldr	r3, [pc, #72]	@ (800d410 <LmHandlerInit+0xb0>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3cc:	4a18      	ldr	r2, [pc, #96]	@ (800d430 <LmHandlerInit+0xd0>)
 800d3ce:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
 800d3d0:	4b17      	ldr	r3, [pc, #92]	@ (800d430 <LmHandlerInit+0xd0>)
 800d3d2:	4a18      	ldr	r2, [pc, #96]	@ (800d434 <LmHandlerInit+0xd4>)
 800d3d4:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
 800d3d6:	4b16      	ldr	r3, [pc, #88]	@ (800d430 <LmHandlerInit+0xd0>)
 800d3d8:	4a17      	ldr	r2, [pc, #92]	@ (800d438 <LmHandlerInit+0xd8>)
 800d3da:	60da      	str	r2, [r3, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800d3dc:	4914      	ldr	r1, [pc, #80]	@ (800d430 <LmHandlerInit+0xd0>)
 800d3de:	2000      	movs	r0, #0
 800d3e0:	f000 fdc0 	bl	800df64 <LmHandlerPackageRegister>
 800d3e4:	4603      	mov	r3, r0
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d002      	beq.n	800d3f0 <LmHandlerInit+0x90>
    {
        return LORAMAC_HANDLER_ERROR;
 800d3ea:	f04f 33ff 	mov.w	r3, #4294967295
 800d3ee:	e00a      	b.n	800d406 <LmHandlerInit+0xa6>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800d3f0:	463b      	mov	r3, r7
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	f001 fd36 	bl	800ee64 <LmhpPackagesRegistrationInit>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d002      	beq.n	800d404 <LmHandlerInit+0xa4>
    {
        return LORAMAC_HANDLER_ERROR;
 800d3fe:	f04f 33ff 	mov.w	r3, #4294967295
 800d402:	e000      	b.n	800d406 <LmHandlerInit+0xa6>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d404:	2300      	movs	r3, #0
}
 800d406:	4618      	mov	r0, r3
 800d408:	3708      	adds	r7, #8
 800d40a:	46bd      	mov	sp, r7
 800d40c:	bd80      	pop	{r7, pc}
 800d40e:	bf00      	nop
 800d410:	20000a64 	.word	0x20000a64
 800d414:	20000a68 	.word	0x20000a68
 800d418:	0800dc3d 	.word	0x0800dc3d
 800d41c:	0800dcb1 	.word	0x0800dcb1
 800d420:	0800dd81 	.word	0x0800dd81
 800d424:	0800ded1 	.word	0x0800ded1
 800d428:	20000a78 	.word	0x20000a78
 800d42c:	0800e411 	.word	0x0800e411
 800d430:	20000a28 	.word	0x20000a28
 800d434:	0800e225 	.word	0x0800e225
 800d438:	0800e25d 	.word	0x0800e25d

0800d43c <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b092      	sub	sp, #72	@ 0x48
 800d440:	af00      	add	r7, sp, #0
 800d442:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800d444:	2218      	movs	r2, #24
 800d446:	6879      	ldr	r1, [r7, #4]
 800d448:	488a      	ldr	r0, [pc, #552]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d44a:	f00d fda0 	bl	801af8e <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
 800d44e:	4b8a      	ldr	r3, [pc, #552]	@ (800d678 <LmHandlerConfigure+0x23c>)
 800d450:	2200      	movs	r2, #0
 800d452:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800d454:	f7fe faa2 	bl	800b99c <LoraInfo_GetPtr>
 800d458:	6478      	str	r0, [r7, #68]	@ 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800d45a:	4b86      	ldr	r3, [pc, #536]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d45c:	781b      	ldrb	r3, [r3, #0]
 800d45e:	461a      	mov	r2, r3
 800d460:	2301      	movs	r3, #1
 800d462:	4093      	lsls	r3, r2
 800d464:	461a      	mov	r2, r3
 800d466:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d468:	685b      	ldr	r3, [r3, #4]
 800d46a:	4013      	ands	r3, r2
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d107      	bne.n	800d480 <LmHandlerConfigure+0x44>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800d470:	4b82      	ldr	r3, [pc, #520]	@ (800d67c <LmHandlerConfigure+0x240>)
 800d472:	2201      	movs	r2, #1
 800d474:	2100      	movs	r1, #0
 800d476:	2000      	movs	r0, #0
 800d478:	f012 f8e0 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800d47c:	bf00      	nop
 800d47e:	e7fd      	b.n	800d47c <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800d480:	4b7c      	ldr	r3, [pc, #496]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	461a      	mov	r2, r3
 800d486:	497e      	ldr	r1, [pc, #504]	@ (800d680 <LmHandlerConfigure+0x244>)
 800d488:	487e      	ldr	r0, [pc, #504]	@ (800d684 <LmHandlerConfigure+0x248>)
 800d48a:	f005 f80d 	bl	80124a8 <LoRaMacInitialization>
 800d48e:	4603      	mov	r3, r0
 800d490:	2b00      	cmp	r3, #0
 800d492:	d002      	beq.n	800d49a <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d494:	f04f 33ff 	mov.w	r3, #4294967295
 800d498:	e0e8      	b.n	800d66c <LmHandlerConfigure+0x230>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 800d49a:	2327      	movs	r3, #39	@ 0x27
 800d49c:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d49e:	f107 0318 	add.w	r3, r7, #24
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	f005 fd8c 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>
 800d4a8:	4603      	mov	r3, r0
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d103      	bne.n	800d4b6 <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800d4ae:	4b76      	ldr	r3, [pc, #472]	@ (800d688 <LmHandlerConfigure+0x24c>)
 800d4b0:	2201      	movs	r2, #1
 800d4b2:	701a      	strb	r2, [r3, #0]
 800d4b4:	e02a      	b.n	800d50c <LmHandlerConfigure+0xd0>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800d4b6:	2328      	movs	r3, #40	@ 0x28
 800d4b8:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800d4ba:	4b74      	ldr	r3, [pc, #464]	@ (800d68c <LmHandlerConfigure+0x250>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	691b      	ldr	r3, [r3, #16]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d00c      	beq.n	800d4de <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d4c4:	f107 0318 	add.w	r3, r7, #24
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	f005 fba1 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800d4ce:	4b6f      	ldr	r3, [pc, #444]	@ (800d68c <LmHandlerConfigure+0x250>)
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	691b      	ldr	r3, [r3, #16]
 800d4d4:	69fa      	ldr	r2, [r7, #28]
 800d4d6:	f240 51cc 	movw	r1, #1484	@ 0x5cc
 800d4da:	4610      	mov	r0, r2
 800d4dc:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 800d4de:	2327      	movs	r3, #39	@ 0x27
 800d4e0:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d4e2:	f107 0318 	add.w	r3, r7, #24
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f005 fd6a 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d10c      	bne.n	800d50c <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d4f2:	2301      	movs	r3, #1
 800d4f4:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d4f6:	f107 0318 	add.w	r3, r7, #24
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f005 fb88 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800d500:	7f3b      	ldrb	r3, [r7, #28]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d002      	beq.n	800d50c <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800d506:	4b60      	ldr	r3, [pc, #384]	@ (800d688 <LmHandlerConfigure+0x24c>)
 800d508:	2201      	movs	r2, #1
 800d50a:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 800d50c:	4b5e      	ldr	r3, [pc, #376]	@ (800d688 <LmHandlerConfigure+0x24c>)
 800d50e:	781b      	ldrb	r3, [r3, #0]
 800d510:	2b00      	cmp	r3, #0
 800d512:	d02e      	beq.n	800d572 <LmHandlerConfigure+0x136>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800d514:	4b5d      	ldr	r3, [pc, #372]	@ (800d68c <LmHandlerConfigure+0x250>)
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	69db      	ldr	r3, [r3, #28]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d004      	beq.n	800d528 <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800d51e:	4b5b      	ldr	r3, [pc, #364]	@ (800d68c <LmHandlerConfigure+0x250>)
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	69db      	ldr	r3, [r3, #28]
 800d524:	2000      	movs	r0, #0
 800d526:	4798      	blx	r3
        }

        //BZ #156695
        if(( LmHandlerJoinStatus() == LORAMAC_HANDLER_SET) && LoRaMacIsStopped())
 800d528:	f000 f98e 	bl	800d848 <LmHandlerJoinStatus>
 800d52c:	4603      	mov	r3, r0
 800d52e:	2b01      	cmp	r3, #1
 800d530:	d106      	bne.n	800d540 <LmHandlerConfigure+0x104>
 800d532:	f002 fc99 	bl	800fe68 <LoRaMacIsStopped>
 800d536:	4603      	mov	r3, r0
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d001      	beq.n	800d540 <LmHandlerConfigure+0x104>
        { 
            LoRaMacStart();
 800d53c:	f005 fa6a 	bl	8012a14 <LoRaMacStart>
        }

        mibReq.Type = MIB_NVM_CTXS;
 800d540:	2327      	movs	r3, #39	@ 0x27
 800d542:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800d544:	f107 0318 	add.w	r3, r7, #24
 800d548:	4618      	mov	r0, r3
 800d54a:	f005 fb61 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800d54e:	69fb      	ldr	r3, [r7, #28]
 800d550:	643b      	str	r3, [r7, #64]	@ 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800d552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d554:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800d558:	4b46      	ldr	r3, [pc, #280]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d55a:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800d55c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d55e:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 800d562:	4b44      	ldr	r3, [pc, #272]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d564:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800d566:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d568:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 800d56c:	4b41      	ldr	r3, [pc, #260]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d56e:	709a      	strb	r2, [r3, #2]
 800d570:	e008      	b.n	800d584 <LmHandlerConfigure+0x148>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800d572:	2305      	movs	r3, #5
 800d574:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800d576:	2300      	movs	r3, #0
 800d578:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800d57a:	f107 0318 	add.w	r3, r7, #24
 800d57e:	4618      	mov	r0, r3
 800d580:	f005 fd1e 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800d584:	4b3e      	ldr	r3, [pc, #248]	@ (800d680 <LmHandlerConfigure+0x244>)
 800d586:	689b      	ldr	r3, [r3, #8]
 800d588:	4a3d      	ldr	r2, [pc, #244]	@ (800d680 <LmHandlerConfigure+0x244>)
 800d58a:	68d2      	ldr	r2, [r2, #12]
 800d58c:	4611      	mov	r1, r2
 800d58e:	4618      	mov	r0, r3
 800d590:	f7ff fbbe 	bl	800cd10 <SecureElementInitMcuID>
 800d594:	4603      	mov	r3, r0
 800d596:	2b00      	cmp	r3, #0
 800d598:	d002      	beq.n	800d5a0 <LmHandlerConfigure+0x164>
    {
        return LORAMAC_HANDLER_ERROR;
 800d59a:	f04f 33ff 	mov.w	r3, #4294967295
 800d59e:	e065      	b.n	800d66c <LmHandlerConfigure+0x230>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800d5a0:	2306      	movs	r3, #6
 800d5a2:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d5a4:	f107 0318 	add.w	r3, r7, #24
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	f005 fb31 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d5ae:	69fb      	ldr	r3, [r7, #28]
 800d5b0:	4a37      	ldr	r2, [pc, #220]	@ (800d690 <LmHandlerConfigure+0x254>)
 800d5b2:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d5b4:	f107 0318 	add.w	r3, r7, #24
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	f005 fd01 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800d5be:	2302      	movs	r3, #2
 800d5c0:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800d5c2:	4b33      	ldr	r3, [pc, #204]	@ (800d690 <LmHandlerConfigure+0x254>)
 800d5c4:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d5c6:	f107 0318 	add.w	r3, r7, #24
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f005 fb20 	bl	8012c10 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800d5d0:	2303      	movs	r3, #3
 800d5d2:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800d5d4:	4b2f      	ldr	r3, [pc, #188]	@ (800d694 <LmHandlerConfigure+0x258>)
 800d5d6:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d5d8:	f107 0318 	add.w	r3, r7, #24
 800d5dc:	4618      	mov	r0, r3
 800d5de:	f005 fb17 	bl	8012c10 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800d5e2:	f7ff fc15 	bl	800ce10 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800d5e6:	230f      	movs	r3, #15
 800d5e8:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d5ee:	f107 0318 	add.w	r3, r7, #24
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	f005 fce4 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800d5f8:	2310      	movs	r3, #16
 800d5fa:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d600:	f107 0318 	add.w	r3, r7, #24
 800d604:	4618      	mov	r0, r3
 800d606:	f005 fcdb 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800d60a:	2304      	movs	r3, #4
 800d60c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800d60e:	4b19      	ldr	r3, [pc, #100]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d610:	789b      	ldrb	r3, [r3, #2]
 800d612:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d614:	f107 0318 	add.w	r3, r7, #24
 800d618:	4618      	mov	r0, r3
 800d61a:	f005 fcd1 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800d61e:	233a      	movs	r3, #58	@ 0x3a
 800d620:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800d622:	4b14      	ldr	r3, [pc, #80]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d624:	695b      	ldr	r3, [r3, #20]
 800d626:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d628:	f107 0318 	add.w	r3, r7, #24
 800d62c:	4618      	mov	r0, r3
 800d62e:	f005 fcc7 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800d632:	230f      	movs	r3, #15
 800d634:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800d636:	4b0f      	ldr	r3, [pc, #60]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d638:	781b      	ldrb	r3, [r3, #0]
 800d63a:	f107 0210 	add.w	r2, r7, #16
 800d63e:	4611      	mov	r1, r2
 800d640:	4618      	mov	r0, r3
 800d642:	f008 fc7b 	bl	8015f3c <RegionGetPhyParam>
 800d646:	4603      	mov	r3, r0
 800d648:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	bf14      	ite	ne
 800d650:	2301      	movne	r3, #1
 800d652:	2300      	moveq	r3, #0
 800d654:	b2da      	uxtb	r2, r3
 800d656:	4b07      	ldr	r3, [pc, #28]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d658:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800d65a:	2014      	movs	r0, #20
 800d65c:	f000 fad6 	bl	800dc0c <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800d660:	4b04      	ldr	r3, [pc, #16]	@ (800d674 <LmHandlerConfigure+0x238>)
 800d662:	79db      	ldrb	r3, [r3, #7]
 800d664:	4618      	mov	r0, r3
 800d666:	f006 fb89 	bl	8013d7c <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800d66a:	2300      	movs	r3, #0
}
 800d66c:	4618      	mov	r0, r3
 800d66e:	3748      	adds	r7, #72	@ 0x48
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}
 800d674:	20000a4c 	.word	0x20000a4c
 800d678:	20000a94 	.word	0x20000a94
 800d67c:	080232e4 	.word	0x080232e4
 800d680:	20000a78 	.word	0x20000a78
 800d684:	20000a68 	.word	0x20000a68
 800d688:	20000b8a 	.word	0x20000b8a
 800d68c:	20000a64 	.word	0x20000a64
 800d690:	20000a10 	.word	0x20000a10
 800d694:	20000a18 	.word	0x20000a18

0800d698 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b082      	sub	sp, #8
 800d69c:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800d69e:	f002 fe61 	bl	8010364 <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800d6a2:	f000 fd8b 	bl	800e1bc <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800d6a6:	f000 fd5f 	bl	800e168 <LmHandlerPackageIsTxPending>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d117      	bne.n	800d6e0 <LmHandlerProcess+0x48>
        return;
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    /* If a MAC layer scheduled uplink is still pending try to send it. */
    if( IsUplinkTxPending == true )
 800d6b0:	4b0d      	ldr	r3, [pc, #52]	@ (800d6e8 <LmHandlerProcess+0x50>)
 800d6b2:	781b      	ldrb	r3, [r3, #0]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d014      	beq.n	800d6e2 <LmHandlerProcess+0x4a>
    {
        /* Send an empty message */
        LmHandlerAppData_t appData =
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	703b      	strb	r3, [r7, #0]
 800d6bc:	2300      	movs	r3, #0
 800d6be:	707b      	strb	r3, [r7, #1]
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800d6c4:	4b09      	ldr	r3, [pc, #36]	@ (800d6ec <LmHandlerProcess+0x54>)
 800d6c6:	78d9      	ldrb	r1, [r3, #3]
 800d6c8:	463b      	mov	r3, r7
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	f000 f8d7 	bl	800d880 <LmHandlerSend>
 800d6d2:	4603      	mov	r3, r0
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d104      	bne.n	800d6e2 <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800d6d8:	4b03      	ldr	r3, [pc, #12]	@ (800d6e8 <LmHandlerProcess+0x50>)
 800d6da:	2200      	movs	r2, #0
 800d6dc:	701a      	strb	r2, [r3, #0]
 800d6de:	e000      	b.n	800d6e2 <LmHandlerProcess+0x4a>
        return;
 800d6e0:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800d6e2:	3708      	adds	r7, #8
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	bd80      	pop	{r7, pc}
 800d6e8:	20000a94 	.word	0x20000a94
 800d6ec:	20000a4c 	.word	0x20000a4c

0800d6f0 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800d6f0:	b480      	push	{r7}
 800d6f2:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800d6f4:	4b02      	ldr	r3, [pc, #8]	@ (800d700 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
}
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	bc80      	pop	{r7}
 800d6fe:	4770      	bx	lr
 800d700:	20000a90 	.word	0x20000a90

0800d704 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800d704:	b580      	push	{r7, lr}
 800d706:	b092      	sub	sp, #72	@ 0x48
 800d708:	af00      	add	r7, sp, #0
 800d70a:	4603      	mov	r3, r0
 800d70c:	460a      	mov	r2, r1
 800d70e:	71fb      	strb	r3, [r7, #7]
 800d710:	4613      	mov	r3, r2
 800d712:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800d714:	2301      	movs	r3, #1
 800d716:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800d71a:	4b46      	ldr	r3, [pc, #280]	@ (800d834 <LmHandlerJoin+0x130>)
 800d71c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d720:	b2db      	uxtb	r3, r3
 800d722:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800d726:	4b43      	ldr	r3, [pc, #268]	@ (800d834 <LmHandlerJoin+0x130>)
 800d728:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800d72c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800d730:	79fb      	ldrb	r3, [r7, #7]
 800d732:	2b02      	cmp	r3, #2
 800d734:	d10b      	bne.n	800d74e <LmHandlerJoin+0x4a>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800d736:	2302      	movs	r3, #2
 800d738:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800d73c:	4b3e      	ldr	r3, [pc, #248]	@ (800d838 <LmHandlerJoin+0x134>)
 800d73e:	2202      	movs	r2, #2
 800d740:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800d742:	4a3d      	ldr	r2, [pc, #244]	@ (800d838 <LmHandlerJoin+0x134>)
 800d744:	79bb      	ldrb	r3, [r7, #6]
 800d746:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800d748:	f005 f964 	bl	8012a14 <LoRaMacStart>
 800d74c:	e05c      	b.n	800d808 <LmHandlerJoin+0x104>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800d74e:	2301      	movs	r3, #1
 800d750:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800d754:	4b38      	ldr	r3, [pc, #224]	@ (800d838 <LmHandlerJoin+0x134>)
 800d756:	2201      	movs	r2, #1
 800d758:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800d75a:	4b36      	ldr	r3, [pc, #216]	@ (800d834 <LmHandlerJoin+0x130>)
 800d75c:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800d760:	4b35      	ldr	r3, [pc, #212]	@ (800d838 <LmHandlerJoin+0x134>)
 800d762:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800d764:	4b33      	ldr	r3, [pc, #204]	@ (800d834 <LmHandlerJoin+0x130>)
 800d766:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800d76a:	4b33      	ldr	r3, [pc, #204]	@ (800d838 <LmHandlerJoin+0x134>)
 800d76c:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800d76e:	4b32      	ldr	r3, [pc, #200]	@ (800d838 <LmHandlerJoin+0x134>)
 800d770:	2200      	movs	r2, #0
 800d772:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800d774:	4a30      	ldr	r2, [pc, #192]	@ (800d838 <LmHandlerJoin+0x134>)
 800d776:	79bb      	ldrb	r3, [r7, #6]
 800d778:	7213      	strb	r3, [r2, #8]

        if( CtxRestoreDone == false )
 800d77a:	4b30      	ldr	r3, [pc, #192]	@ (800d83c <LmHandlerJoin+0x138>)
 800d77c:	781b      	ldrb	r3, [r3, #0]
 800d77e:	f083 0301 	eor.w	r3, r3, #1
 800d782:	b2db      	uxtb	r3, r3
 800d784:	2b00      	cmp	r3, #0
 800d786:	d034      	beq.n	800d7f2 <LmHandlerJoin+0xee>
        {
            /* Configure the default datarate */
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800d788:	231f      	movs	r3, #31
 800d78a:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800d78c:	4b29      	ldr	r3, [pc, #164]	@ (800d834 <LmHandlerJoin+0x130>)
 800d78e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d792:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d794:	f107 030c 	add.w	r3, r7, #12
 800d798:	4618      	mov	r0, r3
 800d79a:	f005 fc11 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800d79e:	2320      	movs	r3, #32
 800d7a0:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800d7a2:	4b24      	ldr	r3, [pc, #144]	@ (800d834 <LmHandlerJoin+0x130>)
 800d7a4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d7a8:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d7aa:	f107 030c 	add.w	r3, r7, #12
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f005 fc06 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

            /* Configure the default Tx Power */
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800d7b4:	2322      	movs	r3, #34	@ 0x22
 800d7b6:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800d7b8:	4b1e      	ldr	r3, [pc, #120]	@ (800d834 <LmHandlerJoin+0x130>)
 800d7ba:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800d7be:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d7c0:	f107 030c 	add.w	r3, r7, #12
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	f005 fbfb 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800d7ca:	2321      	movs	r3, #33	@ 0x21
 800d7cc:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800d7ce:	4b19      	ldr	r3, [pc, #100]	@ (800d834 <LmHandlerJoin+0x130>)
 800d7d0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800d7d4:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d7d6:	f107 030c 	add.w	r3, r7, #12
 800d7da:	4618      	mov	r0, r3
 800d7dc:	f005 fbf0 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800d7e0:	2329      	movs	r3, #41	@ 0x29
 800d7e2:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800d7e4:	4b16      	ldr	r3, [pc, #88]	@ (800d840 <LmHandlerJoin+0x13c>)
 800d7e6:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800d7e8:	f107 030c 	add.w	r3, r7, #12
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	f005 fbe7 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>
        }

        LoRaMacStart();
 800d7f2:	f005 f90f 	bl	8012a14 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d7f6:	2301      	movs	r3, #1
 800d7f8:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800d7fa:	2301      	movs	r3, #1
 800d7fc:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800d7fe:	f107 030c 	add.w	r3, r7, #12
 800d802:	4618      	mov	r0, r3
 800d804:	f005 fbdc 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
#endif /* LORAMAC_VERSION */
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( CtxRestoreDone == false ) || ( forceRejoin == true ) )
 800d808:	4b0c      	ldr	r3, [pc, #48]	@ (800d83c <LmHandlerJoin+0x138>)
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	f083 0301 	eor.w	r3, r3, #1
 800d810:	b2db      	uxtb	r3, r3
 800d812:	2b00      	cmp	r3, #0
 800d814:	d102      	bne.n	800d81c <LmHandlerJoin+0x118>
 800d816:	79bb      	ldrb	r3, [r7, #6]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d004      	beq.n	800d826 <LmHandlerJoin+0x122>
    {
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800d81c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800d820:	4618      	mov	r0, r3
 800d822:	f005 ffcf 	bl	80137c4 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800d826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d828:	4a06      	ldr	r2, [pc, #24]	@ (800d844 <LmHandlerJoin+0x140>)
 800d82a:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800d82c:	bf00      	nop
 800d82e:	3748      	adds	r7, #72	@ 0x48
 800d830:	46bd      	mov	sp, r7
 800d832:	bd80      	pop	{r7, pc}
 800d834:	20000a4c 	.word	0x20000a4c
 800d838:	200000a8 	.word	0x200000a8
 800d83c:	20000b8a 	.word	0x20000b8a
 800d840:	01000400 	.word	0x01000400
 800d844:	20000a90 	.word	0x20000a90

0800d848 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b08c      	sub	sp, #48	@ 0x30
 800d84c:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d84e:	2301      	movs	r3, #1
 800d850:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800d852:	1d3b      	adds	r3, r7, #4
 800d854:	4618      	mov	r0, r3
 800d856:	f005 f9db 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
 800d85a:	4603      	mov	r3, r0
 800d85c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800d860:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d864:	2b00      	cmp	r3, #0
 800d866:	d106      	bne.n	800d876 <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800d868:	7a3b      	ldrb	r3, [r7, #8]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d101      	bne.n	800d872 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800d86e:	2300      	movs	r3, #0
 800d870:	e002      	b.n	800d878 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800d872:	2301      	movs	r3, #1
 800d874:	e000      	b.n	800d878 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800d876:	2300      	movs	r3, #0
    }
}
 800d878:	4618      	mov	r0, r3
 800d87a:	3730      	adds	r7, #48	@ 0x30
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}

0800d880 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b08a      	sub	sp, #40	@ 0x28
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
 800d888:	460b      	mov	r3, r1
 800d88a:	70fb      	strb	r3, [r7, #3]
 800d88c:	4613      	mov	r3, r2
 800d88e:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800d890:	23ff      	movs	r3, #255	@ 0xff
 800d892:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800d896:	f002 fabf 	bl	800fe18 <LoRaMacIsBusy>
 800d89a:	4603      	mov	r3, r0
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d002      	beq.n	800d8a6 <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d8a0:	f06f 0301 	mvn.w	r3, #1
 800d8a4:	e0ab      	b.n	800d9fe <LmHandlerSend+0x17e>
    }

    if( LoRaMacIsStopped() == true )
 800d8a6:	f002 fadf 	bl	800fe68 <LoRaMacIsStopped>
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d002      	beq.n	800d8b6 <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d8b0:	f06f 0302 	mvn.w	r3, #2
 800d8b4:	e0a3      	b.n	800d9fe <LmHandlerSend+0x17e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800d8b6:	f7ff ffc7 	bl	800d848 <LmHandlerJoinStatus>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	2b01      	cmp	r3, #1
 800d8be:	d00a      	beq.n	800d8d6 <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800d8c0:	4b51      	ldr	r3, [pc, #324]	@ (800da08 <LmHandlerSend+0x188>)
 800d8c2:	79db      	ldrb	r3, [r3, #7]
 800d8c4:	4a50      	ldr	r2, [pc, #320]	@ (800da08 <LmHandlerSend+0x188>)
 800d8c6:	7a12      	ldrb	r2, [r2, #8]
 800d8c8:	4611      	mov	r1, r2
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f7ff ff1a 	bl	800d704 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d8d0:	f06f 0302 	mvn.w	r3, #2
 800d8d4:	e093      	b.n	800d9fe <LmHandlerSend+0x17e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800d8d6:	4a4d      	ldr	r2, [pc, #308]	@ (800da0c <LmHandlerSend+0x18c>)
 800d8d8:	78fb      	ldrb	r3, [r7, #3]
 800d8da:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800d8dc:	78fb      	ldrb	r3, [r7, #3]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	bf14      	ite	ne
 800d8e2:	2301      	movne	r3, #1
 800d8e4:	2300      	moveq	r3, #0
 800d8e6:	b2db      	uxtb	r3, r3
 800d8e8:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800d8ea:	4b49      	ldr	r3, [pc, #292]	@ (800da10 <LmHandlerSend+0x190>)
 800d8ec:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800d8f0:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	785b      	ldrb	r3, [r3, #1]
 800d8f6:	f107 020c 	add.w	r2, r7, #12
 800d8fa:	4611      	mov	r1, r2
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	f005 f8f7 	bl	8012af0 <LoRaMacQueryTxPossible>
 800d902:	4603      	mov	r3, r0
 800d904:	2b00      	cmp	r3, #0
 800d906:	d009      	beq.n	800d91c <LmHandlerSend+0x9c>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800d908:	2300      	movs	r3, #0
 800d90a:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800d90c:	2300      	movs	r3, #0
 800d90e:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800d910:	2300      	movs	r3, #0
 800d912:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800d914:	23f9      	movs	r3, #249	@ 0xf9
 800d916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d91a:	e008      	b.n	800d92e <LmHandlerSend+0xae>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	781b      	ldrb	r3, [r3, #0]
 800d920:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	785b      	ldrb	r3, [r3, #1]
 800d926:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	685b      	ldr	r3, [r3, #4]
 800d92c:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800d92e:	4b37      	ldr	r3, [pc, #220]	@ (800da0c <LmHandlerSend+0x18c>)
 800d930:	687a      	ldr	r2, [r7, #4]
 800d932:	3310      	adds	r3, #16
 800d934:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d938:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800d93c:	4b34      	ldr	r3, [pc, #208]	@ (800da10 <LmHandlerSend+0x190>)
 800d93e:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800d942:	4b32      	ldr	r3, [pc, #200]	@ (800da0c <LmHandlerSend+0x18c>)
 800d944:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800d946:	78ba      	ldrb	r2, [r7, #2]
 800d948:	f107 0310 	add.w	r3, r7, #16
 800d94c:	4611      	mov	r1, r2
 800d94e:	4618      	mov	r0, r3
 800d950:	f006 f8dc 	bl	8013b0c <LoRaMacMcpsRequest>
 800d954:	4603      	mov	r3, r0
 800d956:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800d95a:	6a3b      	ldr	r3, [r7, #32]
 800d95c:	4a2d      	ldr	r2, [pc, #180]	@ (800da14 <LmHandlerSend+0x194>)
 800d95e:	6013      	str	r3, [r2, #0]

    switch( status )
 800d960:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d964:	2b11      	cmp	r3, #17
 800d966:	d843      	bhi.n	800d9f0 <LmHandlerSend+0x170>
 800d968:	a201      	add	r2, pc, #4	@ (adr r2, 800d970 <LmHandlerSend+0xf0>)
 800d96a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d96e:	bf00      	nop
 800d970:	0800d9b9 	.word	0x0800d9b9
 800d974:	0800d9d1 	.word	0x0800d9d1
 800d978:	0800d9f1 	.word	0x0800d9f1
 800d97c:	0800d9f1 	.word	0x0800d9f1
 800d980:	0800d9f1 	.word	0x0800d9f1
 800d984:	0800d9f1 	.word	0x0800d9f1
 800d988:	0800d9f1 	.word	0x0800d9f1
 800d98c:	0800d9d9 	.word	0x0800d9d9
 800d990:	0800d9f1 	.word	0x0800d9f1
 800d994:	0800d9f1 	.word	0x0800d9f1
 800d998:	0800d9f1 	.word	0x0800d9f1
 800d99c:	0800d9e9 	.word	0x0800d9e9
 800d9a0:	0800d9f1 	.word	0x0800d9f1
 800d9a4:	0800d9f1 	.word	0x0800d9f1
 800d9a8:	0800d9d1 	.word	0x0800d9d1
 800d9ac:	0800d9d1 	.word	0x0800d9d1
 800d9b0:	0800d9d1 	.word	0x0800d9d1
 800d9b4:	0800d9e1 	.word	0x0800d9e1
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
 800d9b8:	4b17      	ldr	r3, [pc, #92]	@ (800da18 <LmHandlerSend+0x198>)
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800d9be:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d9c2:	f113 0f07 	cmn.w	r3, #7
 800d9c6:	d017      	beq.n	800d9f8 <LmHandlerSend+0x178>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800d9ce:	e013      	b.n	800d9f8 <LmHandlerSend+0x178>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800d9d0:	23fe      	movs	r3, #254	@ 0xfe
 800d9d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d9d6:	e010      	b.n	800d9fa <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d9d8:	23fd      	movs	r3, #253	@ 0xfd
 800d9da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d9de:	e00c      	b.n	800d9fa <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800d9e0:	23fb      	movs	r3, #251	@ 0xfb
 800d9e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d9e6:	e008      	b.n	800d9fa <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800d9e8:	23fa      	movs	r3, #250	@ 0xfa
 800d9ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d9ee:	e004      	b.n	800d9fa <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d9f0:	23ff      	movs	r3, #255	@ 0xff
 800d9f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d9f6:	e000      	b.n	800d9fa <LmHandlerSend+0x17a>
            break;
 800d9f8:	bf00      	nop
    }

    return lmhStatus;
 800d9fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800d9fe:	4618      	mov	r0, r3
 800da00:	3728      	adds	r7, #40	@ 0x28
 800da02:	46bd      	mov	sp, r7
 800da04:	bd80      	pop	{r7, pc}
 800da06:	bf00      	nop
 800da08:	200000a8 	.word	0x200000a8
 800da0c:	200000b4 	.word	0x200000b4
 800da10:	20000a4c 	.word	0x20000a4c
 800da14:	20000a90 	.word	0x20000a90
 800da18:	20000a94 	.word	0x20000a94

0800da1c <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b086      	sub	sp, #24
 800da20:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800da22:	2309      	movs	r3, #9
 800da24:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800da26:	463b      	mov	r3, r7
 800da28:	4618      	mov	r0, r3
 800da2a:	f005 fecb 	bl	80137c4 <LoRaMacMlmeRequest>
 800da2e:	4603      	mov	r3, r0
 800da30:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	4a06      	ldr	r2, [pc, #24]	@ (800da50 <LmHandlerDeviceTimeReq+0x34>)
 800da36:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800da38:	7dfb      	ldrb	r3, [r7, #23]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d101      	bne.n	800da42 <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800da3e:	2300      	movs	r3, #0
 800da40:	e001      	b.n	800da46 <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800da42:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800da46:	4618      	mov	r0, r3
 800da48:	3718      	adds	r7, #24
 800da4a:	46bd      	mov	sp, r7
 800da4c:	bd80      	pop	{r7, pc}
 800da4e:	bf00      	nop
 800da50:	20000a90 	.word	0x20000a90

0800da54 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800da54:	b480      	push	{r7}
 800da56:	b083      	sub	sp, #12
 800da58:	af00      	add	r7, sp, #0
 800da5a:	4603      	mov	r3, r0
 800da5c:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800da5e:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800da62:	4618      	mov	r0, r3
 800da64:	370c      	adds	r7, #12
 800da66:	46bd      	mov	sp, r7
 800da68:	bc80      	pop	{r7}
 800da6a:	4770      	bx	lr

0800da6c <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b08e      	sub	sp, #56	@ 0x38
 800da70:	af00      	add	r7, sp, #0
 800da72:	4603      	mov	r3, r0
 800da74:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800da76:	2300      	movs	r3, #0
 800da78:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800da7c:	f002 f9cc 	bl	800fe18 <LoRaMacIsBusy>
 800da80:	4603      	mov	r3, r0
 800da82:	2b00      	cmp	r3, #0
 800da84:	d002      	beq.n	800da8c <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800da86:	f06f 0301 	mvn.w	r3, #1
 800da8a:	e071      	b.n	800db70 <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800da8c:	f7ff fedc 	bl	800d848 <LmHandlerJoinStatus>
 800da90:	4603      	mov	r3, r0
 800da92:	2b01      	cmp	r3, #1
 800da94:	d002      	beq.n	800da9c <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800da96:	f06f 0302 	mvn.w	r3, #2
 800da9a:	e069      	b.n	800db70 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800da9c:	2300      	movs	r3, #0
 800da9e:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800daa0:	f107 030c 	add.w	r3, r7, #12
 800daa4:	4618      	mov	r0, r3
 800daa6:	f005 f8b3 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
 800daaa:	4603      	mov	r3, r0
 800daac:	2b00      	cmp	r3, #0
 800daae:	d002      	beq.n	800dab6 <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800dab0:	f04f 33ff 	mov.w	r3, #4294967295
 800dab4:	e05c      	b.n	800db70 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800dab6:	7c3b      	ldrb	r3, [r7, #16]
 800dab8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800dabc:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800dac0:	79fb      	ldrb	r3, [r7, #7]
 800dac2:	429a      	cmp	r2, r3
 800dac4:	d052      	beq.n	800db6c <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800dac6:	79fb      	ldrb	r3, [r7, #7]
 800dac8:	2b02      	cmp	r3, #2
 800daca:	d028      	beq.n	800db1e <LmHandlerRequestClass+0xb2>
 800dacc:	2b02      	cmp	r3, #2
 800dace:	dc48      	bgt.n	800db62 <LmHandlerRequestClass+0xf6>
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d002      	beq.n	800dada <LmHandlerRequestClass+0x6e>
 800dad4:	2b01      	cmp	r3, #1
 800dad6:	d01e      	beq.n	800db16 <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800dad8:	e043      	b.n	800db62 <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 800dada:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d041      	beq.n	800db66 <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 800dae2:	79fb      	ldrb	r3, [r7, #7]
 800dae4:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800dae6:	f107 030c 	add.w	r3, r7, #12
 800daea:	4618      	mov	r0, r3
 800daec:	f005 fa68 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>
 800daf0:	4603      	mov	r3, r0
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d10b      	bne.n	800db0e <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800daf6:	4b20      	ldr	r3, [pc, #128]	@ (800db78 <LmHandlerRequestClass+0x10c>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d032      	beq.n	800db66 <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800db00:	4b1d      	ldr	r3, [pc, #116]	@ (800db78 <LmHandlerRequestClass+0x10c>)
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db06:	79fa      	ldrb	r2, [r7, #7]
 800db08:	4610      	mov	r0, r2
 800db0a:	4798      	blx	r3
                break;
 800db0c:	e02b      	b.n	800db66 <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800db0e:	23ff      	movs	r3, #255	@ 0xff
 800db10:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800db14:	e027      	b.n	800db66 <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800db16:	23ff      	movs	r3, #255	@ 0xff
 800db18:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800db1c:	e026      	b.n	800db6c <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 800db1e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800db22:	2b00      	cmp	r3, #0
 800db24:	d003      	beq.n	800db2e <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800db26:	23ff      	movs	r3, #255	@ 0xff
 800db28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800db2c:	e01d      	b.n	800db6a <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 800db2e:	79fb      	ldrb	r3, [r7, #7]
 800db30:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800db32:	f107 030c 	add.w	r3, r7, #12
 800db36:	4618      	mov	r0, r3
 800db38:	f005 fa42 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>
 800db3c:	4603      	mov	r3, r0
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d10b      	bne.n	800db5a <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800db42:	4b0d      	ldr	r3, [pc, #52]	@ (800db78 <LmHandlerRequestClass+0x10c>)
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d00e      	beq.n	800db6a <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800db4c:	4b0a      	ldr	r3, [pc, #40]	@ (800db78 <LmHandlerRequestClass+0x10c>)
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db52:	79fa      	ldrb	r2, [r7, #7]
 800db54:	4610      	mov	r0, r2
 800db56:	4798      	blx	r3
                break;
 800db58:	e007      	b.n	800db6a <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800db5a:	23ff      	movs	r3, #255	@ 0xff
 800db5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800db60:	e003      	b.n	800db6a <LmHandlerRequestClass+0xfe>
                break;
 800db62:	bf00      	nop
 800db64:	e002      	b.n	800db6c <LmHandlerRequestClass+0x100>
                break;
 800db66:	bf00      	nop
 800db68:	e000      	b.n	800db6c <LmHandlerRequestClass+0x100>
                break;
 800db6a:	bf00      	nop
        }
    }
    return errorStatus;
 800db6c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800db70:	4618      	mov	r0, r3
 800db72:	3738      	adds	r7, #56	@ 0x38
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}
 800db78:	20000a64 	.word	0x20000a64

0800db7c <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b08c      	sub	sp, #48	@ 0x30
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d102      	bne.n	800db90 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800db8a:	f04f 33ff 	mov.w	r3, #4294967295
 800db8e:	e010      	b.n	800dbb2 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800db90:	2300      	movs	r3, #0
 800db92:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800db94:	f107 0308 	add.w	r3, r7, #8
 800db98:	4618      	mov	r0, r3
 800db9a:	f005 f839 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
 800db9e:	4603      	mov	r3, r0
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d002      	beq.n	800dbaa <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800dba4:	f04f 33ff 	mov.w	r3, #4294967295
 800dba8:	e003      	b.n	800dbb2 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800dbaa:	7b3a      	ldrb	r2, [r7, #12]
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800dbb0:	2300      	movs	r3, #0
}
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	3730      	adds	r7, #48	@ 0x30
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	bd80      	pop	{r7, pc}
	...

0800dbbc <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b08c      	sub	sp, #48	@ 0x30
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d102      	bne.n	800dbd0 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800dbca:	f04f 33ff 	mov.w	r3, #4294967295
 800dbce:	e016      	b.n	800dbfe <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800dbd0:	2320      	movs	r3, #32
 800dbd2:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800dbd4:	f107 0308 	add.w	r3, r7, #8
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f005 f819 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d002      	beq.n	800dbea <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800dbe4:	f04f 33ff 	mov.w	r3, #4294967295
 800dbe8:	e009      	b.n	800dbfe <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800dbea:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	f993 2000 	ldrsb.w	r2, [r3]
 800dbf8:	4b03      	ldr	r3, [pc, #12]	@ (800dc08 <LmHandlerGetTxDatarate+0x4c>)
 800dbfa:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800dbfc:	2300      	movs	r3, #0
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3730      	adds	r7, #48	@ 0x30
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}
 800dc06:	bf00      	nop
 800dc08:	20000a4c 	.word	0x20000a4c

0800dc0c <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b08c      	sub	sp, #48	@ 0x30
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800dc14:	2323      	movs	r3, #35	@ 0x23
 800dc16:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800dc1c:	f107 0308 	add.w	r3, r7, #8
 800dc20:	4618      	mov	r0, r3
 800dc22:	f005 f9cd 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>
 800dc26:	4603      	mov	r3, r0
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d002      	beq.n	800dc32 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800dc2c:	f04f 33ff 	mov.w	r3, #4294967295
 800dc30:	e000      	b.n	800dc34 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800dc32:	2300      	movs	r3, #0
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3730      	adds	r7, #48	@ 0x30
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}

0800dc3c <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b082      	sub	sp, #8
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800dc44:	4b18      	ldr	r3, [pc, #96]	@ (800dca8 <McpsConfirm+0x6c>)
 800dc46:	2201      	movs	r2, #1
 800dc48:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	785a      	ldrb	r2, [r3, #1]
 800dc4e:	4b16      	ldr	r3, [pc, #88]	@ (800dca8 <McpsConfirm+0x6c>)
 800dc50:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	789b      	ldrb	r3, [r3, #2]
 800dc56:	b25a      	sxtb	r2, r3
 800dc58:	4b13      	ldr	r3, [pc, #76]	@ (800dca8 <McpsConfirm+0x6c>)
 800dc5a:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	68db      	ldr	r3, [r3, #12]
 800dc60:	4a11      	ldr	r2, [pc, #68]	@ (800dca8 <McpsConfirm+0x6c>)
 800dc62:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800dc6a:	4b0f      	ldr	r3, [pc, #60]	@ (800dca8 <McpsConfirm+0x6c>)
 800dc6c:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	691b      	ldr	r3, [r3, #16]
 800dc72:	b2da      	uxtb	r2, r3
 800dc74:	4b0c      	ldr	r3, [pc, #48]	@ (800dca8 <McpsConfirm+0x6c>)
 800dc76:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	791b      	ldrb	r3, [r3, #4]
 800dc7c:	461a      	mov	r2, r3
 800dc7e:	4b0a      	ldr	r3, [pc, #40]	@ (800dca8 <McpsConfirm+0x6c>)
 800dc80:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800dc82:	4b0a      	ldr	r3, [pc, #40]	@ (800dcac <McpsConfirm+0x70>)
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d004      	beq.n	800dc96 <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800dc8c:	4b07      	ldr	r3, [pc, #28]	@ (800dcac <McpsConfirm+0x70>)
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc92:	4805      	ldr	r0, [pc, #20]	@ (800dca8 <McpsConfirm+0x6c>)
 800dc94:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800dc96:	6879      	ldr	r1, [r7, #4]
 800dc98:	2000      	movs	r0, #0
 800dc9a:	f000 f9e9 	bl	800e070 <LmHandlerPackagesNotify>
}
 800dc9e:	bf00      	nop
 800dca0:	3708      	adds	r7, #8
 800dca2:	46bd      	mov	sp, r7
 800dca4:	bd80      	pop	{r7, pc}
 800dca6:	bf00      	nop
 800dca8:	200000b4 	.word	0x200000b4
 800dcac:	20000a64 	.word	0x20000a64

0800dcb0 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b086      	sub	sp, #24
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
 800dcb8:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800dcba:	2300      	movs	r3, #0
 800dcbc:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800dcbe:	4b2d      	ldr	r3, [pc, #180]	@ (800dd74 <McpsIndication+0xc4>)
 800dcc0:	2201      	movs	r2, #1
 800dcc2:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	785a      	ldrb	r2, [r3, #1]
 800dcc8:	4b2a      	ldr	r3, [pc, #168]	@ (800dd74 <McpsIndication+0xc4>)
 800dcca:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800dccc:	4b29      	ldr	r3, [pc, #164]	@ (800dd74 <McpsIndication+0xc4>)
 800dcce:	785b      	ldrb	r3, [r3, #1]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d14b      	bne.n	800dd6c <McpsIndication+0xbc>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	791b      	ldrb	r3, [r3, #4]
 800dcd8:	b25a      	sxtb	r2, r3
 800dcda:	4b26      	ldr	r3, [pc, #152]	@ (800dd74 <McpsIndication+0xc4>)
 800dcdc:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800dcde:	683b      	ldr	r3, [r7, #0]
 800dce0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800dce4:	b25a      	sxtb	r2, r3
 800dce6:	4b23      	ldr	r3, [pc, #140]	@ (800dd74 <McpsIndication+0xc4>)
 800dce8:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800dcf0:	4b20      	ldr	r3, [pc, #128]	@ (800dd74 <McpsIndication+0xc4>)
 800dcf2:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	78da      	ldrb	r2, [r3, #3]
 800dcf8:	4b1e      	ldr	r3, [pc, #120]	@ (800dd74 <McpsIndication+0xc4>)
 800dcfa:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	691b      	ldr	r3, [r3, #16]
 800dd00:	4a1c      	ldr	r2, [pc, #112]	@ (800dd74 <McpsIndication+0xc4>)
 800dd02:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	78db      	ldrb	r3, [r3, #3]
 800dd08:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	7b1b      	ldrb	r3, [r3, #12]
 800dd0e:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	689b      	ldr	r3, [r3, #8]
 800dd14:	617b      	str	r3, [r7, #20]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800dd16:	4b18      	ldr	r3, [pc, #96]	@ (800dd78 <McpsIndication+0xc8>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d007      	beq.n	800dd30 <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800dd20:	4b15      	ldr	r3, [pc, #84]	@ (800dd78 <McpsIndication+0xc8>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd26:	f107 0210 	add.w	r2, r7, #16
 800dd2a:	4912      	ldr	r1, [pc, #72]	@ (800dd74 <McpsIndication+0xc4>)
 800dd2c:	4610      	mov	r0, r2
 800dd2e:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800dd30:	4b11      	ldr	r3, [pc, #68]	@ (800dd78 <McpsIndication+0xc8>)
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d007      	beq.n	800dd4a <McpsIndication+0x9a>
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	7e1b      	ldrb	r3, [r3, #24]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d003      	beq.n	800dd4a <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800dd42:	4b0d      	ldr	r3, [pc, #52]	@ (800dd78 <McpsIndication+0xc8>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd48:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800dd4a:	6879      	ldr	r1, [r7, #4]
 800dd4c:	2001      	movs	r0, #1
 800dd4e:	f000 f98f 	bl	800e070 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800dd52:	f107 030f 	add.w	r3, r7, #15
 800dd56:	4618      	mov	r0, r3
 800dd58:	f7ff ff10 	bl	800db7c <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	795b      	ldrb	r3, [r3, #5]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d004      	beq.n	800dd6e <McpsIndication+0xbe>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
 800dd64:	4b05      	ldr	r3, [pc, #20]	@ (800dd7c <McpsIndication+0xcc>)
 800dd66:	2201      	movs	r2, #1
 800dd68:	701a      	strb	r2, [r3, #0]
 800dd6a:	e000      	b.n	800dd6e <McpsIndication+0xbe>
        return;
 800dd6c:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800dd6e:	3718      	adds	r7, #24
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}
 800dd74:	200000d0 	.word	0x200000d0
 800dd78:	20000a64 	.word	0x20000a64
 800dd7c:	20000a94 	.word	0x20000a94

0800dd80 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b08c      	sub	sp, #48	@ 0x30
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800dd88:	4b49      	ldr	r3, [pc, #292]	@ (800deb0 <MlmeConfirm+0x130>)
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	785a      	ldrb	r2, [r3, #1]
 800dd92:	4b47      	ldr	r3, [pc, #284]	@ (800deb0 <MlmeConfirm+0x130>)
 800dd94:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800dd96:	4b47      	ldr	r3, [pc, #284]	@ (800deb4 <MlmeConfirm+0x134>)
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d004      	beq.n	800ddaa <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800dda0:	4b44      	ldr	r3, [pc, #272]	@ (800deb4 <MlmeConfirm+0x134>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dda6:	4842      	ldr	r0, [pc, #264]	@ (800deb0 <MlmeConfirm+0x130>)
 800dda8:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800ddaa:	6879      	ldr	r1, [r7, #4]
 800ddac:	2002      	movs	r0, #2
 800ddae:	f000 f95f 	bl	800e070 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	781b      	ldrb	r3, [r3, #0]
 800ddb6:	3b01      	subs	r3, #1
 800ddb8:	2b0b      	cmp	r3, #11
 800ddba:	d872      	bhi.n	800dea2 <MlmeConfirm+0x122>
 800ddbc:	a201      	add	r2, pc, #4	@ (adr r2, 800ddc4 <MlmeConfirm+0x44>)
 800ddbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddc2:	bf00      	nop
 800ddc4:	0800ddf5 	.word	0x0800ddf5
 800ddc8:	0800dea3 	.word	0x0800dea3
 800ddcc:	0800dea3 	.word	0x0800dea3
 800ddd0:	0800dea3 	.word	0x0800dea3
 800ddd4:	0800de71 	.word	0x0800de71
 800ddd8:	0800dea3 	.word	0x0800dea3
 800dddc:	0800dea3 	.word	0x0800dea3
 800dde0:	0800dea3 	.word	0x0800dea3
 800dde4:	0800dea3 	.word	0x0800dea3
 800dde8:	0800dea3 	.word	0x0800dea3
 800ddec:	0800de89 	.word	0x0800de89
 800ddf0:	0800dea3 	.word	0x0800dea3
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800ddf4:	2306      	movs	r3, #6
 800ddf6:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800ddf8:	f107 0308 	add.w	r3, r7, #8
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	f004 ff07 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800de02:	4b2d      	ldr	r3, [pc, #180]	@ (800deb8 <MlmeConfirm+0x138>)
 800de04:	79db      	ldrb	r3, [r3, #7]
 800de06:	68fa      	ldr	r2, [r7, #12]
 800de08:	4611      	mov	r1, r2
 800de0a:	4618      	mov	r0, r3
 800de0c:	f7ff fa6c 	bl	800d2e8 <SecureElementSetDevAddr>
 800de10:	4603      	mov	r3, r0
 800de12:	2b00      	cmp	r3, #0
 800de14:	d102      	bne.n	800de1c <MlmeConfirm+0x9c>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	4a28      	ldr	r2, [pc, #160]	@ (800debc <MlmeConfirm+0x13c>)
 800de1a:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800de1c:	4828      	ldr	r0, [pc, #160]	@ (800dec0 <MlmeConfirm+0x140>)
 800de1e:	f7ff fecd 	bl	800dbbc <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800de22:	4828      	ldr	r0, [pc, #160]	@ (800dec4 <MlmeConfirm+0x144>)
 800de24:	f000 fa74 	bl	800e310 <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800de28:	4b21      	ldr	r3, [pc, #132]	@ (800deb0 <MlmeConfirm+0x130>)
 800de2a:	785b      	ldrb	r3, [r3, #1]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d108      	bne.n	800de42 <MlmeConfirm+0xc2>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800de30:	4b21      	ldr	r3, [pc, #132]	@ (800deb8 <MlmeConfirm+0x138>)
 800de32:	2200      	movs	r2, #0
 800de34:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800de36:	4b24      	ldr	r3, [pc, #144]	@ (800dec8 <MlmeConfirm+0x148>)
 800de38:	785b      	ldrb	r3, [r3, #1]
 800de3a:	4618      	mov	r0, r3
 800de3c:	f7ff fe16 	bl	800da6c <LmHandlerRequestClass>
 800de40:	e002      	b.n	800de48 <MlmeConfirm+0xc8>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800de42:	4b1d      	ldr	r3, [pc, #116]	@ (800deb8 <MlmeConfirm+0x138>)
 800de44:	22ff      	movs	r2, #255	@ 0xff
 800de46:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800de48:	4b1a      	ldr	r3, [pc, #104]	@ (800deb4 <MlmeConfirm+0x134>)
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d004      	beq.n	800de5c <MlmeConfirm+0xdc>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800de52:	4b18      	ldr	r3, [pc, #96]	@ (800deb4 <MlmeConfirm+0x134>)
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de58:	4817      	ldr	r0, [pc, #92]	@ (800deb8 <MlmeConfirm+0x138>)
 800de5a:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800de5c:	4b14      	ldr	r3, [pc, #80]	@ (800deb0 <MlmeConfirm+0x130>)
 800de5e:	785b      	ldrb	r3, [r3, #1]
 800de60:	2b00      	cmp	r3, #0
 800de62:	d120      	bne.n	800dea6 <MlmeConfirm+0x126>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800de64:	4b14      	ldr	r3, [pc, #80]	@ (800deb8 <MlmeConfirm+0x138>)
 800de66:	79db      	ldrb	r3, [r3, #7]
 800de68:	4618      	mov	r0, r3
 800de6a:	f7fe ffe5 	bl	800ce38 <SecureElementPrintSessionKeys>
                }
            }
            break;
 800de6e:	e01a      	b.n	800dea6 <MlmeConfirm+0x126>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800de70:	4b16      	ldr	r3, [pc, #88]	@ (800decc <MlmeConfirm+0x14c>)
 800de72:	2201      	movs	r2, #1
 800de74:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	7a1a      	ldrb	r2, [r3, #8]
 800de7a:	4b14      	ldr	r3, [pc, #80]	@ (800decc <MlmeConfirm+0x14c>)
 800de7c:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	7a5a      	ldrb	r2, [r3, #9]
 800de82:	4b12      	ldr	r3, [pc, #72]	@ (800decc <MlmeConfirm+0x14c>)
 800de84:	74da      	strb	r2, [r3, #19]
            }
            break;
 800de86:	e00f      	b.n	800dea8 <MlmeConfirm+0x128>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	785b      	ldrb	r3, [r3, #1]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d105      	bne.n	800de9c <MlmeConfirm+0x11c>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800de90:	4b0d      	ldr	r3, [pc, #52]	@ (800dec8 <MlmeConfirm+0x148>)
 800de92:	7c1b      	ldrb	r3, [r3, #16]
 800de94:	4618      	mov	r0, r3
 800de96:	f7ff fddd 	bl	800da54 <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800de9a:	e005      	b.n	800dea8 <MlmeConfirm+0x128>
                    LmHandlerDeviceTimeReq( );
 800de9c:	f7ff fdbe 	bl	800da1c <LmHandlerDeviceTimeReq>
            break;
 800dea0:	e002      	b.n	800dea8 <MlmeConfirm+0x128>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800dea2:	bf00      	nop
 800dea4:	e000      	b.n	800dea8 <MlmeConfirm+0x128>
            break;
 800dea6:	bf00      	nop
    }
}
 800dea8:	bf00      	nop
 800deaa:	3730      	adds	r7, #48	@ 0x30
 800deac:	46bd      	mov	sp, r7
 800deae:	bd80      	pop	{r7, pc}
 800deb0:	200000b4 	.word	0x200000b4
 800deb4:	20000a64 	.word	0x20000a64
 800deb8:	200000a8 	.word	0x200000a8
 800debc:	20000a10 	.word	0x20000a10
 800dec0:	200000ac 	.word	0x200000ac
 800dec4:	200000ad 	.word	0x200000ad
 800dec8:	20000a4c 	.word	0x20000a4c
 800decc:	200000d0 	.word	0x200000d0

0800ded0 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b082      	sub	sp, #8
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
 800ded8:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800deda:	4b20      	ldr	r3, [pc, #128]	@ (800df5c <MlmeIndication+0x8c>)
 800dedc:	2200      	movs	r2, #0
 800dede:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	785a      	ldrb	r2, [r3, #1]
 800dee4:	4b1d      	ldr	r3, [pc, #116]	@ (800df5c <MlmeIndication+0x8c>)
 800dee6:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	789b      	ldrb	r3, [r3, #2]
 800deec:	b25a      	sxtb	r2, r3
 800deee:	4b1b      	ldr	r3, [pc, #108]	@ (800df5c <MlmeIndication+0x8c>)
 800def0:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800def8:	b25a      	sxtb	r2, r3
 800defa:	4b18      	ldr	r3, [pc, #96]	@ (800df5c <MlmeIndication+0x8c>)
 800defc:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800defe:	683b      	ldr	r3, [r7, #0]
 800df00:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800df04:	4b15      	ldr	r3, [pc, #84]	@ (800df5c <MlmeIndication+0x8c>)
 800df06:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800df08:	683b      	ldr	r3, [r7, #0]
 800df0a:	78da      	ldrb	r2, [r3, #3]
 800df0c:	4b13      	ldr	r3, [pc, #76]	@ (800df5c <MlmeIndication+0x8c>)
 800df0e:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	685b      	ldr	r3, [r3, #4]
 800df14:	4a11      	ldr	r2, [pc, #68]	@ (800df5c <MlmeIndication+0x8c>)
 800df16:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800df18:	4b11      	ldr	r3, [pc, #68]	@ (800df60 <MlmeIndication+0x90>)
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d00d      	beq.n	800df3e <MlmeIndication+0x6e>
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	781b      	ldrb	r3, [r3, #0]
 800df26:	2b0a      	cmp	r3, #10
 800df28:	d009      	beq.n	800df3e <MlmeIndication+0x6e>
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	781b      	ldrb	r3, [r3, #0]
 800df2e:	2b0e      	cmp	r3, #14
 800df30:	d005      	beq.n	800df3e <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800df32:	4b0b      	ldr	r3, [pc, #44]	@ (800df60 <MlmeIndication+0x90>)
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df38:	4908      	ldr	r1, [pc, #32]	@ (800df5c <MlmeIndication+0x8c>)
 800df3a:	2000      	movs	r0, #0
 800df3c:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800df3e:	6879      	ldr	r1, [r7, #4]
 800df40:	2003      	movs	r0, #3
 800df42:	f000 f895 	bl	800e070 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	781b      	ldrb	r3, [r3, #0]
 800df4a:	2b0a      	cmp	r3, #10
 800df4c:	d001      	beq.n	800df52 <MlmeIndication+0x82>
 800df4e:	2b0e      	cmp	r3, #14
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800df50:	e000      	b.n	800df54 <MlmeIndication+0x84>
            break;
 800df52:	bf00      	nop
    }
}
 800df54:	bf00      	nop
 800df56:	3708      	adds	r7, #8
 800df58:	46bd      	mov	sp, r7
 800df5a:	bd80      	pop	{r7, pc}
 800df5c:	200000d0 	.word	0x200000d0
 800df60:	20000a64 	.word	0x20000a64

0800df64 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b084      	sub	sp, #16
 800df68:	af00      	add	r7, sp, #0
 800df6a:	4603      	mov	r3, r0
 800df6c:	6039      	str	r1, [r7, #0]
 800df6e:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800df70:	2300      	movs	r3, #0
 800df72:	60fb      	str	r3, [r7, #12]
    switch( id )
 800df74:	79fb      	ldrb	r3, [r7, #7]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d104      	bne.n	800df84 <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800df7a:	f000 fa8b 	bl	800e494 <LmhpCompliancePackageFactory>
 800df7e:	4603      	mov	r3, r0
 800df80:	60fb      	str	r3, [r7, #12]
                break;
 800df82:	e00d      	b.n	800dfa0 <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800df84:	f107 020c 	add.w	r2, r7, #12
 800df88:	79fb      	ldrb	r3, [r7, #7]
 800df8a:	4611      	mov	r1, r2
 800df8c:	4618      	mov	r0, r3
 800df8e:	f000 ff73 	bl	800ee78 <LmhpPackagesRegister>
 800df92:	4603      	mov	r3, r0
 800df94:	2b00      	cmp	r3, #0
 800df96:	d002      	beq.n	800df9e <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800df98:	f04f 33ff 	mov.w	r3, #4294967295
 800df9c:	e03b      	b.n	800e016 <LmHandlerPackageRegister+0xb2>
                }
                break;
 800df9e:	bf00      	nop
            }
    }
    if( package != NULL )
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d035      	beq.n	800e012 <LmHandlerPackageRegister+0xae>
    {
        LmHandlerPackages[id] = package;
 800dfa6:	79fb      	ldrb	r3, [r7, #7]
 800dfa8:	68fa      	ldr	r2, [r7, #12]
 800dfaa:	491d      	ldr	r1, [pc, #116]	@ (800e020 <LmHandlerPackageRegister+0xbc>)
 800dfac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800dfb0:	79fb      	ldrb	r3, [r7, #7]
 800dfb2:	4a1b      	ldr	r2, [pc, #108]	@ (800e020 <LmHandlerPackageRegister+0xbc>)
 800dfb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfb8:	4a1a      	ldr	r2, [pc, #104]	@ (800e024 <LmHandlerPackageRegister+0xc0>)
 800dfba:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800dfbc:	4b1a      	ldr	r3, [pc, #104]	@ (800e028 <LmHandlerPackageRegister+0xc4>)
 800dfbe:	681a      	ldr	r2, [r3, #0]
 800dfc0:	79fb      	ldrb	r3, [r7, #7]
 800dfc2:	4917      	ldr	r1, [pc, #92]	@ (800e020 <LmHandlerPackageRegister+0xbc>)
 800dfc4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800dfc8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800dfca:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800dfcc:	4b16      	ldr	r3, [pc, #88]	@ (800e028 <LmHandlerPackageRegister+0xc4>)
 800dfce:	681a      	ldr	r2, [r3, #0]
 800dfd0:	79fb      	ldrb	r3, [r7, #7]
 800dfd2:	4913      	ldr	r1, [pc, #76]	@ (800e020 <LmHandlerPackageRegister+0xbc>)
 800dfd4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800dfd8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800dfda:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800dfdc:	79fb      	ldrb	r3, [r7, #7]
 800dfde:	4a10      	ldr	r2, [pc, #64]	@ (800e020 <LmHandlerPackageRegister+0xbc>)
 800dfe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfe4:	4a11      	ldr	r2, [pc, #68]	@ (800e02c <LmHandlerPackageRegister+0xc8>)
 800dfe6:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800dfe8:	4b0f      	ldr	r3, [pc, #60]	@ (800e028 <LmHandlerPackageRegister+0xc4>)
 800dfea:	681a      	ldr	r2, [r3, #0]
 800dfec:	79fb      	ldrb	r3, [r7, #7]
 800dfee:	490c      	ldr	r1, [pc, #48]	@ (800e020 <LmHandlerPackageRegister+0xbc>)
 800dff0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800dff4:	6992      	ldr	r2, [r2, #24]
 800dff6:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800dff8:	79fb      	ldrb	r3, [r7, #7]
 800dffa:	4a09      	ldr	r2, [pc, #36]	@ (800e020 <LmHandlerPackageRegister+0xbc>)
 800dffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e000:	685b      	ldr	r3, [r3, #4]
 800e002:	4a0b      	ldr	r2, [pc, #44]	@ (800e030 <LmHandlerPackageRegister+0xcc>)
 800e004:	6851      	ldr	r1, [r2, #4]
 800e006:	4a0a      	ldr	r2, [pc, #40]	@ (800e030 <LmHandlerPackageRegister+0xcc>)
 800e008:	7852      	ldrb	r2, [r2, #1]
 800e00a:	6838      	ldr	r0, [r7, #0]
 800e00c:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800e00e:	2300      	movs	r3, #0
 800e010:	e001      	b.n	800e016 <LmHandlerPackageRegister+0xb2>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800e012:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800e016:	4618      	mov	r0, r3
 800e018:	3710      	adds	r7, #16
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bd80      	pop	{r7, pc}
 800e01e:	bf00      	nop
 800e020:	20000a38 	.word	0x20000a38
 800e024:	0800d705 	.word	0x0800d705
 800e028:	20000a64 	.word	0x20000a64
 800e02c:	0800da1d 	.word	0x0800da1d
 800e030:	200000e4 	.word	0x200000e4

0800e034 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b082      	sub	sp, #8
 800e038:	af00      	add	r7, sp, #0
 800e03a:	4603      	mov	r3, r0
 800e03c:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800e03e:	79fb      	ldrb	r3, [r7, #7]
 800e040:	2b04      	cmp	r3, #4
 800e042:	d80e      	bhi.n	800e062 <LmHandlerPackageIsInitialized+0x2e>
 800e044:	79fb      	ldrb	r3, [r7, #7]
 800e046:	4a09      	ldr	r2, [pc, #36]	@ (800e06c <LmHandlerPackageIsInitialized+0x38>)
 800e048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e04c:	689b      	ldr	r3, [r3, #8]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d007      	beq.n	800e062 <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800e052:	79fb      	ldrb	r3, [r7, #7]
 800e054:	4a05      	ldr	r2, [pc, #20]	@ (800e06c <LmHandlerPackageIsInitialized+0x38>)
 800e056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e05a:	689b      	ldr	r3, [r3, #8]
 800e05c:	4798      	blx	r3
 800e05e:	4603      	mov	r3, r0
 800e060:	e000      	b.n	800e064 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800e062:	2300      	movs	r3, #0
    }
}
 800e064:	4618      	mov	r0, r3
 800e066:	3708      	adds	r7, #8
 800e068:	46bd      	mov	sp, r7
 800e06a:	bd80      	pop	{r7, pc}
 800e06c:	20000a38 	.word	0x20000a38

0800e070 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800e070:	b580      	push	{r7, lr}
 800e072:	b084      	sub	sp, #16
 800e074:	af00      	add	r7, sp, #0
 800e076:	4603      	mov	r3, r0
 800e078:	6039      	str	r1, [r7, #0]
 800e07a:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e07c:	2300      	movs	r3, #0
 800e07e:	73fb      	strb	r3, [r7, #15]
 800e080:	e067      	b.n	800e152 <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800e082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e086:	4a37      	ldr	r2, [pc, #220]	@ (800e164 <LmHandlerPackagesNotify+0xf4>)
 800e088:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d05a      	beq.n	800e146 <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800e090:	79fb      	ldrb	r3, [r7, #7]
 800e092:	2b03      	cmp	r3, #3
 800e094:	d84e      	bhi.n	800e134 <LmHandlerPackagesNotify+0xc4>
 800e096:	a201      	add	r2, pc, #4	@ (adr r2, 800e09c <LmHandlerPackagesNotify+0x2c>)
 800e098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e09c:	0800e0ad 	.word	0x0800e0ad
 800e0a0:	0800e0cf 	.word	0x0800e0cf
 800e0a4:	0800e0f1 	.word	0x0800e0f1
 800e0a8:	0800e113 	.word	0x0800e113
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800e0ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0b0:	4a2c      	ldr	r2, [pc, #176]	@ (800e164 <LmHandlerPackagesNotify+0xf4>)
 800e0b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0b6:	699b      	ldr	r3, [r3, #24]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d03d      	beq.n	800e138 <LmHandlerPackagesNotify+0xc8>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800e0bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0c0:	4a28      	ldr	r2, [pc, #160]	@ (800e164 <LmHandlerPackagesNotify+0xf4>)
 800e0c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0c6:	699b      	ldr	r3, [r3, #24]
 800e0c8:	6838      	ldr	r0, [r7, #0]
 800e0ca:	4798      	blx	r3
                        }
                        break;
 800e0cc:	e034      	b.n	800e138 <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800e0ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0d2:	4a24      	ldr	r2, [pc, #144]	@ (800e164 <LmHandlerPackagesNotify+0xf4>)
 800e0d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0d8:	69db      	ldr	r3, [r3, #28]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d02e      	beq.n	800e13c <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800e0de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0e2:	4a20      	ldr	r2, [pc, #128]	@ (800e164 <LmHandlerPackagesNotify+0xf4>)
 800e0e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0e8:	69db      	ldr	r3, [r3, #28]
 800e0ea:	6838      	ldr	r0, [r7, #0]
 800e0ec:	4798      	blx	r3
                        }
                        break;
 800e0ee:	e025      	b.n	800e13c <LmHandlerPackagesNotify+0xcc>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800e0f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e0f4:	4a1b      	ldr	r2, [pc, #108]	@ (800e164 <LmHandlerPackagesNotify+0xf4>)
 800e0f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e0fa:	6a1b      	ldr	r3, [r3, #32]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d01f      	beq.n	800e140 <LmHandlerPackagesNotify+0xd0>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800e100:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e104:	4a17      	ldr	r2, [pc, #92]	@ (800e164 <LmHandlerPackagesNotify+0xf4>)
 800e106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e10a:	6a1b      	ldr	r3, [r3, #32]
 800e10c:	6838      	ldr	r0, [r7, #0]
 800e10e:	4798      	blx	r3
                        }
                        break;
 800e110:	e016      	b.n	800e140 <LmHandlerPackagesNotify+0xd0>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800e112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e116:	4a13      	ldr	r2, [pc, #76]	@ (800e164 <LmHandlerPackagesNotify+0xf4>)
 800e118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e11c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d010      	beq.n	800e144 <LmHandlerPackagesNotify+0xd4>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800e122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e126:	4a0f      	ldr	r2, [pc, #60]	@ (800e164 <LmHandlerPackagesNotify+0xf4>)
 800e128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e12c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e12e:	6838      	ldr	r0, [r7, #0]
 800e130:	4798      	blx	r3
                        }
                        break;
 800e132:	e007      	b.n	800e144 <LmHandlerPackagesNotify+0xd4>
                    }
                default:
                    {
                        break;
 800e134:	bf00      	nop
 800e136:	e006      	b.n	800e146 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e138:	bf00      	nop
 800e13a:	e004      	b.n	800e146 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e13c:	bf00      	nop
 800e13e:	e002      	b.n	800e146 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e140:	bf00      	nop
 800e142:	e000      	b.n	800e146 <LmHandlerPackagesNotify+0xd6>
                        break;
 800e144:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e14a:	b2db      	uxtb	r3, r3
 800e14c:	3301      	adds	r3, #1
 800e14e:	b2db      	uxtb	r3, r3
 800e150:	73fb      	strb	r3, [r7, #15]
 800e152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e156:	2b04      	cmp	r3, #4
 800e158:	dd93      	ble.n	800e082 <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800e15a:	bf00      	nop
 800e15c:	bf00      	nop
 800e15e:	3710      	adds	r7, #16
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}
 800e164:	20000a38 	.word	0x20000a38

0800e168 <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b082      	sub	sp, #8
 800e16c:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e16e:	2300      	movs	r3, #0
 800e170:	71fb      	strb	r3, [r7, #7]
 800e172:	e018      	b.n	800e1a6 <LmHandlerPackageIsTxPending+0x3e>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
#else
        if( LmHandlerPackages[i] != NULL )
 800e174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e178:	4a0f      	ldr	r2, [pc, #60]	@ (800e1b8 <LmHandlerPackageIsTxPending+0x50>)
 800e17a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d00b      	beq.n	800e19a <LmHandlerPackageIsTxPending+0x32>
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800e182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e186:	4a0c      	ldr	r2, [pc, #48]	@ (800e1b8 <LmHandlerPackageIsTxPending+0x50>)
 800e188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e18c:	68db      	ldr	r3, [r3, #12]
 800e18e:	4798      	blx	r3
 800e190:	4603      	mov	r3, r0
 800e192:	2b00      	cmp	r3, #0
 800e194:	d001      	beq.n	800e19a <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800e196:	2301      	movs	r3, #1
 800e198:	e00a      	b.n	800e1b0 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e19a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e19e:	b2db      	uxtb	r3, r3
 800e1a0:	3301      	adds	r3, #1
 800e1a2:	b2db      	uxtb	r3, r3
 800e1a4:	71fb      	strb	r3, [r7, #7]
 800e1a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e1aa:	2b04      	cmp	r3, #4
 800e1ac:	dde2      	ble.n	800e174 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800e1ae:	2300      	movs	r3, #0
}
 800e1b0:	4618      	mov	r0, r3
 800e1b2:	3708      	adds	r7, #8
 800e1b4:	46bd      	mov	sp, r7
 800e1b6:	bd80      	pop	{r7, pc}
 800e1b8:	20000a38 	.word	0x20000a38

0800e1bc <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800e1bc:	b580      	push	{r7, lr}
 800e1be:	b082      	sub	sp, #8
 800e1c0:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	71fb      	strb	r3, [r7, #7]
 800e1c6:	e022      	b.n	800e20e <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e1c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e1cc:	4a14      	ldr	r2, [pc, #80]	@ (800e220 <LmHandlerPackagesProcess+0x64>)
 800e1ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d015      	beq.n	800e202 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e1d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e1da:	4a11      	ldr	r2, [pc, #68]	@ (800e220 <LmHandlerPackagesProcess+0x64>)
 800e1dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e1e0:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d00d      	beq.n	800e202 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800e1e6:	79fb      	ldrb	r3, [r7, #7]
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	f7ff ff23 	bl	800e034 <LmHandlerPackageIsInitialized>
 800e1ee:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d006      	beq.n	800e202 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800e1f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e1f8:	4a09      	ldr	r2, [pc, #36]	@ (800e220 <LmHandlerPackagesProcess+0x64>)
 800e1fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e1fe:	691b      	ldr	r3, [r3, #16]
 800e200:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e206:	b2db      	uxtb	r3, r3
 800e208:	3301      	adds	r3, #1
 800e20a:	b2db      	uxtb	r3, r3
 800e20c:	71fb      	strb	r3, [r7, #7]
 800e20e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e212:	2b04      	cmp	r3, #4
 800e214:	ddd8      	ble.n	800e1c8 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800e216:	bf00      	nop
 800e218:	bf00      	nop
 800e21a:	3708      	adds	r7, #8
 800e21c:	46bd      	mov	sp, r7
 800e21e:	bd80      	pop	{r7, pc}
 800e220:	20000a38 	.word	0x20000a38

0800e224 <LmHandlerOnTxFrameCtrlChanged>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void LmHandlerOnTxFrameCtrlChanged( LmHandlerMsgTypes_t isTxConfirmed )
{
 800e224:	b580      	push	{r7, lr}
 800e226:	b082      	sub	sp, #8
 800e228:	af00      	add	r7, sp, #0
 800e22a:	4603      	mov	r3, r0
 800e22c:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800e22e:	4a09      	ldr	r2, [pc, #36]	@ (800e254 <LmHandlerOnTxFrameCtrlChanged+0x30>)
 800e230:	79fb      	ldrb	r3, [r7, #7]
 800e232:	70d3      	strb	r3, [r2, #3]

    if (LmHandlerCallbacks->OnTxFrameCtrlChanged != NULL)
 800e234:	4b08      	ldr	r3, [pc, #32]	@ (800e258 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d005      	beq.n	800e24a <LmHandlerOnTxFrameCtrlChanged+0x26>
    {
        LmHandlerCallbacks->OnTxFrameCtrlChanged( isTxConfirmed );
 800e23e:	4b06      	ldr	r3, [pc, #24]	@ (800e258 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e244:	79fa      	ldrb	r2, [r7, #7]
 800e246:	4610      	mov	r0, r2
 800e248:	4798      	blx	r3
    }
}
 800e24a:	bf00      	nop
 800e24c:	3708      	adds	r7, #8
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}
 800e252:	bf00      	nop
 800e254:	20000a4c 	.word	0x20000a4c
 800e258:	20000a64 	.word	0x20000a64

0800e25c <LmHandlerOnPingSlotPeriodicityChanged>:

static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity )
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b082      	sub	sp, #8
 800e260:	af00      	add	r7, sp, #0
 800e262:	4603      	mov	r3, r0
 800e264:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800e266:	4a09      	ldr	r2, [pc, #36]	@ (800e28c <LmHandlerOnPingSlotPeriodicityChanged+0x30>)
 800e268:	79fb      	ldrb	r3, [r7, #7]
 800e26a:	7413      	strb	r3, [r2, #16]

    if (LmHandlerCallbacks->OnPingSlotPeriodicityChanged != NULL)
 800e26c:	4b08      	ldr	r3, [pc, #32]	@ (800e290 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e272:	2b00      	cmp	r3, #0
 800e274:	d005      	beq.n	800e282 <LmHandlerOnPingSlotPeriodicityChanged+0x26>
    {
        LmHandlerCallbacks->OnPingSlotPeriodicityChanged( pingSlotPeriodicity );
 800e276:	4b06      	ldr	r3, [pc, #24]	@ (800e290 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e27c:	79fa      	ldrb	r2, [r7, #7]
 800e27e:	4610      	mov	r0, r2
 800e280:	4798      	blx	r3
    }
}
 800e282:	bf00      	nop
 800e284:	3708      	adds	r7, #8
 800e286:	46bd      	mov	sp, r7
 800e288:	bd80      	pop	{r7, pc}
 800e28a:	bf00      	nop
 800e28c:	20000a4c 	.word	0x20000a4c
 800e290:	20000a64 	.word	0x20000a64

0800e294 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800e294:	b480      	push	{r7}
 800e296:	b083      	sub	sp, #12
 800e298:	af00      	add	r7, sp, #0
 800e29a:	4603      	mov	r3, r0
 800e29c:	6039      	str	r1, [r7, #0]
 800e29e:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800e2a0:	683b      	ldr	r3, [r7, #0]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d102      	bne.n	800e2ac <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800e2a6:	f04f 33ff 	mov.w	r3, #4294967295
 800e2aa:	e00e      	b.n	800e2ca <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800e2ac:	79fb      	ldrb	r3, [r7, #7]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d002      	beq.n	800e2b8 <LmHandlerGetVersion+0x24>
 800e2b2:	2b01      	cmp	r3, #1
 800e2b4:	d004      	beq.n	800e2c0 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800e2b6:	e007      	b.n	800e2c8 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800e2b8:	683b      	ldr	r3, [r7, #0]
 800e2ba:	4a06      	ldr	r2, [pc, #24]	@ (800e2d4 <LmHandlerGetVersion+0x40>)
 800e2bc:	601a      	str	r2, [r3, #0]
            break;
 800e2be:	e003      	b.n	800e2c8 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	4a05      	ldr	r2, [pc, #20]	@ (800e2d8 <LmHandlerGetVersion+0x44>)
 800e2c4:	601a      	str	r2, [r3, #0]
            break;
 800e2c6:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800e2c8:	2300      	movs	r3, #0
}
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	370c      	adds	r7, #12
 800e2ce:	46bd      	mov	sp, r7
 800e2d0:	bc80      	pop	{r7}
 800e2d2:	4770      	bx	lr
 800e2d4:	01000400 	.word	0x01000400
 800e2d8:	02010003 	.word	0x02010003

0800e2dc <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800e2e0:	f005 fd72 	bl	8013dc8 <LoRaMacDeInitialization>
 800e2e4:	4603      	mov	r3, r0
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d101      	bne.n	800e2ee <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	e001      	b.n	800e2f2 <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e2ee:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	bd80      	pop	{r7, pc}

0800e2f6 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800e2f6:	b580      	push	{r7, lr}
 800e2f8:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800e2fa:	f004 fbc1 	bl	8012a80 <LoRaMacHalt>
 800e2fe:	4603      	mov	r3, r0
 800e300:	2b00      	cmp	r3, #0
 800e302:	d101      	bne.n	800e308 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e304:	2300      	movs	r3, #0
 800e306:	e001      	b.n	800e30c <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e308:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e30c:	4618      	mov	r0, r3
 800e30e:	bd80      	pop	{r7, pc}

0800e310 <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800e310:	b580      	push	{r7, lr}
 800e312:	b08c      	sub	sp, #48	@ 0x30
 800e314:	af00      	add	r7, sp, #0
 800e316:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d102      	bne.n	800e324 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e31e:	f04f 33ff 	mov.w	r3, #4294967295
 800e322:	e016      	b.n	800e352 <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800e324:	2321      	movs	r3, #33	@ 0x21
 800e326:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e328:	f107 0308 	add.w	r3, r7, #8
 800e32c:	4618      	mov	r0, r3
 800e32e:	f004 fc6f 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
 800e332:	4603      	mov	r3, r0
 800e334:	2b00      	cmp	r3, #0
 800e336:	d002      	beq.n	800e33e <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e338:	f04f 33ff 	mov.w	r3, #4294967295
 800e33c:	e009      	b.n	800e352 <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800e33e:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	f993 2000 	ldrsb.w	r2, [r3]
 800e34c:	4b03      	ldr	r3, [pc, #12]	@ (800e35c <LmHandlerGetTxPower+0x4c>)
 800e34e:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800e350:	2300      	movs	r3, #0
}
 800e352:	4618      	mov	r0, r3
 800e354:	3730      	adds	r7, #48	@ 0x30
 800e356:	46bd      	mov	sp, r7
 800e358:	bd80      	pop	{r7, pc}
 800e35a:	bf00      	nop
 800e35c:	20000a4c 	.word	0x20000a4c

0800e360 <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b08e      	sub	sp, #56	@ 0x38
 800e364:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800e366:	2300      	movs	r3, #0
 800e368:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800e36c:	2300      	movs	r3, #0
 800e36e:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800e370:	f7ff ffc1 	bl	800e2f6 <LmHandlerHalt>
 800e374:	4603      	mov	r3, r0
 800e376:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800e37a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d12f      	bne.n	800e3e2 <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800e382:	f000 f859 	bl	800e438 <NvmDataMgmtStoreBegin>
 800e386:	6338      	str	r0, [r7, #48]	@ 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 800e388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e38a:	f113 0f02 	cmn.w	r3, #2
 800e38e:	d103      	bne.n	800e398 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800e390:	23f8      	movs	r3, #248	@ 0xf8
 800e392:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e396:	e01c      	b.n	800e3d2 <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800e398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d104      	bne.n	800e3a8 <LmHandlerNvmDataStore+0x48>
 800e39e:	4b1b      	ldr	r3, [pc, #108]	@ (800e40c <LmHandlerNvmDataStore+0xac>)
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	695b      	ldr	r3, [r3, #20]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d103      	bne.n	800e3b0 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e3a8:	23ff      	movs	r3, #255	@ 0xff
 800e3aa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e3ae:	e010      	b.n	800e3d2 <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 800e3b0:	2327      	movs	r3, #39	@ 0x27
 800e3b2:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800e3b4:	463b      	mov	r3, r7
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f004 fc2a 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	62fb      	str	r3, [r7, #44]	@ 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 800e3c0:	f44f 63ba 	mov.w	r3, #1488	@ 0x5d0
 800e3c4:	62bb      	str	r3, [r7, #40]	@ 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800e3c6:	4b11      	ldr	r3, [pc, #68]	@ (800e40c <LmHandlerNvmDataStore+0xac>)
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	695b      	ldr	r3, [r3, #20]
 800e3cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e3ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e3d0:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800e3d2:	f000 f847 	bl	800e464 <NvmDataMgmtStoreEnd>
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d002      	beq.n	800e3e2 <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e3dc:	23ff      	movs	r3, #255	@ 0xff
 800e3de:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800e3e2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d109      	bne.n	800e3fe <LmHandlerNvmDataStore+0x9e>
 800e3ea:	4b08      	ldr	r3, [pc, #32]	@ (800e40c <LmHandlerNvmDataStore+0xac>)
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	69db      	ldr	r3, [r3, #28]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d004      	beq.n	800e3fe <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800e3f4:	4b05      	ldr	r3, [pc, #20]	@ (800e40c <LmHandlerNvmDataStore+0xac>)
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	69db      	ldr	r3, [r3, #28]
 800e3fa:	2001      	movs	r0, #1
 800e3fc:	4798      	blx	r3
    }

    return lmhStatus;
 800e3fe:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e402:	4618      	mov	r0, r3
 800e404:	3738      	adds	r7, #56	@ 0x38
 800e406:	46bd      	mov	sp, r7
 800e408:	bd80      	pop	{r7, pc}
 800e40a:	bf00      	nop
 800e40c:	20000a64 	.word	0x20000a64

0800e410 <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800e410:	b480      	push	{r7}
 800e412:	b083      	sub	sp, #12
 800e414:	af00      	add	r7, sp, #0
 800e416:	4603      	mov	r3, r0
 800e418:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800e41a:	4b06      	ldr	r3, [pc, #24]	@ (800e434 <NvmDataMgmtEvent+0x24>)
 800e41c:	881a      	ldrh	r2, [r3, #0]
 800e41e:	88fb      	ldrh	r3, [r7, #6]
 800e420:	4313      	orrs	r3, r2
 800e422:	b29a      	uxth	r2, r3
 800e424:	4b03      	ldr	r3, [pc, #12]	@ (800e434 <NvmDataMgmtEvent+0x24>)
 800e426:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800e428:	bf00      	nop
 800e42a:	370c      	adds	r7, #12
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bc80      	pop	{r7}
 800e430:	4770      	bx	lr
 800e432:	bf00      	nop
 800e434:	20000b8c 	.word	0x20000b8c

0800e438 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800e43c:	4b08      	ldr	r3, [pc, #32]	@ (800e460 <NvmDataMgmtStoreBegin+0x28>)
 800e43e:	881b      	ldrh	r3, [r3, #0]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d102      	bne.n	800e44a <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 800e444:	f06f 0301 	mvn.w	r3, #1
 800e448:	e008      	b.n	800e45c <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800e44a:	f004 faf1 	bl	8012a30 <LoRaMacStop>
 800e44e:	4603      	mov	r3, r0
 800e450:	2b00      	cmp	r3, #0
 800e452:	d002      	beq.n	800e45a <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800e454:	f06f 0302 	mvn.w	r3, #2
 800e458:	e000      	b.n	800e45c <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800e45a:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e45c:	4618      	mov	r0, r3
 800e45e:	bd80      	pop	{r7, pc}
 800e460:	20000b8c 	.word	0x20000b8c

0800e464 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800e464:	b580      	push	{r7, lr}
 800e466:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800e468:	4b03      	ldr	r3, [pc, #12]	@ (800e478 <NvmDataMgmtStoreEnd+0x14>)
 800e46a:	2200      	movs	r2, #0
 800e46c:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 800e46e:	f004 fad1 	bl	8012a14 <LoRaMacStart>
    return NVM_DATA_OK;
 800e472:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e474:	4618      	mov	r0, r3
 800e476:	bd80      	pop	{r7, pc}
 800e478:	20000b8c 	.word	0x20000b8c

0800e47c <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	af00      	add	r7, sp, #0
    memset1( ( uint8_t * ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800e480:	2220      	movs	r2, #32
 800e482:	2100      	movs	r1, #0
 800e484:	4802      	ldr	r0, [pc, #8]	@ (800e490 <ClassBStatusReset+0x14>)
 800e486:	f00c fdbd 	bl	801b004 <memset1>
}
 800e48a:	bf00      	nop
 800e48c:	bd80      	pop	{r7, pc}
 800e48e:	bf00      	nop
 800e490:	20000ba4 	.word	0x20000ba4

0800e494 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  /* To be initialized by LmHandler */
    .OnSystemReset           = NULL,  /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800e494:	b480      	push	{r7}
 800e496:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800e498:	4b02      	ldr	r3, [pc, #8]	@ (800e4a4 <LmhpCompliancePackageFactory+0x10>)
}
 800e49a:	4618      	mov	r0, r3
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bc80      	pop	{r7}
 800e4a0:	4770      	bx	lr
 800e4a2:	bf00      	nop
 800e4a4:	200000ec 	.word	0x200000ec

0800e4a8 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	b086      	sub	sp, #24
 800e4ac:	af02      	add	r7, sp, #8
 800e4ae:	60f8      	str	r0, [r7, #12]
 800e4b0:	60b9      	str	r1, [r7, #8]
 800e4b2:	4613      	mov	r3, r2
 800e4b4:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d018      	beq.n	800e4ee <LmhpComplianceInit+0x46>
 800e4bc:	68bb      	ldr	r3, [r7, #8]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d015      	beq.n	800e4ee <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t * ) params;
 800e4c2:	4a19      	ldr	r2, [pc, #100]	@ (800e528 <LmhpComplianceInit+0x80>)
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800e4c8:	4a18      	ldr	r2, [pc, #96]	@ (800e52c <LmhpComplianceInit+0x84>)
 800e4ca:	68bb      	ldr	r3, [r7, #8]
 800e4cc:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800e4ce:	4a17      	ldr	r2, [pc, #92]	@ (800e52c <LmhpComplianceInit+0x84>)
 800e4d0:	79fb      	ldrb	r3, [r7, #7]
 800e4d2:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800e4d4:	4b15      	ldr	r3, [pc, #84]	@ (800e52c <LmhpComplianceInit+0x84>)
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800e4da:	2300      	movs	r3, #0
 800e4dc:	9300      	str	r3, [sp, #0]
 800e4de:	4b14      	ldr	r3, [pc, #80]	@ (800e530 <LmhpComplianceInit+0x88>)
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	f04f 31ff 	mov.w	r1, #4294967295
 800e4e6:	4813      	ldr	r0, [pc, #76]	@ (800e534 <LmhpComplianceInit+0x8c>)
 800e4e8:	f010 fdfa 	bl	801f0e0 <UTIL_TIMER_Create>
 800e4ec:	e005      	b.n	800e4fa <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800e4ee:	4b0e      	ldr	r3, [pc, #56]	@ (800e528 <LmhpComplianceInit+0x80>)
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800e4f4:	4b0d      	ldr	r3, [pc, #52]	@ (800e52c <LmhpComplianceInit+0x84>)
 800e4f6:	2200      	movs	r2, #0
 800e4f8:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800e4fa:	4b0c      	ldr	r3, [pc, #48]	@ (800e52c <LmhpComplianceInit+0x84>)
 800e4fc:	2200      	movs	r2, #0
 800e4fe:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800e500:	f7ff ffbc 	bl	800e47c <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800e504:	4b09      	ldr	r3, [pc, #36]	@ (800e52c <LmhpComplianceInit+0x84>)
 800e506:	2200      	movs	r2, #0
 800e508:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800e50a:	4b08      	ldr	r3, [pc, #32]	@ (800e52c <LmhpComplianceInit+0x84>)
 800e50c:	2200      	movs	r2, #0
 800e50e:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800e510:	4b06      	ldr	r3, [pc, #24]	@ (800e52c <LmhpComplianceInit+0x84>)
 800e512:	2200      	movs	r2, #0
 800e514:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800e518:	4b04      	ldr	r3, [pc, #16]	@ (800e52c <LmhpComplianceInit+0x84>)
 800e51a:	2200      	movs	r2, #0
 800e51c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800e520:	bf00      	nop
 800e522:	3710      	adds	r7, #16
 800e524:	46bd      	mov	sp, r7
 800e526:	bd80      	pop	{r7, pc}
 800e528:	20000bc8 	.word	0x20000bc8
 800e52c:	20000b90 	.word	0x20000b90
 800e530:	0800ee31 	.word	0x0800ee31
 800e534:	20000bcc 	.word	0x20000bcc

0800e538 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800e538:	b480      	push	{r7}
 800e53a:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800e53c:	4b02      	ldr	r3, [pc, #8]	@ (800e548 <LmhpComplianceIsInitialized+0x10>)
 800e53e:	781b      	ldrb	r3, [r3, #0]
}
 800e540:	4618      	mov	r0, r3
 800e542:	46bd      	mov	sp, r7
 800e544:	bc80      	pop	{r7}
 800e546:	4770      	bx	lr
 800e548:	20000b90 	.word	0x20000b90

0800e54c <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800e54c:	b480      	push	{r7}
 800e54e:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800e550:	4b02      	ldr	r3, [pc, #8]	@ (800e55c <LmhpComplianceIsTxPending+0x10>)
 800e552:	785b      	ldrb	r3, [r3, #1]
}
 800e554:	4618      	mov	r0, r3
 800e556:	46bd      	mov	sp, r7
 800e558:	bc80      	pop	{r7}
 800e55a:	4770      	bx	lr
 800e55c:	20000b90 	.word	0x20000b90

0800e560 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800e560:	b590      	push	{r4, r7, lr}
 800e562:	b085      	sub	sp, #20
 800e564:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800e566:	4b33      	ldr	r3, [pc, #204]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e568:	785b      	ldrb	r3, [r3, #1]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d03e      	beq.n	800e5ec <LmhpComplianceProcess+0x8c>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800e56e:	f010 ff75 	bl	801f45c <UTIL_TIMER_GetCurrentTime>
 800e572:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800e574:	4b2f      	ldr	r3, [pc, #188]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e576:	685c      	ldr	r4, [r3, #4]
 800e578:	f7ff f8ba 	bl	800d6f0 <LmHandlerGetDutyCycleWaitTime>
 800e57c:	4603      	mov	r3, r0
 800e57e:	4423      	add	r3, r4
 800e580:	68fa      	ldr	r2, [r7, #12]
 800e582:	429a      	cmp	r2, r3
 800e584:	d941      	bls.n	800e60a <LmhpComplianceProcess+0xaa>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800e586:	4b2b      	ldr	r3, [pc, #172]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e588:	7a9b      	ldrb	r3, [r3, #10]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d03d      	beq.n	800e60a <LmhpComplianceProcess+0xaa>
            {
                /* Answer commands */
                LmHandlerAppData_t appData =
 800e58e:	23e0      	movs	r3, #224	@ 0xe0
 800e590:	703b      	strb	r3, [r7, #0]
                {
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800e592:	4b28      	ldr	r3, [pc, #160]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e594:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData =
 800e596:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800e598:	4b26      	ldr	r3, [pc, #152]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e59a:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData =
 800e59c:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };

                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800e59e:	23ff      	movs	r3, #255	@ 0xff
 800e5a0:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800e5a2:	4b24      	ldr	r3, [pc, #144]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e5a4:	7a19      	ldrb	r1, [r3, #8]
 800e5a6:	463b      	mov	r3, r7
 800e5a8:	2201      	movs	r2, #1
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	f7ff f968 	bl	800d880 <LmHandlerSend>
 800e5b0:	4603      	mov	r3, r0
 800e5b2:	72fb      	strb	r3, [r7, #11]
                if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) || ( lmhStatus == LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED ) )
 800e5b4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d004      	beq.n	800e5c6 <LmhpComplianceProcess+0x66>
 800e5bc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800e5c0:	f113 0f07 	cmn.w	r3, #7
 800e5c4:	d106      	bne.n	800e5d4 <LmhpComplianceProcess+0x74>
                {
                    ComplianceTestState.IsTxPending = false;
 800e5c6:	4b1b      	ldr	r3, [pc, #108]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e5c8:	2200      	movs	r2, #0
 800e5ca:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800e5cc:	4b19      	ldr	r3, [pc, #100]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e5ce:	2200      	movs	r2, #0
 800e5d0:	729a      	strb	r2, [r3, #10]
 800e5d2:	e007      	b.n	800e5e4 <LmhpComplianceProcess+0x84>
                }
                else
                {
                    /* try to send the message again */
                    TimerSetValue( &ProcessTimer, 1500 );
 800e5d4:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800e5d8:	4817      	ldr	r0, [pc, #92]	@ (800e638 <LmhpComplianceProcess+0xd8>)
 800e5da:	f010 fe95 	bl	801f308 <UTIL_TIMER_SetPeriod>
                    TimerStart( &ProcessTimer );
 800e5de:	4816      	ldr	r0, [pc, #88]	@ (800e638 <LmhpComplianceProcess+0xd8>)
 800e5e0:	f010 fdb4 	bl	801f14c <UTIL_TIMER_Start>
                }

                ComplianceTestState.TxPendingTimestamp = now;
 800e5e4:	4a13      	ldr	r2, [pc, #76]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	6053      	str	r3, [r2, #4]
 800e5ea:	e00e      	b.n	800e60a <LmhpComplianceProcess+0xaa>
        }
    }
    else
    {
        /* If no Tx is pending process other commands */
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800e5ec:	4b11      	ldr	r3, [pc, #68]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e5ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d009      	beq.n	800e60a <LmhpComplianceProcess+0xaa>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800e5f6:	4b0f      	ldr	r3, [pc, #60]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800e5fe:	4b0d      	ldr	r3, [pc, #52]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e600:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800e604:	4618      	mov	r0, r3
 800e606:	f7ff fa31 	bl	800da6c <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800e60a:	4b0a      	ldr	r3, [pc, #40]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e60c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e610:	2b00      	cmp	r3, #0
 800e612:	d00a      	beq.n	800e62a <LmhpComplianceProcess+0xca>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800e614:	4b07      	ldr	r3, [pc, #28]	@ (800e634 <LmhpComplianceProcess+0xd4>)
 800e616:	2200      	movs	r2, #0
 800e618:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Call platform MCU reset API */
        if( CompliancePackage.OnSystemReset != NULL )
 800e61c:	4b07      	ldr	r3, [pc, #28]	@ (800e63c <LmhpComplianceProcess+0xdc>)
 800e61e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e620:	2b00      	cmp	r3, #0
 800e622:	d002      	beq.n	800e62a <LmhpComplianceProcess+0xca>
        {
            CompliancePackage.OnSystemReset( );
 800e624:	4b05      	ldr	r3, [pc, #20]	@ (800e63c <LmhpComplianceProcess+0xdc>)
 800e626:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e628:	4798      	blx	r3
        }
    }
}
 800e62a:	bf00      	nop
 800e62c:	3714      	adds	r7, #20
 800e62e:	46bd      	mov	sp, r7
 800e630:	bd90      	pop	{r4, r7, pc}
 800e632:	bf00      	nop
 800e634:	20000b90 	.word	0x20000b90
 800e638:	20000bcc 	.word	0x20000bcc
 800e63c:	200000ec 	.word	0x200000ec

0800e640 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800e640:	b5b0      	push	{r4, r5, r7, lr}
 800e642:	b0a4      	sub	sp, #144	@ 0x90
 800e644:	af00      	add	r7, sp, #0
 800e646:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800e648:	2300      	movs	r3, #0
 800e64a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800e64e:	4bd0      	ldr	r3, [pc, #832]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e650:	781b      	ldrb	r3, [r3, #0]
 800e652:	f083 0301 	eor.w	r3, r3, #1
 800e656:	b2db      	uxtb	r3, r3
 800e658:	2b00      	cmp	r3, #0
 800e65a:	f040 83bf 	bne.w	800eddc <LmhpComplianceOnMcpsIndication+0x79c>
        return;
    }

    /* Increment the compliance certification protocol downlink counter */
    /* Not counting downlinks on FPort 0 */
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	78db      	ldrb	r3, [r3, #3]
 800e662:	2b00      	cmp	r3, #0
 800e664:	d103      	bne.n	800e66e <LmhpComplianceOnMcpsIndication+0x2e>
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	7b9b      	ldrb	r3, [r3, #14]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d005      	beq.n	800e67a <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800e66e:	4bc8      	ldr	r3, [pc, #800]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e670:	8a1b      	ldrh	r3, [r3, #16]
 800e672:	3301      	adds	r3, #1
 800e674:	b29a      	uxth	r2, r3
 800e676:	4bc6      	ldr	r3, [pc, #792]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e678:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	7b5b      	ldrb	r3, [r3, #13]
 800e67e:	f083 0301 	eor.w	r3, r3, #1
 800e682:	b2db      	uxtb	r3, r3
 800e684:	2b00      	cmp	r3, #0
 800e686:	f040 83ab 	bne.w	800ede0 <LmhpComplianceOnMcpsIndication+0x7a0>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	78db      	ldrb	r3, [r3, #3]
 800e68e:	2be0      	cmp	r3, #224	@ 0xe0
 800e690:	f040 83a8 	bne.w	800ede4 <LmhpComplianceOnMcpsIndication+0x7a4>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800e694:	4bbe      	ldr	r3, [pc, #760]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e696:	2200      	movs	r2, #0
 800e698:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	689a      	ldr	r2, [r3, #8]
 800e69e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e6a2:	1c59      	adds	r1, r3, #1
 800e6a4:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e6a8:	4413      	add	r3, r2
 800e6aa:	781b      	ldrb	r3, [r3, #0]
 800e6ac:	2b7f      	cmp	r3, #127	@ 0x7f
 800e6ae:	f200 8372 	bhi.w	800ed96 <LmhpComplianceOnMcpsIndication+0x756>
 800e6b2:	a201      	add	r2, pc, #4	@ (adr r2, 800e6b8 <LmhpComplianceOnMcpsIndication+0x78>)
 800e6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6b8:	0800e8b9 	.word	0x0800e8b9
 800e6bc:	0800e8fd 	.word	0x0800e8fd
 800e6c0:	0800e907 	.word	0x0800e907
 800e6c4:	0800e91d 	.word	0x0800e91d
 800e6c8:	0800e93f 	.word	0x0800e93f
 800e6cc:	0800e96d 	.word	0x0800e96d
 800e6d0:	0800e999 	.word	0x0800e999
 800e6d4:	0800e9f7 	.word	0x0800e9f7
 800e6d8:	0800ea4f 	.word	0x0800ea4f
 800e6dc:	0800eabb 	.word	0x0800eabb
 800e6e0:	0800eb0b 	.word	0x0800eb0b
 800e6e4:	0800ed97 	.word	0x0800ed97
 800e6e8:	0800ed97 	.word	0x0800ed97
 800e6ec:	0800ed97 	.word	0x0800ed97
 800e6f0:	0800ed97 	.word	0x0800ed97
 800e6f4:	0800ed97 	.word	0x0800ed97
 800e6f8:	0800ed97 	.word	0x0800ed97
 800e6fc:	0800ed97 	.word	0x0800ed97
 800e700:	0800ed97 	.word	0x0800ed97
 800e704:	0800ed97 	.word	0x0800ed97
 800e708:	0800ed97 	.word	0x0800ed97
 800e70c:	0800ed97 	.word	0x0800ed97
 800e710:	0800ed97 	.word	0x0800ed97
 800e714:	0800ed97 	.word	0x0800ed97
 800e718:	0800ed97 	.word	0x0800ed97
 800e71c:	0800ed97 	.word	0x0800ed97
 800e720:	0800ed97 	.word	0x0800ed97
 800e724:	0800ed97 	.word	0x0800ed97
 800e728:	0800ed97 	.word	0x0800ed97
 800e72c:	0800ed97 	.word	0x0800ed97
 800e730:	0800ed97 	.word	0x0800ed97
 800e734:	0800ed97 	.word	0x0800ed97
 800e738:	0800eb13 	.word	0x0800eb13
 800e73c:	0800eb25 	.word	0x0800eb25
 800e740:	0800eb2d 	.word	0x0800eb2d
 800e744:	0800ed97 	.word	0x0800ed97
 800e748:	0800ed97 	.word	0x0800ed97
 800e74c:	0800ed97 	.word	0x0800ed97
 800e750:	0800ed97 	.word	0x0800ed97
 800e754:	0800ed97 	.word	0x0800ed97
 800e758:	0800ed97 	.word	0x0800ed97
 800e75c:	0800ed97 	.word	0x0800ed97
 800e760:	0800ed97 	.word	0x0800ed97
 800e764:	0800ed97 	.word	0x0800ed97
 800e768:	0800ed97 	.word	0x0800ed97
 800e76c:	0800ed97 	.word	0x0800ed97
 800e770:	0800ed97 	.word	0x0800ed97
 800e774:	0800ed97 	.word	0x0800ed97
 800e778:	0800ed97 	.word	0x0800ed97
 800e77c:	0800ed97 	.word	0x0800ed97
 800e780:	0800ed97 	.word	0x0800ed97
 800e784:	0800ed97 	.word	0x0800ed97
 800e788:	0800ed97 	.word	0x0800ed97
 800e78c:	0800ed97 	.word	0x0800ed97
 800e790:	0800ed97 	.word	0x0800ed97
 800e794:	0800ed97 	.word	0x0800ed97
 800e798:	0800ed97 	.word	0x0800ed97
 800e79c:	0800ed97 	.word	0x0800ed97
 800e7a0:	0800ed97 	.word	0x0800ed97
 800e7a4:	0800ed97 	.word	0x0800ed97
 800e7a8:	0800ed97 	.word	0x0800ed97
 800e7ac:	0800ed97 	.word	0x0800ed97
 800e7b0:	0800ed97 	.word	0x0800ed97
 800e7b4:	0800ed97 	.word	0x0800ed97
 800e7b8:	0800ed97 	.word	0x0800ed97
 800e7bc:	0800ed97 	.word	0x0800ed97
 800e7c0:	0800ed97 	.word	0x0800ed97
 800e7c4:	0800ed97 	.word	0x0800ed97
 800e7c8:	0800ed97 	.word	0x0800ed97
 800e7cc:	0800ed97 	.word	0x0800ed97
 800e7d0:	0800ed97 	.word	0x0800ed97
 800e7d4:	0800ed97 	.word	0x0800ed97
 800e7d8:	0800ed97 	.word	0x0800ed97
 800e7dc:	0800ed97 	.word	0x0800ed97
 800e7e0:	0800ed97 	.word	0x0800ed97
 800e7e4:	0800ed97 	.word	0x0800ed97
 800e7e8:	0800ed97 	.word	0x0800ed97
 800e7ec:	0800ed97 	.word	0x0800ed97
 800e7f0:	0800ed97 	.word	0x0800ed97
 800e7f4:	0800ed97 	.word	0x0800ed97
 800e7f8:	0800ed97 	.word	0x0800ed97
 800e7fc:	0800ed97 	.word	0x0800ed97
 800e800:	0800ed97 	.word	0x0800ed97
 800e804:	0800ed97 	.word	0x0800ed97
 800e808:	0800ed97 	.word	0x0800ed97
 800e80c:	0800ed97 	.word	0x0800ed97
 800e810:	0800ed97 	.word	0x0800ed97
 800e814:	0800ed97 	.word	0x0800ed97
 800e818:	0800ed97 	.word	0x0800ed97
 800e81c:	0800ed97 	.word	0x0800ed97
 800e820:	0800ed97 	.word	0x0800ed97
 800e824:	0800ed97 	.word	0x0800ed97
 800e828:	0800ed97 	.word	0x0800ed97
 800e82c:	0800ed97 	.word	0x0800ed97
 800e830:	0800ed97 	.word	0x0800ed97
 800e834:	0800ed97 	.word	0x0800ed97
 800e838:	0800ed97 	.word	0x0800ed97
 800e83c:	0800ed97 	.word	0x0800ed97
 800e840:	0800ed97 	.word	0x0800ed97
 800e844:	0800ed97 	.word	0x0800ed97
 800e848:	0800ed97 	.word	0x0800ed97
 800e84c:	0800ed97 	.word	0x0800ed97
 800e850:	0800ed97 	.word	0x0800ed97
 800e854:	0800ed97 	.word	0x0800ed97
 800e858:	0800ed97 	.word	0x0800ed97
 800e85c:	0800ed97 	.word	0x0800ed97
 800e860:	0800ed97 	.word	0x0800ed97
 800e864:	0800ed97 	.word	0x0800ed97
 800e868:	0800ed97 	.word	0x0800ed97
 800e86c:	0800ed97 	.word	0x0800ed97
 800e870:	0800ed97 	.word	0x0800ed97
 800e874:	0800ed97 	.word	0x0800ed97
 800e878:	0800ed97 	.word	0x0800ed97
 800e87c:	0800ed97 	.word	0x0800ed97
 800e880:	0800ed97 	.word	0x0800ed97
 800e884:	0800ed97 	.word	0x0800ed97
 800e888:	0800ed97 	.word	0x0800ed97
 800e88c:	0800ed97 	.word	0x0800ed97
 800e890:	0800ed97 	.word	0x0800ed97
 800e894:	0800ed97 	.word	0x0800ed97
 800e898:	0800ed97 	.word	0x0800ed97
 800e89c:	0800ed97 	.word	0x0800ed97
 800e8a0:	0800ed97 	.word	0x0800ed97
 800e8a4:	0800ed97 	.word	0x0800ed97
 800e8a8:	0800ed97 	.word	0x0800ed97
 800e8ac:	0800eb5f 	.word	0x0800eb5f
 800e8b0:	0800ec0f 	.word	0x0800ec0f
 800e8b4:	0800ec41 	.word	0x0800ec41
    {
        case COMPLIANCE_PKG_VERSION_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800e8b8:	4b35      	ldr	r3, [pc, #212]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8ba:	68da      	ldr	r2, [r3, #12]
 800e8bc:	4b34      	ldr	r3, [pc, #208]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8be:	7a9b      	ldrb	r3, [r3, #10]
 800e8c0:	1c59      	adds	r1, r3, #1
 800e8c2:	b2c8      	uxtb	r0, r1
 800e8c4:	4932      	ldr	r1, [pc, #200]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8c6:	7288      	strb	r0, [r1, #10]
 800e8c8:	4413      	add	r3, r2
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800e8ce:	4b30      	ldr	r3, [pc, #192]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8d0:	68da      	ldr	r2, [r3, #12]
 800e8d2:	4b2f      	ldr	r3, [pc, #188]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8d4:	7a9b      	ldrb	r3, [r3, #10]
 800e8d6:	1c59      	adds	r1, r3, #1
 800e8d8:	b2c8      	uxtb	r0, r1
 800e8da:	492d      	ldr	r1, [pc, #180]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8dc:	7288      	strb	r0, [r1, #10]
 800e8de:	4413      	add	r3, r2
 800e8e0:	2206      	movs	r2, #6
 800e8e2:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800e8e4:	4b2a      	ldr	r3, [pc, #168]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8e6:	68da      	ldr	r2, [r3, #12]
 800e8e8:	4b29      	ldr	r3, [pc, #164]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8ea:	7a9b      	ldrb	r3, [r3, #10]
 800e8ec:	1c59      	adds	r1, r3, #1
 800e8ee:	b2c8      	uxtb	r0, r1
 800e8f0:	4927      	ldr	r1, [pc, #156]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8f2:	7288      	strb	r0, [r1, #10]
 800e8f4:	4413      	add	r3, r2
 800e8f6:	2201      	movs	r2, #1
 800e8f8:	701a      	strb	r2, [r3, #0]
                break;
 800e8fa:	e257      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_RESET_REQ:
            {
                ComplianceTestState.IsResetCmdPending = true;
 800e8fc:	4b24      	ldr	r3, [pc, #144]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e8fe:	2201      	movs	r2, #1
 800e900:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800e904:	e252      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_JOIN_REQ:
            {
                if( CompliancePackage.OnJoinRequest != NULL )
 800e906:	4b23      	ldr	r3, [pc, #140]	@ (800e994 <LmhpComplianceOnMcpsIndication+0x354>)
 800e908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	f000 8245 	beq.w	800ed9a <LmhpComplianceOnMcpsIndication+0x75a>
                {
                    CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800e910:	4b20      	ldr	r3, [pc, #128]	@ (800e994 <LmhpComplianceOnMcpsIndication+0x354>)
 800e912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e914:	2101      	movs	r1, #1
 800e916:	2002      	movs	r0, #2
 800e918:	4798      	blx	r3
                }
                break;
 800e91a:	e23e      	b.n	800ed9a <LmhpComplianceOnMcpsIndication+0x75a>
            }
        case COMPLIANCE_SWITCH_CLASS_REQ:
            {
                /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	689a      	ldr	r2, [r3, #8]
 800e920:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e924:	1c59      	adds	r1, r3, #1
 800e926:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e92a:	4413      	add	r3, r2
 800e92c:	781a      	ldrb	r2, [r3, #0]
 800e92e:	4b18      	ldr	r3, [pc, #96]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e930:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
                ComplianceTestState.IsClassReqCmdPending = true;
 800e934:	4b16      	ldr	r3, [pc, #88]	@ (800e990 <LmhpComplianceOnMcpsIndication+0x350>)
 800e936:	2201      	movs	r2, #1
 800e938:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                break;
 800e93c:	e236      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_ADR_BIT_CHANGE_REQ:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type            = MIB_ADR;
 800e93e:	2304      	movs	r3, #4
 800e940:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	689a      	ldr	r2, [r3, #8]
 800e946:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e94a:	1c59      	adds	r1, r3, #1
 800e94c:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e950:	4413      	add	r3, r2
 800e952:	781b      	ldrb	r3, [r3, #0]
 800e954:	2b00      	cmp	r3, #0
 800e956:	bf14      	ite	ne
 800e958:	2301      	movne	r3, #1
 800e95a:	2300      	moveq	r3, #0
 800e95c:	b2db      	uxtb	r3, r3
 800e95e:	733b      	strb	r3, [r7, #12]

                LoRaMacMibSetRequestConfirm( &mibReq );
 800e960:	f107 0308 	add.w	r3, r7, #8
 800e964:	4618      	mov	r0, r3
 800e966:	f004 fb2b 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>
                break;
 800e96a:	e21f      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
            {
                LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	689a      	ldr	r2, [r3, #8]
 800e970:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e974:	1c59      	adds	r1, r3, #1
 800e976:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e97a:	4413      	add	r3, r2
 800e97c:	781b      	ldrb	r3, [r3, #0]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	bf14      	ite	ne
 800e982:	2301      	movne	r3, #1
 800e984:	2300      	moveq	r3, #0
 800e986:	b2db      	uxtb	r3, r3
 800e988:	4618      	mov	r0, r3
 800e98a:	f005 f9f7 	bl	8013d7c <LoRaMacTestSetDutyCycleOn>
                break;
 800e98e:	e20d      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
 800e990:	20000b90 	.word	0x20000b90
 800e994:	200000ec 	.word	0x200000ec
            }
        case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
            {
                /* Periodicity in milli-seconds */
                uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800e998:	4ba5      	ldr	r3, [pc, #660]	@ (800ec30 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e99a:	f107 0408 	add.w	r4, r7, #8
 800e99e:	461d      	mov	r5, r3
 800e9a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e9a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e9a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e9a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e9a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e9ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	689a      	ldr	r2, [r3, #8]
 800e9b4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e9b8:	1c59      	adds	r1, r3, #1
 800e9ba:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e9be:	4413      	add	r3, r2
 800e9c0:	781b      	ldrb	r3, [r3, #0]
 800e9c2:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

                if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800e9c6:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800e9ca:	2b0a      	cmp	r3, #10
 800e9cc:	f200 81e7 	bhi.w	800ed9e <LmhpComplianceOnMcpsIndication+0x75e>
                {
                    if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800e9d0:	4b98      	ldr	r3, [pc, #608]	@ (800ec34 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	685b      	ldr	r3, [r3, #4]
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	f000 81e1 	beq.w	800ed9e <LmhpComplianceOnMcpsIndication+0x75e>
                    {
                        ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800e9dc:	4b95      	ldr	r3, [pc, #596]	@ (800ec34 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	685a      	ldr	r2, [r3, #4]
 800e9e2:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800e9e6:	009b      	lsls	r3, r3, #2
 800e9e8:	3390      	adds	r3, #144	@ 0x90
 800e9ea:	443b      	add	r3, r7
 800e9ec:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	4790      	blx	r2
                    }
                }
                break;
 800e9f4:	e1d3      	b.n	800ed9e <LmhpComplianceOnMcpsIndication+0x75e>
            }
        case COMPLIANCE_TX_FRAMES_CTRL_REQ:
            {
                uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	689a      	ldr	r2, [r3, #8]
 800e9fa:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e9fe:	1c59      	adds	r1, r3, #1
 800ea00:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ea04:	4413      	add	r3, r2
 800ea06:	781b      	ldrb	r3, [r3, #0]
 800ea08:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

                if( ( frameType == 1 ) || ( frameType == 2 ) )
 800ea0c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ea10:	2b01      	cmp	r3, #1
 800ea12:	d004      	beq.n	800ea1e <LmhpComplianceOnMcpsIndication+0x3de>
 800ea14:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ea18:	2b02      	cmp	r3, #2
 800ea1a:	f040 81c2 	bne.w	800eda2 <LmhpComplianceOnMcpsIndication+0x762>
                {
                    ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800ea1e:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800ea22:	2b01      	cmp	r3, #1
 800ea24:	bf14      	ite	ne
 800ea26:	2301      	movne	r3, #1
 800ea28:	2300      	moveq	r3, #0
 800ea2a:	b2db      	uxtb	r3, r3
 800ea2c:	461a      	mov	r2, r3
 800ea2e:	4b82      	ldr	r3, [pc, #520]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ea30:	721a      	strb	r2, [r3, #8]

                    if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800ea32:	4b80      	ldr	r3, [pc, #512]	@ (800ec34 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	689b      	ldr	r3, [r3, #8]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	f000 81b2 	beq.w	800eda2 <LmhpComplianceOnMcpsIndication+0x762>
                    {
                        ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800ea3e:	4b7d      	ldr	r3, [pc, #500]	@ (800ec34 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	689b      	ldr	r3, [r3, #8]
 800ea44:	4a7c      	ldr	r2, [pc, #496]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ea46:	7a12      	ldrb	r2, [r2, #8]
 800ea48:	4610      	mov	r0, r2
 800ea4a:	4798      	blx	r3
                    }
                }
                break;
 800ea4c:	e1a9      	b.n	800eda2 <LmhpComplianceOnMcpsIndication+0x762>
            }
        case COMPLIANCE_ECHO_PAYLOAD_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800ea4e:	4b7a      	ldr	r3, [pc, #488]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ea50:	68da      	ldr	r2, [r3, #12]
 800ea52:	4b79      	ldr	r3, [pc, #484]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ea54:	7a9b      	ldrb	r3, [r3, #10]
 800ea56:	1c59      	adds	r1, r3, #1
 800ea58:	b2c8      	uxtb	r0, r1
 800ea5a:	4977      	ldr	r1, [pc, #476]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ea5c:	7288      	strb	r0, [r1, #10]
 800ea5e:	4413      	add	r3, r2
 800ea60:	2208      	movs	r2, #8
 800ea62:	701a      	strb	r2, [r3, #0]

                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800ea64:	2301      	movs	r3, #1
 800ea66:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800ea6a:	e019      	b.n	800eaa0 <LmhpComplianceOnMcpsIndication+0x460>
                     i++ )
                {
                    ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	689a      	ldr	r2, [r3, #8]
 800ea70:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ea74:	1c59      	adds	r1, r3, #1
 800ea76:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ea7a:	4413      	add	r3, r2
 800ea7c:	781a      	ldrb	r2, [r3, #0]
 800ea7e:	4b6e      	ldr	r3, [pc, #440]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ea80:	68d9      	ldr	r1, [r3, #12]
 800ea82:	4b6d      	ldr	r3, [pc, #436]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ea84:	7a9b      	ldrb	r3, [r3, #10]
 800ea86:	1c58      	adds	r0, r3, #1
 800ea88:	b2c4      	uxtb	r4, r0
 800ea8a:	486b      	ldr	r0, [pc, #428]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ea8c:	7284      	strb	r4, [r0, #10]
 800ea8e:	440b      	add	r3, r1
 800ea90:	3201      	adds	r2, #1
 800ea92:	b2d2      	uxtb	r2, r2
 800ea94:	701a      	strb	r2, [r3, #0]
                     i++ )
 800ea96:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800ea9a:	3301      	adds	r3, #1
 800ea9c:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800eaa0:	4b65      	ldr	r3, [pc, #404]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eaa2:	7a5a      	ldrb	r2, [r3, #9]
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	7b1b      	ldrb	r3, [r3, #12]
 800eaa8:	4293      	cmp	r3, r2
 800eaaa:	bf28      	it	cs
 800eaac:	4613      	movcs	r3, r2
 800eaae:	b2db      	uxtb	r3, r3
 800eab0:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800eab4:	429a      	cmp	r2, r3
 800eab6:	d3d9      	bcc.n	800ea6c <LmhpComplianceOnMcpsIndication+0x42c>
                }
                break;
 800eab8:	e178      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800eaba:	4b5f      	ldr	r3, [pc, #380]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eabc:	68da      	ldr	r2, [r3, #12]
 800eabe:	4b5e      	ldr	r3, [pc, #376]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eac0:	7a9b      	ldrb	r3, [r3, #10]
 800eac2:	1c59      	adds	r1, r3, #1
 800eac4:	b2c8      	uxtb	r0, r1
 800eac6:	495c      	ldr	r1, [pc, #368]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eac8:	7288      	strb	r0, [r1, #10]
 800eaca:	4413      	add	r3, r2
 800eacc:	2209      	movs	r2, #9
 800eace:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800ead0:	4b59      	ldr	r3, [pc, #356]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ead2:	8a18      	ldrh	r0, [r3, #16]
 800ead4:	4b58      	ldr	r3, [pc, #352]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ead6:	68da      	ldr	r2, [r3, #12]
 800ead8:	4b57      	ldr	r3, [pc, #348]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eada:	7a9b      	ldrb	r3, [r3, #10]
 800eadc:	1c59      	adds	r1, r3, #1
 800eade:	b2cc      	uxtb	r4, r1
 800eae0:	4955      	ldr	r1, [pc, #340]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eae2:	728c      	strb	r4, [r1, #10]
 800eae4:	4413      	add	r3, r2
 800eae6:	b2c2      	uxtb	r2, r0
 800eae8:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800eaea:	4b53      	ldr	r3, [pc, #332]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eaec:	8a1b      	ldrh	r3, [r3, #16]
 800eaee:	0a1b      	lsrs	r3, r3, #8
 800eaf0:	b298      	uxth	r0, r3
 800eaf2:	4b51      	ldr	r3, [pc, #324]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eaf4:	68da      	ldr	r2, [r3, #12]
 800eaf6:	4b50      	ldr	r3, [pc, #320]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eaf8:	7a9b      	ldrb	r3, [r3, #10]
 800eafa:	1c59      	adds	r1, r3, #1
 800eafc:	b2cc      	uxtb	r4, r1
 800eafe:	494e      	ldr	r1, [pc, #312]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eb00:	728c      	strb	r4, [r1, #10]
 800eb02:	4413      	add	r3, r2
 800eb04:	b2c2      	uxtb	r2, r0
 800eb06:	701a      	strb	r2, [r3, #0]
                break;
 800eb08:	e150      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_RESET_REQ:
            {
                ComplianceTestState.RxAppCnt = 0;
 800eb0a:	4b4b      	ldr	r3, [pc, #300]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	821a      	strh	r2, [r3, #16]
                break;
 800eb10:	e14c      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_LINK_CHECK_REQ:
            {
                MlmeReq_t mlmeReq;
                mlmeReq.Type = MLME_LINK_CHECK;
 800eb12:	2305      	movs	r3, #5
 800eb14:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

                LoRaMacMlmeRequest( &mlmeReq );
 800eb18:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800eb1c:	4618      	mov	r0, r3
 800eb1e:	f004 fe51 	bl	80137c4 <LoRaMacMlmeRequest>
                break;
 800eb22:	e143      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DEVICE_TIME_REQ:
            {
                CompliancePackage.OnDeviceTimeRequest( );
 800eb24:	4b45      	ldr	r3, [pc, #276]	@ (800ec3c <LmhpComplianceOnMcpsIndication+0x5fc>)
 800eb26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb28:	4798      	blx	r3
                break;
 800eb2a:	e13f      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_PING_SLOT_INFO_REQ:
            {
                ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	689a      	ldr	r2, [r3, #8]
 800eb30:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800eb34:	1c59      	adds	r1, r3, #1
 800eb36:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800eb3a:	4413      	add	r3, r2
 800eb3c:	781a      	ldrb	r2, [r3, #0]
 800eb3e:	4b3e      	ldr	r3, [pc, #248]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eb40:	755a      	strb	r2, [r3, #21]
                if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800eb42:	4b3c      	ldr	r3, [pc, #240]	@ (800ec34 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	68db      	ldr	r3, [r3, #12]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	f000 812c 	beq.w	800eda6 <LmhpComplianceOnMcpsIndication+0x766>
                {
                    ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800eb4e:	4b39      	ldr	r3, [pc, #228]	@ (800ec34 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	68db      	ldr	r3, [r3, #12]
 800eb54:	4a38      	ldr	r2, [pc, #224]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800eb56:	7d52      	ldrb	r2, [r2, #21]
 800eb58:	4610      	mov	r0, r2
 800eb5a:	4798      	blx	r3
                }
                break;
 800eb5c:	e123      	b.n	800eda6 <LmhpComplianceOnMcpsIndication+0x766>
            }
#endif /* CLASS_B not available */
        case COMPLIANCE_TX_CW_REQ:
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 7 )
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	7b1b      	ldrb	r3, [r3, #12]
 800eb62:	2b07      	cmp	r3, #7
 800eb64:	f040 8121 	bne.w	800edaa <LmhpComplianceOnMcpsIndication+0x76a>
                {
                    mlmeReq.Type = MLME_TXCW;
 800eb68:	2306      	movs	r3, #6
 800eb6a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
                    mlmeReq.Req.TxCw.Timeout =
                        ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	689a      	ldr	r2, [r3, #8]
 800eb72:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800eb76:	4413      	add	r3, r2
 800eb78:	781b      	ldrb	r3, [r3, #0]
 800eb7a:	b21a      	sxth	r2, r3
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	6899      	ldr	r1, [r3, #8]
 800eb80:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800eb84:	3301      	adds	r3, #1
 800eb86:	440b      	add	r3, r1
 800eb88:	781b      	ldrb	r3, [r3, #0]
 800eb8a:	021b      	lsls	r3, r3, #8
 800eb8c:	b21b      	sxth	r3, r3
 800eb8e:	4313      	orrs	r3, r2
 800eb90:	b21b      	sxth	r3, r3
 800eb92:	b29b      	uxth	r3, r3
                    mlmeReq.Req.TxCw.Timeout =
 800eb94:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    cmdIndex += 2;
 800eb98:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800eb9c:	3302      	adds	r3, #2
 800eb9e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Frequency =
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	689a      	ldr	r2, [r3, #8]
 800eba6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ebaa:	4413      	add	r3, r2
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	4619      	mov	r1, r3
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	689a      	ldr	r2, [r3, #8]
 800ebb4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ebb8:	3301      	adds	r3, #1
 800ebba:	4413      	add	r3, r2
 800ebbc:	781b      	ldrb	r3, [r3, #0]
 800ebbe:	021b      	lsls	r3, r3, #8
 800ebc0:	ea41 0203 	orr.w	r2, r1, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	6899      	ldr	r1, [r3, #8]
 800ebc8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ebcc:	3302      	adds	r3, #2
 800ebce:	440b      	add	r3, r1
 800ebd0:	781b      	ldrb	r3, [r3, #0]
 800ebd2:	041b      	lsls	r3, r3, #16
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800ebd4:	4313      	orrs	r3, r2
 800ebd6:	461a      	mov	r2, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800ebd8:	2364      	movs	r3, #100	@ 0x64
 800ebda:	fb02 f303 	mul.w	r3, r2, r3
                    mlmeReq.Req.TxCw.Frequency =
 800ebde:	647b      	str	r3, [r7, #68]	@ 0x44
                        100;
                    cmdIndex += 3;
 800ebe0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ebe4:	3303      	adds	r3, #3
 800ebe6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	689a      	ldr	r2, [r3, #8]
 800ebee:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800ebf2:	1c59      	adds	r1, r3, #1
 800ebf4:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800ebf8:	4413      	add	r3, r2
 800ebfa:	781b      	ldrb	r3, [r3, #0]
 800ebfc:	b25b      	sxtb	r3, r3
 800ebfe:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800ec02:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800ec06:	4618      	mov	r0, r3
 800ec08:	f004 fddc 	bl	80137c4 <LoRaMacMlmeRequest>
                }
                break;
 800ec0c:	e0cd      	b.n	800edaa <LmhpComplianceOnMcpsIndication+0x76a>
            }
        case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
            {
                mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800ec0e:	233b      	movs	r3, #59	@ 0x3b
 800ec10:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                mibReq.Param.IsCertPortOn = false;
 800ec14:	2300      	movs	r3, #0
 800ec16:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacMibSetRequestConfirm( &mibReq );
 800ec1a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800ec1e:	4618      	mov	r0, r3
 800ec20:	f004 f9ce 	bl	8012fc0 <LoRaMacMibSetRequestConfirm>

                ComplianceTestState.IsResetCmdPending = true;
 800ec24:	4b04      	ldr	r3, [pc, #16]	@ (800ec38 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800ec26:	2201      	movs	r2, #1
 800ec28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800ec2c:	e0be      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
 800ec2e:	bf00      	nop
 800ec30:	08023330 	.word	0x08023330
 800ec34:	20000bc8 	.word	0x20000bc8
 800ec38:	20000b90 	.word	0x20000b90
 800ec3c:	200000ec 	.word	0x200000ec
            {
                Version_t           lrwanVersion;
                Version_t           lrwanRpVersion;
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_LORAWAN_VERSION;
 800ec40:	232a      	movs	r3, #42	@ 0x2a
 800ec42:	723b      	strb	r3, [r7, #8]

                LoRaMacMibGetRequestConfirm( &mibReq );
 800ec44:	f107 0308 	add.w	r3, r7, #8
 800ec48:	4618      	mov	r0, r3
 800ec4a:	f003 ffe1 	bl	8012c10 <LoRaMacMibGetRequestConfirm>
                lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	63bb      	str	r3, [r7, #56]	@ 0x38
                lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800ec52:	693b      	ldr	r3, [r7, #16]
 800ec54:	637b      	str	r3, [r7, #52]	@ 0x34

                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800ec56:	4b65      	ldr	r3, [pc, #404]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ec58:	68da      	ldr	r2, [r3, #12]
 800ec5a:	4b64      	ldr	r3, [pc, #400]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ec5c:	7a9b      	ldrb	r3, [r3, #10]
 800ec5e:	1c59      	adds	r1, r3, #1
 800ec60:	b2c8      	uxtb	r0, r1
 800ec62:	4962      	ldr	r1, [pc, #392]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ec64:	7288      	strb	r0, [r1, #10]
 800ec66:	4413      	add	r3, r2
 800ec68:	227f      	movs	r2, #127	@ 0x7f
 800ec6a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800ec6c:	4b60      	ldr	r3, [pc, #384]	@ (800edf0 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800ec6e:	681a      	ldr	r2, [r3, #0]
 800ec70:	4b5e      	ldr	r3, [pc, #376]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ec72:	68d9      	ldr	r1, [r3, #12]
 800ec74:	4b5d      	ldr	r3, [pc, #372]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ec76:	7a9b      	ldrb	r3, [r3, #10]
 800ec78:	1c58      	adds	r0, r3, #1
 800ec7a:	b2c4      	uxtb	r4, r0
 800ec7c:	485b      	ldr	r0, [pc, #364]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ec7e:	7284      	strb	r4, [r0, #10]
 800ec80:	440b      	add	r3, r1
 800ec82:	78d2      	ldrb	r2, [r2, #3]
 800ec84:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800ec86:	4b5a      	ldr	r3, [pc, #360]	@ (800edf0 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800ec88:	681a      	ldr	r2, [r3, #0]
 800ec8a:	4b58      	ldr	r3, [pc, #352]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ec8c:	68d9      	ldr	r1, [r3, #12]
 800ec8e:	4b57      	ldr	r3, [pc, #348]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ec90:	7a9b      	ldrb	r3, [r3, #10]
 800ec92:	1c58      	adds	r0, r3, #1
 800ec94:	b2c4      	uxtb	r4, r0
 800ec96:	4855      	ldr	r0, [pc, #340]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ec98:	7284      	strb	r4, [r0, #10]
 800ec9a:	440b      	add	r3, r1
 800ec9c:	7892      	ldrb	r2, [r2, #2]
 800ec9e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800eca0:	4b53      	ldr	r3, [pc, #332]	@ (800edf0 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800eca2:	681a      	ldr	r2, [r3, #0]
 800eca4:	4b51      	ldr	r3, [pc, #324]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800eca6:	68d9      	ldr	r1, [r3, #12]
 800eca8:	4b50      	ldr	r3, [pc, #320]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ecaa:	7a9b      	ldrb	r3, [r3, #10]
 800ecac:	1c58      	adds	r0, r3, #1
 800ecae:	b2c4      	uxtb	r4, r0
 800ecb0:	484e      	ldr	r0, [pc, #312]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ecb2:	7284      	strb	r4, [r0, #10]
 800ecb4:	440b      	add	r3, r1
 800ecb6:	7852      	ldrb	r2, [r2, #1]
 800ecb8:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800ecba:	4b4d      	ldr	r3, [pc, #308]	@ (800edf0 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800ecbc:	681a      	ldr	r2, [r3, #0]
 800ecbe:	4b4b      	ldr	r3, [pc, #300]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ecc0:	68d9      	ldr	r1, [r3, #12]
 800ecc2:	4b4a      	ldr	r3, [pc, #296]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ecc4:	7a9b      	ldrb	r3, [r3, #10]
 800ecc6:	1c58      	adds	r0, r3, #1
 800ecc8:	b2c4      	uxtb	r4, r0
 800ecca:	4848      	ldr	r0, [pc, #288]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800eccc:	7284      	strb	r4, [r0, #10]
 800ecce:	440b      	add	r3, r1
 800ecd0:	7812      	ldrb	r2, [r2, #0]
 800ecd2:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800ecd4:	4b45      	ldr	r3, [pc, #276]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ecd6:	68da      	ldr	r2, [r3, #12]
 800ecd8:	4b44      	ldr	r3, [pc, #272]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ecda:	7a9b      	ldrb	r3, [r3, #10]
 800ecdc:	1c59      	adds	r1, r3, #1
 800ecde:	b2c8      	uxtb	r0, r1
 800ece0:	4942      	ldr	r1, [pc, #264]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ece2:	7288      	strb	r0, [r1, #10]
 800ece4:	4413      	add	r3, r2
 800ece6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800ecea:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800ecec:	4b3f      	ldr	r3, [pc, #252]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ecee:	68da      	ldr	r2, [r3, #12]
 800ecf0:	4b3e      	ldr	r3, [pc, #248]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ecf2:	7a9b      	ldrb	r3, [r3, #10]
 800ecf4:	1c59      	adds	r1, r3, #1
 800ecf6:	b2c8      	uxtb	r0, r1
 800ecf8:	493c      	ldr	r1, [pc, #240]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ecfa:	7288      	strb	r0, [r1, #10]
 800ecfc:	4413      	add	r3, r2
 800ecfe:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800ed02:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800ed04:	4b39      	ldr	r3, [pc, #228]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed06:	68da      	ldr	r2, [r3, #12]
 800ed08:	4b38      	ldr	r3, [pc, #224]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed0a:	7a9b      	ldrb	r3, [r3, #10]
 800ed0c:	1c59      	adds	r1, r3, #1
 800ed0e:	b2c8      	uxtb	r0, r1
 800ed10:	4936      	ldr	r1, [pc, #216]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed12:	7288      	strb	r0, [r1, #10]
 800ed14:	4413      	add	r3, r2
 800ed16:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800ed1a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800ed1c:	4b33      	ldr	r3, [pc, #204]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed1e:	68da      	ldr	r2, [r3, #12]
 800ed20:	4b32      	ldr	r3, [pc, #200]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed22:	7a9b      	ldrb	r3, [r3, #10]
 800ed24:	1c59      	adds	r1, r3, #1
 800ed26:	b2c8      	uxtb	r0, r1
 800ed28:	4930      	ldr	r1, [pc, #192]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed2a:	7288      	strb	r0, [r1, #10]
 800ed2c:	4413      	add	r3, r2
 800ed2e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ed32:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800ed34:	4b2d      	ldr	r3, [pc, #180]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed36:	68da      	ldr	r2, [r3, #12]
 800ed38:	4b2c      	ldr	r3, [pc, #176]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed3a:	7a9b      	ldrb	r3, [r3, #10]
 800ed3c:	1c59      	adds	r1, r3, #1
 800ed3e:	b2c8      	uxtb	r0, r1
 800ed40:	492a      	ldr	r1, [pc, #168]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed42:	7288      	strb	r0, [r1, #10]
 800ed44:	4413      	add	r3, r2
 800ed46:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800ed4a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800ed4c:	4b27      	ldr	r3, [pc, #156]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed4e:	68da      	ldr	r2, [r3, #12]
 800ed50:	4b26      	ldr	r3, [pc, #152]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed52:	7a9b      	ldrb	r3, [r3, #10]
 800ed54:	1c59      	adds	r1, r3, #1
 800ed56:	b2c8      	uxtb	r0, r1
 800ed58:	4924      	ldr	r1, [pc, #144]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed5a:	7288      	strb	r0, [r1, #10]
 800ed5c:	4413      	add	r3, r2
 800ed5e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800ed62:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800ed64:	4b21      	ldr	r3, [pc, #132]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed66:	68da      	ldr	r2, [r3, #12]
 800ed68:	4b20      	ldr	r3, [pc, #128]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed6a:	7a9b      	ldrb	r3, [r3, #10]
 800ed6c:	1c59      	adds	r1, r3, #1
 800ed6e:	b2c8      	uxtb	r0, r1
 800ed70:	491e      	ldr	r1, [pc, #120]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed72:	7288      	strb	r0, [r1, #10]
 800ed74:	4413      	add	r3, r2
 800ed76:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800ed7a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800ed7c:	4b1b      	ldr	r3, [pc, #108]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed7e:	68da      	ldr	r2, [r3, #12]
 800ed80:	4b1a      	ldr	r3, [pc, #104]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed82:	7a9b      	ldrb	r3, [r3, #10]
 800ed84:	1c59      	adds	r1, r3, #1
 800ed86:	b2c8      	uxtb	r0, r1
 800ed88:	4918      	ldr	r1, [pc, #96]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800ed8a:	7288      	strb	r0, [r1, #10]
 800ed8c:	4413      	add	r3, r2
 800ed8e:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800ed92:	701a      	strb	r2, [r3, #0]
                break;
 800ed94:	e00a      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
            }
        default:
            {
                break;
 800ed96:	bf00      	nop
 800ed98:	e008      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800ed9a:	bf00      	nop
 800ed9c:	e006      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800ed9e:	bf00      	nop
 800eda0:	e004      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800eda2:	bf00      	nop
 800eda4:	e002      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800eda6:	bf00      	nop
 800eda8:	e000      	b.n	800edac <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800edaa:	bf00      	nop
            }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800edac:	4b0f      	ldr	r3, [pc, #60]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800edae:	7a9b      	ldrb	r3, [r3, #10]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d00c      	beq.n	800edce <LmhpComplianceOnMcpsIndication+0x78e>
    {
        if( ProcessTimer.IsRunning == 0U)
 800edb4:	4b0f      	ldr	r3, [pc, #60]	@ (800edf4 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800edb6:	7a5b      	ldrb	r3, [r3, #9]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d114      	bne.n	800ede6 <LmhpComplianceOnMcpsIndication+0x7a6>
        {
            TimerSetValue( &ProcessTimer, 1000 );
 800edbc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800edc0:	480c      	ldr	r0, [pc, #48]	@ (800edf4 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800edc2:	f010 faa1 	bl	801f308 <UTIL_TIMER_SetPeriod>
            TimerStart( &ProcessTimer );
 800edc6:	480b      	ldr	r0, [pc, #44]	@ (800edf4 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800edc8:	f010 f9c0 	bl	801f14c <UTIL_TIMER_Start>
 800edcc:	e00b      	b.n	800ede6 <LmhpComplianceOnMcpsIndication+0x7a6>
        }
    }
    else
    {
        /* Abort any pending Tx as a new command has been processed */
        TimerStop( &ProcessTimer );
 800edce:	4809      	ldr	r0, [pc, #36]	@ (800edf4 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800edd0:	f010 fa2a 	bl	801f228 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800edd4:	4b05      	ldr	r3, [pc, #20]	@ (800edec <LmhpComplianceOnMcpsIndication+0x7ac>)
 800edd6:	2200      	movs	r2, #0
 800edd8:	705a      	strb	r2, [r3, #1]
 800edda:	e004      	b.n	800ede6 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800eddc:	bf00      	nop
 800edde:	e002      	b.n	800ede6 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800ede0:	bf00      	nop
 800ede2:	e000      	b.n	800ede6 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800ede4:	bf00      	nop
    }
}
 800ede6:	3790      	adds	r7, #144	@ 0x90
 800ede8:	46bd      	mov	sp, r7
 800edea:	bdb0      	pop	{r4, r5, r7, pc}
 800edec:	20000b90 	.word	0x20000b90
 800edf0:	20000bc8 	.word	0x20000bc8
 800edf4:	20000bcc 	.word	0x20000bcc

0800edf8 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800edf8:	b480      	push	{r7}
 800edfa:	b083      	sub	sp, #12
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
                }
                break;
            }
#endif /* CLASS_B not available */
        default:
            break;
 800ee00:	bf00      	nop
    }
}
 800ee02:	bf00      	nop
 800ee04:	370c      	adds	r7, #12
 800ee06:	46bd      	mov	sp, r7
 800ee08:	bc80      	pop	{r7}
 800ee0a:	4770      	bx	lr

0800ee0c <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t *mlmeIndication )
{
 800ee0c:	b480      	push	{r7}
 800ee0e:	b083      	sub	sp, #12
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800ee14:	4b05      	ldr	r3, [pc, #20]	@ (800ee2c <LmhpComplianceOnMlmeIndication+0x20>)
 800ee16:	781b      	ldrb	r3, [r3, #0]
 800ee18:	f083 0301 	eor.w	r3, r3, #1
 800ee1c:	b2db      	uxtb	r3, r3
 800ee1e:	2b00      	cmp	r3, #0
    {
        return;
 800ee20:	bf00      	nop
            }
#endif /* CLASS_B not available */
        default:
            break;
    }
}
 800ee22:	370c      	adds	r7, #12
 800ee24:	46bd      	mov	sp, r7
 800ee26:	bc80      	pop	{r7}
 800ee28:	4770      	bx	lr
 800ee2a:	bf00      	nop
 800ee2c:	20000b90 	.word	0x20000b90

0800ee30 <OnProcessTimer>:
    }
}
#endif /* CLASS_B not available */

static void OnProcessTimer( void *context )
{
 800ee30:	b580      	push	{r7, lr}
 800ee32:	b082      	sub	sp, #8
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.DataBufferSize != 0 )
 800ee38:	4b08      	ldr	r3, [pc, #32]	@ (800ee5c <OnProcessTimer+0x2c>)
 800ee3a:	7a9b      	ldrb	r3, [r3, #10]
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d002      	beq.n	800ee46 <OnProcessTimer+0x16>
    {
        ComplianceTestState.IsTxPending = true;
 800ee40:	4b06      	ldr	r3, [pc, #24]	@ (800ee5c <OnProcessTimer+0x2c>)
 800ee42:	2201      	movs	r2, #1
 800ee44:	705a      	strb	r2, [r3, #1]
    }
    if( CompliancePackage.OnPackageProcessEvent != NULL )
 800ee46:	4b06      	ldr	r3, [pc, #24]	@ (800ee60 <OnProcessTimer+0x30>)
 800ee48:	695b      	ldr	r3, [r3, #20]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d002      	beq.n	800ee54 <OnProcessTimer+0x24>
    {
        CompliancePackage.OnPackageProcessEvent();
 800ee4e:	4b04      	ldr	r3, [pc, #16]	@ (800ee60 <OnProcessTimer+0x30>)
 800ee50:	695b      	ldr	r3, [r3, #20]
 800ee52:	4798      	blx	r3
    }
}
 800ee54:	bf00      	nop
 800ee56:	3708      	adds	r7, #8
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	bd80      	pop	{r7, pc}
 800ee5c:	20000b90 	.word	0x20000b90
 800ee60:	200000ec 	.word	0x200000ec

0800ee64 <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800ee64:	b480      	push	{r7}
 800ee66:	b083      	sub	sp, #12
 800ee68:	af00      	add	r7, sp, #0
 800ee6a:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800ee6c:	2300      	movs	r3, #0
}
 800ee6e:	4618      	mov	r0, r3
 800ee70:	370c      	adds	r7, #12
 800ee72:	46bd      	mov	sp, r7
 800ee74:	bc80      	pop	{r7}
 800ee76:	4770      	bx	lr

0800ee78 <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800ee78:	b480      	push	{r7}
 800ee7a:	b083      	sub	sp, #12
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	4603      	mov	r3, r0
 800ee80:	6039      	str	r1, [r7, #0]
 800ee82:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800ee84:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800ee88:	4618      	mov	r0, r3
 800ee8a:	370c      	adds	r7, #12
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bc80      	pop	{r7}
 800ee90:	4770      	bx	lr
	...

0800ee94 <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800ee94:	b590      	push	{r4, r7, lr}
 800ee96:	b083      	sub	sp, #12
 800ee98:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800ee9a:	f010 fadf 	bl	801f45c <UTIL_TIMER_GetCurrentTime>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	4a0f      	ldr	r2, [pc, #60]	@ (800eee0 <OnRadioTxDone+0x4c>)
 800eea2:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800eea4:	4c0f      	ldr	r4, [pc, #60]	@ (800eee4 <OnRadioTxDone+0x50>)
 800eea6:	463b      	mov	r3, r7
 800eea8:	4618      	mov	r0, r3
 800eeaa:	f00f fcbd 	bl	801e828 <SysTimeGet>
 800eeae:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800eeb2:	463a      	mov	r2, r7
 800eeb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800eeb8:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800eebc:	4a0a      	ldr	r2, [pc, #40]	@ (800eee8 <OnRadioTxDone+0x54>)
 800eebe:	7813      	ldrb	r3, [r2, #0]
 800eec0:	f043 0320 	orr.w	r3, r3, #32
 800eec4:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800eec6:	f003 fa9f 	bl	8012408 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800eeca:	4b08      	ldr	r3, [pc, #32]	@ (800eeec <OnRadioTxDone+0x58>)
 800eecc:	2201      	movs	r2, #1
 800eece:	2100      	movs	r1, #0
 800eed0:	2002      	movs	r0, #2
 800eed2:	f010 fbb3 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 800eed6:	bf00      	nop
 800eed8:	370c      	adds	r7, #12
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bd90      	pop	{r4, r7, pc}
 800eede:	bf00      	nop
 800eee0:	20001d44 	.word	0x20001d44
 800eee4:	20000be4 	.word	0x20000be4
 800eee8:	20001d40 	.word	0x20001d40
 800eeec:	0802335c 	.word	0x0802335c

0800eef0 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800eef0:	b580      	push	{r7, lr}
 800eef2:	b084      	sub	sp, #16
 800eef4:	af00      	add	r7, sp, #0
 800eef6:	60f8      	str	r0, [r7, #12]
 800eef8:	4608      	mov	r0, r1
 800eefa:	4611      	mov	r1, r2
 800eefc:	461a      	mov	r2, r3
 800eefe:	4603      	mov	r3, r0
 800ef00:	817b      	strh	r3, [r7, #10]
 800ef02:	460b      	mov	r3, r1
 800ef04:	813b      	strh	r3, [r7, #8]
 800ef06:	4613      	mov	r3, r2
 800ef08:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800ef0a:	f010 faa7 	bl	801f45c <UTIL_TIMER_GetCurrentTime>
 800ef0e:	4603      	mov	r3, r0
 800ef10:	4a11      	ldr	r2, [pc, #68]	@ (800ef58 <OnRadioRxDone+0x68>)
 800ef12:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800ef14:	4a10      	ldr	r2, [pc, #64]	@ (800ef58 <OnRadioRxDone+0x68>)
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800ef1a:	4a0f      	ldr	r2, [pc, #60]	@ (800ef58 <OnRadioRxDone+0x68>)
 800ef1c:	897b      	ldrh	r3, [r7, #10]
 800ef1e:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800ef20:	4a0d      	ldr	r2, [pc, #52]	@ (800ef58 <OnRadioRxDone+0x68>)
 800ef22:	893b      	ldrh	r3, [r7, #8]
 800ef24:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800ef26:	4a0c      	ldr	r2, [pc, #48]	@ (800ef58 <OnRadioRxDone+0x68>)
 800ef28:	79fb      	ldrb	r3, [r7, #7]
 800ef2a:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800ef2c:	4a0b      	ldr	r2, [pc, #44]	@ (800ef5c <OnRadioRxDone+0x6c>)
 800ef2e:	7813      	ldrb	r3, [r2, #0]
 800ef30:	f043 0310 	orr.w	r3, r3, #16
 800ef34:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800ef36:	4a09      	ldr	r2, [pc, #36]	@ (800ef5c <OnRadioRxDone+0x6c>)
 800ef38:	7813      	ldrb	r3, [r2, #0]
 800ef3a:	f043 0301 	orr.w	r3, r3, #1
 800ef3e:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800ef40:	f003 fa62 	bl	8012408 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800ef44:	4b06      	ldr	r3, [pc, #24]	@ (800ef60 <OnRadioRxDone+0x70>)
 800ef46:	2201      	movs	r2, #1
 800ef48:	2100      	movs	r1, #0
 800ef4a:	2002      	movs	r0, #2
 800ef4c:	f010 fb76 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 800ef50:	bf00      	nop
 800ef52:	3710      	adds	r7, #16
 800ef54:	46bd      	mov	sp, r7
 800ef56:	bd80      	pop	{r7, pc}
 800ef58:	20001d48 	.word	0x20001d48
 800ef5c:	20001d40 	.word	0x20001d40
 800ef60:	0802336c 	.word	0x0802336c

0800ef64 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800ef68:	4a07      	ldr	r2, [pc, #28]	@ (800ef88 <OnRadioTxTimeout+0x24>)
 800ef6a:	7813      	ldrb	r3, [r2, #0]
 800ef6c:	f043 0308 	orr.w	r3, r3, #8
 800ef70:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800ef72:	f003 fa49 	bl	8012408 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800ef76:	4b05      	ldr	r3, [pc, #20]	@ (800ef8c <OnRadioTxTimeout+0x28>)
 800ef78:	2201      	movs	r2, #1
 800ef7a:	2100      	movs	r1, #0
 800ef7c:	2002      	movs	r0, #2
 800ef7e:	f010 fb5d 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 800ef82:	bf00      	nop
 800ef84:	bd80      	pop	{r7, pc}
 800ef86:	bf00      	nop
 800ef88:	20001d40 	.word	0x20001d40
 800ef8c:	0802337c 	.word	0x0802337c

0800ef90 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800ef94:	4a04      	ldr	r2, [pc, #16]	@ (800efa8 <OnRadioRxError+0x18>)
 800ef96:	7813      	ldrb	r3, [r2, #0]
 800ef98:	f043 0304 	orr.w	r3, r3, #4
 800ef9c:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800ef9e:	f003 fa33 	bl	8012408 <OnMacProcessNotify>
}
 800efa2:	bf00      	nop
 800efa4:	bd80      	pop	{r7, pc}
 800efa6:	bf00      	nop
 800efa8:	20001d40 	.word	0x20001d40

0800efac <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800efac:	b580      	push	{r7, lr}
 800efae:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800efb0:	4a07      	ldr	r2, [pc, #28]	@ (800efd0 <OnRadioRxTimeout+0x24>)
 800efb2:	7813      	ldrb	r3, [r2, #0]
 800efb4:	f043 0302 	orr.w	r3, r3, #2
 800efb8:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800efba:	f003 fa25 	bl	8012408 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800efbe:	4b05      	ldr	r3, [pc, #20]	@ (800efd4 <OnRadioRxTimeout+0x28>)
 800efc0:	2201      	movs	r2, #1
 800efc2:	2100      	movs	r1, #0
 800efc4:	2002      	movs	r0, #2
 800efc6:	f010 fb39 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 800efca:	bf00      	nop
 800efcc:	bd80      	pop	{r7, pc}
 800efce:	bf00      	nop
 800efd0:	20001d40 	.word	0x20001d40
 800efd4:	0802338c 	.word	0x0802338c

0800efd8 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800efd8:	b480      	push	{r7}
 800efda:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800efdc:	4b08      	ldr	r3, [pc, #32]	@ (800f000 <UpdateRxSlotIdleState+0x28>)
 800efde:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800efe2:	2b02      	cmp	r3, #2
 800efe4:	d004      	beq.n	800eff0 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800efe6:	4b07      	ldr	r3, [pc, #28]	@ (800f004 <UpdateRxSlotIdleState+0x2c>)
 800efe8:	2206      	movs	r2, #6
 800efea:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800efee:	e003      	b.n	800eff8 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800eff0:	4b04      	ldr	r3, [pc, #16]	@ (800f004 <UpdateRxSlotIdleState+0x2c>)
 800eff2:	2202      	movs	r2, #2
 800eff4:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
}
 800eff8:	bf00      	nop
 800effa:	46bd      	mov	sp, r7
 800effc:	bc80      	pop	{r7}
 800effe:	4770      	bx	lr
 800f000:	20001118 	.word	0x20001118
 800f004:	20000be4 	.word	0x20000be4

0800f008 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	b092      	sub	sp, #72	@ 0x48
 800f00c:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f00e:	4b4a      	ldr	r3, [pc, #296]	@ (800f138 <ProcessRadioTxDone+0x130>)
 800f010:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f014:	2b02      	cmp	r3, #2
 800f016:	d002      	beq.n	800f01e <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800f018:	4b48      	ldr	r3, [pc, #288]	@ (800f13c <ProcessRadioTxDone+0x134>)
 800f01a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f01c:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f01e:	f3ef 8310 	mrs	r3, PRIMASK
 800f022:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800f024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800f026:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800f028:	b672      	cpsid	i
}
 800f02a:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800f02c:	f010 fa16 	bl	801f45c <UTIL_TIMER_GetCurrentTime>
 800f030:	4602      	mov	r2, r0
 800f032:	4b43      	ldr	r3, [pc, #268]	@ (800f140 <ProcessRadioTxDone+0x138>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	1ad3      	subs	r3, r2, r3
 800f038:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800f03a:	4b42      	ldr	r3, [pc, #264]	@ (800f144 <ProcessRadioTxDone+0x13c>)
 800f03c:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800f040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f042:	1ad3      	subs	r3, r2, r3
 800f044:	4619      	mov	r1, r3
 800f046:	4840      	ldr	r0, [pc, #256]	@ (800f148 <ProcessRadioTxDone+0x140>)
 800f048:	f010 f95e 	bl	801f308 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800f04c:	483e      	ldr	r0, [pc, #248]	@ (800f148 <ProcessRadioTxDone+0x140>)
 800f04e:	f010 f87d 	bl	801f14c <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800f052:	4b3c      	ldr	r3, [pc, #240]	@ (800f144 <ProcessRadioTxDone+0x13c>)
 800f054:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f05a:	1ad3      	subs	r3, r2, r3
 800f05c:	4619      	mov	r1, r3
 800f05e:	483b      	ldr	r0, [pc, #236]	@ (800f14c <ProcessRadioTxDone+0x144>)
 800f060:	f010 f952 	bl	801f308 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800f064:	4839      	ldr	r0, [pc, #228]	@ (800f14c <ProcessRadioTxDone+0x144>)
 800f066:	f010 f871 	bl	801f14c <UTIL_TIMER_Start>
 800f06a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f06c:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f06e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f070:	f383 8810 	msr	PRIMASK, r3
}
 800f074:	bf00      	nop
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.NodeAckRequested == true )
 800f076:	4b33      	ldr	r3, [pc, #204]	@ (800f144 <ProcessRadioTxDone+0x13c>)
 800f078:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d01a      	beq.n	800f0b6 <ProcessRadioTxDone+0xae>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800f080:	2315      	movs	r3, #21
 800f082:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f086:	4b2c      	ldr	r3, [pc, #176]	@ (800f138 <ProcessRadioTxDone+0x130>)
 800f088:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f08c:	f107 0220 	add.w	r2, r7, #32
 800f090:	4611      	mov	r1, r2
 800f092:	4618      	mov	r0, r3
 800f094:	f006 ff52 	bl	8015f3c <RegionGetPhyParam>
 800f098:	4603      	mov	r3, r0
 800f09a:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800f09c:	4b29      	ldr	r3, [pc, #164]	@ (800f144 <ProcessRadioTxDone+0x13c>)
 800f09e:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f0a2:	69fb      	ldr	r3, [r7, #28]
 800f0a4:	4413      	add	r3, r2
 800f0a6:	4619      	mov	r1, r3
 800f0a8:	4829      	ldr	r0, [pc, #164]	@ (800f150 <ProcessRadioTxDone+0x148>)
 800f0aa:	f010 f92d 	bl	801f308 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800f0ae:	4828      	ldr	r0, [pc, #160]	@ (800f150 <ProcessRadioTxDone+0x148>)
 800f0b0:	f010 f84c 	bl	801f14c <UTIL_TIMER_Start>
 800f0b4:	e003      	b.n	800f0be <ProcessRadioTxDone+0xb6>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f0b6:	4b23      	ldr	r3, [pc, #140]	@ (800f144 <ProcessRadioTxDone+0x13c>)
 800f0b8:	2200      	movs	r2, #0
 800f0ba:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800f0be:	4b20      	ldr	r3, [pc, #128]	@ (800f140 <ProcessRadioTxDone+0x138>)
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	4a1d      	ldr	r2, [pc, #116]	@ (800f138 <ProcessRadioTxDone+0x130>)
 800f0c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800f0c6:	4b1f      	ldr	r3, [pc, #124]	@ (800f144 <ProcessRadioTxDone+0x13c>)
 800f0c8:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800f0cc:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800f0ce:	4b1c      	ldr	r3, [pc, #112]	@ (800f140 <ProcessRadioTxDone+0x138>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800f0d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800f0d8:	4618      	mov	r0, r3
 800f0da:	f00f fbdd 	bl	801e898 <SysTimeGetMcuTime>
 800f0de:	4638      	mov	r0, r7
 800f0e0:	4b15      	ldr	r3, [pc, #84]	@ (800f138 <ProcessRadioTxDone+0x130>)
 800f0e2:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 800f0e6:	9200      	str	r2, [sp, #0]
 800f0e8:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800f0ec:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800f0f0:	ca06      	ldmia	r2, {r1, r2}
 800f0f2:	f00f fb32 	bl	801e75a <SysTimeSub>
 800f0f6:	f107 0314 	add.w	r3, r7, #20
 800f0fa:	463a      	mov	r2, r7
 800f0fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f100:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800f104:	4b0f      	ldr	r3, [pc, #60]	@ (800f144 <ProcessRadioTxDone+0x13c>)
 800f106:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800f10a:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800f10c:	2301      	movs	r3, #1
 800f10e:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800f110:	4b09      	ldr	r3, [pc, #36]	@ (800f138 <ProcessRadioTxDone+0x130>)
 800f112:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800f116:	2b00      	cmp	r3, #0
 800f118:	d101      	bne.n	800f11e <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800f11a:	2300      	movs	r3, #0
 800f11c:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800f11e:	4b06      	ldr	r3, [pc, #24]	@ (800f138 <ProcessRadioTxDone+0x130>)
 800f120:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f124:	f107 0208 	add.w	r2, r7, #8
 800f128:	4611      	mov	r1, r2
 800f12a:	4618      	mov	r0, r3
 800f12c:	f006 ff31 	bl	8015f92 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800f130:	bf00      	nop
 800f132:	3740      	adds	r7, #64	@ 0x40
 800f134:	46bd      	mov	sp, r7
 800f136:	bd80      	pop	{r7, pc}
 800f138:	20001118 	.word	0x20001118
 800f13c:	08023b7c 	.word	0x08023b7c
 800f140:	20001d44 	.word	0x20001d44
 800f144:	20000be4 	.word	0x20000be4
 800f148:	20000f64 	.word	0x20000f64
 800f14c:	20000f7c 	.word	0x20000f7c
 800f150:	20000fe4 	.word	0x20000fe4

0800f154 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800f154:	b580      	push	{r7, lr}
 800f156:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800f158:	4b10      	ldr	r3, [pc, #64]	@ (800f19c <PrepareRxDoneAbort+0x48>)
 800f15a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f15e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f162:	4a0e      	ldr	r2, [pc, #56]	@ (800f19c <PrepareRxDoneAbort+0x48>)
 800f164:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800f168:	4b0c      	ldr	r3, [pc, #48]	@ (800f19c <PrepareRxDoneAbort+0x48>)
 800f16a:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d002      	beq.n	800f178 <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
 800f172:	2000      	movs	r0, #0
 800f174:	f001 fa12 	bl	801059c <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800f178:	4a08      	ldr	r2, [pc, #32]	@ (800f19c <PrepareRxDoneAbort+0x48>)
 800f17a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f17e:	f043 0302 	orr.w	r3, r3, #2
 800f182:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f186:	4a05      	ldr	r2, [pc, #20]	@ (800f19c <PrepareRxDoneAbort+0x48>)
 800f188:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f18c:	f043 0310 	orr.w	r3, r3, #16
 800f190:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

    UpdateRxSlotIdleState( );
 800f194:	f7ff ff20 	bl	800efd8 <UpdateRxSlotIdleState>
}
 800f198:	bf00      	nop
 800f19a:	bd80      	pop	{r7, pc}
 800f19c:	20000be4 	.word	0x20000be4

0800f1a0 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800f1a0:	b590      	push	{r4, r7, lr}
 800f1a2:	b0a9      	sub	sp, #164	@ 0xa4
 800f1a4:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800f1a6:	2312      	movs	r3, #18
 800f1a8:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800f1ac:	4ba1      	ldr	r3, [pc, #644]	@ (800f434 <ProcessRadioRxDone+0x294>)
 800f1ae:	685b      	ldr	r3, [r3, #4]
 800f1b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800f1b4:	4b9f      	ldr	r3, [pc, #636]	@ (800f434 <ProcessRadioRxDone+0x294>)
 800f1b6:	891b      	ldrh	r3, [r3, #8]
 800f1b8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800f1bc:	4b9d      	ldr	r3, [pc, #628]	@ (800f434 <ProcessRadioRxDone+0x294>)
 800f1be:	895b      	ldrh	r3, [r3, #10]
 800f1c0:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800f1c4:	4b9b      	ldr	r3, [pc, #620]	@ (800f434 <ProcessRadioRxDone+0x294>)
 800f1c6:	7b1b      	ldrb	r3, [r3, #12]
 800f1c8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800f1cc:	2300      	movs	r3, #0
 800f1ce:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800f1d6:	4b98      	ldr	r3, [pc, #608]	@ (800f438 <ProcessRadioRxDone+0x298>)
 800f1d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f1dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800f1e6:	2301      	movs	r3, #1
 800f1e8:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800f1ec:	2301      	movs	r3, #1
 800f1ee:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800f1f2:	4a92      	ldr	r2, [pc, #584]	@ (800f43c <ProcessRadioRxDone+0x29c>)
 800f1f4:	7813      	ldrb	r3, [r2, #0]
 800f1f6:	f36f 0300 	bfc	r3, #0, #1
 800f1fa:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800f1fc:	4b90      	ldr	r3, [pc, #576]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f1fe:	2200      	movs	r2, #0
 800f200:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
    MacCtx.RxStatus.Rssi = rssi;
 800f204:	4a8e      	ldr	r2, [pc, #568]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f206:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f20a:	f8a2 348c 	strh.w	r3, [r2, #1164]	@ 0x48c
    MacCtx.RxStatus.Snr = snr;
 800f20e:	4a8c      	ldr	r2, [pc, #560]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f210:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f214:	f882 348e 	strb.w	r3, [r2, #1166]	@ 0x48e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800f218:	4b89      	ldr	r3, [pc, #548]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f21a:	f893 2490 	ldrb.w	r2, [r3, #1168]	@ 0x490
 800f21e:	4b88      	ldr	r3, [pc, #544]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f220:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
    MacCtx.McpsIndication.Port = 0;
 800f224:	4b86      	ldr	r3, [pc, #536]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f226:	2200      	movs	r2, #0
 800f228:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
    MacCtx.McpsIndication.Multicast = 0;
 800f22c:	4b84      	ldr	r3, [pc, #528]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f22e:	2200      	movs	r2, #0
 800f230:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800f234:	4b82      	ldr	r3, [pc, #520]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f236:	2200      	movs	r2, #0
 800f238:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 800f23c:	4b80      	ldr	r3, [pc, #512]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f23e:	2200      	movs	r2, #0
 800f240:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 800f244:	4b7e      	ldr	r3, [pc, #504]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f246:	2200      	movs	r2, #0
 800f248:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.RxData = false;
 800f24c:	4b7c      	ldr	r3, [pc, #496]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f24e:	2200      	movs	r2, #0
 800f250:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 800f254:	4b7a      	ldr	r3, [pc, #488]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f256:	2200      	movs	r2, #0
 800f258:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800f25c:	4b78      	ldr	r3, [pc, #480]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f25e:	2200      	movs	r2, #0
 800f260:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f264:	4b76      	ldr	r3, [pc, #472]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f266:	2200      	movs	r2, #0
 800f268:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 800f26c:	4b74      	ldr	r3, [pc, #464]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f26e:	2200      	movs	r2, #0
 800f270:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800f274:	4b72      	ldr	r3, [pc, #456]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f276:	2200      	movs	r2, #0
 800f278:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800f27c:	4b70      	ldr	r3, [pc, #448]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f27e:	2200      	movs	r2, #0
 800f280:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800f284:	4b6f      	ldr	r3, [pc, #444]	@ (800f444 <ProcessRadioRxDone+0x2a4>)
 800f286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f288:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800f28a:	4b6d      	ldr	r3, [pc, #436]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f28c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f290:	2b00      	cmp	r3, #0
 800f292:	d102      	bne.n	800f29a <ProcessRadioRxDone+0xfa>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800f294:	486c      	ldr	r0, [pc, #432]	@ (800f448 <ProcessRadioRxDone+0x2a8>)
 800f296:	f00f ffc7 	bl	801f228 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800f29a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f29e:	4619      	mov	r1, r3
 800f2a0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800f2a4:	f004 feba 	bl	801401c <LoRaMacClassBRxBeacon>
 800f2a8:	4603      	mov	r3, r0
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d00b      	beq.n	800f2c6 <ProcessRadioRxDone+0x126>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800f2ae:	4a64      	ldr	r2, [pc, #400]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f2b0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f2b4:	f8a2 347e 	strh.w	r3, [r2, #1150]	@ 0x47e
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800f2b8:	4a61      	ldr	r2, [pc, #388]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f2ba:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f2be:	f882 3480 	strb.w	r3, [r2, #1152]	@ 0x480
        return;
 800f2c2:	f000 bc8d 	b.w	800fbe0 <ProcessRadioRxDone+0xa40>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f2c6:	4b5c      	ldr	r3, [pc, #368]	@ (800f438 <ProcessRadioRxDone+0x298>)
 800f2c8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f2cc:	2b01      	cmp	r3, #1
 800f2ce:	d11e      	bne.n	800f30e <ProcessRadioRxDone+0x16e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f2d0:	f004 feb7 	bl	8014042 <LoRaMacClassBIsPingExpected>
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d00a      	beq.n	800f2f0 <ProcessRadioRxDone+0x150>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f2da:	2000      	movs	r0, #0
 800f2dc:	f004 fe68 	bl	8013fb0 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f2e0:	2000      	movs	r0, #0
 800f2e2:	f004 fe89 	bl	8013ff8 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800f2e6:	4b56      	ldr	r3, [pc, #344]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f2e8:	2204      	movs	r2, #4
 800f2ea:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
 800f2ee:	e00e      	b.n	800f30e <ProcessRadioRxDone+0x16e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f2f0:	f004 feae 	bl	8014050 <LoRaMacClassBIsMulticastExpected>
 800f2f4:	4603      	mov	r3, r0
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d009      	beq.n	800f30e <ProcessRadioRxDone+0x16e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f2fa:	2000      	movs	r0, #0
 800f2fc:	f004 fe62 	bl	8013fc4 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f300:	2000      	movs	r0, #0
 800f302:	f004 fe82 	bl	801400a <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800f306:	4b4e      	ldr	r3, [pc, #312]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f308:	2205      	movs	r2, #5
 800f30a:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800f30e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f312:	2b00      	cmp	r3, #0
 800f314:	d107      	bne.n	800f326 <ProcessRadioRxDone+0x186>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f316:	4b4a      	ldr	r3, [pc, #296]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f318:	2201      	movs	r2, #1
 800f31a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        PrepareRxDoneAbort( );
 800f31e:	f7ff ff19 	bl	800f154 <PrepareRxDoneAbort>
        return;
 800f322:	f000 bc5d 	b.w	800fbe0 <ProcessRadioRxDone+0xa40>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800f326:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f32a:	1c5a      	adds	r2, r3, #1
 800f32c:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800f330:	461a      	mov	r2, r3
 800f332:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f336:	4413      	add	r3, r2
 800f338:	781b      	ldrb	r3, [r3, #0]
 800f33a:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800f33e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800f342:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800f346:	b2db      	uxtb	r3, r3
 800f348:	3b01      	subs	r3, #1
 800f34a:	2b06      	cmp	r3, #6
 800f34c:	f200 8419 	bhi.w	800fb82 <ProcessRadioRxDone+0x9e2>
 800f350:	a201      	add	r2, pc, #4	@ (adr r2, 800f358 <ProcessRadioRxDone+0x1b8>)
 800f352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f356:	bf00      	nop
 800f358:	0800f375 	.word	0x0800f375
 800f35c:	0800fb83 	.word	0x0800fb83
 800f360:	0800f593 	.word	0x0800f593
 800f364:	0800fb83 	.word	0x0800fb83
 800f368:	0800f58b 	.word	0x0800f58b
 800f36c:	0800fb83 	.word	0x0800fb83
 800f370:	0800fb27 	.word	0x0800fb27
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800f374:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f378:	2b10      	cmp	r3, #16
 800f37a:	d807      	bhi.n	800f38c <ProcessRadioRxDone+0x1ec>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f37c:	4b30      	ldr	r3, [pc, #192]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f37e:	2201      	movs	r2, #1
 800f380:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f384:	f7ff fee6 	bl	800f154 <PrepareRxDoneAbort>
                return;
 800f388:	f000 bc2a 	b.w	800fbe0 <ProcessRadioRxDone+0xa40>
            }
            macMsgJoinAccept.Buffer = payload;
 800f38c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f390:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800f392:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f396:	b2db      	uxtb	r3, r3
 800f398:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800f39a:	4b27      	ldr	r3, [pc, #156]	@ (800f438 <ProcessRadioRxDone+0x298>)
 800f39c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d007      	beq.n	800f3b4 <ProcessRadioRxDone+0x214>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f3a4:	4b26      	ldr	r3, [pc, #152]	@ (800f440 <ProcessRadioRxDone+0x2a0>)
 800f3a6:	2201      	movs	r2, #1
 800f3a8:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f3ac:	f7ff fed2 	bl	800f154 <PrepareRxDoneAbort>
                return;
 800f3b0:	f000 bc16 	b.w	800fbe0 <ProcessRadioRxDone+0xa40>
            }

            SecureElementGetJoinEui( joinEui );
 800f3b4:	1d3b      	adds	r3, r7, #4
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	f7fd ff7e 	bl	800d2b8 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800f3bc:	f107 0214 	add.w	r2, r7, #20
 800f3c0:	1d3b      	adds	r3, r7, #4
 800f3c2:	4619      	mov	r1, r3
 800f3c4:	20ff      	movs	r0, #255	@ 0xff
 800f3c6:	f006 f835 	bl	8015434 <LoRaMacCryptoHandleJoinAccept>
 800f3ca:	4603      	mov	r3, r0
 800f3cc:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                macCryptoStatus = LoRaMacCryptoHandleJoinAccept( REJOIN_REQ_2, joinEui, &macMsgJoinAccept );
                joinType = MLME_REJOIN_2;
            }
#endif /* LORAMAC_VERSION */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800f3d0:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	f040 80cc 	bne.w	800f572 <ProcessRadioRxDone+0x3d2>
            {
                VerifyParams_t verifyRxDr;

                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800f3da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f3de:	f003 030f 	and.w	r3, r3, #15
 800f3e2:	b2db      	uxtb	r3, r3
 800f3e4:	2b0f      	cmp	r3, #15
 800f3e6:	d031      	beq.n	800f44c <ProcessRadioRxDone+0x2ac>
                {
                    verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f3e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f3ec:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f3f0:	b2db      	uxtb	r3, r3
 800f3f2:	b25b      	sxtb	r3, r3
 800f3f4:	703b      	strb	r3, [r7, #0]
                    verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f3f6:	4b10      	ldr	r3, [pc, #64]	@ (800f438 <ProcessRadioRxDone+0x298>)
 800f3f8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f3fc:	707b      	strb	r3, [r7, #1]
                    if( RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR ) == false )
 800f3fe:	4b0e      	ldr	r3, [pc, #56]	@ (800f438 <ProcessRadioRxDone+0x298>)
 800f400:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f404:	4639      	mov	r1, r7
 800f406:	2207      	movs	r2, #7
 800f408:	4618      	mov	r0, r3
 800f40a:	f006 fe03 	bl	8016014 <RegionVerify>
 800f40e:	4603      	mov	r3, r0
 800f410:	f083 0301 	eor.w	r3, r3, #1
 800f414:	b2db      	uxtb	r3, r3
 800f416:	2b00      	cmp	r3, #0
 800f418:	d018      	beq.n	800f44c <ProcessRadioRxDone+0x2ac>
                    {
                        // MLME handling
                        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f41a:	2001      	movs	r0, #1
 800f41c:	f005 fb14 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 800f420:	4603      	mov	r3, r0
 800f422:	2b00      	cmp	r3, #0
 800f424:	f000 83b4 	beq.w	800fb90 <ProcessRadioRxDone+0x9f0>
                        {
                            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f428:	2101      	movs	r1, #1
 800f42a:	2007      	movs	r0, #7
 800f42c:	f005 fa80 	bl	8014930 <LoRaMacConfirmQueueSetStatus>
 800f430:	e3b1      	b.n	800fb96 <ProcessRadioRxDone+0x9f6>
 800f432:	bf00      	nop
 800f434:	20001d48 	.word	0x20001d48
 800f438:	20001118 	.word	0x20001118
 800f43c:	20001d40 	.word	0x20001d40
 800f440:	20000be4 	.word	0x20000be4
 800f444:	08023b7c 	.word	0x08023b7c
 800f448:	20000f7c 	.word	0x20000f7c
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800f44c:	7f7b      	ldrb	r3, [r7, #29]
 800f44e:	461a      	mov	r2, r3
 800f450:	4ba5      	ldr	r3, [pc, #660]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f452:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800f456:	4ba4      	ldr	r3, [pc, #656]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f458:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f45c:	7fbb      	ldrb	r3, [r7, #30]
 800f45e:	021b      	lsls	r3, r3, #8
 800f460:	4313      	orrs	r3, r2
 800f462:	4aa1      	ldr	r2, [pc, #644]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f464:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800f468:	4b9f      	ldr	r3, [pc, #636]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f46a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f46e:	7ffb      	ldrb	r3, [r7, #31]
 800f470:	041b      	lsls	r3, r3, #16
 800f472:	4313      	orrs	r3, r2
 800f474:	4a9c      	ldr	r2, [pc, #624]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f476:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800f47a:	6a3b      	ldr	r3, [r7, #32]
 800f47c:	4a9a      	ldr	r2, [pc, #616]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f47e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800f482:	4b99      	ldr	r3, [pc, #612]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f484:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f488:	4619      	mov	r1, r3
 800f48a:	2002      	movs	r0, #2
 800f48c:	f7fd ff2c 	bl	800d2e8 <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800f490:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f494:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800f498:	b2db      	uxtb	r3, r3
 800f49a:	461a      	mov	r2, r3
 800f49c:	4b92      	ldr	r3, [pc, #584]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f49e:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800f4a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f4a6:	f003 030f 	and.w	r3, r3, #15
 800f4aa:	b2db      	uxtb	r3, r3
 800f4ac:	2b0f      	cmp	r3, #15
 800f4ae:	d011      	beq.n	800f4d4 <ProcessRadioRxDone+0x334>
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f4b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f4b4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f4b8:	b2db      	uxtb	r3, r3
 800f4ba:	461a      	mov	r2, r3
 800f4bc:	4b8a      	ldr	r3, [pc, #552]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f4be:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f4c2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f4c6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f4ca:	b2db      	uxtb	r3, r3
 800f4cc:	461a      	mov	r2, r3
 800f4ce:	4b86      	ldr	r3, [pc, #536]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f4d0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800f4d4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f4d8:	461a      	mov	r2, r3
 800f4da:	4b83      	ldr	r3, [pc, #524]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f4dc:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800f4de:	4b82      	ldr	r3, [pc, #520]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f4e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d102      	bne.n	800f4ec <ProcessRadioRxDone+0x34c>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800f4e6:	4b80      	ldr	r3, [pc, #512]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f4e8:	2201      	movs	r2, #1
 800f4ea:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800f4ec:	4b7e      	ldr	r3, [pc, #504]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f4ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f4f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f4f4:	fb02 f303 	mul.w	r3, r2, r3
 800f4f8:	4a7b      	ldr	r2, [pc, #492]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f4fa:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800f4fc:	4b7a      	ldr	r3, [pc, #488]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f4fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f500:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800f504:	4a78      	ldr	r2, [pc, #480]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f506:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800f508:	4b77      	ldr	r3, [pc, #476]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f50a:	2201      	movs	r2, #1
 800f50c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800f510:	4b75      	ldr	r3, [pc, #468]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f512:	2200      	movs	r2, #0
 800f514:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800f518:	f107 0314 	add.w	r3, r7, #20
 800f51c:	3312      	adds	r3, #18
 800f51e:	67fb      	str	r3, [r7, #124]	@ 0x7c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800f520:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f524:	b2db      	uxtb	r3, r3
 800f526:	3b11      	subs	r3, #17
 800f528:	b2db      	uxtb	r3, r3
 800f52a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800f52e:	4b6f      	ldr	r3, [pc, #444]	@ (800f6ec <ProcessRadioRxDone+0x54c>)
 800f530:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800f534:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800f538:	4b6b      	ldr	r3, [pc, #428]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f53a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f53e:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800f542:	4611      	mov	r1, r2
 800f544:	4618      	mov	r0, r3
 800f546:	f006 fd91 	bl	801606c <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800f54a:	4b67      	ldr	r3, [pc, #412]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f54c:	2202      	movs	r2, #2
 800f54e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800f552:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f556:	4618      	mov	r0, r3
 800f558:	f005 fa76 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 800f55c:	4603      	mov	r3, r0
 800f55e:	2b00      	cmp	r3, #0
 800f560:	f000 8318 	beq.w	800fb94 <ProcessRadioRxDone+0x9f4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800f564:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f568:	4619      	mov	r1, r3
 800f56a:	2000      	movs	r0, #0
 800f56c:	f005 f9e0 	bl	8014930 <LoRaMacConfirmQueueSetStatus>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }

            break;
 800f570:	e310      	b.n	800fb94 <ProcessRadioRxDone+0x9f4>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f572:	2001      	movs	r0, #1
 800f574:	f005 fa68 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 800f578:	4603      	mov	r3, r0
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	f000 830a 	beq.w	800fb94 <ProcessRadioRxDone+0x9f4>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f580:	2101      	movs	r1, #1
 800f582:	2007      	movs	r0, #7
 800f584:	f005 f9d4 	bl	8014930 <LoRaMacConfirmQueueSetStatus>
            break;
 800f588:	e304      	b.n	800fb94 <ProcessRadioRxDone+0x9f4>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f58a:	4b58      	ldr	r3, [pc, #352]	@ (800f6ec <ProcessRadioRxDone+0x54c>)
 800f58c:	2201      	movs	r2, #1
 800f58e:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f592:	4b55      	ldr	r3, [pc, #340]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f594:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f598:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800f59c:	4b53      	ldr	r3, [pc, #332]	@ (800f6ec <ProcessRadioRxDone+0x54c>)
 800f59e:	f893 3424 	ldrb.w	r3, [r3, #1060]	@ 0x424
 800f5a2:	b25b      	sxtb	r3, r3
 800f5a4:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800f5a8:	230d      	movs	r3, #13
 800f5aa:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800f5ae:	4b4e      	ldr	r3, [pc, #312]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f5b0:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d002      	beq.n	800f5be <ProcessRadioRxDone+0x41e>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800f5b8:	230e      	movs	r3, #14
 800f5ba:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f5be:	4b4a      	ldr	r3, [pc, #296]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f5c0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f5c4:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800f5c8:	4611      	mov	r1, r2
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	f006 fcb6 	bl	8015f3c <RegionGetPhyParam>
 800f5d0:	4603      	mov	r3, r0
 800f5d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800f5d4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f5d8:	3b0d      	subs	r3, #13
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	b21b      	sxth	r3, r3
 800f5de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f5e2:	b21a      	sxth	r2, r3
 800f5e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f5e6:	b21b      	sxth	r3, r3
 800f5e8:	429a      	cmp	r2, r3
 800f5ea:	dc03      	bgt.n	800f5f4 <ProcessRadioRxDone+0x454>
 800f5ec:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f5f0:	2b0b      	cmp	r3, #11
 800f5f2:	d806      	bhi.n	800f602 <ProcessRadioRxDone+0x462>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f5f4:	4b3d      	ldr	r3, [pc, #244]	@ (800f6ec <ProcessRadioRxDone+0x54c>)
 800f5f6:	2201      	movs	r2, #1
 800f5f8:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f5fc:	f7ff fdaa 	bl	800f154 <PrepareRxDoneAbort>
                return;
 800f600:	e2ee      	b.n	800fbe0 <ProcessRadioRxDone+0xa40>
            }
            macMsgData.Buffer = payload;
 800f602:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f606:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800f608:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f60c:	b2db      	uxtb	r3, r3
 800f60e:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800f612:	4b37      	ldr	r3, [pc, #220]	@ (800f6f0 <ProcessRadioRxDone+0x550>)
 800f614:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800f616:	23ff      	movs	r3, #255	@ 0xff
 800f618:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800f61c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f620:	4618      	mov	r0, r3
 800f622:	f006 fa07 	bl	8015a34 <LoRaMacParserData>
 800f626:	4603      	mov	r3, r0
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d006      	beq.n	800f63a <ProcessRadioRxDone+0x49a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f62c:	4b2f      	ldr	r3, [pc, #188]	@ (800f6ec <ProcessRadioRxDone+0x54c>)
 800f62e:	2201      	movs	r2, #1
 800f630:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f634:	f7ff fd8e 	bl	800f154 <PrepareRxDoneAbort>
                return;
 800f638:	e2d2      	b.n	800fbe0 <ProcessRadioRxDone+0xa40>
            }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f63a:	4b2b      	ldr	r3, [pc, #172]	@ (800f6e8 <ProcessRadioRxDone+0x548>)
 800f63c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f640:	2b01      	cmp	r3, #1
 800f642:	d132      	bne.n	800f6aa <ProcessRadioRxDone+0x50a>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800f644:	f004 fcfd 	bl	8014042 <LoRaMacClassBIsPingExpected>
 800f648:	4603      	mov	r3, r0
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d014      	beq.n	800f678 <ProcessRadioRxDone+0x4d8>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f64e:	2000      	movs	r0, #0
 800f650:	f004 fcae 	bl	8013fb0 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800f654:	2000      	movs	r0, #0
 800f656:	f004 fccf 	bl	8013ff8 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800f65a:	4b24      	ldr	r3, [pc, #144]	@ (800f6ec <ProcessRadioRxDone+0x54c>)
 800f65c:	2204      	movs	r2, #4
 800f65e:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800f662:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f664:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f668:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f66c:	b2db      	uxtb	r3, r3
 800f66e:	4619      	mov	r1, r3
 800f670:	4610      	mov	r0, r2
 800f672:	f004 fd6f 	bl	8014154 <LoRaMacClassBSetFPendingBit>
 800f676:	e018      	b.n	800f6aa <ProcessRadioRxDone+0x50a>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f678:	f004 fcea 	bl	8014050 <LoRaMacClassBIsMulticastExpected>
 800f67c:	4603      	mov	r3, r0
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d013      	beq.n	800f6aa <ProcessRadioRxDone+0x50a>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f682:	2000      	movs	r0, #0
 800f684:	f004 fc9e 	bl	8013fc4 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f688:	2000      	movs	r0, #0
 800f68a:	f004 fcbe 	bl	801400a <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800f68e:	4b17      	ldr	r3, [pc, #92]	@ (800f6ec <ProcessRadioRxDone+0x54c>)
 800f690:	2205      	movs	r2, #5
 800f692:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800f696:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f698:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f69c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f6a0:	b2db      	uxtb	r3, r3
 800f6a2:	4619      	mov	r1, r3
 800f6a4:	4610      	mov	r0, r2
 800f6a6:	f004 fd55 	bl	8014154 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800f6aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6ac:	4a0f      	ldr	r2, [pc, #60]	@ (800f6ec <ProcessRadioRxDone+0x54c>)
 800f6ae:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800f6b2:	f107 020e 	add.w	r2, r7, #14
 800f6b6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f6ba:	4611      	mov	r1, r2
 800f6bc:	4618      	mov	r0, r3
 800f6be:	f002 fd9f 	bl	8012200 <DetermineFrameType>
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d006      	beq.n	800f6d6 <ProcessRadioRxDone+0x536>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f6c8:	4b08      	ldr	r3, [pc, #32]	@ (800f6ec <ProcessRadioRxDone+0x54c>)
 800f6ca:	2201      	movs	r2, #1
 800f6cc:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f6d0:	f7ff fd40 	bl	800f154 <PrepareRxDoneAbort>
                return;
 800f6d4:	e284      	b.n	800fbe0 <ProcessRadioRxDone+0xa40>
            }

            //Check if it is a multicast message
            multicast = 0;
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 800f6dc:	2300      	movs	r3, #0
 800f6de:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800f6e6:	e055      	b.n	800f794 <ProcessRadioRxDone+0x5f4>
 800f6e8:	20001118 	.word	0x20001118
 800f6ec:	20000be4 	.word	0x20000be4
 800f6f0:	20000e1c 	.word	0x20000e1c
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800f6f4:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f6f8:	499f      	ldr	r1, [pc, #636]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f6fa:	4613      	mov	r3, r2
 800f6fc:	005b      	lsls	r3, r3, #1
 800f6fe:	4413      	add	r3, r2
 800f700:	011b      	lsls	r3, r3, #4
 800f702:	440b      	add	r3, r1
 800f704:	33ec      	adds	r3, #236	@ 0xec
 800f706:	681a      	ldr	r2, [r3, #0]
 800f708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f70a:	429a      	cmp	r2, r3
 800f70c:	d13d      	bne.n	800f78a <ProcessRadioRxDone+0x5ea>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800f70e:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f712:	4999      	ldr	r1, [pc, #612]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f714:	4613      	mov	r3, r2
 800f716:	005b      	lsls	r3, r3, #1
 800f718:	4413      	add	r3, r2
 800f71a:	011b      	lsls	r3, r3, #4
 800f71c:	440b      	add	r3, r1
 800f71e:	33e9      	adds	r3, #233	@ 0xe9
 800f720:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800f722:	2b00      	cmp	r3, #0
 800f724:	d031      	beq.n	800f78a <ProcessRadioRxDone+0x5ea>
                {
                    multicast = 1;
 800f726:	2301      	movs	r3, #1
 800f728:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800f72c:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f730:	4991      	ldr	r1, [pc, #580]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f732:	4613      	mov	r3, r2
 800f734:	005b      	lsls	r3, r3, #1
 800f736:	4413      	add	r3, r2
 800f738:	011b      	lsls	r3, r3, #4
 800f73a:	440b      	add	r3, r1
 800f73c:	33ea      	adds	r3, #234	@ 0xea
 800f73e:	781b      	ldrb	r3, [r3, #0]
 800f740:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800f744:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f748:	498b      	ldr	r1, [pc, #556]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f74a:	4613      	mov	r3, r2
 800f74c:	005b      	lsls	r3, r3, #1
 800f74e:	4413      	add	r3, r2
 800f750:	011b      	lsls	r3, r3, #4
 800f752:	440b      	add	r3, r1
 800f754:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800f75e:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f762:	4985      	ldr	r1, [pc, #532]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f764:	4613      	mov	r3, r2
 800f766:	005b      	lsls	r3, r3, #1
 800f768:	4413      	add	r3, r2
 800f76a:	011b      	lsls	r3, r3, #4
 800f76c:	440b      	add	r3, r1
 800f76e:	33ec      	adds	r3, #236	@ 0xec
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800f776:	4b80      	ldr	r3, [pc, #512]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f778:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f77c:	2b02      	cmp	r3, #2
 800f77e:	d10e      	bne.n	800f79e <ProcessRadioRxDone+0x5fe>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800f780:	4b7e      	ldr	r3, [pc, #504]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f782:	2203      	movs	r2, #3
 800f784:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    }
                    break;
 800f788:	e009      	b.n	800f79e <ProcessRadioRxDone+0x5fe>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f78a:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800f78e:	3301      	adds	r3, #1
 800f790:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800f794:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d0ab      	beq.n	800f6f4 <ProcessRadioRxDone+0x554>
 800f79c:	e000      	b.n	800f7a0 <ProcessRadioRxDone+0x600>
                    break;
 800f79e:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800f7a0:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f7a4:	2b01      	cmp	r3, #1
 800f7a6:	d117      	bne.n	800f7d8 <ProcessRadioRxDone+0x638>
 800f7a8:	7bbb      	ldrb	r3, [r7, #14]
 800f7aa:	2b03      	cmp	r3, #3
 800f7ac:	d10d      	bne.n	800f7ca <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800f7ae:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f7b2:	f003 0320 	and.w	r3, r3, #32
 800f7b6:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d106      	bne.n	800f7ca <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800f7bc:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f7c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f7c4:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d006      	beq.n	800f7d8 <ProcessRadioRxDone+0x638>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f7ca:	4b6c      	ldr	r3, [pc, #432]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f7cc:	2201      	movs	r2, #1
 800f7ce:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800f7d2:	f7ff fcbf 	bl	800f154 <PrepareRxDoneAbort>
                return;
 800f7d6:	e203      	b.n	800fbe0 <ProcessRadioRxDone+0xa40>
                PrepareRxDoneAbort( );
                return;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800f7d8:	7bb9      	ldrb	r1, [r7, #14]
 800f7da:	4c67      	ldr	r4, [pc, #412]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f7dc:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f7e0:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800f7e4:	f107 0310 	add.w	r3, r7, #16
 800f7e8:	9301      	str	r3, [sp, #4]
 800f7ea:	f107 030f 	add.w	r3, r7, #15
 800f7ee:	9300      	str	r3, [sp, #0]
 800f7f0:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 800f7f4:	f000 feec 	bl	80105d0 <GetFCntDown>
 800f7f8:	4603      	mov	r3, r0
 800f7fa:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f7fe:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f802:	2b00      	cmp	r3, #0
 800f804:	d017      	beq.n	800f836 <ProcessRadioRxDone+0x696>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800f806:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f80a:	2b07      	cmp	r3, #7
 800f80c:	d104      	bne.n	800f818 <ProcessRadioRxDone+0x678>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800f80e:	4b5b      	ldr	r3, [pc, #364]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f810:	2208      	movs	r2, #8
 800f812:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800f816:	e003      	b.n	800f820 <ProcessRadioRxDone+0x680>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f818:	4b58      	ldr	r3, [pc, #352]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f81a:	2201      	movs	r2, #1
 800f81c:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f820:	693b      	ldr	r3, [r7, #16]
 800f822:	4a56      	ldr	r2, [pc, #344]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f824:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800f828:	693b      	ldr	r3, [r7, #16]
 800f82a:	4a54      	ldr	r2, [pc, #336]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f82c:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
                PrepareRxDoneAbort( );
 800f830:	f7ff fc90 	bl	800f154 <PrepareRxDoneAbort>
                return;
 800f834:	e1d4      	b.n	800fbe0 <ProcessRadioRxDone+0xa40>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800f836:	7bfa      	ldrb	r2, [r7, #15]
 800f838:	6939      	ldr	r1, [r7, #16]
 800f83a:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800f83e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f842:	9300      	str	r3, [sp, #0]
 800f844:	460b      	mov	r3, r1
 800f846:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800f84a:	f005 ff55 	bl	80156f8 <LoRaMacCryptoUnsecureMessage>
 800f84e:	4603      	mov	r3, r0
 800f850:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f854:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d00f      	beq.n	800f87c <ProcessRadioRxDone+0x6dc>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800f85c:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f860:	2b02      	cmp	r3, #2
 800f862:	d104      	bne.n	800f86e <ProcessRadioRxDone+0x6ce>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800f864:	4b45      	ldr	r3, [pc, #276]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f866:	220a      	movs	r2, #10
 800f868:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800f86c:	e003      	b.n	800f876 <ProcessRadioRxDone+0x6d6>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800f86e:	4b43      	ldr	r3, [pc, #268]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f870:	220b      	movs	r2, #11
 800f872:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                PrepareRxDoneAbort( );
 800f876:	f7ff fc6d 	bl	800f154 <PrepareRxDoneAbort>
                return;
 800f87a:	e1b1      	b.n	800fbe0 <ProcessRadioRxDone+0xa40>
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f87c:	4b3f      	ldr	r3, [pc, #252]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f87e:	2200      	movs	r2, #0
 800f880:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Multicast = multicast;
 800f884:	4a3d      	ldr	r2, [pc, #244]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f886:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f88a:	f882 3422 	strb.w	r3, [r2, #1058]	@ 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 800f88e:	4b3b      	ldr	r3, [pc, #236]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f890:	2200      	movs	r2, #0
 800f892:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 800f896:	4b39      	ldr	r3, [pc, #228]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f898:	2200      	movs	r2, #0
 800f89a:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f89e:	693b      	ldr	r3, [r7, #16]
 800f8a0:	4a36      	ldr	r2, [pc, #216]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f8a2:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800f8a6:	693b      	ldr	r3, [r7, #16]
 800f8a8:	4a34      	ldr	r2, [pc, #208]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f8aa:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f8ae:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f8b2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f8b6:	b2db      	uxtb	r3, r3
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	bf14      	ite	ne
 800f8bc:	2301      	movne	r3, #1
 800f8be:	2300      	moveq	r3, #0
 800f8c0:	b2da      	uxtb	r2, r3
 800f8c2:	4b2e      	ldr	r3, [pc, #184]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f8c4:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f8c8:	4b2c      	ldr	r3, [pc, #176]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f8d0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f8d4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f8d8:	b2db      	uxtb	r3, r3
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	bf14      	ite	ne
 800f8de:	2301      	movne	r3, #1
 800f8e0:	2300      	moveq	r3, #0
 800f8e2:	b2da      	uxtb	r2, r3
 800f8e4:	4b25      	ldr	r3, [pc, #148]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f8e6:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f8ea:	4b24      	ldr	r3, [pc, #144]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f8ec:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d004      	beq.n	800f8fe <ProcessRadioRxDone+0x75e>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800f8f4:	4b21      	ldr	r3, [pc, #132]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f8f6:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f8fa:	2b01      	cmp	r3, #1
 800f8fc:	d106      	bne.n	800f90c <ProcessRadioRxDone+0x76c>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800f8fe:	4b1e      	ldr	r3, [pc, #120]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f900:	2200      	movs	r2, #0
 800f902:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                Nvm.MacGroup2.DownlinkReceived = true;
 800f904:	4b1c      	ldr	r3, [pc, #112]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f906:	2201      	movs	r2, #1
 800f908:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800f90c:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f910:	2b01      	cmp	r3, #1
 800f912:	d104      	bne.n	800f91e <ProcessRadioRxDone+0x77e>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800f914:	4b19      	ldr	r3, [pc, #100]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f916:	2202      	movs	r2, #2
 800f918:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
 800f91c:	e03a      	b.n	800f994 <ProcessRadioRxDone+0x7f4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800f91e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800f922:	f023 031f 	bic.w	r3, r3, #31
 800f926:	b2db      	uxtb	r3, r3
 800f928:	2ba0      	cmp	r3, #160	@ 0xa0
 800f92a:	d12b      	bne.n	800f984 <ProcessRadioRxDone+0x7e4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800f92c:	4b12      	ldr	r3, [pc, #72]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f92e:	2201      	movs	r2, #1
 800f930:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800f934:	4b10      	ldr	r3, [pc, #64]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f936:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d102      	bne.n	800f944 <ProcessRadioRxDone+0x7a4>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800f93e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f940:	4a0d      	ldr	r2, [pc, #52]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f942:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f944:	4b0d      	ldr	r3, [pc, #52]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f946:	2201      	movs	r2, #1
 800f948:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800f94c:	4b0b      	ldr	r3, [pc, #44]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f94e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f952:	2b00      	cmp	r3, #0
 800f954:	d01e      	beq.n	800f994 <ProcessRadioRxDone+0x7f4>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800f956:	4b09      	ldr	r3, [pc, #36]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f958:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800f95c:	2b01      	cmp	r3, #1
 800f95e:	d019      	beq.n	800f994 <ProcessRadioRxDone+0x7f4>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800f960:	4b05      	ldr	r3, [pc, #20]	@ (800f978 <ProcessRadioRxDone+0x7d8>)
 800f962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f966:	4a05      	ldr	r2, [pc, #20]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f968:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800f96c:	4b04      	ldr	r3, [pc, #16]	@ (800f980 <ProcessRadioRxDone+0x7e0>)
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	4a02      	ldr	r2, [pc, #8]	@ (800f97c <ProcessRadioRxDone+0x7dc>)
 800f972:	f8c2 3498 	str.w	r3, [r2, #1176]	@ 0x498
 800f976:	e00d      	b.n	800f994 <ProcessRadioRxDone+0x7f4>
 800f978:	20001118 	.word	0x20001118
 800f97c:	20000be4 	.word	0x20000be4
 800f980:	20001d48 	.word	0x20001d48
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800f984:	4b98      	ldr	r3, [pc, #608]	@ (800fbe8 <ProcessRadioRxDone+0xa48>)
 800f986:	2200      	movs	r2, #0
 800f988:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f98c:	4b97      	ldr	r3, [pc, #604]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800f98e:	2200      	movs	r2, #0
 800f990:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
                }
            }

            // Set the pending status
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800f994:	4b94      	ldr	r3, [pc, #592]	@ (800fbe8 <ProcessRadioRxDone+0xa48>)
 800f996:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d106      	bne.n	800f9ac <ProcessRadioRxDone+0x80c>
 800f99e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f9a2:	f003 0310 	and.w	r3, r3, #16
 800f9a6:	b2db      	uxtb	r3, r3
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d004      	beq.n	800f9b6 <ProcessRadioRxDone+0x816>
 800f9ac:	4b8e      	ldr	r3, [pc, #568]	@ (800fbe8 <ProcessRadioRxDone+0xa48>)
 800f9ae:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d004      	beq.n	800f9c0 <ProcessRadioRxDone+0x820>
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) 
 800f9b6:	4b8d      	ldr	r3, [pc, #564]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800f9b8:	f8d3 343c 	ldr.w	r3, [r3, #1084]	@ 0x43c
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d003      	beq.n	800f9c8 <ProcessRadioRxDone+0x828>
            //if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800f9c0:	4b8a      	ldr	r3, [pc, #552]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800f9c2:	2201      	movs	r2, #1
 800f9c4:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800f9c8:	4b88      	ldr	r3, [pc, #544]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800f9ca:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f9ce:	4a87      	ldr	r2, [pc, #540]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800f9d0:	f892 2440 	ldrb.w	r2, [r2, #1088]	@ 0x440
 800f9d4:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800f9d8:	4618      	mov	r0, r3
 800f9da:	f001 ffa5 	bl	8011928 <RemoveMacCommands>

            switch( fType )
 800f9de:	7bbb      	ldrb	r3, [r7, #14]
 800f9e0:	2b03      	cmp	r3, #3
 800f9e2:	d874      	bhi.n	800face <ProcessRadioRxDone+0x92e>
 800f9e4:	a201      	add	r2, pc, #4	@ (adr r2, 800f9ec <ProcessRadioRxDone+0x84c>)
 800f9e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9ea:	bf00      	nop
 800f9ec:	0800f9fd 	.word	0x0800f9fd
 800f9f0:	0800fa4d 	.word	0x0800fa4d
 800f9f4:	0800fa83 	.word	0x0800fa83
 800f9f8:	0800faa9 	.word	0x0800faa9
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f9fc:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fa00:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fa04:	b2db      	uxtb	r3, r3
 800fa06:	461c      	mov	r4, r3
 800fa08:	4b78      	ldr	r3, [pc, #480]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fa0a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fa0e:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800fa12:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800fa16:	f102 0010 	add.w	r0, r2, #16
 800fa1a:	9300      	str	r3, [sp, #0]
 800fa1c:	460b      	mov	r3, r1
 800fa1e:	4622      	mov	r2, r4
 800fa20:	2100      	movs	r1, #0
 800fa22:	f000 ff51 	bl	80108c8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fa26:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800fa2a:	4b70      	ldr	r3, [pc, #448]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fa2c:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800fa30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa32:	4a6e      	ldr	r2, [pc, #440]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fa34:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800fa38:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800fa3c:	4b6b      	ldr	r3, [pc, #428]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fa3e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800fa42:	4b6a      	ldr	r3, [pc, #424]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fa44:	2201      	movs	r2, #1
 800fa46:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800fa4a:	e047      	b.n	800fadc <ProcessRadioRxDone+0x93c>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800fa4c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800fa50:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fa54:	b2db      	uxtb	r3, r3
 800fa56:	461c      	mov	r4, r3
 800fa58:	4b64      	ldr	r3, [pc, #400]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fa5a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fa5e:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800fa62:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800fa66:	f102 0010 	add.w	r0, r2, #16
 800fa6a:	9300      	str	r3, [sp, #0]
 800fa6c:	460b      	mov	r3, r1
 800fa6e:	4622      	mov	r2, r4
 800fa70:	2100      	movs	r1, #0
 800fa72:	f000 ff29 	bl	80108c8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fa76:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800fa7a:	4b5c      	ldr	r3, [pc, #368]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fa7c:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800fa80:	e02c      	b.n	800fadc <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800fa82:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800fa84:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800fa88:	4b58      	ldr	r3, [pc, #352]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fa8a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fa8e:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800fa92:	9300      	str	r3, [sp, #0]
 800fa94:	460b      	mov	r3, r1
 800fa96:	2100      	movs	r1, #0
 800fa98:	f000 ff16 	bl	80108c8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800fa9c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800faa0:	4b52      	ldr	r3, [pc, #328]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800faa2:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800faa6:	e019      	b.n	800fadc <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800faa8:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800faac:	4b4f      	ldr	r3, [pc, #316]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800faae:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800fab2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fab4:	4a4d      	ldr	r2, [pc, #308]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fab6:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800faba:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800fabe:	4b4b      	ldr	r3, [pc, #300]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fac0:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800fac4:	4b49      	ldr	r3, [pc, #292]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fac6:	2201      	movs	r2, #1
 800fac8:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800facc:	e006      	b.n	800fadc <ProcessRadioRxDone+0x93c>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800face:	4b47      	ldr	r3, [pc, #284]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fad0:	2201      	movs	r2, #1
 800fad2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                    PrepareRxDoneAbort( );
 800fad6:	f7ff fb3d 	bl	800f154 <PrepareRxDoneAbort>
                    break;
 800fada:	bf00      	nop
                }
            }
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800fadc:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800fae0:	2be0      	cmp	r3, #224	@ 0xe0
 800fae2:	d118      	bne.n	800fb16 <ProcessRadioRxDone+0x976>
 800fae4:	4b40      	ldr	r3, [pc, #256]	@ (800fbe8 <ProcessRadioRxDone+0xa48>)
 800fae6:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800faea:	f083 0301 	eor.w	r3, r3, #1
 800faee:	b2db      	uxtb	r3, r3
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d010      	beq.n	800fb16 <ProcessRadioRxDone+0x976>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800faf4:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800faf8:	4b3c      	ldr	r3, [pc, #240]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fafa:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                MacCtx.McpsIndication.Buffer = NULL;
 800fafe:	4b3b      	ldr	r3, [pc, #236]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb00:	2200      	movs	r2, #0
 800fb02:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
                MacCtx.McpsIndication.BufferSize = 0;
 800fb06:	4b39      	ldr	r3, [pc, #228]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb08:	2200      	movs	r2, #0
 800fb0a:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.RxData = false;
 800fb0e:	4b37      	ldr	r3, [pc, #220]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb10:	2200      	movs	r2, #0
 800fb12:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800fb16:	4a35      	ldr	r2, [pc, #212]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb18:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fb1c:	f043 0302 	orr.w	r3, r3, #2
 800fb20:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

            break;
 800fb24:	e037      	b.n	800fb96 <ProcessRadioRxDone+0x9f6>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800fb26:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800fb2a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800fb2e:	18d1      	adds	r1, r2, r3
 800fb30:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800fb34:	b29b      	uxth	r3, r3
 800fb36:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800fb3a:	1ad3      	subs	r3, r2, r3
 800fb3c:	b29b      	uxth	r3, r3
 800fb3e:	461a      	mov	r2, r3
 800fb40:	482b      	ldr	r0, [pc, #172]	@ (800fbf0 <ProcessRadioRxDone+0xa50>)
 800fb42:	f00b fa24 	bl	801af8e <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800fb46:	4b29      	ldr	r3, [pc, #164]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb48:	2203      	movs	r2, #3
 800fb4a:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800fb4e:	4b27      	ldr	r3, [pc, #156]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb50:	2200      	movs	r2, #0
 800fb52:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800fb56:	4b25      	ldr	r3, [pc, #148]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb58:	4a25      	ldr	r2, [pc, #148]	@ (800fbf0 <ProcessRadioRxDone+0xa50>)
 800fb5a:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800fb5e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fb62:	b2da      	uxtb	r2, r3
 800fb64:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800fb68:	1ad3      	subs	r3, r2, r3
 800fb6a:	b2da      	uxtb	r2, r3
 800fb6c:	4b1f      	ldr	r3, [pc, #124]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb6e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800fb72:	4a1e      	ldr	r2, [pc, #120]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb74:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fb78:	f043 0302 	orr.w	r3, r3, #2
 800fb7c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            break;
 800fb80:	e009      	b.n	800fb96 <ProcessRadioRxDone+0x9f6>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fb82:	4b1a      	ldr	r3, [pc, #104]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb84:	2201      	movs	r2, #1
 800fb86:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            PrepareRxDoneAbort( );
 800fb8a:	f7ff fae3 	bl	800f154 <PrepareRxDoneAbort>
            break;
 800fb8e:	e002      	b.n	800fb96 <ProcessRadioRxDone+0x9f6>
                        break;
 800fb90:	bf00      	nop
 800fb92:	e000      	b.n	800fb96 <ProcessRadioRxDone+0x9f6>
            break;
 800fb94:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only applies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800fb96:	4b15      	ldr	r3, [pc, #84]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fb98:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d004      	beq.n	800fbaa <ProcessRadioRxDone+0xa0a>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800fba0:	4b12      	ldr	r3, [pc, #72]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fba2:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800fba6:	2b01      	cmp	r3, #1
 800fba8:	d10c      	bne.n	800fbc4 <ProcessRadioRxDone+0xa24>
    {
        if( MacCtx.NodeAckRequested == true )
 800fbaa:	4b10      	ldr	r3, [pc, #64]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fbac:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d007      	beq.n	800fbc4 <ProcessRadioRxDone+0xa24>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 800fbb4:	4b0d      	ldr	r3, [pc, #52]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fbb6:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d002      	beq.n	800fbc4 <ProcessRadioRxDone+0xa24>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 800fbbe:	2000      	movs	r0, #0
 800fbc0:	f000 fcec 	bl	801059c <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800fbc4:	4b09      	ldr	r3, [pc, #36]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fbc6:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fbca:	2b02      	cmp	r3, #2
 800fbcc:	d006      	beq.n	800fbdc <ProcessRadioRxDone+0xa3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800fbce:	4a07      	ldr	r2, [pc, #28]	@ (800fbec <ProcessRadioRxDone+0xa4c>)
 800fbd0:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fbd4:	f043 0310 	orr.w	r3, r3, #16
 800fbd8:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800fbdc:	f7ff f9fc 	bl	800efd8 <UpdateRxSlotIdleState>
}
 800fbe0:	379c      	adds	r7, #156	@ 0x9c
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bd90      	pop	{r4, r7, pc}
 800fbe6:	bf00      	nop
 800fbe8:	20001118 	.word	0x20001118
 800fbec:	20000be4 	.word	0x20000be4
 800fbf0:	20000e1c 	.word	0x20000e1c

0800fbf4 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800fbf4:	b580      	push	{r7, lr}
 800fbf6:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800fbf8:	4b11      	ldr	r3, [pc, #68]	@ (800fc40 <ProcessRadioTxTimeout+0x4c>)
 800fbfa:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fbfe:	2b02      	cmp	r3, #2
 800fc00:	d002      	beq.n	800fc08 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800fc02:	4b10      	ldr	r3, [pc, #64]	@ (800fc44 <ProcessRadioTxTimeout+0x50>)
 800fc04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc06:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800fc08:	f7ff f9e6 	bl	800efd8 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800fc0c:	4b0e      	ldr	r3, [pc, #56]	@ (800fc48 <ProcessRadioTxTimeout+0x54>)
 800fc0e:	2202      	movs	r2, #2
 800fc10:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800fc14:	2002      	movs	r0, #2
 800fc16:	f004 fee3 	bl	80149e0 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800fc1a:	4b0b      	ldr	r3, [pc, #44]	@ (800fc48 <ProcessRadioTxTimeout+0x54>)
 800fc1c:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d003      	beq.n	800fc2c <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
 800fc24:	4b08      	ldr	r3, [pc, #32]	@ (800fc48 <ProcessRadioTxTimeout+0x54>)
 800fc26:	2201      	movs	r2, #1
 800fc28:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800fc2c:	4a06      	ldr	r2, [pc, #24]	@ (800fc48 <ProcessRadioTxTimeout+0x54>)
 800fc2e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fc32:	f043 0310 	orr.w	r3, r3, #16
 800fc36:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
}
 800fc3a:	bf00      	nop
 800fc3c:	bd80      	pop	{r7, pc}
 800fc3e:	bf00      	nop
 800fc40:	20001118 	.word	0x20001118
 800fc44:	08023b7c 	.word	0x08023b7c
 800fc48:	20000be4 	.word	0x20000be4

0800fc4c <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800fc4c:	b580      	push	{r7, lr}
 800fc4e:	b084      	sub	sp, #16
 800fc50:	af00      	add	r7, sp, #0
 800fc52:	4603      	mov	r3, r0
 800fc54:	460a      	mov	r2, r1
 800fc56:	71fb      	strb	r3, [r7, #7]
 800fc58:	4613      	mov	r3, r2
 800fc5a:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800fc60:	4b3d      	ldr	r3, [pc, #244]	@ (800fd58 <HandleRadioRxErrorTimeout+0x10c>)
 800fc62:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fc66:	2b02      	cmp	r3, #2
 800fc68:	d002      	beq.n	800fc70 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800fc6a:	4b3c      	ldr	r3, [pc, #240]	@ (800fd5c <HandleRadioRxErrorTimeout+0x110>)
 800fc6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc6e:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800fc70:	f004 f9e0 	bl	8014034 <LoRaMacClassBIsBeaconExpected>
 800fc74:	4603      	mov	r3, r0
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d007      	beq.n	800fc8a <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800fc7a:	2002      	movs	r0, #2
 800fc7c:	f004 f98e 	bl	8013f9c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800fc80:	2000      	movs	r0, #0
 800fc82:	f004 f9b0 	bl	8013fe6 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800fc86:	2301      	movs	r3, #1
 800fc88:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800fc8a:	4b33      	ldr	r3, [pc, #204]	@ (800fd58 <HandleRadioRxErrorTimeout+0x10c>)
 800fc8c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fc90:	2b01      	cmp	r3, #1
 800fc92:	d119      	bne.n	800fcc8 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800fc94:	f004 f9d5 	bl	8014042 <LoRaMacClassBIsPingExpected>
 800fc98:	4603      	mov	r3, r0
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d007      	beq.n	800fcae <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fc9e:	2000      	movs	r0, #0
 800fca0:	f004 f986 	bl	8013fb0 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800fca4:	2000      	movs	r0, #0
 800fca6:	f004 f9a7 	bl	8013ff8 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800fcaa:	2301      	movs	r3, #1
 800fcac:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800fcae:	f004 f9cf 	bl	8014050 <LoRaMacClassBIsMulticastExpected>
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d007      	beq.n	800fcc8 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fcb8:	2000      	movs	r0, #0
 800fcba:	f004 f983 	bl	8013fc4 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800fcbe:	2000      	movs	r0, #0
 800fcc0:	f004 f9a3 	bl	801400a <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800fcc4:	2301      	movs	r3, #1
 800fcc6:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800fcc8:	7bfb      	ldrb	r3, [r7, #15]
 800fcca:	f083 0301 	eor.w	r3, r3, #1
 800fcce:	b2db      	uxtb	r3, r3
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d03b      	beq.n	800fd4c <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800fcd4:	4b22      	ldr	r3, [pc, #136]	@ (800fd60 <HandleRadioRxErrorTimeout+0x114>)
 800fcd6:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d122      	bne.n	800fd24 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800fcde:	4b20      	ldr	r3, [pc, #128]	@ (800fd60 <HandleRadioRxErrorTimeout+0x114>)
 800fce0:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d003      	beq.n	800fcf0 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800fce8:	4a1d      	ldr	r2, [pc, #116]	@ (800fd60 <HandleRadioRxErrorTimeout+0x114>)
 800fcea:	79fb      	ldrb	r3, [r7, #7]
 800fcec:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800fcf0:	79fb      	ldrb	r3, [r7, #7]
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	f004 fe74 	bl	80149e0 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800fcf8:	4b17      	ldr	r3, [pc, #92]	@ (800fd58 <HandleRadioRxErrorTimeout+0x10c>)
 800fcfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcfc:	4618      	mov	r0, r3
 800fcfe:	f00f fbbf 	bl	801f480 <UTIL_TIMER_GetElapsedTime>
 800fd02:	4602      	mov	r2, r0
 800fd04:	4b16      	ldr	r3, [pc, #88]	@ (800fd60 <HandleRadioRxErrorTimeout+0x114>)
 800fd06:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800fd0a:	429a      	cmp	r2, r3
 800fd0c:	d31e      	bcc.n	800fd4c <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800fd0e:	4815      	ldr	r0, [pc, #84]	@ (800fd64 <HandleRadioRxErrorTimeout+0x118>)
 800fd10:	f00f fa8a 	bl	801f228 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800fd14:	4a12      	ldr	r2, [pc, #72]	@ (800fd60 <HandleRadioRxErrorTimeout+0x114>)
 800fd16:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fd1a:	f043 0310 	orr.w	r3, r3, #16
 800fd1e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 800fd22:	e013      	b.n	800fd4c <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800fd24:	4b0e      	ldr	r3, [pc, #56]	@ (800fd60 <HandleRadioRxErrorTimeout+0x114>)
 800fd26:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d003      	beq.n	800fd36 <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800fd2e:	4a0c      	ldr	r2, [pc, #48]	@ (800fd60 <HandleRadioRxErrorTimeout+0x114>)
 800fd30:	79bb      	ldrb	r3, [r7, #6]
 800fd32:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800fd36:	79bb      	ldrb	r3, [r7, #6]
 800fd38:	4618      	mov	r0, r3
 800fd3a:	f004 fe51 	bl	80149e0 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.MacFlags.Bits.MacDone = 1;
 800fd3e:	4a08      	ldr	r2, [pc, #32]	@ (800fd60 <HandleRadioRxErrorTimeout+0x114>)
 800fd40:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fd44:	f043 0310 	orr.w	r3, r3, #16
 800fd48:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800fd4c:	f7ff f944 	bl	800efd8 <UpdateRxSlotIdleState>
}
 800fd50:	bf00      	nop
 800fd52:	3710      	adds	r7, #16
 800fd54:	46bd      	mov	sp, r7
 800fd56:	bd80      	pop	{r7, pc}
 800fd58:	20001118 	.word	0x20001118
 800fd5c:	08023b7c 	.word	0x08023b7c
 800fd60:	20000be4 	.word	0x20000be4
 800fd64:	20000f7c 	.word	0x20000f7c

0800fd68 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800fd68:	b580      	push	{r7, lr}
 800fd6a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800fd6c:	2106      	movs	r1, #6
 800fd6e:	2005      	movs	r0, #5
 800fd70:	f7ff ff6c 	bl	800fc4c <HandleRadioRxErrorTimeout>
}
 800fd74:	bf00      	nop
 800fd76:	bd80      	pop	{r7, pc}

0800fd78 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800fd7c:	2104      	movs	r1, #4
 800fd7e:	2003      	movs	r0, #3
 800fd80:	f7ff ff64 	bl	800fc4c <HandleRadioRxErrorTimeout>
}
 800fd84:	bf00      	nop
 800fd86:	bd80      	pop	{r7, pc}

0800fd88 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b084      	sub	sp, #16
 800fd8c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fd8e:	f3ef 8310 	mrs	r3, PRIMASK
 800fd92:	607b      	str	r3, [r7, #4]
  return(result);
 800fd94:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800fd96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800fd98:	b672      	cpsid	i
}
 800fd9a:	bf00      	nop
    events = LoRaMacRadioEvents;
 800fd9c:	4b1d      	ldr	r3, [pc, #116]	@ (800fe14 <LoRaMacHandleIrqEvents+0x8c>)
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800fda2:	4b1c      	ldr	r3, [pc, #112]	@ (800fe14 <LoRaMacHandleIrqEvents+0x8c>)
 800fda4:	2200      	movs	r2, #0
 800fda6:	601a      	str	r2, [r3, #0]
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fdac:	68bb      	ldr	r3, [r7, #8]
 800fdae:	f383 8810 	msr	PRIMASK, r3
}
 800fdb2:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800fdb4:	683b      	ldr	r3, [r7, #0]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d027      	beq.n	800fe0a <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800fdba:	783b      	ldrb	r3, [r7, #0]
 800fdbc:	f003 0320 	and.w	r3, r3, #32
 800fdc0:	b2db      	uxtb	r3, r3
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d001      	beq.n	800fdca <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800fdc6:	f7ff f91f 	bl	800f008 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800fdca:	783b      	ldrb	r3, [r7, #0]
 800fdcc:	f003 0310 	and.w	r3, r3, #16
 800fdd0:	b2db      	uxtb	r3, r3
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d001      	beq.n	800fdda <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800fdd6:	f7ff f9e3 	bl	800f1a0 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800fdda:	783b      	ldrb	r3, [r7, #0]
 800fddc:	f003 0308 	and.w	r3, r3, #8
 800fde0:	b2db      	uxtb	r3, r3
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d001      	beq.n	800fdea <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800fde6:	f7ff ff05 	bl	800fbf4 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800fdea:	783b      	ldrb	r3, [r7, #0]
 800fdec:	f003 0304 	and.w	r3, r3, #4
 800fdf0:	b2db      	uxtb	r3, r3
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d001      	beq.n	800fdfa <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800fdf6:	f7ff ffb7 	bl	800fd68 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800fdfa:	783b      	ldrb	r3, [r7, #0]
 800fdfc:	f003 0302 	and.w	r3, r3, #2
 800fe00:	b2db      	uxtb	r3, r3
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d001      	beq.n	800fe0a <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800fe06:	f7ff ffb7 	bl	800fd78 <ProcessRadioRxTimeout>
        }
    }
}
 800fe0a:	bf00      	nop
 800fe0c:	3710      	adds	r7, #16
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	bd80      	pop	{r7, pc}
 800fe12:	bf00      	nop
 800fe14:	20001d40 	.word	0x20001d40

0800fe18 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800fe18:	b480      	push	{r7}
 800fe1a:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800fe1c:	4b10      	ldr	r3, [pc, #64]	@ (800fe60 <LoRaMacIsBusy+0x48>)
 800fe1e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fe22:	2b01      	cmp	r3, #1
 800fe24:	d101      	bne.n	800fe2a <LoRaMacIsBusy+0x12>
    {
        return false;
 800fe26:	2300      	movs	r3, #0
 800fe28:	e015      	b.n	800fe56 <LoRaMacIsBusy+0x3e>
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 800fe2a:	4b0e      	ldr	r3, [pc, #56]	@ (800fe64 <LoRaMacIsBusy+0x4c>)
 800fe2c:	781b      	ldrb	r3, [r3, #0]
 800fe2e:	f003 0301 	and.w	r3, r3, #1
 800fe32:	b2db      	uxtb	r3, r3
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d001      	beq.n	800fe3c <LoRaMacIsBusy+0x24>
    {
        return true;
 800fe38:	2301      	movs	r3, #1
 800fe3a:	e00c      	b.n	800fe56 <LoRaMacIsBusy+0x3e>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800fe3c:	4b08      	ldr	r3, [pc, #32]	@ (800fe60 <LoRaMacIsBusy+0x48>)
 800fe3e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d106      	bne.n	800fe54 <LoRaMacIsBusy+0x3c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800fe46:	4b06      	ldr	r3, [pc, #24]	@ (800fe60 <LoRaMacIsBusy+0x48>)
 800fe48:	f893 3492 	ldrb.w	r3, [r3, #1170]	@ 0x492
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800fe4c:	2b01      	cmp	r3, #1
 800fe4e:	d101      	bne.n	800fe54 <LoRaMacIsBusy+0x3c>
    {
        return false;
 800fe50:	2300      	movs	r3, #0
 800fe52:	e000      	b.n	800fe56 <LoRaMacIsBusy+0x3e>
    }
    return true;
 800fe54:	2301      	movs	r3, #1
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	46bd      	mov	sp, r7
 800fe5a:	bc80      	pop	{r7}
 800fe5c:	4770      	bx	lr
 800fe5e:	bf00      	nop
 800fe60:	20000be4 	.word	0x20000be4
 800fe64:	20001d40 	.word	0x20001d40

0800fe68 <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 800fe68:	b480      	push	{r7}
 800fe6a:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800fe6c:	4b05      	ldr	r3, [pc, #20]	@ (800fe84 <LoRaMacIsStopped+0x1c>)
 800fe6e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fe72:	2b01      	cmp	r3, #1
 800fe74:	d101      	bne.n	800fe7a <LoRaMacIsStopped+0x12>
    {
        return true;
 800fe76:	2301      	movs	r3, #1
 800fe78:	e000      	b.n	800fe7c <LoRaMacIsStopped+0x14>
    }
    return false;
 800fe7a:	2300      	movs	r3, #0
}
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	46bd      	mov	sp, r7
 800fe80:	bc80      	pop	{r7}
 800fe82:	4770      	bx	lr
 800fe84:	20000be4 	.word	0x20000be4

0800fe88 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800fe88:	b480      	push	{r7}
 800fe8a:	b083      	sub	sp, #12
 800fe8c:	af00      	add	r7, sp, #0
 800fe8e:	4603      	mov	r3, r0
 800fe90:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800fe92:	4a04      	ldr	r2, [pc, #16]	@ (800fea4 <LoRaMacEnableRequests+0x1c>)
 800fe94:	79fb      	ldrb	r3, [r7, #7]
 800fe96:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
}
 800fe9a:	bf00      	nop
 800fe9c:	370c      	adds	r7, #12
 800fe9e:	46bd      	mov	sp, r7
 800fea0:	bc80      	pop	{r7}
 800fea2:	4770      	bx	lr
 800fea4:	20000be4 	.word	0x20000be4

0800fea8 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800fea8:	b580      	push	{r7, lr}
 800feaa:	b082      	sub	sp, #8
 800feac:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800feae:	4b2c      	ldr	r3, [pc, #176]	@ (800ff60 <LoRaMacHandleRequestEvents+0xb8>)
 800feb0:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800feb4:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800feb6:	4b2a      	ldr	r3, [pc, #168]	@ (800ff60 <LoRaMacHandleRequestEvents+0xb8>)
 800feb8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800febc:	2b00      	cmp	r3, #0
 800febe:	d14a      	bne.n	800ff56 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800fec0:	4b27      	ldr	r3, [pc, #156]	@ (800ff60 <LoRaMacHandleRequestEvents+0xb8>)
 800fec2:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fec6:	f003 0301 	and.w	r3, r3, #1
 800feca:	b2db      	uxtb	r3, r3
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d006      	beq.n	800fede <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800fed0:	4a23      	ldr	r2, [pc, #140]	@ (800ff60 <LoRaMacHandleRequestEvents+0xb8>)
 800fed2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fed6:	f36f 0300 	bfc	r3, #0, #1
 800feda:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800fede:	4b20      	ldr	r3, [pc, #128]	@ (800ff60 <LoRaMacHandleRequestEvents+0xb8>)
 800fee0:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fee4:	f003 0304 	and.w	r3, r3, #4
 800fee8:	b2db      	uxtb	r3, r3
 800feea:	2b00      	cmp	r3, #0
 800feec:	d006      	beq.n	800fefc <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800feee:	4a1c      	ldr	r2, [pc, #112]	@ (800ff60 <LoRaMacHandleRequestEvents+0xb8>)
 800fef0:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fef4:	f36f 0382 	bfc	r3, #2, #1
 800fef8:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800fefc:	2001      	movs	r0, #1
 800fefe:	f7ff ffc3 	bl	800fe88 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800ff02:	793b      	ldrb	r3, [r7, #4]
 800ff04:	f003 0301 	and.w	r3, r3, #1
 800ff08:	b2db      	uxtb	r3, r3
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d005      	beq.n	800ff1a <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800ff0e:	4b14      	ldr	r3, [pc, #80]	@ (800ff60 <LoRaMacHandleRequestEvents+0xb8>)
 800ff10:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	4813      	ldr	r0, [pc, #76]	@ (800ff64 <LoRaMacHandleRequestEvents+0xbc>)
 800ff18:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800ff1a:	793b      	ldrb	r3, [r7, #4]
 800ff1c:	f003 0304 	and.w	r3, r3, #4
 800ff20:	b2db      	uxtb	r3, r3
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d00e      	beq.n	800ff44 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800ff26:	4810      	ldr	r0, [pc, #64]	@ (800ff68 <LoRaMacHandleRequestEvents+0xc0>)
 800ff28:	f004 fda8 	bl	8014a7c <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800ff2c:	f004 fdf8 	bl	8014b20 <LoRaMacConfirmQueueGetCnt>
 800ff30:	4603      	mov	r3, r0
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d006      	beq.n	800ff44 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800ff36:	4a0a      	ldr	r2, [pc, #40]	@ (800ff60 <LoRaMacHandleRequestEvents+0xb8>)
 800ff38:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ff3c:	f043 0304 	orr.w	r3, r3, #4
 800ff40:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800ff44:	f004 f8a2 	bl	801408c <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800ff48:	4a05      	ldr	r2, [pc, #20]	@ (800ff60 <LoRaMacHandleRequestEvents+0xb8>)
 800ff4a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ff4e:	f36f 1304 	bfc	r3, #4, #1
 800ff52:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 800ff56:	bf00      	nop
 800ff58:	3708      	adds	r7, #8
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	bd80      	pop	{r7, pc}
 800ff5e:	bf00      	nop
 800ff60:	20000be4 	.word	0x20000be4
 800ff64:	20001024 	.word	0x20001024
 800ff68:	20001038 	.word	0x20001038

0800ff6c <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800ff70:	4b16      	ldr	r3, [pc, #88]	@ (800ffcc <LoRaMacHandleIndicationEvents+0x60>)
 800ff72:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800ff76:	f003 0308 	and.w	r3, r3, #8
 800ff7a:	b2db      	uxtb	r3, r3
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d00d      	beq.n	800ff9c <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800ff80:	4a12      	ldr	r2, [pc, #72]	@ (800ffcc <LoRaMacHandleIndicationEvents+0x60>)
 800ff82:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ff86:	f36f 03c3 	bfc	r3, #3, #1
 800ff8a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800ff8e:	4b0f      	ldr	r3, [pc, #60]	@ (800ffcc <LoRaMacHandleIndicationEvents+0x60>)
 800ff90:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800ff94:	68db      	ldr	r3, [r3, #12]
 800ff96:	490e      	ldr	r1, [pc, #56]	@ (800ffd0 <LoRaMacHandleIndicationEvents+0x64>)
 800ff98:	480e      	ldr	r0, [pc, #56]	@ (800ffd4 <LoRaMacHandleIndicationEvents+0x68>)
 800ff9a:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ff9c:	4b0b      	ldr	r3, [pc, #44]	@ (800ffcc <LoRaMacHandleIndicationEvents+0x60>)
 800ff9e:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800ffa2:	f003 0302 	and.w	r3, r3, #2
 800ffa6:	b2db      	uxtb	r3, r3
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d00d      	beq.n	800ffc8 <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800ffac:	4a07      	ldr	r2, [pc, #28]	@ (800ffcc <LoRaMacHandleIndicationEvents+0x60>)
 800ffae:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800ffb2:	f36f 0341 	bfc	r3, #1, #1
 800ffb6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800ffba:	4b04      	ldr	r3, [pc, #16]	@ (800ffcc <LoRaMacHandleIndicationEvents+0x60>)
 800ffbc:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800ffc0:	685b      	ldr	r3, [r3, #4]
 800ffc2:	4903      	ldr	r1, [pc, #12]	@ (800ffd0 <LoRaMacHandleIndicationEvents+0x64>)
 800ffc4:	4804      	ldr	r0, [pc, #16]	@ (800ffd8 <LoRaMacHandleIndicationEvents+0x6c>)
 800ffc6:	4798      	blx	r3
    }
}
 800ffc8:	bf00      	nop
 800ffca:	bd80      	pop	{r7, pc}
 800ffcc:	20000be4 	.word	0x20000be4
 800ffd0:	20001070 	.word	0x20001070
 800ffd4:	2000104c 	.word	0x2000104c
 800ffd8:	20001004 	.word	0x20001004

0800ffdc <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	b082      	sub	sp, #8
 800ffe0:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800ffe2:	4b2a      	ldr	r3, [pc, #168]	@ (801008c <LoRaMacHandleMcpsRequest+0xb0>)
 800ffe4:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800ffe8:	f003 0301 	and.w	r3, r3, #1
 800ffec:	b2db      	uxtb	r3, r3
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d048      	beq.n	8010084 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 800fff2:	2300      	movs	r3, #0
 800fff4:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800fff6:	2300      	movs	r3, #0
 800fff8:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800fffa:	4b24      	ldr	r3, [pc, #144]	@ (801008c <LoRaMacHandleMcpsRequest+0xb0>)
 800fffc:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 8010000:	2b00      	cmp	r3, #0
 8010002:	d004      	beq.n	801000e <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8010004:	4b21      	ldr	r3, [pc, #132]	@ (801008c <LoRaMacHandleMcpsRequest+0xb0>)
 8010006:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 801000a:	2b03      	cmp	r3, #3
 801000c:	d104      	bne.n	8010018 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 801000e:	f002 f959 	bl	80122c4 <CheckRetransUnconfirmedUplink>
 8010012:	4603      	mov	r3, r0
 8010014:	71fb      	strb	r3, [r7, #7]
 8010016:	e010      	b.n	801003a <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 8010018:	4b1c      	ldr	r3, [pc, #112]	@ (801008c <LoRaMacHandleMcpsRequest+0xb0>)
 801001a:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 801001e:	2b01      	cmp	r3, #1
 8010020:	d10b      	bne.n	801003a <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.RetransmitTimeoutRetry == true )
 8010022:	4b1a      	ldr	r3, [pc, #104]	@ (801008c <LoRaMacHandleMcpsRequest+0xb0>)
 8010024:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 8010028:	2b00      	cmp	r3, #0
 801002a:	d004      	beq.n	8010036 <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 801002c:	f002 f976 	bl	801231c <CheckRetransConfirmedUplink>
 8010030:	4603      	mov	r3, r0
 8010032:	71fb      	strb	r3, [r7, #7]
 8010034:	e001      	b.n	801003a <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 8010036:	2301      	movs	r3, #1
 8010038:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 801003a:	79fb      	ldrb	r3, [r7, #7]
 801003c:	2b00      	cmp	r3, #0
 801003e:	d00d      	beq.n	801005c <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8010040:	4813      	ldr	r0, [pc, #76]	@ (8010090 <LoRaMacHandleMcpsRequest+0xb4>)
 8010042:	f00f f8f1 	bl	801f228 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8010046:	4b11      	ldr	r3, [pc, #68]	@ (801008c <LoRaMacHandleMcpsRequest+0xb0>)
 8010048:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801004c:	f023 0320 	bic.w	r3, r3, #32
 8010050:	4a0e      	ldr	r2, [pc, #56]	@ (801008c <LoRaMacHandleMcpsRequest+0xb0>)
 8010052:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 8010056:	f002 f99b 	bl	8012390 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 801005a:	e013      	b.n	8010084 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 801005c:	79bb      	ldrb	r3, [r7, #6]
 801005e:	f083 0301 	eor.w	r3, r3, #1
 8010062:	b2db      	uxtb	r3, r3
 8010064:	2b00      	cmp	r3, #0
 8010066:	d00d      	beq.n	8010084 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 8010068:	4a08      	ldr	r2, [pc, #32]	@ (801008c <LoRaMacHandleMcpsRequest+0xb0>)
 801006a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801006e:	f36f 1304 	bfc	r3, #4, #1
 8010072:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            MacCtx.RetransmitTimeoutRetry = false;
 8010076:	4b05      	ldr	r3, [pc, #20]	@ (801008c <LoRaMacHandleMcpsRequest+0xb0>)
 8010078:	2200      	movs	r2, #0
 801007a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            OnTxDelayedTimerEvent( NULL );
 801007e:	2000      	movs	r0, #0
 8010080:	f000 f9c8 	bl	8010414 <OnTxDelayedTimerEvent>
}
 8010084:	bf00      	nop
 8010086:	3708      	adds	r7, #8
 8010088:	46bd      	mov	sp, r7
 801008a:	bd80      	pop	{r7, pc}
 801008c:	20000be4 	.word	0x20000be4
 8010090:	20000f4c 	.word	0x20000f4c

08010094 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8010094:	b580      	push	{r7, lr}
 8010096:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010098:	4b18      	ldr	r3, [pc, #96]	@ (80100fc <LoRaMacHandleMlmeRequest+0x68>)
 801009a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801009e:	f003 0304 	and.w	r3, r3, #4
 80100a2:	b2db      	uxtb	r3, r3
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d026      	beq.n	80100f6 <LoRaMacHandleMlmeRequest+0x62>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80100a8:	2001      	movs	r0, #1
 80100aa:	f004 fccd 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 80100ae:	4603      	mov	r3, r0
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d012      	beq.n	80100da <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 80100b4:	2001      	movs	r0, #1
 80100b6:	f004 fc69 	bl	801498c <LoRaMacConfirmQueueGetStatus>
 80100ba:	4603      	mov	r3, r0
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d103      	bne.n	80100c8 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 80100c0:	4b0e      	ldr	r3, [pc, #56]	@ (80100fc <LoRaMacHandleMlmeRequest+0x68>)
 80100c2:	2200      	movs	r2, #0
 80100c4:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80100c8:	4b0c      	ldr	r3, [pc, #48]	@ (80100fc <LoRaMacHandleMlmeRequest+0x68>)
 80100ca:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80100ce:	f023 0302 	bic.w	r3, r3, #2
 80100d2:	4a0a      	ldr	r2, [pc, #40]	@ (80100fc <LoRaMacHandleMlmeRequest+0x68>)
 80100d4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 80100d8:	e00d      	b.n	80100f6 <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 80100da:	2006      	movs	r0, #6
 80100dc:	f004 fcb4 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 80100e0:	4603      	mov	r3, r0
 80100e2:	2b00      	cmp	r3, #0
 80100e4:	d007      	beq.n	80100f6 <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80100e6:	4b05      	ldr	r3, [pc, #20]	@ (80100fc <LoRaMacHandleMlmeRequest+0x68>)
 80100e8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80100ec:	f023 0302 	bic.w	r3, r3, #2
 80100f0:	4a02      	ldr	r2, [pc, #8]	@ (80100fc <LoRaMacHandleMlmeRequest+0x68>)
 80100f2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 80100f6:	bf00      	nop
 80100f8:	bd80      	pop	{r7, pc}
 80100fa:	bf00      	nop
 80100fc:	20000be4 	.word	0x20000be4

08010100 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8010100:	b580      	push	{r7, lr}
 8010102:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8010104:	200b      	movs	r0, #11
 8010106:	f004 fc9f 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 801010a:	4603      	mov	r3, r0
 801010c:	2b00      	cmp	r3, #0
 801010e:	d019      	beq.n	8010144 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8010110:	4b0e      	ldr	r3, [pc, #56]	@ (801014c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010112:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010116:	f003 0301 	and.w	r3, r3, #1
 801011a:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 801011c:	2b00      	cmp	r3, #0
 801011e:	d111      	bne.n	8010144 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010120:	4b0a      	ldr	r3, [pc, #40]	@ (801014c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010122:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010126:	f003 0304 	and.w	r3, r3, #4
 801012a:	b2db      	uxtb	r3, r3
 801012c:	2b00      	cmp	r3, #0
 801012e:	d009      	beq.n	8010144 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010130:	4b06      	ldr	r3, [pc, #24]	@ (801014c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010132:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010136:	f023 0302 	bic.w	r3, r3, #2
 801013a:	4a04      	ldr	r2, [pc, #16]	@ (801014c <LoRaMacCheckForBeaconAcquisition+0x4c>)
 801013c:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 8010140:	2301      	movs	r3, #1
 8010142:	e000      	b.n	8010146 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8010144:	2300      	movs	r3, #0
}
 8010146:	4618      	mov	r0, r3
 8010148:	bd80      	pop	{r7, pc}
 801014a:	bf00      	nop
 801014c:	20000be4 	.word	0x20000be4

08010150 <CheckForMinimumAbpDatarate>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 8010150:	b480      	push	{r7}
 8010152:	b083      	sub	sp, #12
 8010154:	af00      	add	r7, sp, #0
 8010156:	4603      	mov	r3, r0
 8010158:	71fb      	strb	r3, [r7, #7]
 801015a:	460b      	mov	r3, r1
 801015c:	71bb      	strb	r3, [r7, #6]
 801015e:	4613      	mov	r3, r2
 8010160:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 8010162:	79fb      	ldrb	r3, [r7, #7]
 8010164:	2b00      	cmp	r3, #0
 8010166:	d00a      	beq.n	801017e <CheckForMinimumAbpDatarate+0x2e>
 8010168:	79bb      	ldrb	r3, [r7, #6]
 801016a:	2b01      	cmp	r3, #1
 801016c:	d107      	bne.n	801017e <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 801016e:	797b      	ldrb	r3, [r7, #5]
 8010170:	f083 0301 	eor.w	r3, r3, #1
 8010174:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 8010176:	2b00      	cmp	r3, #0
 8010178:	d001      	beq.n	801017e <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 801017a:	2301      	movs	r3, #1
 801017c:	e000      	b.n	8010180 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 801017e:	2300      	movs	r3, #0
}
 8010180:	4618      	mov	r0, r3
 8010182:	370c      	adds	r7, #12
 8010184:	46bd      	mov	sp, r7
 8010186:	bc80      	pop	{r7}
 8010188:	4770      	bx	lr
	...

0801018c <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 801018c:	b480      	push	{r7}
 801018e:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8010190:	4b0d      	ldr	r3, [pc, #52]	@ (80101c8 <LoRaMacCheckForRxAbort+0x3c>)
 8010192:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801019a:	2b00      	cmp	r3, #0
 801019c:	d00f      	beq.n	80101be <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 801019e:	4b0a      	ldr	r3, [pc, #40]	@ (80101c8 <LoRaMacCheckForRxAbort+0x3c>)
 80101a0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80101a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80101a8:	4a07      	ldr	r2, [pc, #28]	@ (80101c8 <LoRaMacCheckForRxAbort+0x3c>)
 80101aa:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80101ae:	4b06      	ldr	r3, [pc, #24]	@ (80101c8 <LoRaMacCheckForRxAbort+0x3c>)
 80101b0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80101b4:	f023 0302 	bic.w	r3, r3, #2
 80101b8:	4a03      	ldr	r2, [pc, #12]	@ (80101c8 <LoRaMacCheckForRxAbort+0x3c>)
 80101ba:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 80101be:	bf00      	nop
 80101c0:	46bd      	mov	sp, r7
 80101c2:	bc80      	pop	{r7}
 80101c4:	4770      	bx	lr
 80101c6:	bf00      	nop
 80101c8:	20000be4 	.word	0x20000be4

080101cc <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 80101cc:	b580      	push	{r7, lr}
 80101ce:	b084      	sub	sp, #16
 80101d0:	af00      	add	r7, sp, #0
 80101d2:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 80101d4:	2300      	movs	r3, #0
 80101d6:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 80101d8:	2300      	movs	r3, #0
 80101da:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 80101dc:	4b51      	ldr	r3, [pc, #324]	@ (8010324 <LoRaMacHandleNvm+0x158>)
 80101de:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	f040 8099 	bne.w	801031a <LoRaMacHandleNvm+0x14e>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	2124      	movs	r1, #36	@ 0x24
 80101ec:	4618      	mov	r0, r3
 80101ee:	f00a ff23 	bl	801b038 <Crc32>
 80101f2:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101f8:	68ba      	ldr	r2, [r7, #8]
 80101fa:	429a      	cmp	r2, r3
 80101fc:	d006      	beq.n	801020c <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	68ba      	ldr	r2, [r7, #8]
 8010202:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 8010204:	89fb      	ldrh	r3, [r7, #14]
 8010206:	f043 0301 	orr.w	r3, r3, #1
 801020a:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	3328      	adds	r3, #40	@ 0x28
 8010210:	211c      	movs	r1, #28
 8010212:	4618      	mov	r0, r3
 8010214:	f00a ff10 	bl	801b038 <Crc32>
 8010218:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801021e:	68ba      	ldr	r2, [r7, #8]
 8010220:	429a      	cmp	r2, r3
 8010222:	d006      	beq.n	8010232 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	68ba      	ldr	r2, [r7, #8]
 8010228:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 801022a:	89fb      	ldrh	r3, [r7, #14]
 801022c:	f043 0302 	orr.w	r3, r3, #2
 8010230:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	3348      	adds	r3, #72	@ 0x48
 8010236:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801023a:	4618      	mov	r0, r3
 801023c:	f00a fefc 	bl	801b038 <Crc32>
 8010240:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8010248:	68ba      	ldr	r2, [r7, #8]
 801024a:	429a      	cmp	r2, r3
 801024c:	d007      	beq.n	801025e <LoRaMacHandleNvm+0x92>
    {
        nvmData->MacGroup2.Crc32 = crc;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	68ba      	ldr	r2, [r7, #8]
 8010252:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 8010256:	89fb      	ldrh	r3, [r7, #14]
 8010258:	f043 0304 	orr.w	r3, r3, #4
 801025c:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 8010264:	21d4      	movs	r1, #212	@ 0xd4
 8010266:	4618      	mov	r0, r3
 8010268:	f00a fee6 	bl	801b038 <Crc32>
 801026c:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8010274:	68ba      	ldr	r2, [r7, #8]
 8010276:	429a      	cmp	r2, r3
 8010278:	d007      	beq.n	801028a <LoRaMacHandleNvm+0xbe>
    {
        nvmData->SecureElement.Crc32 = crc;
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	68ba      	ldr	r2, [r7, #8]
 801027e:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 8010282:	89fb      	ldrh	r3, [r7, #14]
 8010284:	f043 0308 	orr.w	r3, r3, #8
 8010288:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8010290:	2110      	movs	r1, #16
 8010292:	4618      	mov	r0, r3
 8010294:	f00a fed0 	bl	801b038 <Crc32>
 8010298:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 80102a0:	68ba      	ldr	r2, [r7, #8]
 80102a2:	429a      	cmp	r2, r3
 80102a4:	d007      	beq.n	80102b6 <LoRaMacHandleNvm+0xea>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	68ba      	ldr	r2, [r7, #8]
 80102aa:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 80102ae:	89fb      	ldrh	r3, [r7, #14]
 80102b0:	f043 0310 	orr.w	r3, r3, #16
 80102b4:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 80102bc:	f44f 715e 	mov.w	r1, #888	@ 0x378
 80102c0:	4618      	mov	r0, r3
 80102c2:	f00a feb9 	bl	801b038 <Crc32>
 80102c6:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 80102ce:	68ba      	ldr	r2, [r7, #8]
 80102d0:	429a      	cmp	r2, r3
 80102d2:	d007      	beq.n	80102e4 <LoRaMacHandleNvm+0x118>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	68ba      	ldr	r2, [r7, #8]
 80102d8:	f8c3 25b0 	str.w	r2, [r3, #1456]	@ 0x5b0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 80102dc:	89fb      	ldrh	r3, [r7, #14]
 80102de:	f043 0320 	orr.w	r3, r3, #32
 80102e2:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 80102ea:	2114      	movs	r1, #20
 80102ec:	4618      	mov	r0, r3
 80102ee:	f00a fea3 	bl	801b038 <Crc32>
 80102f2:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 80102fa:	68ba      	ldr	r2, [r7, #8]
 80102fc:	429a      	cmp	r2, r3
 80102fe:	d007      	beq.n	8010310 <LoRaMacHandleNvm+0x144>
    {
        nvmData->ClassB.Crc32 = crc;
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	68ba      	ldr	r2, [r7, #8]
 8010304:	f8c3 25c8 	str.w	r2, [r3, #1480]	@ 0x5c8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 8010308:	89fb      	ldrh	r3, [r7, #14]
 801030a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801030e:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 8010310:	89fb      	ldrh	r3, [r7, #14]
 8010312:	4618      	mov	r0, r3
 8010314:	f002 f88e 	bl	8012434 <CallNvmDataChangeCallback>
 8010318:	e000      	b.n	801031c <LoRaMacHandleNvm+0x150>
        return;
 801031a:	bf00      	nop
}
 801031c:	3710      	adds	r7, #16
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}
 8010322:	bf00      	nop
 8010324:	20000be4 	.word	0x20000be4

08010328 <LoRaMacHandleResponseTimeout>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 8010328:	b580      	push	{r7, lr}
 801032a:	b084      	sub	sp, #16
 801032c:	af00      	add	r7, sp, #0
 801032e:	6078      	str	r0, [r7, #4]
 8010330:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 8010332:	683b      	ldr	r3, [r7, #0]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d00d      	beq.n	8010354 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 8010338:	6838      	ldr	r0, [r7, #0]
 801033a:	f00f f8a1 	bl	801f480 <UTIL_TIMER_GetElapsedTime>
 801033e:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 8010340:	68fa      	ldr	r2, [r7, #12]
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	429a      	cmp	r2, r3
 8010346:	d905      	bls.n	8010354 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 8010348:	4b05      	ldr	r3, [pc, #20]	@ (8010360 <LoRaMacHandleResponseTimeout+0x38>)
 801034a:	2200      	movs	r2, #0
 801034c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 8010350:	2301      	movs	r3, #1
 8010352:	e000      	b.n	8010356 <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 8010354:	2300      	movs	r3, #0
}
 8010356:	4618      	mov	r0, r3
 8010358:	3710      	adds	r7, #16
 801035a:	46bd      	mov	sp, r7
 801035c:	bd80      	pop	{r7, pc}
 801035e:	bf00      	nop
 8010360:	20001118 	.word	0x20001118

08010364 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 8010364:	b580      	push	{r7, lr}
 8010366:	b082      	sub	sp, #8
 8010368:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 801036a:	2300      	movs	r3, #0
 801036c:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 801036e:	f7ff fd0b 	bl	800fd88 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 8010372:	f003 fefa 	bl	801416a <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 8010376:	4b25      	ldr	r3, [pc, #148]	@ (801040c <LoRaMacProcess+0xa8>)
 8010378:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801037c:	f003 0310 	and.w	r3, r3, #16
 8010380:	b2db      	uxtb	r3, r3
 8010382:	2b00      	cmp	r3, #0
 8010384:	d023      	beq.n	80103ce <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 8010386:	2000      	movs	r0, #0
 8010388:	f7ff fd7e 	bl	800fe88 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 801038c:	f7ff fefe 	bl	801018c <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 8010390:	f002 f86e 	bl	8012470 <IsRequestPending>
 8010394:	4603      	mov	r3, r0
 8010396:	2b00      	cmp	r3, #0
 8010398:	d006      	beq.n	80103a8 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 801039a:	f7ff feb1 	bl	8010100 <LoRaMacCheckForBeaconAcquisition>
 801039e:	4603      	mov	r3, r0
 80103a0:	461a      	mov	r2, r3
 80103a2:	79fb      	ldrb	r3, [r7, #7]
 80103a4:	4313      	orrs	r3, r2
 80103a6:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 80103a8:	79fb      	ldrb	r3, [r7, #7]
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d103      	bne.n	80103b6 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 80103ae:	f7ff fe71 	bl	8010094 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 80103b2:	f7ff fe13 	bl	800ffdc <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 80103b6:	f7ff fd77 	bl	800fea8 <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80103ba:	2001      	movs	r0, #1
 80103bc:	f7ff fd64 	bl	800fe88 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80103c0:	4a12      	ldr	r2, [pc, #72]	@ (801040c <LoRaMacProcess+0xa8>)
 80103c2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80103c6:	f043 0320 	orr.w	r3, r3, #32
 80103ca:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
    LoRaMacHandleIndicationEvents( );
 80103ce:	f7ff fdcd 	bl	800ff6c <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 80103d2:	4b0e      	ldr	r3, [pc, #56]	@ (801040c <LoRaMacProcess+0xa8>)
 80103d4:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 80103d8:	2b02      	cmp	r3, #2
 80103da:	d101      	bne.n	80103e0 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 80103dc:	f001 fc32 	bl	8011c44 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 80103e0:	4b0a      	ldr	r3, [pc, #40]	@ (801040c <LoRaMacProcess+0xa8>)
 80103e2:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80103e6:	f003 0320 	and.w	r3, r3, #32
 80103ea:	b2db      	uxtb	r3, r3
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d009      	beq.n	8010404 <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 80103f0:	4a06      	ldr	r2, [pc, #24]	@ (801040c <LoRaMacProcess+0xa8>)
 80103f2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80103f6:	f36f 1345 	bfc	r3, #5, #1
 80103fa:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        LoRaMacHandleNvm( &Nvm );
 80103fe:	4804      	ldr	r0, [pc, #16]	@ (8010410 <LoRaMacProcess+0xac>)
 8010400:	f7ff fee4 	bl	80101cc <LoRaMacHandleNvm>
    }
}
 8010404:	bf00      	nop
 8010406:	3708      	adds	r7, #8
 8010408:	46bd      	mov	sp, r7
 801040a:	bd80      	pop	{r7, pc}
 801040c:	20000be4 	.word	0x20000be4
 8010410:	20001118 	.word	0x20001118

08010414 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8010414:	b580      	push	{r7, lr}
 8010416:	b082      	sub	sp, #8
 8010418:	af00      	add	r7, sp, #0
 801041a:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 801041c:	481e      	ldr	r0, [pc, #120]	@ (8010498 <OnTxDelayedTimerEvent+0x84>)
 801041e:	f00e ff03 	bl	801f228 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8010422:	4b1e      	ldr	r3, [pc, #120]	@ (801049c <OnTxDelayedTimerEvent+0x88>)
 8010424:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010428:	f023 0320 	bic.w	r3, r3, #32
 801042c:	4a1b      	ldr	r2, [pc, #108]	@ (801049c <OnTxDelayedTimerEvent+0x88>)
 801042e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8010432:	4b1b      	ldr	r3, [pc, #108]	@ (80104a0 <OnTxDelayedTimerEvent+0x8c>)
 8010434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010438:	4a18      	ldr	r2, [pc, #96]	@ (801049c <OnTxDelayedTimerEvent+0x88>)
 801043a:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 801043e:	4611      	mov	r1, r2
 8010440:	4618      	mov	r0, r3
 8010442:	f7ff ff71 	bl	8010328 <LoRaMacHandleResponseTimeout>
 8010446:	4603      	mov	r3, r0
 8010448:	2b00      	cmp	r3, #0
 801044a:	d11e      	bne.n	801048a <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 801044c:	2001      	movs	r0, #1
 801044e:	f001 f943 	bl	80116d8 <ScheduleTx>
 8010452:	4603      	mov	r3, r0
 8010454:	2b00      	cmp	r3, #0
 8010456:	d01a      	beq.n	801048e <OnTxDelayedTimerEvent+0x7a>
 8010458:	2b0b      	cmp	r3, #11
 801045a:	d018      	beq.n	801048e <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801045c:	4b10      	ldr	r3, [pc, #64]	@ (80104a0 <OnTxDelayedTimerEvent+0x8c>)
 801045e:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010462:	b2da      	uxtb	r2, r3
 8010464:	4b0d      	ldr	r3, [pc, #52]	@ (801049c <OnTxDelayedTimerEvent+0x88>)
 8010466:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 801046a:	4b0c      	ldr	r3, [pc, #48]	@ (801049c <OnTxDelayedTimerEvent+0x88>)
 801046c:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8010470:	4b0a      	ldr	r3, [pc, #40]	@ (801049c <OnTxDelayedTimerEvent+0x88>)
 8010472:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8010476:	4b09      	ldr	r3, [pc, #36]	@ (801049c <OnTxDelayedTimerEvent+0x88>)
 8010478:	2209      	movs	r2, #9
 801047a:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 801047e:	2009      	movs	r0, #9
 8010480:	f004 faae 	bl	80149e0 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 8010484:	f001 ff84 	bl	8012390 <StopRetransmission>
            break;
 8010488:	e002      	b.n	8010490 <OnTxDelayedTimerEvent+0x7c>
        return;
 801048a:	bf00      	nop
 801048c:	e000      	b.n	8010490 <OnTxDelayedTimerEvent+0x7c>
            break;
 801048e:	bf00      	nop
        }
    }
}
 8010490:	3708      	adds	r7, #8
 8010492:	46bd      	mov	sp, r7
 8010494:	bd80      	pop	{r7, pc}
 8010496:	bf00      	nop
 8010498:	20000f4c 	.word	0x20000f4c
 801049c:	20000be4 	.word	0x20000be4
 80104a0:	20001118 	.word	0x20001118

080104a4 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 80104a4:	b580      	push	{r7, lr}
 80104a6:	b082      	sub	sp, #8
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 80104ac:	4b17      	ldr	r3, [pc, #92]	@ (801050c <OnRxWindow1TimerEvent+0x68>)
 80104ae:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 80104b2:	4b16      	ldr	r3, [pc, #88]	@ (801050c <OnRxWindow1TimerEvent+0x68>)
 80104b4:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 80104b8:	4b15      	ldr	r3, [pc, #84]	@ (8010510 <OnRxWindow1TimerEvent+0x6c>)
 80104ba:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 80104be:	b25a      	sxtb	r2, r3
 80104c0:	4b12      	ldr	r3, [pc, #72]	@ (801050c <OnRxWindow1TimerEvent+0x68>)
 80104c2:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80104c6:	4b12      	ldr	r3, [pc, #72]	@ (8010510 <OnRxWindow1TimerEvent+0x6c>)
 80104c8:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80104cc:	4b0f      	ldr	r3, [pc, #60]	@ (801050c <OnRxWindow1TimerEvent+0x68>)
 80104ce:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 80104d2:	4b0f      	ldr	r3, [pc, #60]	@ (8010510 <OnRxWindow1TimerEvent+0x6c>)
 80104d4:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80104d8:	4b0c      	ldr	r3, [pc, #48]	@ (801050c <OnRxWindow1TimerEvent+0x68>)
 80104da:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 80104de:	4b0b      	ldr	r3, [pc, #44]	@ (801050c <OnRxWindow1TimerEvent+0x68>)
 80104e0:	2200      	movs	r2, #0
 80104e2:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 80104e6:	4b09      	ldr	r3, [pc, #36]	@ (801050c <OnRxWindow1TimerEvent+0x68>)
 80104e8:	2200      	movs	r2, #0
 80104ea:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80104ee:	4b08      	ldr	r3, [pc, #32]	@ (8010510 <OnRxWindow1TimerEvent+0x6c>)
 80104f0:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80104f4:	4b05      	ldr	r3, [pc, #20]	@ (801050c <OnRxWindow1TimerEvent+0x68>)
 80104f6:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 80104fa:	4906      	ldr	r1, [pc, #24]	@ (8010514 <OnRxWindow1TimerEvent+0x70>)
 80104fc:	4806      	ldr	r0, [pc, #24]	@ (8010518 <OnRxWindow1TimerEvent+0x74>)
 80104fe:	f001 fb6d 	bl	8011bdc <RxWindowSetup>
}
 8010502:	bf00      	nop
 8010504:	3708      	adds	r7, #8
 8010506:	46bd      	mov	sp, r7
 8010508:	bd80      	pop	{r7, pc}
 801050a:	bf00      	nop
 801050c:	20000be4 	.word	0x20000be4
 8010510:	20001118 	.word	0x20001118
 8010514:	20000f9c 	.word	0x20000f9c
 8010518:	20000f64 	.word	0x20000f64

0801051c <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 801051c:	b580      	push	{r7, lr}
 801051e:	b082      	sub	sp, #8
 8010520:	af00      	add	r7, sp, #0
 8010522:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8010524:	4b19      	ldr	r3, [pc, #100]	@ (801058c <OnRxWindow2TimerEvent+0x70>)
 8010526:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 801052a:	2b00      	cmp	r3, #0
 801052c:	d029      	beq.n	8010582 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 801052e:	4b17      	ldr	r3, [pc, #92]	@ (801058c <OnRxWindow2TimerEvent+0x70>)
 8010530:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010534:	4b15      	ldr	r3, [pc, #84]	@ (801058c <OnRxWindow2TimerEvent+0x70>)
 8010536:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 801053a:	4b15      	ldr	r3, [pc, #84]	@ (8010590 <OnRxWindow2TimerEvent+0x74>)
 801053c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801053e:	4a13      	ldr	r2, [pc, #76]	@ (801058c <OnRxWindow2TimerEvent+0x70>)
 8010540:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010544:	4b12      	ldr	r3, [pc, #72]	@ (8010590 <OnRxWindow2TimerEvent+0x74>)
 8010546:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 801054a:	4b10      	ldr	r3, [pc, #64]	@ (801058c <OnRxWindow2TimerEvent+0x70>)
 801054c:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010550:	4b0f      	ldr	r3, [pc, #60]	@ (8010590 <OnRxWindow2TimerEvent+0x74>)
 8010552:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010556:	4b0d      	ldr	r3, [pc, #52]	@ (801058c <OnRxWindow2TimerEvent+0x70>)
 8010558:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 801055c:	4b0b      	ldr	r3, [pc, #44]	@ (801058c <OnRxWindow2TimerEvent+0x70>)
 801055e:	2200      	movs	r2, #0
 8010560:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8010564:	4b09      	ldr	r3, [pc, #36]	@ (801058c <OnRxWindow2TimerEvent+0x70>)
 8010566:	2201      	movs	r2, #1
 8010568:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 801056c:	4b08      	ldr	r3, [pc, #32]	@ (8010590 <OnRxWindow2TimerEvent+0x74>)
 801056e:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8010572:	4b06      	ldr	r3, [pc, #24]	@ (801058c <OnRxWindow2TimerEvent+0x70>)
 8010574:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8010578:	4906      	ldr	r1, [pc, #24]	@ (8010594 <OnRxWindow2TimerEvent+0x78>)
 801057a:	4807      	ldr	r0, [pc, #28]	@ (8010598 <OnRxWindow2TimerEvent+0x7c>)
 801057c:	f001 fb2e 	bl	8011bdc <RxWindowSetup>
 8010580:	e000      	b.n	8010584 <OnRxWindow2TimerEvent+0x68>
        return;
 8010582:	bf00      	nop
}
 8010584:	3708      	adds	r7, #8
 8010586:	46bd      	mov	sp, r7
 8010588:	bd80      	pop	{r7, pc}
 801058a:	bf00      	nop
 801058c:	20000be4 	.word	0x20000be4
 8010590:	20001118 	.word	0x20001118
 8010594:	20000fb4 	.word	0x20000fb4
 8010598:	20000f7c 	.word	0x20000f7c

0801059c <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b082      	sub	sp, #8
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 80105a4:	4808      	ldr	r0, [pc, #32]	@ (80105c8 <OnRetransmitTimeoutTimerEvent+0x2c>)
 80105a6:	f00e fe3f 	bl	801f228 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 80105aa:	4b08      	ldr	r3, [pc, #32]	@ (80105cc <OnRetransmitTimeoutTimerEvent+0x30>)
 80105ac:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d003      	beq.n	80105bc <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 80105b4:	4b05      	ldr	r3, [pc, #20]	@ (80105cc <OnRetransmitTimeoutTimerEvent+0x30>)
 80105b6:	2201      	movs	r2, #1
 80105b8:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    }
    OnMacProcessNotify( );
 80105bc:	f001 ff24 	bl	8012408 <OnMacProcessNotify>
}
 80105c0:	bf00      	nop
 80105c2:	3708      	adds	r7, #8
 80105c4:	46bd      	mov	sp, r7
 80105c6:	bd80      	pop	{r7, pc}
 80105c8:	20000fe4 	.word	0x20000fe4
 80105cc:	20000be4 	.word	0x20000be4

080105d0 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 80105d0:	b580      	push	{r7, lr}
 80105d2:	b084      	sub	sp, #16
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	60ba      	str	r2, [r7, #8]
 80105d8:	607b      	str	r3, [r7, #4]
 80105da:	4603      	mov	r3, r0
 80105dc:	73fb      	strb	r3, [r7, #15]
 80105de:	460b      	mov	r3, r1
 80105e0:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 80105e2:	68bb      	ldr	r3, [r7, #8]
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d005      	beq.n	80105f4 <GetFCntDown+0x24>
 80105e8:	69bb      	ldr	r3, [r7, #24]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d002      	beq.n	80105f4 <GetFCntDown+0x24>
 80105ee:	69fb      	ldr	r3, [r7, #28]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d101      	bne.n	80105f8 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80105f4:	2309      	movs	r3, #9
 80105f6:	e028      	b.n	801064a <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 80105f8:	7bfb      	ldrb	r3, [r7, #15]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d016      	beq.n	801062c <GetFCntDown+0x5c>
 80105fe:	2b01      	cmp	r3, #1
 8010600:	d118      	bne.n	8010634 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 8010602:	79bb      	ldrb	r3, [r7, #6]
 8010604:	2b01      	cmp	r3, #1
 8010606:	d10d      	bne.n	8010624 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 8010608:	7bbb      	ldrb	r3, [r7, #14]
 801060a:	2b00      	cmp	r3, #0
 801060c:	d002      	beq.n	8010614 <GetFCntDown+0x44>
 801060e:	7bbb      	ldrb	r3, [r7, #14]
 8010610:	2b03      	cmp	r3, #3
 8010612:	d103      	bne.n	801061c <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 8010614:	69bb      	ldr	r3, [r7, #24]
 8010616:	2202      	movs	r2, #2
 8010618:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 801061a:	e00d      	b.n	8010638 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 801061c:	69bb      	ldr	r3, [r7, #24]
 801061e:	2201      	movs	r2, #1
 8010620:	701a      	strb	r2, [r3, #0]
            break;
 8010622:	e009      	b.n	8010638 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 8010624:	69bb      	ldr	r3, [r7, #24]
 8010626:	2203      	movs	r2, #3
 8010628:	701a      	strb	r2, [r3, #0]
            break;
 801062a:	e005      	b.n	8010638 <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 801062c:	69bb      	ldr	r3, [r7, #24]
 801062e:	2204      	movs	r2, #4
 8010630:	701a      	strb	r2, [r3, #0]
            break;
 8010632:	e001      	b.n	8010638 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8010634:	2305      	movs	r3, #5
 8010636:	e008      	b.n	801064a <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 8010638:	69bb      	ldr	r3, [r7, #24]
 801063a:	7818      	ldrb	r0, [r3, #0]
 801063c:	68bb      	ldr	r3, [r7, #8]
 801063e:	89db      	ldrh	r3, [r3, #14]
 8010640:	69fa      	ldr	r2, [r7, #28]
 8010642:	4619      	mov	r1, r3
 8010644:	f004 fe0a 	bl	801525c <LoRaMacCryptoGetFCntDown>
 8010648:	4603      	mov	r3, r0
}
 801064a:	4618      	mov	r0, r3
 801064c:	3710      	adds	r7, #16
 801064e:	46bd      	mov	sp, r7
 8010650:	bd80      	pop	{r7, pc}
	...

08010654 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8010654:	b5b0      	push	{r4, r5, r7, lr}
 8010656:	b084      	sub	sp, #16
 8010658:	af00      	add	r7, sp, #0
 801065a:	4603      	mov	r3, r0
 801065c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801065e:	2303      	movs	r3, #3
 8010660:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 8010662:	4b6e      	ldr	r3, [pc, #440]	@ (801081c <SwitchClass+0x1c8>)
 8010664:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010668:	2b02      	cmp	r3, #2
 801066a:	f000 80bb 	beq.w	80107e4 <SwitchClass+0x190>
 801066e:	2b02      	cmp	r3, #2
 8010670:	f300 80ce 	bgt.w	8010810 <SwitchClass+0x1bc>
 8010674:	2b00      	cmp	r3, #0
 8010676:	d003      	beq.n	8010680 <SwitchClass+0x2c>
 8010678:	2b01      	cmp	r3, #1
 801067a:	f000 80a5 	beq.w	80107c8 <SwitchClass+0x174>
 801067e:	e0c7      	b.n	8010810 <SwitchClass+0x1bc>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8010680:	79fb      	ldrb	r3, [r7, #7]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d109      	bne.n	801069a <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8010686:	4b65      	ldr	r3, [pc, #404]	@ (801081c <SwitchClass+0x1c8>)
 8010688:	4a64      	ldr	r2, [pc, #400]	@ (801081c <SwitchClass+0x1c8>)
 801068a:	3374      	adds	r3, #116	@ 0x74
 801068c:	326c      	adds	r2, #108	@ 0x6c
 801068e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010692:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 8010696:	2300      	movs	r3, #0
 8010698:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 801069a:	79fb      	ldrb	r3, [r7, #7]
 801069c:	2b01      	cmp	r3, #1
 801069e:	d10c      	bne.n	80106ba <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 80106a0:	79fb      	ldrb	r3, [r7, #7]
 80106a2:	4618      	mov	r0, r3
 80106a4:	f003 fcf8 	bl	8014098 <LoRaMacClassBSwitchClass>
 80106a8:	4603      	mov	r3, r0
 80106aa:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 80106ac:	7bfb      	ldrb	r3, [r7, #15]
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d103      	bne.n	80106ba <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 80106b2:	4a5a      	ldr	r2, [pc, #360]	@ (801081c <SwitchClass+0x1c8>)
 80106b4:	79fb      	ldrb	r3, [r7, #7]
 80106b6:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 80106ba:	79fb      	ldrb	r3, [r7, #7]
 80106bc:	2b02      	cmp	r3, #2
 80106be:	f040 80a2 	bne.w	8010806 <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 80106c2:	4a56      	ldr	r2, [pc, #344]	@ (801081c <SwitchClass+0x1c8>)
 80106c4:	79fb      	ldrb	r3, [r7, #7]
 80106c6:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80106ca:	4a55      	ldr	r2, [pc, #340]	@ (8010820 <SwitchClass+0x1cc>)
 80106cc:	4b54      	ldr	r3, [pc, #336]	@ (8010820 <SwitchClass+0x1cc>)
 80106ce:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 80106d2:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 80106d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80106d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80106da:	e895 0003 	ldmia.w	r5, {r0, r1}
 80106de:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80106e2:	4b4f      	ldr	r3, [pc, #316]	@ (8010820 <SwitchClass+0x1cc>)
 80106e4:	2202      	movs	r2, #2
 80106e6:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80106ea:	2300      	movs	r3, #0
 80106ec:	73bb      	strb	r3, [r7, #14]
 80106ee:	e05b      	b.n	80107a8 <SwitchClass+0x154>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 80106f0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80106f4:	4949      	ldr	r1, [pc, #292]	@ (801081c <SwitchClass+0x1c8>)
 80106f6:	4613      	mov	r3, r2
 80106f8:	005b      	lsls	r3, r3, #1
 80106fa:	4413      	add	r3, r2
 80106fc:	011b      	lsls	r3, r3, #4
 80106fe:	440b      	add	r3, r1
 8010700:	33e9      	adds	r3, #233	@ 0xe9
 8010702:	781b      	ldrb	r3, [r3, #0]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d049      	beq.n	801079c <SwitchClass+0x148>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 8010708:	f997 200e 	ldrsb.w	r2, [r7, #14]
 801070c:	4943      	ldr	r1, [pc, #268]	@ (801081c <SwitchClass+0x1c8>)
 801070e:	4613      	mov	r3, r2
 8010710:	005b      	lsls	r3, r3, #1
 8010712:	4413      	add	r3, r2
 8010714:	011b      	lsls	r3, r3, #4
 8010716:	440b      	add	r3, r1
 8010718:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 801071c:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 801071e:	2b02      	cmp	r3, #2
 8010720:	d13c      	bne.n	801079c <SwitchClass+0x148>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 8010722:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010726:	493d      	ldr	r1, [pc, #244]	@ (801081c <SwitchClass+0x1c8>)
 8010728:	4613      	mov	r3, r2
 801072a:	005b      	lsls	r3, r3, #1
 801072c:	4413      	add	r3, r2
 801072e:	011b      	lsls	r3, r3, #4
 8010730:	440b      	add	r3, r1
 8010732:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	4a38      	ldr	r2, [pc, #224]	@ (801081c <SwitchClass+0x1c8>)
 801073a:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 801073c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010740:	4936      	ldr	r1, [pc, #216]	@ (801081c <SwitchClass+0x1c8>)
 8010742:	4613      	mov	r3, r2
 8010744:	005b      	lsls	r3, r3, #1
 8010746:	4413      	add	r3, r2
 8010748:	011b      	lsls	r3, r3, #4
 801074a:	440b      	add	r3, r1
 801074c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8010750:	f993 3000 	ldrsb.w	r3, [r3]
 8010754:	b2da      	uxtb	r2, r3
 8010756:	4b31      	ldr	r3, [pc, #196]	@ (801081c <SwitchClass+0x1c8>)
 8010758:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 801075c:	4b30      	ldr	r3, [pc, #192]	@ (8010820 <SwitchClass+0x1cc>)
 801075e:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010762:	4b2f      	ldr	r3, [pc, #188]	@ (8010820 <SwitchClass+0x1cc>)
 8010764:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8010768:	4b2c      	ldr	r3, [pc, #176]	@ (801081c <SwitchClass+0x1c8>)
 801076a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801076c:	4a2c      	ldr	r2, [pc, #176]	@ (8010820 <SwitchClass+0x1cc>)
 801076e:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010772:	4b2a      	ldr	r3, [pc, #168]	@ (801081c <SwitchClass+0x1c8>)
 8010774:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010778:	4b29      	ldr	r3, [pc, #164]	@ (8010820 <SwitchClass+0x1cc>)
 801077a:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 801077e:	4b27      	ldr	r3, [pc, #156]	@ (801081c <SwitchClass+0x1c8>)
 8010780:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010784:	4b26      	ldr	r3, [pc, #152]	@ (8010820 <SwitchClass+0x1cc>)
 8010786:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 801078a:	4b25      	ldr	r3, [pc, #148]	@ (8010820 <SwitchClass+0x1cc>)
 801078c:	2203      	movs	r2, #3
 801078e:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8010792:	4b23      	ldr	r3, [pc, #140]	@ (8010820 <SwitchClass+0x1cc>)
 8010794:	2201      	movs	r2, #1
 8010796:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 801079a:	e009      	b.n	80107b0 <SwitchClass+0x15c>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801079c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80107a0:	b2db      	uxtb	r3, r3
 80107a2:	3301      	adds	r3, #1
 80107a4:	b2db      	uxtb	r3, r3
 80107a6:	73bb      	strb	r3, [r7, #14]
 80107a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	dd9f      	ble.n	80106f0 <SwitchClass+0x9c>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 80107b0:	4b1b      	ldr	r3, [pc, #108]	@ (8010820 <SwitchClass+0x1cc>)
 80107b2:	2200      	movs	r2, #0
 80107b4:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 80107b8:	4b1a      	ldr	r3, [pc, #104]	@ (8010824 <SwitchClass+0x1d0>)
 80107ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107bc:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 80107be:	f001 fa41 	bl	8011c44 <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 80107c2:	2300      	movs	r3, #0
 80107c4:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80107c6:	e01e      	b.n	8010806 <SwitchClass+0x1b2>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 80107c8:	79fb      	ldrb	r3, [r7, #7]
 80107ca:	4618      	mov	r0, r3
 80107cc:	f003 fc64 	bl	8014098 <LoRaMacClassBSwitchClass>
 80107d0:	4603      	mov	r3, r0
 80107d2:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 80107d4:	7bfb      	ldrb	r3, [r7, #15]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d117      	bne.n	801080a <SwitchClass+0x1b6>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 80107da:	4a10      	ldr	r2, [pc, #64]	@ (801081c <SwitchClass+0x1c8>)
 80107dc:	79fb      	ldrb	r3, [r7, #7]
 80107de:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 80107e2:	e012      	b.n	801080a <SwitchClass+0x1b6>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 80107e4:	79fb      	ldrb	r3, [r7, #7]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d111      	bne.n	801080e <SwitchClass+0x1ba>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 80107ea:	4b0d      	ldr	r3, [pc, #52]	@ (8010820 <SwitchClass+0x1cc>)
 80107ec:	2206      	movs	r2, #6
 80107ee:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490

                Nvm.MacGroup2.DeviceClass = deviceClass;
 80107f2:	4a0a      	ldr	r2, [pc, #40]	@ (801081c <SwitchClass+0x1c8>)
 80107f4:	79fb      	ldrb	r3, [r7, #7]
 80107f6:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 80107fa:	4b0a      	ldr	r3, [pc, #40]	@ (8010824 <SwitchClass+0x1d0>)
 80107fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107fe:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 8010800:	2300      	movs	r3, #0
 8010802:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 8010804:	e003      	b.n	801080e <SwitchClass+0x1ba>
            break;
 8010806:	bf00      	nop
 8010808:	e002      	b.n	8010810 <SwitchClass+0x1bc>
            break;
 801080a:	bf00      	nop
 801080c:	e000      	b.n	8010810 <SwitchClass+0x1bc>
            break;
 801080e:	bf00      	nop
        }
    }

    return status;
 8010810:	7bfb      	ldrb	r3, [r7, #15]
}
 8010812:	4618      	mov	r0, r3
 8010814:	3710      	adds	r7, #16
 8010816:	46bd      	mov	sp, r7
 8010818:	bdb0      	pop	{r4, r5, r7, pc}
 801081a:	bf00      	nop
 801081c:	20001118 	.word	0x20001118
 8010820:	20000be4 	.word	0x20000be4
 8010824:	08023b7c 	.word	0x08023b7c

08010828 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b086      	sub	sp, #24
 801082c:	af00      	add	r7, sp, #0
 801082e:	4603      	mov	r3, r0
 8010830:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010832:	4b10      	ldr	r3, [pc, #64]	@ (8010874 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010834:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010838:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 801083a:	79fb      	ldrb	r3, [r7, #7]
 801083c:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 801083e:	230d      	movs	r3, #13
 8010840:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 8010842:	4b0c      	ldr	r3, [pc, #48]	@ (8010874 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010844:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8010848:	2b00      	cmp	r3, #0
 801084a:	d001      	beq.n	8010850 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 801084c:	230e      	movs	r3, #14
 801084e:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010850:	4b08      	ldr	r3, [pc, #32]	@ (8010874 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010852:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010856:	f107 0210 	add.w	r2, r7, #16
 801085a:	4611      	mov	r1, r2
 801085c:	4618      	mov	r0, r3
 801085e:	f005 fb6d 	bl	8015f3c <RegionGetPhyParam>
 8010862:	4603      	mov	r3, r0
 8010864:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	b2db      	uxtb	r3, r3
}
 801086a:	4618      	mov	r0, r3
 801086c:	3718      	adds	r7, #24
 801086e:	46bd      	mov	sp, r7
 8010870:	bd80      	pop	{r7, pc}
 8010872:	bf00      	nop
 8010874:	20001118 	.word	0x20001118

08010878 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8010878:	b580      	push	{r7, lr}
 801087a:	b084      	sub	sp, #16
 801087c:	af00      	add	r7, sp, #0
 801087e:	4603      	mov	r3, r0
 8010880:	71fb      	strb	r3, [r7, #7]
 8010882:	460b      	mov	r3, r1
 8010884:	71bb      	strb	r3, [r7, #6]
 8010886:	4613      	mov	r3, r2
 8010888:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 801088a:	2300      	movs	r3, #0
 801088c:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 801088e:	2300      	movs	r3, #0
 8010890:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8010892:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010896:	4618      	mov	r0, r3
 8010898:	f7ff ffc6 	bl	8010828 <GetMaxAppPayloadWithoutFOptsLength>
 801089c:	4603      	mov	r3, r0
 801089e:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 80108a0:	79fb      	ldrb	r3, [r7, #7]
 80108a2:	b29a      	uxth	r2, r3
 80108a4:	797b      	ldrb	r3, [r7, #5]
 80108a6:	b29b      	uxth	r3, r3
 80108a8:	4413      	add	r3, r2
 80108aa:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 80108ac:	89ba      	ldrh	r2, [r7, #12]
 80108ae:	89fb      	ldrh	r3, [r7, #14]
 80108b0:	429a      	cmp	r2, r3
 80108b2:	d804      	bhi.n	80108be <ValidatePayloadLength+0x46>
 80108b4:	89bb      	ldrh	r3, [r7, #12]
 80108b6:	2bff      	cmp	r3, #255	@ 0xff
 80108b8:	d801      	bhi.n	80108be <ValidatePayloadLength+0x46>
    {
        return true;
 80108ba:	2301      	movs	r3, #1
 80108bc:	e000      	b.n	80108c0 <ValidatePayloadLength+0x48>
    }
    return false;
 80108be:	2300      	movs	r3, #0
}
 80108c0:	4618      	mov	r0, r3
 80108c2:	3710      	adds	r7, #16
 80108c4:	46bd      	mov	sp, r7
 80108c6:	bd80      	pop	{r7, pc}

080108c8 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 80108c8:	b590      	push	{r4, r7, lr}
 80108ca:	b0a5      	sub	sp, #148	@ 0x94
 80108cc:	af02      	add	r7, sp, #8
 80108ce:	6078      	str	r0, [r7, #4]
 80108d0:	4608      	mov	r0, r1
 80108d2:	4611      	mov	r1, r2
 80108d4:	461a      	mov	r2, r3
 80108d6:	4603      	mov	r3, r0
 80108d8:	70fb      	strb	r3, [r7, #3]
 80108da:	460b      	mov	r3, r1
 80108dc:	70bb      	strb	r3, [r7, #2]
 80108de:	4613      	mov	r3, r2
 80108e0:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 80108e2:	2300      	movs	r3, #0
 80108e4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 80108e8:	2300      	movs	r3, #0
 80108ea:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80108ee:	2300      	movs	r3, #0
 80108f0:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    MacCommand_t* macCmd;
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 80108f4:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	f000 84c3 	beq.w	8011284 <ProcessMacCommands+0x9bc>
 80108fe:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8010902:	2b01      	cmp	r3, #1
 8010904:	f040 84c4 	bne.w	8011290 <ProcessMacCommands+0x9c8>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 8010908:	f000 bcbc 	b.w	8011284 <ProcessMacCommands+0x9bc>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 801090c:	78fb      	ldrb	r3, [r7, #3]
 801090e:	687a      	ldr	r2, [r7, #4]
 8010910:	4413      	add	r3, r2
 8010912:	781b      	ldrb	r3, [r3, #0]
 8010914:	4618      	mov	r0, r3
 8010916:	f003 febf 	bl	8014698 <LoRaMacCommandsGetCmdSize>
 801091a:	4603      	mov	r3, r0
 801091c:	461a      	mov	r2, r3
 801091e:	78fb      	ldrb	r3, [r7, #3]
 8010920:	441a      	add	r2, r3
 8010922:	78bb      	ldrb	r3, [r7, #2]
 8010924:	429a      	cmp	r2, r3
 8010926:	f300 84b5 	bgt.w	8011294 <ProcessMacCommands+0x9cc>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 801092a:	78fb      	ldrb	r3, [r7, #3]
 801092c:	1c5a      	adds	r2, r3, #1
 801092e:	70fa      	strb	r2, [r7, #3]
 8010930:	461a      	mov	r2, r3
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	4413      	add	r3, r2
 8010936:	781b      	ldrb	r3, [r3, #0]
 8010938:	3b02      	subs	r3, #2
 801093a:	2b11      	cmp	r3, #17
 801093c:	f200 84ac 	bhi.w	8011298 <ProcessMacCommands+0x9d0>
 8010940:	a201      	add	r2, pc, #4	@ (adr r2, 8010948 <ProcessMacCommands+0x80>)
 8010942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010946:	bf00      	nop
 8010948:	08010991 	.word	0x08010991
 801094c:	080109d3 	.word	0x080109d3
 8010950:	08010b4f 	.word	0x08010b4f
 8010954:	08010b8d 	.word	0x08010b8d
 8010958:	08010c99 	.word	0x08010c99
 801095c:	08010ce9 	.word	0x08010ce9
 8010960:	08010da5 	.word	0x08010da5
 8010964:	08010dfb 	.word	0x08010dfb
 8010968:	08010ee1 	.word	0x08010ee1
 801096c:	08011299 	.word	0x08011299
 8010970:	08011299 	.word	0x08011299
 8010974:	08010f89 	.word	0x08010f89
 8010978:	08011299 	.word	0x08011299
 801097c:	08011299 	.word	0x08011299
 8010980:	080110a9 	.word	0x080110a9
 8010984:	080110dd 	.word	0x080110dd
 8010988:	0801116d 	.word	0x0801116d
 801098c:	080111e5 	.word	0x080111e5
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8010990:	2005      	movs	r0, #5
 8010992:	f004 f859 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 8010996:	4603      	mov	r3, r0
 8010998:	2b00      	cmp	r3, #0
 801099a:	f000 8466 	beq.w	801126a <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 801099e:	2105      	movs	r1, #5
 80109a0:	2000      	movs	r0, #0
 80109a2:	f003 ffc5 	bl	8014930 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 80109a6:	78fb      	ldrb	r3, [r7, #3]
 80109a8:	1c5a      	adds	r2, r3, #1
 80109aa:	70fa      	strb	r2, [r7, #3]
 80109ac:	461a      	mov	r2, r3
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	4413      	add	r3, r2
 80109b2:	781a      	ldrb	r2, [r3, #0]
 80109b4:	4bb5      	ldr	r3, [pc, #724]	@ (8010c8c <ProcessMacCommands+0x3c4>)
 80109b6:	f883 245c 	strb.w	r2, [r3, #1116]	@ 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 80109ba:	78fb      	ldrb	r3, [r7, #3]
 80109bc:	1c5a      	adds	r2, r3, #1
 80109be:	70fa      	strb	r2, [r7, #3]
 80109c0:	461a      	mov	r2, r3
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	4413      	add	r3, r2
 80109c6:	781a      	ldrb	r2, [r3, #0]
 80109c8:	4bb0      	ldr	r3, [pc, #704]	@ (8010c8c <ProcessMacCommands+0x3c4>)
 80109ca:	f883 245d 	strb.w	r2, [r3, #1117]	@ 0x45d
                }
                break;
 80109ce:	f000 bc4c 	b.w	801126a <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 80109d2:	2300      	movs	r3, #0
 80109d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 80109d8:	2300      	movs	r3, #0
 80109da:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 80109de:	2300      	movs	r3, #0
 80109e0:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 80109e4:	2300      	movs	r3, #0
 80109e6:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( adrBlockFound == false )
 80109ea:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80109ee:	f083 0301 	eor.w	r3, r3, #1
 80109f2:	b2db      	uxtb	r3, r3
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	f000 80a6 	beq.w	8010b46 <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 80109fa:	2301      	movs	r3, #1
 80109fc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 8010a00:	78fb      	ldrb	r3, [r7, #3]
 8010a02:	3b01      	subs	r3, #1
 8010a04:	687a      	ldr	r2, [r7, #4]
 8010a06:	4413      	add	r3, r2
 8010a08:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8010a0a:	4ba1      	ldr	r3, [pc, #644]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010a0c:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8010a10:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010a14:	4b9e      	ldr	r3, [pc, #632]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010a16:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010a1a:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8010a1e:	4b9c      	ldr	r3, [pc, #624]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010a20:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010a24:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010a28:	4b99      	ldr	r3, [pc, #612]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010a2a:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8010a2e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8010a32:	4b97      	ldr	r3, [pc, #604]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010a34:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8010a38:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 8010a3c:	4b94      	ldr	r3, [pc, #592]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010a3e:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 8010a42:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8010a44:	4b92      	ldr	r3, [pc, #584]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010a46:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d008      	beq.n	8010a60 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8010a4e:	78ba      	ldrb	r2, [r7, #2]
 8010a50:	78fb      	ldrb	r3, [r7, #3]
 8010a52:	1ad3      	subs	r3, r2, r3
 8010a54:	b2db      	uxtb	r3, r3
 8010a56:	3301      	adds	r3, #1
 8010a58:	b2db      	uxtb	r3, r3
 8010a5a:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 8010a5e:	e002      	b.n	8010a66 <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 8010a60:	2305      	movs	r3, #5
 8010a62:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 8010a66:	4b8a      	ldr	r3, [pc, #552]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010a68:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010a6c:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 8010a70:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 8010a74:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8010a78:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8010a7c:	9301      	str	r3, [sp, #4]
 8010a7e:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 8010a82:	9300      	str	r3, [sp, #0]
 8010a84:	4623      	mov	r3, r4
 8010a86:	f005 fbbb 	bl	8016200 <RegionLinkAdrReq>
 8010a8a:	4603      	mov	r3, r0
 8010a8c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 8010a90:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010a94:	f003 0307 	and.w	r3, r3, #7
 8010a98:	2b07      	cmp	r3, #7
 8010a9a:	d119      	bne.n	8010ad0 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 8010a9c:	4b7c      	ldr	r3, [pc, #496]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010a9e:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8010aa2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010aa6:	429a      	cmp	r2, r3
 8010aa8:	da03      	bge.n	8010ab2 <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 8010aaa:	4b79      	ldr	r3, [pc, #484]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010aac:	2201      	movs	r2, #1
 8010aae:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8010ab2:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8010ab6:	4b76      	ldr	r3, [pc, #472]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010ab8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 8010abc:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8010ac0:	4b73      	ldr	r3, [pc, #460]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010ac2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 8010ac6:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 8010aca:	4b71      	ldr	r3, [pc, #452]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010acc:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010ad6:	e00b      	b.n	8010af0 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8010ad8:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8010adc:	2201      	movs	r2, #1
 8010ade:	4619      	mov	r1, r3
 8010ae0:	2003      	movs	r0, #3
 8010ae2:	f003 fc79 	bl	80143d8 <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010ae6:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8010aea:	3301      	adds	r3, #1
 8010aec:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010af0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8010af4:	4a67      	ldr	r2, [pc, #412]	@ (8010c94 <ProcessMacCommands+0x3cc>)
 8010af6:	fba2 2303 	umull	r2, r3, r2, r3
 8010afa:	089b      	lsrs	r3, r3, #2
 8010afc:	b2db      	uxtb	r3, r3
 8010afe:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 8010b02:	429a      	cmp	r2, r3
 8010b04:	d3e8      	bcc.n	8010ad8 <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 8010b06:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8010b0a:	78fb      	ldrb	r3, [r7, #3]
 8010b0c:	4413      	add	r3, r2
 8010b0e:	b2db      	uxtb	r3, r3
 8010b10:	3b01      	subs	r3, #1
 8010b12:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 8010b14:	78fa      	ldrb	r2, [r7, #3]
 8010b16:	78bb      	ldrb	r3, [r7, #2]
 8010b18:	429a      	cmp	r2, r3
 8010b1a:	d20a      	bcs.n	8010b32 <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 8010b1c:	78fb      	ldrb	r3, [r7, #3]
 8010b1e:	1c5a      	adds	r2, r3, #1
 8010b20:	70fa      	strb	r2, [r7, #3]
 8010b22:	461a      	mov	r2, r3
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	4413      	add	r3, r2
 8010b28:	781b      	ldrb	r3, [r3, #0]
 8010b2a:	2b03      	cmp	r3, #3
 8010b2c:	f43f af68 	beq.w	8010a00 <ProcessMacCommands+0x138>
 8010b30:	e000      	b.n	8010b34 <ProcessMacCommands+0x26c>
                            break;
 8010b32:	bf00      	nop

                    if( macIndex < commandsSize )
 8010b34:	78fa      	ldrb	r2, [r7, #3]
 8010b36:	78bb      	ldrb	r3, [r7, #2]
 8010b38:	429a      	cmp	r2, r3
 8010b3a:	f080 8398 	bcs.w	801126e <ProcessMacCommands+0x9a6>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 8010b3e:	78fb      	ldrb	r3, [r7, #3]
 8010b40:	3b01      	subs	r3, #1
 8010b42:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 8010b44:	e393      	b.n	801126e <ProcessMacCommands+0x9a6>
                    macIndex += 4;
 8010b46:	78fb      	ldrb	r3, [r7, #3]
 8010b48:	3304      	adds	r3, #4
 8010b4a:	70fb      	strb	r3, [r7, #3]
                break;
 8010b4c:	e38f      	b.n	801126e <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 8010b4e:	78fb      	ldrb	r3, [r7, #3]
 8010b50:	1c5a      	adds	r2, r3, #1
 8010b52:	70fa      	strb	r2, [r7, #3]
 8010b54:	461a      	mov	r2, r3
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	4413      	add	r3, r2
 8010b5a:	781b      	ldrb	r3, [r3, #0]
 8010b5c:	f003 030f 	and.w	r3, r3, #15
 8010b60:	b2da      	uxtb	r2, r3
 8010b62:	4b4b      	ldr	r3, [pc, #300]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010b64:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8010b68:	4b49      	ldr	r3, [pc, #292]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010b6a:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8010b6e:	461a      	mov	r2, r3
 8010b70:	2301      	movs	r3, #1
 8010b72:	4093      	lsls	r3, r2
 8010b74:	b29a      	uxth	r2, r3
 8010b76:	4b46      	ldr	r3, [pc, #280]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010b78:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8010b7c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010b80:	2200      	movs	r2, #0
 8010b82:	4619      	mov	r1, r3
 8010b84:	2004      	movs	r0, #4
 8010b86:	f003 fc27 	bl	80143d8 <LoRaMacCommandsAddCmd>
                break;
 8010b8a:	e37b      	b.n	8011284 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8010b8c:	2307      	movs	r3, #7
 8010b8e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8010b92:	78fb      	ldrb	r3, [r7, #3]
 8010b94:	687a      	ldr	r2, [r7, #4]
 8010b96:	4413      	add	r3, r2
 8010b98:	781b      	ldrb	r3, [r3, #0]
 8010b9a:	091b      	lsrs	r3, r3, #4
 8010b9c:	b2db      	uxtb	r3, r3
 8010b9e:	b25b      	sxtb	r3, r3
 8010ba0:	f003 0307 	and.w	r3, r3, #7
 8010ba4:	b25b      	sxtb	r3, r3
 8010ba6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8010baa:	78fb      	ldrb	r3, [r7, #3]
 8010bac:	687a      	ldr	r2, [r7, #4]
 8010bae:	4413      	add	r3, r2
 8010bb0:	781b      	ldrb	r3, [r3, #0]
 8010bb2:	b25b      	sxtb	r3, r3
 8010bb4:	f003 030f 	and.w	r3, r3, #15
 8010bb8:	b25b      	sxtb	r3, r3
 8010bba:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 8010bbe:	78fb      	ldrb	r3, [r7, #3]
 8010bc0:	3301      	adds	r3, #1
 8010bc2:	70fb      	strb	r3, [r7, #3]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( rxParamSetupReq.Datarate == 0x0F )
 8010bc4:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8010bc8:	2b0f      	cmp	r3, #15
 8010bca:	d105      	bne.n	8010bd8 <ProcessMacCommands+0x310>
                {
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
 8010bcc:	4b30      	ldr	r3, [pc, #192]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010bce:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8010bd2:	b25b      	sxtb	r3, r3
 8010bd4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8010bd8:	78fb      	ldrb	r3, [r7, #3]
 8010bda:	1c5a      	adds	r2, r3, #1
 8010bdc:	70fa      	strb	r2, [r7, #3]
 8010bde:	461a      	mov	r2, r3
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	4413      	add	r3, r2
 8010be4:	781b      	ldrb	r3, [r3, #0]
 8010be6:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010be8:	78fb      	ldrb	r3, [r7, #3]
 8010bea:	1c5a      	adds	r2, r3, #1
 8010bec:	70fa      	strb	r2, [r7, #3]
 8010bee:	461a      	mov	r2, r3
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	4413      	add	r3, r2
 8010bf4:	781b      	ldrb	r3, [r3, #0]
 8010bf6:	021a      	lsls	r2, r3, #8
 8010bf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bfa:	4313      	orrs	r3, r2
 8010bfc:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010bfe:	78fb      	ldrb	r3, [r7, #3]
 8010c00:	1c5a      	adds	r2, r3, #1
 8010c02:	70fa      	strb	r2, [r7, #3]
 8010c04:	461a      	mov	r2, r3
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	4413      	add	r3, r2
 8010c0a:	781b      	ldrb	r3, [r3, #0]
 8010c0c:	041a      	lsls	r2, r3, #16
 8010c0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c10:	4313      	orrs	r3, r2
 8010c12:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 8010c14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c16:	2264      	movs	r2, #100	@ 0x64
 8010c18:	fb02 f303 	mul.w	r3, r2, r3
 8010c1c:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 8010c1e:	4b1c      	ldr	r3, [pc, #112]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010c20:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010c24:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8010c28:	4611      	mov	r1, r2
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	f005 fb1d 	bl	801626a <RegionRxParamSetupReq>
 8010c30:	4603      	mov	r3, r0
 8010c32:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 8010c36:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010c3a:	f003 0307 	and.w	r3, r3, #7
 8010c3e:	2b07      	cmp	r3, #7
 8010c40:	d117      	bne.n	8010c72 <ProcessMacCommands+0x3aa>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8010c42:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8010c46:	b2da      	uxtb	r2, r3
 8010c48:	4b11      	ldr	r3, [pc, #68]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010c4a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8010c4e:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8010c52:	b2da      	uxtb	r2, r3
 8010c54:	4b0e      	ldr	r3, [pc, #56]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010c56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8010c5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c5c:	4a0c      	ldr	r2, [pc, #48]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010c5e:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8010c60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c62:	4a0b      	ldr	r2, [pc, #44]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010c64:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8010c66:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8010c6a:	b2da      	uxtb	r2, r3
 8010c6c:	4b08      	ldr	r3, [pc, #32]	@ (8010c90 <ProcessMacCommands+0x3c8>)
 8010c6e:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 8010c72:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010c76:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8010c7a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010c7e:	2201      	movs	r2, #1
 8010c80:	4619      	mov	r1, r3
 8010c82:	2005      	movs	r0, #5
 8010c84:	f003 fba8 	bl	80143d8 <LoRaMacCommandsAddCmd>
                break;
 8010c88:	e2fc      	b.n	8011284 <ProcessMacCommands+0x9bc>
 8010c8a:	bf00      	nop
 8010c8c:	20000be4 	.word	0x20000be4
 8010c90:	20001118 	.word	0x20001118
 8010c94:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8010c98:	23ff      	movs	r3, #255	@ 0xff
 8010c9a:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8010c9e:	4bb7      	ldr	r3, [pc, #732]	@ (8010f7c <ProcessMacCommands+0x6b4>)
 8010ca0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d00d      	beq.n	8010cc4 <ProcessMacCommands+0x3fc>
 8010ca8:	4bb4      	ldr	r3, [pc, #720]	@ (8010f7c <ProcessMacCommands+0x6b4>)
 8010caa:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d007      	beq.n	8010cc4 <ProcessMacCommands+0x3fc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8010cb4:	4bb1      	ldr	r3, [pc, #708]	@ (8010f7c <ProcessMacCommands+0x6b4>)
 8010cb6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	4798      	blx	r3
 8010cbe:	4603      	mov	r3, r0
 8010cc0:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8010cc4:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8010cc8:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8010ccc:	787b      	ldrb	r3, [r7, #1]
 8010cce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010cd2:	b2db      	uxtb	r3, r3
 8010cd4:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8010cd8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010cdc:	2202      	movs	r2, #2
 8010cde:	4619      	mov	r1, r3
 8010ce0:	2006      	movs	r0, #6
 8010ce2:	f003 fb79 	bl	80143d8 <LoRaMacCommandsAddCmd>
                break;
 8010ce6:	e2cd      	b.n	8011284 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8010ce8:	2303      	movs	r3, #3
 8010cea:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8010cee:	78fb      	ldrb	r3, [r7, #3]
 8010cf0:	1c5a      	adds	r2, r3, #1
 8010cf2:	70fa      	strb	r2, [r7, #3]
 8010cf4:	461a      	mov	r2, r3
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	4413      	add	r3, r2
 8010cfa:	781b      	ldrb	r3, [r3, #0]
 8010cfc:	b25b      	sxtb	r3, r3
 8010cfe:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 8010d02:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8010d06:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8010d08:	78fb      	ldrb	r3, [r7, #3]
 8010d0a:	1c5a      	adds	r2, r3, #1
 8010d0c:	70fa      	strb	r2, [r7, #3]
 8010d0e:	461a      	mov	r2, r3
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	4413      	add	r3, r2
 8010d14:	781b      	ldrb	r3, [r3, #0]
 8010d16:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010d18:	78fb      	ldrb	r3, [r7, #3]
 8010d1a:	1c5a      	adds	r2, r3, #1
 8010d1c:	70fa      	strb	r2, [r7, #3]
 8010d1e:	461a      	mov	r2, r3
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	4413      	add	r3, r2
 8010d24:	781b      	ldrb	r3, [r3, #0]
 8010d26:	021a      	lsls	r2, r3, #8
 8010d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d2a:	4313      	orrs	r3, r2
 8010d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010d2e:	78fb      	ldrb	r3, [r7, #3]
 8010d30:	1c5a      	adds	r2, r3, #1
 8010d32:	70fa      	strb	r2, [r7, #3]
 8010d34:	461a      	mov	r2, r3
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	4413      	add	r3, r2
 8010d3a:	781b      	ldrb	r3, [r3, #0]
 8010d3c:	041a      	lsls	r2, r3, #16
 8010d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d40:	4313      	orrs	r3, r2
 8010d42:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 8010d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d46:	2264      	movs	r2, #100	@ 0x64
 8010d48:	fb02 f303 	mul.w	r3, r2, r3
 8010d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 8010d4e:	2300      	movs	r3, #0
 8010d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8010d52:	78fb      	ldrb	r3, [r7, #3]
 8010d54:	1c5a      	adds	r2, r3, #1
 8010d56:	70fa      	strb	r2, [r7, #3]
 8010d58:	461a      	mov	r2, r3
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	4413      	add	r3, r2
 8010d5e:	781b      	ldrb	r3, [r3, #0]
 8010d60:	b25b      	sxtb	r3, r3
 8010d62:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 8010d66:	4b86      	ldr	r3, [pc, #536]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010d68:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010d6c:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8010d70:	4611      	mov	r1, r2
 8010d72:	4618      	mov	r0, r3
 8010d74:	f005 fa9d 	bl	80162b2 <RegionNewChannelReq>
 8010d78:	4603      	mov	r3, r0
 8010d7a:	b2db      	uxtb	r3, r3
 8010d7c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010d80:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010d84:	b25b      	sxtb	r3, r3
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	f2c0 8273 	blt.w	8011272 <ProcessMacCommands+0x9aa>
                {
                    macCmdPayload[0] = status;
 8010d8c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010d90:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8010d94:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010d98:	2201      	movs	r2, #1
 8010d9a:	4619      	mov	r1, r3
 8010d9c:	2007      	movs	r0, #7
 8010d9e:	f003 fb1b 	bl	80143d8 <LoRaMacCommandsAddCmd>
                }
                break;
 8010da2:	e266      	b.n	8011272 <ProcessMacCommands+0x9aa>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8010da4:	78fb      	ldrb	r3, [r7, #3]
 8010da6:	1c5a      	adds	r2, r3, #1
 8010da8:	70fa      	strb	r2, [r7, #3]
 8010daa:	461a      	mov	r2, r3
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	4413      	add	r3, r2
 8010db0:	781b      	ldrb	r3, [r3, #0]
 8010db2:	f003 030f 	and.w	r3, r3, #15
 8010db6:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 8010dba:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d104      	bne.n	8010dcc <ProcessMacCommands+0x504>
                {
                    delay++;
 8010dc2:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010dc6:	3301      	adds	r3, #1
 8010dc8:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8010dcc:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010dd0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010dd4:	fb02 f303 	mul.w	r3, r2, r3
 8010dd8:	461a      	mov	r2, r3
 8010dda:	4b69      	ldr	r3, [pc, #420]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010ddc:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8010dde:	4b68      	ldr	r3, [pc, #416]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010de2:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8010de6:	4a66      	ldr	r2, [pc, #408]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010de8:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8010dea:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010dee:	2200      	movs	r2, #0
 8010df0:	4619      	mov	r1, r3
 8010df2:	2008      	movs	r0, #8
 8010df4:	f003 faf0 	bl	80143d8 <LoRaMacCommandsAddCmd>
                break;
 8010df8:	e244      	b.n	8011284 <ProcessMacCommands+0x9bc>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8010dfa:	78fb      	ldrb	r3, [r7, #3]
 8010dfc:	1c5a      	adds	r2, r3, #1
 8010dfe:	70fa      	strb	r2, [r7, #3]
 8010e00:	461a      	mov	r2, r3
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	4413      	add	r3, r2
 8010e06:	781b      	ldrb	r3, [r3, #0]
 8010e08:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8010e0c:	2300      	movs	r3, #0
 8010e0e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8010e12:	2300      	movs	r3, #0
 8010e14:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8010e18:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010e1c:	f003 0320 	and.w	r3, r3, #32
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d002      	beq.n	8010e2a <ProcessMacCommands+0x562>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8010e24:	2301      	movs	r3, #1
 8010e26:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8010e2a:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010e2e:	f003 0310 	and.w	r3, r3, #16
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d002      	beq.n	8010e3c <ProcessMacCommands+0x574>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 8010e36:	2301      	movs	r3, #1
 8010e38:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8010e3c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010e40:	f003 030f 	and.w	r3, r3, #15
 8010e44:	b2db      	uxtb	r3, r3
 8010e46:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 8010e4a:	4b4d      	ldr	r3, [pc, #308]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010e4c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010e50:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8010e54:	4611      	mov	r1, r2
 8010e56:	4618      	mov	r0, r3
 8010e58:	f005 fa4f 	bl	80162fa <RegionTxParamSetupReq>
 8010e5c:	4603      	mov	r3, r0
 8010e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e62:	f000 8208 	beq.w	8011276 <ProcessMacCommands+0x9ae>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8010e66:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8010e6a:	4b45      	ldr	r3, [pc, #276]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010e6c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8010e70:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8010e74:	4b42      	ldr	r3, [pc, #264]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010e76:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8010e7a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010e7e:	461a      	mov	r2, r3
 8010e80:	4b40      	ldr	r3, [pc, #256]	@ (8010f84 <ProcessMacCommands+0x6bc>)
 8010e82:	5c9b      	ldrb	r3, [r3, r2]
 8010e84:	4618      	mov	r0, r3
 8010e86:	f7f0 f82b 	bl	8000ee0 <__aeabi_ui2f>
 8010e8a:	4603      	mov	r3, r0
 8010e8c:	4a3c      	ldr	r2, [pc, #240]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010e8e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8010e92:	2302      	movs	r3, #2
 8010e94:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010e98:	4b39      	ldr	r3, [pc, #228]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010e9a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010e9e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010ea2:	4b37      	ldr	r3, [pc, #220]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010ea4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010ea8:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8010eac:	4611      	mov	r1, r2
 8010eae:	4618      	mov	r0, r3
 8010eb0:	f005 f844 	bl	8015f3c <RegionGetPhyParam>
 8010eb4:	4603      	mov	r3, r0
 8010eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 8010eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eba:	b25a      	sxtb	r2, r3
 8010ebc:	4b30      	ldr	r3, [pc, #192]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010ebe:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010ec2:	4293      	cmp	r3, r2
 8010ec4:	bfb8      	it	lt
 8010ec6:	4613      	movlt	r3, r2
 8010ec8:	b25a      	sxtb	r2, r3
 8010eca:	4b2d      	ldr	r3, [pc, #180]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010ecc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8010ed0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010ed4:	2200      	movs	r2, #0
 8010ed6:	4619      	mov	r1, r3
 8010ed8:	2009      	movs	r0, #9
 8010eda:	f003 fa7d 	bl	80143d8 <LoRaMacCommandsAddCmd>
                }
                break;
 8010ede:	e1ca      	b.n	8011276 <ProcessMacCommands+0x9ae>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8010ee0:	2303      	movs	r3, #3
 8010ee2:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8010ee6:	78fb      	ldrb	r3, [r7, #3]
 8010ee8:	1c5a      	adds	r2, r3, #1
 8010eea:	70fa      	strb	r2, [r7, #3]
 8010eec:	461a      	mov	r2, r3
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	4413      	add	r3, r2
 8010ef2:	781b      	ldrb	r3, [r3, #0]
 8010ef4:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8010ef8:	78fb      	ldrb	r3, [r7, #3]
 8010efa:	1c5a      	adds	r2, r3, #1
 8010efc:	70fa      	strb	r2, [r7, #3]
 8010efe:	461a      	mov	r2, r3
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	4413      	add	r3, r2
 8010f04:	781b      	ldrb	r3, [r3, #0]
 8010f06:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010f08:	78fb      	ldrb	r3, [r7, #3]
 8010f0a:	1c5a      	adds	r2, r3, #1
 8010f0c:	70fa      	strb	r2, [r7, #3]
 8010f0e:	461a      	mov	r2, r3
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	4413      	add	r3, r2
 8010f14:	781b      	ldrb	r3, [r3, #0]
 8010f16:	021a      	lsls	r2, r3, #8
 8010f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f1a:	4313      	orrs	r3, r2
 8010f1c:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010f1e:	78fb      	ldrb	r3, [r7, #3]
 8010f20:	1c5a      	adds	r2, r3, #1
 8010f22:	70fa      	strb	r2, [r7, #3]
 8010f24:	461a      	mov	r2, r3
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	4413      	add	r3, r2
 8010f2a:	781b      	ldrb	r3, [r3, #0]
 8010f2c:	041a      	lsls	r2, r3, #16
 8010f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f30:	4313      	orrs	r3, r2
 8010f32:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8010f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f36:	2264      	movs	r2, #100	@ 0x64
 8010f38:	fb02 f303 	mul.w	r3, r2, r3
 8010f3c:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 8010f3e:	4b10      	ldr	r3, [pc, #64]	@ (8010f80 <ProcessMacCommands+0x6b8>)
 8010f40:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010f44:	f107 0220 	add.w	r2, r7, #32
 8010f48:	4611      	mov	r1, r2
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	f005 f9f9 	bl	8016342 <RegionDlChannelReq>
 8010f50:	4603      	mov	r3, r0
 8010f52:	b2db      	uxtb	r3, r3
 8010f54:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010f58:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010f5c:	b25b      	sxtb	r3, r3
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	f2c0 818b 	blt.w	801127a <ProcessMacCommands+0x9b2>
                {
                    macCmdPayload[0] = status;
 8010f64:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010f68:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8010f6c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010f70:	2201      	movs	r2, #1
 8010f72:	4619      	mov	r1, r3
 8010f74:	200a      	movs	r0, #10
 8010f76:	f003 fa2f 	bl	80143d8 <LoRaMacCommandsAddCmd>
                }
                break;
 8010f7a:	e17e      	b.n	801127a <ProcessMacCommands+0x9b2>
 8010f7c:	20000be4 	.word	0x20000be4
 8010f80:	20001118 	.word	0x20001118
 8010f84:	080239f4 	.word	0x080239f4
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8010f88:	2009      	movs	r0, #9
 8010f8a:	f003 fd5d 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 8010f8e:	4603      	mov	r3, r0
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	f000 8084 	beq.w	801109e <ProcessMacCommands+0x7d6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8010f96:	2109      	movs	r1, #9
 8010f98:	2000      	movs	r0, #0
 8010f9a:	f003 fcc9 	bl	8014930 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8010f9e:	f107 0318 	add.w	r3, r7, #24
 8010fa2:	2200      	movs	r2, #0
 8010fa4:	601a      	str	r2, [r3, #0]
 8010fa6:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8010fa8:	f107 0310 	add.w	r3, r7, #16
 8010fac:	2200      	movs	r2, #0
 8010fae:	601a      	str	r2, [r3, #0]
 8010fb0:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8010fb2:	f107 0308 	add.w	r3, r7, #8
 8010fb6:	2200      	movs	r2, #0
 8010fb8:	601a      	str	r2, [r3, #0]
 8010fba:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8010fbc:	78fb      	ldrb	r3, [r7, #3]
 8010fbe:	1c5a      	adds	r2, r3, #1
 8010fc0:	70fa      	strb	r2, [r7, #3]
 8010fc2:	461a      	mov	r2, r3
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	4413      	add	r3, r2
 8010fc8:	781b      	ldrb	r3, [r3, #0]
 8010fca:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8010fcc:	78fb      	ldrb	r3, [r7, #3]
 8010fce:	1c5a      	adds	r2, r3, #1
 8010fd0:	70fa      	strb	r2, [r7, #3]
 8010fd2:	461a      	mov	r2, r3
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	4413      	add	r3, r2
 8010fd8:	781b      	ldrb	r3, [r3, #0]
 8010fda:	021a      	lsls	r2, r3, #8
 8010fdc:	69bb      	ldr	r3, [r7, #24]
 8010fde:	4313      	orrs	r3, r2
 8010fe0:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8010fe2:	78fb      	ldrb	r3, [r7, #3]
 8010fe4:	1c5a      	adds	r2, r3, #1
 8010fe6:	70fa      	strb	r2, [r7, #3]
 8010fe8:	461a      	mov	r2, r3
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	4413      	add	r3, r2
 8010fee:	781b      	ldrb	r3, [r3, #0]
 8010ff0:	041a      	lsls	r2, r3, #16
 8010ff2:	69bb      	ldr	r3, [r7, #24]
 8010ff4:	4313      	orrs	r3, r2
 8010ff6:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8010ff8:	78fb      	ldrb	r3, [r7, #3]
 8010ffa:	1c5a      	adds	r2, r3, #1
 8010ffc:	70fa      	strb	r2, [r7, #3]
 8010ffe:	461a      	mov	r2, r3
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	4413      	add	r3, r2
 8011004:	781b      	ldrb	r3, [r3, #0]
 8011006:	061a      	lsls	r2, r3, #24
 8011008:	69bb      	ldr	r3, [r7, #24]
 801100a:	4313      	orrs	r3, r2
 801100c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 801100e:	78fb      	ldrb	r3, [r7, #3]
 8011010:	1c5a      	adds	r2, r3, #1
 8011012:	70fa      	strb	r2, [r7, #3]
 8011014:	461a      	mov	r2, r3
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	4413      	add	r3, r2
 801101a:	781b      	ldrb	r3, [r3, #0]
 801101c:	b21b      	sxth	r3, r3
 801101e:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8011020:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8011024:	461a      	mov	r2, r3
 8011026:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801102a:	fb02 f303 	mul.w	r3, r2, r3
 801102e:	121b      	asrs	r3, r3, #8
 8011030:	b21b      	sxth	r3, r3
 8011032:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8011034:	f107 0310 	add.w	r3, r7, #16
 8011038:	f107 0218 	add.w	r2, r7, #24
 801103c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011040:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8011044:	693a      	ldr	r2, [r7, #16]
 8011046:	4b96      	ldr	r3, [pc, #600]	@ (80112a0 <ProcessMacCommands+0x9d8>)
 8011048:	4413      	add	r3, r2
 801104a:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 801104c:	f107 0308 	add.w	r3, r7, #8
 8011050:	4618      	mov	r0, r3
 8011052:	f00d fbe9 	bl	801e828 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8011056:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 801105a:	4b92      	ldr	r3, [pc, #584]	@ (80112a4 <ProcessMacCommands+0x9dc>)
 801105c:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8011060:	9200      	str	r2, [sp, #0]
 8011062:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 8011066:	f107 0210 	add.w	r2, r7, #16
 801106a:	ca06      	ldmia	r2, {r1, r2}
 801106c:	f00d fb75 	bl	801e75a <SysTimeSub>
 8011070:	f107 0010 	add.w	r0, r7, #16
 8011074:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011076:	9300      	str	r3, [sp, #0]
 8011078:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801107a:	f107 0208 	add.w	r2, r7, #8
 801107e:	ca06      	ldmia	r2, {r1, r2}
 8011080:	f00d fb32 	bl	801e6e8 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8011084:	f107 0310 	add.w	r3, r7, #16
 8011088:	e893 0003 	ldmia.w	r3, {r0, r1}
 801108c:	f00d fb9e 	bl	801e7cc <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8011090:	f003 f840 	bl	8014114 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8011094:	4b83      	ldr	r3, [pc, #524]	@ (80112a4 <ProcessMacCommands+0x9dc>)
 8011096:	2201      	movs	r2, #1
 8011098:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 801109c:	e0f2      	b.n	8011284 <ProcessMacCommands+0x9bc>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 801109e:	4b81      	ldr	r3, [pc, #516]	@ (80112a4 <ProcessMacCommands+0x9dc>)
 80110a0:	2200      	movs	r2, #0
 80110a2:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                break;
 80110a6:	e0ed      	b.n	8011284 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 80110a8:	200c      	movs	r0, #12
 80110aa:	f003 fccd 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 80110ae:	4603      	mov	r3, r0
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	f000 80e4 	beq.w	801127e <ProcessMacCommands+0x9b6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 80110b6:	210c      	movs	r1, #12
 80110b8:	2000      	movs	r0, #0
 80110ba:	f003 fc39 	bl	8014930 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 80110be:	4b79      	ldr	r3, [pc, #484]	@ (80112a4 <ProcessMacCommands+0x9dc>)
 80110c0:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 80110c4:	2b04      	cmp	r3, #4
 80110c6:	f000 80da 	beq.w	801127e <ProcessMacCommands+0x9b6>
 80110ca:	4b76      	ldr	r3, [pc, #472]	@ (80112a4 <ProcessMacCommands+0x9dc>)
 80110cc:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 80110d0:	2b05      	cmp	r3, #5
 80110d2:	f000 80d4 	beq.w	801127e <ProcessMacCommands+0x9b6>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 80110d6:	f002 fffe 	bl	80140d6 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 80110da:	e0d0      	b.n	801127e <ProcessMacCommands+0x9b6>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 80110dc:	2303      	movs	r3, #3
 80110de:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 80110e2:	2300      	movs	r3, #0
 80110e4:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 80110e6:	78fb      	ldrb	r3, [r7, #3]
 80110e8:	1c5a      	adds	r2, r3, #1
 80110ea:	70fa      	strb	r2, [r7, #3]
 80110ec:	461a      	mov	r2, r3
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	4413      	add	r3, r2
 80110f2:	781b      	ldrb	r3, [r3, #0]
 80110f4:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 80110f6:	78fb      	ldrb	r3, [r7, #3]
 80110f8:	1c5a      	adds	r2, r3, #1
 80110fa:	70fa      	strb	r2, [r7, #3]
 80110fc:	461a      	mov	r2, r3
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	4413      	add	r3, r2
 8011102:	781b      	ldrb	r3, [r3, #0]
 8011104:	021b      	lsls	r3, r3, #8
 8011106:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011108:	4313      	orrs	r3, r2
 801110a:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 801110c:	78fb      	ldrb	r3, [r7, #3]
 801110e:	1c5a      	adds	r2, r3, #1
 8011110:	70fa      	strb	r2, [r7, #3]
 8011112:	461a      	mov	r2, r3
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	4413      	add	r3, r2
 8011118:	781b      	ldrb	r3, [r3, #0]
 801111a:	041b      	lsls	r3, r3, #16
 801111c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801111e:	4313      	orrs	r3, r2
 8011120:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 8011122:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011124:	2264      	movs	r2, #100	@ 0x64
 8011126:	fb02 f303 	mul.w	r3, r2, r3
 801112a:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 801112c:	78fb      	ldrb	r3, [r7, #3]
 801112e:	1c5a      	adds	r2, r3, #1
 8011130:	70fa      	strb	r2, [r7, #3]
 8011132:	461a      	mov	r2, r3
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	4413      	add	r3, r2
 8011138:	781b      	ldrb	r3, [r3, #0]
 801113a:	f003 030f 	and.w	r3, r3, #15
 801113e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8011142:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8011146:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011148:	4618      	mov	r0, r3
 801114a:	f002 ffca 	bl	80140e2 <LoRaMacClassBPingSlotChannelReq>
 801114e:	4603      	mov	r3, r0
 8011150:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 8011154:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8011158:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 801115c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011160:	2201      	movs	r2, #1
 8011162:	4619      	mov	r1, r3
 8011164:	2011      	movs	r0, #17
 8011166:	f003 f937 	bl	80143d8 <LoRaMacCommandsAddCmd>
#endif /* LORAMAC_VERSION */
                break;
 801116a:	e08b      	b.n	8011284 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 801116c:	200d      	movs	r0, #13
 801116e:	f003 fc6b 	bl	8014a48 <LoRaMacConfirmQueueIsCmdActive>
 8011172:	4603      	mov	r3, r0
 8011174:	2b00      	cmp	r3, #0
 8011176:	f000 8084 	beq.w	8011282 <ProcessMacCommands+0x9ba>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 801117a:	210d      	movs	r1, #13
 801117c:	2000      	movs	r0, #0
 801117e:	f003 fbd7 	bl	8014930 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8011182:	2300      	movs	r3, #0
 8011184:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 8011188:	2300      	movs	r3, #0
 801118a:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 801118e:	78fb      	ldrb	r3, [r7, #3]
 8011190:	1c5a      	adds	r2, r3, #1
 8011192:	70fa      	strb	r2, [r7, #3]
 8011194:	461a      	mov	r2, r3
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	4413      	add	r3, r2
 801119a:	781b      	ldrb	r3, [r3, #0]
 801119c:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 80111a0:	78fb      	ldrb	r3, [r7, #3]
 80111a2:	1c5a      	adds	r2, r3, #1
 80111a4:	70fa      	strb	r2, [r7, #3]
 80111a6:	461a      	mov	r2, r3
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	4413      	add	r3, r2
 80111ac:	781b      	ldrb	r3, [r3, #0]
 80111ae:	021b      	lsls	r3, r3, #8
 80111b0:	b21a      	sxth	r2, r3
 80111b2:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 80111b6:	4313      	orrs	r3, r2
 80111b8:	b21b      	sxth	r3, r3
 80111ba:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 80111be:	78fb      	ldrb	r3, [r7, #3]
 80111c0:	1c5a      	adds	r2, r3, #1
 80111c2:	70fa      	strb	r2, [r7, #3]
 80111c4:	461a      	mov	r2, r3
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	4413      	add	r3, r2
 80111ca:	781b      	ldrb	r3, [r3, #0]
 80111cc:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 80111d0:	4b35      	ldr	r3, [pc, #212]	@ (80112a8 <ProcessMacCommands+0x9e0>)
 80111d2:	681a      	ldr	r2, [r3, #0]
 80111d4:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 80111d8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 80111dc:	4618      	mov	r0, r3
 80111de:	f002 ff8c 	bl	80140fa <LoRaMacClassBBeaconTimingAns>
                }
                break;
 80111e2:	e04e      	b.n	8011282 <ProcessMacCommands+0x9ba>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 80111e4:	2300      	movs	r3, #0
 80111e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 80111ea:	78fb      	ldrb	r3, [r7, #3]
 80111ec:	1c5a      	adds	r2, r3, #1
 80111ee:	70fa      	strb	r2, [r7, #3]
 80111f0:	461a      	mov	r2, r3
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	4413      	add	r3, r2
 80111f6:	781b      	ldrb	r3, [r3, #0]
 80111f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 80111fc:	78fb      	ldrb	r3, [r7, #3]
 80111fe:	1c5a      	adds	r2, r3, #1
 8011200:	70fa      	strb	r2, [r7, #3]
 8011202:	461a      	mov	r2, r3
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	4413      	add	r3, r2
 8011208:	781b      	ldrb	r3, [r3, #0]
 801120a:	021b      	lsls	r3, r3, #8
 801120c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011210:	4313      	orrs	r3, r2
 8011212:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8011216:	78fb      	ldrb	r3, [r7, #3]
 8011218:	1c5a      	adds	r2, r3, #1
 801121a:	70fa      	strb	r2, [r7, #3]
 801121c:	461a      	mov	r2, r3
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	4413      	add	r3, r2
 8011222:	781b      	ldrb	r3, [r3, #0]
 8011224:	041b      	lsls	r3, r3, #16
 8011226:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801122a:	4313      	orrs	r3, r2
 801122c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 8011230:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011234:	2264      	movs	r2, #100	@ 0x64
 8011236:	fb02 f303 	mul.w	r3, r2, r3
 801123a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 801123e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8011242:	f002 ff6d 	bl	8014120 <LoRaMacClassBBeaconFreqReq>
 8011246:	4603      	mov	r3, r0
 8011248:	2b00      	cmp	r3, #0
 801124a:	d003      	beq.n	8011254 <ProcessMacCommands+0x98c>
                    {
                        macCmdPayload[0] = 1;
 801124c:	2301      	movs	r3, #1
 801124e:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 8011252:	e002      	b.n	801125a <ProcessMacCommands+0x992>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8011254:	2300      	movs	r3, #0
 8011256:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 801125a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801125e:	2201      	movs	r2, #1
 8011260:	4619      	mov	r1, r3
 8011262:	2013      	movs	r0, #19
 8011264:	f003 f8b8 	bl	80143d8 <LoRaMacCommandsAddCmd>
                }
                break;
 8011268:	e00c      	b.n	8011284 <ProcessMacCommands+0x9bc>
                break;
 801126a:	bf00      	nop
 801126c:	e00a      	b.n	8011284 <ProcessMacCommands+0x9bc>
                break;
 801126e:	bf00      	nop
 8011270:	e008      	b.n	8011284 <ProcessMacCommands+0x9bc>
                break;
 8011272:	bf00      	nop
 8011274:	e006      	b.n	8011284 <ProcessMacCommands+0x9bc>
                break;
 8011276:	bf00      	nop
 8011278:	e004      	b.n	8011284 <ProcessMacCommands+0x9bc>
                break;
 801127a:	bf00      	nop
 801127c:	e002      	b.n	8011284 <ProcessMacCommands+0x9bc>
                break;
 801127e:	bf00      	nop
 8011280:	e000      	b.n	8011284 <ProcessMacCommands+0x9bc>
                break;
 8011282:	bf00      	nop
    while( macIndex < commandsSize )
 8011284:	78fa      	ldrb	r2, [r7, #3]
 8011286:	78bb      	ldrb	r3, [r7, #2]
 8011288:	429a      	cmp	r2, r3
 801128a:	f4ff ab3f 	bcc.w	801090c <ProcessMacCommands+0x44>
 801128e:	e004      	b.n	801129a <ProcessMacCommands+0x9d2>
        return;
 8011290:	bf00      	nop
 8011292:	e002      	b.n	801129a <ProcessMacCommands+0x9d2>
            return;
 8011294:	bf00      	nop
 8011296:	e000      	b.n	801129a <ProcessMacCommands+0x9d2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8011298:	bf00      	nop
        }
    }
}
 801129a:	378c      	adds	r7, #140	@ 0x8c
 801129c:	46bd      	mov	sp, r7
 801129e:	bd90      	pop	{r4, r7, pc}
 80112a0:	12d53d80 	.word	0x12d53d80
 80112a4:	20000be4 	.word	0x20000be4
 80112a8:	20001d48 	.word	0x20001d48

080112ac <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 80112ac:	b580      	push	{r7, lr}
 80112ae:	b08e      	sub	sp, #56	@ 0x38
 80112b0:	af02      	add	r7, sp, #8
 80112b2:	60f8      	str	r0, [r7, #12]
 80112b4:	607a      	str	r2, [r7, #4]
 80112b6:	461a      	mov	r2, r3
 80112b8:	460b      	mov	r3, r1
 80112ba:	72fb      	strb	r3, [r7, #11]
 80112bc:	4613      	mov	r3, r2
 80112be:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80112c0:	2303      	movs	r3, #3
 80112c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 80112c6:	4b66      	ldr	r3, [pc, #408]	@ (8011460 <Send+0x1b4>)
 80112c8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80112cc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 80112d0:	4b63      	ldr	r3, [pc, #396]	@ (8011460 <Send+0x1b4>)
 80112d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80112d6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80112da:	4b61      	ldr	r3, [pc, #388]	@ (8011460 <Send+0x1b4>)
 80112dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112de:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80112e0:	4b5f      	ldr	r3, [pc, #380]	@ (8011460 <Send+0x1b4>)
 80112e2:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d101      	bne.n	80112ee <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 80112ea:	2307      	movs	r3, #7
 80112ec:	e0b4      	b.n	8011458 <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 80112ee:	4b5c      	ldr	r3, [pc, #368]	@ (8011460 <Send+0x1b4>)
 80112f0:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d102      	bne.n	80112fe <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 80112f8:	4b59      	ldr	r3, [pc, #356]	@ (8011460 <Send+0x1b4>)
 80112fa:	2200      	movs	r2, #0
 80112fc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 80112fe:	2300      	movs	r3, #0
 8011300:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8011304:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011308:	f36f 0303 	bfc	r3, #0, #4
 801130c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 8011310:	4b53      	ldr	r3, [pc, #332]	@ (8011460 <Send+0x1b4>)
 8011312:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8011316:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801131a:	f362 13c7 	bfi	r3, r2, #7, #1
 801131e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011322:	4b4f      	ldr	r3, [pc, #316]	@ (8011460 <Send+0x1b4>)
 8011324:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011328:	2b01      	cmp	r3, #1
 801132a:	d106      	bne.n	801133a <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 801132c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011330:	f043 0310 	orr.w	r3, r3, #16
 8011334:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8011338:	e005      	b.n	8011346 <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 801133a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801133e:	f36f 1304 	bfc	r3, #4, #1
 8011342:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 8011346:	4b46      	ldr	r3, [pc, #280]	@ (8011460 <Send+0x1b4>)
 8011348:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 801134c:	2b00      	cmp	r3, #0
 801134e:	d005      	beq.n	801135c <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 8011350:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011354:	f043 0320 	orr.w	r3, r3, #32
 8011358:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 801135c:	2301      	movs	r3, #1
 801135e:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8011360:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011364:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8011368:	b2db      	uxtb	r3, r3
 801136a:	2b00      	cmp	r3, #0
 801136c:	bf14      	ite	ne
 801136e:	2301      	movne	r3, #1
 8011370:	2300      	moveq	r3, #0
 8011372:	b2db      	uxtb	r3, r3
 8011374:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011376:	4b3a      	ldr	r3, [pc, #232]	@ (8011460 <Send+0x1b4>)
 8011378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801137a:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 801137c:	4b38      	ldr	r3, [pc, #224]	@ (8011460 <Send+0x1b4>)
 801137e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8011382:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8011384:	4b36      	ldr	r3, [pc, #216]	@ (8011460 <Send+0x1b4>)
 8011386:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 801138a:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801138c:	4b34      	ldr	r3, [pc, #208]	@ (8011460 <Send+0x1b4>)
 801138e:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011392:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011396:	4b32      	ldr	r3, [pc, #200]	@ (8011460 <Send+0x1b4>)
 8011398:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 801139c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80113a0:	4b2f      	ldr	r3, [pc, #188]	@ (8011460 <Send+0x1b4>)
 80113a2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80113a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 80113aa:	4b2d      	ldr	r3, [pc, #180]	@ (8011460 <Send+0x1b4>)
 80113ac:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80113b0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80113b4:	4b2a      	ldr	r3, [pc, #168]	@ (8011460 <Send+0x1b4>)
 80113b6:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80113ba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 80113be:	f107 0014 	add.w	r0, r7, #20
 80113c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80113c6:	9300      	str	r3, [sp, #0]
 80113c8:	4b26      	ldr	r3, [pc, #152]	@ (8011464 <Send+0x1b8>)
 80113ca:	4a27      	ldr	r2, [pc, #156]	@ (8011468 <Send+0x1bc>)
 80113cc:	4927      	ldr	r1, [pc, #156]	@ (801146c <Send+0x1c0>)
 80113ce:	f002 fd21 	bl	8013e14 <LoRaMacAdrCalcNext>
 80113d2:	4603      	mov	r3, r0
 80113d4:	461a      	mov	r2, r3
 80113d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80113da:	f362 1386 	bfi	r3, r2, #6, #1
 80113de:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 80113e2:	7afa      	ldrb	r2, [r7, #11]
 80113e4:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80113e8:	893b      	ldrh	r3, [r7, #8]
 80113ea:	9300      	str	r3, [sp, #0]
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	68f8      	ldr	r0, [r7, #12]
 80113f0:	f000 fc72 	bl	8011cd8 <PrepareFrame>
 80113f4:	4603      	mov	r3, r0
 80113f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 80113fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d003      	beq.n	801140a <Send+0x15e>
 8011402:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011406:	2b0a      	cmp	r3, #10
 8011408:	d107      	bne.n	801141a <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 801140a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 801140e:	4618      	mov	r0, r3
 8011410:	f000 f962 	bl	80116d8 <ScheduleTx>
 8011414:	4603      	mov	r3, r0
 8011416:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 801141a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801141e:	2b00      	cmp	r3, #0
 8011420:	d00a      	beq.n	8011438 <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 8011422:	4a0f      	ldr	r2, [pc, #60]	@ (8011460 <Send+0x1b4>)
 8011424:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8011428:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 801142c:	4a0c      	ldr	r2, [pc, #48]	@ (8011460 <Send+0x1b4>)
 801142e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8011432:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 8011436:	e00d      	b.n	8011454 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 8011438:	4b09      	ldr	r3, [pc, #36]	@ (8011460 <Send+0x1b4>)
 801143a:	2200      	movs	r2, #0
 801143c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8011440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011442:	4a07      	ldr	r2, [pc, #28]	@ (8011460 <Send+0x1b4>)
 8011444:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8011446:	f003 f86d 	bl	8014524 <LoRaMacCommandsRemoveNoneStickyCmds>
 801144a:	4603      	mov	r3, r0
 801144c:	2b00      	cmp	r3, #0
 801144e:	d001      	beq.n	8011454 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011450:	2313      	movs	r3, #19
 8011452:	e001      	b.n	8011458 <Send+0x1ac>
        }
    }
    return status;
 8011454:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8011458:	4618      	mov	r0, r3
 801145a:	3730      	adds	r7, #48	@ 0x30
 801145c:	46bd      	mov	sp, r7
 801145e:	bd80      	pop	{r7, pc}
 8011460:	20001118 	.word	0x20001118
 8011464:	20001180 	.word	0x20001180
 8011468:	20001150 	.word	0x20001150
 801146c:	20001151 	.word	0x20001151

08011470 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8011470:	b580      	push	{r7, lr}
 8011472:	b084      	sub	sp, #16
 8011474:	af00      	add	r7, sp, #0
 8011476:	4603      	mov	r3, r0
 8011478:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801147a:	2300      	movs	r3, #0
 801147c:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 801147e:	2300      	movs	r3, #0
 8011480:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8011482:	2301      	movs	r3, #1
 8011484:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8011486:	79fb      	ldrb	r3, [r7, #7]
 8011488:	2bff      	cmp	r3, #255	@ 0xff
 801148a:	d11f      	bne.n	80114cc <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 801148c:	2000      	movs	r0, #0
 801148e:	f7ff f8e1 	bl	8010654 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8011492:	4b15      	ldr	r3, [pc, #84]	@ (80114e8 <SendReJoinReq+0x78>)
 8011494:	2200      	movs	r2, #0
 8011496:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 801149a:	4b13      	ldr	r3, [pc, #76]	@ (80114e8 <SendReJoinReq+0x78>)
 801149c:	4a13      	ldr	r2, [pc, #76]	@ (80114ec <SendReJoinReq+0x7c>)
 801149e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80114a2:	4b11      	ldr	r3, [pc, #68]	@ (80114e8 <SendReJoinReq+0x78>)
 80114a4:	22ff      	movs	r2, #255	@ 0xff
 80114a6:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 80114aa:	7b3b      	ldrb	r3, [r7, #12]
 80114ac:	f36f 1347 	bfc	r3, #5, #3
 80114b0:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 80114b2:	7b3a      	ldrb	r2, [r7, #12]
 80114b4:	4b0c      	ldr	r3, [pc, #48]	@ (80114e8 <SendReJoinReq+0x78>)
 80114b6:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 80114ba:	480d      	ldr	r0, [pc, #52]	@ (80114f0 <SendReJoinReq+0x80>)
 80114bc:	f7fb fefc 	bl	800d2b8 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 80114c0:	480c      	ldr	r0, [pc, #48]	@ (80114f4 <SendReJoinReq+0x84>)
 80114c2:	f7fb fec9 	bl	800d258 <SecureElementGetDevEui>

            allowDelayedTx = false;
 80114c6:	2300      	movs	r3, #0
 80114c8:	73fb      	strb	r3, [r7, #15]

            break;
 80114ca:	e002      	b.n	80114d2 <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80114cc:	2302      	movs	r3, #2
 80114ce:	73bb      	strb	r3, [r7, #14]
            break;
 80114d0:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 80114d2:	7bfb      	ldrb	r3, [r7, #15]
 80114d4:	4618      	mov	r0, r3
 80114d6:	f000 f8ff 	bl	80116d8 <ScheduleTx>
 80114da:	4603      	mov	r3, r0
 80114dc:	73bb      	strb	r3, [r7, #14]
    return status;
 80114de:	7bbb      	ldrb	r3, [r7, #14]
}
 80114e0:	4618      	mov	r0, r3
 80114e2:	3710      	adds	r7, #16
 80114e4:	46bd      	mov	sp, r7
 80114e6:	bd80      	pop	{r7, pc}
 80114e8:	20000be4 	.word	0x20000be4
 80114ec:	20000be6 	.word	0x20000be6
 80114f0:	20000cf2 	.word	0x20000cf2
 80114f4:	20000cfa 	.word	0x20000cfa

080114f8 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 80114f8:	b580      	push	{r7, lr}
 80114fa:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80114fc:	f002 fd9a 	bl	8014034 <LoRaMacClassBIsBeaconExpected>
 8011500:	4603      	mov	r3, r0
 8011502:	2b00      	cmp	r3, #0
 8011504:	d001      	beq.n	801150a <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8011506:	230e      	movs	r3, #14
 8011508:	e013      	b.n	8011532 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801150a:	4b0b      	ldr	r3, [pc, #44]	@ (8011538 <CheckForClassBCollision+0x40>)
 801150c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011510:	2b01      	cmp	r3, #1
 8011512:	d10d      	bne.n	8011530 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8011514:	f002 fd95 	bl	8014042 <LoRaMacClassBIsPingExpected>
 8011518:	4603      	mov	r3, r0
 801151a:	2b00      	cmp	r3, #0
 801151c:	d001      	beq.n	8011522 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 801151e:	230f      	movs	r3, #15
 8011520:	e007      	b.n	8011532 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8011522:	f002 fd95 	bl	8014050 <LoRaMacClassBIsMulticastExpected>
 8011526:	4603      	mov	r3, r0
 8011528:	2b00      	cmp	r3, #0
 801152a:	d001      	beq.n	8011530 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 801152c:	230f      	movs	r3, #15
 801152e:	e000      	b.n	8011532 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8011530:	2300      	movs	r3, #0
}
 8011532:	4618      	mov	r0, r3
 8011534:	bd80      	pop	{r7, pc}
 8011536:	bf00      	nop
 8011538:	20001118 	.word	0x20001118

0801153c <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 801153c:	b590      	push	{r4, r7, lr}
 801153e:	b083      	sub	sp, #12
 8011540:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011542:	4b2d      	ldr	r3, [pc, #180]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 8011544:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011548:	4b2b      	ldr	r3, [pc, #172]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 801154a:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801154e:	4b2a      	ldr	r3, [pc, #168]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 8011550:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 8011554:	4b28      	ldr	r3, [pc, #160]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 8011556:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 801155a:	4b27      	ldr	r3, [pc, #156]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 801155c:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011560:	b25b      	sxtb	r3, r3
 8011562:	f004 ff74 	bl	801644e <RegionApplyDrOffset>
 8011566:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011568:	b259      	sxtb	r1, r3
 801156a:	4b23      	ldr	r3, [pc, #140]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 801156c:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011570:	4b21      	ldr	r3, [pc, #132]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 8011572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011574:	4821      	ldr	r0, [pc, #132]	@ (80115fc <ComputeRxWindowParameters+0xc0>)
 8011576:	9000      	str	r0, [sp, #0]
 8011578:	4620      	mov	r0, r4
 801157a:	f004 fdbc 	bl	80160f6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801157e:	4b1e      	ldr	r3, [pc, #120]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 8011580:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8011584:	4b1c      	ldr	r3, [pc, #112]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 8011586:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801158a:	b259      	sxtb	r1, r3
 801158c:	4b1a      	ldr	r3, [pc, #104]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 801158e:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011592:	4b19      	ldr	r3, [pc, #100]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 8011594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011596:	4c1a      	ldr	r4, [pc, #104]	@ (8011600 <ComputeRxWindowParameters+0xc4>)
 8011598:	9400      	str	r4, [sp, #0]
 801159a:	f004 fdac 	bl	80160f6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 801159e:	4b16      	ldr	r3, [pc, #88]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 80115a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80115a2:	4a18      	ldr	r2, [pc, #96]	@ (8011604 <ComputeRxWindowParameters+0xc8>)
 80115a4:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 80115a8:	4413      	add	r3, r2
 80115aa:	4a16      	ldr	r2, [pc, #88]	@ (8011604 <ComputeRxWindowParameters+0xc8>)
 80115ac:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80115b0:	4b11      	ldr	r3, [pc, #68]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 80115b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80115b4:	4a13      	ldr	r2, [pc, #76]	@ (8011604 <ComputeRxWindowParameters+0xc8>)
 80115b6:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 80115ba:	4413      	add	r3, r2
 80115bc:	4a11      	ldr	r2, [pc, #68]	@ (8011604 <ComputeRxWindowParameters+0xc8>)
 80115be:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 80115c2:	4b10      	ldr	r3, [pc, #64]	@ (8011604 <ComputeRxWindowParameters+0xc8>)
 80115c4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80115c8:	2b04      	cmp	r3, #4
 80115ca:	d011      	beq.n	80115f0 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80115cc:	4b0a      	ldr	r3, [pc, #40]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 80115ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80115d0:	4a0c      	ldr	r2, [pc, #48]	@ (8011604 <ComputeRxWindowParameters+0xc8>)
 80115d2:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 80115d6:	4413      	add	r3, r2
 80115d8:	4a0a      	ldr	r2, [pc, #40]	@ (8011604 <ComputeRxWindowParameters+0xc8>)
 80115da:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80115de:	4b06      	ldr	r3, [pc, #24]	@ (80115f8 <ComputeRxWindowParameters+0xbc>)
 80115e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80115e2:	4a08      	ldr	r2, [pc, #32]	@ (8011604 <ComputeRxWindowParameters+0xc8>)
 80115e4:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 80115e8:	4413      	add	r3, r2
 80115ea:	4a06      	ldr	r2, [pc, #24]	@ (8011604 <ComputeRxWindowParameters+0xc8>)
 80115ec:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 80115f0:	bf00      	nop
 80115f2:	3704      	adds	r7, #4
 80115f4:	46bd      	mov	sp, r7
 80115f6:	bd90      	pop	{r4, r7, pc}
 80115f8:	20001118 	.word	0x20001118
 80115fc:	20000f9c 	.word	0x20000f9c
 8011600:	20000fb4 	.word	0x20000fb4
 8011604:	20000be4 	.word	0x20000be4

08011608 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8011608:	b580      	push	{r7, lr}
 801160a:	b082      	sub	sp, #8
 801160c:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 801160e:	2300      	movs	r3, #0
 8011610:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8011612:	4b13      	ldr	r3, [pc, #76]	@ (8011660 <VerifyTxFrame+0x58>)
 8011614:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011618:	2b00      	cmp	r3, #0
 801161a:	d01b      	beq.n	8011654 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801161c:	1d3b      	adds	r3, r7, #4
 801161e:	4618      	mov	r0, r3
 8011620:	f002 ffd0 	bl	80145c4 <LoRaMacCommandsGetSizeSerializedCmds>
 8011624:	4603      	mov	r3, r0
 8011626:	2b00      	cmp	r3, #0
 8011628:	d001      	beq.n	801162e <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801162a:	2313      	movs	r3, #19
 801162c:	e013      	b.n	8011656 <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 801162e:	4b0d      	ldr	r3, [pc, #52]	@ (8011664 <VerifyTxFrame+0x5c>)
 8011630:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011634:	4a0a      	ldr	r2, [pc, #40]	@ (8011660 <VerifyTxFrame+0x58>)
 8011636:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 801163a:	687a      	ldr	r2, [r7, #4]
 801163c:	b2d2      	uxtb	r2, r2
 801163e:	4618      	mov	r0, r3
 8011640:	f7ff f91a 	bl	8010878 <ValidatePayloadLength>
 8011644:	4603      	mov	r3, r0
 8011646:	f083 0301 	eor.w	r3, r3, #1
 801164a:	b2db      	uxtb	r3, r3
 801164c:	2b00      	cmp	r3, #0
 801164e:	d001      	beq.n	8011654 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8011650:	2308      	movs	r3, #8
 8011652:	e000      	b.n	8011656 <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8011654:	2300      	movs	r3, #0
}
 8011656:	4618      	mov	r0, r3
 8011658:	3708      	adds	r7, #8
 801165a:	46bd      	mov	sp, r7
 801165c:	bd80      	pop	{r7, pc}
 801165e:	bf00      	nop
 8011660:	20001118 	.word	0x20001118
 8011664:	20000be4 	.word	0x20000be4

08011668 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8011668:	b580      	push	{r7, lr}
 801166a:	b082      	sub	sp, #8
 801166c:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 801166e:	4b18      	ldr	r3, [pc, #96]	@ (80116d0 <SerializeTxFrame+0x68>)
 8011670:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011674:	2b00      	cmp	r3, #0
 8011676:	d002      	beq.n	801167e <SerializeTxFrame+0x16>
 8011678:	2b04      	cmp	r3, #4
 801167a:	d011      	beq.n	80116a0 <SerializeTxFrame+0x38>
 801167c:	e021      	b.n	80116c2 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 801167e:	4815      	ldr	r0, [pc, #84]	@ (80116d4 <SerializeTxFrame+0x6c>)
 8011680:	f004 faca 	bl	8015c18 <LoRaMacSerializerJoinRequest>
 8011684:	4603      	mov	r3, r0
 8011686:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8011688:	79fb      	ldrb	r3, [r7, #7]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d001      	beq.n	8011692 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801168e:	2311      	movs	r3, #17
 8011690:	e01a      	b.n	80116c8 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011692:	4b0f      	ldr	r3, [pc, #60]	@ (80116d0 <SerializeTxFrame+0x68>)
 8011694:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011698:	461a      	mov	r2, r3
 801169a:	4b0d      	ldr	r3, [pc, #52]	@ (80116d0 <SerializeTxFrame+0x68>)
 801169c:	801a      	strh	r2, [r3, #0]
            break;
 801169e:	e012      	b.n	80116c6 <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 80116a0:	480c      	ldr	r0, [pc, #48]	@ (80116d4 <SerializeTxFrame+0x6c>)
 80116a2:	f004 fb3b 	bl	8015d1c <LoRaMacSerializerData>
 80116a6:	4603      	mov	r3, r0
 80116a8:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80116aa:	79fb      	ldrb	r3, [r7, #7]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d001      	beq.n	80116b4 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80116b0:	2311      	movs	r3, #17
 80116b2:	e009      	b.n	80116c8 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80116b4:	4b06      	ldr	r3, [pc, #24]	@ (80116d0 <SerializeTxFrame+0x68>)
 80116b6:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80116ba:	461a      	mov	r2, r3
 80116bc:	4b04      	ldr	r3, [pc, #16]	@ (80116d0 <SerializeTxFrame+0x68>)
 80116be:	801a      	strh	r2, [r3, #0]
            break;
 80116c0:	e001      	b.n	80116c6 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80116c2:	2303      	movs	r3, #3
 80116c4:	e000      	b.n	80116c8 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 80116c6:	2300      	movs	r3, #0
}
 80116c8:	4618      	mov	r0, r3
 80116ca:	3708      	adds	r7, #8
 80116cc:	46bd      	mov	sp, r7
 80116ce:	bd80      	pop	{r7, pc}
 80116d0:	20000be4 	.word	0x20000be4
 80116d4:	20000cec 	.word	0x20000cec

080116d8 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 80116d8:	b580      	push	{r7, lr}
 80116da:	b090      	sub	sp, #64	@ 0x40
 80116dc:	af02      	add	r7, sp, #8
 80116de:	4603      	mov	r3, r0
 80116e0:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80116e2:	2303      	movs	r3, #3
 80116e4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 80116e8:	f7ff ff06 	bl	80114f8 <CheckForClassBCollision>
 80116ec:	4603      	mov	r3, r0
 80116ee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 80116f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d002      	beq.n	8011700 <ScheduleTx+0x28>
    {
        return status;
 80116fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80116fe:	e092      	b.n	8011826 <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 8011700:	f000 f8f8 	bl	80118f4 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8011704:	f7ff ffb0 	bl	8011668 <SerializeTxFrame>
 8011708:	4603      	mov	r3, r0
 801170a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 801170e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011712:	2b00      	cmp	r3, #0
 8011714:	d002      	beq.n	801171c <ScheduleTx+0x44>
    {
        return status;
 8011716:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801171a:	e084      	b.n	8011826 <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 801171c:	4b44      	ldr	r3, [pc, #272]	@ (8011830 <ScheduleTx+0x158>)
 801171e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011720:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011722:	4b43      	ldr	r3, [pc, #268]	@ (8011830 <ScheduleTx+0x158>)
 8011724:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011728:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 801172a:	4b41      	ldr	r3, [pc, #260]	@ (8011830 <ScheduleTx+0x158>)
 801172c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8011730:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8011732:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8011736:	4618      	mov	r0, r3
 8011738:	f00d f8ae 	bl	801e898 <SysTimeGetMcuTime>
 801173c:	4638      	mov	r0, r7
 801173e:	4b3c      	ldr	r3, [pc, #240]	@ (8011830 <ScheduleTx+0x158>)
 8011740:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 8011744:	9200      	str	r2, [sp, #0]
 8011746:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 801174a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 801174e:	ca06      	ldmia	r2, {r1, r2}
 8011750:	f00d f803 	bl	801e75a <SysTimeSub>
 8011754:	f107 0320 	add.w	r3, r7, #32
 8011758:	463a      	mov	r2, r7
 801175a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801175e:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8011762:	4b33      	ldr	r3, [pc, #204]	@ (8011830 <ScheduleTx+0x158>)
 8011764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011766:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8011768:	2300      	movs	r3, #0
 801176a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 801176e:	2301      	movs	r3, #1
 8011770:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8011772:	4b30      	ldr	r3, [pc, #192]	@ (8011834 <ScheduleTx+0x15c>)
 8011774:	881b      	ldrh	r3, [r3, #0]
 8011776:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8011778:	4b2d      	ldr	r3, [pc, #180]	@ (8011830 <ScheduleTx+0x158>)
 801177a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801177e:	2b00      	cmp	r3, #0
 8011780:	d104      	bne.n	801178c <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8011782:	2301      	movs	r3, #1
 8011784:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8011788:	2300      	movs	r3, #0
 801178a:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 801178c:	4b28      	ldr	r3, [pc, #160]	@ (8011830 <ScheduleTx+0x158>)
 801178e:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011792:	f107 0114 	add.w	r1, r7, #20
 8011796:	4b28      	ldr	r3, [pc, #160]	@ (8011838 <ScheduleTx+0x160>)
 8011798:	9300      	str	r3, [sp, #0]
 801179a:	4b28      	ldr	r3, [pc, #160]	@ (801183c <ScheduleTx+0x164>)
 801179c:	4a28      	ldr	r2, [pc, #160]	@ (8011840 <ScheduleTx+0x168>)
 801179e:	f004 fe27 	bl	80163f0 <RegionNextChannel>
 80117a2:	4603      	mov	r3, r0
 80117a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 80117a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d025      	beq.n	80117fc <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 80117b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80117b4:	2b0b      	cmp	r3, #11
 80117b6:	d11e      	bne.n	80117f6 <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 80117b8:	4b1e      	ldr	r3, [pc, #120]	@ (8011834 <ScheduleTx+0x15c>)
 80117ba:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d01c      	beq.n	80117fc <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 80117c2:	7bfb      	ldrb	r3, [r7, #15]
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d013      	beq.n	80117f0 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 80117c8:	4b1a      	ldr	r3, [pc, #104]	@ (8011834 <ScheduleTx+0x15c>)
 80117ca:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80117ce:	f043 0320 	orr.w	r3, r3, #32
 80117d2:	4a18      	ldr	r2, [pc, #96]	@ (8011834 <ScheduleTx+0x15c>)
 80117d4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 80117d8:	4b16      	ldr	r3, [pc, #88]	@ (8011834 <ScheduleTx+0x15c>)
 80117da:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 80117de:	4619      	mov	r1, r3
 80117e0:	4818      	ldr	r0, [pc, #96]	@ (8011844 <ScheduleTx+0x16c>)
 80117e2:	f00d fd91 	bl	801f308 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 80117e6:	4817      	ldr	r0, [pc, #92]	@ (8011844 <ScheduleTx+0x16c>)
 80117e8:	f00d fcb0 	bl	801f14c <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 80117ec:	2300      	movs	r3, #0
 80117ee:	e01a      	b.n	8011826 <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 80117f0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80117f4:	e017      	b.n	8011826 <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 80117f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80117fa:	e014      	b.n	8011826 <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 80117fc:	f7ff fe9e 	bl	801153c <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8011800:	f7ff ff02 	bl	8011608 <VerifyTxFrame>
 8011804:	4603      	mov	r3, r0
 8011806:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 801180a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801180e:	2b00      	cmp	r3, #0
 8011810:	d002      	beq.n	8011818 <ScheduleTx+0x140>
    {
        return status;
 8011812:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011816:	e006      	b.n	8011826 <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8011818:	4b06      	ldr	r3, [pc, #24]	@ (8011834 <ScheduleTx+0x15c>)
 801181a:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 801181e:	4618      	mov	r0, r3
 8011820:	f000 fb74 	bl	8011f0c <SendFrameOnChannel>
 8011824:	4603      	mov	r3, r0
}
 8011826:	4618      	mov	r0, r3
 8011828:	3738      	adds	r7, #56	@ 0x38
 801182a:	46bd      	mov	sp, r7
 801182c:	bd80      	pop	{r7, pc}
 801182e:	bf00      	nop
 8011830:	20001118 	.word	0x20001118
 8011834:	20000be4 	.word	0x20000be4
 8011838:	20001148 	.word	0x20001148
 801183c:	20001078 	.word	0x20001078
 8011840:	20000fff 	.word	0x20000fff
 8011844:	20000f4c 	.word	0x20000f4c

08011848 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8011848:	b580      	push	{r7, lr}
 801184a:	b084      	sub	sp, #16
 801184c:	af00      	add	r7, sp, #0
 801184e:	4603      	mov	r3, r0
 8011850:	460a      	mov	r2, r1
 8011852:	71fb      	strb	r3, [r7, #7]
 8011854:	4613      	mov	r3, r2
 8011856:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011858:	2312      	movs	r3, #18
 801185a:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 801185c:	2300      	movs	r3, #0
 801185e:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8011860:	4b22      	ldr	r3, [pc, #136]	@ (80118ec <SecureFrame+0xa4>)
 8011862:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011866:	2b00      	cmp	r3, #0
 8011868:	d002      	beq.n	8011870 <SecureFrame+0x28>
 801186a:	2b04      	cmp	r3, #4
 801186c:	d011      	beq.n	8011892 <SecureFrame+0x4a>
 801186e:	e036      	b.n	80118de <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8011870:	481f      	ldr	r0, [pc, #124]	@ (80118f0 <SecureFrame+0xa8>)
 8011872:	f003 fda1 	bl	80153b8 <LoRaMacCryptoPrepareJoinRequest>
 8011876:	4603      	mov	r3, r0
 8011878:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 801187a:	7bfb      	ldrb	r3, [r7, #15]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d001      	beq.n	8011884 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8011880:	2311      	movs	r3, #17
 8011882:	e02f      	b.n	80118e4 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8011884:	4b19      	ldr	r3, [pc, #100]	@ (80118ec <SecureFrame+0xa4>)
 8011886:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801188a:	461a      	mov	r2, r3
 801188c:	4b17      	ldr	r3, [pc, #92]	@ (80118ec <SecureFrame+0xa4>)
 801188e:	801a      	strh	r2, [r3, #0]
            break;
 8011890:	e027      	b.n	80118e2 <SecureFrame+0x9a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011892:	f107 0308 	add.w	r3, r7, #8
 8011896:	4618      	mov	r0, r3
 8011898:	f003 fcc8 	bl	801522c <LoRaMacCryptoGetFCntUp>
 801189c:	4603      	mov	r3, r0
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d001      	beq.n	80118a6 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80118a2:	2312      	movs	r3, #18
 80118a4:	e01e      	b.n	80118e4 <SecureFrame+0x9c>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 80118a6:	4b11      	ldr	r3, [pc, #68]	@ (80118ec <SecureFrame+0xa4>)
 80118a8:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d002      	beq.n	80118b6 <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 80118b0:	68bb      	ldr	r3, [r7, #8]
 80118b2:	3b01      	subs	r3, #1
 80118b4:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 80118b6:	68b8      	ldr	r0, [r7, #8]
 80118b8:	79ba      	ldrb	r2, [r7, #6]
 80118ba:	79f9      	ldrb	r1, [r7, #7]
 80118bc:	4b0c      	ldr	r3, [pc, #48]	@ (80118f0 <SecureFrame+0xa8>)
 80118be:	f003 fea3 	bl	8015608 <LoRaMacCryptoSecureMessage>
 80118c2:	4603      	mov	r3, r0
 80118c4:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 80118c6:	7bfb      	ldrb	r3, [r7, #15]
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d001      	beq.n	80118d0 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80118cc:	2311      	movs	r3, #17
 80118ce:	e009      	b.n	80118e4 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80118d0:	4b06      	ldr	r3, [pc, #24]	@ (80118ec <SecureFrame+0xa4>)
 80118d2:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80118d6:	461a      	mov	r2, r3
 80118d8:	4b04      	ldr	r3, [pc, #16]	@ (80118ec <SecureFrame+0xa4>)
 80118da:	801a      	strh	r2, [r3, #0]
            break;
 80118dc:	e001      	b.n	80118e2 <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80118de:	2303      	movs	r3, #3
 80118e0:	e000      	b.n	80118e4 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 80118e2:	2300      	movs	r3, #0
}
 80118e4:	4618      	mov	r0, r3
 80118e6:	3710      	adds	r7, #16
 80118e8:	46bd      	mov	sp, r7
 80118ea:	bd80      	pop	{r7, pc}
 80118ec:	20000be4 	.word	0x20000be4
 80118f0:	20000cec 	.word	0x20000cec

080118f4 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 80118f4:	b480      	push	{r7}
 80118f6:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 80118f8:	4b09      	ldr	r3, [pc, #36]	@ (8011920 <CalculateBackOff+0x2c>)
 80118fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d10a      	bne.n	8011916 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8011900:	4b07      	ldr	r3, [pc, #28]	@ (8011920 <CalculateBackOff+0x2c>)
 8011902:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8011906:	3b01      	subs	r3, #1
 8011908:	4a06      	ldr	r2, [pc, #24]	@ (8011924 <CalculateBackOff+0x30>)
 801190a:	f8d2 241c 	ldr.w	r2, [r2, #1052]	@ 0x41c
 801190e:	fb02 f303 	mul.w	r3, r2, r3
 8011912:	4a03      	ldr	r2, [pc, #12]	@ (8011920 <CalculateBackOff+0x2c>)
 8011914:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8011916:	bf00      	nop
 8011918:	46bd      	mov	sp, r7
 801191a:	bc80      	pop	{r7}
 801191c:	4770      	bx	lr
 801191e:	bf00      	nop
 8011920:	20001118 	.word	0x20001118
 8011924:	20000be4 	.word	0x20000be4

08011928 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b082      	sub	sp, #8
 801192c:	af00      	add	r7, sp, #0
 801192e:	4603      	mov	r3, r0
 8011930:	7139      	strb	r1, [r7, #4]
 8011932:	71fb      	strb	r3, [r7, #7]
 8011934:	4613      	mov	r3, r2
 8011936:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8011938:	79fb      	ldrb	r3, [r7, #7]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d002      	beq.n	8011944 <RemoveMacCommands+0x1c>
 801193e:	79fb      	ldrb	r3, [r7, #7]
 8011940:	2b01      	cmp	r3, #1
 8011942:	d10d      	bne.n	8011960 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8011944:	79bb      	ldrb	r3, [r7, #6]
 8011946:	2b01      	cmp	r3, #1
 8011948:	d108      	bne.n	801195c <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 801194a:	793b      	ldrb	r3, [r7, #4]
 801194c:	f003 0320 	and.w	r3, r3, #32
 8011950:	b2db      	uxtb	r3, r3
 8011952:	2b00      	cmp	r3, #0
 8011954:	d004      	beq.n	8011960 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8011956:	f002 fe09 	bl	801456c <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 801195a:	e001      	b.n	8011960 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 801195c:	f002 fe06 	bl	801456c <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8011960:	bf00      	nop
 8011962:	3708      	adds	r7, #8
 8011964:	46bd      	mov	sp, r7
 8011966:	bd80      	pop	{r7, pc}

08011968 <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 8011968:	b5b0      	push	{r4, r5, r7, lr}
 801196a:	b092      	sub	sp, #72	@ 0x48
 801196c:	af00      	add	r7, sp, #0
 801196e:	4603      	mov	r3, r0
 8011970:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 8011972:	79fb      	ldrb	r3, [r7, #7]
 8011974:	f083 0301 	eor.w	r3, r3, #1
 8011978:	b2db      	uxtb	r3, r3
 801197a:	2b00      	cmp	r3, #0
 801197c:	d003      	beq.n	8011986 <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 801197e:	4b88      	ldr	r3, [pc, #544]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011980:	2200      	movs	r2, #0
 8011982:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8011986:	4b86      	ldr	r3, [pc, #536]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011988:	2200      	movs	r2, #0
 801198a:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 801198c:	4b85      	ldr	r3, [pc, #532]	@ (8011ba4 <ResetMacParameters+0x23c>)
 801198e:	2200      	movs	r2, #0
 8011990:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8011994:	4b83      	ldr	r3, [pc, #524]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011996:	2200      	movs	r2, #0
 8011998:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    MacCtx.ResponseTimeoutStartTime = 0;
 801199c:	4b81      	ldr	r3, [pc, #516]	@ (8011ba4 <ResetMacParameters+0x23c>)
 801199e:	2200      	movs	r2, #0
 80119a0:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 80119a4:	4b7e      	ldr	r3, [pc, #504]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119a6:	2200      	movs	r2, #0
 80119a8:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 80119ac:	4b7c      	ldr	r3, [pc, #496]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119ae:	2201      	movs	r2, #1
 80119b0:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 80119b4:	4b7a      	ldr	r3, [pc, #488]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119b6:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 80119ba:	4b79      	ldr	r3, [pc, #484]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 80119c0:	4b77      	ldr	r3, [pc, #476]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119c2:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 80119c6:	4b76      	ldr	r3, [pc, #472]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119c8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 80119cc:	4b74      	ldr	r3, [pc, #464]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119ce:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 80119d2:	4b73      	ldr	r3, [pc, #460]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119d4:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 80119d8:	4b71      	ldr	r3, [pc, #452]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119da:	4a71      	ldr	r2, [pc, #452]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119dc:	336c      	adds	r3, #108	@ 0x6c
 80119de:	32b4      	adds	r2, #180	@ 0xb4
 80119e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80119e4:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 80119e8:	4b6d      	ldr	r3, [pc, #436]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119ea:	4a6d      	ldr	r2, [pc, #436]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119ec:	3374      	adds	r3, #116	@ 0x74
 80119ee:	32bc      	adds	r2, #188	@ 0xbc
 80119f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80119f4:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 80119f8:	4b69      	ldr	r3, [pc, #420]	@ (8011ba0 <ResetMacParameters+0x238>)
 80119fa:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 80119fe:	4b68      	ldr	r3, [pc, #416]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a00:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8011a04:	4b66      	ldr	r3, [pc, #408]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a06:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 8011a0a:	4b65      	ldr	r3, [pc, #404]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a0c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8011a10:	4b63      	ldr	r3, [pc, #396]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a12:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8011a16:	4a62      	ldr	r2, [pc, #392]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8011a1c:	4b60      	ldr	r3, [pc, #384]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a1e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8011a22:	4a5f      	ldr	r2, [pc, #380]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a24:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8011a28:	4b5d      	ldr	r3, [pc, #372]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a2a:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8011a2e:	4b5c      	ldr	r3, [pc, #368]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a30:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8011a34:	4b5a      	ldr	r3, [pc, #360]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a36:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8011a3a:	4b59      	ldr	r3, [pc, #356]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a3c:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 8011a40:	4b58      	ldr	r3, [pc, #352]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011a42:	2200      	movs	r2, #0
 8011a44:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    Nvm.MacGroup1.SrvAckRequested = false;
 8011a48:	4b55      	ldr	r3, [pc, #340]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a4a:	2200      	movs	r2, #0
 8011a4c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8011a50:	4b53      	ldr	r3, [pc, #332]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a52:	2200      	movs	r2, #0
 8011a54:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Nvm.MacGroup2.DownlinkReceived = false;
 8011a58:	4b51      	ldr	r3, [pc, #324]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a5a:	2200      	movs	r2, #0
 8011a5c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8011a60:	4b4f      	ldr	r3, [pc, #316]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a62:	2200      	movs	r2, #0
 8011a64:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 8011a68:	4b4d      	ldr	r3, [pc, #308]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a6a:	2200      	movs	r2, #0
 8011a6c:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.ForceRejoinType = 0;
 8011a70:	4b4b      	ldr	r3, [pc, #300]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a72:	2200      	movs	r2, #0
 8011a74:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 8011a78:	4b49      	ldr	r3, [pc, #292]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8011a80:	4b47      	ldr	r3, [pc, #284]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a82:	2200      	movs	r2, #0
 8011a84:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 8011a88:	4b45      	ldr	r3, [pc, #276]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a8a:	2200      	movs	r2, #0
 8011a8c:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 8011a90:	4b43      	ldr	r3, [pc, #268]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a92:	2200      	movs	r2, #0
 8011a94:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 8011a98:	4b41      	ldr	r3, [pc, #260]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011a9a:	2200      	movs	r2, #0
 8011a9c:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8011aa0:	2301      	movs	r3, #1
 8011aa2:	763b      	strb	r3, [r7, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011aa4:	4b40      	ldr	r3, [pc, #256]	@ (8011ba8 <ResetMacParameters+0x240>)
 8011aa6:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011aa8:	4b40      	ldr	r3, [pc, #256]	@ (8011bac <ResetMacParameters+0x244>)
 8011aaa:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
 8011aac:	4b40      	ldr	r3, [pc, #256]	@ (8011bb0 <ResetMacParameters+0x248>)
 8011aae:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011ab2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011ab6:	f107 020c 	add.w	r2, r7, #12
 8011aba:	4611      	mov	r1, r2
 8011abc:	4618      	mov	r0, r3
 8011abe:	f004 fa88 	bl	8015fd2 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8011ac2:	4b38      	ldr	r3, [pc, #224]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011ac4:	2200      	movs	r2, #0
 8011ac6:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8011aca:	4b36      	ldr	r3, [pc, #216]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011acc:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8011ad0:	4b34      	ldr	r3, [pc, #208]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011ad2:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8011ad6:	4b32      	ldr	r3, [pc, #200]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011ad8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ada:	4a32      	ldr	r2, [pc, #200]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011adc:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011ae0:	4b2f      	ldr	r3, [pc, #188]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011ae2:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8011ae6:	4b2f      	ldr	r3, [pc, #188]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011ae8:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8011aec:	4b2c      	ldr	r3, [pc, #176]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011aee:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8011af2:	4b2c      	ldr	r3, [pc, #176]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011af4:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8011af8:	4b2a      	ldr	r3, [pc, #168]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011afa:	2200      	movs	r2, #0
 8011afc:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8011b00:	4b28      	ldr	r3, [pc, #160]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011b02:	2201      	movs	r2, #1
 8011b04:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011b08:	4b25      	ldr	r3, [pc, #148]	@ (8011ba0 <ResetMacParameters+0x238>)
 8011b0a:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8011b0e:	4b25      	ldr	r3, [pc, #148]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011b10:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8011b14:	4a23      	ldr	r2, [pc, #140]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011b16:	4b23      	ldr	r3, [pc, #140]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011b18:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8011b1c:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 8011b20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011b22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011b24:	e895 0003 	ldmia.w	r5, {r0, r1}
 8011b28:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011b2e:	2201      	movs	r2, #1
 8011b30:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011b34:	4b1b      	ldr	r3, [pc, #108]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011b36:	2202      	movs	r2, #2
 8011b38:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8011b3c:	2300      	movs	r3, #0
 8011b3e:	643b      	str	r3, [r7, #64]	@ 0x40
    classBCallbacks.MacProcessNotify = NULL;
 8011b40:	2300      	movs	r3, #0
 8011b42:	647b      	str	r3, [r7, #68]	@ 0x44

    if( MacCtx.MacCallbacks != NULL )
 8011b44:	4b17      	ldr	r3, [pc, #92]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011b46:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d009      	beq.n	8011b62 <ResetMacParameters+0x1fa>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8011b4e:	4b15      	ldr	r3, [pc, #84]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011b50:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011b54:	685b      	ldr	r3, [r3, #4]
 8011b56:	643b      	str	r3, [r7, #64]	@ 0x40
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8011b58:	4b12      	ldr	r3, [pc, #72]	@ (8011ba4 <ResetMacParameters+0x23c>)
 8011b5a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011b5e:	695b      	ldr	r3, [r3, #20]
 8011b60:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8011b62:	4b14      	ldr	r3, [pc, #80]	@ (8011bb4 <ResetMacParameters+0x24c>)
 8011b64:	61fb      	str	r3, [r7, #28]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8011b66:	4b14      	ldr	r3, [pc, #80]	@ (8011bb8 <ResetMacParameters+0x250>)
 8011b68:	623b      	str	r3, [r7, #32]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8011b6a:	4b14      	ldr	r3, [pc, #80]	@ (8011bbc <ResetMacParameters+0x254>)
 8011b6c:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8011b6e:	4b14      	ldr	r3, [pc, #80]	@ (8011bc0 <ResetMacParameters+0x258>)
 8011b70:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8011b72:	4b14      	ldr	r3, [pc, #80]	@ (8011bc4 <ResetMacParameters+0x25c>)
 8011b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8011b76:	4b14      	ldr	r3, [pc, #80]	@ (8011bc8 <ResetMacParameters+0x260>)
 8011b78:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 8011b7a:	4b14      	ldr	r3, [pc, #80]	@ (8011bcc <ResetMacParameters+0x264>)
 8011b7c:	637b      	str	r3, [r7, #52]	@ 0x34
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 8011b7e:	4b14      	ldr	r3, [pc, #80]	@ (8011bd0 <ResetMacParameters+0x268>)
 8011b80:	63bb      	str	r3, [r7, #56]	@ 0x38
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8011b82:	4b14      	ldr	r3, [pc, #80]	@ (8011bd4 <ResetMacParameters+0x26c>)
 8011b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8011b86:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8011b8a:	f107 031c 	add.w	r3, r7, #28
 8011b8e:	4a12      	ldr	r2, [pc, #72]	@ (8011bd8 <ResetMacParameters+0x270>)
 8011b90:	4618      	mov	r0, r3
 8011b92:	f002 f9f8 	bl	8013f86 <LoRaMacClassBInit>
}
 8011b96:	bf00      	nop
 8011b98:	3748      	adds	r7, #72	@ 0x48
 8011b9a:	46bd      	mov	sp, r7
 8011b9c:	bdb0      	pop	{r4, r5, r7, pc}
 8011b9e:	bf00      	nop
 8011ba0:	20001118 	.word	0x20001118
 8011ba4:	20000be4 	.word	0x20000be4
 8011ba8:	2000133c 	.word	0x2000133c
 8011bac:	20001350 	.word	0x20001350
 8011bb0:	20001cb0 	.word	0x20001cb0
 8011bb4:	2000104c 	.word	0x2000104c
 8011bb8:	20001004 	.word	0x20001004
 8011bbc:	20001038 	.word	0x20001038
 8011bc0:	20001075 	.word	0x20001075
 8011bc4:	200011fc 	.word	0x200011fc
 8011bc8:	20001160 	.word	0x20001160
 8011bcc:	20001164 	.word	0x20001164
 8011bd0:	20001200 	.word	0x20001200
 8011bd4:	20001248 	.word	0x20001248
 8011bd8:	200016cc 	.word	0x200016cc

08011bdc <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8011bdc:	b580      	push	{r7, lr}
 8011bde:	b082      	sub	sp, #8
 8011be0:	af00      	add	r7, sp, #0
 8011be2:	6078      	str	r0, [r7, #4]
 8011be4:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8011be6:	6878      	ldr	r0, [r7, #4]
 8011be8:	f00d fb1e 	bl	801f228 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8011bec:	4b11      	ldr	r3, [pc, #68]	@ (8011c34 <RxWindowSetup+0x58>)
 8011bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011bf0:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8011bf2:	4b11      	ldr	r3, [pc, #68]	@ (8011c38 <RxWindowSetup+0x5c>)
 8011bf4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011bf8:	4a10      	ldr	r2, [pc, #64]	@ (8011c3c <RxWindowSetup+0x60>)
 8011bfa:	6839      	ldr	r1, [r7, #0]
 8011bfc:	4618      	mov	r0, r3
 8011bfe:	f004 faab 	bl	8016158 <RegionRxConfig>
 8011c02:	4603      	mov	r3, r0
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d010      	beq.n	8011c2a <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8011c08:	4b0d      	ldr	r3, [pc, #52]	@ (8011c40 <RxWindowSetup+0x64>)
 8011c0a:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 8011c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8011c40 <RxWindowSetup+0x64>)
 8011c10:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8011c14:	4b07      	ldr	r3, [pc, #28]	@ (8011c34 <RxWindowSetup+0x58>)
 8011c16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011c18:	4a07      	ldr	r2, [pc, #28]	@ (8011c38 <RxWindowSetup+0x5c>)
 8011c1a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8011c1c:	4610      	mov	r0, r2
 8011c1e:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8011c20:	683b      	ldr	r3, [r7, #0]
 8011c22:	7cda      	ldrb	r2, [r3, #19]
 8011c24:	4b06      	ldr	r3, [pc, #24]	@ (8011c40 <RxWindowSetup+0x64>)
 8011c26:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 8011c2a:	bf00      	nop
 8011c2c:	3708      	adds	r7, #8
 8011c2e:	46bd      	mov	sp, r7
 8011c30:	bd80      	pop	{r7, pc}
 8011c32:	bf00      	nop
 8011c34:	08023b7c 	.word	0x08023b7c
 8011c38:	20001118 	.word	0x20001118
 8011c3c:	20001008 	.word	0x20001008
 8011c40:	20000be4 	.word	0x20000be4

08011c44 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8011c44:	b590      	push	{r4, r7, lr}
 8011c46:	b083      	sub	sp, #12
 8011c48:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011c4a:	4b1e      	ldr	r3, [pc, #120]	@ (8011cc4 <OpenContinuousRxCWindow+0x80>)
 8011c4c:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8011c50:	4b1c      	ldr	r3, [pc, #112]	@ (8011cc4 <OpenContinuousRxCWindow+0x80>)
 8011c52:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011c56:	b259      	sxtb	r1, r3
 8011c58:	4b1a      	ldr	r3, [pc, #104]	@ (8011cc4 <OpenContinuousRxCWindow+0x80>)
 8011c5a:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011c5e:	4b19      	ldr	r3, [pc, #100]	@ (8011cc4 <OpenContinuousRxCWindow+0x80>)
 8011c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011c62:	4c19      	ldr	r4, [pc, #100]	@ (8011cc8 <OpenContinuousRxCWindow+0x84>)
 8011c64:	9400      	str	r4, [sp, #0]
 8011c66:	f004 fa46 	bl	80160f6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011c6a:	4b18      	ldr	r3, [pc, #96]	@ (8011ccc <OpenContinuousRxCWindow+0x88>)
 8011c6c:	2202      	movs	r2, #2
 8011c6e:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011c72:	4b14      	ldr	r3, [pc, #80]	@ (8011cc4 <OpenContinuousRxCWindow+0x80>)
 8011c74:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8011c78:	4b14      	ldr	r3, [pc, #80]	@ (8011ccc <OpenContinuousRxCWindow+0x88>)
 8011c7a:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011c7e:	4b13      	ldr	r3, [pc, #76]	@ (8011ccc <OpenContinuousRxCWindow+0x88>)
 8011c80:	2201      	movs	r2, #1
 8011c82:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8011c86:	4b0f      	ldr	r3, [pc, #60]	@ (8011cc4 <OpenContinuousRxCWindow+0x80>)
 8011c88:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c8c:	4a10      	ldr	r2, [pc, #64]	@ (8011cd0 <OpenContinuousRxCWindow+0x8c>)
 8011c8e:	490e      	ldr	r1, [pc, #56]	@ (8011cc8 <OpenContinuousRxCWindow+0x84>)
 8011c90:	4618      	mov	r0, r3
 8011c92:	f004 fa61 	bl	8016158 <RegionRxConfig>
 8011c96:	4603      	mov	r3, r0
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d00f      	beq.n	8011cbc <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8011c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8011ccc <OpenContinuousRxCWindow+0x88>)
 8011c9e:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 8011ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8011ccc <OpenContinuousRxCWindow+0x88>)
 8011ca4:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( 0 ); // Continuous mode
 8011ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8011cd4 <OpenContinuousRxCWindow+0x90>)
 8011caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cac:	2000      	movs	r0, #0
 8011cae:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8011cb0:	4b06      	ldr	r3, [pc, #24]	@ (8011ccc <OpenContinuousRxCWindow+0x88>)
 8011cb2:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 8011cb6:	4b05      	ldr	r3, [pc, #20]	@ (8011ccc <OpenContinuousRxCWindow+0x88>)
 8011cb8:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 8011cbc:	bf00      	nop
 8011cbe:	3704      	adds	r7, #4
 8011cc0:	46bd      	mov	sp, r7
 8011cc2:	bd90      	pop	{r4, r7, pc}
 8011cc4:	20001118 	.word	0x20001118
 8011cc8:	20000fcc 	.word	0x20000fcc
 8011ccc:	20000be4 	.word	0x20000be4
 8011cd0:	20001008 	.word	0x20001008
 8011cd4:	08023b7c 	.word	0x08023b7c

08011cd8 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b088      	sub	sp, #32
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	60f8      	str	r0, [r7, #12]
 8011ce0:	60b9      	str	r1, [r7, #8]
 8011ce2:	603b      	str	r3, [r7, #0]
 8011ce4:	4613      	mov	r3, r2
 8011ce6:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8011ce8:	4b81      	ldr	r3, [pc, #516]	@ (8011ef0 <PrepareFrame+0x218>)
 8011cea:	2200      	movs	r2, #0
 8011cec:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8011cee:	4b80      	ldr	r3, [pc, #512]	@ (8011ef0 <PrepareFrame+0x218>)
 8011cf0:	2200      	movs	r2, #0
 8011cf2:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    uint32_t fCntUp = 0;
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8011cfa:	2300      	movs	r3, #0
 8011cfc:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8011cfe:	2300      	movs	r3, #0
 8011d00:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8011d02:	683b      	ldr	r3, [r7, #0]
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d101      	bne.n	8011d0c <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8011d08:	2300      	movs	r3, #0
 8011d0a:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8011d0c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011d0e:	461a      	mov	r2, r3
 8011d10:	6839      	ldr	r1, [r7, #0]
 8011d12:	4878      	ldr	r0, [pc, #480]	@ (8011ef4 <PrepareFrame+0x21c>)
 8011d14:	f009 f93b 	bl	801af8e <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8011d18:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011d1a:	b2da      	uxtb	r2, r3
 8011d1c:	4b74      	ldr	r3, [pc, #464]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d1e:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	781a      	ldrb	r2, [r3, #0]
 8011d26:	4b72      	ldr	r3, [pc, #456]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d28:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	781b      	ldrb	r3, [r3, #0]
 8011d2e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8011d32:	b2db      	uxtb	r3, r3
 8011d34:	2b07      	cmp	r3, #7
 8011d36:	f000 80b9 	beq.w	8011eac <PrepareFrame+0x1d4>
 8011d3a:	2b07      	cmp	r3, #7
 8011d3c:	f300 80ce 	bgt.w	8011edc <PrepareFrame+0x204>
 8011d40:	2b02      	cmp	r3, #2
 8011d42:	d006      	beq.n	8011d52 <PrepareFrame+0x7a>
 8011d44:	2b04      	cmp	r3, #4
 8011d46:	f040 80c9 	bne.w	8011edc <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8011d4a:	4b69      	ldr	r3, [pc, #420]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d4c:	2201      	movs	r2, #1
 8011d4e:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8011d52:	4b67      	ldr	r3, [pc, #412]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d54:	2204      	movs	r2, #4
 8011d56:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8011d5a:	4b65      	ldr	r3, [pc, #404]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d5c:	4a66      	ldr	r2, [pc, #408]	@ (8011ef8 <PrepareFrame+0x220>)
 8011d5e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8011d62:	4b63      	ldr	r3, [pc, #396]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d64:	22ff      	movs	r2, #255	@ 0xff
 8011d66:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	781a      	ldrb	r2, [r3, #0]
 8011d6e:	4b60      	ldr	r3, [pc, #384]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d70:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8011d74:	4a5e      	ldr	r2, [pc, #376]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d76:	79fb      	ldrb	r3, [r7, #7]
 8011d78:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8011d7c:	4b5f      	ldr	r3, [pc, #380]	@ (8011efc <PrepareFrame+0x224>)
 8011d7e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8011d82:	4a5b      	ldr	r2, [pc, #364]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d84:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011d88:	68bb      	ldr	r3, [r7, #8]
 8011d8a:	781a      	ldrb	r2, [r3, #0]
 8011d8c:	4b58      	ldr	r3, [pc, #352]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d8e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8011d92:	4b57      	ldr	r3, [pc, #348]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d94:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8011d98:	4b55      	ldr	r3, [pc, #340]	@ (8011ef0 <PrepareFrame+0x218>)
 8011d9a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8011d9e:	4b54      	ldr	r3, [pc, #336]	@ (8011ef0 <PrepareFrame+0x218>)
 8011da0:	4a54      	ldr	r2, [pc, #336]	@ (8011ef4 <PrepareFrame+0x21c>)
 8011da2:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011da6:	f107 0318 	add.w	r3, r7, #24
 8011daa:	4618      	mov	r0, r3
 8011dac:	f003 fa3e 	bl	801522c <LoRaMacCryptoGetFCntUp>
 8011db0:	4603      	mov	r3, r0
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d001      	beq.n	8011dba <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8011db6:	2312      	movs	r3, #18
 8011db8:	e096      	b.n	8011ee8 <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8011dba:	69bb      	ldr	r3, [r7, #24]
 8011dbc:	b29a      	uxth	r2, r3
 8011dbe:	4b4c      	ldr	r3, [pc, #304]	@ (8011ef0 <PrepareFrame+0x218>)
 8011dc0:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
 8011dc4:	4b4a      	ldr	r3, [pc, #296]	@ (8011ef0 <PrepareFrame+0x218>)
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8011dcc:	4b48      	ldr	r3, [pc, #288]	@ (8011ef0 <PrepareFrame+0x218>)
 8011dce:	2200      	movs	r2, #0
 8011dd0:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8011dd4:	69bb      	ldr	r3, [r7, #24]
 8011dd6:	4a46      	ldr	r2, [pc, #280]	@ (8011ef0 <PrepareFrame+0x218>)
 8011dd8:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011ddc:	f107 0314 	add.w	r3, r7, #20
 8011de0:	4618      	mov	r0, r3
 8011de2:	f002 fbef 	bl	80145c4 <LoRaMacCommandsGetSizeSerializedCmds>
 8011de6:	4603      	mov	r3, r0
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d001      	beq.n	8011df0 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011dec:	2313      	movs	r3, #19
 8011dee:	e07b      	b.n	8011ee8 <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 8011df0:	697b      	ldr	r3, [r7, #20]
 8011df2:	2b00      	cmp	r3, #0
 8011df4:	d074      	beq.n	8011ee0 <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 8011df6:	4b41      	ldr	r3, [pc, #260]	@ (8011efc <PrepareFrame+0x224>)
 8011df8:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011dfc:	4618      	mov	r0, r3
 8011dfe:	f7fe fd13 	bl	8010828 <GetMaxAppPayloadWithoutFOptsLength>
 8011e02:	4603      	mov	r3, r0
 8011e04:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8011e06:	4b3a      	ldr	r3, [pc, #232]	@ (8011ef0 <PrepareFrame+0x218>)
 8011e08:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011e0c:	2b00      	cmp	r3, #0
 8011e0e:	d01d      	beq.n	8011e4c <PrepareFrame+0x174>
 8011e10:	697b      	ldr	r3, [r7, #20]
 8011e12:	2b0f      	cmp	r3, #15
 8011e14:	d81a      	bhi.n	8011e4c <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8011e16:	f107 0314 	add.w	r3, r7, #20
 8011e1a:	4a39      	ldr	r2, [pc, #228]	@ (8011f00 <PrepareFrame+0x228>)
 8011e1c:	4619      	mov	r1, r3
 8011e1e:	200f      	movs	r0, #15
 8011e20:	f002 fbe6 	bl	80145f0 <LoRaMacCommandsSerializeCmds>
 8011e24:	4603      	mov	r3, r0
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d001      	beq.n	8011e2e <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011e2a:	2313      	movs	r3, #19
 8011e2c:	e05c      	b.n	8011ee8 <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8011e2e:	697b      	ldr	r3, [r7, #20]
 8011e30:	f003 030f 	and.w	r3, r3, #15
 8011e34:	b2d9      	uxtb	r1, r3
 8011e36:	68ba      	ldr	r2, [r7, #8]
 8011e38:	7813      	ldrb	r3, [r2, #0]
 8011e3a:	f361 0303 	bfi	r3, r1, #0, #4
 8011e3e:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011e40:	68bb      	ldr	r3, [r7, #8]
 8011e42:	781a      	ldrb	r2, [r3, #0]
 8011e44:	4b2a      	ldr	r3, [pc, #168]	@ (8011ef0 <PrepareFrame+0x218>)
 8011e46:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8011e4a:	e049      	b.n	8011ee0 <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8011e4c:	4b28      	ldr	r3, [pc, #160]	@ (8011ef0 <PrepareFrame+0x218>)
 8011e4e:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d010      	beq.n	8011e78 <PrepareFrame+0x1a0>
 8011e56:	697b      	ldr	r3, [r7, #20]
 8011e58:	2b0f      	cmp	r3, #15
 8011e5a:	d90d      	bls.n	8011e78 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011e5c:	7ffb      	ldrb	r3, [r7, #31]
 8011e5e:	f107 0114 	add.w	r1, r7, #20
 8011e62:	4a28      	ldr	r2, [pc, #160]	@ (8011f04 <PrepareFrame+0x22c>)
 8011e64:	4618      	mov	r0, r3
 8011e66:	f002 fbc3 	bl	80145f0 <LoRaMacCommandsSerializeCmds>
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d001      	beq.n	8011e74 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011e70:	2313      	movs	r3, #19
 8011e72:	e039      	b.n	8011ee8 <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8011e74:	230a      	movs	r3, #10
 8011e76:	e037      	b.n	8011ee8 <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011e78:	7ffb      	ldrb	r3, [r7, #31]
 8011e7a:	f107 0114 	add.w	r1, r7, #20
 8011e7e:	4a21      	ldr	r2, [pc, #132]	@ (8011f04 <PrepareFrame+0x22c>)
 8011e80:	4618      	mov	r0, r3
 8011e82:	f002 fbb5 	bl	80145f0 <LoRaMacCommandsSerializeCmds>
 8011e86:	4603      	mov	r3, r0
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d001      	beq.n	8011e90 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011e8c:	2313      	movs	r3, #19
 8011e8e:	e02b      	b.n	8011ee8 <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8011e90:	4b17      	ldr	r3, [pc, #92]	@ (8011ef0 <PrepareFrame+0x218>)
 8011e92:	2200      	movs	r2, #0
 8011e94:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8011e98:	4b15      	ldr	r3, [pc, #84]	@ (8011ef0 <PrepareFrame+0x218>)
 8011e9a:	4a1a      	ldr	r2, [pc, #104]	@ (8011f04 <PrepareFrame+0x22c>)
 8011e9c:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8011ea0:	697b      	ldr	r3, [r7, #20]
 8011ea2:	b2da      	uxtb	r2, r3
 8011ea4:	4b12      	ldr	r3, [pc, #72]	@ (8011ef0 <PrepareFrame+0x218>)
 8011ea6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 8011eaa:	e019      	b.n	8011ee0 <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8011eac:	683b      	ldr	r3, [r7, #0]
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	d018      	beq.n	8011ee4 <PrepareFrame+0x20c>
 8011eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8011ef0 <PrepareFrame+0x218>)
 8011eb4:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d013      	beq.n	8011ee4 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8011ebc:	4812      	ldr	r0, [pc, #72]	@ (8011f08 <PrepareFrame+0x230>)
 8011ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8011ef0 <PrepareFrame+0x218>)
 8011ec0:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011ec4:	461a      	mov	r2, r3
 8011ec6:	6839      	ldr	r1, [r7, #0]
 8011ec8:	f009 f861 	bl	801af8e <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8011ecc:	4b08      	ldr	r3, [pc, #32]	@ (8011ef0 <PrepareFrame+0x218>)
 8011ece:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011ed2:	3301      	adds	r3, #1
 8011ed4:	b29a      	uxth	r2, r3
 8011ed6:	4b06      	ldr	r3, [pc, #24]	@ (8011ef0 <PrepareFrame+0x218>)
 8011ed8:	801a      	strh	r2, [r3, #0]
            }
            break;
 8011eda:	e003      	b.n	8011ee4 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011edc:	2302      	movs	r3, #2
 8011ede:	e003      	b.n	8011ee8 <PrepareFrame+0x210>
            break;
 8011ee0:	bf00      	nop
 8011ee2:	e000      	b.n	8011ee6 <PrepareFrame+0x20e>
            break;
 8011ee4:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8011ee6:	2300      	movs	r3, #0
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3720      	adds	r7, #32
 8011eec:	46bd      	mov	sp, r7
 8011eee:	bd80      	pop	{r7, pc}
 8011ef0:	20000be4 	.word	0x20000be4
 8011ef4:	20000d1c 	.word	0x20000d1c
 8011ef8:	20000be6 	.word	0x20000be6
 8011efc:	20001118 	.word	0x20001118
 8011f00:	20000cfc 	.word	0x20000cfc
 8011f04:	20001098 	.word	0x20001098
 8011f08:	20000be7 	.word	0x20000be7

08011f0c <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	b08a      	sub	sp, #40	@ 0x28
 8011f10:	af00      	add	r7, sp, #0
 8011f12:	4603      	mov	r3, r0
 8011f14:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011f16:	2303      	movs	r3, #3
 8011f18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8011f1c:	2300      	movs	r3, #0
 8011f1e:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8011f20:	79fb      	ldrb	r3, [r7, #7]
 8011f22:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011f24:	4b4b      	ldr	r3, [pc, #300]	@ (8012054 <SendFrameOnChannel+0x148>)
 8011f26:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011f2a:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011f2c:	4b49      	ldr	r3, [pc, #292]	@ (8012054 <SendFrameOnChannel+0x148>)
 8011f2e:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8011f32:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8011f34:	4b47      	ldr	r3, [pc, #284]	@ (8012054 <SendFrameOnChannel+0x148>)
 8011f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f3a:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8011f3c:	4b45      	ldr	r3, [pc, #276]	@ (8012054 <SendFrameOnChannel+0x148>)
 8011f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011f42:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8011f44:	4b44      	ldr	r3, [pc, #272]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011f46:	881b      	ldrh	r3, [r3, #0]
 8011f48:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011f4a:	4b42      	ldr	r3, [pc, #264]	@ (8012054 <SendFrameOnChannel+0x148>)
 8011f4c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011f50:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8011f52:	4b40      	ldr	r3, [pc, #256]	@ (8012054 <SendFrameOnChannel+0x148>)
 8011f54:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011f58:	f107 020f 	add.w	r2, r7, #15
 8011f5c:	f107 0110 	add.w	r1, r7, #16
 8011f60:	4b3e      	ldr	r3, [pc, #248]	@ (801205c <SendFrameOnChannel+0x150>)
 8011f62:	f004 f921 	bl	80161a8 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011f66:	4b3c      	ldr	r3, [pc, #240]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011f68:	2201      	movs	r2, #1
 8011f6a:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011f6e:	4b39      	ldr	r3, [pc, #228]	@ (8012054 <SendFrameOnChannel+0x148>)
 8011f70:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011f74:	b2da      	uxtb	r2, r3
 8011f76:	4b38      	ldr	r3, [pc, #224]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011f78:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8011f7c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8011f80:	4b35      	ldr	r3, [pc, #212]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011f82:	f883 2443 	strb.w	r2, [r3, #1091]	@ 0x443
    MacCtx.McpsConfirm.Channel = channel;
 8011f86:	79fb      	ldrb	r3, [r7, #7]
 8011f88:	4a33      	ldr	r2, [pc, #204]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011f8a:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011f8e:	4b32      	ldr	r3, [pc, #200]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011f90:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8011f94:	4a30      	ldr	r2, [pc, #192]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011f96:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011f9c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8011fa0:	4a2d      	ldr	r2, [pc, #180]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011fa2:	f8c2 3458 	str.w	r3, [r2, #1112]	@ 0x458

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8011fa6:	f002 f85a 	bl	801405e <LoRaMacClassBIsBeaconModeActive>
 8011faa:	4603      	mov	r3, r0
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d00b      	beq.n	8011fc8 <SendFrameOnChannel+0xbc>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8011fb0:	4b29      	ldr	r3, [pc, #164]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011fb2:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8011fb6:	4618      	mov	r0, r3
 8011fb8:	f002 f8bc 	bl	8014134 <LoRaMacClassBIsUplinkCollision>
 8011fbc:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8011fbe:	6a3b      	ldr	r3, [r7, #32]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d001      	beq.n	8011fc8 <SendFrameOnChannel+0xbc>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8011fc4:	2310      	movs	r3, #16
 8011fc6:	e040      	b.n	801204a <SendFrameOnChannel+0x13e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011fc8:	4b22      	ldr	r3, [pc, #136]	@ (8012054 <SendFrameOnChannel+0x148>)
 8011fca:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011fce:	2b01      	cmp	r3, #1
 8011fd0:	d101      	bne.n	8011fd6 <SendFrameOnChannel+0xca>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8011fd2:	f002 f8b9 	bl	8014148 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8011fd6:	f002 f853 	bl	8014080 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8011fda:	4b1e      	ldr	r3, [pc, #120]	@ (8012054 <SendFrameOnChannel+0x148>)
 8011fdc:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011fe0:	b2db      	uxtb	r3, r3
 8011fe2:	4a1d      	ldr	r2, [pc, #116]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8011fe4:	f892 241b 	ldrb.w	r2, [r2, #1051]	@ 0x41b
 8011fe8:	4611      	mov	r1, r2
 8011fea:	4618      	mov	r0, r3
 8011fec:	f7ff fc2c 	bl	8011848 <SecureFrame>
 8011ff0:	4603      	mov	r3, r0
 8011ff2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 8011ff6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d002      	beq.n	8012004 <SendFrameOnChannel+0xf8>
    {
        return status;
 8011ffe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012002:	e022      	b.n	801204a <SendFrameOnChannel+0x13e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8012004:	4b14      	ldr	r3, [pc, #80]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8012006:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801200a:	f043 0302 	orr.w	r3, r3, #2
 801200e:	4a12      	ldr	r2, [pc, #72]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8012010:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.ChannelsNbTransCounter++;
 8012014:	4b10      	ldr	r3, [pc, #64]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8012016:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801201a:	3301      	adds	r3, #1
 801201c:	b2da      	uxtb	r2, r3
 801201e:	4b0e      	ldr	r3, [pc, #56]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8012020:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 8012024:	4b0c      	ldr	r3, [pc, #48]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8012026:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 801202a:	4b0b      	ldr	r3, [pc, #44]	@ (8012058 <SendFrameOnChannel+0x14c>)
 801202c:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.ResponseTimeoutStartTime = 0;
 8012030:	4b09      	ldr	r3, [pc, #36]	@ (8012058 <SendFrameOnChannel+0x14c>)
 8012032:	2200      	movs	r2, #0
 8012034:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8012038:	4b09      	ldr	r3, [pc, #36]	@ (8012060 <SendFrameOnChannel+0x154>)
 801203a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801203c:	4a06      	ldr	r2, [pc, #24]	@ (8012058 <SendFrameOnChannel+0x14c>)
 801203e:	8812      	ldrh	r2, [r2, #0]
 8012040:	b2d2      	uxtb	r2, r2
 8012042:	4611      	mov	r1, r2
 8012044:	4807      	ldr	r0, [pc, #28]	@ (8012064 <SendFrameOnChannel+0x158>)
 8012046:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8012048:	2300      	movs	r3, #0
}
 801204a:	4618      	mov	r0, r3
 801204c:	3728      	adds	r7, #40	@ 0x28
 801204e:	46bd      	mov	sp, r7
 8012050:	bd80      	pop	{r7, pc}
 8012052:	bf00      	nop
 8012054:	20001118 	.word	0x20001118
 8012058:	20000be4 	.word	0x20000be4
 801205c:	20001000 	.word	0x20001000
 8012060:	08023b7c 	.word	0x08023b7c
 8012064:	20000be6 	.word	0x20000be6

08012068 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8012068:	b580      	push	{r7, lr}
 801206a:	b082      	sub	sp, #8
 801206c:	af00      	add	r7, sp, #0
 801206e:	4603      	mov	r3, r0
 8012070:	6039      	str	r1, [r7, #0]
 8012072:	80fb      	strh	r3, [r7, #6]
 8012074:	4613      	mov	r3, r2
 8012076:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8012078:	4b09      	ldr	r3, [pc, #36]	@ (80120a0 <SetTxContinuousWave+0x38>)
 801207a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801207c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012080:	88fa      	ldrh	r2, [r7, #6]
 8012082:	6838      	ldr	r0, [r7, #0]
 8012084:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8012086:	4b07      	ldr	r3, [pc, #28]	@ (80120a4 <SetTxContinuousWave+0x3c>)
 8012088:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801208c:	f043 0302 	orr.w	r3, r3, #2
 8012090:	4a04      	ldr	r2, [pc, #16]	@ (80120a4 <SetTxContinuousWave+0x3c>)
 8012092:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012096:	2300      	movs	r3, #0
}
 8012098:	4618      	mov	r0, r3
 801209a:	3708      	adds	r7, #8
 801209c:	46bd      	mov	sp, r7
 801209e:	bd80      	pop	{r7, pc}
 80120a0:	08023b7c 	.word	0x08023b7c
 80120a4:	20000be4 	.word	0x20000be4

080120a8 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 80120a8:	b580      	push	{r7, lr}
 80120aa:	b082      	sub	sp, #8
 80120ac:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 80120ae:	2300      	movs	r3, #0
 80120b0:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 80120b2:	4b49      	ldr	r3, [pc, #292]	@ (80121d8 <RestoreNvmData+0x130>)
 80120b4:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80120b8:	2b01      	cmp	r3, #1
 80120ba:	d001      	beq.n	80120c0 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 80120bc:	2301      	movs	r3, #1
 80120be:	e087      	b.n	80121d0 <RestoreNvmData+0x128>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 80120c0:	2124      	movs	r1, #36	@ 0x24
 80120c2:	4846      	ldr	r0, [pc, #280]	@ (80121dc <RestoreNvmData+0x134>)
 80120c4:	f008 ffb8 	bl	801b038 <Crc32>
 80120c8:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 80120ca:	4b44      	ldr	r3, [pc, #272]	@ (80121dc <RestoreNvmData+0x134>)
 80120cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80120ce:	687a      	ldr	r2, [r7, #4]
 80120d0:	429a      	cmp	r2, r3
 80120d2:	d001      	beq.n	80120d8 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80120d4:	2317      	movs	r3, #23
 80120d6:	e07b      	b.n	80121d0 <RestoreNvmData+0x128>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 80120d8:	211c      	movs	r1, #28
 80120da:	4841      	ldr	r0, [pc, #260]	@ (80121e0 <RestoreNvmData+0x138>)
 80120dc:	f008 ffac 	bl	801b038 <Crc32>
 80120e0:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 80120e2:	4b3e      	ldr	r3, [pc, #248]	@ (80121dc <RestoreNvmData+0x134>)
 80120e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80120e6:	687a      	ldr	r2, [r7, #4]
 80120e8:	429a      	cmp	r2, r3
 80120ea:	d001      	beq.n	80120f0 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80120ec:	2317      	movs	r3, #23
 80120ee:	e06f      	b.n	80121d0 <RestoreNvmData+0x128>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 80120f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80120f4:	483b      	ldr	r0, [pc, #236]	@ (80121e4 <RestoreNvmData+0x13c>)
 80120f6:	f008 ff9f 	bl	801b038 <Crc32>
 80120fa:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 80120fc:	4b37      	ldr	r3, [pc, #220]	@ (80121dc <RestoreNvmData+0x134>)
 80120fe:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8012102:	687a      	ldr	r2, [r7, #4]
 8012104:	429a      	cmp	r2, r3
 8012106:	d001      	beq.n	801210c <RestoreNvmData+0x64>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012108:	2317      	movs	r3, #23
 801210a:	e061      	b.n	80121d0 <RestoreNvmData+0x128>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 801210c:	21d4      	movs	r1, #212	@ 0xd4
 801210e:	4836      	ldr	r0, [pc, #216]	@ (80121e8 <RestoreNvmData+0x140>)
 8012110:	f008 ff92 	bl	801b038 <Crc32>
 8012114:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 8012116:	4b31      	ldr	r3, [pc, #196]	@ (80121dc <RestoreNvmData+0x134>)
 8012118:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 801211c:	687a      	ldr	r2, [r7, #4]
 801211e:	429a      	cmp	r2, r3
 8012120:	d001      	beq.n	8012126 <RestoreNvmData+0x7e>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012122:	2317      	movs	r3, #23
 8012124:	e054      	b.n	80121d0 <RestoreNvmData+0x128>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 8012126:	2110      	movs	r1, #16
 8012128:	4830      	ldr	r0, [pc, #192]	@ (80121ec <RestoreNvmData+0x144>)
 801212a:	f008 ff85 	bl	801b038 <Crc32>
 801212e:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 8012130:	4b2a      	ldr	r3, [pc, #168]	@ (80121dc <RestoreNvmData+0x134>)
 8012132:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 8012136:	687a      	ldr	r2, [r7, #4]
 8012138:	429a      	cmp	r2, r3
 801213a:	d001      	beq.n	8012140 <RestoreNvmData+0x98>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801213c:	2317      	movs	r3, #23
 801213e:	e047      	b.n	80121d0 <RestoreNvmData+0x128>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 8012140:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8012144:	482a      	ldr	r0, [pc, #168]	@ (80121f0 <RestoreNvmData+0x148>)
 8012146:	f008 ff77 	bl	801b038 <Crc32>
 801214a:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 801214c:	4b23      	ldr	r3, [pc, #140]	@ (80121dc <RestoreNvmData+0x134>)
 801214e:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 8012152:	687a      	ldr	r2, [r7, #4]
 8012154:	429a      	cmp	r2, r3
 8012156:	d001      	beq.n	801215c <RestoreNvmData+0xb4>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012158:	2317      	movs	r3, #23
 801215a:	e039      	b.n	80121d0 <RestoreNvmData+0x128>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 801215c:	2114      	movs	r1, #20
 801215e:	4825      	ldr	r0, [pc, #148]	@ (80121f4 <RestoreNvmData+0x14c>)
 8012160:	f008 ff6a 	bl	801b038 <Crc32>
 8012164:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 8012166:	4b1d      	ldr	r3, [pc, #116]	@ (80121dc <RestoreNvmData+0x134>)
 8012168:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 801216c:	687a      	ldr	r2, [r7, #4]
 801216e:	429a      	cmp	r2, r3
 8012170:	d001      	beq.n	8012176 <RestoreNvmData+0xce>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012172:	2317      	movs	r3, #23
 8012174:	e02c      	b.n	80121d0 <RestoreNvmData+0x128>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 8012176:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 801217a:	4918      	ldr	r1, [pc, #96]	@ (80121dc <RestoreNvmData+0x134>)
 801217c:	481e      	ldr	r0, [pc, #120]	@ (80121f8 <RestoreNvmData+0x150>)
 801217e:	f008 ff06 	bl	801af8e <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 8012182:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012186:	2100      	movs	r1, #0
 8012188:	4814      	ldr	r0, [pc, #80]	@ (80121dc <RestoreNvmData+0x134>)
 801218a:	f008 ff3b 	bl	801b004 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 801218e:	4b12      	ldr	r3, [pc, #72]	@ (80121d8 <RestoreNvmData+0x130>)
 8012190:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8012194:	4b10      	ldr	r3, [pc, #64]	@ (80121d8 <RestoreNvmData+0x130>)
 8012196:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 801219a:	4b17      	ldr	r3, [pc, #92]	@ (80121f8 <RestoreNvmData+0x150>)
 801219c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801219e:	4a0e      	ldr	r2, [pc, #56]	@ (80121d8 <RestoreNvmData+0x130>)
 80121a0:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80121a4:	4b14      	ldr	r3, [pc, #80]	@ (80121f8 <RestoreNvmData+0x150>)
 80121a6:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80121aa:	4b0b      	ldr	r3, [pc, #44]	@ (80121d8 <RestoreNvmData+0x130>)
 80121ac:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80121b0:	4b09      	ldr	r3, [pc, #36]	@ (80121d8 <RestoreNvmData+0x130>)
 80121b2:	2201      	movs	r2, #1
 80121b4:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80121b8:	4b07      	ldr	r3, [pc, #28]	@ (80121d8 <RestoreNvmData+0x130>)
 80121ba:	2202      	movs	r2, #2
 80121bc:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 80121c0:	4b0e      	ldr	r3, [pc, #56]	@ (80121fc <RestoreNvmData+0x154>)
 80121c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80121c4:	4a0c      	ldr	r2, [pc, #48]	@ (80121f8 <RestoreNvmData+0x150>)
 80121c6:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 80121ca:	4610      	mov	r0, r2
 80121cc:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 80121ce:	2300      	movs	r3, #0
}
 80121d0:	4618      	mov	r0, r3
 80121d2:	3708      	adds	r7, #8
 80121d4:	46bd      	mov	sp, r7
 80121d6:	bd80      	pop	{r7, pc}
 80121d8:	20000be4 	.word	0x20000be4
 80121dc:	200016e4 	.word	0x200016e4
 80121e0:	2000170c 	.word	0x2000170c
 80121e4:	2000172c 	.word	0x2000172c
 80121e8:	20001830 	.word	0x20001830
 80121ec:	20001908 	.word	0x20001908
 80121f0:	2000191c 	.word	0x2000191c
 80121f4:	20001c98 	.word	0x20001c98
 80121f8:	20001118 	.word	0x20001118
 80121fc:	08023b7c 	.word	0x08023b7c

08012200 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8012200:	b480      	push	{r7}
 8012202:	b083      	sub	sp, #12
 8012204:	af00      	add	r7, sp, #0
 8012206:	6078      	str	r0, [r7, #4]
 8012208:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d002      	beq.n	8012216 <DetermineFrameType+0x16>
 8012210:	683b      	ldr	r3, [r7, #0]
 8012212:	2b00      	cmp	r3, #0
 8012214:	d101      	bne.n	801221a <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012216:	2303      	movs	r3, #3
 8012218:	e03b      	b.n	8012292 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	7b1b      	ldrb	r3, [r3, #12]
 801221e:	f003 030f 	and.w	r3, r3, #15
 8012222:	b2db      	uxtb	r3, r3
 8012224:	2b00      	cmp	r3, #0
 8012226:	d008      	beq.n	801223a <DetermineFrameType+0x3a>
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d003      	beq.n	801223a <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8012232:	683b      	ldr	r3, [r7, #0]
 8012234:	2200      	movs	r2, #0
 8012236:	701a      	strb	r2, [r3, #0]
 8012238:	e02a      	b.n	8012290 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012240:	2b00      	cmp	r3, #0
 8012242:	d103      	bne.n	801224c <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8012244:	683b      	ldr	r3, [r7, #0]
 8012246:	2201      	movs	r2, #1
 8012248:	701a      	strb	r2, [r3, #0]
 801224a:	e021      	b.n	8012290 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	7b1b      	ldrb	r3, [r3, #12]
 8012250:	f003 030f 	and.w	r3, r3, #15
 8012254:	b2db      	uxtb	r3, r3
 8012256:	2b00      	cmp	r3, #0
 8012258:	d108      	bne.n	801226c <DetermineFrameType+0x6c>
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d103      	bne.n	801226c <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8012264:	683b      	ldr	r3, [r7, #0]
 8012266:	2202      	movs	r2, #2
 8012268:	701a      	strb	r2, [r3, #0]
 801226a:	e011      	b.n	8012290 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	7b1b      	ldrb	r3, [r3, #12]
 8012270:	f003 030f 	and.w	r3, r3, #15
 8012274:	b2db      	uxtb	r3, r3
 8012276:	2b00      	cmp	r3, #0
 8012278:	d108      	bne.n	801228c <DetermineFrameType+0x8c>
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012280:	2b00      	cmp	r3, #0
 8012282:	d003      	beq.n	801228c <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	2203      	movs	r2, #3
 8012288:	701a      	strb	r2, [r3, #0]
 801228a:	e001      	b.n	8012290 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 801228c:	2318      	movs	r3, #24
 801228e:	e000      	b.n	8012292 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8012290:	2300      	movs	r3, #0
}
 8012292:	4618      	mov	r0, r3
 8012294:	370c      	adds	r7, #12
 8012296:	46bd      	mov	sp, r7
 8012298:	bc80      	pop	{r7}
 801229a:	4770      	bx	lr

0801229c <CheckRetrans>:
    }
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 801229c:	b480      	push	{r7}
 801229e:	b083      	sub	sp, #12
 80122a0:	af00      	add	r7, sp, #0
 80122a2:	4603      	mov	r3, r0
 80122a4:	460a      	mov	r2, r1
 80122a6:	71fb      	strb	r3, [r7, #7]
 80122a8:	4613      	mov	r3, r2
 80122aa:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 80122ac:	79fa      	ldrb	r2, [r7, #7]
 80122ae:	79bb      	ldrb	r3, [r7, #6]
 80122b0:	429a      	cmp	r2, r3
 80122b2:	d301      	bcc.n	80122b8 <CheckRetrans+0x1c>
    {
        return true;
 80122b4:	2301      	movs	r3, #1
 80122b6:	e000      	b.n	80122ba <CheckRetrans+0x1e>
    }
    return false;
 80122b8:	2300      	movs	r3, #0
}
 80122ba:	4618      	mov	r0, r3
 80122bc:	370c      	adds	r7, #12
 80122be:	46bd      	mov	sp, r7
 80122c0:	bc80      	pop	{r7}
 80122c2:	4770      	bx	lr

080122c4 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 80122c4:	b580      	push	{r7, lr}
 80122c6:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 80122c8:	4b12      	ldr	r3, [pc, #72]	@ (8012314 <CheckRetransUnconfirmedUplink+0x50>)
 80122ca:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80122ce:	4a12      	ldr	r2, [pc, #72]	@ (8012318 <CheckRetransUnconfirmedUplink+0x54>)
 80122d0:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 80122d4:	4611      	mov	r1, r2
 80122d6:	4618      	mov	r0, r3
 80122d8:	f7ff ffe0 	bl	801229c <CheckRetrans>
 80122dc:	4603      	mov	r3, r0
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d001      	beq.n	80122e6 <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 80122e2:	2301      	movs	r3, #1
 80122e4:	e014      	b.n	8012310 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80122e6:	4b0b      	ldr	r3, [pc, #44]	@ (8012314 <CheckRetransUnconfirmedUplink+0x50>)
 80122e8:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80122ec:	f003 0302 	and.w	r3, r3, #2
 80122f0:	b2db      	uxtb	r3, r3
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d00b      	beq.n	801230e <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80122f6:	4b07      	ldr	r3, [pc, #28]	@ (8012314 <CheckRetransUnconfirmedUplink+0x50>)
 80122f8:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d004      	beq.n	801230a <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8012300:	4b04      	ldr	r3, [pc, #16]	@ (8012314 <CheckRetransUnconfirmedUplink+0x50>)
 8012302:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8012306:	2b01      	cmp	r3, #1
 8012308:	d101      	bne.n	801230e <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 801230a:	2301      	movs	r3, #1
 801230c:	e000      	b.n	8012310 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 801230e:	2300      	movs	r3, #0
}
 8012310:	4618      	mov	r0, r3
 8012312:	bd80      	pop	{r7, pc}
 8012314:	20000be4 	.word	0x20000be4
 8012318:	20001118 	.word	0x20001118

0801231c <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 801231c:	b580      	push	{r7, lr}
 801231e:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8012320:	4b10      	ldr	r3, [pc, #64]	@ (8012364 <CheckRetransConfirmedUplink+0x48>)
 8012322:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012326:	4a10      	ldr	r2, [pc, #64]	@ (8012368 <CheckRetransConfirmedUplink+0x4c>)
 8012328:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 801232c:	4611      	mov	r1, r2
 801232e:	4618      	mov	r0, r3
 8012330:	f7ff ffb4 	bl	801229c <CheckRetrans>
 8012334:	4603      	mov	r3, r0
 8012336:	2b00      	cmp	r3, #0
 8012338:	d001      	beq.n	801233e <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 801233a:	2301      	movs	r3, #1
 801233c:	e00f      	b.n	801235e <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801233e:	4b09      	ldr	r3, [pc, #36]	@ (8012364 <CheckRetransConfirmedUplink+0x48>)
 8012340:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8012344:	f003 0302 	and.w	r3, r3, #2
 8012348:	b2db      	uxtb	r3, r3
 801234a:	2b00      	cmp	r3, #0
 801234c:	d006      	beq.n	801235c <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 801234e:	4b05      	ldr	r3, [pc, #20]	@ (8012364 <CheckRetransConfirmedUplink+0x48>)
 8012350:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 8012354:	2b00      	cmp	r3, #0
 8012356:	d001      	beq.n	801235c <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 8012358:	2301      	movs	r3, #1
 801235a:	e000      	b.n	801235e <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 801235c:	2300      	movs	r3, #0
}
 801235e:	4618      	mov	r0, r3
 8012360:	bd80      	pop	{r7, pc}
 8012362:	bf00      	nop
 8012364:	20000be4 	.word	0x20000be4
 8012368:	20001118 	.word	0x20001118

0801236c <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 801236c:	b480      	push	{r7}
 801236e:	b083      	sub	sp, #12
 8012370:	af00      	add	r7, sp, #0
 8012372:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	f1b3 3fff 	cmp.w	r3, #4294967295
 801237a:	d002      	beq.n	8012382 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	3301      	adds	r3, #1
 8012380:	607b      	str	r3, [r7, #4]
    }
    return counter;
 8012382:	687b      	ldr	r3, [r7, #4]
}
 8012384:	4618      	mov	r0, r3
 8012386:	370c      	adds	r7, #12
 8012388:	46bd      	mov	sp, r7
 801238a:	bc80      	pop	{r7}
 801238c:	4770      	bx	lr
	...

08012390 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8012390:	b580      	push	{r7, lr}
 8012392:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8012394:	4b1a      	ldr	r3, [pc, #104]	@ (8012400 <StopRetransmission+0x70>)
 8012396:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801239a:	f003 0302 	and.w	r3, r3, #2
 801239e:	b2db      	uxtb	r3, r3
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	d009      	beq.n	80123b8 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80123a4:	4b16      	ldr	r3, [pc, #88]	@ (8012400 <StopRetransmission+0x70>)
 80123a6:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d011      	beq.n	80123d2 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 80123ae:	4b14      	ldr	r3, [pc, #80]	@ (8012400 <StopRetransmission+0x70>)
 80123b0:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80123b4:	2b01      	cmp	r3, #1
 80123b6:	d00c      	beq.n	80123d2 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80123b8:	4b12      	ldr	r3, [pc, #72]	@ (8012404 <StopRetransmission+0x74>)
 80123ba:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d007      	beq.n	80123d2 <StopRetransmission+0x42>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 80123c2:	4b10      	ldr	r3, [pc, #64]	@ (8012404 <StopRetransmission+0x74>)
 80123c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80123c6:	4618      	mov	r0, r3
 80123c8:	f7ff ffd0 	bl	801236c <IncreaseAdrAckCounter>
 80123cc:	4603      	mov	r3, r0
 80123ce:	4a0d      	ldr	r2, [pc, #52]	@ (8012404 <StopRetransmission+0x74>)
 80123d0:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80123d2:	4b0b      	ldr	r3, [pc, #44]	@ (8012400 <StopRetransmission+0x70>)
 80123d4:	2200      	movs	r2, #0
 80123d6:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.NodeAckRequested = false;
 80123da:	4b09      	ldr	r3, [pc, #36]	@ (8012400 <StopRetransmission+0x70>)
 80123dc:	2200      	movs	r2, #0
 80123de:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 80123e2:	4b07      	ldr	r3, [pc, #28]	@ (8012400 <StopRetransmission+0x70>)
 80123e4:	2200      	movs	r2, #0
 80123e6:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80123ea:	4b05      	ldr	r3, [pc, #20]	@ (8012400 <StopRetransmission+0x70>)
 80123ec:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80123f0:	f023 0302 	bic.w	r3, r3, #2
 80123f4:	4a02      	ldr	r2, [pc, #8]	@ (8012400 <StopRetransmission+0x70>)
 80123f6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 80123fa:	2301      	movs	r3, #1
}
 80123fc:	4618      	mov	r0, r3
 80123fe:	bd80      	pop	{r7, pc}
 8012400:	20000be4 	.word	0x20000be4
 8012404:	20001118 	.word	0x20001118

08012408 <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 8012408:	b580      	push	{r7, lr}
 801240a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 801240c:	4b08      	ldr	r3, [pc, #32]	@ (8012430 <OnMacProcessNotify+0x28>)
 801240e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012412:	2b00      	cmp	r3, #0
 8012414:	d00a      	beq.n	801242c <OnMacProcessNotify+0x24>
 8012416:	4b06      	ldr	r3, [pc, #24]	@ (8012430 <OnMacProcessNotify+0x28>)
 8012418:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801241c:	695b      	ldr	r3, [r3, #20]
 801241e:	2b00      	cmp	r3, #0
 8012420:	d004      	beq.n	801242c <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8012422:	4b03      	ldr	r3, [pc, #12]	@ (8012430 <OnMacProcessNotify+0x28>)
 8012424:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012428:	695b      	ldr	r3, [r3, #20]
 801242a:	4798      	blx	r3
    }
}
 801242c:	bf00      	nop
 801242e:	bd80      	pop	{r7, pc}
 8012430:	20000be4 	.word	0x20000be4

08012434 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 8012434:	b580      	push	{r7, lr}
 8012436:	b082      	sub	sp, #8
 8012438:	af00      	add	r7, sp, #0
 801243a:	4603      	mov	r3, r0
 801243c:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 801243e:	4b0b      	ldr	r3, [pc, #44]	@ (801246c <CallNvmDataChangeCallback+0x38>)
 8012440:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012444:	2b00      	cmp	r3, #0
 8012446:	d00c      	beq.n	8012462 <CallNvmDataChangeCallback+0x2e>
 8012448:	4b08      	ldr	r3, [pc, #32]	@ (801246c <CallNvmDataChangeCallback+0x38>)
 801244a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801244e:	691b      	ldr	r3, [r3, #16]
 8012450:	2b00      	cmp	r3, #0
 8012452:	d006      	beq.n	8012462 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8012454:	4b05      	ldr	r3, [pc, #20]	@ (801246c <CallNvmDataChangeCallback+0x38>)
 8012456:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801245a:	691b      	ldr	r3, [r3, #16]
 801245c:	88fa      	ldrh	r2, [r7, #6]
 801245e:	4610      	mov	r0, r2
 8012460:	4798      	blx	r3
    }
}
 8012462:	bf00      	nop
 8012464:	3708      	adds	r7, #8
 8012466:	46bd      	mov	sp, r7
 8012468:	bd80      	pop	{r7, pc}
 801246a:	bf00      	nop
 801246c:	20000be4 	.word	0x20000be4

08012470 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8012470:	b480      	push	{r7}
 8012472:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012474:	4b0b      	ldr	r3, [pc, #44]	@ (80124a4 <IsRequestPending+0x34>)
 8012476:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801247a:	f003 0304 	and.w	r3, r3, #4
 801247e:	b2db      	uxtb	r3, r3
 8012480:	2b00      	cmp	r3, #0
 8012482:	d107      	bne.n	8012494 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8012484:	4b07      	ldr	r3, [pc, #28]	@ (80124a4 <IsRequestPending+0x34>)
 8012486:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801248a:	f003 0301 	and.w	r3, r3, #1
 801248e:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012490:	2b00      	cmp	r3, #0
 8012492:	d001      	beq.n	8012498 <IsRequestPending+0x28>
    {
        return 1;
 8012494:	2301      	movs	r3, #1
 8012496:	e000      	b.n	801249a <IsRequestPending+0x2a>
    }
    return 0;
 8012498:	2300      	movs	r3, #0
}
 801249a:	4618      	mov	r0, r3
 801249c:	46bd      	mov	sp, r7
 801249e:	bc80      	pop	{r7}
 80124a0:	4770      	bx	lr
 80124a2:	bf00      	nop
 80124a4:	20000be4 	.word	0x20000be4

080124a8 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 80124a8:	b590      	push	{r4, r7, lr}
 80124aa:	b091      	sub	sp, #68	@ 0x44
 80124ac:	af02      	add	r7, sp, #8
 80124ae:	6178      	str	r0, [r7, #20]
 80124b0:	6139      	str	r1, [r7, #16]
 80124b2:	4613      	mov	r3, r2
 80124b4:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 80124b6:	697b      	ldr	r3, [r7, #20]
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d002      	beq.n	80124c2 <LoRaMacInitialization+0x1a>
 80124bc:	693b      	ldr	r3, [r7, #16]
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d101      	bne.n	80124c6 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80124c2:	2303      	movs	r3, #3
 80124c4:	e27a      	b.n	80129bc <LoRaMacInitialization+0x514>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80124c6:	697b      	ldr	r3, [r7, #20]
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	d00b      	beq.n	80124e6 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 80124ce:	697b      	ldr	r3, [r7, #20]
 80124d0:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d007      	beq.n	80124e6 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 80124d6:	697b      	ldr	r3, [r7, #20]
 80124d8:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d003      	beq.n	80124e6 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 80124de:	697b      	ldr	r3, [r7, #20]
 80124e0:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d101      	bne.n	80124ea <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80124e6:	2303      	movs	r3, #3
 80124e8:	e268      	b.n	80129bc <LoRaMacInitialization+0x514>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 80124ea:	7bfb      	ldrb	r3, [r7, #15]
 80124ec:	4618      	mov	r0, r3
 80124ee:	f003 fd0a 	bl	8015f06 <RegionIsActive>
 80124f2:	4603      	mov	r3, r0
 80124f4:	f083 0301 	eor.w	r3, r3, #1
 80124f8:	b2db      	uxtb	r3, r3
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d001      	beq.n	8012502 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 80124fe:	2309      	movs	r3, #9
 8012500:	e25c      	b.n	80129bc <LoRaMacInitialization+0x514>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 8012502:	6978      	ldr	r0, [r7, #20]
 8012504:	f002 f996 	bl	8014834 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8012508:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 801250c:	2100      	movs	r1, #0
 801250e:	48c7      	ldr	r0, [pc, #796]	@ (801282c <LoRaMacInitialization+0x384>)
 8012510:	f008 fd78 	bl	801b004 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 8012514:	f240 5234 	movw	r2, #1332	@ 0x534
 8012518:	2100      	movs	r1, #0
 801251a:	48c5      	ldr	r0, [pc, #788]	@ (8012830 <LoRaMacInitialization+0x388>)
 801251c:	f008 fd72 	bl	801b004 <memset1>
    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 8012520:	4ac2      	ldr	r2, [pc, #776]	@ (801282c <LoRaMacInitialization+0x384>)
 8012522:	7bfb      	ldrb	r3, [r7, #15]
 8012524:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8012528:	4bc0      	ldr	r3, [pc, #768]	@ (801282c <LoRaMacInitialization+0x384>)
 801252a:	2200      	movs	r2, #0
 801252c:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 8012530:	4bbe      	ldr	r3, [pc, #760]	@ (801282c <LoRaMacInitialization+0x384>)
 8012532:	2200      	movs	r2, #0
 8012534:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 8012538:	4bbc      	ldr	r3, [pc, #752]	@ (801282c <LoRaMacInitialization+0x384>)
 801253a:	4abe      	ldr	r2, [pc, #760]	@ (8012834 <LoRaMacInitialization+0x38c>)
 801253c:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8012540:	2300      	movs	r3, #0
 8012542:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8012546:	4bbc      	ldr	r3, [pc, #752]	@ (8012838 <LoRaMacInitialization+0x390>)
 8012548:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 801254a:	4bbc      	ldr	r3, [pc, #752]	@ (801283c <LoRaMacInitialization+0x394>)
 801254c:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 801254e:	4bbc      	ldr	r3, [pc, #752]	@ (8012840 <LoRaMacInitialization+0x398>)
 8012550:	627b      	str	r3, [r7, #36]	@ 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012552:	4bb6      	ldr	r3, [pc, #728]	@ (801282c <LoRaMacInitialization+0x384>)
 8012554:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012558:	f107 021c 	add.w	r2, r7, #28
 801255c:	4611      	mov	r1, r2
 801255e:	4618      	mov	r0, r3
 8012560:	f003 fd37 	bl	8015fd2 <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8012564:	230f      	movs	r3, #15
 8012566:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801256a:	4bb0      	ldr	r3, [pc, #704]	@ (801282c <LoRaMacInitialization+0x384>)
 801256c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012570:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012574:	4611      	mov	r1, r2
 8012576:	4618      	mov	r0, r3
 8012578:	f003 fce0 	bl	8015f3c <RegionGetPhyParam>
 801257c:	4603      	mov	r3, r0
 801257e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8012580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012582:	2b00      	cmp	r3, #0
 8012584:	bf14      	ite	ne
 8012586:	2301      	movne	r3, #1
 8012588:	2300      	moveq	r3, #0
 801258a:	b2da      	uxtb	r2, r3
 801258c:	4ba7      	ldr	r3, [pc, #668]	@ (801282c <LoRaMacInitialization+0x384>)
 801258e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8012592:	230a      	movs	r3, #10
 8012594:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012598:	4ba4      	ldr	r3, [pc, #656]	@ (801282c <LoRaMacInitialization+0x384>)
 801259a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801259e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80125a2:	4611      	mov	r1, r2
 80125a4:	4618      	mov	r0, r3
 80125a6:	f003 fcc9 	bl	8015f3c <RegionGetPhyParam>
 80125aa:	4603      	mov	r3, r0
 80125ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 80125ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125b0:	b25a      	sxtb	r2, r3
 80125b2:	4b9e      	ldr	r3, [pc, #632]	@ (801282c <LoRaMacInitialization+0x384>)
 80125b4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 80125b8:	2306      	movs	r3, #6
 80125ba:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80125be:	4b9b      	ldr	r3, [pc, #620]	@ (801282c <LoRaMacInitialization+0x384>)
 80125c0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80125c4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80125c8:	4611      	mov	r1, r2
 80125ca:	4618      	mov	r0, r3
 80125cc:	f003 fcb6 	bl	8015f3c <RegionGetPhyParam>
 80125d0:	4603      	mov	r3, r0
 80125d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 80125d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125d6:	b25a      	sxtb	r2, r3
 80125d8:	4b94      	ldr	r3, [pc, #592]	@ (801282c <LoRaMacInitialization+0x384>)
 80125da:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 80125de:	2310      	movs	r3, #16
 80125e0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80125e4:	4b91      	ldr	r3, [pc, #580]	@ (801282c <LoRaMacInitialization+0x384>)
 80125e6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80125ea:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80125ee:	4611      	mov	r1, r2
 80125f0:	4618      	mov	r0, r3
 80125f2:	f003 fca3 	bl	8015f3c <RegionGetPhyParam>
 80125f6:	4603      	mov	r3, r0
 80125f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 80125fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125fc:	4a8b      	ldr	r2, [pc, #556]	@ (801282c <LoRaMacInitialization+0x384>)
 80125fe:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8012602:	2311      	movs	r3, #17
 8012604:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012608:	4b88      	ldr	r3, [pc, #544]	@ (801282c <LoRaMacInitialization+0x384>)
 801260a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801260e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012612:	4611      	mov	r1, r2
 8012614:	4618      	mov	r0, r3
 8012616:	f003 fc91 	bl	8015f3c <RegionGetPhyParam>
 801261a:	4603      	mov	r3, r0
 801261c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 801261e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012620:	4a82      	ldr	r2, [pc, #520]	@ (801282c <LoRaMacInitialization+0x384>)
 8012622:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8012626:	2312      	movs	r3, #18
 8012628:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801262c:	4b7f      	ldr	r3, [pc, #508]	@ (801282c <LoRaMacInitialization+0x384>)
 801262e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012632:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012636:	4611      	mov	r1, r2
 8012638:	4618      	mov	r0, r3
 801263a:	f003 fc7f 	bl	8015f3c <RegionGetPhyParam>
 801263e:	4603      	mov	r3, r0
 8012640:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8012642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012644:	4a79      	ldr	r2, [pc, #484]	@ (801282c <LoRaMacInitialization+0x384>)
 8012646:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 801264a:	2313      	movs	r3, #19
 801264c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012650:	4b76      	ldr	r3, [pc, #472]	@ (801282c <LoRaMacInitialization+0x384>)
 8012652:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012656:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801265a:	4611      	mov	r1, r2
 801265c:	4618      	mov	r0, r3
 801265e:	f003 fc6d 	bl	8015f3c <RegionGetPhyParam>
 8012662:	4603      	mov	r3, r0
 8012664:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8012666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012668:	4a70      	ldr	r2, [pc, #448]	@ (801282c <LoRaMacInitialization+0x384>)
 801266a:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 801266e:	2314      	movs	r3, #20
 8012670:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012674:	4b6d      	ldr	r3, [pc, #436]	@ (801282c <LoRaMacInitialization+0x384>)
 8012676:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801267a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801267e:	4611      	mov	r1, r2
 8012680:	4618      	mov	r0, r3
 8012682:	f003 fc5b 	bl	8015f3c <RegionGetPhyParam>
 8012686:	4603      	mov	r3, r0
 8012688:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 801268a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801268c:	4a67      	ldr	r2, [pc, #412]	@ (801282c <LoRaMacInitialization+0x384>)
 801268e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8012692:	2316      	movs	r3, #22
 8012694:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012698:	4b64      	ldr	r3, [pc, #400]	@ (801282c <LoRaMacInitialization+0x384>)
 801269a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801269e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80126a2:	4611      	mov	r1, r2
 80126a4:	4618      	mov	r0, r3
 80126a6:	f003 fc49 	bl	8015f3c <RegionGetPhyParam>
 80126aa:	4603      	mov	r3, r0
 80126ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 80126ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126b0:	b2da      	uxtb	r2, r3
 80126b2:	4b5e      	ldr	r3, [pc, #376]	@ (801282c <LoRaMacInitialization+0x384>)
 80126b4:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 80126b8:	2317      	movs	r3, #23
 80126ba:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80126be:	4b5b      	ldr	r3, [pc, #364]	@ (801282c <LoRaMacInitialization+0x384>)
 80126c0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80126c4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80126c8:	4611      	mov	r1, r2
 80126ca:	4618      	mov	r0, r3
 80126cc:	f003 fc36 	bl	8015f3c <RegionGetPhyParam>
 80126d0:	4603      	mov	r3, r0
 80126d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 80126d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126d6:	4a55      	ldr	r2, [pc, #340]	@ (801282c <LoRaMacInitialization+0x384>)
 80126d8:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 80126dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126de:	4a53      	ldr	r2, [pc, #332]	@ (801282c <LoRaMacInitialization+0x384>)
 80126e0:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 80126e4:	2318      	movs	r3, #24
 80126e6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80126ea:	4b50      	ldr	r3, [pc, #320]	@ (801282c <LoRaMacInitialization+0x384>)
 80126ec:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80126f0:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80126f4:	4611      	mov	r1, r2
 80126f6:	4618      	mov	r0, r3
 80126f8:	f003 fc20 	bl	8015f3c <RegionGetPhyParam>
 80126fc:	4603      	mov	r3, r0
 80126fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8012700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012702:	b2da      	uxtb	r2, r3
 8012704:	4b49      	ldr	r3, [pc, #292]	@ (801282c <LoRaMacInitialization+0x384>)
 8012706:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 801270a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801270c:	b2da      	uxtb	r2, r3
 801270e:	4b47      	ldr	r3, [pc, #284]	@ (801282c <LoRaMacInitialization+0x384>)
 8012710:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8012714:	231d      	movs	r3, #29
 8012716:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801271a:	4b44      	ldr	r3, [pc, #272]	@ (801282c <LoRaMacInitialization+0x384>)
 801271c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012720:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012724:	4611      	mov	r1, r2
 8012726:	4618      	mov	r0, r3
 8012728:	f003 fc08 	bl	8015f3c <RegionGetPhyParam>
 801272c:	4603      	mov	r3, r0
 801272e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8012730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012732:	b2da      	uxtb	r2, r3
 8012734:	4b3d      	ldr	r3, [pc, #244]	@ (801282c <LoRaMacInitialization+0x384>)
 8012736:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 801273a:	231e      	movs	r3, #30
 801273c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012740:	4b3a      	ldr	r3, [pc, #232]	@ (801282c <LoRaMacInitialization+0x384>)
 8012742:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012746:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801274a:	4611      	mov	r1, r2
 801274c:	4618      	mov	r0, r3
 801274e:	f003 fbf5 	bl	8015f3c <RegionGetPhyParam>
 8012752:	4603      	mov	r3, r0
 8012754:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8012756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012758:	b2da      	uxtb	r2, r3
 801275a:	4b34      	ldr	r3, [pc, #208]	@ (801282c <LoRaMacInitialization+0x384>)
 801275c:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8012760:	231f      	movs	r3, #31
 8012762:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012766:	4b31      	ldr	r3, [pc, #196]	@ (801282c <LoRaMacInitialization+0x384>)
 8012768:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801276c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012770:	4611      	mov	r1, r2
 8012772:	4618      	mov	r0, r3
 8012774:	f003 fbe2 	bl	8015f3c <RegionGetPhyParam>
 8012778:	4603      	mov	r3, r0
 801277a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 801277c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801277e:	4a2b      	ldr	r2, [pc, #172]	@ (801282c <LoRaMacInitialization+0x384>)
 8012780:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8012784:	2320      	movs	r3, #32
 8012786:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801278a:	4b28      	ldr	r3, [pc, #160]	@ (801282c <LoRaMacInitialization+0x384>)
 801278c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012790:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8012794:	4611      	mov	r1, r2
 8012796:	4618      	mov	r0, r3
 8012798:	f003 fbd0 	bl	8015f3c <RegionGetPhyParam>
 801279c:	4603      	mov	r3, r0
 801279e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 80127a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127a2:	4a22      	ldr	r2, [pc, #136]	@ (801282c <LoRaMacInitialization+0x384>)
 80127a4:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 80127a8:	230b      	movs	r3, #11
 80127aa:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80127ae:	4b1f      	ldr	r3, [pc, #124]	@ (801282c <LoRaMacInitialization+0x384>)
 80127b0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80127b4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80127b8:	4611      	mov	r1, r2
 80127ba:	4618      	mov	r0, r3
 80127bc:	f003 fbbe 	bl	8015f3c <RegionGetPhyParam>
 80127c0:	4603      	mov	r3, r0
 80127c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 80127c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127c6:	b29a      	uxth	r2, r3
 80127c8:	4b18      	ldr	r3, [pc, #96]	@ (801282c <LoRaMacInitialization+0x384>)
 80127ca:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 80127ce:	230c      	movs	r3, #12
 80127d0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80127d4:	4b15      	ldr	r3, [pc, #84]	@ (801282c <LoRaMacInitialization+0x384>)
 80127d6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80127da:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80127de:	4611      	mov	r1, r2
 80127e0:	4618      	mov	r0, r3
 80127e2:	f003 fbab 	bl	8015f3c <RegionGetPhyParam>
 80127e6:	4603      	mov	r3, r0
 80127e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 80127ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127ec:	b29a      	uxth	r2, r3
 80127ee:	4b0f      	ldr	r3, [pc, #60]	@ (801282c <LoRaMacInitialization+0x384>)
 80127f0:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 80127f4:	4b0d      	ldr	r3, [pc, #52]	@ (801282c <LoRaMacInitialization+0x384>)
 80127f6:	2201      	movs	r2, #1
 80127f8:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 80127fc:	4b0b      	ldr	r3, [pc, #44]	@ (801282c <LoRaMacInitialization+0x384>)
 80127fe:	220a      	movs	r2, #10
 8012800:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8012804:	4b09      	ldr	r3, [pc, #36]	@ (801282c <LoRaMacInitialization+0x384>)
 8012806:	2206      	movs	r2, #6
 8012808:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 801280c:	4b07      	ldr	r3, [pc, #28]	@ (801282c <LoRaMacInitialization+0x384>)
 801280e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012812:	4a06      	ldr	r2, [pc, #24]	@ (801282c <LoRaMacInitialization+0x384>)
 8012814:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8012816:	4b05      	ldr	r3, [pc, #20]	@ (801282c <LoRaMacInitialization+0x384>)
 8012818:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 801281c:	4b03      	ldr	r3, [pc, #12]	@ (801282c <LoRaMacInitialization+0x384>)
 801281e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8012822:	4b02      	ldr	r3, [pc, #8]	@ (801282c <LoRaMacInitialization+0x384>)
 8012824:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8012828:	e00c      	b.n	8012844 <LoRaMacInitialization+0x39c>
 801282a:	bf00      	nop
 801282c:	20001118 	.word	0x20001118
 8012830:	20000be4 	.word	0x20000be4
 8012834:	01000400 	.word	0x01000400
 8012838:	2000133c 	.word	0x2000133c
 801283c:	20001350 	.word	0x20001350
 8012840:	20001cb0 	.word	0x20001cb0
 8012844:	4a5f      	ldr	r2, [pc, #380]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012846:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8012848:	4b5e      	ldr	r3, [pc, #376]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 801284a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801284e:	4a5d      	ldr	r2, [pc, #372]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012850:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8012852:	4b5c      	ldr	r3, [pc, #368]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012854:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8012858:	4a5a      	ldr	r2, [pc, #360]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 801285a:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 801285c:	4b59      	ldr	r3, [pc, #356]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 801285e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8012862:	4a58      	ldr	r2, [pc, #352]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012864:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8012866:	4b57      	ldr	r3, [pc, #348]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012868:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801286c:	4a55      	ldr	r2, [pc, #340]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 801286e:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8012870:	4b54      	ldr	r3, [pc, #336]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012872:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8012876:	4b53      	ldr	r3, [pc, #332]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012878:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 801287c:	4b51      	ldr	r3, [pc, #324]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 801287e:	2201      	movs	r2, #1
 8012880:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8012884:	4a50      	ldr	r2, [pc, #320]	@ (80129c8 <LoRaMacInitialization+0x520>)
 8012886:	693b      	ldr	r3, [r7, #16]
 8012888:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 801288c:	2000      	movs	r0, #0
 801288e:	f7ff f86b 	bl	8011968 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8012892:	4b4c      	ldr	r3, [pc, #304]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012894:	2201      	movs	r2, #1
 8012896:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 801289a:	4a4b      	ldr	r2, [pc, #300]	@ (80129c8 <LoRaMacInitialization+0x520>)
 801289c:	697b      	ldr	r3, [r7, #20]
 801289e:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 80128a2:	4b49      	ldr	r3, [pc, #292]	@ (80129c8 <LoRaMacInitialization+0x520>)
 80128a4:	2200      	movs	r2, #0
 80128a6:	f883 2491 	strb.w	r2, [r3, #1169]	@ 0x491
    MacCtx.MacState = LORAMAC_STOPPED;
 80128aa:	4b47      	ldr	r3, [pc, #284]	@ (80129c8 <LoRaMacInitialization+0x520>)
 80128ac:	2201      	movs	r2, #1
 80128ae:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 80128b2:	4b44      	ldr	r3, [pc, #272]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 80128b4:	2200      	movs	r2, #0
 80128b6:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 80128b8:	4b42      	ldr	r3, [pc, #264]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 80128ba:	2200      	movs	r2, #0
 80128bc:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 80128be:	2300      	movs	r3, #0
 80128c0:	9300      	str	r3, [sp, #0]
 80128c2:	4b42      	ldr	r3, [pc, #264]	@ (80129cc <LoRaMacInitialization+0x524>)
 80128c4:	2200      	movs	r2, #0
 80128c6:	f04f 31ff 	mov.w	r1, #4294967295
 80128ca:	4841      	ldr	r0, [pc, #260]	@ (80129d0 <LoRaMacInitialization+0x528>)
 80128cc:	f00c fc08 	bl	801f0e0 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 80128d0:	2300      	movs	r3, #0
 80128d2:	9300      	str	r3, [sp, #0]
 80128d4:	4b3f      	ldr	r3, [pc, #252]	@ (80129d4 <LoRaMacInitialization+0x52c>)
 80128d6:	2200      	movs	r2, #0
 80128d8:	f04f 31ff 	mov.w	r1, #4294967295
 80128dc:	483e      	ldr	r0, [pc, #248]	@ (80129d8 <LoRaMacInitialization+0x530>)
 80128de:	f00c fbff 	bl	801f0e0 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 80128e2:	2300      	movs	r3, #0
 80128e4:	9300      	str	r3, [sp, #0]
 80128e6:	4b3d      	ldr	r3, [pc, #244]	@ (80129dc <LoRaMacInitialization+0x534>)
 80128e8:	2200      	movs	r2, #0
 80128ea:	f04f 31ff 	mov.w	r1, #4294967295
 80128ee:	483c      	ldr	r0, [pc, #240]	@ (80129e0 <LoRaMacInitialization+0x538>)
 80128f0:	f00c fbf6 	bl	801f0e0 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 80128f4:	2300      	movs	r3, #0
 80128f6:	9300      	str	r3, [sp, #0]
 80128f8:	4b3a      	ldr	r3, [pc, #232]	@ (80129e4 <LoRaMacInitialization+0x53c>)
 80128fa:	2200      	movs	r2, #0
 80128fc:	f04f 31ff 	mov.w	r1, #4294967295
 8012900:	4839      	ldr	r0, [pc, #228]	@ (80129e8 <LoRaMacInitialization+0x540>)
 8012902:	f00c fbed 	bl	801f0e0 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8012906:	4c2f      	ldr	r4, [pc, #188]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012908:	463b      	mov	r3, r7
 801290a:	4618      	mov	r0, r3
 801290c:	f00b ffc4 	bl	801e898 <SysTimeGetMcuTime>
 8012910:	f504 7392 	add.w	r3, r4, #292	@ 0x124
 8012914:	463a      	mov	r2, r7
 8012916:	e892 0003 	ldmia.w	r2, {r0, r1}
 801291a:	e883 0003 	stmia.w	r3, {r0, r1}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 801291e:	4b33      	ldr	r3, [pc, #204]	@ (80129ec <LoRaMacInitialization+0x544>)
 8012920:	2200      	movs	r2, #0
 8012922:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8012924:	4b28      	ldr	r3, [pc, #160]	@ (80129c8 <LoRaMacInitialization+0x520>)
 8012926:	4a32      	ldr	r2, [pc, #200]	@ (80129f0 <LoRaMacInitialization+0x548>)
 8012928:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 801292c:	4b26      	ldr	r3, [pc, #152]	@ (80129c8 <LoRaMacInitialization+0x520>)
 801292e:	4a31      	ldr	r2, [pc, #196]	@ (80129f4 <LoRaMacInitialization+0x54c>)
 8012930:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8012934:	4b24      	ldr	r3, [pc, #144]	@ (80129c8 <LoRaMacInitialization+0x520>)
 8012936:	4a30      	ldr	r2, [pc, #192]	@ (80129f8 <LoRaMacInitialization+0x550>)
 8012938:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 801293c:	4b22      	ldr	r3, [pc, #136]	@ (80129c8 <LoRaMacInitialization+0x520>)
 801293e:	4a2f      	ldr	r2, [pc, #188]	@ (80129fc <LoRaMacInitialization+0x554>)
 8012940:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8012944:	4b20      	ldr	r3, [pc, #128]	@ (80129c8 <LoRaMacInitialization+0x520>)
 8012946:	4a2e      	ldr	r2, [pc, #184]	@ (8012a00 <LoRaMacInitialization+0x558>)
 8012948:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 801294c:	4b2d      	ldr	r3, [pc, #180]	@ (8012a04 <LoRaMacInitialization+0x55c>)
 801294e:	681b      	ldr	r3, [r3, #0]
 8012950:	482d      	ldr	r0, [pc, #180]	@ (8012a08 <LoRaMacInitialization+0x560>)
 8012952:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 8012954:	482d      	ldr	r0, [pc, #180]	@ (8012a0c <LoRaMacInitialization+0x564>)
 8012956:	f7fa f9bf 	bl	800ccd8 <SecureElementInit>
 801295a:	4603      	mov	r3, r0
 801295c:	2b00      	cmp	r3, #0
 801295e:	d001      	beq.n	8012964 <LoRaMacInitialization+0x4bc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012960:	2311      	movs	r3, #17
 8012962:	e02b      	b.n	80129bc <LoRaMacInitialization+0x514>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8012964:	4817      	ldr	r0, [pc, #92]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 8012966:	f002 fc25 	bl	80151b4 <LoRaMacCryptoInit>
 801296a:	4603      	mov	r3, r0
 801296c:	2b00      	cmp	r3, #0
 801296e:	d001      	beq.n	8012974 <LoRaMacInitialization+0x4cc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012970:	2311      	movs	r3, #17
 8012972:	e023      	b.n	80129bc <LoRaMacInitialization+0x514>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8012974:	f001 fd20 	bl	80143b8 <LoRaMacCommandsInit>
 8012978:	4603      	mov	r3, r0
 801297a:	2b00      	cmp	r3, #0
 801297c:	d001      	beq.n	8012982 <LoRaMacInitialization+0x4da>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801297e:	2313      	movs	r3, #19
 8012980:	e01c      	b.n	80129bc <LoRaMacInitialization+0x514>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8012982:	4823      	ldr	r0, [pc, #140]	@ (8012a10 <LoRaMacInitialization+0x568>)
 8012984:	f002 fcb6 	bl	80152f4 <LoRaMacCryptoSetMulticastReference>
 8012988:	4603      	mov	r3, r0
 801298a:	2b00      	cmp	r3, #0
 801298c:	d001      	beq.n	8012992 <LoRaMacInitialization+0x4ea>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801298e:	2311      	movs	r3, #17
 8012990:	e014      	b.n	80129bc <LoRaMacInitialization+0x514>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8012992:	4b1c      	ldr	r3, [pc, #112]	@ (8012a04 <LoRaMacInitialization+0x55c>)
 8012994:	695b      	ldr	r3, [r3, #20]
 8012996:	4798      	blx	r3
 8012998:	4603      	mov	r3, r0
 801299a:	4618      	mov	r0, r3
 801299c:	f008 fad2 	bl	801af44 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 80129a0:	4b18      	ldr	r3, [pc, #96]	@ (8012a04 <LoRaMacInitialization+0x55c>)
 80129a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80129a4:	4a07      	ldr	r2, [pc, #28]	@ (80129c4 <LoRaMacInitialization+0x51c>)
 80129a6:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 80129aa:	4610      	mov	r0, r2
 80129ac:	4798      	blx	r3
    Radio.Sleep( );
 80129ae:	4b15      	ldr	r3, [pc, #84]	@ (8012a04 <LoRaMacInitialization+0x55c>)
 80129b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129b2:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80129b4:	2001      	movs	r0, #1
 80129b6:	f7fd fa67 	bl	800fe88 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 80129ba:	2300      	movs	r3, #0
}
 80129bc:	4618      	mov	r0, r3
 80129be:	373c      	adds	r7, #60	@ 0x3c
 80129c0:	46bd      	mov	sp, r7
 80129c2:	bd90      	pop	{r4, r7, pc}
 80129c4:	20001118 	.word	0x20001118
 80129c8:	20000be4 	.word	0x20000be4
 80129cc:	08010415 	.word	0x08010415
 80129d0:	20000f4c 	.word	0x20000f4c
 80129d4:	080104a5 	.word	0x080104a5
 80129d8:	20000f64 	.word	0x20000f64
 80129dc:	0801051d 	.word	0x0801051d
 80129e0:	20000f7c 	.word	0x20000f7c
 80129e4:	0801059d 	.word	0x0801059d
 80129e8:	20000fe4 	.word	0x20000fe4
 80129ec:	20001d40 	.word	0x20001d40
 80129f0:	0800ee95 	.word	0x0800ee95
 80129f4:	0800eef1 	.word	0x0800eef1
 80129f8:	0800ef91 	.word	0x0800ef91
 80129fc:	0800ef65 	.word	0x0800ef65
 8012a00:	0800efad 	.word	0x0800efad
 8012a04:	08023b7c 	.word	0x08023b7c
 8012a08:	20000f30 	.word	0x20000f30
 8012a0c:	20001264 	.word	0x20001264
 8012a10:	20001200 	.word	0x20001200

08012a14 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8012a14:	b580      	push	{r7, lr}
 8012a16:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8012a18:	4b04      	ldr	r3, [pc, #16]	@ (8012a2c <LoRaMacStart+0x18>)
 8012a1a:	2200      	movs	r2, #0
 8012a1c:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 8012a20:	f7fc fada 	bl	800efd8 <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 8012a24:	2300      	movs	r3, #0
}
 8012a26:	4618      	mov	r0, r3
 8012a28:	bd80      	pop	{r7, pc}
 8012a2a:	bf00      	nop
 8012a2c:	20000be4 	.word	0x20000be4

08012a30 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 8012a30:	b580      	push	{r7, lr}
 8012a32:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 8012a34:	f7fd f9f0 	bl	800fe18 <LoRaMacIsBusy>
 8012a38:	4603      	mov	r3, r0
 8012a3a:	f083 0301 	eor.w	r3, r3, #1
 8012a3e:	b2db      	uxtb	r3, r3
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d00d      	beq.n	8012a60 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8012a44:	4b0b      	ldr	r3, [pc, #44]	@ (8012a74 <LoRaMacStop+0x44>)
 8012a46:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012a4a:	2b02      	cmp	r3, #2
 8012a4c:	d102      	bne.n	8012a54 <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 8012a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8012a78 <LoRaMacStop+0x48>)
 8012a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a52:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 8012a54:	4b09      	ldr	r3, [pc, #36]	@ (8012a7c <LoRaMacStop+0x4c>)
 8012a56:	2201      	movs	r2, #1
 8012a58:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 8012a5c:	2300      	movs	r3, #0
 8012a5e:	e007      	b.n	8012a70 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8012a60:	4b06      	ldr	r3, [pc, #24]	@ (8012a7c <LoRaMacStop+0x4c>)
 8012a62:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012a66:	2b01      	cmp	r3, #1
 8012a68:	d101      	bne.n	8012a6e <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 8012a6a:	2300      	movs	r3, #0
 8012a6c:	e000      	b.n	8012a70 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 8012a6e:	2301      	movs	r3, #1
}
 8012a70:	4618      	mov	r0, r3
 8012a72:	bd80      	pop	{r7, pc}
 8012a74:	20001118 	.word	0x20001118
 8012a78:	08023b7c 	.word	0x08023b7c
 8012a7c:	20000be4 	.word	0x20000be4

08012a80 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8012a80:	b580      	push	{r7, lr}
 8012a82:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8012a84:	4812      	ldr	r0, [pc, #72]	@ (8012ad0 <LoRaMacHalt+0x50>)
 8012a86:	f00c fbcf 	bl	801f228 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 8012a8a:	4812      	ldr	r0, [pc, #72]	@ (8012ad4 <LoRaMacHalt+0x54>)
 8012a8c:	f00c fbcc 	bl	801f228 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8012a90:	4811      	ldr	r0, [pc, #68]	@ (8012ad8 <LoRaMacHalt+0x58>)
 8012a92:	f00c fbc9 	bl	801f228 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8012a96:	4811      	ldr	r0, [pc, #68]	@ (8012adc <LoRaMacHalt+0x5c>)
 8012a98:	f00c fbc6 	bl	801f228 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8012a9c:	f001 faf0 	bl	8014080 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8012aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8012ae0 <LoRaMacHalt+0x60>)
 8012aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012aa4:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8012aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8012ae4 <LoRaMacHalt+0x64>)
 8012aa8:	2200      	movs	r2, #0
 8012aaa:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 8012aae:	480e      	ldr	r0, [pc, #56]	@ (8012ae8 <LoRaMacHalt+0x68>)
 8012ab0:	f7fd fb8c 	bl	80101cc <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8012ab4:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012ab8:	490b      	ldr	r1, [pc, #44]	@ (8012ae8 <LoRaMacHalt+0x68>)
 8012aba:	480c      	ldr	r0, [pc, #48]	@ (8012aec <LoRaMacHalt+0x6c>)
 8012abc:	f008 fa67 	bl	801af8e <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8012ac0:	4b08      	ldr	r3, [pc, #32]	@ (8012ae4 <LoRaMacHalt+0x64>)
 8012ac2:	2201      	movs	r2, #1
 8012ac4:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012ac8:	2300      	movs	r3, #0
}
 8012aca:	4618      	mov	r0, r3
 8012acc:	bd80      	pop	{r7, pc}
 8012ace:	bf00      	nop
 8012ad0:	20000f4c 	.word	0x20000f4c
 8012ad4:	20000f64 	.word	0x20000f64
 8012ad8:	20000f7c 	.word	0x20000f7c
 8012adc:	20000fe4 	.word	0x20000fe4
 8012ae0:	08023b7c 	.word	0x08023b7c
 8012ae4:	20000be4 	.word	0x20000be4
 8012ae8:	20001118 	.word	0x20001118
 8012aec:	200016e4 	.word	0x200016e4

08012af0 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8012af0:	b590      	push	{r4, r7, lr}
 8012af2:	b08d      	sub	sp, #52	@ 0x34
 8012af4:	af02      	add	r7, sp, #8
 8012af6:	4603      	mov	r3, r0
 8012af8:	6039      	str	r1, [r7, #0]
 8012afa:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012afc:	4b42      	ldr	r3, [pc, #264]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012b00:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012b02:	4b41      	ldr	r3, [pc, #260]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b04:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 8012b08:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012b0a:	4b3f      	ldr	r3, [pc, #252]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b0c:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 8012b10:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8012b12:	4b3e      	ldr	r3, [pc, #248]	@ (8012c0c <LoRaMacQueryTxPossible+0x11c>)
 8012b14:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012b18:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 8012b1a:	2300      	movs	r3, #0
 8012b1c:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8012b1e:	683b      	ldr	r3, [r7, #0]
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d101      	bne.n	8012b28 <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012b24:	2303      	movs	r3, #3
 8012b26:	e06b      	b.n	8012c00 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 8012b28:	2300      	movs	r3, #0
 8012b2a:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8012b2c:	4b36      	ldr	r3, [pc, #216]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b2e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8012b32:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012b34:	4b34      	ldr	r3, [pc, #208]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012b38:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8012b3a:	4b33      	ldr	r3, [pc, #204]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b3c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8012b40:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8012b42:	4b31      	ldr	r3, [pc, #196]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b44:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8012b48:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8012b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b4c:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012b50:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012b54:	4b2c      	ldr	r3, [pc, #176]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b56:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8012b5a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 8012b5e:	4b2b      	ldr	r3, [pc, #172]	@ (8012c0c <LoRaMacQueryTxPossible+0x11c>)
 8012b60:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012b64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012b68:	4b27      	ldr	r3, [pc, #156]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b6a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8012b72:	4b25      	ldr	r3, [pc, #148]	@ (8012c08 <LoRaMacQueryTxPossible+0x118>)
 8012b74:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b78:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 8012b7c:	f107 040d 	add.w	r4, r7, #13
 8012b80:	f107 020e 	add.w	r2, r7, #14
 8012b84:	f107 010f 	add.w	r1, r7, #15
 8012b88:	f107 0014 	add.w	r0, r7, #20
 8012b8c:	f107 0310 	add.w	r3, r7, #16
 8012b90:	9300      	str	r3, [sp, #0]
 8012b92:	4623      	mov	r3, r4
 8012b94:	f001 f93e 	bl	8013e14 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8012b98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012b9c:	4618      	mov	r0, r3
 8012b9e:	f7fd fe43 	bl	8010828 <GetMaxAppPayloadWithoutFOptsLength>
 8012ba2:	4603      	mov	r3, r0
 8012ba4:	461a      	mov	r2, r3
 8012ba6:	683b      	ldr	r3, [r7, #0]
 8012ba8:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8012baa:	f107 0308 	add.w	r3, r7, #8
 8012bae:	4618      	mov	r0, r3
 8012bb0:	f001 fd08 	bl	80145c4 <LoRaMacCommandsGetSizeSerializedCmds>
 8012bb4:	4603      	mov	r3, r0
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	d001      	beq.n	8012bbe <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012bba:	2313      	movs	r3, #19
 8012bbc:	e020      	b.n	8012c00 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8012bbe:	68bb      	ldr	r3, [r7, #8]
 8012bc0:	2b0f      	cmp	r3, #15
 8012bc2:	d819      	bhi.n	8012bf8 <LoRaMacQueryTxPossible+0x108>
 8012bc4:	683b      	ldr	r3, [r7, #0]
 8012bc6:	785b      	ldrb	r3, [r3, #1]
 8012bc8:	461a      	mov	r2, r3
 8012bca:	68bb      	ldr	r3, [r7, #8]
 8012bcc:	429a      	cmp	r2, r3
 8012bce:	d313      	bcc.n	8012bf8 <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8012bd0:	683b      	ldr	r3, [r7, #0]
 8012bd2:	785a      	ldrb	r2, [r3, #1]
 8012bd4:	68bb      	ldr	r3, [r7, #8]
 8012bd6:	b2db      	uxtb	r3, r3
 8012bd8:	1ad3      	subs	r3, r2, r3
 8012bda:	b2da      	uxtb	r2, r3
 8012bdc:	683b      	ldr	r3, [r7, #0]
 8012bde:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8012be0:	683b      	ldr	r3, [r7, #0]
 8012be2:	785b      	ldrb	r3, [r3, #1]
 8012be4:	4619      	mov	r1, r3
 8012be6:	79fa      	ldrb	r2, [r7, #7]
 8012be8:	68bb      	ldr	r3, [r7, #8]
 8012bea:	4413      	add	r3, r2
 8012bec:	4299      	cmp	r1, r3
 8012bee:	d301      	bcc.n	8012bf4 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8012bf0:	2300      	movs	r3, #0
 8012bf2:	e005      	b.n	8012c00 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8012bf4:	2308      	movs	r3, #8
 8012bf6:	e003      	b.n	8012c00 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8012bf8:	683b      	ldr	r3, [r7, #0]
 8012bfa:	2200      	movs	r2, #0
 8012bfc:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8012bfe:	2308      	movs	r3, #8
    }
}
 8012c00:	4618      	mov	r0, r3
 8012c02:	372c      	adds	r7, #44	@ 0x2c
 8012c04:	46bd      	mov	sp, r7
 8012c06:	bd90      	pop	{r4, r7, pc}
 8012c08:	20001118 	.word	0x20001118
 8012c0c:	20000be4 	.word	0x20000be4

08012c10 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8012c10:	b590      	push	{r4, r7, lr}
 8012c12:	b087      	sub	sp, #28
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8012c18:	2300      	movs	r3, #0
 8012c1a:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d101      	bne.n	8012c26 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012c22:	2303      	movs	r3, #3
 8012c24:	e1c4      	b.n	8012fb0 <LoRaMacMibGetRequestConfirm+0x3a0>
    }

    switch( mibGet->Type )
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	781b      	ldrb	r3, [r3, #0]
 8012c2a:	2b41      	cmp	r3, #65	@ 0x41
 8012c2c:	f200 81b9 	bhi.w	8012fa2 <LoRaMacMibGetRequestConfirm+0x392>
 8012c30:	a201      	add	r2, pc, #4	@ (adr r2, 8012c38 <LoRaMacMibGetRequestConfirm+0x28>)
 8012c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c36:	bf00      	nop
 8012c38:	08012d41 	.word	0x08012d41
 8012c3c:	08012d4d 	.word	0x08012d4d
 8012c40:	08012d59 	.word	0x08012d59
 8012c44:	08012d65 	.word	0x08012d65
 8012c48:	08012d71 	.word	0x08012d71
 8012c4c:	08012d7d 	.word	0x08012d7d
 8012c50:	08012d89 	.word	0x08012d89
 8012c54:	08012fa3 	.word	0x08012fa3
 8012c58:	08012fa3 	.word	0x08012fa3
 8012c5c:	08012fa3 	.word	0x08012fa3
 8012c60:	08012fa3 	.word	0x08012fa3
 8012c64:	08012fa3 	.word	0x08012fa3
 8012c68:	08012fa3 	.word	0x08012fa3
 8012c6c:	08012fa3 	.word	0x08012fa3
 8012c70:	08012fa3 	.word	0x08012fa3
 8012c74:	08012d9d 	.word	0x08012d9d
 8012c78:	08012da9 	.word	0x08012da9
 8012c7c:	08012db5 	.word	0x08012db5
 8012c80:	08012dd7 	.word	0x08012dd7
 8012c84:	08012de9 	.word	0x08012de9
 8012c88:	08012dfb 	.word	0x08012dfb
 8012c8c:	08012e0d 	.word	0x08012e0d
 8012c90:	08012e41 	.word	0x08012e41
 8012c94:	08012e1f 	.word	0x08012e1f
 8012c98:	08012e63 	.word	0x08012e63
 8012c9c:	08012e6f 	.word	0x08012e6f
 8012ca0:	08012e79 	.word	0x08012e79
 8012ca4:	08012e83 	.word	0x08012e83
 8012ca8:	08012e8d 	.word	0x08012e8d
 8012cac:	08012e97 	.word	0x08012e97
 8012cb0:	08012ea1 	.word	0x08012ea1
 8012cb4:	08012ecd 	.word	0x08012ecd
 8012cb8:	08012ed9 	.word	0x08012ed9
 8012cbc:	08012ef1 	.word	0x08012ef1
 8012cc0:	08012ee5 	.word	0x08012ee5
 8012cc4:	08012efd 	.word	0x08012efd
 8012cc8:	08012f07 	.word	0x08012f07
 8012ccc:	08012f13 	.word	0x08012f13
 8012cd0:	08012f2f 	.word	0x08012f2f
 8012cd4:	08012f1f 	.word	0x08012f1f
 8012cd8:	08012f27 	.word	0x08012f27
 8012cdc:	08012fa3 	.word	0x08012fa3
 8012ce0:	08012f3b 	.word	0x08012f3b
 8012ce4:	08012fa3 	.word	0x08012fa3
 8012ce8:	08012fa3 	.word	0x08012fa3
 8012cec:	08012fa3 	.word	0x08012fa3
 8012cf0:	08012fa3 	.word	0x08012fa3
 8012cf4:	08012fa3 	.word	0x08012fa3
 8012cf8:	08012fa3 	.word	0x08012fa3
 8012cfc:	08012fa3 	.word	0x08012fa3
 8012d00:	08012fa3 	.word	0x08012fa3
 8012d04:	08012fa3 	.word	0x08012fa3
 8012d08:	08012fa3 	.word	0x08012fa3
 8012d0c:	08012fa3 	.word	0x08012fa3
 8012d10:	08012fa3 	.word	0x08012fa3
 8012d14:	08012fa3 	.word	0x08012fa3
 8012d18:	08012fa3 	.word	0x08012fa3
 8012d1c:	08012fa3 	.word	0x08012fa3
 8012d20:	08012f4f 	.word	0x08012f4f
 8012d24:	08012f5b 	.word	0x08012f5b
 8012d28:	08012f67 	.word	0x08012f67
 8012d2c:	08012f73 	.word	0x08012f73
 8012d30:	08012f7f 	.word	0x08012f7f
 8012d34:	08012f8b 	.word	0x08012f8b
 8012d38:	08012f97 	.word	0x08012f97
 8012d3c:	08012f9d 	.word	0x08012f9d
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 8012d40:	4b9d      	ldr	r3, [pc, #628]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012d42:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	711a      	strb	r2, [r3, #4]
            break;
 8012d4a:	e130      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8012d4c:	4b9a      	ldr	r3, [pc, #616]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012d4e:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	711a      	strb	r2, [r3, #4]
            break;
 8012d56:	e12a      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	685b      	ldr	r3, [r3, #4]
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	f7fa fa7b 	bl	800d258 <SecureElementGetDevEui>
            break;
 8012d62:	e124      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	685b      	ldr	r3, [r3, #4]
 8012d68:	4618      	mov	r0, r3
 8012d6a:	f7fa faa5 	bl	800d2b8 <SecureElementGetJoinEui>
            break;
 8012d6e:	e11e      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8012d70:	4b91      	ldr	r3, [pc, #580]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012d72:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	711a      	strb	r2, [r3, #4]
            break;
 8012d7a:	e118      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8012d7c:	4b8e      	ldr	r3, [pc, #568]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012d7e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	605a      	str	r2, [r3, #4]
            break;
 8012d86:	e112      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 8012d88:	4b8b      	ldr	r3, [pc, #556]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012d8a:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	3304      	adds	r3, #4
 8012d92:	4619      	mov	r1, r3
 8012d94:	4610      	mov	r0, r2
 8012d96:	f7fa fac1 	bl	800d31c <SecureElementGetDevAddr>
            break;
 8012d9a:	e108      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8012d9c:	4b86      	ldr	r3, [pc, #536]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012d9e:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	711a      	strb	r2, [r3, #4]
            break;
 8012da6:	e102      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8012da8:	4b83      	ldr	r3, [pc, #524]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012daa:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	711a      	strb	r2, [r3, #4]
            break;
 8012db2:	e0fc      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8012db4:	231c      	movs	r3, #28
 8012db6:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012db8:	4b7f      	ldr	r3, [pc, #508]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012dba:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012dbe:	f107 0210 	add.w	r2, r7, #16
 8012dc2:	4611      	mov	r1, r2
 8012dc4:	4618      	mov	r0, r3
 8012dc6:	f003 f8b9 	bl	8015f3c <RegionGetPhyParam>
 8012dca:	4603      	mov	r3, r0
 8012dcc:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8012dce:	68fa      	ldr	r2, [r7, #12]
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	605a      	str	r2, [r3, #4]
            break;
 8012dd4:	e0eb      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	4a77      	ldr	r2, [pc, #476]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012dda:	3304      	adds	r3, #4
 8012ddc:	326c      	adds	r2, #108	@ 0x6c
 8012dde:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012de2:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012de6:	e0e2      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	4a73      	ldr	r2, [pc, #460]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012dec:	3304      	adds	r3, #4
 8012dee:	32b4      	adds	r2, #180	@ 0xb4
 8012df0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012df4:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012df8:	e0d9      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	4a6e      	ldr	r2, [pc, #440]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012dfe:	3304      	adds	r3, #4
 8012e00:	3274      	adds	r2, #116	@ 0x74
 8012e02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012e06:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012e0a:	e0d0      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	4a6a      	ldr	r2, [pc, #424]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012e10:	3304      	adds	r3, #4
 8012e12:	32bc      	adds	r2, #188	@ 0xbc
 8012e14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012e18:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012e1c:	e0c7      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8012e1e:	231a      	movs	r3, #26
 8012e20:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012e22:	4b65      	ldr	r3, [pc, #404]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012e24:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012e28:	f107 0210 	add.w	r2, r7, #16
 8012e2c:	4611      	mov	r1, r2
 8012e2e:	4618      	mov	r0, r3
 8012e30:	f003 f884 	bl	8015f3c <RegionGetPhyParam>
 8012e34:	4603      	mov	r3, r0
 8012e36:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8012e38:	68fa      	ldr	r2, [r7, #12]
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	605a      	str	r2, [r3, #4]
            break;
 8012e3e:	e0b6      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8012e40:	2319      	movs	r3, #25
 8012e42:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012e44:	4b5c      	ldr	r3, [pc, #368]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012e46:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012e4a:	f107 0210 	add.w	r2, r7, #16
 8012e4e:	4611      	mov	r1, r2
 8012e50:	4618      	mov	r0, r3
 8012e52:	f003 f873 	bl	8015f3c <RegionGetPhyParam>
 8012e56:	4603      	mov	r3, r0
 8012e58:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8012e5a:	68fa      	ldr	r2, [r7, #12]
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	605a      	str	r2, [r3, #4]
            break;
 8012e60:	e0a5      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8012e62:	4b55      	ldr	r3, [pc, #340]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012e64:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	711a      	strb	r2, [r3, #4]
            break;
 8012e6c:	e09f      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8012e6e:	4b52      	ldr	r3, [pc, #328]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012e70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	605a      	str	r2, [r3, #4]
            break;
 8012e76:	e09a      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8012e78:	4b4f      	ldr	r3, [pc, #316]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012e7a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	605a      	str	r2, [r3, #4]
            break;
 8012e80:	e095      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8012e82:	4b4d      	ldr	r3, [pc, #308]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012e84:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	605a      	str	r2, [r3, #4]
            break;
 8012e8a:	e090      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8012e8c:	4b4a      	ldr	r3, [pc, #296]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012e8e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	605a      	str	r2, [r3, #4]
            break;
 8012e94:	e08b      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8012e96:	4b48      	ldr	r3, [pc, #288]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012e98:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	605a      	str	r2, [r3, #4]
            break;
 8012e9e:	e086      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8012ea0:	2302      	movs	r3, #2
 8012ea2:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012ea4:	4b44      	ldr	r3, [pc, #272]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012ea6:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012eaa:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012eac:	4b42      	ldr	r3, [pc, #264]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012eae:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012eb2:	f107 0210 	add.w	r2, r7, #16
 8012eb6:	4611      	mov	r1, r2
 8012eb8:	4618      	mov	r0, r3
 8012eba:	f003 f83f 	bl	8015f3c <RegionGetPhyParam>
 8012ebe:	4603      	mov	r3, r0
 8012ec0:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 8012ec2:	68fb      	ldr	r3, [r7, #12]
 8012ec4:	b25a      	sxtb	r2, r3
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	711a      	strb	r2, [r3, #4]
            break;
 8012eca:	e070      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012ecc:	4b3a      	ldr	r3, [pc, #232]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012ece:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	711a      	strb	r2, [r3, #4]
            break;
 8012ed6:	e06a      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8012ed8:	4b37      	ldr	r3, [pc, #220]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012eda:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	711a      	strb	r2, [r3, #4]
            break;
 8012ee2:	e064      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012ee4:	4b34      	ldr	r3, [pc, #208]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012ee6:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	711a      	strb	r2, [r3, #4]
            break;
 8012eee:	e05e      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012ef0:	4b31      	ldr	r3, [pc, #196]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012ef2:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	711a      	strb	r2, [r3, #4]
            break;
 8012efa:	e058      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8012efc:	4b2e      	ldr	r3, [pc, #184]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012efe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	605a      	str	r2, [r3, #4]
            break;
 8012f04:	e053      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8012f06:	4b2c      	ldr	r3, [pc, #176]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f08:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	711a      	strb	r2, [r3, #4]
            break;
 8012f10:	e04d      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8012f12:	4b29      	ldr	r3, [pc, #164]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f14:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	605a      	str	r2, [r3, #4]
            break;
 8012f1c:	e047      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	4a25      	ldr	r2, [pc, #148]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f22:	605a      	str	r2, [r3, #4]
            break;
 8012f24:	e043      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	4a24      	ldr	r2, [pc, #144]	@ (8012fbc <LoRaMacMibGetRequestConfirm+0x3ac>)
 8012f2a:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 8012f2c:	e03f      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8012f2e:	4b22      	ldr	r3, [pc, #136]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f30:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	605a      	str	r2, [r3, #4]
            break;
 8012f38:	e039      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	4a1e      	ldr	r2, [pc, #120]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f3e:	f8d2 212c 	ldr.w	r2, [r2, #300]	@ 0x12c
 8012f42:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8012f44:	687c      	ldr	r4, [r7, #4]
 8012f46:	f003 fabf 	bl	80164c8 <RegionGetVersion>
 8012f4a:	60a0      	str	r0, [r4, #8]
            break;
 8012f4c:	e02f      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8012f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f50:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	605a      	str	r2, [r3, #4]
            break;
 8012f58:	e029      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 8012f5a:	4b17      	ldr	r3, [pc, #92]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f5c:	f893 211f 	ldrb.w	r2, [r3, #287]	@ 0x11f
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	711a      	strb	r2, [r3, #4]
            break;
 8012f64:	e023      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8012f66:	4b14      	ldr	r3, [pc, #80]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f68:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	809a      	strh	r2, [r3, #4]
            break;
 8012f70:	e01d      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8012f72:	4b11      	ldr	r3, [pc, #68]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f74:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	809a      	strh	r2, [r3, #4]
            break;
 8012f7c:	e017      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8012f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f80:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	809a      	strh	r2, [r3, #4]
            break;
 8012f88:	e011      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8012f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8012fb8 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012f8c:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	809a      	strh	r2, [r3, #4]
            break;
 8012f94:	e00b      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012f96:	2318      	movs	r3, #24
 8012f98:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012f9a:	e008      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012f9c:	2318      	movs	r3, #24
 8012f9e:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012fa0:	e005      	b.n	8012fae <LoRaMacMibGetRequestConfirm+0x39e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8012fa2:	6878      	ldr	r0, [r7, #4]
 8012fa4:	f001 f883 	bl	80140ae <LoRaMacClassBMibGetRequestConfirm>
 8012fa8:	4603      	mov	r3, r0
 8012faa:	75fb      	strb	r3, [r7, #23]
            break;
 8012fac:	bf00      	nop
        }
    }
    return status;
 8012fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8012fb0:	4618      	mov	r0, r3
 8012fb2:	371c      	adds	r7, #28
 8012fb4:	46bd      	mov	sp, r7
 8012fb6:	bd90      	pop	{r4, r7, pc}
 8012fb8:	20001118 	.word	0x20001118
 8012fbc:	200016e4 	.word	0x200016e4

08012fc0 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8012fc0:	b580      	push	{r7, lr}
 8012fc2:	b086      	sub	sp, #24
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8012fc8:	2300      	movs	r3, #0
 8012fca:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d101      	bne.n	8012fd6 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012fd2:	2303      	movs	r3, #3
 8012fd4:	e39e      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8012fd6:	4bbd      	ldr	r3, [pc, #756]	@ (80132cc <LoRaMacMibSetRequestConfirm+0x30c>)
 8012fd8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012fdc:	f003 0302 	and.w	r3, r3, #2
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d001      	beq.n	8012fe8 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8012fe4:	2301      	movs	r3, #1
 8012fe6:	e395      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
    }

    switch( mibSet->Type )
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	781b      	ldrb	r3, [r3, #0]
 8012fec:	2b41      	cmp	r3, #65	@ 0x41
 8012fee:	f200 8365 	bhi.w	80136bc <LoRaMacMibSetRequestConfirm+0x6fc>
 8012ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8012ff8 <LoRaMacMibSetRequestConfirm+0x38>)
 8012ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ff8:	08013101 	.word	0x08013101
 8012ffc:	08013111 	.word	0x08013111
 8013000:	0801312b 	.word	0x0801312b
 8013004:	08013143 	.word	0x08013143
 8013008:	0801315b 	.word	0x0801315b
 801300c:	08013167 	.word	0x08013167
 8013010:	08013173 	.word	0x08013173
 8013014:	0801319d 	.word	0x0801319d
 8013018:	080131c3 	.word	0x080131c3
 801301c:	080131e9 	.word	0x080131e9
 8013020:	0801320f 	.word	0x0801320f
 8013024:	08013235 	.word	0x08013235
 8013028:	0801325b 	.word	0x0801325b
 801302c:	08013281 	.word	0x08013281
 8013030:	080132a7 	.word	0x080132a7
 8013034:	080132d5 	.word	0x080132d5
 8013038:	080132f5 	.word	0x080132f5
 801303c:	080136bd 	.word	0x080136bd
 8013040:	08013301 	.word	0x08013301
 8013044:	08013371 	.word	0x08013371
 8013048:	080133b1 	.word	0x080133b1
 801304c:	08013413 	.word	0x08013413
 8013050:	08013483 	.word	0x08013483
 8013054:	08013453 	.word	0x08013453
 8013058:	080134b3 	.word	0x080134b3
 801305c:	080134d5 	.word	0x080134d5
 8013060:	080134df 	.word	0x080134df
 8013064:	080134e9 	.word	0x080134e9
 8013068:	080134f3 	.word	0x080134f3
 801306c:	080134fd 	.word	0x080134fd
 8013070:	080136bd 	.word	0x080136bd
 8013074:	08013507 	.word	0x08013507
 8013078:	08013539 	.word	0x08013539
 801307c:	080135ad 	.word	0x080135ad
 8013080:	08013573 	.word	0x08013573
 8013084:	080135df 	.word	0x080135df
 8013088:	08013605 	.word	0x08013605
 801308c:	0801361d 	.word	0x0801361d
 8013090:	08013629 	.word	0x08013629
 8013094:	08013635 	.word	0x08013635
 8013098:	080136bd 	.word	0x080136bd
 801309c:	0801363f 	.word	0x0801363f
 80130a0:	080136bd 	.word	0x080136bd
 80130a4:	080136bd 	.word	0x080136bd
 80130a8:	080136bd 	.word	0x080136bd
 80130ac:	080136bd 	.word	0x080136bd
 80130b0:	080136bd 	.word	0x080136bd
 80130b4:	080136bd 	.word	0x080136bd
 80130b8:	080136bd 	.word	0x080136bd
 80130bc:	080136bd 	.word	0x080136bd
 80130c0:	080136bd 	.word	0x080136bd
 80130c4:	080136bd 	.word	0x080136bd
 80130c8:	080136bd 	.word	0x080136bd
 80130cc:	080136bd 	.word	0x080136bd
 80130d0:	080136bd 	.word	0x080136bd
 80130d4:	080136bd 	.word	0x080136bd
 80130d8:	080136bd 	.word	0x080136bd
 80130dc:	080136bd 	.word	0x080136bd
 80130e0:	08013669 	.word	0x08013669
 80130e4:	08013675 	.word	0x08013675
 80130e8:	08013681 	.word	0x08013681
 80130ec:	0801368d 	.word	0x0801368d
 80130f0:	08013699 	.word	0x08013699
 80130f4:	080136a5 	.word	0x080136a5
 80130f8:	080136b1 	.word	0x080136b1
 80130fc:	080136b7 	.word	0x080136b7
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	791b      	ldrb	r3, [r3, #4]
 8013104:	4618      	mov	r0, r3
 8013106:	f7fd faa5 	bl	8010654 <SwitchClass>
 801310a:	4603      	mov	r3, r0
 801310c:	75fb      	strb	r3, [r7, #23]
            break;
 801310e:	e2f6      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	791b      	ldrb	r3, [r3, #4]
 8013114:	2b02      	cmp	r3, #2
 8013116:	d005      	beq.n	8013124 <LoRaMacMibSetRequestConfirm+0x164>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	791a      	ldrb	r2, [r3, #4]
 801311c:	4b6c      	ldr	r3, [pc, #432]	@ (80132d0 <LoRaMacMibSetRequestConfirm+0x310>)
 801311e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013122:	e2ec      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013124:	2303      	movs	r3, #3
 8013126:	75fb      	strb	r3, [r7, #23]
            break;
 8013128:	e2e9      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	685b      	ldr	r3, [r3, #4]
 801312e:	4618      	mov	r0, r3
 8013130:	f7fa f87a 	bl	800d228 <SecureElementSetDevEui>
 8013134:	4603      	mov	r3, r0
 8013136:	2b00      	cmp	r3, #0
 8013138:	f000 82c6 	beq.w	80136c8 <LoRaMacMibSetRequestConfirm+0x708>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801313c:	2303      	movs	r3, #3
 801313e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013140:	e2c2      	b.n	80136c8 <LoRaMacMibSetRequestConfirm+0x708>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	685b      	ldr	r3, [r3, #4]
 8013146:	4618      	mov	r0, r3
 8013148:	f7fa f89e 	bl	800d288 <SecureElementSetJoinEui>
 801314c:	4603      	mov	r3, r0
 801314e:	2b00      	cmp	r3, #0
 8013150:	f000 82bc 	beq.w	80136cc <LoRaMacMibSetRequestConfirm+0x70c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013154:	2303      	movs	r3, #3
 8013156:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013158:	e2b8      	b.n	80136cc <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	791a      	ldrb	r2, [r3, #4]
 801315e:	4b5c      	ldr	r3, [pc, #368]	@ (80132d0 <LoRaMacMibSetRequestConfirm+0x310>)
 8013160:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 8013164:	e2cb      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	685b      	ldr	r3, [r3, #4]
 801316a:	4a59      	ldr	r2, [pc, #356]	@ (80132d0 <LoRaMacMibSetRequestConfirm+0x310>)
 801316c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 8013170:	e2c5      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 8013172:	4b57      	ldr	r3, [pc, #348]	@ (80132d0 <LoRaMacMibSetRequestConfirm+0x310>)
 8013174:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	685b      	ldr	r3, [r3, #4]
 801317c:	4619      	mov	r1, r3
 801317e:	4610      	mov	r0, r2
 8013180:	f7fa f8b2 	bl	800d2e8 <SecureElementSetDevAddr>
 8013184:	4603      	mov	r3, r0
 8013186:	2b00      	cmp	r3, #0
 8013188:	d002      	beq.n	8013190 <LoRaMacMibSetRequestConfirm+0x1d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801318a:	2303      	movs	r3, #3
 801318c:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 801318e:	e2b6      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	685b      	ldr	r3, [r3, #4]
 8013194:	4a4e      	ldr	r2, [pc, #312]	@ (80132d0 <LoRaMacMibSetRequestConfirm+0x310>)
 8013196:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 801319a:	e2b0      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	685b      	ldr	r3, [r3, #4]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d00b      	beq.n	80131bc <LoRaMacMibSetRequestConfirm+0x1fc>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	685b      	ldr	r3, [r3, #4]
 80131a8:	4619      	mov	r1, r3
 80131aa:	2000      	movs	r0, #0
 80131ac:	f002 f8cc 	bl	8015348 <LoRaMacCryptoSetKey>
 80131b0:	4603      	mov	r3, r0
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	f000 828c 	beq.w	80136d0 <LoRaMacMibSetRequestConfirm+0x710>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80131b8:	2311      	movs	r3, #17
 80131ba:	e2ab      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80131bc:	2303      	movs	r3, #3
 80131be:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80131c0:	e286      	b.n	80136d0 <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	685b      	ldr	r3, [r3, #4]
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d00b      	beq.n	80131e2 <LoRaMacMibSetRequestConfirm+0x222>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	685b      	ldr	r3, [r3, #4]
 80131ce:	4619      	mov	r1, r3
 80131d0:	2001      	movs	r0, #1
 80131d2:	f002 f8b9 	bl	8015348 <LoRaMacCryptoSetKey>
 80131d6:	4603      	mov	r3, r0
 80131d8:	2b00      	cmp	r3, #0
 80131da:	f000 827b 	beq.w	80136d4 <LoRaMacMibSetRequestConfirm+0x714>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80131de:	2311      	movs	r3, #17
 80131e0:	e298      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80131e2:	2303      	movs	r3, #3
 80131e4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80131e6:	e275      	b.n	80136d4 <LoRaMacMibSetRequestConfirm+0x714>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	685b      	ldr	r3, [r3, #4]
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d00b      	beq.n	8013208 <LoRaMacMibSetRequestConfirm+0x248>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	685b      	ldr	r3, [r3, #4]
 80131f4:	4619      	mov	r1, r3
 80131f6:	2008      	movs	r0, #8
 80131f8:	f002 f8a6 	bl	8015348 <LoRaMacCryptoSetKey>
 80131fc:	4603      	mov	r3, r0
 80131fe:	2b00      	cmp	r3, #0
 8013200:	f000 826a 	beq.w	80136d8 <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013204:	2311      	movs	r3, #17
 8013206:	e285      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013208:	2303      	movs	r3, #3
 801320a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801320c:	e264      	b.n	80136d8 <LoRaMacMibSetRequestConfirm+0x718>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	685b      	ldr	r3, [r3, #4]
 8013212:	2b00      	cmp	r3, #0
 8013214:	d00b      	beq.n	801322e <LoRaMacMibSetRequestConfirm+0x26e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	685b      	ldr	r3, [r3, #4]
 801321a:	4619      	mov	r1, r3
 801321c:	2009      	movs	r0, #9
 801321e:	f002 f893 	bl	8015348 <LoRaMacCryptoSetKey>
 8013222:	4603      	mov	r3, r0
 8013224:	2b00      	cmp	r3, #0
 8013226:	f000 8259 	beq.w	80136dc <LoRaMacMibSetRequestConfirm+0x71c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801322a:	2311      	movs	r3, #17
 801322c:	e272      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801322e:	2303      	movs	r3, #3
 8013230:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013232:	e253      	b.n	80136dc <LoRaMacMibSetRequestConfirm+0x71c>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	685b      	ldr	r3, [r3, #4]
 8013238:	2b00      	cmp	r3, #0
 801323a:	d00b      	beq.n	8013254 <LoRaMacMibSetRequestConfirm+0x294>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	685b      	ldr	r3, [r3, #4]
 8013240:	4619      	mov	r1, r3
 8013242:	200c      	movs	r0, #12
 8013244:	f002 f880 	bl	8015348 <LoRaMacCryptoSetKey>
 8013248:	4603      	mov	r3, r0
 801324a:	2b00      	cmp	r3, #0
 801324c:	f000 8248 	beq.w	80136e0 <LoRaMacMibSetRequestConfirm+0x720>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013250:	2311      	movs	r3, #17
 8013252:	e25f      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013254:	2303      	movs	r3, #3
 8013256:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013258:	e242      	b.n	80136e0 <LoRaMacMibSetRequestConfirm+0x720>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	685b      	ldr	r3, [r3, #4]
 801325e:	2b00      	cmp	r3, #0
 8013260:	d00b      	beq.n	801327a <LoRaMacMibSetRequestConfirm+0x2ba>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8013262:	687b      	ldr	r3, [r7, #4]
 8013264:	685b      	ldr	r3, [r3, #4]
 8013266:	4619      	mov	r1, r3
 8013268:	200d      	movs	r0, #13
 801326a:	f002 f86d 	bl	8015348 <LoRaMacCryptoSetKey>
 801326e:	4603      	mov	r3, r0
 8013270:	2b00      	cmp	r3, #0
 8013272:	f000 8237 	beq.w	80136e4 <LoRaMacMibSetRequestConfirm+0x724>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013276:	2311      	movs	r3, #17
 8013278:	e24c      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801327a:	2303      	movs	r3, #3
 801327c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801327e:	e231      	b.n	80136e4 <LoRaMacMibSetRequestConfirm+0x724>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	685b      	ldr	r3, [r3, #4]
 8013284:	2b00      	cmp	r3, #0
 8013286:	d00b      	beq.n	80132a0 <LoRaMacMibSetRequestConfirm+0x2e0>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	685b      	ldr	r3, [r3, #4]
 801328c:	4619      	mov	r1, r3
 801328e:	200e      	movs	r0, #14
 8013290:	f002 f85a 	bl	8015348 <LoRaMacCryptoSetKey>
 8013294:	4603      	mov	r3, r0
 8013296:	2b00      	cmp	r3, #0
 8013298:	f000 8226 	beq.w	80136e8 <LoRaMacMibSetRequestConfirm+0x728>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801329c:	2311      	movs	r3, #17
 801329e:	e239      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80132a0:	2303      	movs	r3, #3
 80132a2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80132a4:	e220      	b.n	80136e8 <LoRaMacMibSetRequestConfirm+0x728>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	685b      	ldr	r3, [r3, #4]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d00b      	beq.n	80132c6 <LoRaMacMibSetRequestConfirm+0x306>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	685b      	ldr	r3, [r3, #4]
 80132b2:	4619      	mov	r1, r3
 80132b4:	200f      	movs	r0, #15
 80132b6:	f002 f847 	bl	8015348 <LoRaMacCryptoSetKey>
 80132ba:	4603      	mov	r3, r0
 80132bc:	2b00      	cmp	r3, #0
 80132be:	f000 8215 	beq.w	80136ec <LoRaMacMibSetRequestConfirm+0x72c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80132c2:	2311      	movs	r3, #17
 80132c4:	e226      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80132c6:	2303      	movs	r3, #3
 80132c8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80132ca:	e20f      	b.n	80136ec <LoRaMacMibSetRequestConfirm+0x72c>
 80132cc:	20000be4 	.word	0x20000be4
 80132d0:	20001118 	.word	0x20001118
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	791a      	ldrb	r2, [r3, #4]
 80132d8:	4bb2      	ldr	r3, [pc, #712]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80132da:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 80132de:	4bb2      	ldr	r3, [pc, #712]	@ (80135a8 <LoRaMacMibSetRequestConfirm+0x5e8>)
 80132e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80132e2:	4ab0      	ldr	r2, [pc, #704]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80132e4:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 80132e8:	4610      	mov	r0, r2
 80132ea:	4798      	blx	r3
            Radio.Sleep( );
 80132ec:	4bae      	ldr	r3, [pc, #696]	@ (80135a8 <LoRaMacMibSetRequestConfirm+0x5e8>)
 80132ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132f0:	4798      	blx	r3
            break;
 80132f2:	e204      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	791a      	ldrb	r2, [r3, #4]
 80132f8:	4baa      	ldr	r3, [pc, #680]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80132fa:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 80132fe:	e1fe      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	7a1b      	ldrb	r3, [r3, #8]
 8013304:	b25b      	sxtb	r3, r3
 8013306:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013308:	4ba6      	ldr	r3, [pc, #664]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801330a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 801330e:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8013310:	4ba4      	ldr	r3, [pc, #656]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013312:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013316:	f107 0108 	add.w	r1, r7, #8
 801331a:	2207      	movs	r2, #7
 801331c:	4618      	mov	r0, r3
 801331e:	f002 fe79 	bl	8016014 <RegionVerify>
 8013322:	4603      	mov	r3, r0
 8013324:	f083 0301 	eor.w	r3, r3, #1
 8013328:	b2db      	uxtb	r3, r3
 801332a:	2b00      	cmp	r3, #0
 801332c:	d002      	beq.n	8013334 <LoRaMacMibSetRequestConfirm+0x374>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801332e:	2303      	movs	r3, #3
 8013330:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 8013332:	e1e4      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	685b      	ldr	r3, [r3, #4]
 8013338:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 801333a:	4b9a      	ldr	r3, [pc, #616]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801333c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013340:	f107 0108 	add.w	r1, r7, #8
 8013344:	2200      	movs	r2, #0
 8013346:	4618      	mov	r0, r3
 8013348:	f002 fe64 	bl	8016014 <RegionVerify>
 801334c:	4603      	mov	r3, r0
 801334e:	f083 0301 	eor.w	r3, r3, #1
 8013352:	b2db      	uxtb	r3, r3
 8013354:	2b00      	cmp	r3, #0
 8013356:	d002      	beq.n	801335e <LoRaMacMibSetRequestConfirm+0x39e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013358:	2303      	movs	r3, #3
 801335a:	75fb      	strb	r3, [r7, #23]
            break;
 801335c:	e1cf      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 801335e:	4b91      	ldr	r3, [pc, #580]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013360:	687a      	ldr	r2, [r7, #4]
 8013362:	336c      	adds	r3, #108	@ 0x6c
 8013364:	3204      	adds	r2, #4
 8013366:	e892 0003 	ldmia.w	r2, {r0, r1}
 801336a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801336e:	e1c6      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	7a1b      	ldrb	r3, [r3, #8]
 8013374:	b25b      	sxtb	r3, r3
 8013376:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013378:	4b8a      	ldr	r3, [pc, #552]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801337a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 801337e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013380:	4b88      	ldr	r3, [pc, #544]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013382:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013386:	f107 0108 	add.w	r1, r7, #8
 801338a:	2207      	movs	r2, #7
 801338c:	4618      	mov	r0, r3
 801338e:	f002 fe41 	bl	8016014 <RegionVerify>
 8013392:	4603      	mov	r3, r0
 8013394:	2b00      	cmp	r3, #0
 8013396:	d008      	beq.n	80133aa <LoRaMacMibSetRequestConfirm+0x3ea>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8013398:	4b82      	ldr	r3, [pc, #520]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801339a:	687a      	ldr	r2, [r7, #4]
 801339c:	33b4      	adds	r3, #180	@ 0xb4
 801339e:	3204      	adds	r2, #4
 80133a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80133a4:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80133a8:	e1a9      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80133aa:	2303      	movs	r3, #3
 80133ac:	75fb      	strb	r3, [r7, #23]
            break;
 80133ae:	e1a6      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	7a1b      	ldrb	r3, [r3, #8]
 80133b4:	b25b      	sxtb	r3, r3
 80133b6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80133b8:	4b7a      	ldr	r3, [pc, #488]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80133ba:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80133be:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80133c0:	4b78      	ldr	r3, [pc, #480]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80133c2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80133c6:	f107 0108 	add.w	r1, r7, #8
 80133ca:	2207      	movs	r2, #7
 80133cc:	4618      	mov	r0, r3
 80133ce:	f002 fe21 	bl	8016014 <RegionVerify>
 80133d2:	4603      	mov	r3, r0
 80133d4:	2b00      	cmp	r3, #0
 80133d6:	d019      	beq.n	801340c <LoRaMacMibSetRequestConfirm+0x44c>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 80133d8:	4b72      	ldr	r3, [pc, #456]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80133da:	687a      	ldr	r2, [r7, #4]
 80133dc:	3374      	adds	r3, #116	@ 0x74
 80133de:	3204      	adds	r2, #4
 80133e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80133e4:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 80133e8:	4b6e      	ldr	r3, [pc, #440]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80133ea:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80133ee:	2b02      	cmp	r3, #2
 80133f0:	f040 817e 	bne.w	80136f0 <LoRaMacMibSetRequestConfirm+0x730>
 80133f4:	4b6b      	ldr	r3, [pc, #428]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80133f6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	f000 8178 	beq.w	80136f0 <LoRaMacMibSetRequestConfirm+0x730>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8013400:	4b69      	ldr	r3, [pc, #420]	@ (80135a8 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8013402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013404:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8013406:	f7fe fc1d 	bl	8011c44 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801340a:	e171      	b.n	80136f0 <LoRaMacMibSetRequestConfirm+0x730>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801340c:	2303      	movs	r3, #3
 801340e:	75fb      	strb	r3, [r7, #23]
            break;
 8013410:	e16e      	b.n	80136f0 <LoRaMacMibSetRequestConfirm+0x730>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	7a1b      	ldrb	r3, [r3, #8]
 8013416:	b25b      	sxtb	r3, r3
 8013418:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801341a:	4b62      	ldr	r3, [pc, #392]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801341c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013420:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013422:	4b60      	ldr	r3, [pc, #384]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013424:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013428:	f107 0108 	add.w	r1, r7, #8
 801342c:	2207      	movs	r2, #7
 801342e:	4618      	mov	r0, r3
 8013430:	f002 fdf0 	bl	8016014 <RegionVerify>
 8013434:	4603      	mov	r3, r0
 8013436:	2b00      	cmp	r3, #0
 8013438:	d008      	beq.n	801344c <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 801343a:	4b5a      	ldr	r3, [pc, #360]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801343c:	687a      	ldr	r2, [r7, #4]
 801343e:	33bc      	adds	r3, #188	@ 0xbc
 8013440:	3204      	adds	r2, #4
 8013442:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013446:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801344a:	e158      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801344c:	2303      	movs	r3, #3
 801344e:	75fb      	strb	r3, [r7, #23]
            break;
 8013450:	e155      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	685b      	ldr	r3, [r3, #4]
 8013456:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8013458:	2301      	movs	r3, #1
 801345a:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 801345c:	4b51      	ldr	r3, [pc, #324]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801345e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013462:	f107 020c 	add.w	r2, r7, #12
 8013466:	4611      	mov	r1, r2
 8013468:	4618      	mov	r0, r3
 801346a:	f002 fe20 	bl	80160ae <RegionChanMaskSet>
 801346e:	4603      	mov	r3, r0
 8013470:	f083 0301 	eor.w	r3, r3, #1
 8013474:	b2db      	uxtb	r3, r3
 8013476:	2b00      	cmp	r3, #0
 8013478:	f000 813c 	beq.w	80136f4 <LoRaMacMibSetRequestConfirm+0x734>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801347c:	2303      	movs	r3, #3
 801347e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013480:	e138      	b.n	80136f4 <LoRaMacMibSetRequestConfirm+0x734>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	685b      	ldr	r3, [r3, #4]
 8013486:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8013488:	2300      	movs	r3, #0
 801348a:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 801348c:	4b45      	ldr	r3, [pc, #276]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801348e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013492:	f107 020c 	add.w	r2, r7, #12
 8013496:	4611      	mov	r1, r2
 8013498:	4618      	mov	r0, r3
 801349a:	f002 fe08 	bl	80160ae <RegionChanMaskSet>
 801349e:	4603      	mov	r3, r0
 80134a0:	f083 0301 	eor.w	r3, r3, #1
 80134a4:	b2db      	uxtb	r3, r3
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	f000 8126 	beq.w	80136f8 <LoRaMacMibSetRequestConfirm+0x738>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80134ac:	2303      	movs	r3, #3
 80134ae:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80134b0:	e122      	b.n	80136f8 <LoRaMacMibSetRequestConfirm+0x738>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	791b      	ldrb	r3, [r3, #4]
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	d009      	beq.n	80134ce <LoRaMacMibSetRequestConfirm+0x50e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80134be:	2b0f      	cmp	r3, #15
 80134c0:	d805      	bhi.n	80134ce <LoRaMacMibSetRequestConfirm+0x50e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	791a      	ldrb	r2, [r3, #4]
 80134c6:	4b37      	ldr	r3, [pc, #220]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80134c8:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80134cc:	e117      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80134ce:	2303      	movs	r3, #3
 80134d0:	75fb      	strb	r3, [r7, #23]
            break;
 80134d2:	e114      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	685b      	ldr	r3, [r3, #4]
 80134d8:	4a32      	ldr	r2, [pc, #200]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80134da:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 80134dc:	e10f      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	685b      	ldr	r3, [r3, #4]
 80134e2:	4a30      	ldr	r2, [pc, #192]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80134e4:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80134e6:	e10a      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	685b      	ldr	r3, [r3, #4]
 80134ec:	4a2d      	ldr	r2, [pc, #180]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80134ee:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 80134f0:	e105      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	685b      	ldr	r3, [r3, #4]
 80134f6:	4a2b      	ldr	r2, [pc, #172]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80134f8:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 80134fa:	e100      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	685b      	ldr	r3, [r3, #4]
 8013500:	4a28      	ldr	r2, [pc, #160]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013502:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 8013504:	e0fb      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801350c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 801350e:	4b25      	ldr	r3, [pc, #148]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013510:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013514:	f107 0108 	add.w	r1, r7, #8
 8013518:	2206      	movs	r2, #6
 801351a:	4618      	mov	r0, r3
 801351c:	f002 fd7a 	bl	8016014 <RegionVerify>
 8013520:	4603      	mov	r3, r0
 8013522:	2b00      	cmp	r3, #0
 8013524:	d005      	beq.n	8013532 <LoRaMacMibSetRequestConfirm+0x572>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 8013526:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801352a:	4b1e      	ldr	r3, [pc, #120]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801352c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013530:	e0e5      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013532:	2303      	movs	r3, #3
 8013534:	75fb      	strb	r3, [r7, #23]
            break;
 8013536:	e0e2      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801353e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013540:	4b18      	ldr	r3, [pc, #96]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013542:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8013546:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8013548:	4b16      	ldr	r3, [pc, #88]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801354a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801354e:	f107 0108 	add.w	r1, r7, #8
 8013552:	2205      	movs	r2, #5
 8013554:	4618      	mov	r0, r3
 8013556:	f002 fd5d 	bl	8016014 <RegionVerify>
 801355a:	4603      	mov	r3, r0
 801355c:	2b00      	cmp	r3, #0
 801355e:	d005      	beq.n	801356c <LoRaMacMibSetRequestConfirm+0x5ac>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013560:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013564:	4b0f      	ldr	r3, [pc, #60]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013566:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801356a:	e0c8      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801356c:	2303      	movs	r3, #3
 801356e:	75fb      	strb	r3, [r7, #23]
            break;
 8013570:	e0c5      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013578:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 801357a:	4b0a      	ldr	r3, [pc, #40]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801357c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013580:	f107 0108 	add.w	r1, r7, #8
 8013584:	220a      	movs	r2, #10
 8013586:	4618      	mov	r0, r3
 8013588:	f002 fd44 	bl	8016014 <RegionVerify>
 801358c:	4603      	mov	r3, r0
 801358e:	2b00      	cmp	r3, #0
 8013590:	d005      	beq.n	801359e <LoRaMacMibSetRequestConfirm+0x5de>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8013592:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013596:	4b03      	ldr	r3, [pc, #12]	@ (80135a4 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013598:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801359c:	e0af      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801359e:	2303      	movs	r3, #3
 80135a0:	75fb      	strb	r3, [r7, #23]
            break;
 80135a2:	e0ac      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
 80135a4:	20001118 	.word	0x20001118
 80135a8:	08023b7c 	.word	0x08023b7c
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80135b2:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 80135b4:	4b59      	ldr	r3, [pc, #356]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 80135b6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80135ba:	f107 0108 	add.w	r1, r7, #8
 80135be:	2209      	movs	r2, #9
 80135c0:	4618      	mov	r0, r3
 80135c2:	f002 fd27 	bl	8016014 <RegionVerify>
 80135c6:	4603      	mov	r3, r0
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d005      	beq.n	80135d8 <LoRaMacMibSetRequestConfirm+0x618>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 80135cc:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80135d0:	4b52      	ldr	r3, [pc, #328]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 80135d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80135d6:	e092      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80135d8:	2303      	movs	r3, #3
 80135da:	75fb      	strb	r3, [r7, #23]
            break;
 80135dc:	e08f      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mibSet->Param.SystemMaxRxError <= 500 )
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	685b      	ldr	r3, [r3, #4]
 80135e2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80135e6:	d80a      	bhi.n	80135fe <LoRaMacMibSetRequestConfirm+0x63e>
            { // Only apply the new value if in range 0..500 ms else keep current value.
                Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	685b      	ldr	r3, [r3, #4]
 80135ec:	4a4b      	ldr	r2, [pc, #300]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 80135ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80135f2:	4b4a      	ldr	r3, [pc, #296]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 80135f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80135f8:	4a48      	ldr	r2, [pc, #288]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 80135fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
#endif
            break;
 80135fc:	e07f      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80135fe:	2303      	movs	r3, #3
 8013600:	75fb      	strb	r3, [r7, #23]
            break;
 8013602:	e07c      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	791a      	ldrb	r2, [r3, #4]
 8013608:	4b44      	ldr	r3, [pc, #272]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 801360a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 801360e:	4b43      	ldr	r3, [pc, #268]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 8013610:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8013614:	4b41      	ldr	r3, [pc, #260]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 8013616:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 801361a:	e070      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	685b      	ldr	r3, [r3, #4]
 8013620:	4a3e      	ldr	r2, [pc, #248]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 8013622:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 8013626:	e06a      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	685b      	ldr	r3, [r3, #4]
 801362c:	4a3b      	ldr	r2, [pc, #236]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 801362e:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 8013632:	e064      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 8013634:	f7fe fd38 	bl	80120a8 <RestoreNvmData>
 8013638:	4603      	mov	r3, r0
 801363a:	75fb      	strb	r3, [r7, #23]
            break;
 801363c:	e05f      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	799b      	ldrb	r3, [r3, #6]
 8013642:	2b01      	cmp	r3, #1
 8013644:	d80d      	bhi.n	8013662 <LoRaMacMibSetRequestConfirm+0x6a2>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 8013646:	4a35      	ldr	r2, [pc, #212]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	685b      	ldr	r3, [r3, #4]
 801364c:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	6858      	ldr	r0, [r3, #4]
 8013654:	f001 fdda 	bl	801520c <LoRaMacCryptoSetLrWanVersion>
 8013658:	4603      	mov	r3, r0
 801365a:	2b00      	cmp	r3, #0
 801365c:	d04e      	beq.n	80136fc <LoRaMacMibSetRequestConfirm+0x73c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801365e:	2311      	movs	r3, #17
 8013660:	e058      	b.n	8013714 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013662:	2303      	movs	r3, #3
 8013664:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013666:	e049      	b.n	80136fc <LoRaMacMibSetRequestConfirm+0x73c>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	685b      	ldr	r3, [r3, #4]
 801366c:	4a2b      	ldr	r2, [pc, #172]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 801366e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 8013672:	e044      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	791a      	ldrb	r2, [r3, #4]
 8013678:	4b28      	ldr	r3, [pc, #160]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 801367a:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            break;
 801367e:	e03e      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	889a      	ldrh	r2, [r3, #4]
 8013684:	4b25      	ldr	r3, [pc, #148]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 8013686:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 801368a:	e038      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	889a      	ldrh	r2, [r3, #4]
 8013690:	4b22      	ldr	r3, [pc, #136]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 8013692:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 8013696:	e032      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	889a      	ldrh	r2, [r3, #4]
 801369c:	4b1f      	ldr	r3, [pc, #124]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 801369e:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 80136a2:	e02c      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	889a      	ldrh	r2, [r3, #4]
 80136a8:	4b1c      	ldr	r3, [pc, #112]	@ (801371c <LoRaMacMibSetRequestConfirm+0x75c>)
 80136aa:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 80136ae:	e026      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 80136b0:	2318      	movs	r3, #24
 80136b2:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80136b4:	e023      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 80136b6:	2318      	movs	r3, #24
 80136b8:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80136ba:	e020      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 80136bc:	6878      	ldr	r0, [r7, #4]
 80136be:	f000 fd00 	bl	80140c2 <LoRaMacMibClassBSetRequestConfirm>
 80136c2:	4603      	mov	r3, r0
 80136c4:	75fb      	strb	r3, [r7, #23]
            break;
 80136c6:	e01a      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136c8:	bf00      	nop
 80136ca:	e018      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136cc:	bf00      	nop
 80136ce:	e016      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136d0:	bf00      	nop
 80136d2:	e014      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136d4:	bf00      	nop
 80136d6:	e012      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136d8:	bf00      	nop
 80136da:	e010      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136dc:	bf00      	nop
 80136de:	e00e      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136e0:	bf00      	nop
 80136e2:	e00c      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136e4:	bf00      	nop
 80136e6:	e00a      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136e8:	bf00      	nop
 80136ea:	e008      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136ec:	bf00      	nop
 80136ee:	e006      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136f0:	bf00      	nop
 80136f2:	e004      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136f4:	bf00      	nop
 80136f6:	e002      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136f8:	bf00      	nop
 80136fa:	e000      	b.n	80136fe <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 80136fc:	bf00      	nop
        }
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( status == LORAMAC_STATUS_OK )
 80136fe:	7dfb      	ldrb	r3, [r7, #23]
 8013700:	2b00      	cmp	r3, #0
 8013702:	d106      	bne.n	8013712 <LoRaMacMibSetRequestConfirm+0x752>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8013704:	4a06      	ldr	r2, [pc, #24]	@ (8013720 <LoRaMacMibSetRequestConfirm+0x760>)
 8013706:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801370a:	f043 0320 	orr.w	r3, r3, #32
 801370e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */
    return status;
 8013712:	7dfb      	ldrb	r3, [r7, #23]
}
 8013714:	4618      	mov	r0, r3
 8013716:	3718      	adds	r7, #24
 8013718:	46bd      	mov	sp, r7
 801371a:	bd80      	pop	{r7, pc}
 801371c:	20001118 	.word	0x20001118
 8013720:	20000be4 	.word	0x20000be4

08013724 <OnAbpJoinPendingTimerEvent>:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
/*!
 * \brief Function executed on AbpJoinPendingTimer timer event
 */
static void OnAbpJoinPendingTimerEvent( void *context )
{
 8013724:	b580      	push	{r7, lr}
 8013726:	b082      	sub	sp, #8
 8013728:	af00      	add	r7, sp, #0
 801372a:	6078      	str	r0, [r7, #4]
    MacCtx.MacState &= ~LORAMAC_ABP_JOIN_PENDING;
 801372c:	4b0a      	ldr	r3, [pc, #40]	@ (8013758 <OnAbpJoinPendingTimerEvent+0x34>)
 801372e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013732:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013736:	4a08      	ldr	r2, [pc, #32]	@ (8013758 <OnAbpJoinPendingTimerEvent+0x34>)
 8013738:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    MacCtx.MacFlags.Bits.MacDone = 1;
 801373c:	4a06      	ldr	r2, [pc, #24]	@ (8013758 <OnAbpJoinPendingTimerEvent+0x34>)
 801373e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013742:	f043 0310 	orr.w	r3, r3, #16
 8013746:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    OnMacProcessNotify( );
 801374a:	f7fe fe5d 	bl	8012408 <OnMacProcessNotify>
}
 801374e:	bf00      	nop
 8013750:	3708      	adds	r7, #8
 8013752:	46bd      	mov	sp, r7
 8013754:	bd80      	pop	{r7, pc}
 8013756:	bf00      	nop
 8013758:	20000be4 	.word	0x20000be4

0801375c <AbpJoinPendingStart>:

/*!
 * \brief Start ABP join simulation
 */
static void AbpJoinPendingStart( void )
{
 801375c:	b580      	push	{r7, lr}
 801375e:	b082      	sub	sp, #8
 8013760:	af02      	add	r7, sp, #8
    static bool initialized = false;

    if( initialized == false )
 8013762:	4b14      	ldr	r3, [pc, #80]	@ (80137b4 <AbpJoinPendingStart+0x58>)
 8013764:	781b      	ldrb	r3, [r3, #0]
 8013766:	f083 0301 	eor.w	r3, r3, #1
 801376a:	b2db      	uxtb	r3, r3
 801376c:	2b00      	cmp	r3, #0
 801376e:	d00b      	beq.n	8013788 <AbpJoinPendingStart+0x2c>
    {
        initialized = true;
 8013770:	4b10      	ldr	r3, [pc, #64]	@ (80137b4 <AbpJoinPendingStart+0x58>)
 8013772:	2201      	movs	r2, #1
 8013774:	701a      	strb	r2, [r3, #0]
        TimerInit( &MacCtx.AbpJoinPendingTimer, OnAbpJoinPendingTimerEvent );
 8013776:	2300      	movs	r3, #0
 8013778:	9300      	str	r3, [sp, #0]
 801377a:	4b0f      	ldr	r3, [pc, #60]	@ (80137b8 <AbpJoinPendingStart+0x5c>)
 801377c:	2200      	movs	r2, #0
 801377e:	f04f 31ff 	mov.w	r1, #4294967295
 8013782:	480e      	ldr	r0, [pc, #56]	@ (80137bc <AbpJoinPendingStart+0x60>)
 8013784:	f00b fcac 	bl	801f0e0 <UTIL_TIMER_Create>
    }

    MacCtx.MacState |= LORAMAC_ABP_JOIN_PENDING;
 8013788:	4b0d      	ldr	r3, [pc, #52]	@ (80137c0 <AbpJoinPendingStart+0x64>)
 801378a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801378e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013792:	4a0b      	ldr	r2, [pc, #44]	@ (80137c0 <AbpJoinPendingStart+0x64>)
 8013794:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    TimerStop( &MacCtx.AbpJoinPendingTimer );
 8013798:	4808      	ldr	r0, [pc, #32]	@ (80137bc <AbpJoinPendingStart+0x60>)
 801379a:	f00b fd45 	bl	801f228 <UTIL_TIMER_Stop>
    TimerSetValue( &MacCtx.AbpJoinPendingTimer, ABP_JOIN_PENDING_DELAY_MS );
 801379e:	210a      	movs	r1, #10
 80137a0:	4806      	ldr	r0, [pc, #24]	@ (80137bc <AbpJoinPendingStart+0x60>)
 80137a2:	f00b fdb1 	bl	801f308 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.AbpJoinPendingTimer );
 80137a6:	4805      	ldr	r0, [pc, #20]	@ (80137bc <AbpJoinPendingStart+0x60>)
 80137a8:	f00b fcd0 	bl	801f14c <UTIL_TIMER_Start>
}
 80137ac:	bf00      	nop
 80137ae:	46bd      	mov	sp, r7
 80137b0:	bd80      	pop	{r7, pc}
 80137b2:	bf00      	nop
 80137b4:	20001d58 	.word	0x20001d58
 80137b8:	08013725 	.word	0x08013725
 80137bc:	20001080 	.word	0x20001080
 80137c0:	20000be4 	.word	0x20000be4

080137c4 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 80137c4:	b580      	push	{r7, lr}
 80137c6:	b08a      	sub	sp, #40	@ 0x28
 80137c8:	af00      	add	r7, sp, #0
 80137ca:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80137cc:	2302      	movs	r3, #2
 80137ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
 80137d2:	2300      	movs	r3, #0
 80137d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80137d8:	2300      	movs	r3, #0
 80137da:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d101      	bne.n	80137e6 <LoRaMacMlmeRequest+0x22>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80137e2:	2303      	movs	r3, #3
 80137e4:	e188      	b.n	8013af8 <LoRaMacMlmeRequest+0x334>
    }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	2200      	movs	r2, #0
 80137ea:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 80137ec:	f7fc fb14 	bl	800fe18 <LoRaMacIsBusy>
 80137f0:	4603      	mov	r3, r0
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d001      	beq.n	80137fa <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 80137f6:	2301      	movs	r3, #1
 80137f8:	e17e      	b.n	8013af8 <LoRaMacMlmeRequest+0x334>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80137fa:	f001 f99d 	bl	8014b38 <LoRaMacConfirmQueueIsFull>
 80137fe:	4603      	mov	r3, r0
 8013800:	2b00      	cmp	r3, #0
 8013802:	d001      	beq.n	8013808 <LoRaMacMlmeRequest+0x44>
    {
        return LORAMAC_STATUS_BUSY;
 8013804:	2301      	movs	r3, #1
 8013806:	e177      	b.n	8013af8 <LoRaMacMlmeRequest+0x334>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8013808:	f001 f98a 	bl	8014b20 <LoRaMacConfirmQueueGetCnt>
 801380c:	4603      	mov	r3, r0
 801380e:	2b00      	cmp	r3, #0
 8013810:	d104      	bne.n	801381c <LoRaMacMlmeRequest+0x58>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8013812:	2214      	movs	r2, #20
 8013814:	2100      	movs	r1, #0
 8013816:	48ba      	ldr	r0, [pc, #744]	@ (8013b00 <LoRaMacMlmeRequest+0x33c>)
 8013818:	f007 fbf4 	bl	801b004 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801381c:	4bb9      	ldr	r3, [pc, #740]	@ (8013b04 <LoRaMacMlmeRequest+0x340>)
 801381e:	2201      	movs	r2, #1
 8013820:	f883 2455 	strb.w	r2, [r3, #1109]	@ 0x455

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8013824:	4ab7      	ldr	r2, [pc, #732]	@ (8013b04 <LoRaMacMlmeRequest+0x340>)
 8013826:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801382a:	f043 0304 	orr.w	r3, r3, #4
 801382e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    queueElement.Request = mlmeRequest->Type;
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	781b      	ldrb	r3, [r3, #0]
 8013836:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801383a:	2301      	movs	r3, #1
 801383c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8013840:	2300      	movs	r3, #0
 8013842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
 8013846:	2300      	movs	r3, #0
 8013848:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	781b      	ldrb	r3, [r3, #0]
 8013850:	3b01      	subs	r3, #1
 8013852:	2b0c      	cmp	r3, #12
 8013854:	f200 811e 	bhi.w	8013a94 <LoRaMacMlmeRequest+0x2d0>
 8013858:	a201      	add	r2, pc, #4	@ (adr r2, 8013860 <LoRaMacMlmeRequest+0x9c>)
 801385a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801385e:	bf00      	nop
 8013860:	08013895 	.word	0x08013895
 8013864:	08013a95 	.word	0x08013a95
 8013868:	08013a95 	.word	0x08013a95
 801386c:	08013a95 	.word	0x08013a95
 8013870:	08013979 	.word	0x08013979
 8013874:	0801399d 	.word	0x0801399d
 8013878:	08013a95 	.word	0x08013a95
 801387c:	08013a95 	.word	0x08013a95
 8013880:	080139bb 	.word	0x080139bb
 8013884:	08013a95 	.word	0x08013a95
 8013888:	08013a63 	.word	0x08013a63
 801388c:	080139f7 	.word	0x080139f7
 8013890:	08013a41 	.word	0x08013a41
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8013894:	4b9b      	ldr	r3, [pc, #620]	@ (8013b04 <LoRaMacMlmeRequest+0x340>)
 8013896:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801389a:	f003 0320 	and.w	r3, r3, #32
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d001      	beq.n	80138a6 <LoRaMacMlmeRequest+0xe2>
            {
                return LORAMAC_STATUS_BUSY;
 80138a2:	2301      	movs	r3, #1
 80138a4:	e128      	b.n	8013af8 <LoRaMacMlmeRequest+0x334>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	791b      	ldrb	r3, [r3, #4]
 80138aa:	2b02      	cmp	r3, #2
 80138ac:	d135      	bne.n	801391a <LoRaMacMlmeRequest+0x156>
            {
                ResetMacParameters( false );
 80138ae:	2000      	movs	r0, #0
 80138b0:	f7fe f85a 	bl	8011968 <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 80138b4:	4b94      	ldr	r3, [pc, #592]	@ (8013b08 <LoRaMacMlmeRequest+0x344>)
 80138b6:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	795b      	ldrb	r3, [r3, #5]
 80138be:	b25b      	sxtb	r3, r3
 80138c0:	2200      	movs	r2, #0
 80138c2:	4619      	mov	r1, r3
 80138c4:	f002 fd61 	bl	801638a <RegionAlternateDr>
 80138c8:	4603      	mov	r3, r0
 80138ca:	461a      	mov	r2, r3
 80138cc:	4b8e      	ldr	r3, [pc, #568]	@ (8013b08 <LoRaMacMlmeRequest+0x344>)
 80138ce:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	f993 2006 	ldrsb.w	r2, [r3, #6]
 80138d8:	4b8b      	ldr	r3, [pc, #556]	@ (8013b08 <LoRaMacMlmeRequest+0x344>)
 80138da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 80138de:	2307      	movs	r3, #7
 80138e0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 80138e4:	20ff      	movs	r0, #255	@ 0xff
 80138e6:	f7fd fdc3 	bl	8011470 <SendReJoinReq>
 80138ea:	4603      	mov	r3, r0
 80138ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 80138f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	f000 80cf 	beq.w	8013a98 <LoRaMacMlmeRequest+0x2d4>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 80138fa:	4b83      	ldr	r3, [pc, #524]	@ (8013b08 <LoRaMacMlmeRequest+0x344>)
 80138fc:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	795b      	ldrb	r3, [r3, #5]
 8013904:	b25b      	sxtb	r3, r3
 8013906:	2201      	movs	r2, #1
 8013908:	4619      	mov	r1, r3
 801390a:	f002 fd3e 	bl	801638a <RegionAlternateDr>
 801390e:	4603      	mov	r3, r0
 8013910:	461a      	mov	r2, r3
 8013912:	4b7d      	ldr	r3, [pc, #500]	@ (8013b08 <LoRaMacMlmeRequest+0x344>)
 8013914:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8013918:	e0be      	b.n	8013a98 <LoRaMacMlmeRequest+0x2d4>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	791b      	ldrb	r3, [r3, #4]
 801391e:	2b01      	cmp	r3, #1
 8013920:	f040 80ba 	bne.w	8013a98 <LoRaMacMlmeRequest+0x2d4>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8013924:	4b78      	ldr	r3, [pc, #480]	@ (8013b08 <LoRaMacMlmeRequest+0x344>)
 8013926:	2200      	movs	r2, #0
 8013928:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 801392c:	2302      	movs	r3, #2
 801392e:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8013930:	4b75      	ldr	r3, [pc, #468]	@ (8013b08 <LoRaMacMlmeRequest+0x344>)
 8013932:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013936:	f107 020c 	add.w	r2, r7, #12
 801393a:	4611      	mov	r1, r2
 801393c:	4618      	mov	r0, r3
 801393e:	f002 fb48 	bl	8015fd2 <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8013942:	687b      	ldr	r3, [r7, #4]
 8013944:	791a      	ldrb	r2, [r3, #4]
 8013946:	4b70      	ldr	r3, [pc, #448]	@ (8013b08 <LoRaMacMlmeRequest+0x344>)
 8013948:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801394c:	2300      	movs	r3, #0
 801394e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 8013952:	2301      	movs	r3, #1
 8013954:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                OnMacProcessNotify( );
 8013958:	f7fe fd56 	bl	8012408 <OnMacProcessNotify>
                MacCtx.MacFlags.Bits.MacDone = 1;
 801395c:	4a69      	ldr	r2, [pc, #420]	@ (8013b04 <LoRaMacMlmeRequest+0x340>)
 801395e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013962:	f043 0310 	orr.w	r3, r3, #16
 8013966:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
                isAbpJoinPending = true;
 801396a:	2301      	movs	r3, #1
 801396c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                status = LORAMAC_STATUS_OK;
 8013970:	2300      	movs	r3, #0
 8013972:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013976:	e08f      	b.n	8013a98 <LoRaMacMlmeRequest+0x2d4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013978:	2300      	movs	r3, #0
 801397a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801397e:	f107 031c 	add.w	r3, r7, #28
 8013982:	2200      	movs	r2, #0
 8013984:	4619      	mov	r1, r3
 8013986:	2002      	movs	r0, #2
 8013988:	f000 fd26 	bl	80143d8 <LoRaMacCommandsAddCmd>
 801398c:	4603      	mov	r3, r0
 801398e:	2b00      	cmp	r3, #0
 8013990:	f000 8084 	beq.w	8013a9c <LoRaMacMlmeRequest+0x2d8>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013994:	2313      	movs	r3, #19
 8013996:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 801399a:	e07f      	b.n	8013a9c <LoRaMacMlmeRequest+0x2d8>
            break;
        }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	8898      	ldrh	r0, [r3, #4]
 80139a0:	687b      	ldr	r3, [r7, #4]
 80139a2:	6899      	ldr	r1, [r3, #8]
 80139a4:	687b      	ldr	r3, [r7, #4]
 80139a6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80139aa:	b2db      	uxtb	r3, r3
 80139ac:	461a      	mov	r2, r3
 80139ae:	f7fe fb5b 	bl	8012068 <SetTxContinuousWave>
 80139b2:	4603      	mov	r3, r0
 80139b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 80139b8:	e077      	b.n	8013aaa <LoRaMacMlmeRequest+0x2e6>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80139ba:	2300      	movs	r3, #0
 80139bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 80139c0:	f107 0308 	add.w	r3, r7, #8
 80139c4:	4619      	mov	r1, r3
 80139c6:	200d      	movs	r0, #13
 80139c8:	f000 fd86 	bl	80144d8 <LoRaMacCommandsGetCmd>
 80139cc:	4603      	mov	r3, r0
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d103      	bne.n	80139da <LoRaMacMlmeRequest+0x216>
            {
                status = LORAMAC_STATUS_OK;
 80139d2:	2300      	movs	r3, #0
 80139d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 80139d8:	e062      	b.n	8013aa0 <LoRaMacMlmeRequest+0x2dc>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80139da:	f107 031c 	add.w	r3, r7, #28
 80139de:	2200      	movs	r2, #0
 80139e0:	4619      	mov	r1, r3
 80139e2:	200d      	movs	r0, #13
 80139e4:	f000 fcf8 	bl	80143d8 <LoRaMacCommandsAddCmd>
 80139e8:	4603      	mov	r3, r0
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d058      	beq.n	8013aa0 <LoRaMacMlmeRequest+0x2dc>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80139ee:	2313      	movs	r3, #19
 80139f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 80139f4:	e054      	b.n	8013aa0 <LoRaMacMlmeRequest+0x2dc>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 80139f6:	4b44      	ldr	r3, [pc, #272]	@ (8013b08 <LoRaMacMlmeRequest+0x344>)
 80139f8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d151      	bne.n	8013aa4 <LoRaMacMlmeRequest+0x2e0>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	791b      	ldrb	r3, [r3, #4]
 8013a04:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8013a08:	687b      	ldr	r3, [r7, #4]
 8013a0a:	791b      	ldrb	r3, [r3, #4]
 8013a0c:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8013a10:	b2db      	uxtb	r3, r3
 8013a12:	4618      	mov	r0, r3
 8013a14:	f000 fb2a 	bl	801406c <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8013a18:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8013a1c:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 8013a1e:	2300      	movs	r3, #0
 8013a20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8013a24:	f107 031c 	add.w	r3, r7, #28
 8013a28:	2201      	movs	r2, #1
 8013a2a:	4619      	mov	r1, r3
 8013a2c:	2010      	movs	r0, #16
 8013a2e:	f000 fcd3 	bl	80143d8 <LoRaMacCommandsAddCmd>
 8013a32:	4603      	mov	r3, r0
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d035      	beq.n	8013aa4 <LoRaMacMlmeRequest+0x2e0>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013a38:	2313      	movs	r3, #19
 8013a3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 8013a3e:	e031      	b.n	8013aa4 <LoRaMacMlmeRequest+0x2e0>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013a40:	2300      	movs	r3, #0
 8013a42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013a46:	f107 031c 	add.w	r3, r7, #28
 8013a4a:	2200      	movs	r2, #0
 8013a4c:	4619      	mov	r1, r3
 8013a4e:	2012      	movs	r0, #18
 8013a50:	f000 fcc2 	bl	80143d8 <LoRaMacCommandsAddCmd>
 8013a54:	4603      	mov	r3, r0
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d026      	beq.n	8013aa8 <LoRaMacMlmeRequest+0x2e4>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013a5a:	2313      	movs	r3, #19
 8013a5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8013a60:	e022      	b.n	8013aa8 <LoRaMacMlmeRequest+0x2e4>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8013a62:	2301      	movs	r3, #1
 8013a64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8013a68:	f000 fab6 	bl	8013fd8 <LoRaMacClassBIsAcquisitionInProgress>
 8013a6c:	4603      	mov	r3, r0
 8013a6e:	f083 0301 	eor.w	r3, r3, #1
 8013a72:	b2db      	uxtb	r3, r3
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d009      	beq.n	8013a8c <LoRaMacMlmeRequest+0x2c8>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8013a78:	2000      	movs	r0, #0
 8013a7a:	f000 fa8f 	bl	8013f9c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8013a7e:	2000      	movs	r0, #0
 8013a80:	f000 fab1 	bl	8013fe6 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8013a84:	2300      	movs	r3, #0
 8013a86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8013a8a:	e00e      	b.n	8013aaa <LoRaMacMlmeRequest+0x2e6>
                status = LORAMAC_STATUS_BUSY;
 8013a8c:	2301      	movs	r3, #1
 8013a8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013a92:	e00a      	b.n	8013aaa <LoRaMacMlmeRequest+0x2e6>
        }
        default:
            break;
 8013a94:	bf00      	nop
 8013a96:	e008      	b.n	8013aaa <LoRaMacMlmeRequest+0x2e6>
            break;
 8013a98:	bf00      	nop
 8013a9a:	e006      	b.n	8013aaa <LoRaMacMlmeRequest+0x2e6>
            break;
 8013a9c:	bf00      	nop
 8013a9e:	e004      	b.n	8013aaa <LoRaMacMlmeRequest+0x2e6>
            break;
 8013aa0:	bf00      	nop
 8013aa2:	e002      	b.n	8013aaa <LoRaMacMlmeRequest+0x2e6>
            break;
 8013aa4:	bf00      	nop
 8013aa6:	e000      	b.n	8013aaa <LoRaMacMlmeRequest+0x2e6>
            break;
 8013aa8:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8013aaa:	4b16      	ldr	r3, [pc, #88]	@ (8013b04 <LoRaMacMlmeRequest+0x340>)
 8013aac:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8013ab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d010      	beq.n	8013ade <LoRaMacMlmeRequest+0x31a>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8013abc:	f001 f830 	bl	8014b20 <LoRaMacConfirmQueueGetCnt>
 8013ac0:	4603      	mov	r3, r0
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	d116      	bne.n	8013af4 <LoRaMacMlmeRequest+0x330>
        {
            MacCtx.NodeAckRequested = false;
 8013ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8013b04 <LoRaMacMlmeRequest+0x340>)
 8013ac8:	2200      	movs	r2, #0
 8013aca:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8013ace:	4a0d      	ldr	r2, [pc, #52]	@ (8013b04 <LoRaMacMlmeRequest+0x340>)
 8013ad0:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013ad4:	f36f 0382 	bfc	r3, #2, #1
 8013ad8:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8013adc:	e00a      	b.n	8013af4 <LoRaMacMlmeRequest+0x330>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8013ade:	f107 0320 	add.w	r3, r7, #32
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	f000 fec8 	bl	8014878 <LoRaMacConfirmQueueAdd>
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        if( isAbpJoinPending == true )
 8013ae8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d001      	beq.n	8013af4 <LoRaMacMlmeRequest+0x330>
        {
            AbpJoinPendingStart( );
 8013af0:	f7ff fe34 	bl	801375c <AbpJoinPendingStart>
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 8013af4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013af8:	4618      	mov	r0, r3
 8013afa:	3728      	adds	r7, #40	@ 0x28
 8013afc:	46bd      	mov	sp, r7
 8013afe:	bd80      	pop	{r7, pc}
 8013b00:	20001038 	.word	0x20001038
 8013b04:	20000be4 	.word	0x20000be4
 8013b08:	20001118 	.word	0x20001118

08013b0c <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8013b0c:	b5b0      	push	{r4, r5, r7, lr}
 8013b0e:	b092      	sub	sp, #72	@ 0x48
 8013b10:	af02      	add	r7, sp, #8
 8013b12:	6078      	str	r0, [r7, #4]
 8013b14:	460b      	mov	r3, r1
 8013b16:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013b18:	2302      	movs	r3, #2
 8013b1a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8013b1e:	2300      	movs	r3, #0
 8013b20:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    void* fBuffer = NULL;
 8013b24:	2300      	movs	r3, #0
 8013b26:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8013b28:	2300      	movs	r3, #0
 8013b2a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 8013b2e:	2300      	movs	r3, #0
 8013b30:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 8013b34:	687b      	ldr	r3, [r7, #4]
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d101      	bne.n	8013b3e <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013b3a:	2303      	movs	r3, #3
 8013b3c:	e113      	b.n	8013d66 <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 8013b3e:	687b      	ldr	r3, [r7, #4]
 8013b40:	2200      	movs	r2, #0
 8013b42:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 8013b44:	f7fc f968 	bl	800fe18 <LoRaMacIsBusy>
 8013b48:	4603      	mov	r3, r0
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d001      	beq.n	8013b52 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 8013b4e:	2301      	movs	r3, #1
 8013b50:	e109      	b.n	8013d66 <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	f107 040c 	add.w	r4, r7, #12
 8013b58:	461d      	mov	r5, r3
 8013b5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013b5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013b5e:	682b      	ldr	r3, [r5, #0]
 8013b60:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8013b62:	2300      	movs	r3, #0
 8013b64:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8013b68:	2214      	movs	r2, #20
 8013b6a:	2100      	movs	r1, #0
 8013b6c:	4880      	ldr	r0, [pc, #512]	@ (8013d70 <LoRaMacMcpsRequest+0x264>)
 8013b6e:	f007 fa49 	bl	801b004 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013b72:	4b80      	ldr	r3, [pc, #512]	@ (8013d74 <LoRaMacMcpsRequest+0x268>)
 8013b74:	2201      	movs	r2, #1
 8013b76:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8013b7a:	4b7f      	ldr	r3, [pc, #508]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013b7c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8013b80:	2b02      	cmp	r3, #2
 8013b82:	d111      	bne.n	8013ba8 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8013b84:	4b7c      	ldr	r3, [pc, #496]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013b86:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8013b8a:	2b02      	cmp	r3, #2
 8013b8c:	d10c      	bne.n	8013ba8 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8013b8e:	4b7a      	ldr	r3, [pc, #488]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013b90:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8013b94:	f083 0301 	eor.w	r3, r3, #1
 8013b98:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	d004      	beq.n	8013ba8 <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 8013b9e:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d101      	bne.n	8013ba8 <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8013ba4:	2301      	movs	r3, #1
 8013ba6:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8013ba8:	7b3b      	ldrb	r3, [r7, #12]
 8013baa:	2b03      	cmp	r3, #3
 8013bac:	d030      	beq.n	8013c10 <LoRaMacMcpsRequest+0x104>
 8013bae:	2b03      	cmp	r3, #3
 8013bb0:	dc3f      	bgt.n	8013c32 <LoRaMacMcpsRequest+0x126>
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d002      	beq.n	8013bbc <LoRaMacMcpsRequest+0xb0>
 8013bb6:	2b01      	cmp	r3, #1
 8013bb8:	d015      	beq.n	8013be6 <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8013bba:	e03a      	b.n	8013c32 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 8013bbc:	2301      	movs	r3, #1
 8013bbe:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8013bc2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013bc6:	2202      	movs	r2, #2
 8013bc8:	f362 1347 	bfi	r3, r2, #5, #3
 8013bcc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8013bd0:	7c3b      	ldrb	r3, [r7, #16]
 8013bd2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8013bd6:	697b      	ldr	r3, [r7, #20]
 8013bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 8013bda:	8b3b      	ldrh	r3, [r7, #24]
 8013bdc:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 8013bde:	7ebb      	ldrb	r3, [r7, #26]
 8013be0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8013be4:	e026      	b.n	8013c34 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8013be6:	2301      	movs	r3, #1
 8013be8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8013bec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013bf0:	2204      	movs	r2, #4
 8013bf2:	f362 1347 	bfi	r3, r2, #5, #3
 8013bf6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 8013bfa:	7c3b      	ldrb	r3, [r7, #16]
 8013bfc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 8013c00:	697b      	ldr	r3, [r7, #20]
 8013c02:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 8013c04:	8b3b      	ldrh	r3, [r7, #24]
 8013c06:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 8013c08:	7ebb      	ldrb	r3, [r7, #26]
 8013c0a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8013c0e:	e011      	b.n	8013c34 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8013c10:	2301      	movs	r3, #1
 8013c12:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8013c16:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013c1a:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8013c1e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 8013c22:	693b      	ldr	r3, [r7, #16]
 8013c24:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 8013c26:	8abb      	ldrh	r3, [r7, #20]
 8013c28:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 8013c2a:	7dbb      	ldrb	r3, [r7, #22]
 8013c2c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8013c30:	e000      	b.n	8013c34 <LoRaMacMcpsRequest+0x128>
            break;
 8013c32:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 8013c34:	2302      	movs	r3, #2
 8013c36:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013c3a:	4b4f      	ldr	r3, [pc, #316]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013c3c:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8013c40:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013c44:	4b4c      	ldr	r3, [pc, #304]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013c46:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013c4a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013c4e:	4611      	mov	r1, r2
 8013c50:	4618      	mov	r0, r3
 8013c52:	f002 f973 	bl	8015f3c <RegionGetPhyParam>
 8013c56:	4603      	mov	r3, r0
 8013c58:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8013c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c5c:	b25b      	sxtb	r3, r3
 8013c5e:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 8013c62:	4293      	cmp	r3, r2
 8013c64:	bfb8      	it	lt
 8013c66:	4613      	movlt	r3, r2
 8013c68:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8013c6c:	4b42      	ldr	r3, [pc, #264]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013c6e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013c72:	4a41      	ldr	r2, [pc, #260]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013c74:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8013c78:	4a3f      	ldr	r2, [pc, #252]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013c7a:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 8013c7e:	4618      	mov	r0, r3
 8013c80:	f7fc fa66 	bl	8010150 <CheckForMinimumAbpDatarate>
 8013c84:	4603      	mov	r3, r0
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d002      	beq.n	8013c90 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 8013c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c8c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 8013c90:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d05f      	beq.n	8013d58 <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8013c98:	4b37      	ldr	r3, [pc, #220]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013c9a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013c9e:	f083 0301 	eor.w	r3, r3, #1
 8013ca2:	b2db      	uxtb	r3, r3
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d10e      	bne.n	8013cc6 <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8013ca8:	4b33      	ldr	r3, [pc, #204]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013caa:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013cae:	4a32      	ldr	r2, [pc, #200]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013cb0:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8013cb4:	4a30      	ldr	r2, [pc, #192]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013cb6:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 8013cba:	4618      	mov	r0, r3
 8013cbc:	f7fc fa48 	bl	8010150 <CheckForMinimumAbpDatarate>
 8013cc0:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d01c      	beq.n	8013d00 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 8013cc6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8013cca:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013cce:	4b2a      	ldr	r3, [pc, #168]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013cd0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8013cd4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8013cd8:	4b27      	ldr	r3, [pc, #156]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013cda:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013cde:	f107 0120 	add.w	r1, r7, #32
 8013ce2:	2205      	movs	r2, #5
 8013ce4:	4618      	mov	r0, r3
 8013ce6:	f002 f995 	bl	8016014 <RegionVerify>
 8013cea:	4603      	mov	r3, r0
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d005      	beq.n	8013cfc <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013cf0:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8013cf4:	4b20      	ldr	r3, [pc, #128]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013cf6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 8013cfa:	e001      	b.n	8013d00 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8013cfc:	2303      	movs	r3, #3
 8013cfe:	e032      	b.n	8013d66 <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8013d00:	4b1d      	ldr	r3, [pc, #116]	@ (8013d78 <LoRaMacMcpsRequest+0x26c>)
 8013d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013d06:	4a1b      	ldr	r2, [pc, #108]	@ (8013d74 <LoRaMacMcpsRequest+0x268>)
 8013d08:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 8013d0c:	4611      	mov	r1, r2
 8013d0e:	4618      	mov	r0, r3
 8013d10:	f7fc fb0a 	bl	8010328 <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8013d14:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8013d16:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 8013d1a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8013d1e:	78fb      	ldrb	r3, [r7, #3]
 8013d20:	9300      	str	r3, [sp, #0]
 8013d22:	4613      	mov	r3, r2
 8013d24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013d26:	f7fd fac1 	bl	80112ac <Send>
 8013d2a:	4603      	mov	r3, r0
 8013d2c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 8013d30:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d10b      	bne.n	8013d50 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 8013d38:	7b3a      	ldrb	r2, [r7, #12]
 8013d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8013d74 <LoRaMacMcpsRequest+0x268>)
 8013d3c:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8013d40:	4a0c      	ldr	r2, [pc, #48]	@ (8013d74 <LoRaMacMcpsRequest+0x268>)
 8013d42:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013d46:	f043 0301 	orr.w	r3, r3, #1
 8013d4a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8013d4e:	e003      	b.n	8013d58 <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8013d50:	4b08      	ldr	r3, [pc, #32]	@ (8013d74 <LoRaMacMcpsRequest+0x268>)
 8013d52:	2200      	movs	r2, #0
 8013d54:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8013d58:	4b06      	ldr	r3, [pc, #24]	@ (8013d74 <LoRaMacMcpsRequest+0x268>)
 8013d5a:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	611a      	str	r2, [r3, #16]

    return status;
 8013d62:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8013d66:	4618      	mov	r0, r3
 8013d68:	3740      	adds	r7, #64	@ 0x40
 8013d6a:	46bd      	mov	sp, r7
 8013d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8013d6e:	bf00      	nop
 8013d70:	20001024 	.word	0x20001024
 8013d74:	20000be4 	.word	0x20000be4
 8013d78:	20001118 	.word	0x20001118

08013d7c <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8013d7c:	b580      	push	{r7, lr}
 8013d7e:	b084      	sub	sp, #16
 8013d80:	af00      	add	r7, sp, #0
 8013d82:	4603      	mov	r3, r0
 8013d84:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8013d86:	79fb      	ldrb	r3, [r7, #7]
 8013d88:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 8013d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8013dc0 <LoRaMacTestSetDutyCycleOn+0x44>)
 8013d8c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013d90:	f107 010c 	add.w	r1, r7, #12
 8013d94:	220f      	movs	r2, #15
 8013d96:	4618      	mov	r0, r3
 8013d98:	f002 f93c 	bl	8016014 <RegionVerify>
 8013d9c:	4603      	mov	r3, r0
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d00a      	beq.n	8013db8 <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8013da2:	4a07      	ldr	r2, [pc, #28]	@ (8013dc0 <LoRaMacTestSetDutyCycleOn+0x44>)
 8013da4:	79fb      	ldrb	r3, [r7, #7]
 8013da6:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8013daa:	4a06      	ldr	r2, [pc, #24]	@ (8013dc4 <LoRaMacTestSetDutyCycleOn+0x48>)
 8013dac:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013db0:	f043 0320 	orr.w	r3, r3, #32
 8013db4:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 8013db8:	bf00      	nop
 8013dba:	3710      	adds	r7, #16
 8013dbc:	46bd      	mov	sp, r7
 8013dbe:	bd80      	pop	{r7, pc}
 8013dc0:	20001118 	.word	0x20001118
 8013dc4:	20000be4 	.word	0x20000be4

08013dc8 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8013dc8:	b580      	push	{r7, lr}
 8013dca:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 8013dcc:	f7fe fe30 	bl	8012a30 <LoRaMacStop>
 8013dd0:	4603      	mov	r3, r0
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d112      	bne.n	8013dfc <LoRaMacDeInitialization+0x34>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 8013dd6:	480b      	ldr	r0, [pc, #44]	@ (8013e04 <LoRaMacDeInitialization+0x3c>)
 8013dd8:	f00b fa26 	bl	801f228 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 8013ddc:	480a      	ldr	r0, [pc, #40]	@ (8013e08 <LoRaMacDeInitialization+0x40>)
 8013dde:	f00b fa23 	bl	801f228 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8013de2:	480a      	ldr	r0, [pc, #40]	@ (8013e0c <LoRaMacDeInitialization+0x44>)
 8013de4:	f00b fa20 	bl	801f228 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8013de8:	f000 f94a 	bl	8014080 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 8013dec:	2000      	movs	r0, #0
 8013dee:	f7fd fdbb 	bl	8011968 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 8013df2:	4b07      	ldr	r3, [pc, #28]	@ (8013e10 <LoRaMacDeInitialization+0x48>)
 8013df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013df6:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 8013df8:	2300      	movs	r3, #0
 8013dfa:	e000      	b.n	8013dfe <LoRaMacDeInitialization+0x36>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 8013dfc:	2301      	movs	r3, #1
    }
}
 8013dfe:	4618      	mov	r0, r3
 8013e00:	bd80      	pop	{r7, pc}
 8013e02:	bf00      	nop
 8013e04:	20000f4c 	.word	0x20000f4c
 8013e08:	20000f64 	.word	0x20000f64
 8013e0c:	20000f7c 	.word	0x20000f7c
 8013e10:	08023b7c 	.word	0x08023b7c

08013e14 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 8013e14:	b580      	push	{r7, lr}
 8013e16:	b08c      	sub	sp, #48	@ 0x30
 8013e18:	af00      	add	r7, sp, #0
 8013e1a:	60f8      	str	r0, [r7, #12]
 8013e1c:	60b9      	str	r1, [r7, #8]
 8013e1e:	607a      	str	r2, [r7, #4]
 8013e20:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8013e22:	2300      	movs	r3, #0
 8013e24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 8013e28:	68fb      	ldr	r3, [r7, #12]
 8013e2a:	7b1b      	ldrb	r3, [r3, #12]
 8013e2c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 8013e30:	68fb      	ldr	r3, [r7, #12]
 8013e32:	7b5b      	ldrb	r3, [r3, #13]
 8013e34:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 8013e38:	68fb      	ldr	r3, [r7, #12]
 8013e3a:	7b9b      	ldrb	r3, [r3, #14]
 8013e3c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	685a      	ldr	r2, [r3, #4]
 8013e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013e46:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8013e48:	68fb      	ldr	r3, [r7, #12]
 8013e4a:	785b      	ldrb	r3, [r3, #1]
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	f000 8088 	beq.w	8013f62 <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8013e52:	2302      	movs	r3, #2
 8013e54:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013e58:	68fb      	ldr	r3, [r7, #12]
 8013e5a:	7bdb      	ldrb	r3, [r3, #15]
 8013e5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013e60:	68fb      	ldr	r3, [r7, #12]
 8013e62:	7c1b      	ldrb	r3, [r3, #16]
 8013e64:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013e68:	4611      	mov	r1, r2
 8013e6a:	4618      	mov	r0, r3
 8013e6c:	f002 f866 	bl	8015f3c <RegionGetPhyParam>
 8013e70:	4603      	mov	r3, r0
 8013e72:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8013e74:	6a3b      	ldr	r3, [r7, #32]
 8013e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 8013e7a:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 8013e7e:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8013e82:	4293      	cmp	r3, r2
 8013e84:	bfb8      	it	lt
 8013e86:	4613      	movlt	r3, r2
 8013e88:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	685b      	ldr	r3, [r3, #4]
 8013e90:	68fa      	ldr	r2, [r7, #12]
 8013e92:	8912      	ldrh	r2, [r2, #8]
 8013e94:	4293      	cmp	r3, r2
 8013e96:	d302      	bcc.n	8013e9e <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 8013e98:	2301      	movs	r3, #1
 8013e9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8013e9e:	68fb      	ldr	r3, [r7, #12]
 8013ea0:	685b      	ldr	r3, [r3, #4]
 8013ea2:	68fa      	ldr	r2, [r7, #12]
 8013ea4:	8912      	ldrh	r2, [r2, #8]
 8013ea6:	4611      	mov	r1, r2
 8013ea8:	68fa      	ldr	r2, [r7, #12]
 8013eaa:	8952      	ldrh	r2, [r2, #10]
 8013eac:	440a      	add	r2, r1
 8013eae:	4293      	cmp	r3, r2
 8013eb0:	d30f      	bcc.n	8013ed2 <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 8013eb2:	230a      	movs	r3, #10
 8013eb4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013eb8:	68fb      	ldr	r3, [r7, #12]
 8013eba:	7c1b      	ldrb	r3, [r3, #16]
 8013ebc:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013ec0:	4611      	mov	r1, r2
 8013ec2:	4618      	mov	r0, r3
 8013ec4:	f002 f83a 	bl	8015f3c <RegionGetPhyParam>
 8013ec8:	4603      	mov	r3, r0
 8013eca:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 8013ecc:	6a3b      	ldr	r3, [r7, #32]
 8013ece:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	685b      	ldr	r3, [r3, #4]
 8013ed6:	68fa      	ldr	r2, [r7, #12]
 8013ed8:	8912      	ldrh	r2, [r2, #8]
 8013eda:	4611      	mov	r1, r2
 8013edc:	68fa      	ldr	r2, [r7, #12]
 8013ede:	8952      	ldrh	r2, [r2, #10]
 8013ee0:	0052      	lsls	r2, r2, #1
 8013ee2:	440a      	add	r2, r1
 8013ee4:	4293      	cmp	r3, r2
 8013ee6:	d33c      	bcc.n	8013f62 <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 8013ee8:	68fb      	ldr	r3, [r7, #12]
 8013eea:	685b      	ldr	r3, [r3, #4]
 8013eec:	68fa      	ldr	r2, [r7, #12]
 8013eee:	8912      	ldrh	r2, [r2, #8]
 8013ef0:	1a9b      	subs	r3, r3, r2
 8013ef2:	68fa      	ldr	r2, [r7, #12]
 8013ef4:	8952      	ldrh	r2, [r2, #10]
 8013ef6:	fbb3 f1f2 	udiv	r1, r3, r2
 8013efa:	fb01 f202 	mul.w	r2, r1, r2
 8013efe:	1a9b      	subs	r3, r3, r2
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d12e      	bne.n	8013f62 <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 8013f04:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 8013f08:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8013f0c:	429a      	cmp	r2, r3
 8013f0e:	d110      	bne.n	8013f32 <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 8013f10:	68fb      	ldr	r3, [r7, #12]
 8013f12:	781b      	ldrb	r3, [r3, #0]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d009      	beq.n	8013f2c <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8013f18:	2302      	movs	r3, #2
 8013f1a:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	7c1b      	ldrb	r3, [r3, #16]
 8013f20:	f107 0210 	add.w	r2, r7, #16
 8013f24:	4611      	mov	r1, r2
 8013f26:	4618      	mov	r0, r3
 8013f28:	f002 f853 	bl	8015fd2 <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 8013f2c:	2301      	movs	r3, #1
 8013f2e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8013f32:	2321      	movs	r3, #33	@ 0x21
 8013f34:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 8013f38:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013f3c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013f40:	68fb      	ldr	r3, [r7, #12]
 8013f42:	7bdb      	ldrb	r3, [r3, #15]
 8013f44:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013f48:	68fb      	ldr	r3, [r7, #12]
 8013f4a:	7c1b      	ldrb	r3, [r3, #16]
 8013f4c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013f50:	4611      	mov	r1, r2
 8013f52:	4618      	mov	r0, r3
 8013f54:	f001 fff2 	bl	8015f3c <RegionGetPhyParam>
 8013f58:	4603      	mov	r3, r0
 8013f5a:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 8013f5c:	6a3b      	ldr	r3, [r7, #32]
 8013f5e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 8013f62:	68bb      	ldr	r3, [r7, #8]
 8013f64:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8013f68:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8013f70:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 8013f72:	683b      	ldr	r3, [r7, #0]
 8013f74:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8013f78:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8013f7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013f7e:	4618      	mov	r0, r3
 8013f80:	3730      	adds	r7, #48	@ 0x30
 8013f82:	46bd      	mov	sp, r7
 8013f84:	bd80      	pop	{r7, pc}

08013f86 <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 8013f86:	b480      	push	{r7}
 8013f88:	b085      	sub	sp, #20
 8013f8a:	af00      	add	r7, sp, #0
 8013f8c:	60f8      	str	r0, [r7, #12]
 8013f8e:	60b9      	str	r1, [r7, #8]
 8013f90:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013f92:	bf00      	nop
 8013f94:	3714      	adds	r7, #20
 8013f96:	46bd      	mov	sp, r7
 8013f98:	bc80      	pop	{r7}
 8013f9a:	4770      	bx	lr

08013f9c <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8013f9c:	b480      	push	{r7}
 8013f9e:	b083      	sub	sp, #12
 8013fa0:	af00      	add	r7, sp, #0
 8013fa2:	4603      	mov	r3, r0
 8013fa4:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013fa6:	bf00      	nop
 8013fa8:	370c      	adds	r7, #12
 8013faa:	46bd      	mov	sp, r7
 8013fac:	bc80      	pop	{r7}
 8013fae:	4770      	bx	lr

08013fb0 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8013fb0:	b480      	push	{r7}
 8013fb2:	b083      	sub	sp, #12
 8013fb4:	af00      	add	r7, sp, #0
 8013fb6:	4603      	mov	r3, r0
 8013fb8:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013fba:	bf00      	nop
 8013fbc:	370c      	adds	r7, #12
 8013fbe:	46bd      	mov	sp, r7
 8013fc0:	bc80      	pop	{r7}
 8013fc2:	4770      	bx	lr

08013fc4 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8013fc4:	b480      	push	{r7}
 8013fc6:	b083      	sub	sp, #12
 8013fc8:	af00      	add	r7, sp, #0
 8013fca:	4603      	mov	r3, r0
 8013fcc:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013fce:	bf00      	nop
 8013fd0:	370c      	adds	r7, #12
 8013fd2:	46bd      	mov	sp, r7
 8013fd4:	bc80      	pop	{r7}
 8013fd6:	4770      	bx	lr

08013fd8 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8013fd8:	b480      	push	{r7}
 8013fda:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8013fdc:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013fde:	4618      	mov	r0, r3
 8013fe0:	46bd      	mov	sp, r7
 8013fe2:	bc80      	pop	{r7}
 8013fe4:	4770      	bx	lr

08013fe6 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8013fe6:	b480      	push	{r7}
 8013fe8:	b083      	sub	sp, #12
 8013fea:	af00      	add	r7, sp, #0
 8013fec:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013fee:	bf00      	nop
 8013ff0:	370c      	adds	r7, #12
 8013ff2:	46bd      	mov	sp, r7
 8013ff4:	bc80      	pop	{r7}
 8013ff6:	4770      	bx	lr

08013ff8 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8013ff8:	b480      	push	{r7}
 8013ffa:	b083      	sub	sp, #12
 8013ffc:	af00      	add	r7, sp, #0
 8013ffe:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014000:	bf00      	nop
 8014002:	370c      	adds	r7, #12
 8014004:	46bd      	mov	sp, r7
 8014006:	bc80      	pop	{r7}
 8014008:	4770      	bx	lr

0801400a <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 801400a:	b480      	push	{r7}
 801400c:	b083      	sub	sp, #12
 801400e:	af00      	add	r7, sp, #0
 8014010:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014012:	bf00      	nop
 8014014:	370c      	adds	r7, #12
 8014016:	46bd      	mov	sp, r7
 8014018:	bc80      	pop	{r7}
 801401a:	4770      	bx	lr

0801401c <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 801401c:	b480      	push	{r7}
 801401e:	b083      	sub	sp, #12
 8014020:	af00      	add	r7, sp, #0
 8014022:	6078      	str	r0, [r7, #4]
 8014024:	460b      	mov	r3, r1
 8014026:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8014028:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801402a:	4618      	mov	r0, r3
 801402c:	370c      	adds	r7, #12
 801402e:	46bd      	mov	sp, r7
 8014030:	bc80      	pop	{r7}
 8014032:	4770      	bx	lr

08014034 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8014034:	b480      	push	{r7}
 8014036:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014038:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801403a:	4618      	mov	r0, r3
 801403c:	46bd      	mov	sp, r7
 801403e:	bc80      	pop	{r7}
 8014040:	4770      	bx	lr

08014042 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8014042:	b480      	push	{r7}
 8014044:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014046:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014048:	4618      	mov	r0, r3
 801404a:	46bd      	mov	sp, r7
 801404c:	bc80      	pop	{r7}
 801404e:	4770      	bx	lr

08014050 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8014050:	b480      	push	{r7}
 8014052:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014054:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014056:	4618      	mov	r0, r3
 8014058:	46bd      	mov	sp, r7
 801405a:	bc80      	pop	{r7}
 801405c:	4770      	bx	lr

0801405e <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 801405e:	b480      	push	{r7}
 8014060:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014062:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014064:	4618      	mov	r0, r3
 8014066:	46bd      	mov	sp, r7
 8014068:	bc80      	pop	{r7}
 801406a:	4770      	bx	lr

0801406c <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 801406c:	b480      	push	{r7}
 801406e:	b083      	sub	sp, #12
 8014070:	af00      	add	r7, sp, #0
 8014072:	4603      	mov	r3, r0
 8014074:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014076:	bf00      	nop
 8014078:	370c      	adds	r7, #12
 801407a:	46bd      	mov	sp, r7
 801407c:	bc80      	pop	{r7}
 801407e:	4770      	bx	lr

08014080 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8014080:	b480      	push	{r7}
 8014082:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014084:	bf00      	nop
 8014086:	46bd      	mov	sp, r7
 8014088:	bc80      	pop	{r7}
 801408a:	4770      	bx	lr

0801408c <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 801408c:	b480      	push	{r7}
 801408e:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014090:	bf00      	nop
 8014092:	46bd      	mov	sp, r7
 8014094:	bc80      	pop	{r7}
 8014096:	4770      	bx	lr

08014098 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8014098:	b480      	push	{r7}
 801409a:	b083      	sub	sp, #12
 801409c:	af00      	add	r7, sp, #0
 801409e:	4603      	mov	r3, r0
 80140a0:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80140a2:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80140a4:	4618      	mov	r0, r3
 80140a6:	370c      	adds	r7, #12
 80140a8:	46bd      	mov	sp, r7
 80140aa:	bc80      	pop	{r7}
 80140ac:	4770      	bx	lr

080140ae <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 80140ae:	b480      	push	{r7}
 80140b0:	b083      	sub	sp, #12
 80140b2:	af00      	add	r7, sp, #0
 80140b4:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80140b6:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80140b8:	4618      	mov	r0, r3
 80140ba:	370c      	adds	r7, #12
 80140bc:	46bd      	mov	sp, r7
 80140be:	bc80      	pop	{r7}
 80140c0:	4770      	bx	lr

080140c2 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 80140c2:	b480      	push	{r7}
 80140c4:	b083      	sub	sp, #12
 80140c6:	af00      	add	r7, sp, #0
 80140c8:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80140ca:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80140cc:	4618      	mov	r0, r3
 80140ce:	370c      	adds	r7, #12
 80140d0:	46bd      	mov	sp, r7
 80140d2:	bc80      	pop	{r7}
 80140d4:	4770      	bx	lr

080140d6 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80140d6:	b480      	push	{r7}
 80140d8:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80140da:	bf00      	nop
 80140dc:	46bd      	mov	sp, r7
 80140de:	bc80      	pop	{r7}
 80140e0:	4770      	bx	lr

080140e2 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 80140e2:	b480      	push	{r7}
 80140e4:	b083      	sub	sp, #12
 80140e6:	af00      	add	r7, sp, #0
 80140e8:	4603      	mov	r3, r0
 80140ea:	6039      	str	r1, [r7, #0]
 80140ec:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 80140ee:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80140f0:	4618      	mov	r0, r3
 80140f2:	370c      	adds	r7, #12
 80140f4:	46bd      	mov	sp, r7
 80140f6:	bc80      	pop	{r7}
 80140f8:	4770      	bx	lr

080140fa <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80140fa:	b480      	push	{r7}
 80140fc:	b083      	sub	sp, #12
 80140fe:	af00      	add	r7, sp, #0
 8014100:	4603      	mov	r3, r0
 8014102:	603a      	str	r2, [r7, #0]
 8014104:	80fb      	strh	r3, [r7, #6]
 8014106:	460b      	mov	r3, r1
 8014108:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801410a:	bf00      	nop
 801410c:	370c      	adds	r7, #12
 801410e:	46bd      	mov	sp, r7
 8014110:	bc80      	pop	{r7}
 8014112:	4770      	bx	lr

08014114 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8014114:	b480      	push	{r7}
 8014116:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014118:	bf00      	nop
 801411a:	46bd      	mov	sp, r7
 801411c:	bc80      	pop	{r7}
 801411e:	4770      	bx	lr

08014120 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8014120:	b480      	push	{r7}
 8014122:	b083      	sub	sp, #12
 8014124:	af00      	add	r7, sp, #0
 8014126:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 8014128:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801412a:	4618      	mov	r0, r3
 801412c:	370c      	adds	r7, #12
 801412e:	46bd      	mov	sp, r7
 8014130:	bc80      	pop	{r7}
 8014132:	4770      	bx	lr

08014134 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8014134:	b480      	push	{r7}
 8014136:	b083      	sub	sp, #12
 8014138:	af00      	add	r7, sp, #0
 801413a:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 801413c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801413e:	4618      	mov	r0, r3
 8014140:	370c      	adds	r7, #12
 8014142:	46bd      	mov	sp, r7
 8014144:	bc80      	pop	{r7}
 8014146:	4770      	bx	lr

08014148 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8014148:	b480      	push	{r7}
 801414a:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801414c:	bf00      	nop
 801414e:	46bd      	mov	sp, r7
 8014150:	bc80      	pop	{r7}
 8014152:	4770      	bx	lr

08014154 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8014154:	b480      	push	{r7}
 8014156:	b083      	sub	sp, #12
 8014158:	af00      	add	r7, sp, #0
 801415a:	6078      	str	r0, [r7, #4]
 801415c:	460b      	mov	r3, r1
 801415e:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014160:	bf00      	nop
 8014162:	370c      	adds	r7, #12
 8014164:	46bd      	mov	sp, r7
 8014166:	bc80      	pop	{r7}
 8014168:	4770      	bx	lr

0801416a <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 801416a:	b480      	push	{r7}
 801416c:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801416e:	bf00      	nop
 8014170:	46bd      	mov	sp, r7
 8014172:	bc80      	pop	{r7}
 8014174:	4770      	bx	lr

08014176 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8014176:	b480      	push	{r7}
 8014178:	b085      	sub	sp, #20
 801417a:	af00      	add	r7, sp, #0
 801417c:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8014182:	2300      	movs	r3, #0
 8014184:	81fb      	strh	r3, [r7, #14]
 8014186:	e00a      	b.n	801419e <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8014188:	89fb      	ldrh	r3, [r7, #14]
 801418a:	68ba      	ldr	r2, [r7, #8]
 801418c:	4413      	add	r3, r2
 801418e:	781b      	ldrb	r3, [r3, #0]
 8014190:	2b00      	cmp	r3, #0
 8014192:	d001      	beq.n	8014198 <IsSlotFree+0x22>
        {
            return false;
 8014194:	2300      	movs	r3, #0
 8014196:	e006      	b.n	80141a6 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8014198:	89fb      	ldrh	r3, [r7, #14]
 801419a:	3301      	adds	r3, #1
 801419c:	81fb      	strh	r3, [r7, #14]
 801419e:	89fb      	ldrh	r3, [r7, #14]
 80141a0:	2b0f      	cmp	r3, #15
 80141a2:	d9f1      	bls.n	8014188 <IsSlotFree+0x12>
        }
    }
    return true;
 80141a4:	2301      	movs	r3, #1
}
 80141a6:	4618      	mov	r0, r3
 80141a8:	3714      	adds	r7, #20
 80141aa:	46bd      	mov	sp, r7
 80141ac:	bc80      	pop	{r7}
 80141ae:	4770      	bx	lr

080141b0 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 80141b0:	b580      	push	{r7, lr}
 80141b2:	b082      	sub	sp, #8
 80141b4:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 80141b6:	2300      	movs	r3, #0
 80141b8:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 80141ba:	e007      	b.n	80141cc <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 80141bc:	79fb      	ldrb	r3, [r7, #7]
 80141be:	3301      	adds	r3, #1
 80141c0:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 80141c2:	79fb      	ldrb	r3, [r7, #7]
 80141c4:	2b20      	cmp	r3, #32
 80141c6:	d101      	bne.n	80141cc <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 80141c8:	2300      	movs	r3, #0
 80141ca:	e012      	b.n	80141f2 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 80141cc:	79fb      	ldrb	r3, [r7, #7]
 80141ce:	011b      	lsls	r3, r3, #4
 80141d0:	3308      	adds	r3, #8
 80141d2:	4a0a      	ldr	r2, [pc, #40]	@ (80141fc <MallocNewMacCommandSlot+0x4c>)
 80141d4:	4413      	add	r3, r2
 80141d6:	4618      	mov	r0, r3
 80141d8:	f7ff ffcd 	bl	8014176 <IsSlotFree>
 80141dc:	4603      	mov	r3, r0
 80141de:	f083 0301 	eor.w	r3, r3, #1
 80141e2:	b2db      	uxtb	r3, r3
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	d1e9      	bne.n	80141bc <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 80141e8:	79fb      	ldrb	r3, [r7, #7]
 80141ea:	011b      	lsls	r3, r3, #4
 80141ec:	3308      	adds	r3, #8
 80141ee:	4a03      	ldr	r2, [pc, #12]	@ (80141fc <MallocNewMacCommandSlot+0x4c>)
 80141f0:	4413      	add	r3, r2
}
 80141f2:	4618      	mov	r0, r3
 80141f4:	3708      	adds	r7, #8
 80141f6:	46bd      	mov	sp, r7
 80141f8:	bd80      	pop	{r7, pc}
 80141fa:	bf00      	nop
 80141fc:	20001d5c 	.word	0x20001d5c

08014200 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8014200:	b580      	push	{r7, lr}
 8014202:	b082      	sub	sp, #8
 8014204:	af00      	add	r7, sp, #0
 8014206:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d101      	bne.n	8014212 <FreeMacCommandSlot+0x12>
    {
        return false;
 801420e:	2300      	movs	r3, #0
 8014210:	e005      	b.n	801421e <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8014212:	2210      	movs	r2, #16
 8014214:	2100      	movs	r1, #0
 8014216:	6878      	ldr	r0, [r7, #4]
 8014218:	f006 fef4 	bl	801b004 <memset1>

    return true;
 801421c:	2301      	movs	r3, #1
}
 801421e:	4618      	mov	r0, r3
 8014220:	3708      	adds	r7, #8
 8014222:	46bd      	mov	sp, r7
 8014224:	bd80      	pop	{r7, pc}

08014226 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8014226:	b480      	push	{r7}
 8014228:	b083      	sub	sp, #12
 801422a:	af00      	add	r7, sp, #0
 801422c:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	2b00      	cmp	r3, #0
 8014232:	d101      	bne.n	8014238 <LinkedListInit+0x12>
    {
        return false;
 8014234:	2300      	movs	r3, #0
 8014236:	e006      	b.n	8014246 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	2200      	movs	r2, #0
 801423c:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	2200      	movs	r2, #0
 8014242:	605a      	str	r2, [r3, #4]

    return true;
 8014244:	2301      	movs	r3, #1
}
 8014246:	4618      	mov	r0, r3
 8014248:	370c      	adds	r7, #12
 801424a:	46bd      	mov	sp, r7
 801424c:	bc80      	pop	{r7}
 801424e:	4770      	bx	lr

08014250 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8014250:	b480      	push	{r7}
 8014252:	b083      	sub	sp, #12
 8014254:	af00      	add	r7, sp, #0
 8014256:	6078      	str	r0, [r7, #4]
 8014258:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	2b00      	cmp	r3, #0
 801425e:	d002      	beq.n	8014266 <LinkedListAdd+0x16>
 8014260:	683b      	ldr	r3, [r7, #0]
 8014262:	2b00      	cmp	r3, #0
 8014264:	d101      	bne.n	801426a <LinkedListAdd+0x1a>
    {
        return false;
 8014266:	2300      	movs	r3, #0
 8014268:	e015      	b.n	8014296 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	2b00      	cmp	r3, #0
 8014270:	d102      	bne.n	8014278 <LinkedListAdd+0x28>
    {
        list->First = element;
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	683a      	ldr	r2, [r7, #0]
 8014276:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	685b      	ldr	r3, [r3, #4]
 801427c:	2b00      	cmp	r3, #0
 801427e:	d003      	beq.n	8014288 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	685b      	ldr	r3, [r3, #4]
 8014284:	683a      	ldr	r2, [r7, #0]
 8014286:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8014288:	683b      	ldr	r3, [r7, #0]
 801428a:	2200      	movs	r2, #0
 801428c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	683a      	ldr	r2, [r7, #0]
 8014292:	605a      	str	r2, [r3, #4]

    return true;
 8014294:	2301      	movs	r3, #1
}
 8014296:	4618      	mov	r0, r3
 8014298:	370c      	adds	r7, #12
 801429a:	46bd      	mov	sp, r7
 801429c:	bc80      	pop	{r7}
 801429e:	4770      	bx	lr

080142a0 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 80142a0:	b480      	push	{r7}
 80142a2:	b085      	sub	sp, #20
 80142a4:	af00      	add	r7, sp, #0
 80142a6:	6078      	str	r0, [r7, #4]
 80142a8:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	d002      	beq.n	80142b6 <LinkedListGetPrevious+0x16>
 80142b0:	683b      	ldr	r3, [r7, #0]
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d101      	bne.n	80142ba <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 80142b6:	2300      	movs	r3, #0
 80142b8:	e016      	b.n	80142e8 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	681b      	ldr	r3, [r3, #0]
 80142be:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 80142c0:	683a      	ldr	r2, [r7, #0]
 80142c2:	68fb      	ldr	r3, [r7, #12]
 80142c4:	429a      	cmp	r2, r3
 80142c6:	d00c      	beq.n	80142e2 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80142c8:	e002      	b.n	80142d0 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	681b      	ldr	r3, [r3, #0]
 80142ce:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80142d0:	68fb      	ldr	r3, [r7, #12]
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d007      	beq.n	80142e6 <LinkedListGetPrevious+0x46>
 80142d6:	68fb      	ldr	r3, [r7, #12]
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	683a      	ldr	r2, [r7, #0]
 80142dc:	429a      	cmp	r2, r3
 80142de:	d1f4      	bne.n	80142ca <LinkedListGetPrevious+0x2a>
 80142e0:	e001      	b.n	80142e6 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 80142e2:	2300      	movs	r3, #0
 80142e4:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 80142e6:	68fb      	ldr	r3, [r7, #12]
}
 80142e8:	4618      	mov	r0, r3
 80142ea:	3714      	adds	r7, #20
 80142ec:	46bd      	mov	sp, r7
 80142ee:	bc80      	pop	{r7}
 80142f0:	4770      	bx	lr

080142f2 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 80142f2:	b580      	push	{r7, lr}
 80142f4:	b084      	sub	sp, #16
 80142f6:	af00      	add	r7, sp, #0
 80142f8:	6078      	str	r0, [r7, #4]
 80142fa:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	2b00      	cmp	r3, #0
 8014300:	d002      	beq.n	8014308 <LinkedListRemove+0x16>
 8014302:	683b      	ldr	r3, [r7, #0]
 8014304:	2b00      	cmp	r3, #0
 8014306:	d101      	bne.n	801430c <LinkedListRemove+0x1a>
    {
        return false;
 8014308:	2300      	movs	r3, #0
 801430a:	e020      	b.n	801434e <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 801430c:	6839      	ldr	r1, [r7, #0]
 801430e:	6878      	ldr	r0, [r7, #4]
 8014310:	f7ff ffc6 	bl	80142a0 <LinkedListGetPrevious>
 8014314:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	681b      	ldr	r3, [r3, #0]
 801431a:	683a      	ldr	r2, [r7, #0]
 801431c:	429a      	cmp	r2, r3
 801431e:	d103      	bne.n	8014328 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8014320:	683b      	ldr	r3, [r7, #0]
 8014322:	681a      	ldr	r2, [r3, #0]
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	685b      	ldr	r3, [r3, #4]
 801432c:	683a      	ldr	r2, [r7, #0]
 801432e:	429a      	cmp	r2, r3
 8014330:	d102      	bne.n	8014338 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	68fa      	ldr	r2, [r7, #12]
 8014336:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8014338:	68fb      	ldr	r3, [r7, #12]
 801433a:	2b00      	cmp	r3, #0
 801433c:	d003      	beq.n	8014346 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 801433e:	683b      	ldr	r3, [r7, #0]
 8014340:	681a      	ldr	r2, [r3, #0]
 8014342:	68fb      	ldr	r3, [r7, #12]
 8014344:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8014346:	683b      	ldr	r3, [r7, #0]
 8014348:	2200      	movs	r2, #0
 801434a:	601a      	str	r2, [r3, #0]

    return true;
 801434c:	2301      	movs	r3, #1
}
 801434e:	4618      	mov	r0, r3
 8014350:	3710      	adds	r7, #16
 8014352:	46bd      	mov	sp, r7
 8014354:	bd80      	pop	{r7, pc}
	...

08014358 <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8014358:	b480      	push	{r7}
 801435a:	b083      	sub	sp, #12
 801435c:	af00      	add	r7, sp, #0
 801435e:	4603      	mov	r3, r0
 8014360:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8014362:	79fb      	ldrb	r3, [r7, #7]
 8014364:	2b11      	cmp	r3, #17
 8014366:	bf8c      	ite	hi
 8014368:	2201      	movhi	r2, #1
 801436a:	2200      	movls	r2, #0
 801436c:	b2d2      	uxtb	r2, r2
 801436e:	2a00      	cmp	r2, #0
 8014370:	d10d      	bne.n	801438e <IsSticky+0x36>
 8014372:	4a0a      	ldr	r2, [pc, #40]	@ (801439c <IsSticky+0x44>)
 8014374:	fa22 f303 	lsr.w	r3, r2, r3
 8014378:	f003 0301 	and.w	r3, r3, #1
 801437c:	2b00      	cmp	r3, #0
 801437e:	bf14      	ite	ne
 8014380:	2301      	movne	r3, #1
 8014382:	2300      	moveq	r3, #0
 8014384:	b2db      	uxtb	r3, r3
 8014386:	2b00      	cmp	r3, #0
 8014388:	d001      	beq.n	801438e <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 801438a:	2301      	movs	r3, #1
 801438c:	e000      	b.n	8014390 <IsSticky+0x38>
        default:
            return false;
 801438e:	2300      	movs	r3, #0
    }
}
 8014390:	4618      	mov	r0, r3
 8014392:	370c      	adds	r7, #12
 8014394:	46bd      	mov	sp, r7
 8014396:	bc80      	pop	{r7}
 8014398:	4770      	bx	lr
 801439a:	bf00      	nop
 801439c:	00020720 	.word	0x00020720

080143a0 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 80143a0:	b480      	push	{r7}
 80143a2:	b083      	sub	sp, #12
 80143a4:	af00      	add	r7, sp, #0
 80143a6:	4603      	mov	r3, r0
 80143a8:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 80143aa:	2300      	movs	r3, #0
    }
}
 80143ac:	4618      	mov	r0, r3
 80143ae:	370c      	adds	r7, #12
 80143b0:	46bd      	mov	sp, r7
 80143b2:	bc80      	pop	{r7}
 80143b4:	4770      	bx	lr
	...

080143b8 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 80143b8:	b580      	push	{r7, lr}
 80143ba:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 80143bc:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 80143c0:	2100      	movs	r1, #0
 80143c2:	4804      	ldr	r0, [pc, #16]	@ (80143d4 <LoRaMacCommandsInit+0x1c>)
 80143c4:	f006 fe1e 	bl	801b004 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 80143c8:	4802      	ldr	r0, [pc, #8]	@ (80143d4 <LoRaMacCommandsInit+0x1c>)
 80143ca:	f7ff ff2c 	bl	8014226 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 80143ce:	2300      	movs	r3, #0
}
 80143d0:	4618      	mov	r0, r3
 80143d2:	bd80      	pop	{r7, pc}
 80143d4:	20001d5c 	.word	0x20001d5c

080143d8 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 80143d8:	b580      	push	{r7, lr}
 80143da:	b086      	sub	sp, #24
 80143dc:	af00      	add	r7, sp, #0
 80143de:	4603      	mov	r3, r0
 80143e0:	60b9      	str	r1, [r7, #8]
 80143e2:	607a      	str	r2, [r7, #4]
 80143e4:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 80143e6:	68bb      	ldr	r3, [r7, #8]
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d101      	bne.n	80143f0 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80143ec:	2301      	movs	r3, #1
 80143ee:	e03b      	b.n	8014468 <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 80143f0:	f7ff fede 	bl	80141b0 <MallocNewMacCommandSlot>
 80143f4:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 80143f6:	697b      	ldr	r3, [r7, #20]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d101      	bne.n	8014400 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 80143fc:	2302      	movs	r3, #2
 80143fe:	e033      	b.n	8014468 <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8014400:	6979      	ldr	r1, [r7, #20]
 8014402:	481b      	ldr	r0, [pc, #108]	@ (8014470 <LoRaMacCommandsAddCmd+0x98>)
 8014404:	f7ff ff24 	bl	8014250 <LinkedListAdd>
 8014408:	4603      	mov	r3, r0
 801440a:	f083 0301 	eor.w	r3, r3, #1
 801440e:	b2db      	uxtb	r3, r3
 8014410:	2b00      	cmp	r3, #0
 8014412:	d001      	beq.n	8014418 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8014414:	2305      	movs	r3, #5
 8014416:	e027      	b.n	8014468 <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 8014418:	697b      	ldr	r3, [r7, #20]
 801441a:	7bfa      	ldrb	r2, [r7, #15]
 801441c:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 801441e:	697b      	ldr	r3, [r7, #20]
 8014420:	687a      	ldr	r2, [r7, #4]
 8014422:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8014424:	697b      	ldr	r3, [r7, #20]
 8014426:	3305      	adds	r3, #5
 8014428:	687a      	ldr	r2, [r7, #4]
 801442a:	b292      	uxth	r2, r2
 801442c:	68b9      	ldr	r1, [r7, #8]
 801442e:	4618      	mov	r0, r3
 8014430:	f006 fdad 	bl	801af8e <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8014434:	7bfb      	ldrb	r3, [r7, #15]
 8014436:	4618      	mov	r0, r3
 8014438:	f7ff ff8e 	bl	8014358 <IsSticky>
 801443c:	4603      	mov	r3, r0
 801443e:	461a      	mov	r2, r3
 8014440:	697b      	ldr	r3, [r7, #20]
 8014442:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 8014444:	7bfb      	ldrb	r3, [r7, #15]
 8014446:	4618      	mov	r0, r3
 8014448:	f7ff ffaa 	bl	80143a0 <IsConfirmationRequired>
 801444c:	4603      	mov	r3, r0
 801444e:	461a      	mov	r2, r3
 8014450:	697b      	ldr	r3, [r7, #20]
 8014452:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8014454:	4b06      	ldr	r3, [pc, #24]	@ (8014470 <LoRaMacCommandsAddCmd+0x98>)
 8014456:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	4413      	add	r3, r2
 801445e:	3301      	adds	r3, #1
 8014460:	4a03      	ldr	r2, [pc, #12]	@ (8014470 <LoRaMacCommandsAddCmd+0x98>)
 8014462:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 8014466:	2300      	movs	r3, #0
}
 8014468:	4618      	mov	r0, r3
 801446a:	3718      	adds	r7, #24
 801446c:	46bd      	mov	sp, r7
 801446e:	bd80      	pop	{r7, pc}
 8014470:	20001d5c 	.word	0x20001d5c

08014474 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8014474:	b580      	push	{r7, lr}
 8014476:	b082      	sub	sp, #8
 8014478:	af00      	add	r7, sp, #0
 801447a:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 801447c:	687b      	ldr	r3, [r7, #4]
 801447e:	2b00      	cmp	r3, #0
 8014480:	d101      	bne.n	8014486 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014482:	2301      	movs	r3, #1
 8014484:	e021      	b.n	80144ca <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8014486:	6879      	ldr	r1, [r7, #4]
 8014488:	4812      	ldr	r0, [pc, #72]	@ (80144d4 <LoRaMacCommandsRemoveCmd+0x60>)
 801448a:	f7ff ff32 	bl	80142f2 <LinkedListRemove>
 801448e:	4603      	mov	r3, r0
 8014490:	f083 0301 	eor.w	r3, r3, #1
 8014494:	b2db      	uxtb	r3, r3
 8014496:	2b00      	cmp	r3, #0
 8014498:	d001      	beq.n	801449e <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801449a:	2303      	movs	r3, #3
 801449c:	e015      	b.n	80144ca <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 801449e:	4b0d      	ldr	r3, [pc, #52]	@ (80144d4 <LoRaMacCommandsRemoveCmd+0x60>)
 80144a0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	689b      	ldr	r3, [r3, #8]
 80144a8:	1ad3      	subs	r3, r2, r3
 80144aa:	3b01      	subs	r3, #1
 80144ac:	4a09      	ldr	r2, [pc, #36]	@ (80144d4 <LoRaMacCommandsRemoveCmd+0x60>)
 80144ae:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 80144b2:	6878      	ldr	r0, [r7, #4]
 80144b4:	f7ff fea4 	bl	8014200 <FreeMacCommandSlot>
 80144b8:	4603      	mov	r3, r0
 80144ba:	f083 0301 	eor.w	r3, r3, #1
 80144be:	b2db      	uxtb	r3, r3
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d001      	beq.n	80144c8 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 80144c4:	2305      	movs	r3, #5
 80144c6:	e000      	b.n	80144ca <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80144c8:	2300      	movs	r3, #0
}
 80144ca:	4618      	mov	r0, r3
 80144cc:	3708      	adds	r7, #8
 80144ce:	46bd      	mov	sp, r7
 80144d0:	bd80      	pop	{r7, pc}
 80144d2:	bf00      	nop
 80144d4:	20001d5c 	.word	0x20001d5c

080144d8 <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 80144d8:	b480      	push	{r7}
 80144da:	b085      	sub	sp, #20
 80144dc:	af00      	add	r7, sp, #0
 80144de:	4603      	mov	r3, r0
 80144e0:	6039      	str	r1, [r7, #0]
 80144e2:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80144e4:	4b0e      	ldr	r3, [pc, #56]	@ (8014520 <LoRaMacCommandsGetCmd+0x48>)
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 80144ea:	e002      	b.n	80144f2 <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	681b      	ldr	r3, [r3, #0]
 80144f0:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 80144f2:	68fb      	ldr	r3, [r7, #12]
 80144f4:	2b00      	cmp	r3, #0
 80144f6:	d004      	beq.n	8014502 <LoRaMacCommandsGetCmd+0x2a>
 80144f8:	68fb      	ldr	r3, [r7, #12]
 80144fa:	791b      	ldrb	r3, [r3, #4]
 80144fc:	79fa      	ldrb	r2, [r7, #7]
 80144fe:	429a      	cmp	r2, r3
 8014500:	d1f4      	bne.n	80144ec <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 8014502:	683b      	ldr	r3, [r7, #0]
 8014504:	68fa      	ldr	r2, [r7, #12]
 8014506:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 8014508:	68fb      	ldr	r3, [r7, #12]
 801450a:	2b00      	cmp	r3, #0
 801450c:	d101      	bne.n	8014512 <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801450e:	2303      	movs	r3, #3
 8014510:	e000      	b.n	8014514 <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 8014512:	2300      	movs	r3, #0
}
 8014514:	4618      	mov	r0, r3
 8014516:	3714      	adds	r7, #20
 8014518:	46bd      	mov	sp, r7
 801451a:	bc80      	pop	{r7}
 801451c:	4770      	bx	lr
 801451e:	bf00      	nop
 8014520:	20001d5c 	.word	0x20001d5c

08014524 <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8014524:	b580      	push	{r7, lr}
 8014526:	b082      	sub	sp, #8
 8014528:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 801452a:	4b0f      	ldr	r3, [pc, #60]	@ (8014568 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 801452c:	681b      	ldr	r3, [r3, #0]
 801452e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8014530:	e012      	b.n	8014558 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	7b1b      	ldrb	r3, [r3, #12]
 8014536:	f083 0301 	eor.w	r3, r3, #1
 801453a:	b2db      	uxtb	r3, r3
 801453c:	2b00      	cmp	r3, #0
 801453e:	d008      	beq.n	8014552 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	681b      	ldr	r3, [r3, #0]
 8014544:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8014546:	6878      	ldr	r0, [r7, #4]
 8014548:	f7ff ff94 	bl	8014474 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 801454c:	683b      	ldr	r3, [r7, #0]
 801454e:	607b      	str	r3, [r7, #4]
 8014550:	e002      	b.n	8014558 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	681b      	ldr	r3, [r3, #0]
 8014556:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	2b00      	cmp	r3, #0
 801455c:	d1e9      	bne.n	8014532 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801455e:	2300      	movs	r3, #0
}
 8014560:	4618      	mov	r0, r3
 8014562:	3708      	adds	r7, #8
 8014564:	46bd      	mov	sp, r7
 8014566:	bd80      	pop	{r7, pc}
 8014568:	20001d5c 	.word	0x20001d5c

0801456c <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 801456c:	b580      	push	{r7, lr}
 801456e:	b082      	sub	sp, #8
 8014570:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014572:	4b13      	ldr	r3, [pc, #76]	@ (80145c0 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8014574:	681b      	ldr	r3, [r3, #0]
 8014576:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8014578:	e01a      	b.n	80145b0 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	681b      	ldr	r3, [r3, #0]
 801457e:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	791b      	ldrb	r3, [r3, #4]
 8014584:	4618      	mov	r0, r3
 8014586:	f7ff fee7 	bl	8014358 <IsSticky>
 801458a:	4603      	mov	r3, r0
 801458c:	2b00      	cmp	r3, #0
 801458e:	d00d      	beq.n	80145ac <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	791b      	ldrb	r3, [r3, #4]
 8014594:	4618      	mov	r0, r3
 8014596:	f7ff ff03 	bl	80143a0 <IsConfirmationRequired>
 801459a:	4603      	mov	r3, r0
 801459c:	f083 0301 	eor.w	r3, r3, #1
 80145a0:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 80145a2:	2b00      	cmp	r3, #0
 80145a4:	d002      	beq.n	80145ac <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 80145a6:	6878      	ldr	r0, [r7, #4]
 80145a8:	f7ff ff64 	bl	8014474 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 80145ac:	683b      	ldr	r3, [r7, #0]
 80145ae:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	d1e1      	bne.n	801457a <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80145b6:	2300      	movs	r3, #0
}
 80145b8:	4618      	mov	r0, r3
 80145ba:	3708      	adds	r7, #8
 80145bc:	46bd      	mov	sp, r7
 80145be:	bd80      	pop	{r7, pc}
 80145c0:	20001d5c 	.word	0x20001d5c

080145c4 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 80145c4:	b480      	push	{r7}
 80145c6:	b083      	sub	sp, #12
 80145c8:	af00      	add	r7, sp, #0
 80145ca:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	d101      	bne.n	80145d6 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80145d2:	2301      	movs	r3, #1
 80145d4:	e005      	b.n	80145e2 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 80145d6:	4b05      	ldr	r3, [pc, #20]	@ (80145ec <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 80145d8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 80145e0:	2300      	movs	r3, #0
}
 80145e2:	4618      	mov	r0, r3
 80145e4:	370c      	adds	r7, #12
 80145e6:	46bd      	mov	sp, r7
 80145e8:	bc80      	pop	{r7}
 80145ea:	4770      	bx	lr
 80145ec:	20001d5c 	.word	0x20001d5c

080145f0 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 80145f0:	b580      	push	{r7, lr}
 80145f2:	b088      	sub	sp, #32
 80145f4:	af00      	add	r7, sp, #0
 80145f6:	60f8      	str	r0, [r7, #12]
 80145f8:	60b9      	str	r1, [r7, #8]
 80145fa:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 80145fc:	4b25      	ldr	r3, [pc, #148]	@ (8014694 <LoRaMacCommandsSerializeCmds+0xa4>)
 80145fe:	681b      	ldr	r3, [r3, #0]
 8014600:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8014602:	2300      	movs	r3, #0
 8014604:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8014606:	687b      	ldr	r3, [r7, #4]
 8014608:	2b00      	cmp	r3, #0
 801460a:	d002      	beq.n	8014612 <LoRaMacCommandsSerializeCmds+0x22>
 801460c:	68bb      	ldr	r3, [r7, #8]
 801460e:	2b00      	cmp	r3, #0
 8014610:	d126      	bne.n	8014660 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014612:	2301      	movs	r3, #1
 8014614:	e039      	b.n	801468a <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8014616:	7efb      	ldrb	r3, [r7, #27]
 8014618:	68fa      	ldr	r2, [r7, #12]
 801461a:	1ad2      	subs	r2, r2, r3
 801461c:	69fb      	ldr	r3, [r7, #28]
 801461e:	689b      	ldr	r3, [r3, #8]
 8014620:	3301      	adds	r3, #1
 8014622:	429a      	cmp	r2, r3
 8014624:	d320      	bcc.n	8014668 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8014626:	7efb      	ldrb	r3, [r7, #27]
 8014628:	1c5a      	adds	r2, r3, #1
 801462a:	76fa      	strb	r2, [r7, #27]
 801462c:	461a      	mov	r2, r3
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	4413      	add	r3, r2
 8014632:	69fa      	ldr	r2, [r7, #28]
 8014634:	7912      	ldrb	r2, [r2, #4]
 8014636:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8014638:	7efb      	ldrb	r3, [r7, #27]
 801463a:	687a      	ldr	r2, [r7, #4]
 801463c:	18d0      	adds	r0, r2, r3
 801463e:	69fb      	ldr	r3, [r7, #28]
 8014640:	1d59      	adds	r1, r3, #5
 8014642:	69fb      	ldr	r3, [r7, #28]
 8014644:	689b      	ldr	r3, [r3, #8]
 8014646:	b29b      	uxth	r3, r3
 8014648:	461a      	mov	r2, r3
 801464a:	f006 fca0 	bl	801af8e <memcpy1>
            itr += curElement->PayloadSize;
 801464e:	69fb      	ldr	r3, [r7, #28]
 8014650:	689b      	ldr	r3, [r3, #8]
 8014652:	b2da      	uxtb	r2, r3
 8014654:	7efb      	ldrb	r3, [r7, #27]
 8014656:	4413      	add	r3, r2
 8014658:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 801465a:	69fb      	ldr	r3, [r7, #28]
 801465c:	681b      	ldr	r3, [r3, #0]
 801465e:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8014660:	69fb      	ldr	r3, [r7, #28]
 8014662:	2b00      	cmp	r3, #0
 8014664:	d1d7      	bne.n	8014616 <LoRaMacCommandsSerializeCmds+0x26>
 8014666:	e009      	b.n	801467c <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8014668:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 801466a:	e007      	b.n	801467c <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 801466c:	69fb      	ldr	r3, [r7, #28]
 801466e:	681b      	ldr	r3, [r3, #0]
 8014670:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8014672:	69f8      	ldr	r0, [r7, #28]
 8014674:	f7ff fefe 	bl	8014474 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8014678:	697b      	ldr	r3, [r7, #20]
 801467a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801467c:	69fb      	ldr	r3, [r7, #28]
 801467e:	2b00      	cmp	r3, #0
 8014680:	d1f4      	bne.n	801466c <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8014682:	68b8      	ldr	r0, [r7, #8]
 8014684:	f7ff ff9e 	bl	80145c4 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8014688:	2300      	movs	r3, #0
}
 801468a:	4618      	mov	r0, r3
 801468c:	3720      	adds	r7, #32
 801468e:	46bd      	mov	sp, r7
 8014690:	bd80      	pop	{r7, pc}
 8014692:	bf00      	nop
 8014694:	20001d5c 	.word	0x20001d5c

08014698 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8014698:	b480      	push	{r7}
 801469a:	b085      	sub	sp, #20
 801469c:	af00      	add	r7, sp, #0
 801469e:	4603      	mov	r3, r0
 80146a0:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 80146a2:	2300      	movs	r3, #0
 80146a4:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 80146a6:	79fb      	ldrb	r3, [r7, #7]
 80146a8:	3b02      	subs	r3, #2
 80146aa:	2b11      	cmp	r3, #17
 80146ac:	d850      	bhi.n	8014750 <LoRaMacCommandsGetCmdSize+0xb8>
 80146ae:	a201      	add	r2, pc, #4	@ (adr r2, 80146b4 <LoRaMacCommandsGetCmdSize+0x1c>)
 80146b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146b4:	080146fd 	.word	0x080146fd
 80146b8:	08014703 	.word	0x08014703
 80146bc:	08014709 	.word	0x08014709
 80146c0:	0801470f 	.word	0x0801470f
 80146c4:	08014715 	.word	0x08014715
 80146c8:	0801471b 	.word	0x0801471b
 80146cc:	08014721 	.word	0x08014721
 80146d0:	08014727 	.word	0x08014727
 80146d4:	0801472d 	.word	0x0801472d
 80146d8:	08014751 	.word	0x08014751
 80146dc:	08014751 	.word	0x08014751
 80146e0:	08014733 	.word	0x08014733
 80146e4:	08014751 	.word	0x08014751
 80146e8:	08014751 	.word	0x08014751
 80146ec:	08014739 	.word	0x08014739
 80146f0:	0801473f 	.word	0x0801473f
 80146f4:	08014745 	.word	0x08014745
 80146f8:	0801474b 	.word	0x0801474b
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 80146fc:	2303      	movs	r3, #3
 80146fe:	73fb      	strb	r3, [r7, #15]
            break;
 8014700:	e027      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8014702:	2305      	movs	r3, #5
 8014704:	73fb      	strb	r3, [r7, #15]
            break;
 8014706:	e024      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8014708:	2302      	movs	r3, #2
 801470a:	73fb      	strb	r3, [r7, #15]
            break;
 801470c:	e021      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 801470e:	2305      	movs	r3, #5
 8014710:	73fb      	strb	r3, [r7, #15]
            break;
 8014712:	e01e      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8014714:	2301      	movs	r3, #1
 8014716:	73fb      	strb	r3, [r7, #15]
            break;
 8014718:	e01b      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 801471a:	2306      	movs	r3, #6
 801471c:	73fb      	strb	r3, [r7, #15]
            break;
 801471e:	e018      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8014720:	2302      	movs	r3, #2
 8014722:	73fb      	strb	r3, [r7, #15]
            break;
 8014724:	e015      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8014726:	2302      	movs	r3, #2
 8014728:	73fb      	strb	r3, [r7, #15]
            break;
 801472a:	e012      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 801472c:	2305      	movs	r3, #5
 801472e:	73fb      	strb	r3, [r7, #15]
            break;
 8014730:	e00f      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8014732:	2306      	movs	r3, #6
 8014734:	73fb      	strb	r3, [r7, #15]
            break;
 8014736:	e00c      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8014738:	2301      	movs	r3, #1
 801473a:	73fb      	strb	r3, [r7, #15]
            break;
 801473c:	e009      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 801473e:	2305      	movs	r3, #5
 8014740:	73fb      	strb	r3, [r7, #15]
            break;
 8014742:	e006      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8014744:	2304      	movs	r3, #4
 8014746:	73fb      	strb	r3, [r7, #15]
            break;
 8014748:	e003      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 801474a:	2304      	movs	r3, #4
 801474c:	73fb      	strb	r3, [r7, #15]
            break;
 801474e:	e000      	b.n	8014752 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8014750:	bf00      	nop
        }
    }
    return cidSize;
 8014752:	7bfb      	ldrb	r3, [r7, #15]
}
 8014754:	4618      	mov	r0, r3
 8014756:	3714      	adds	r7, #20
 8014758:	46bd      	mov	sp, r7
 801475a:	bc80      	pop	{r7}
 801475c:	4770      	bx	lr
 801475e:	bf00      	nop

08014760 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8014760:	b480      	push	{r7}
 8014762:	b083      	sub	sp, #12
 8014764:	af00      	add	r7, sp, #0
 8014766:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	4a07      	ldr	r2, [pc, #28]	@ (8014788 <IncreaseBufferPointer+0x28>)
 801476c:	4293      	cmp	r3, r2
 801476e:	d102      	bne.n	8014776 <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014770:	4b06      	ldr	r3, [pc, #24]	@ (801478c <IncreaseBufferPointer+0x2c>)
 8014772:	607b      	str	r3, [r7, #4]
 8014774:	e002      	b.n	801477c <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	3304      	adds	r3, #4
 801477a:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801477c:	687b      	ldr	r3, [r7, #4]
}
 801477e:	4618      	mov	r0, r3
 8014780:	370c      	adds	r7, #12
 8014782:	46bd      	mov	sp, r7
 8014784:	bc80      	pop	{r7}
 8014786:	4770      	bx	lr
 8014788:	20001f84 	.word	0x20001f84
 801478c:	20001f74 	.word	0x20001f74

08014790 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8014790:	b480      	push	{r7}
 8014792:	b083      	sub	sp, #12
 8014794:	af00      	add	r7, sp, #0
 8014796:	4603      	mov	r3, r0
 8014798:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801479a:	79fb      	ldrb	r3, [r7, #7]
 801479c:	2b00      	cmp	r3, #0
 801479e:	d101      	bne.n	80147a4 <IsListEmpty+0x14>
    {
        return true;
 80147a0:	2301      	movs	r3, #1
 80147a2:	e000      	b.n	80147a6 <IsListEmpty+0x16>
    }
    return false;
 80147a4:	2300      	movs	r3, #0
}
 80147a6:	4618      	mov	r0, r3
 80147a8:	370c      	adds	r7, #12
 80147aa:	46bd      	mov	sp, r7
 80147ac:	bc80      	pop	{r7}
 80147ae:	4770      	bx	lr

080147b0 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 80147b0:	b480      	push	{r7}
 80147b2:	b083      	sub	sp, #12
 80147b4:	af00      	add	r7, sp, #0
 80147b6:	4603      	mov	r3, r0
 80147b8:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 80147ba:	79fb      	ldrb	r3, [r7, #7]
 80147bc:	2b04      	cmp	r3, #4
 80147be:	d901      	bls.n	80147c4 <IsListFull+0x14>
    {
        return true;
 80147c0:	2301      	movs	r3, #1
 80147c2:	e000      	b.n	80147c6 <IsListFull+0x16>
    }
    return false;
 80147c4:	2300      	movs	r3, #0
}
 80147c6:	4618      	mov	r0, r3
 80147c8:	370c      	adds	r7, #12
 80147ca:	46bd      	mov	sp, r7
 80147cc:	bc80      	pop	{r7}
 80147ce:	4770      	bx	lr

080147d0 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 80147d0:	b580      	push	{r7, lr}
 80147d2:	b086      	sub	sp, #24
 80147d4:	af00      	add	r7, sp, #0
 80147d6:	4603      	mov	r3, r0
 80147d8:	60b9      	str	r1, [r7, #8]
 80147da:	607a      	str	r2, [r7, #4]
 80147dc:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 80147de:	68bb      	ldr	r3, [r7, #8]
 80147e0:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80147e2:	4b13      	ldr	r3, [pc, #76]	@ (8014830 <GetElement+0x60>)
 80147e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80147e8:	4618      	mov	r0, r3
 80147ea:	f7ff ffd1 	bl	8014790 <IsListEmpty>
 80147ee:	4603      	mov	r3, r0
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d001      	beq.n	80147f8 <GetElement+0x28>
    {
        return NULL;
 80147f4:	2300      	movs	r3, #0
 80147f6:	e017      	b.n	8014828 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 80147f8:	2300      	movs	r3, #0
 80147fa:	74fb      	strb	r3, [r7, #19]
 80147fc:	e00d      	b.n	801481a <GetElement+0x4a>
    {
        if( element->Request == request )
 80147fe:	697b      	ldr	r3, [r7, #20]
 8014800:	781b      	ldrb	r3, [r3, #0]
 8014802:	7bfa      	ldrb	r2, [r7, #15]
 8014804:	429a      	cmp	r2, r3
 8014806:	d101      	bne.n	801480c <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8014808:	697b      	ldr	r3, [r7, #20]
 801480a:	e00d      	b.n	8014828 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 801480c:	6978      	ldr	r0, [r7, #20]
 801480e:	f7ff ffa7 	bl	8014760 <IncreaseBufferPointer>
 8014812:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8014814:	7cfb      	ldrb	r3, [r7, #19]
 8014816:	3301      	adds	r3, #1
 8014818:	74fb      	strb	r3, [r7, #19]
 801481a:	4b05      	ldr	r3, [pc, #20]	@ (8014830 <GetElement+0x60>)
 801481c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014820:	7cfa      	ldrb	r2, [r7, #19]
 8014822:	429a      	cmp	r2, r3
 8014824:	d3eb      	bcc.n	80147fe <GetElement+0x2e>
    }

    return NULL;
 8014826:	2300      	movs	r3, #0
}
 8014828:	4618      	mov	r0, r3
 801482a:	3718      	adds	r7, #24
 801482c:	46bd      	mov	sp, r7
 801482e:	bd80      	pop	{r7, pc}
 8014830:	20001f68 	.word	0x20001f68

08014834 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b082      	sub	sp, #8
 8014838:	af00      	add	r7, sp, #0
 801483a:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 801483c:	4a0c      	ldr	r2, [pc, #48]	@ (8014870 <LoRaMacConfirmQueueInit+0x3c>)
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8014842:	4b0b      	ldr	r3, [pc, #44]	@ (8014870 <LoRaMacConfirmQueueInit+0x3c>)
 8014844:	2200      	movs	r2, #0
 8014846:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 801484a:	4b09      	ldr	r3, [pc, #36]	@ (8014870 <LoRaMacConfirmQueueInit+0x3c>)
 801484c:	4a09      	ldr	r2, [pc, #36]	@ (8014874 <LoRaMacConfirmQueueInit+0x40>)
 801484e:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014850:	4b07      	ldr	r3, [pc, #28]	@ (8014870 <LoRaMacConfirmQueueInit+0x3c>)
 8014852:	4a08      	ldr	r2, [pc, #32]	@ (8014874 <LoRaMacConfirmQueueInit+0x40>)
 8014854:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8014856:	2214      	movs	r2, #20
 8014858:	21ff      	movs	r1, #255	@ 0xff
 801485a:	4806      	ldr	r0, [pc, #24]	@ (8014874 <LoRaMacConfirmQueueInit+0x40>)
 801485c:	f006 fbd2 	bl	801b004 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014860:	4b03      	ldr	r3, [pc, #12]	@ (8014870 <LoRaMacConfirmQueueInit+0x3c>)
 8014862:	2201      	movs	r2, #1
 8014864:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8014868:	bf00      	nop
 801486a:	3708      	adds	r7, #8
 801486c:	46bd      	mov	sp, r7
 801486e:	bd80      	pop	{r7, pc}
 8014870:	20001f68 	.word	0x20001f68
 8014874:	20001f74 	.word	0x20001f74

08014878 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8014878:	b580      	push	{r7, lr}
 801487a:	b082      	sub	sp, #8
 801487c:	af00      	add	r7, sp, #0
 801487e:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014880:	4b19      	ldr	r3, [pc, #100]	@ (80148e8 <LoRaMacConfirmQueueAdd+0x70>)
 8014882:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014886:	4618      	mov	r0, r3
 8014888:	f7ff ff92 	bl	80147b0 <IsListFull>
 801488c:	4603      	mov	r3, r0
 801488e:	2b00      	cmp	r3, #0
 8014890:	d001      	beq.n	8014896 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8014892:	2300      	movs	r3, #0
 8014894:	e024      	b.n	80148e0 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8014896:	4b14      	ldr	r3, [pc, #80]	@ (80148e8 <LoRaMacConfirmQueueAdd+0x70>)
 8014898:	689b      	ldr	r3, [r3, #8]
 801489a:	687a      	ldr	r2, [r7, #4]
 801489c:	7812      	ldrb	r2, [r2, #0]
 801489e:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 80148a0:	4b11      	ldr	r3, [pc, #68]	@ (80148e8 <LoRaMacConfirmQueueAdd+0x70>)
 80148a2:	689b      	ldr	r3, [r3, #8]
 80148a4:	687a      	ldr	r2, [r7, #4]
 80148a6:	7852      	ldrb	r2, [r2, #1]
 80148a8:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 80148aa:	4b0f      	ldr	r3, [pc, #60]	@ (80148e8 <LoRaMacConfirmQueueAdd+0x70>)
 80148ac:	689b      	ldr	r3, [r3, #8]
 80148ae:	687a      	ldr	r2, [r7, #4]
 80148b0:	78d2      	ldrb	r2, [r2, #3]
 80148b2:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 80148b4:	4b0c      	ldr	r3, [pc, #48]	@ (80148e8 <LoRaMacConfirmQueueAdd+0x70>)
 80148b6:	689b      	ldr	r3, [r3, #8]
 80148b8:	687a      	ldr	r2, [r7, #4]
 80148ba:	7892      	ldrb	r2, [r2, #2]
 80148bc:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 80148be:	4b0a      	ldr	r3, [pc, #40]	@ (80148e8 <LoRaMacConfirmQueueAdd+0x70>)
 80148c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80148c4:	3301      	adds	r3, #1
 80148c6:	b2da      	uxtb	r2, r3
 80148c8:	4b07      	ldr	r3, [pc, #28]	@ (80148e8 <LoRaMacConfirmQueueAdd+0x70>)
 80148ca:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 80148ce:	4b06      	ldr	r3, [pc, #24]	@ (80148e8 <LoRaMacConfirmQueueAdd+0x70>)
 80148d0:	689b      	ldr	r3, [r3, #8]
 80148d2:	4618      	mov	r0, r3
 80148d4:	f7ff ff44 	bl	8014760 <IncreaseBufferPointer>
 80148d8:	4603      	mov	r3, r0
 80148da:	4a03      	ldr	r2, [pc, #12]	@ (80148e8 <LoRaMacConfirmQueueAdd+0x70>)
 80148dc:	6093      	str	r3, [r2, #8]

    return true;
 80148de:	2301      	movs	r3, #1
}
 80148e0:	4618      	mov	r0, r3
 80148e2:	3708      	adds	r7, #8
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bd80      	pop	{r7, pc}
 80148e8:	20001f68 	.word	0x20001f68

080148ec <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 80148ec:	b580      	push	{r7, lr}
 80148ee:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80148f0:	4b0e      	ldr	r3, [pc, #56]	@ (801492c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80148f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80148f6:	4618      	mov	r0, r3
 80148f8:	f7ff ff4a 	bl	8014790 <IsListEmpty>
 80148fc:	4603      	mov	r3, r0
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d001      	beq.n	8014906 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8014902:	2300      	movs	r3, #0
 8014904:	e010      	b.n	8014928 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8014906:	4b09      	ldr	r3, [pc, #36]	@ (801492c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014908:	f893 3020 	ldrb.w	r3, [r3, #32]
 801490c:	3b01      	subs	r3, #1
 801490e:	b2da      	uxtb	r2, r3
 8014910:	4b06      	ldr	r3, [pc, #24]	@ (801492c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014912:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8014916:	4b05      	ldr	r3, [pc, #20]	@ (801492c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014918:	685b      	ldr	r3, [r3, #4]
 801491a:	4618      	mov	r0, r3
 801491c:	f7ff ff20 	bl	8014760 <IncreaseBufferPointer>
 8014920:	4603      	mov	r3, r0
 8014922:	4a02      	ldr	r2, [pc, #8]	@ (801492c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014924:	6053      	str	r3, [r2, #4]

    return true;
 8014926:	2301      	movs	r3, #1
}
 8014928:	4618      	mov	r0, r3
 801492a:	bd80      	pop	{r7, pc}
 801492c:	20001f68 	.word	0x20001f68

08014930 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8014930:	b580      	push	{r7, lr}
 8014932:	b084      	sub	sp, #16
 8014934:	af00      	add	r7, sp, #0
 8014936:	4603      	mov	r3, r0
 8014938:	460a      	mov	r2, r1
 801493a:	71fb      	strb	r3, [r7, #7]
 801493c:	4613      	mov	r3, r2
 801493e:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8014940:	2300      	movs	r3, #0
 8014942:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014944:	4b10      	ldr	r3, [pc, #64]	@ (8014988 <LoRaMacConfirmQueueSetStatus+0x58>)
 8014946:	f893 3020 	ldrb.w	r3, [r3, #32]
 801494a:	4618      	mov	r0, r3
 801494c:	f7ff ff20 	bl	8014790 <IsListEmpty>
 8014950:	4603      	mov	r3, r0
 8014952:	f083 0301 	eor.w	r3, r3, #1
 8014956:	b2db      	uxtb	r3, r3
 8014958:	2b00      	cmp	r3, #0
 801495a:	d011      	beq.n	8014980 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 801495c:	4b0a      	ldr	r3, [pc, #40]	@ (8014988 <LoRaMacConfirmQueueSetStatus+0x58>)
 801495e:	6859      	ldr	r1, [r3, #4]
 8014960:	4b09      	ldr	r3, [pc, #36]	@ (8014988 <LoRaMacConfirmQueueSetStatus+0x58>)
 8014962:	689a      	ldr	r2, [r3, #8]
 8014964:	79bb      	ldrb	r3, [r7, #6]
 8014966:	4618      	mov	r0, r3
 8014968:	f7ff ff32 	bl	80147d0 <GetElement>
 801496c:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	2b00      	cmp	r3, #0
 8014972:	d005      	beq.n	8014980 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	79fa      	ldrb	r2, [r7, #7]
 8014978:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 801497a:	68fb      	ldr	r3, [r7, #12]
 801497c:	2201      	movs	r2, #1
 801497e:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8014980:	bf00      	nop
 8014982:	3710      	adds	r7, #16
 8014984:	46bd      	mov	sp, r7
 8014986:	bd80      	pop	{r7, pc}
 8014988:	20001f68 	.word	0x20001f68

0801498c <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 801498c:	b580      	push	{r7, lr}
 801498e:	b084      	sub	sp, #16
 8014990:	af00      	add	r7, sp, #0
 8014992:	4603      	mov	r3, r0
 8014994:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8014996:	2300      	movs	r3, #0
 8014998:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801499a:	4b10      	ldr	r3, [pc, #64]	@ (80149dc <LoRaMacConfirmQueueGetStatus+0x50>)
 801499c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80149a0:	4618      	mov	r0, r3
 80149a2:	f7ff fef5 	bl	8014790 <IsListEmpty>
 80149a6:	4603      	mov	r3, r0
 80149a8:	f083 0301 	eor.w	r3, r3, #1
 80149ac:	b2db      	uxtb	r3, r3
 80149ae:	2b00      	cmp	r3, #0
 80149b0:	d00e      	beq.n	80149d0 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80149b2:	4b0a      	ldr	r3, [pc, #40]	@ (80149dc <LoRaMacConfirmQueueGetStatus+0x50>)
 80149b4:	6859      	ldr	r1, [r3, #4]
 80149b6:	4b09      	ldr	r3, [pc, #36]	@ (80149dc <LoRaMacConfirmQueueGetStatus+0x50>)
 80149b8:	689a      	ldr	r2, [r3, #8]
 80149ba:	79fb      	ldrb	r3, [r7, #7]
 80149bc:	4618      	mov	r0, r3
 80149be:	f7ff ff07 	bl	80147d0 <GetElement>
 80149c2:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	d002      	beq.n	80149d0 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 80149ca:	68fb      	ldr	r3, [r7, #12]
 80149cc:	785b      	ldrb	r3, [r3, #1]
 80149ce:	e000      	b.n	80149d2 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 80149d0:	2301      	movs	r3, #1
}
 80149d2:	4618      	mov	r0, r3
 80149d4:	3710      	adds	r7, #16
 80149d6:	46bd      	mov	sp, r7
 80149d8:	bd80      	pop	{r7, pc}
 80149da:	bf00      	nop
 80149dc:	20001f68 	.word	0x20001f68

080149e0 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 80149e0:	b580      	push	{r7, lr}
 80149e2:	b084      	sub	sp, #16
 80149e4:	af00      	add	r7, sp, #0
 80149e6:	4603      	mov	r3, r0
 80149e8:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 80149ea:	4b16      	ldr	r3, [pc, #88]	@ (8014a44 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80149ec:	685b      	ldr	r3, [r3, #4]
 80149ee:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 80149f0:	4a14      	ldr	r2, [pc, #80]	@ (8014a44 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80149f2:	79fb      	ldrb	r3, [r7, #7]
 80149f4:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80149f8:	4b12      	ldr	r3, [pc, #72]	@ (8014a44 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80149fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80149fe:	4618      	mov	r0, r3
 8014a00:	f7ff fec6 	bl	8014790 <IsListEmpty>
 8014a04:	4603      	mov	r3, r0
 8014a06:	f083 0301 	eor.w	r3, r3, #1
 8014a0a:	b2db      	uxtb	r3, r3
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d015      	beq.n	8014a3c <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8014a10:	68fb      	ldr	r3, [r7, #12]
 8014a12:	79fa      	ldrb	r2, [r7, #7]
 8014a14:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8014a16:	68fb      	ldr	r3, [r7, #12]
 8014a18:	78db      	ldrb	r3, [r3, #3]
 8014a1a:	f083 0301 	eor.w	r3, r3, #1
 8014a1e:	b2db      	uxtb	r3, r3
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d002      	beq.n	8014a2a <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8014a24:	68fb      	ldr	r3, [r7, #12]
 8014a26:	2201      	movs	r2, #1
 8014a28:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8014a2a:	68f8      	ldr	r0, [r7, #12]
 8014a2c:	f7ff fe98 	bl	8014760 <IncreaseBufferPointer>
 8014a30:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8014a32:	4b04      	ldr	r3, [pc, #16]	@ (8014a44 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014a34:	689b      	ldr	r3, [r3, #8]
 8014a36:	68fa      	ldr	r2, [r7, #12]
 8014a38:	429a      	cmp	r2, r3
 8014a3a:	d1e9      	bne.n	8014a10 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8014a3c:	bf00      	nop
 8014a3e:	3710      	adds	r7, #16
 8014a40:	46bd      	mov	sp, r7
 8014a42:	bd80      	pop	{r7, pc}
 8014a44:	20001f68 	.word	0x20001f68

08014a48 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8014a48:	b580      	push	{r7, lr}
 8014a4a:	b082      	sub	sp, #8
 8014a4c:	af00      	add	r7, sp, #0
 8014a4e:	4603      	mov	r3, r0
 8014a50:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8014a52:	4b09      	ldr	r3, [pc, #36]	@ (8014a78 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8014a54:	6859      	ldr	r1, [r3, #4]
 8014a56:	4b08      	ldr	r3, [pc, #32]	@ (8014a78 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8014a58:	689a      	ldr	r2, [r3, #8]
 8014a5a:	79fb      	ldrb	r3, [r7, #7]
 8014a5c:	4618      	mov	r0, r3
 8014a5e:	f7ff feb7 	bl	80147d0 <GetElement>
 8014a62:	4603      	mov	r3, r0
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d001      	beq.n	8014a6c <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8014a68:	2301      	movs	r3, #1
 8014a6a:	e000      	b.n	8014a6e <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8014a6c:	2300      	movs	r3, #0
}
 8014a6e:	4618      	mov	r0, r3
 8014a70:	3708      	adds	r7, #8
 8014a72:	46bd      	mov	sp, r7
 8014a74:	bd80      	pop	{r7, pc}
 8014a76:	bf00      	nop
 8014a78:	20001f68 	.word	0x20001f68

08014a7c <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8014a7c:	b580      	push	{r7, lr}
 8014a7e:	b084      	sub	sp, #16
 8014a80:	af00      	add	r7, sp, #0
 8014a82:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014a84:	4b25      	ldr	r3, [pc, #148]	@ (8014b1c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014a86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014a8a:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8014a8c:	2300      	movs	r3, #0
 8014a8e:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8014a90:	f107 0308 	add.w	r3, r7, #8
 8014a94:	2204      	movs	r2, #4
 8014a96:	2100      	movs	r1, #0
 8014a98:	4618      	mov	r0, r3
 8014a9a:	f006 fab3 	bl	801b004 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 8014a9e:	2300      	movs	r3, #0
 8014aa0:	73fb      	strb	r3, [r7, #15]
 8014aa2:	e032      	b.n	8014b0a <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8014aa4:	4b1d      	ldr	r3, [pc, #116]	@ (8014b1c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014aa6:	685b      	ldr	r3, [r3, #4]
 8014aa8:	781a      	ldrb	r2, [r3, #0]
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8014aae:	4b1b      	ldr	r3, [pc, #108]	@ (8014b1c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014ab0:	685b      	ldr	r3, [r3, #4]
 8014ab2:	785a      	ldrb	r2, [r3, #1]
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8014ab8:	4b18      	ldr	r3, [pc, #96]	@ (8014b1c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014aba:	685b      	ldr	r3, [r3, #4]
 8014abc:	789b      	ldrb	r3, [r3, #2]
 8014abe:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8014ac0:	7b7b      	ldrb	r3, [r7, #13]
 8014ac2:	2b00      	cmp	r3, #0
 8014ac4:	d005      	beq.n	8014ad2 <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8014ac6:	4b15      	ldr	r3, [pc, #84]	@ (8014b1c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014ac8:	681b      	ldr	r3, [r3, #0]
 8014aca:	689b      	ldr	r3, [r3, #8]
 8014acc:	6878      	ldr	r0, [r7, #4]
 8014ace:	4798      	blx	r3
 8014ad0:	e00b      	b.n	8014aea <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8014ad2:	4b12      	ldr	r3, [pc, #72]	@ (8014b1c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014ad4:	685b      	ldr	r3, [r3, #4]
 8014ad6:	781b      	ldrb	r3, [r3, #0]
 8014ad8:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8014ada:	4b10      	ldr	r3, [pc, #64]	@ (8014b1c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014adc:	685b      	ldr	r3, [r3, #4]
 8014ade:	785b      	ldrb	r3, [r3, #1]
 8014ae0:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8014ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8014b1c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014ae4:	685b      	ldr	r3, [r3, #4]
 8014ae6:	78db      	ldrb	r3, [r3, #3]
 8014ae8:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8014aea:	f7ff feff 	bl	80148ec <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8014aee:	7b7b      	ldrb	r3, [r7, #13]
 8014af0:	f083 0301 	eor.w	r3, r3, #1
 8014af4:	b2db      	uxtb	r3, r3
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d004      	beq.n	8014b04 <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8014afa:	f107 0308 	add.w	r3, r7, #8
 8014afe:	4618      	mov	r0, r3
 8014b00:	f7ff feba 	bl	8014878 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8014b04:	7bfb      	ldrb	r3, [r7, #15]
 8014b06:	3301      	adds	r3, #1
 8014b08:	73fb      	strb	r3, [r7, #15]
 8014b0a:	7bfa      	ldrb	r2, [r7, #15]
 8014b0c:	7bbb      	ldrb	r3, [r7, #14]
 8014b0e:	429a      	cmp	r2, r3
 8014b10:	d3c8      	bcc.n	8014aa4 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 8014b12:	bf00      	nop
 8014b14:	bf00      	nop
 8014b16:	3710      	adds	r7, #16
 8014b18:	46bd      	mov	sp, r7
 8014b1a:	bd80      	pop	{r7, pc}
 8014b1c:	20001f68 	.word	0x20001f68

08014b20 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8014b20:	b480      	push	{r7}
 8014b22:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014b24:	4b03      	ldr	r3, [pc, #12]	@ (8014b34 <LoRaMacConfirmQueueGetCnt+0x14>)
 8014b26:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8014b2a:	4618      	mov	r0, r3
 8014b2c:	46bd      	mov	sp, r7
 8014b2e:	bc80      	pop	{r7}
 8014b30:	4770      	bx	lr
 8014b32:	bf00      	nop
 8014b34:	20001f68 	.word	0x20001f68

08014b38 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8014b38:	b580      	push	{r7, lr}
 8014b3a:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014b3c:	4b06      	ldr	r3, [pc, #24]	@ (8014b58 <LoRaMacConfirmQueueIsFull+0x20>)
 8014b3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014b42:	4618      	mov	r0, r3
 8014b44:	f7ff fe34 	bl	80147b0 <IsListFull>
 8014b48:	4603      	mov	r3, r0
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d001      	beq.n	8014b52 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8014b4e:	2301      	movs	r3, #1
 8014b50:	e000      	b.n	8014b54 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8014b52:	2300      	movs	r3, #0
    }
}
 8014b54:	4618      	mov	r0, r3
 8014b56:	bd80      	pop	{r7, pc}
 8014b58:	20001f68 	.word	0x20001f68

08014b5c <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8014b5c:	b580      	push	{r7, lr}
 8014b5e:	b08e      	sub	sp, #56	@ 0x38
 8014b60:	af00      	add	r7, sp, #0
 8014b62:	60f8      	str	r0, [r7, #12]
 8014b64:	607b      	str	r3, [r7, #4]
 8014b66:	460b      	mov	r3, r1
 8014b68:	817b      	strh	r3, [r7, #10]
 8014b6a:	4613      	mov	r3, r2
 8014b6c:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8014b6e:	68fb      	ldr	r3, [r7, #12]
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	d101      	bne.n	8014b78 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014b74:	2309      	movs	r3, #9
 8014b76:	e086      	b.n	8014c86 <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 8014b78:	2300      	movs	r3, #0
 8014b7a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 8014b7e:	2301      	movs	r3, #1
 8014b80:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 8014b82:	2300      	movs	r3, #0
 8014b84:	623b      	str	r3, [r7, #32]
 8014b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014b8a:	2200      	movs	r2, #0
 8014b8c:	601a      	str	r2, [r3, #0]
 8014b8e:	605a      	str	r2, [r3, #4]
 8014b90:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8014b92:	2300      	movs	r3, #0
 8014b94:	613b      	str	r3, [r7, #16]
 8014b96:	f107 0314 	add.w	r3, r7, #20
 8014b9a:	2200      	movs	r2, #0
 8014b9c:	601a      	str	r2, [r3, #0]
 8014b9e:	605a      	str	r2, [r3, #4]
 8014ba0:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8014ba2:	2301      	movs	r3, #1
 8014ba4:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8014ba6:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8014baa:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	b2db      	uxtb	r3, r3
 8014bb0:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	0a1b      	lsrs	r3, r3, #8
 8014bb6:	b2db      	uxtb	r3, r3
 8014bb8:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8014bba:	687b      	ldr	r3, [r7, #4]
 8014bbc:	0c1b      	lsrs	r3, r3, #16
 8014bbe:	b2db      	uxtb	r3, r3
 8014bc0:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	0e1b      	lsrs	r3, r3, #24
 8014bc6:	b2db      	uxtb	r3, r3
 8014bc8:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8014bca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014bcc:	b2db      	uxtb	r3, r3
 8014bce:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8014bd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014bd2:	0a1b      	lsrs	r3, r3, #8
 8014bd4:	b2db      	uxtb	r3, r3
 8014bd6:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8014bd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014bda:	0c1b      	lsrs	r3, r3, #16
 8014bdc:	b2db      	uxtb	r3, r3
 8014bde:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8014be0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014be2:	0e1b      	lsrs	r3, r3, #24
 8014be4:	b2db      	uxtb	r3, r3
 8014be6:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8014be8:	e048      	b.n	8014c7c <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 8014bea:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8014bec:	b2db      	uxtb	r3, r3
 8014bee:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8014bf0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8014bf2:	3301      	adds	r3, #1
 8014bf4:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8014bf6:	f107 0320 	add.w	r3, r7, #32
 8014bfa:	7a7a      	ldrb	r2, [r7, #9]
 8014bfc:	f107 0010 	add.w	r0, r7, #16
 8014c00:	2110      	movs	r1, #16
 8014c02:	f7f8 f9db 	bl	800cfbc <SecureElementAesEncrypt>
 8014c06:	4603      	mov	r3, r0
 8014c08:	2b00      	cmp	r3, #0
 8014c0a:	d001      	beq.n	8014c10 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014c0c:	230e      	movs	r3, #14
 8014c0e:	e03a      	b.n	8014c86 <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8014c10:	2300      	movs	r3, #0
 8014c12:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8014c16:	e01e      	b.n	8014c56 <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8014c18:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8014c1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014c20:	4413      	add	r3, r2
 8014c22:	461a      	mov	r2, r3
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	4413      	add	r3, r2
 8014c28:	7819      	ldrb	r1, [r3, #0]
 8014c2a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014c2e:	3338      	adds	r3, #56	@ 0x38
 8014c30:	443b      	add	r3, r7
 8014c32:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8014c36:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 8014c3a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014c3e:	4403      	add	r3, r0
 8014c40:	4618      	mov	r0, r3
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	4403      	add	r3, r0
 8014c46:	404a      	eors	r2, r1
 8014c48:	b2d2      	uxtb	r2, r2
 8014c4a:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8014c4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014c50:	3301      	adds	r3, #1
 8014c52:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8014c56:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014c5a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8014c5e:	2a10      	cmp	r2, #16
 8014c60:	bfa8      	it	ge
 8014c62:	2210      	movge	r2, #16
 8014c64:	b212      	sxth	r2, r2
 8014c66:	4293      	cmp	r3, r2
 8014c68:	dbd6      	blt.n	8014c18 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8014c6a:	897b      	ldrh	r3, [r7, #10]
 8014c6c:	3b10      	subs	r3, #16
 8014c6e:	b29b      	uxth	r3, r3
 8014c70:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8014c72:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014c76:	3310      	adds	r3, #16
 8014c78:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 8014c7c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	dcb2      	bgt.n	8014bea <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014c84:	2300      	movs	r3, #0
}
 8014c86:	4618      	mov	r0, r3
 8014c88:	3738      	adds	r7, #56	@ 0x38
 8014c8a:	46bd      	mov	sp, r7
 8014c8c:	bd80      	pop	{r7, pc}

08014c8e <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8014c8e:	b490      	push	{r4, r7}
 8014c90:	b082      	sub	sp, #8
 8014c92:	af00      	add	r7, sp, #0
 8014c94:	4604      	mov	r4, r0
 8014c96:	4608      	mov	r0, r1
 8014c98:	4611      	mov	r1, r2
 8014c9a:	461a      	mov	r2, r3
 8014c9c:	4623      	mov	r3, r4
 8014c9e:	80fb      	strh	r3, [r7, #6]
 8014ca0:	4603      	mov	r3, r0
 8014ca2:	717b      	strb	r3, [r7, #5]
 8014ca4:	460b      	mov	r3, r1
 8014ca6:	713b      	strb	r3, [r7, #4]
 8014ca8:	4613      	mov	r3, r2
 8014caa:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8014cac:	69bb      	ldr	r3, [r7, #24]
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d101      	bne.n	8014cb6 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014cb2:	2309      	movs	r3, #9
 8014cb4:	e04e      	b.n	8014d54 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8014cb6:	69bb      	ldr	r3, [r7, #24]
 8014cb8:	2249      	movs	r2, #73	@ 0x49
 8014cba:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 8014cbc:	69bb      	ldr	r3, [r7, #24]
 8014cbe:	3301      	adds	r3, #1
 8014cc0:	2200      	movs	r2, #0
 8014cc2:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8014cc4:	69bb      	ldr	r3, [r7, #24]
 8014cc6:	3302      	adds	r3, #2
 8014cc8:	2200      	movs	r2, #0
 8014cca:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8014ccc:	69bb      	ldr	r3, [r7, #24]
 8014cce:	3303      	adds	r3, #3
 8014cd0:	2200      	movs	r2, #0
 8014cd2:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8014cd4:	69bb      	ldr	r3, [r7, #24]
 8014cd6:	3304      	adds	r3, #4
 8014cd8:	2200      	movs	r2, #0
 8014cda:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8014cdc:	69bb      	ldr	r3, [r7, #24]
 8014cde:	3305      	adds	r3, #5
 8014ce0:	78fa      	ldrb	r2, [r7, #3]
 8014ce2:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8014ce4:	69bb      	ldr	r3, [r7, #24]
 8014ce6:	3306      	adds	r3, #6
 8014ce8:	693a      	ldr	r2, [r7, #16]
 8014cea:	b2d2      	uxtb	r2, r2
 8014cec:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8014cee:	693b      	ldr	r3, [r7, #16]
 8014cf0:	0a1a      	lsrs	r2, r3, #8
 8014cf2:	69bb      	ldr	r3, [r7, #24]
 8014cf4:	3307      	adds	r3, #7
 8014cf6:	b2d2      	uxtb	r2, r2
 8014cf8:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8014cfa:	693b      	ldr	r3, [r7, #16]
 8014cfc:	0c1a      	lsrs	r2, r3, #16
 8014cfe:	69bb      	ldr	r3, [r7, #24]
 8014d00:	3308      	adds	r3, #8
 8014d02:	b2d2      	uxtb	r2, r2
 8014d04:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8014d06:	693b      	ldr	r3, [r7, #16]
 8014d08:	0e1a      	lsrs	r2, r3, #24
 8014d0a:	69bb      	ldr	r3, [r7, #24]
 8014d0c:	3309      	adds	r3, #9
 8014d0e:	b2d2      	uxtb	r2, r2
 8014d10:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8014d12:	69bb      	ldr	r3, [r7, #24]
 8014d14:	330a      	adds	r3, #10
 8014d16:	697a      	ldr	r2, [r7, #20]
 8014d18:	b2d2      	uxtb	r2, r2
 8014d1a:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8014d1c:	697b      	ldr	r3, [r7, #20]
 8014d1e:	0a1a      	lsrs	r2, r3, #8
 8014d20:	69bb      	ldr	r3, [r7, #24]
 8014d22:	330b      	adds	r3, #11
 8014d24:	b2d2      	uxtb	r2, r2
 8014d26:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8014d28:	697b      	ldr	r3, [r7, #20]
 8014d2a:	0c1a      	lsrs	r2, r3, #16
 8014d2c:	69bb      	ldr	r3, [r7, #24]
 8014d2e:	330c      	adds	r3, #12
 8014d30:	b2d2      	uxtb	r2, r2
 8014d32:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8014d34:	697b      	ldr	r3, [r7, #20]
 8014d36:	0e1a      	lsrs	r2, r3, #24
 8014d38:	69bb      	ldr	r3, [r7, #24]
 8014d3a:	330d      	adds	r3, #13
 8014d3c:	b2d2      	uxtb	r2, r2
 8014d3e:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8014d40:	69bb      	ldr	r3, [r7, #24]
 8014d42:	330e      	adds	r3, #14
 8014d44:	2200      	movs	r2, #0
 8014d46:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8014d48:	69bb      	ldr	r3, [r7, #24]
 8014d4a:	330f      	adds	r3, #15
 8014d4c:	88fa      	ldrh	r2, [r7, #6]
 8014d4e:	b2d2      	uxtb	r2, r2
 8014d50:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8014d52:	2300      	movs	r3, #0
}
 8014d54:	4618      	mov	r0, r3
 8014d56:	3708      	adds	r7, #8
 8014d58:	46bd      	mov	sp, r7
 8014d5a:	bc90      	pop	{r4, r7}
 8014d5c:	4770      	bx	lr

08014d5e <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8014d5e:	b590      	push	{r4, r7, lr}
 8014d60:	b08b      	sub	sp, #44	@ 0x2c
 8014d62:	af04      	add	r7, sp, #16
 8014d64:	6078      	str	r0, [r7, #4]
 8014d66:	4608      	mov	r0, r1
 8014d68:	4611      	mov	r1, r2
 8014d6a:	461a      	mov	r2, r3
 8014d6c:	4603      	mov	r3, r0
 8014d6e:	807b      	strh	r3, [r7, #2]
 8014d70:	460b      	mov	r3, r1
 8014d72:	707b      	strb	r3, [r7, #1]
 8014d74:	4613      	mov	r3, r2
 8014d76:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d002      	beq.n	8014d84 <ComputeCmacB0+0x26>
 8014d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d80:	2b00      	cmp	r3, #0
 8014d82:	d101      	bne.n	8014d88 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014d84:	2309      	movs	r3, #9
 8014d86:	e024      	b.n	8014dd2 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8014d88:	887b      	ldrh	r3, [r7, #2]
 8014d8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014d8e:	d901      	bls.n	8014d94 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8014d90:	230d      	movs	r3, #13
 8014d92:	e01e      	b.n	8014dd2 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8014d94:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8014d98:	783a      	ldrb	r2, [r7, #0]
 8014d9a:	7879      	ldrb	r1, [r7, #1]
 8014d9c:	8878      	ldrh	r0, [r7, #2]
 8014d9e:	f107 0308 	add.w	r3, r7, #8
 8014da2:	9302      	str	r3, [sp, #8]
 8014da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014da6:	9301      	str	r3, [sp, #4]
 8014da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014daa:	9300      	str	r3, [sp, #0]
 8014dac:	4623      	mov	r3, r4
 8014dae:	f7ff ff6e 	bl	8014c8e <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8014db2:	887a      	ldrh	r2, [r7, #2]
 8014db4:	7879      	ldrb	r1, [r7, #1]
 8014db6:	f107 0008 	add.w	r0, r7, #8
 8014dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014dbc:	9300      	str	r3, [sp, #0]
 8014dbe:	460b      	mov	r3, r1
 8014dc0:	6879      	ldr	r1, [r7, #4]
 8014dc2:	f7f8 f8b5 	bl	800cf30 <SecureElementComputeAesCmac>
 8014dc6:	4603      	mov	r3, r0
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	d001      	beq.n	8014dd0 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014dcc:	230e      	movs	r3, #14
 8014dce:	e000      	b.n	8014dd2 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014dd0:	2300      	movs	r3, #0
}
 8014dd2:	4618      	mov	r0, r3
 8014dd4:	371c      	adds	r7, #28
 8014dd6:	46bd      	mov	sp, r7
 8014dd8:	bd90      	pop	{r4, r7, pc}

08014dda <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8014dda:	b590      	push	{r4, r7, lr}
 8014ddc:	b0cd      	sub	sp, #308	@ 0x134
 8014dde:	af04      	add	r7, sp, #16
 8014de0:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8014de4:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8014de8:	6020      	str	r0, [r4, #0]
 8014dea:	460c      	mov	r4, r1
 8014dec:	4610      	mov	r0, r2
 8014dee:	4619      	mov	r1, r3
 8014df0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014df4:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014df8:	4622      	mov	r2, r4
 8014dfa:	801a      	strh	r2, [r3, #0]
 8014dfc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014e00:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014e04:	4602      	mov	r2, r0
 8014e06:	701a      	strb	r2, [r3, #0]
 8014e08:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014e0c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8014e10:	460a      	mov	r2, r1
 8014e12:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8014e14:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014e18:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8014e1c:	681b      	ldr	r3, [r3, #0]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d101      	bne.n	8014e26 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014e22:	2309      	movs	r3, #9
 8014e24:	e063      	b.n	8014eee <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8014e26:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014e2a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014e2e:	881b      	ldrh	r3, [r3, #0]
 8014e30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014e34:	d901      	bls.n	8014e3a <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8014e36:	230d      	movs	r3, #13
 8014e38:	e059      	b.n	8014eee <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8014e3a:	f107 030c 	add.w	r3, r7, #12
 8014e3e:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8014e42:	2100      	movs	r1, #0
 8014e44:	4618      	mov	r0, r3
 8014e46:	f006 f8dd 	bl	801b004 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8014e4a:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 8014e4e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014e52:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8014e56:	781a      	ldrb	r2, [r3, #0]
 8014e58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014e5c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014e60:	7819      	ldrb	r1, [r3, #0]
 8014e62:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014e66:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014e6a:	8818      	ldrh	r0, [r3, #0]
 8014e6c:	f107 030c 	add.w	r3, r7, #12
 8014e70:	9302      	str	r3, [sp, #8]
 8014e72:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8014e76:	9301      	str	r3, [sp, #4]
 8014e78:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014e7c:	9300      	str	r3, [sp, #0]
 8014e7e:	4623      	mov	r3, r4
 8014e80:	f7ff ff05 	bl	8014c8e <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8014e84:	f107 030c 	add.w	r3, r7, #12
 8014e88:	3310      	adds	r3, #16
 8014e8a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8014e8e:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 8014e92:	8812      	ldrh	r2, [r2, #0]
 8014e94:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8014e98:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8014e9c:	6809      	ldr	r1, [r1, #0]
 8014e9e:	4618      	mov	r0, r3
 8014ea0:	f006 f875 	bl	801af8e <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8014ea4:	2306      	movs	r3, #6
 8014ea6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8014eaa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014eae:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014eb2:	881b      	ldrh	r3, [r3, #0]
 8014eb4:	3310      	adds	r3, #16
 8014eb6:	4619      	mov	r1, r3
 8014eb8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014ebc:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014ec0:	781b      	ldrb	r3, [r3, #0]
 8014ec2:	f107 000c 	add.w	r0, r7, #12
 8014ec6:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8014eca:	f7f8 f84b 	bl	800cf64 <SecureElementVerifyAesCmac>
 8014ece:	4603      	mov	r3, r0
 8014ed0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8014ed4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8014ed8:	2b00      	cmp	r3, #0
 8014eda:	d101      	bne.n	8014ee0 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8014edc:	2300      	movs	r3, #0
 8014ede:	e006      	b.n	8014eee <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8014ee0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8014ee4:	2b01      	cmp	r3, #1
 8014ee6:	d101      	bne.n	8014eec <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8014ee8:	2301      	movs	r3, #1
 8014eea:	e000      	b.n	8014eee <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014eec:	230e      	movs	r3, #14
}
 8014eee:	4618      	mov	r0, r3
 8014ef0:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8014ef4:	46bd      	mov	sp, r7
 8014ef6:	bd90      	pop	{r4, r7, pc}

08014ef8 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8014ef8:	b480      	push	{r7}
 8014efa:	b085      	sub	sp, #20
 8014efc:	af00      	add	r7, sp, #0
 8014efe:	4603      	mov	r3, r0
 8014f00:	6039      	str	r1, [r7, #0]
 8014f02:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8014f04:	2300      	movs	r3, #0
 8014f06:	73fb      	strb	r3, [r7, #15]
 8014f08:	e011      	b.n	8014f2e <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8014f0a:	7bfb      	ldrb	r3, [r7, #15]
 8014f0c:	4a0c      	ldr	r2, [pc, #48]	@ (8014f40 <GetKeyAddrItem+0x48>)
 8014f0e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8014f12:	79fa      	ldrb	r2, [r7, #7]
 8014f14:	429a      	cmp	r2, r3
 8014f16:	d107      	bne.n	8014f28 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8014f18:	7bfb      	ldrb	r3, [r7, #15]
 8014f1a:	009b      	lsls	r3, r3, #2
 8014f1c:	4a08      	ldr	r2, [pc, #32]	@ (8014f40 <GetKeyAddrItem+0x48>)
 8014f1e:	441a      	add	r2, r3
 8014f20:	683b      	ldr	r3, [r7, #0]
 8014f22:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8014f24:	2300      	movs	r3, #0
 8014f26:	e006      	b.n	8014f36 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8014f28:	7bfb      	ldrb	r3, [r7, #15]
 8014f2a:	3301      	adds	r3, #1
 8014f2c:	73fb      	strb	r3, [r7, #15]
 8014f2e:	7bfb      	ldrb	r3, [r7, #15]
 8014f30:	2b01      	cmp	r3, #1
 8014f32:	d9ea      	bls.n	8014f0a <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8014f34:	230b      	movs	r3, #11
}
 8014f36:	4618      	mov	r0, r3
 8014f38:	3714      	adds	r7, #20
 8014f3a:	46bd      	mov	sp, r7
 8014f3c:	bc80      	pop	{r7}
 8014f3e:	4770      	bx	lr
 8014f40:	20000124 	.word	0x20000124

08014f44 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 8014f44:	b580      	push	{r7, lr}
 8014f46:	b088      	sub	sp, #32
 8014f48:	af00      	add	r7, sp, #0
 8014f4a:	60b9      	str	r1, [r7, #8]
 8014f4c:	607a      	str	r2, [r7, #4]
 8014f4e:	461a      	mov	r2, r3
 8014f50:	4603      	mov	r3, r0
 8014f52:	73fb      	strb	r3, [r7, #15]
 8014f54:	4613      	mov	r3, r2
 8014f56:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8014f58:	2300      	movs	r3, #0
 8014f5a:	613b      	str	r3, [r7, #16]
 8014f5c:	f107 0314 	add.w	r3, r7, #20
 8014f60:	2200      	movs	r2, #0
 8014f62:	601a      	str	r2, [r3, #0]
 8014f64:	605a      	str	r2, [r3, #4]
 8014f66:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8014f68:	7bfb      	ldrb	r3, [r7, #15]
 8014f6a:	2b08      	cmp	r3, #8
 8014f6c:	d002      	beq.n	8014f74 <DeriveSessionKey10x+0x30>
 8014f6e:	2b09      	cmp	r3, #9
 8014f70:	d003      	beq.n	8014f7a <DeriveSessionKey10x+0x36>
 8014f72:	e005      	b.n	8014f80 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 8014f74:	2301      	movs	r3, #1
 8014f76:	743b      	strb	r3, [r7, #16]
            break;
 8014f78:	e004      	b.n	8014f84 <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8014f7a:	2302      	movs	r3, #2
 8014f7c:	743b      	strb	r3, [r7, #16]
            break;
 8014f7e:	e001      	b.n	8014f84 <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014f80:	230a      	movs	r3, #10
 8014f82:	e02a      	b.n	8014fda <DeriveSessionKey10x+0x96>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8014f84:	68bb      	ldr	r3, [r7, #8]
 8014f86:	b2db      	uxtb	r3, r3
 8014f88:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8014f8a:	68bb      	ldr	r3, [r7, #8]
 8014f8c:	0a1b      	lsrs	r3, r3, #8
 8014f8e:	b2db      	uxtb	r3, r3
 8014f90:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 8014f92:	68bb      	ldr	r3, [r7, #8]
 8014f94:	0c1b      	lsrs	r3, r3, #16
 8014f96:	b2db      	uxtb	r3, r3
 8014f98:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	b2db      	uxtb	r3, r3
 8014f9e:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	0a1b      	lsrs	r3, r3, #8
 8014fa4:	b2db      	uxtb	r3, r3
 8014fa6:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	0c1b      	lsrs	r3, r3, #16
 8014fac:	b2db      	uxtb	r3, r3
 8014fae:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8014fb0:	89bb      	ldrh	r3, [r7, #12]
 8014fb2:	b2db      	uxtb	r3, r3
 8014fb4:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8014fb6:	89bb      	ldrh	r3, [r7, #12]
 8014fb8:	0a1b      	lsrs	r3, r3, #8
 8014fba:	b29b      	uxth	r3, r3
 8014fbc:	b2db      	uxtb	r3, r3
 8014fbe:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8014fc0:	7bfa      	ldrb	r2, [r7, #15]
 8014fc2:	f107 0310 	add.w	r3, r7, #16
 8014fc6:	2101      	movs	r1, #1
 8014fc8:	4618      	mov	r0, r3
 8014fca:	f7f8 f877 	bl	800d0bc <SecureElementDeriveAndStoreKey>
 8014fce:	4603      	mov	r3, r0
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d001      	beq.n	8014fd8 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014fd4:	230e      	movs	r3, #14
 8014fd6:	e000      	b.n	8014fda <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014fd8:	2300      	movs	r3, #0
}
 8014fda:	4618      	mov	r0, r3
 8014fdc:	3720      	adds	r7, #32
 8014fde:	46bd      	mov	sp, r7
 8014fe0:	bd80      	pop	{r7, pc}
	...

08014fe4 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8014fe4:	b480      	push	{r7}
 8014fe6:	b083      	sub	sp, #12
 8014fe8:	af00      	add	r7, sp, #0
 8014fea:	4603      	mov	r3, r0
 8014fec:	6039      	str	r1, [r7, #0]
 8014fee:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8014ff0:	683b      	ldr	r3, [r7, #0]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d101      	bne.n	8014ffa <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014ff6:	2309      	movs	r3, #9
 8014ff8:	e029      	b.n	801504e <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 8014ffa:	79fb      	ldrb	r3, [r7, #7]
 8014ffc:	3b01      	subs	r3, #1
 8014ffe:	2b03      	cmp	r3, #3
 8015000:	d822      	bhi.n	8015048 <GetLastFcntDown+0x64>
 8015002:	a201      	add	r2, pc, #4	@ (adr r2, 8015008 <GetLastFcntDown+0x24>)
 8015004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015008:	08015019 	.word	0x08015019
 801500c:	08015025 	.word	0x08015025
 8015010:	08015031 	.word	0x08015031
 8015014:	0801503d 	.word	0x0801503d
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8015018:	4b0f      	ldr	r3, [pc, #60]	@ (8015058 <GetLastFcntDown+0x74>)
 801501a:	681b      	ldr	r3, [r3, #0]
 801501c:	691a      	ldr	r2, [r3, #16]
 801501e:	683b      	ldr	r3, [r7, #0]
 8015020:	601a      	str	r2, [r3, #0]
            break;
 8015022:	e013      	b.n	801504c <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8015024:	4b0c      	ldr	r3, [pc, #48]	@ (8015058 <GetLastFcntDown+0x74>)
 8015026:	681b      	ldr	r3, [r3, #0]
 8015028:	695a      	ldr	r2, [r3, #20]
 801502a:	683b      	ldr	r3, [r7, #0]
 801502c:	601a      	str	r2, [r3, #0]
            break;
 801502e:	e00d      	b.n	801504c <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 8015030:	4b09      	ldr	r3, [pc, #36]	@ (8015058 <GetLastFcntDown+0x74>)
 8015032:	681b      	ldr	r3, [r3, #0]
 8015034:	699a      	ldr	r2, [r3, #24]
 8015036:	683b      	ldr	r3, [r7, #0]
 8015038:	601a      	str	r2, [r3, #0]
            break;
 801503a:	e007      	b.n	801504c <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 801503c:	4b06      	ldr	r3, [pc, #24]	@ (8015058 <GetLastFcntDown+0x74>)
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	69da      	ldr	r2, [r3, #28]
 8015042:	683b      	ldr	r3, [r7, #0]
 8015044:	601a      	str	r2, [r3, #0]
            break;
 8015046:	e001      	b.n	801504c <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8015048:	2305      	movs	r3, #5
 801504a:	e000      	b.n	801504e <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801504c:	2300      	movs	r3, #0
}
 801504e:	4618      	mov	r0, r3
 8015050:	370c      	adds	r7, #12
 8015052:	46bd      	mov	sp, r7
 8015054:	bc80      	pop	{r7}
 8015056:	4770      	bx	lr
 8015058:	20001f8c 	.word	0x20001f8c

0801505c <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 801505c:	b580      	push	{r7, lr}
 801505e:	b084      	sub	sp, #16
 8015060:	af00      	add	r7, sp, #0
 8015062:	4603      	mov	r3, r0
 8015064:	6039      	str	r1, [r7, #0]
 8015066:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8015068:	2300      	movs	r3, #0
 801506a:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 801506c:	f107 020c 	add.w	r2, r7, #12
 8015070:	79fb      	ldrb	r3, [r7, #7]
 8015072:	4611      	mov	r1, r2
 8015074:	4618      	mov	r0, r3
 8015076:	f7ff ffb5 	bl	8014fe4 <GetLastFcntDown>
 801507a:	4603      	mov	r3, r0
 801507c:	2b00      	cmp	r3, #0
 801507e:	d001      	beq.n	8015084 <CheckFCntDown+0x28>
    {
        return false;
 8015080:	2300      	movs	r3, #0
 8015082:	e00a      	b.n	801509a <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8015084:	68fb      	ldr	r3, [r7, #12]
 8015086:	683a      	ldr	r2, [r7, #0]
 8015088:	429a      	cmp	r2, r3
 801508a:	d803      	bhi.n	8015094 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 801508c:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 801508e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015092:	d101      	bne.n	8015098 <CheckFCntDown+0x3c>
    {
        return true;
 8015094:	2301      	movs	r3, #1
 8015096:	e000      	b.n	801509a <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8015098:	2300      	movs	r3, #0
    }
}
 801509a:	4618      	mov	r0, r3
 801509c:	3710      	adds	r7, #16
 801509e:	46bd      	mov	sp, r7
 80150a0:	bd80      	pop	{r7, pc}
	...

080150a4 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80150a4:	b480      	push	{r7}
 80150a6:	b083      	sub	sp, #12
 80150a8:	af00      	add	r7, sp, #0
 80150aa:	4603      	mov	r3, r0
 80150ac:	6039      	str	r1, [r7, #0]
 80150ae:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 80150b0:	79fb      	ldrb	r3, [r7, #7]
 80150b2:	3b01      	subs	r3, #1
 80150b4:	2b03      	cmp	r3, #3
 80150b6:	d82b      	bhi.n	8015110 <UpdateFCntDown+0x6c>
 80150b8:	a201      	add	r2, pc, #4	@ (adr r2, 80150c0 <UpdateFCntDown+0x1c>)
 80150ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80150be:	bf00      	nop
 80150c0:	080150d1 	.word	0x080150d1
 80150c4:	080150e3 	.word	0x080150e3
 80150c8:	080150f5 	.word	0x080150f5
 80150cc:	08015107 	.word	0x08015107
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 80150d0:	4b12      	ldr	r3, [pc, #72]	@ (801511c <UpdateFCntDown+0x78>)
 80150d2:	681b      	ldr	r3, [r3, #0]
 80150d4:	683a      	ldr	r2, [r7, #0]
 80150d6:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 80150d8:	4b10      	ldr	r3, [pc, #64]	@ (801511c <UpdateFCntDown+0x78>)
 80150da:	681b      	ldr	r3, [r3, #0]
 80150dc:	683a      	ldr	r2, [r7, #0]
 80150de:	621a      	str	r2, [r3, #32]
            break;
 80150e0:	e017      	b.n	8015112 <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 80150e2:	4b0e      	ldr	r3, [pc, #56]	@ (801511c <UpdateFCntDown+0x78>)
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	683a      	ldr	r2, [r7, #0]
 80150e8:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 80150ea:	4b0c      	ldr	r3, [pc, #48]	@ (801511c <UpdateFCntDown+0x78>)
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	683a      	ldr	r2, [r7, #0]
 80150f0:	621a      	str	r2, [r3, #32]
            break;
 80150f2:	e00e      	b.n	8015112 <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 80150f4:	4b09      	ldr	r3, [pc, #36]	@ (801511c <UpdateFCntDown+0x78>)
 80150f6:	681b      	ldr	r3, [r3, #0]
 80150f8:	683a      	ldr	r2, [r7, #0]
 80150fa:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 80150fc:	4b07      	ldr	r3, [pc, #28]	@ (801511c <UpdateFCntDown+0x78>)
 80150fe:	681b      	ldr	r3, [r3, #0]
 8015100:	683a      	ldr	r2, [r7, #0]
 8015102:	621a      	str	r2, [r3, #32]
            break;
 8015104:	e005      	b.n	8015112 <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 8015106:	4b05      	ldr	r3, [pc, #20]	@ (801511c <UpdateFCntDown+0x78>)
 8015108:	681b      	ldr	r3, [r3, #0]
 801510a:	683a      	ldr	r2, [r7, #0]
 801510c:	61da      	str	r2, [r3, #28]
            break;
 801510e:	e000      	b.n	8015112 <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8015110:	bf00      	nop
    }
}
 8015112:	bf00      	nop
 8015114:	370c      	adds	r7, #12
 8015116:	46bd      	mov	sp, r7
 8015118:	bc80      	pop	{r7}
 801511a:	4770      	bx	lr
 801511c:	20001f8c 	.word	0x20001f8c

08015120 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8015120:	b480      	push	{r7}
 8015122:	b083      	sub	sp, #12
 8015124:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8015126:	4b18      	ldr	r3, [pc, #96]	@ (8015188 <ResetFCnts+0x68>)
 8015128:	681b      	ldr	r3, [r3, #0]
 801512a:	2200      	movs	r2, #0
 801512c:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 801512e:	4b16      	ldr	r3, [pc, #88]	@ (8015188 <ResetFCnts+0x68>)
 8015130:	681b      	ldr	r3, [r3, #0]
 8015132:	f04f 32ff 	mov.w	r2, #4294967295
 8015136:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015138:	4b13      	ldr	r3, [pc, #76]	@ (8015188 <ResetFCnts+0x68>)
 801513a:	681b      	ldr	r3, [r3, #0]
 801513c:	f04f 32ff 	mov.w	r2, #4294967295
 8015140:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015142:	4b11      	ldr	r3, [pc, #68]	@ (8015188 <ResetFCnts+0x68>)
 8015144:	681b      	ldr	r3, [r3, #0]
 8015146:	f04f 32ff 	mov.w	r2, #4294967295
 801514a:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 801514c:	4b0e      	ldr	r3, [pc, #56]	@ (8015188 <ResetFCnts+0x68>)
 801514e:	681a      	ldr	r2, [r3, #0]
 8015150:	4b0d      	ldr	r3, [pc, #52]	@ (8015188 <ResetFCnts+0x68>)
 8015152:	681b      	ldr	r3, [r3, #0]
 8015154:	6992      	ldr	r2, [r2, #24]
 8015156:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015158:	2300      	movs	r3, #0
 801515a:	607b      	str	r3, [r7, #4]
 801515c:	e00b      	b.n	8015176 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 801515e:	4b0a      	ldr	r3, [pc, #40]	@ (8015188 <ResetFCnts+0x68>)
 8015160:	681a      	ldr	r2, [r3, #0]
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	3306      	adds	r3, #6
 8015166:	009b      	lsls	r3, r3, #2
 8015168:	4413      	add	r3, r2
 801516a:	f04f 32ff 	mov.w	r2, #4294967295
 801516e:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	3301      	adds	r3, #1
 8015174:	607b      	str	r3, [r7, #4]
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	2b00      	cmp	r3, #0
 801517a:	ddf0      	ble.n	801515e <ResetFCnts+0x3e>
    }
}
 801517c:	bf00      	nop
 801517e:	bf00      	nop
 8015180:	370c      	adds	r7, #12
 8015182:	46bd      	mov	sp, r7
 8015184:	bc80      	pop	{r7}
 8015186:	4770      	bx	lr
 8015188:	20001f8c 	.word	0x20001f8c

0801518c <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 801518c:	b480      	push	{r7}
 801518e:	b083      	sub	sp, #12
 8015190:	af00      	add	r7, sp, #0
 8015192:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 8015194:	4b06      	ldr	r3, [pc, #24]	@ (80151b0 <IsJoinNonce10xOk+0x24>)
 8015196:	681b      	ldr	r3, [r3, #0]
 8015198:	689b      	ldr	r3, [r3, #8]
 801519a:	687a      	ldr	r2, [r7, #4]
 801519c:	429a      	cmp	r2, r3
 801519e:	bf8c      	ite	hi
 80151a0:	2301      	movhi	r3, #1
 80151a2:	2300      	movls	r3, #0
 80151a4:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 80151a6:	4618      	mov	r0, r3
 80151a8:	370c      	adds	r7, #12
 80151aa:	46bd      	mov	sp, r7
 80151ac:	bc80      	pop	{r7}
 80151ae:	4770      	bx	lr
 80151b0:	20001f8c 	.word	0x20001f8c

080151b4 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 80151b4:	b580      	push	{r7, lr}
 80151b6:	b082      	sub	sp, #8
 80151b8:	af00      	add	r7, sp, #0
 80151ba:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	2b00      	cmp	r3, #0
 80151c0:	d101      	bne.n	80151c6 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 80151c2:	2308      	movs	r3, #8
 80151c4:	e01c      	b.n	8015200 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 80151c6:	4a10      	ldr	r2, [pc, #64]	@ (8015208 <LoRaMacCryptoInit+0x54>)
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 80151cc:	4b0e      	ldr	r3, [pc, #56]	@ (8015208 <LoRaMacCryptoInit+0x54>)
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	2228      	movs	r2, #40	@ 0x28
 80151d2:	2100      	movs	r1, #0
 80151d4:	4618      	mov	r0, r3
 80151d6:	f005 ff15 	bl	801b004 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 80151da:	4b0b      	ldr	r3, [pc, #44]	@ (8015208 <LoRaMacCryptoInit+0x54>)
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	2201      	movs	r2, #1
 80151e0:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 80151e2:	4b09      	ldr	r3, [pc, #36]	@ (8015208 <LoRaMacCryptoInit+0x54>)
 80151e4:	681b      	ldr	r3, [r3, #0]
 80151e6:	2201      	movs	r2, #1
 80151e8:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 80151ea:	4b07      	ldr	r3, [pc, #28]	@ (8015208 <LoRaMacCryptoInit+0x54>)
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	2201      	movs	r2, #1
 80151f0:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 80151f2:	4b05      	ldr	r3, [pc, #20]	@ (8015208 <LoRaMacCryptoInit+0x54>)
 80151f4:	681b      	ldr	r3, [r3, #0]
 80151f6:	2200      	movs	r2, #0
 80151f8:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 80151fa:	f7ff ff91 	bl	8015120 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 80151fe:	2300      	movs	r3, #0
}
 8015200:	4618      	mov	r0, r3
 8015202:	3708      	adds	r7, #8
 8015204:	46bd      	mov	sp, r7
 8015206:	bd80      	pop	{r7, pc}
 8015208:	20001f8c 	.word	0x20001f8c

0801520c <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 801520c:	b480      	push	{r7}
 801520e:	b083      	sub	sp, #12
 8015210:	af00      	add	r7, sp, #0
 8015212:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8015214:	4b04      	ldr	r3, [pc, #16]	@ (8015228 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8015216:	681b      	ldr	r3, [r3, #0]
 8015218:	687a      	ldr	r2, [r7, #4]
 801521a:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 801521c:	2300      	movs	r3, #0
}
 801521e:	4618      	mov	r0, r3
 8015220:	370c      	adds	r7, #12
 8015222:	46bd      	mov	sp, r7
 8015224:	bc80      	pop	{r7}
 8015226:	4770      	bx	lr
 8015228:	20001f8c 	.word	0x20001f8c

0801522c <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 801522c:	b480      	push	{r7}
 801522e:	b083      	sub	sp, #12
 8015230:	af00      	add	r7, sp, #0
 8015232:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	2b00      	cmp	r3, #0
 8015238:	d101      	bne.n	801523e <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801523a:	2309      	movs	r3, #9
 801523c:	e006      	b.n	801524c <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 801523e:	4b06      	ldr	r3, [pc, #24]	@ (8015258 <LoRaMacCryptoGetFCntUp+0x2c>)
 8015240:	681b      	ldr	r3, [r3, #0]
 8015242:	68db      	ldr	r3, [r3, #12]
 8015244:	1c5a      	adds	r2, r3, #1
 8015246:	687b      	ldr	r3, [r7, #4]
 8015248:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 801524a:	2300      	movs	r3, #0
}
 801524c:	4618      	mov	r0, r3
 801524e:	370c      	adds	r7, #12
 8015250:	46bd      	mov	sp, r7
 8015252:	bc80      	pop	{r7}
 8015254:	4770      	bx	lr
 8015256:	bf00      	nop
 8015258:	20001f8c 	.word	0x20001f8c

0801525c <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 801525c:	b580      	push	{r7, lr}
 801525e:	b088      	sub	sp, #32
 8015260:	af00      	add	r7, sp, #0
 8015262:	4603      	mov	r3, r0
 8015264:	60b9      	str	r1, [r7, #8]
 8015266:	607a      	str	r2, [r7, #4]
 8015268:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 801526a:	2300      	movs	r3, #0
 801526c:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 801526e:	2300      	movs	r3, #0
 8015270:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8015272:	2312      	movs	r3, #18
 8015274:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	2b00      	cmp	r3, #0
 801527a:	d101      	bne.n	8015280 <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801527c:	2309      	movs	r3, #9
 801527e:	e035      	b.n	80152ec <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8015280:	f107 0214 	add.w	r2, r7, #20
 8015284:	7bfb      	ldrb	r3, [r7, #15]
 8015286:	4611      	mov	r1, r2
 8015288:	4618      	mov	r0, r3
 801528a:	f7ff feab 	bl	8014fe4 <GetLastFcntDown>
 801528e:	4603      	mov	r3, r0
 8015290:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8015292:	7efb      	ldrb	r3, [r7, #27]
 8015294:	2b00      	cmp	r3, #0
 8015296:	d001      	beq.n	801529c <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8015298:	7efb      	ldrb	r3, [r7, #27]
 801529a:	e027      	b.n	80152ec <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 801529c:	697b      	ldr	r3, [r7, #20]
 801529e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152a2:	d103      	bne.n	80152ac <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	68ba      	ldr	r2, [r7, #8]
 80152a8:	601a      	str	r2, [r3, #0]
 80152aa:	e01e      	b.n	80152ea <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 80152ac:	697b      	ldr	r3, [r7, #20]
 80152ae:	b29b      	uxth	r3, r3
 80152b0:	68ba      	ldr	r2, [r7, #8]
 80152b2:	1ad3      	subs	r3, r2, r3
 80152b4:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 80152b6:	69fb      	ldr	r3, [r7, #28]
 80152b8:	2b00      	cmp	r3, #0
 80152ba:	dd05      	ble.n	80152c8 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 80152bc:	697a      	ldr	r2, [r7, #20]
 80152be:	69fb      	ldr	r3, [r7, #28]
 80152c0:	441a      	add	r2, r3
 80152c2:	687b      	ldr	r3, [r7, #4]
 80152c4:	601a      	str	r2, [r3, #0]
 80152c6:	e010      	b.n	80152ea <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 80152c8:	69fb      	ldr	r3, [r7, #28]
 80152ca:	2b00      	cmp	r3, #0
 80152cc:	d104      	bne.n	80152d8 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 80152ce:	697a      	ldr	r2, [r7, #20]
 80152d0:	687b      	ldr	r3, [r7, #4]
 80152d2:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 80152d4:	2307      	movs	r3, #7
 80152d6:	e009      	b.n	80152ec <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 80152d8:	697b      	ldr	r3, [r7, #20]
 80152da:	0c1b      	lsrs	r3, r3, #16
 80152dc:	041b      	lsls	r3, r3, #16
 80152de:	68ba      	ldr	r2, [r7, #8]
 80152e0:	4413      	add	r3, r2
 80152e2:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80152ea:	2300      	movs	r3, #0
}
 80152ec:	4618      	mov	r0, r3
 80152ee:	3720      	adds	r7, #32
 80152f0:	46bd      	mov	sp, r7
 80152f2:	bd80      	pop	{r7, pc}

080152f4 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 80152f4:	b480      	push	{r7}
 80152f6:	b085      	sub	sp, #20
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	2b00      	cmp	r3, #0
 8015300:	d101      	bne.n	8015306 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015302:	2309      	movs	r3, #9
 8015304:	e019      	b.n	801533a <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015306:	2300      	movs	r3, #0
 8015308:	60fb      	str	r3, [r7, #12]
 801530a:	e012      	b.n	8015332 <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 801530c:	4b0d      	ldr	r3, [pc, #52]	@ (8015344 <LoRaMacCryptoSetMulticastReference+0x50>)
 801530e:	6819      	ldr	r1, [r3, #0]
 8015310:	68fa      	ldr	r2, [r7, #12]
 8015312:	4613      	mov	r3, r2
 8015314:	005b      	lsls	r3, r3, #1
 8015316:	4413      	add	r3, r2
 8015318:	011b      	lsls	r3, r3, #4
 801531a:	461a      	mov	r2, r3
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	4413      	add	r3, r2
 8015320:	68fa      	ldr	r2, [r7, #12]
 8015322:	3206      	adds	r2, #6
 8015324:	0092      	lsls	r2, r2, #2
 8015326:	440a      	add	r2, r1
 8015328:	3204      	adds	r2, #4
 801532a:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801532c:	68fb      	ldr	r3, [r7, #12]
 801532e:	3301      	adds	r3, #1
 8015330:	60fb      	str	r3, [r7, #12]
 8015332:	68fb      	ldr	r3, [r7, #12]
 8015334:	2b00      	cmp	r3, #0
 8015336:	dde9      	ble.n	801530c <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015338:	2300      	movs	r3, #0
}
 801533a:	4618      	mov	r0, r3
 801533c:	3714      	adds	r7, #20
 801533e:	46bd      	mov	sp, r7
 8015340:	bc80      	pop	{r7}
 8015342:	4770      	bx	lr
 8015344:	20001f8c 	.word	0x20001f8c

08015348 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8015348:	b580      	push	{r7, lr}
 801534a:	b082      	sub	sp, #8
 801534c:	af00      	add	r7, sp, #0
 801534e:	4603      	mov	r3, r0
 8015350:	6039      	str	r1, [r7, #0]
 8015352:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8015354:	79fb      	ldrb	r3, [r7, #7]
 8015356:	6839      	ldr	r1, [r7, #0]
 8015358:	4618      	mov	r0, r3
 801535a:	f7f7 fd8b 	bl	800ce74 <SecureElementSetKey>
 801535e:	4603      	mov	r3, r0
 8015360:	2b00      	cmp	r3, #0
 8015362:	d001      	beq.n	8015368 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015364:	230e      	movs	r3, #14
 8015366:	e021      	b.n	80153ac <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 8015368:	79fb      	ldrb	r3, [r7, #7]
 801536a:	2b00      	cmp	r3, #0
 801536c:	d11d      	bne.n	80153aa <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801536e:	4b11      	ldr	r3, [pc, #68]	@ (80153b4 <LoRaMacCryptoSetKey+0x6c>)
 8015370:	681b      	ldr	r3, [r3, #0]
 8015372:	789b      	ldrb	r3, [r3, #2]
 8015374:	210b      	movs	r1, #11
 8015376:	4618      	mov	r0, r3
 8015378:	f000 fa56 	bl	8015828 <LoRaMacCryptoDeriveLifeTimeKey>
 801537c:	4603      	mov	r3, r0
 801537e:	2b00      	cmp	r3, #0
 8015380:	d001      	beq.n	8015386 <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015382:	230e      	movs	r3, #14
 8015384:	e012      	b.n	80153ac <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8015386:	210c      	movs	r1, #12
 8015388:	2000      	movs	r0, #0
 801538a:	f000 fa4d 	bl	8015828 <LoRaMacCryptoDeriveLifeTimeKey>
 801538e:	4603      	mov	r3, r0
 8015390:	2b00      	cmp	r3, #0
 8015392:	d001      	beq.n	8015398 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015394:	230e      	movs	r3, #14
 8015396:	e009      	b.n	80153ac <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8015398:	210a      	movs	r1, #10
 801539a:	2000      	movs	r0, #0
 801539c:	f000 fa44 	bl	8015828 <LoRaMacCryptoDeriveLifeTimeKey>
 80153a0:	4603      	mov	r3, r0
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d001      	beq.n	80153aa <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80153a6:	230e      	movs	r3, #14
 80153a8:	e000      	b.n	80153ac <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80153aa:	2300      	movs	r3, #0
}
 80153ac:	4618      	mov	r0, r3
 80153ae:	3708      	adds	r7, #8
 80153b0:	46bd      	mov	sp, r7
 80153b2:	bd80      	pop	{r7, pc}
 80153b4:	20001f8c 	.word	0x20001f8c

080153b8 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80153b8:	b580      	push	{r7, lr}
 80153ba:	b086      	sub	sp, #24
 80153bc:	af02      	add	r7, sp, #8
 80153be:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	2b00      	cmp	r3, #0
 80153c4:	d101      	bne.n	80153ca <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80153c6:	2309      	movs	r3, #9
 80153c8:	e02d      	b.n	8015426 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 80153ca:	2301      	movs	r3, #1
 80153cc:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 80153ce:	4b18      	ldr	r3, [pc, #96]	@ (8015430 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 80153d0:	681b      	ldr	r3, [r3, #0]
 80153d2:	889a      	ldrh	r2, [r3, #4]
 80153d4:	3201      	adds	r2, #1
 80153d6:	b292      	uxth	r2, r2
 80153d8:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 80153da:	4b15      	ldr	r3, [pc, #84]	@ (8015430 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 80153dc:	681b      	ldr	r3, [r3, #0]
 80153de:	889a      	ldrh	r2, [r3, #4]
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80153e4:	6878      	ldr	r0, [r7, #4]
 80153e6:	f000 fc17 	bl	8015c18 <LoRaMacSerializerJoinRequest>
 80153ea:	4603      	mov	r3, r0
 80153ec:	2b00      	cmp	r3, #0
 80153ee:	d001      	beq.n	80153f4 <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80153f0:	2310      	movs	r3, #16
 80153f2:	e018      	b.n	8015426 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	6819      	ldr	r1, [r3, #0]
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	3318      	adds	r3, #24
 80153fc:	7bfa      	ldrb	r2, [r7, #15]
 80153fe:	9300      	str	r3, [sp, #0]
 8015400:	4613      	mov	r3, r2
 8015402:	2213      	movs	r2, #19
 8015404:	2000      	movs	r0, #0
 8015406:	f7f7 fd93 	bl	800cf30 <SecureElementComputeAesCmac>
 801540a:	4603      	mov	r3, r0
 801540c:	2b00      	cmp	r3, #0
 801540e:	d001      	beq.n	8015414 <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015410:	230e      	movs	r3, #14
 8015412:	e008      	b.n	8015426 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015414:	6878      	ldr	r0, [r7, #4]
 8015416:	f000 fbff 	bl	8015c18 <LoRaMacSerializerJoinRequest>
 801541a:	4603      	mov	r3, r0
 801541c:	2b00      	cmp	r3, #0
 801541e:	d001      	beq.n	8015424 <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015420:	2310      	movs	r3, #16
 8015422:	e000      	b.n	8015426 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015424:	2300      	movs	r3, #0
}
 8015426:	4618      	mov	r0, r3
 8015428:	3710      	adds	r7, #16
 801542a:	46bd      	mov	sp, r7
 801542c:	bd80      	pop	{r7, pc}
 801542e:	bf00      	nop
 8015430:	20001f8c 	.word	0x20001f8c

08015434 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8015434:	b590      	push	{r4, r7, lr}
 8015436:	b097      	sub	sp, #92	@ 0x5c
 8015438:	af04      	add	r7, sp, #16
 801543a:	4603      	mov	r3, r0
 801543c:	60b9      	str	r1, [r7, #8]
 801543e:	607a      	str	r2, [r7, #4]
 8015440:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	2b00      	cmp	r3, #0
 8015446:	d002      	beq.n	801544e <LoRaMacCryptoHandleJoinAccept+0x1a>
 8015448:	68bb      	ldr	r3, [r7, #8]
 801544a:	2b00      	cmp	r3, #0
 801544c:	d101      	bne.n	8015452 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801544e:	2309      	movs	r3, #9
 8015450:	e0d3      	b.n	80155fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8015452:	2312      	movs	r3, #18
 8015454:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8015458:	2300      	movs	r3, #0
 801545a:	617b      	str	r3, [r7, #20]
 801545c:	f107 0318 	add.w	r3, r7, #24
 8015460:	221d      	movs	r2, #29
 8015462:	2100      	movs	r1, #0
 8015464:	4618      	mov	r0, r3
 8015466:	f00b faf4 	bl	8020a52 <memset>
    uint8_t versionMinor         = 0;
 801546a:	2300      	movs	r3, #0
 801546c:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 801546e:	4b65      	ldr	r3, [pc, #404]	@ (8015604 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8015470:	681b      	ldr	r3, [r3, #0]
 8015472:	889b      	ldrh	r3, [r3, #4]
 8015474:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	681c      	ldr	r4, [r3, #0]
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	791b      	ldrb	r3, [r3, #4]
 8015480:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8015484:	7bf8      	ldrb	r0, [r7, #15]
 8015486:	f107 0213 	add.w	r2, r7, #19
 801548a:	9202      	str	r2, [sp, #8]
 801548c:	f107 0214 	add.w	r2, r7, #20
 8015490:	9201      	str	r2, [sp, #4]
 8015492:	9300      	str	r3, [sp, #0]
 8015494:	4623      	mov	r3, r4
 8015496:	460a      	mov	r2, r1
 8015498:	68b9      	ldr	r1, [r7, #8]
 801549a:	f7f7 fe4f 	bl	800d13c <SecureElementProcessJoinAccept>
 801549e:	4603      	mov	r3, r0
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	d001      	beq.n	80154a8 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80154a4:	230e      	movs	r3, #14
 80154a6:	e0a8      	b.n	80155fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	6818      	ldr	r0, [r3, #0]
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	791b      	ldrb	r3, [r3, #4]
 80154b0:	461a      	mov	r2, r3
 80154b2:	f107 0314 	add.w	r3, r7, #20
 80154b6:	4619      	mov	r1, r3
 80154b8:	f005 fd69 	bl	801af8e <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80154bc:	6878      	ldr	r0, [r7, #4]
 80154be:	f000 f9ee 	bl	801589e <LoRaMacParserJoinAccept>
 80154c2:	4603      	mov	r3, r0
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	d001      	beq.n	80154cc <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80154c8:	230f      	movs	r3, #15
 80154ca:	e096      	b.n	80155fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 80154cc:	2300      	movs	r3, #0
 80154ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	799b      	ldrb	r3, [r3, #6]
 80154d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	79db      	ldrb	r3, [r3, #7]
 80154dc:	021b      	lsls	r3, r3, #8
 80154de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80154e0:	4313      	orrs	r3, r2
 80154e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	7a1b      	ldrb	r3, [r3, #8]
 80154e8:	041b      	lsls	r3, r3, #16
 80154ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80154ec:	4313      	orrs	r3, r2
 80154ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 80154f0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80154f2:	f7ff fe4b 	bl	801518c <IsJoinNonce10xOk>
 80154f6:	4603      	mov	r3, r0
 80154f8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 80154fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8015500:	2b00      	cmp	r3, #0
 8015502:	d010      	beq.n	8015526 <LoRaMacCryptoHandleJoinAccept+0xf2>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8015504:	4b3f      	ldr	r3, [pc, #252]	@ (8015604 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8015506:	681b      	ldr	r3, [r3, #0]
 8015508:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801550a:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 801550c:	7cfb      	ldrb	r3, [r7, #19]
 801550e:	210b      	movs	r1, #11
 8015510:	4618      	mov	r0, r3
 8015512:	f000 f989 	bl	8015828 <LoRaMacCryptoDeriveLifeTimeKey>
 8015516:	4603      	mov	r3, r0
 8015518:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801551c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015520:	2b00      	cmp	r3, #0
 8015522:	d005      	beq.n	8015530 <LoRaMacCryptoHandleJoinAccept+0xfc>
 8015524:	e001      	b.n	801552a <LoRaMacCryptoHandleJoinAccept+0xf6>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8015526:	2303      	movs	r3, #3
 8015528:	e067      	b.n	80155fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        return retval;
 801552a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801552e:	e064      	b.n	80155fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 8015530:	210c      	movs	r1, #12
 8015532:	2000      	movs	r0, #0
 8015534:	f000 f978 	bl	8015828 <LoRaMacCryptoDeriveLifeTimeKey>
 8015538:	4603      	mov	r3, r0
 801553a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801553e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015542:	2b00      	cmp	r3, #0
 8015544:	d002      	beq.n	801554c <LoRaMacCryptoHandleJoinAccept+0x118>
    {
        return retval;
 8015546:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801554a:	e056      	b.n	80155fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 801554c:	210a      	movs	r1, #10
 801554e:	2000      	movs	r0, #0
 8015550:	f000 f96a 	bl	8015828 <LoRaMacCryptoDeriveLifeTimeKey>
 8015554:	4603      	mov	r3, r0
 8015556:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801555a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801555e:	2b00      	cmp	r3, #0
 8015560:	d002      	beq.n	8015568 <LoRaMacCryptoHandleJoinAccept+0x134>
    {
        return retval;
 8015562:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015566:	e048      	b.n	80155fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	7a5b      	ldrb	r3, [r3, #9]
 801556c:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	7a9b      	ldrb	r3, [r3, #10]
 8015572:	021b      	lsls	r3, r3, #8
 8015574:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015576:	4313      	orrs	r3, r2
 8015578:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	7adb      	ldrb	r3, [r3, #11]
 801557e:	041b      	lsls	r3, r3, #16
 8015580:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015582:	4313      	orrs	r3, r2
 8015584:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8015586:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801558a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801558c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801558e:	2009      	movs	r0, #9
 8015590:	f7ff fcd8 	bl	8014f44 <DeriveSessionKey10x>
 8015594:	4603      	mov	r3, r0
 8015596:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801559a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801559e:	2b00      	cmp	r3, #0
 80155a0:	d002      	beq.n	80155a8 <LoRaMacCryptoHandleJoinAccept+0x174>
        {
            return retval;
 80155a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80155a6:	e028      	b.n	80155fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 80155a8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80155ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80155ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80155b0:	2008      	movs	r0, #8
 80155b2:	f7ff fcc7 	bl	8014f44 <DeriveSessionKey10x>
 80155b6:	4603      	mov	r3, r0
 80155b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80155bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	d002      	beq.n	80155ca <LoRaMacCryptoHandleJoinAccept+0x196>
        {
            return retval;
 80155c4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80155c8:	e017      	b.n	80155fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 80155ca:	4b0e      	ldr	r3, [pc, #56]	@ (8015604 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80155cc:	681b      	ldr	r3, [r3, #0]
 80155ce:	7cfa      	ldrb	r2, [r7, #19]
 80155d0:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 80155d2:	4b0c      	ldr	r3, [pc, #48]	@ (8015604 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80155d4:	681b      	ldr	r3, [r3, #0]
 80155d6:	2200      	movs	r2, #0
 80155d8:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 80155da:	4b0a      	ldr	r3, [pc, #40]	@ (8015604 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	f04f 32ff 	mov.w	r2, #4294967295
 80155e2:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80155e4:	4b07      	ldr	r3, [pc, #28]	@ (8015604 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80155e6:	681b      	ldr	r3, [r3, #0]
 80155e8:	f04f 32ff 	mov.w	r2, #4294967295
 80155ec:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80155ee:	4b05      	ldr	r3, [pc, #20]	@ (8015604 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80155f0:	681b      	ldr	r3, [r3, #0]
 80155f2:	f04f 32ff 	mov.w	r2, #4294967295
 80155f6:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 80155f8:	2300      	movs	r3, #0
}
 80155fa:	4618      	mov	r0, r3
 80155fc:	374c      	adds	r7, #76	@ 0x4c
 80155fe:	46bd      	mov	sp, r7
 8015600:	bd90      	pop	{r4, r7, pc}
 8015602:	bf00      	nop
 8015604:	20001f8c 	.word	0x20001f8c

08015608 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8015608:	b590      	push	{r4, r7, lr}
 801560a:	b08b      	sub	sp, #44	@ 0x2c
 801560c:	af04      	add	r7, sp, #16
 801560e:	60f8      	str	r0, [r7, #12]
 8015610:	607b      	str	r3, [r7, #4]
 8015612:	460b      	mov	r3, r1
 8015614:	72fb      	strb	r3, [r7, #11]
 8015616:	4613      	mov	r3, r2
 8015618:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801561a:	2312      	movs	r3, #18
 801561c:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801561e:	2309      	movs	r3, #9
 8015620:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	2b00      	cmp	r3, #0
 8015626:	d101      	bne.n	801562c <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015628:	2309      	movs	r3, #9
 801562a:	e05e      	b.n	80156ea <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 801562c:	4b31      	ldr	r3, [pc, #196]	@ (80156f4 <LoRaMacCryptoSecureMessage+0xec>)
 801562e:	681b      	ldr	r3, [r3, #0]
 8015630:	68db      	ldr	r3, [r3, #12]
 8015632:	68fa      	ldr	r2, [r7, #12]
 8015634:	429a      	cmp	r2, r3
 8015636:	d201      	bcs.n	801563c <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8015638:	2306      	movs	r3, #6
 801563a:	e056      	b.n	80156ea <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015642:	2b00      	cmp	r3, #0
 8015644:	d101      	bne.n	801564a <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015646:	2308      	movs	r3, #8
 8015648:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 801564a:	4b2a      	ldr	r3, [pc, #168]	@ (80156f4 <LoRaMacCryptoSecureMessage+0xec>)
 801564c:	681b      	ldr	r3, [r3, #0]
 801564e:	68db      	ldr	r3, [r3, #12]
 8015650:	68fa      	ldr	r2, [r7, #12]
 8015652:	429a      	cmp	r2, r3
 8015654:	d916      	bls.n	8015684 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015660:	b219      	sxth	r1, r3
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	689c      	ldr	r4, [r3, #8]
 8015666:	7dfa      	ldrb	r2, [r7, #23]
 8015668:	68fb      	ldr	r3, [r7, #12]
 801566a:	9301      	str	r3, [sp, #4]
 801566c:	2300      	movs	r3, #0
 801566e:	9300      	str	r3, [sp, #0]
 8015670:	4623      	mov	r3, r4
 8015672:	f7ff fa73 	bl	8014b5c <PayloadEncrypt>
 8015676:	4603      	mov	r3, r0
 8015678:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801567a:	7dbb      	ldrb	r3, [r7, #22]
 801567c:	2b00      	cmp	r3, #0
 801567e:	d001      	beq.n	8015684 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8015680:	7dbb      	ldrb	r3, [r7, #22]
 8015682:	e032      	b.n	80156ea <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015684:	6878      	ldr	r0, [r7, #4]
 8015686:	f000 fb49 	bl	8015d1c <LoRaMacSerializerData>
 801568a:	4603      	mov	r3, r0
 801568c:	2b00      	cmp	r3, #0
 801568e:	d001      	beq.n	8015694 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015690:	2310      	movs	r3, #16
 8015692:	e02a      	b.n	80156ea <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015694:	2308      	movs	r3, #8
 8015696:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	6818      	ldr	r0, [r3, #0]
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	791b      	ldrb	r3, [r3, #4]
 80156a0:	3b04      	subs	r3, #4
 80156a2:	b299      	uxth	r1, r3
 80156a4:	687b      	ldr	r3, [r7, #4]
 80156a6:	689b      	ldr	r3, [r3, #8]
 80156a8:	687a      	ldr	r2, [r7, #4]
 80156aa:	322c      	adds	r2, #44	@ 0x2c
 80156ac:	7dfc      	ldrb	r4, [r7, #23]
 80156ae:	9203      	str	r2, [sp, #12]
 80156b0:	68fa      	ldr	r2, [r7, #12]
 80156b2:	9202      	str	r2, [sp, #8]
 80156b4:	9301      	str	r3, [sp, #4]
 80156b6:	2300      	movs	r3, #0
 80156b8:	9300      	str	r3, [sp, #0]
 80156ba:	2300      	movs	r3, #0
 80156bc:	4622      	mov	r2, r4
 80156be:	f7ff fb4e 	bl	8014d5e <ComputeCmacB0>
 80156c2:	4603      	mov	r3, r0
 80156c4:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80156c6:	7dbb      	ldrb	r3, [r7, #22]
 80156c8:	2b00      	cmp	r3, #0
 80156ca:	d001      	beq.n	80156d0 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 80156cc:	7dbb      	ldrb	r3, [r7, #22]
 80156ce:	e00c      	b.n	80156ea <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80156d0:	6878      	ldr	r0, [r7, #4]
 80156d2:	f000 fb23 	bl	8015d1c <LoRaMacSerializerData>
 80156d6:	4603      	mov	r3, r0
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d001      	beq.n	80156e0 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80156dc:	2310      	movs	r3, #16
 80156de:	e004      	b.n	80156ea <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 80156e0:	4b04      	ldr	r3, [pc, #16]	@ (80156f4 <LoRaMacCryptoSecureMessage+0xec>)
 80156e2:	681b      	ldr	r3, [r3, #0]
 80156e4:	68fa      	ldr	r2, [r7, #12]
 80156e6:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 80156e8:	2300      	movs	r3, #0
}
 80156ea:	4618      	mov	r0, r3
 80156ec:	371c      	adds	r7, #28
 80156ee:	46bd      	mov	sp, r7
 80156f0:	bd90      	pop	{r4, r7, pc}
 80156f2:	bf00      	nop
 80156f4:	20001f8c 	.word	0x20001f8c

080156f8 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80156f8:	b590      	push	{r4, r7, lr}
 80156fa:	b08b      	sub	sp, #44	@ 0x2c
 80156fc:	af04      	add	r7, sp, #16
 80156fe:	60b9      	str	r1, [r7, #8]
 8015700:	607b      	str	r3, [r7, #4]
 8015702:	4603      	mov	r3, r0
 8015704:	73fb      	strb	r3, [r7, #15]
 8015706:	4613      	mov	r3, r2
 8015708:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801570a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801570c:	2b00      	cmp	r3, #0
 801570e:	d101      	bne.n	8015714 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015710:	2309      	movs	r3, #9
 8015712:	e083      	b.n	801581c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8015714:	7bbb      	ldrb	r3, [r7, #14]
 8015716:	6879      	ldr	r1, [r7, #4]
 8015718:	4618      	mov	r0, r3
 801571a:	f7ff fc9f 	bl	801505c <CheckFCntDown>
 801571e:	4603      	mov	r3, r0
 8015720:	f083 0301 	eor.w	r3, r3, #1
 8015724:	b2db      	uxtb	r3, r3
 8015726:	2b00      	cmp	r3, #0
 8015728:	d001      	beq.n	801572e <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801572a:	2306      	movs	r3, #6
 801572c:	e076      	b.n	801581c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801572e:	2312      	movs	r3, #18
 8015730:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8015732:	2309      	movs	r3, #9
 8015734:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8015736:	2308      	movs	r3, #8
 8015738:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801573a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801573c:	f000 f97a 	bl	8015a34 <LoRaMacParserData>
 8015740:	4603      	mov	r3, r0
 8015742:	2b00      	cmp	r3, #0
 8015744:	d001      	beq.n	801574a <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8015746:	230f      	movs	r3, #15
 8015748:	e068      	b.n	801581c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 801574a:	f107 0210 	add.w	r2, r7, #16
 801574e:	7bfb      	ldrb	r3, [r7, #15]
 8015750:	4611      	mov	r1, r2
 8015752:	4618      	mov	r0, r3
 8015754:	f7ff fbd0 	bl	8014ef8 <GetKeyAddrItem>
 8015758:	4603      	mov	r3, r0
 801575a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801575c:	7d7b      	ldrb	r3, [r7, #21]
 801575e:	2b00      	cmp	r3, #0
 8015760:	d001      	beq.n	8015766 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8015762:	7d7b      	ldrb	r3, [r7, #21]
 8015764:	e05a      	b.n	801581c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8015766:	693b      	ldr	r3, [r7, #16]
 8015768:	785b      	ldrb	r3, [r3, #1]
 801576a:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801576c:	693b      	ldr	r3, [r7, #16]
 801576e:	789b      	ldrb	r3, [r3, #2]
 8015770:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8015772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015774:	689b      	ldr	r3, [r3, #8]
 8015776:	68ba      	ldr	r2, [r7, #8]
 8015778:	429a      	cmp	r2, r3
 801577a:	d001      	beq.n	8015780 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801577c:	2302      	movs	r3, #2
 801577e:	e04d      	b.n	801581c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8015780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015782:	7b1b      	ldrb	r3, [r3, #12]
 8015784:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8015788:	b2db      	uxtb	r3, r3
 801578a:	2b00      	cmp	r3, #0
 801578c:	bf14      	ite	ne
 801578e:	2301      	movne	r3, #1
 8015790:	2300      	moveq	r3, #0
 8015792:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8015794:	4b23      	ldr	r3, [pc, #140]	@ (8015824 <LoRaMacCryptoUnsecureMessage+0x12c>)
 8015796:	681b      	ldr	r3, [r3, #0]
 8015798:	789b      	ldrb	r3, [r3, #2]
 801579a:	2b00      	cmp	r3, #0
 801579c:	d101      	bne.n	80157a2 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801579e:	2300      	movs	r3, #0
 80157a0:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 80157a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157a4:	6818      	ldr	r0, [r3, #0]
 80157a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157a8:	791b      	ldrb	r3, [r3, #4]
 80157aa:	3b04      	subs	r3, #4
 80157ac:	b299      	uxth	r1, r3
 80157ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80157b2:	7dbc      	ldrb	r4, [r7, #22]
 80157b4:	7d3a      	ldrb	r2, [r7, #20]
 80157b6:	9303      	str	r3, [sp, #12]
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	9302      	str	r3, [sp, #8]
 80157bc:	68bb      	ldr	r3, [r7, #8]
 80157be:	9301      	str	r3, [sp, #4]
 80157c0:	2301      	movs	r3, #1
 80157c2:	9300      	str	r3, [sp, #0]
 80157c4:	4623      	mov	r3, r4
 80157c6:	f7ff fb08 	bl	8014dda <VerifyCmacB0>
 80157ca:	4603      	mov	r3, r0
 80157cc:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80157ce:	7d7b      	ldrb	r3, [r7, #21]
 80157d0:	2b00      	cmp	r3, #0
 80157d2:	d001      	beq.n	80157d8 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 80157d4:	7d7b      	ldrb	r3, [r7, #21]
 80157d6:	e021      	b.n	801581c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80157d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d101      	bne.n	80157e6 <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 80157e2:	2308      	movs	r3, #8
 80157e4:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80157e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157e8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80157ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80157f0:	b219      	sxth	r1, r3
 80157f2:	7dfa      	ldrb	r2, [r7, #23]
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	9301      	str	r3, [sp, #4]
 80157f8:	2301      	movs	r3, #1
 80157fa:	9300      	str	r3, [sp, #0]
 80157fc:	68bb      	ldr	r3, [r7, #8]
 80157fe:	f7ff f9ad 	bl	8014b5c <PayloadEncrypt>
 8015802:	4603      	mov	r3, r0
 8015804:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015806:	7d7b      	ldrb	r3, [r7, #21]
 8015808:	2b00      	cmp	r3, #0
 801580a:	d001      	beq.n	8015810 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 801580c:	7d7b      	ldrb	r3, [r7, #21]
 801580e:	e005      	b.n	801581c <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 8015810:	7bbb      	ldrb	r3, [r7, #14]
 8015812:	6879      	ldr	r1, [r7, #4]
 8015814:	4618      	mov	r0, r3
 8015816:	f7ff fc45 	bl	80150a4 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 801581a:	2300      	movs	r3, #0
}
 801581c:	4618      	mov	r0, r3
 801581e:	371c      	adds	r7, #28
 8015820:	46bd      	mov	sp, r7
 8015822:	bd90      	pop	{r4, r7, pc}
 8015824:	20001f8c 	.word	0x20001f8c

08015828 <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8015828:	b580      	push	{r7, lr}
 801582a:	b088      	sub	sp, #32
 801582c:	af00      	add	r7, sp, #0
 801582e:	4603      	mov	r3, r0
 8015830:	460a      	mov	r2, r1
 8015832:	71fb      	strb	r3, [r7, #7]
 8015834:	4613      	mov	r3, r2
 8015836:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 8015838:	2300      	movs	r3, #0
 801583a:	60fb      	str	r3, [r7, #12]
 801583c:	f107 0310 	add.w	r3, r7, #16
 8015840:	2200      	movs	r2, #0
 8015842:	601a      	str	r2, [r3, #0]
 8015844:	605a      	str	r2, [r3, #4]
 8015846:	609a      	str	r2, [r3, #8]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8015848:	2300      	movs	r3, #0
 801584a:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 801584c:	79bb      	ldrb	r3, [r7, #6]
 801584e:	2b0c      	cmp	r3, #12
 8015850:	d00b      	beq.n	801586a <LoRaMacCryptoDeriveLifeTimeKey+0x42>
 8015852:	2b0c      	cmp	r3, #12
 8015854:	dc0f      	bgt.n	8015876 <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
 8015856:	2b0a      	cmp	r3, #10
 8015858:	d00a      	beq.n	8015870 <LoRaMacCryptoDeriveLifeTimeKey+0x48>
 801585a:	2b0b      	cmp	r3, #11
 801585c:	d10b      	bne.n	8015876 <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 801585e:	79fb      	ldrb	r3, [r7, #7]
 8015860:	2b01      	cmp	r3, #1
 8015862:	d10a      	bne.n	801587a <LoRaMacCryptoDeriveLifeTimeKey+0x52>
            {
                compBase[0] = 0x20;
 8015864:	2320      	movs	r3, #32
 8015866:	733b      	strb	r3, [r7, #12]
            }
            break;
 8015868:	e007      	b.n	801587a <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 801586a:	230b      	movs	r3, #11
 801586c:	77fb      	strb	r3, [r7, #31]
            break;
 801586e:	e005      	b.n	801587c <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8015870:	2330      	movs	r3, #48	@ 0x30
 8015872:	733b      	strb	r3, [r7, #12]
            break;
 8015874:	e002      	b.n	801587c <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8015876:	230a      	movs	r3, #10
 8015878:	e00d      	b.n	8015896 <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
            break;
 801587a:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 801587c:	79ba      	ldrb	r2, [r7, #6]
 801587e:	7ff9      	ldrb	r1, [r7, #31]
 8015880:	f107 030c 	add.w	r3, r7, #12
 8015884:	4618      	mov	r0, r3
 8015886:	f7f7 fc19 	bl	800d0bc <SecureElementDeriveAndStoreKey>
 801588a:	4603      	mov	r3, r0
 801588c:	2b00      	cmp	r3, #0
 801588e:	d001      	beq.n	8015894 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015890:	230e      	movs	r3, #14
 8015892:	e000      	b.n	8015896 <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015894:	2300      	movs	r3, #0
}
 8015896:	4618      	mov	r0, r3
 8015898:	3720      	adds	r7, #32
 801589a:	46bd      	mov	sp, r7
 801589c:	bd80      	pop	{r7, pc}

0801589e <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 801589e:	b580      	push	{r7, lr}
 80158a0:	b084      	sub	sp, #16
 80158a2:	af00      	add	r7, sp, #0
 80158a4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80158a6:	687b      	ldr	r3, [r7, #4]
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d003      	beq.n	80158b4 <LoRaMacParserJoinAccept+0x16>
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	681b      	ldr	r3, [r3, #0]
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	d101      	bne.n	80158b8 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80158b4:	2302      	movs	r3, #2
 80158b6:	e0b9      	b.n	8015a2c <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 80158b8:	2300      	movs	r3, #0
 80158ba:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	681a      	ldr	r2, [r3, #0]
 80158c0:	89fb      	ldrh	r3, [r7, #14]
 80158c2:	1c59      	adds	r1, r3, #1
 80158c4:	81f9      	strh	r1, [r7, #14]
 80158c6:	4413      	add	r3, r2
 80158c8:	781a      	ldrb	r2, [r3, #0]
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	1d98      	adds	r0, r3, #6
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	681a      	ldr	r2, [r3, #0]
 80158d6:	89fb      	ldrh	r3, [r7, #14]
 80158d8:	4413      	add	r3, r2
 80158da:	2203      	movs	r2, #3
 80158dc:	4619      	mov	r1, r3
 80158de:	f005 fb56 	bl	801af8e <memcpy1>
    bufItr = bufItr + 3;
 80158e2:	89fb      	ldrh	r3, [r7, #14]
 80158e4:	3303      	adds	r3, #3
 80158e6:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	f103 0009 	add.w	r0, r3, #9
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	681a      	ldr	r2, [r3, #0]
 80158f2:	89fb      	ldrh	r3, [r7, #14]
 80158f4:	4413      	add	r3, r2
 80158f6:	2203      	movs	r2, #3
 80158f8:	4619      	mov	r1, r3
 80158fa:	f005 fb48 	bl	801af8e <memcpy1>
    bufItr = bufItr + 3;
 80158fe:	89fb      	ldrh	r3, [r7, #14]
 8015900:	3303      	adds	r3, #3
 8015902:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8015904:	687b      	ldr	r3, [r7, #4]
 8015906:	681a      	ldr	r2, [r3, #0]
 8015908:	89fb      	ldrh	r3, [r7, #14]
 801590a:	1c59      	adds	r1, r3, #1
 801590c:	81f9      	strh	r1, [r7, #14]
 801590e:	4413      	add	r3, r2
 8015910:	781b      	ldrb	r3, [r3, #0]
 8015912:	461a      	mov	r2, r3
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	681a      	ldr	r2, [r3, #0]
 801591c:	89fb      	ldrh	r3, [r7, #14]
 801591e:	1c59      	adds	r1, r3, #1
 8015920:	81f9      	strh	r1, [r7, #14]
 8015922:	4413      	add	r3, r2
 8015924:	781b      	ldrb	r3, [r3, #0]
 8015926:	021a      	lsls	r2, r3, #8
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	68db      	ldr	r3, [r3, #12]
 801592c:	431a      	orrs	r2, r3
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	681a      	ldr	r2, [r3, #0]
 8015936:	89fb      	ldrh	r3, [r7, #14]
 8015938:	1c59      	adds	r1, r3, #1
 801593a:	81f9      	strh	r1, [r7, #14]
 801593c:	4413      	add	r3, r2
 801593e:	781b      	ldrb	r3, [r3, #0]
 8015940:	041a      	lsls	r2, r3, #16
 8015942:	687b      	ldr	r3, [r7, #4]
 8015944:	68db      	ldr	r3, [r3, #12]
 8015946:	431a      	orrs	r2, r3
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801594c:	687b      	ldr	r3, [r7, #4]
 801594e:	681a      	ldr	r2, [r3, #0]
 8015950:	89fb      	ldrh	r3, [r7, #14]
 8015952:	1c59      	adds	r1, r3, #1
 8015954:	81f9      	strh	r1, [r7, #14]
 8015956:	4413      	add	r3, r2
 8015958:	781b      	ldrb	r3, [r3, #0]
 801595a:	061a      	lsls	r2, r3, #24
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	68db      	ldr	r3, [r3, #12]
 8015960:	431a      	orrs	r2, r3
 8015962:	687b      	ldr	r3, [r7, #4]
 8015964:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	681a      	ldr	r2, [r3, #0]
 801596a:	89fb      	ldrh	r3, [r7, #14]
 801596c:	1c59      	adds	r1, r3, #1
 801596e:	81f9      	strh	r1, [r7, #14]
 8015970:	4413      	add	r3, r2
 8015972:	781a      	ldrb	r2, [r3, #0]
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	681a      	ldr	r2, [r3, #0]
 801597c:	89fb      	ldrh	r3, [r7, #14]
 801597e:	1c59      	adds	r1, r3, #1
 8015980:	81f9      	strh	r1, [r7, #14]
 8015982:	4413      	add	r3, r2
 8015984:	781a      	ldrb	r2, [r3, #0]
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	791b      	ldrb	r3, [r3, #4]
 801598e:	1f1a      	subs	r2, r3, #4
 8015990:	89fb      	ldrh	r3, [r7, #14]
 8015992:	1ad3      	subs	r3, r2, r3
 8015994:	2b10      	cmp	r3, #16
 8015996:	d10e      	bne.n	80159b6 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	f103 0012 	add.w	r0, r3, #18
 801599e:	687b      	ldr	r3, [r7, #4]
 80159a0:	681a      	ldr	r2, [r3, #0]
 80159a2:	89fb      	ldrh	r3, [r7, #14]
 80159a4:	4413      	add	r3, r2
 80159a6:	2210      	movs	r2, #16
 80159a8:	4619      	mov	r1, r3
 80159aa:	f005 faf0 	bl	801af8e <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80159ae:	89fb      	ldrh	r3, [r7, #14]
 80159b0:	3310      	adds	r3, #16
 80159b2:	81fb      	strh	r3, [r7, #14]
 80159b4:	e008      	b.n	80159c8 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	791b      	ldrb	r3, [r3, #4]
 80159ba:	1f1a      	subs	r2, r3, #4
 80159bc:	89fb      	ldrh	r3, [r7, #14]
 80159be:	1ad3      	subs	r3, r2, r3
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	dd01      	ble.n	80159c8 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80159c4:	2301      	movs	r3, #1
 80159c6:	e031      	b.n	8015a2c <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	681a      	ldr	r2, [r3, #0]
 80159cc:	89fb      	ldrh	r3, [r7, #14]
 80159ce:	1c59      	adds	r1, r3, #1
 80159d0:	81f9      	strh	r1, [r7, #14]
 80159d2:	4413      	add	r3, r2
 80159d4:	781b      	ldrb	r3, [r3, #0]
 80159d6:	461a      	mov	r2, r3
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	681a      	ldr	r2, [r3, #0]
 80159e0:	89fb      	ldrh	r3, [r7, #14]
 80159e2:	1c59      	adds	r1, r3, #1
 80159e4:	81f9      	strh	r1, [r7, #14]
 80159e6:	4413      	add	r3, r2
 80159e8:	781b      	ldrb	r3, [r3, #0]
 80159ea:	021a      	lsls	r2, r3, #8
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159f0:	431a      	orrs	r2, r3
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	681a      	ldr	r2, [r3, #0]
 80159fa:	89fb      	ldrh	r3, [r7, #14]
 80159fc:	1c59      	adds	r1, r3, #1
 80159fe:	81f9      	strh	r1, [r7, #14]
 8015a00:	4413      	add	r3, r2
 8015a02:	781b      	ldrb	r3, [r3, #0]
 8015a04:	041a      	lsls	r2, r3, #16
 8015a06:	687b      	ldr	r3, [r7, #4]
 8015a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015a0a:	431a      	orrs	r2, r3
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	681a      	ldr	r2, [r3, #0]
 8015a14:	89fb      	ldrh	r3, [r7, #14]
 8015a16:	1c59      	adds	r1, r3, #1
 8015a18:	81f9      	strh	r1, [r7, #14]
 8015a1a:	4413      	add	r3, r2
 8015a1c:	781b      	ldrb	r3, [r3, #0]
 8015a1e:	061a      	lsls	r2, r3, #24
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015a24:	431a      	orrs	r2, r3
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 8015a2a:	2300      	movs	r3, #0
}
 8015a2c:	4618      	mov	r0, r3
 8015a2e:	3710      	adds	r7, #16
 8015a30:	46bd      	mov	sp, r7
 8015a32:	bd80      	pop	{r7, pc}

08015a34 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8015a34:	b580      	push	{r7, lr}
 8015a36:	b084      	sub	sp, #16
 8015a38:	af00      	add	r7, sp, #0
 8015a3a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	2b00      	cmp	r3, #0
 8015a40:	d003      	beq.n	8015a4a <LoRaMacParserData+0x16>
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	681b      	ldr	r3, [r3, #0]
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d101      	bne.n	8015a4e <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8015a4a:	2302      	movs	r3, #2
 8015a4c:	e0e0      	b.n	8015c10 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 8015a4e:	2300      	movs	r3, #0
 8015a50:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	681a      	ldr	r2, [r3, #0]
 8015a56:	89fb      	ldrh	r3, [r7, #14]
 8015a58:	1c59      	adds	r1, r3, #1
 8015a5a:	81f9      	strh	r1, [r7, #14]
 8015a5c:	4413      	add	r3, r2
 8015a5e:	781a      	ldrb	r2, [r3, #0]
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	681a      	ldr	r2, [r3, #0]
 8015a68:	89fb      	ldrh	r3, [r7, #14]
 8015a6a:	1c59      	adds	r1, r3, #1
 8015a6c:	81f9      	strh	r1, [r7, #14]
 8015a6e:	4413      	add	r3, r2
 8015a70:	781b      	ldrb	r3, [r3, #0]
 8015a72:	461a      	mov	r2, r3
 8015a74:	687b      	ldr	r3, [r7, #4]
 8015a76:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	681a      	ldr	r2, [r3, #0]
 8015a7c:	89fb      	ldrh	r3, [r7, #14]
 8015a7e:	1c59      	adds	r1, r3, #1
 8015a80:	81f9      	strh	r1, [r7, #14]
 8015a82:	4413      	add	r3, r2
 8015a84:	781b      	ldrb	r3, [r3, #0]
 8015a86:	021a      	lsls	r2, r3, #8
 8015a88:	687b      	ldr	r3, [r7, #4]
 8015a8a:	689b      	ldr	r3, [r3, #8]
 8015a8c:	431a      	orrs	r2, r3
 8015a8e:	687b      	ldr	r3, [r7, #4]
 8015a90:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015a92:	687b      	ldr	r3, [r7, #4]
 8015a94:	681a      	ldr	r2, [r3, #0]
 8015a96:	89fb      	ldrh	r3, [r7, #14]
 8015a98:	1c59      	adds	r1, r3, #1
 8015a9a:	81f9      	strh	r1, [r7, #14]
 8015a9c:	4413      	add	r3, r2
 8015a9e:	781b      	ldrb	r3, [r3, #0]
 8015aa0:	041a      	lsls	r2, r3, #16
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	689b      	ldr	r3, [r3, #8]
 8015aa6:	431a      	orrs	r2, r3
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015aac:	687b      	ldr	r3, [r7, #4]
 8015aae:	681a      	ldr	r2, [r3, #0]
 8015ab0:	89fb      	ldrh	r3, [r7, #14]
 8015ab2:	1c59      	adds	r1, r3, #1
 8015ab4:	81f9      	strh	r1, [r7, #14]
 8015ab6:	4413      	add	r3, r2
 8015ab8:	781b      	ldrb	r3, [r3, #0]
 8015aba:	061a      	lsls	r2, r3, #24
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	689b      	ldr	r3, [r3, #8]
 8015ac0:	431a      	orrs	r2, r3
 8015ac2:	687b      	ldr	r3, [r7, #4]
 8015ac4:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	681a      	ldr	r2, [r3, #0]
 8015aca:	89fb      	ldrh	r3, [r7, #14]
 8015acc:	1c59      	adds	r1, r3, #1
 8015ace:	81f9      	strh	r1, [r7, #14]
 8015ad0:	4413      	add	r3, r2
 8015ad2:	781a      	ldrb	r2, [r3, #0]
 8015ad4:	687b      	ldr	r3, [r7, #4]
 8015ad6:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	681a      	ldr	r2, [r3, #0]
 8015adc:	89fb      	ldrh	r3, [r7, #14]
 8015ade:	1c59      	adds	r1, r3, #1
 8015ae0:	81f9      	strh	r1, [r7, #14]
 8015ae2:	4413      	add	r3, r2
 8015ae4:	781b      	ldrb	r3, [r3, #0]
 8015ae6:	461a      	mov	r2, r3
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8015aec:	687b      	ldr	r3, [r7, #4]
 8015aee:	681a      	ldr	r2, [r3, #0]
 8015af0:	89fb      	ldrh	r3, [r7, #14]
 8015af2:	1c59      	adds	r1, r3, #1
 8015af4:	81f9      	strh	r1, [r7, #14]
 8015af6:	4413      	add	r3, r2
 8015af8:	781b      	ldrb	r3, [r3, #0]
 8015afa:	0219      	lsls	r1, r3, #8
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	89db      	ldrh	r3, [r3, #14]
 8015b00:	b21a      	sxth	r2, r3
 8015b02:	b20b      	sxth	r3, r1
 8015b04:	4313      	orrs	r3, r2
 8015b06:	b21b      	sxth	r3, r3
 8015b08:	b29a      	uxth	r2, r3
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	f103 0010 	add.w	r0, r3, #16
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	681a      	ldr	r2, [r3, #0]
 8015b18:	89fb      	ldrh	r3, [r7, #14]
 8015b1a:	18d1      	adds	r1, r2, r3
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	7b1b      	ldrb	r3, [r3, #12]
 8015b20:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015b24:	b2db      	uxtb	r3, r3
 8015b26:	461a      	mov	r2, r3
 8015b28:	f005 fa31 	bl	801af8e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	7b1b      	ldrb	r3, [r3, #12]
 8015b30:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015b34:	b2db      	uxtb	r3, r3
 8015b36:	461a      	mov	r2, r3
 8015b38:	89fb      	ldrh	r3, [r7, #14]
 8015b3a:	4413      	add	r3, r2
 8015b3c:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	2200      	movs	r2, #0
 8015b42:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	2200      	movs	r2, #0
 8015b4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8015b4e:	687b      	ldr	r3, [r7, #4]
 8015b50:	791b      	ldrb	r3, [r3, #4]
 8015b52:	461a      	mov	r2, r3
 8015b54:	89fb      	ldrh	r3, [r7, #14]
 8015b56:	1ad3      	subs	r3, r2, r3
 8015b58:	2b04      	cmp	r3, #4
 8015b5a:	dd27      	ble.n	8015bac <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	681a      	ldr	r2, [r3, #0]
 8015b60:	89fb      	ldrh	r3, [r7, #14]
 8015b62:	1c59      	adds	r1, r3, #1
 8015b64:	81f9      	strh	r1, [r7, #14]
 8015b66:	4413      	add	r3, r2
 8015b68:	781a      	ldrb	r2, [r3, #0]
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	791a      	ldrb	r2, [r3, #4]
 8015b74:	89fb      	ldrh	r3, [r7, #14]
 8015b76:	b2db      	uxtb	r3, r3
 8015b78:	1ad3      	subs	r3, r2, r3
 8015b7a:	b2db      	uxtb	r3, r3
 8015b7c:	3b04      	subs	r3, #4
 8015b7e:	b2da      	uxtb	r2, r3
 8015b80:	687b      	ldr	r3, [r7, #4]
 8015b82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	681a      	ldr	r2, [r3, #0]
 8015b8e:	89fb      	ldrh	r3, [r7, #14]
 8015b90:	18d1      	adds	r1, r2, r3
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015b98:	461a      	mov	r2, r3
 8015b9a:	f005 f9f8 	bl	801af8e <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015ba4:	461a      	mov	r2, r3
 8015ba6:	89fb      	ldrh	r3, [r7, #14]
 8015ba8:	4413      	add	r3, r2
 8015baa:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	681a      	ldr	r2, [r3, #0]
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	791b      	ldrb	r3, [r3, #4]
 8015bb4:	3b04      	subs	r3, #4
 8015bb6:	4413      	add	r3, r2
 8015bb8:	781b      	ldrb	r3, [r3, #0]
 8015bba:	461a      	mov	r2, r3
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	6819      	ldr	r1, [r3, #0]
 8015bc8:	687b      	ldr	r3, [r7, #4]
 8015bca:	791b      	ldrb	r3, [r3, #4]
 8015bcc:	3b03      	subs	r3, #3
 8015bce:	440b      	add	r3, r1
 8015bd0:	781b      	ldrb	r3, [r3, #0]
 8015bd2:	021b      	lsls	r3, r3, #8
 8015bd4:	431a      	orrs	r2, r3
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8015bda:	687b      	ldr	r3, [r7, #4]
 8015bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	6819      	ldr	r1, [r3, #0]
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	791b      	ldrb	r3, [r3, #4]
 8015be6:	3b02      	subs	r3, #2
 8015be8:	440b      	add	r3, r1
 8015bea:	781b      	ldrb	r3, [r3, #0]
 8015bec:	041b      	lsls	r3, r3, #16
 8015bee:	431a      	orrs	r2, r3
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	6819      	ldr	r1, [r3, #0]
 8015bfc:	687b      	ldr	r3, [r7, #4]
 8015bfe:	791b      	ldrb	r3, [r3, #4]
 8015c00:	3b01      	subs	r3, #1
 8015c02:	440b      	add	r3, r1
 8015c04:	781b      	ldrb	r3, [r3, #0]
 8015c06:	061b      	lsls	r3, r3, #24
 8015c08:	431a      	orrs	r2, r3
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8015c0e:	2300      	movs	r3, #0
}
 8015c10:	4618      	mov	r0, r3
 8015c12:	3710      	adds	r7, #16
 8015c14:	46bd      	mov	sp, r7
 8015c16:	bd80      	pop	{r7, pc}

08015c18 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8015c18:	b580      	push	{r7, lr}
 8015c1a:	b084      	sub	sp, #16
 8015c1c:	af00      	add	r7, sp, #0
 8015c1e:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d003      	beq.n	8015c2e <LoRaMacSerializerJoinRequest+0x16>
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	681b      	ldr	r3, [r3, #0]
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	d101      	bne.n	8015c32 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8015c2e:	2301      	movs	r3, #1
 8015c30:	e070      	b.n	8015d14 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8015c32:	2300      	movs	r3, #0
 8015c34:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	791b      	ldrb	r3, [r3, #4]
 8015c3a:	2b16      	cmp	r3, #22
 8015c3c:	d801      	bhi.n	8015c42 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8015c3e:	2302      	movs	r3, #2
 8015c40:	e068      	b.n	8015d14 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	681a      	ldr	r2, [r3, #0]
 8015c46:	89fb      	ldrh	r3, [r7, #14]
 8015c48:	1c59      	adds	r1, r3, #1
 8015c4a:	81f9      	strh	r1, [r7, #14]
 8015c4c:	4413      	add	r3, r2
 8015c4e:	687a      	ldr	r2, [r7, #4]
 8015c50:	7952      	ldrb	r2, [r2, #5]
 8015c52:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	681a      	ldr	r2, [r3, #0]
 8015c58:	89fb      	ldrh	r3, [r7, #14]
 8015c5a:	18d0      	adds	r0, r2, r3
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	3306      	adds	r3, #6
 8015c60:	2208      	movs	r2, #8
 8015c62:	4619      	mov	r1, r3
 8015c64:	f005 f9ae 	bl	801afc4 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8015c68:	89fb      	ldrh	r3, [r7, #14]
 8015c6a:	3308      	adds	r3, #8
 8015c6c:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	681a      	ldr	r2, [r3, #0]
 8015c72:	89fb      	ldrh	r3, [r7, #14]
 8015c74:	18d0      	adds	r0, r2, r3
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	330e      	adds	r3, #14
 8015c7a:	2208      	movs	r2, #8
 8015c7c:	4619      	mov	r1, r3
 8015c7e:	f005 f9a1 	bl	801afc4 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8015c82:	89fb      	ldrh	r3, [r7, #14]
 8015c84:	3308      	adds	r3, #8
 8015c86:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	8ad9      	ldrh	r1, [r3, #22]
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	681a      	ldr	r2, [r3, #0]
 8015c90:	89fb      	ldrh	r3, [r7, #14]
 8015c92:	1c58      	adds	r0, r3, #1
 8015c94:	81f8      	strh	r0, [r7, #14]
 8015c96:	4413      	add	r3, r2
 8015c98:	b2ca      	uxtb	r2, r1
 8015c9a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	8adb      	ldrh	r3, [r3, #22]
 8015ca0:	0a1b      	lsrs	r3, r3, #8
 8015ca2:	b299      	uxth	r1, r3
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	681a      	ldr	r2, [r3, #0]
 8015ca8:	89fb      	ldrh	r3, [r7, #14]
 8015caa:	1c58      	adds	r0, r3, #1
 8015cac:	81f8      	strh	r0, [r7, #14]
 8015cae:	4413      	add	r3, r2
 8015cb0:	b2ca      	uxtb	r2, r1
 8015cb2:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	6999      	ldr	r1, [r3, #24]
 8015cb8:	687b      	ldr	r3, [r7, #4]
 8015cba:	681a      	ldr	r2, [r3, #0]
 8015cbc:	89fb      	ldrh	r3, [r7, #14]
 8015cbe:	1c58      	adds	r0, r3, #1
 8015cc0:	81f8      	strh	r0, [r7, #14]
 8015cc2:	4413      	add	r3, r2
 8015cc4:	b2ca      	uxtb	r2, r1
 8015cc6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8015cc8:	687b      	ldr	r3, [r7, #4]
 8015cca:	699b      	ldr	r3, [r3, #24]
 8015ccc:	0a19      	lsrs	r1, r3, #8
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	681a      	ldr	r2, [r3, #0]
 8015cd2:	89fb      	ldrh	r3, [r7, #14]
 8015cd4:	1c58      	adds	r0, r3, #1
 8015cd6:	81f8      	strh	r0, [r7, #14]
 8015cd8:	4413      	add	r3, r2
 8015cda:	b2ca      	uxtb	r2, r1
 8015cdc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	699b      	ldr	r3, [r3, #24]
 8015ce2:	0c19      	lsrs	r1, r3, #16
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	681a      	ldr	r2, [r3, #0]
 8015ce8:	89fb      	ldrh	r3, [r7, #14]
 8015cea:	1c58      	adds	r0, r3, #1
 8015cec:	81f8      	strh	r0, [r7, #14]
 8015cee:	4413      	add	r3, r2
 8015cf0:	b2ca      	uxtb	r2, r1
 8015cf2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	699b      	ldr	r3, [r3, #24]
 8015cf8:	0e19      	lsrs	r1, r3, #24
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	681a      	ldr	r2, [r3, #0]
 8015cfe:	89fb      	ldrh	r3, [r7, #14]
 8015d00:	1c58      	adds	r0, r3, #1
 8015d02:	81f8      	strh	r0, [r7, #14]
 8015d04:	4413      	add	r3, r2
 8015d06:	b2ca      	uxtb	r2, r1
 8015d08:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8015d0a:	89fb      	ldrh	r3, [r7, #14]
 8015d0c:	b2da      	uxtb	r2, r3
 8015d0e:	687b      	ldr	r3, [r7, #4]
 8015d10:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8015d12:	2300      	movs	r3, #0
}
 8015d14:	4618      	mov	r0, r3
 8015d16:	3710      	adds	r7, #16
 8015d18:	46bd      	mov	sp, r7
 8015d1a:	bd80      	pop	{r7, pc}

08015d1c <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8015d1c:	b580      	push	{r7, lr}
 8015d1e:	b084      	sub	sp, #16
 8015d20:	af00      	add	r7, sp, #0
 8015d22:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d003      	beq.n	8015d32 <LoRaMacSerializerData+0x16>
 8015d2a:	687b      	ldr	r3, [r7, #4]
 8015d2c:	681b      	ldr	r3, [r3, #0]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d101      	bne.n	8015d36 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8015d32:	2301      	movs	r3, #1
 8015d34:	e0e3      	b.n	8015efe <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 8015d36:	2300      	movs	r3, #0
 8015d38:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8015d3a:	2308      	movs	r3, #8
 8015d3c:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	7b1b      	ldrb	r3, [r3, #12]
 8015d42:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015d46:	b2db      	uxtb	r3, r3
 8015d48:	461a      	mov	r2, r3
 8015d4a:	89bb      	ldrh	r3, [r7, #12]
 8015d4c:	4413      	add	r3, r2
 8015d4e:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015d56:	2b00      	cmp	r3, #0
 8015d58:	d002      	beq.n	8015d60 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8015d5a:	89bb      	ldrh	r3, [r7, #12]
 8015d5c:	3301      	adds	r3, #1
 8015d5e:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015d66:	461a      	mov	r2, r3
 8015d68:	89bb      	ldrh	r3, [r7, #12]
 8015d6a:	4413      	add	r3, r2
 8015d6c:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8015d6e:	89bb      	ldrh	r3, [r7, #12]
 8015d70:	3304      	adds	r3, #4
 8015d72:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	791b      	ldrb	r3, [r3, #4]
 8015d78:	461a      	mov	r2, r3
 8015d7a:	89bb      	ldrh	r3, [r7, #12]
 8015d7c:	4293      	cmp	r3, r2
 8015d7e:	d901      	bls.n	8015d84 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8015d80:	2302      	movs	r3, #2
 8015d82:	e0bc      	b.n	8015efe <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	681a      	ldr	r2, [r3, #0]
 8015d88:	89fb      	ldrh	r3, [r7, #14]
 8015d8a:	1c59      	adds	r1, r3, #1
 8015d8c:	81f9      	strh	r1, [r7, #14]
 8015d8e:	4413      	add	r3, r2
 8015d90:	687a      	ldr	r2, [r7, #4]
 8015d92:	7952      	ldrb	r2, [r2, #5]
 8015d94:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	6899      	ldr	r1, [r3, #8]
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	681a      	ldr	r2, [r3, #0]
 8015d9e:	89fb      	ldrh	r3, [r7, #14]
 8015da0:	1c58      	adds	r0, r3, #1
 8015da2:	81f8      	strh	r0, [r7, #14]
 8015da4:	4413      	add	r3, r2
 8015da6:	b2ca      	uxtb	r2, r1
 8015da8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	689b      	ldr	r3, [r3, #8]
 8015dae:	0a19      	lsrs	r1, r3, #8
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	681a      	ldr	r2, [r3, #0]
 8015db4:	89fb      	ldrh	r3, [r7, #14]
 8015db6:	1c58      	adds	r0, r3, #1
 8015db8:	81f8      	strh	r0, [r7, #14]
 8015dba:	4413      	add	r3, r2
 8015dbc:	b2ca      	uxtb	r2, r1
 8015dbe:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	689b      	ldr	r3, [r3, #8]
 8015dc4:	0c19      	lsrs	r1, r3, #16
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	681a      	ldr	r2, [r3, #0]
 8015dca:	89fb      	ldrh	r3, [r7, #14]
 8015dcc:	1c58      	adds	r0, r3, #1
 8015dce:	81f8      	strh	r0, [r7, #14]
 8015dd0:	4413      	add	r3, r2
 8015dd2:	b2ca      	uxtb	r2, r1
 8015dd4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	689b      	ldr	r3, [r3, #8]
 8015dda:	0e19      	lsrs	r1, r3, #24
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	681a      	ldr	r2, [r3, #0]
 8015de0:	89fb      	ldrh	r3, [r7, #14]
 8015de2:	1c58      	adds	r0, r3, #1
 8015de4:	81f8      	strh	r0, [r7, #14]
 8015de6:	4413      	add	r3, r2
 8015de8:	b2ca      	uxtb	r2, r1
 8015dea:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	681a      	ldr	r2, [r3, #0]
 8015df0:	89fb      	ldrh	r3, [r7, #14]
 8015df2:	1c59      	adds	r1, r3, #1
 8015df4:	81f9      	strh	r1, [r7, #14]
 8015df6:	4413      	add	r3, r2
 8015df8:	687a      	ldr	r2, [r7, #4]
 8015dfa:	7b12      	ldrb	r2, [r2, #12]
 8015dfc:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	89d9      	ldrh	r1, [r3, #14]
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	681a      	ldr	r2, [r3, #0]
 8015e06:	89fb      	ldrh	r3, [r7, #14]
 8015e08:	1c58      	adds	r0, r3, #1
 8015e0a:	81f8      	strh	r0, [r7, #14]
 8015e0c:	4413      	add	r3, r2
 8015e0e:	b2ca      	uxtb	r2, r1
 8015e10:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	89db      	ldrh	r3, [r3, #14]
 8015e16:	0a1b      	lsrs	r3, r3, #8
 8015e18:	b299      	uxth	r1, r3
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	681a      	ldr	r2, [r3, #0]
 8015e1e:	89fb      	ldrh	r3, [r7, #14]
 8015e20:	1c58      	adds	r0, r3, #1
 8015e22:	81f8      	strh	r0, [r7, #14]
 8015e24:	4413      	add	r3, r2
 8015e26:	b2ca      	uxtb	r2, r1
 8015e28:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	681a      	ldr	r2, [r3, #0]
 8015e2e:	89fb      	ldrh	r3, [r7, #14]
 8015e30:	18d0      	adds	r0, r2, r3
 8015e32:	687b      	ldr	r3, [r7, #4]
 8015e34:	f103 0110 	add.w	r1, r3, #16
 8015e38:	687b      	ldr	r3, [r7, #4]
 8015e3a:	7b1b      	ldrb	r3, [r3, #12]
 8015e3c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015e40:	b2db      	uxtb	r3, r3
 8015e42:	461a      	mov	r2, r3
 8015e44:	f005 f8a3 	bl	801af8e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	7b1b      	ldrb	r3, [r3, #12]
 8015e4c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015e50:	b2db      	uxtb	r3, r3
 8015e52:	461a      	mov	r2, r3
 8015e54:	89fb      	ldrh	r3, [r7, #14]
 8015e56:	4413      	add	r3, r2
 8015e58:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8015e5a:	687b      	ldr	r3, [r7, #4]
 8015e5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d009      	beq.n	8015e78 <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	681a      	ldr	r2, [r3, #0]
 8015e68:	89fb      	ldrh	r3, [r7, #14]
 8015e6a:	1c59      	adds	r1, r3, #1
 8015e6c:	81f9      	strh	r1, [r7, #14]
 8015e6e:	4413      	add	r3, r2
 8015e70:	687a      	ldr	r2, [r7, #4]
 8015e72:	f892 2020 	ldrb.w	r2, [r2, #32]
 8015e76:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	681a      	ldr	r2, [r3, #0]
 8015e7c:	89fb      	ldrh	r3, [r7, #14]
 8015e7e:	18d0      	adds	r0, r2, r3
 8015e80:	687b      	ldr	r3, [r7, #4]
 8015e82:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8015e84:	687b      	ldr	r3, [r7, #4]
 8015e86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015e8a:	461a      	mov	r2, r3
 8015e8c:	f005 f87f 	bl	801af8e <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015e96:	461a      	mov	r2, r3
 8015e98:	89fb      	ldrh	r3, [r7, #14]
 8015e9a:	4413      	add	r3, r2
 8015e9c:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	681a      	ldr	r2, [r3, #0]
 8015ea6:	89fb      	ldrh	r3, [r7, #14]
 8015ea8:	1c58      	adds	r0, r3, #1
 8015eaa:	81f8      	strh	r0, [r7, #14]
 8015eac:	4413      	add	r3, r2
 8015eae:	b2ca      	uxtb	r2, r1
 8015eb0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015eb6:	0a19      	lsrs	r1, r3, #8
 8015eb8:	687b      	ldr	r3, [r7, #4]
 8015eba:	681a      	ldr	r2, [r3, #0]
 8015ebc:	89fb      	ldrh	r3, [r7, #14]
 8015ebe:	1c58      	adds	r0, r3, #1
 8015ec0:	81f8      	strh	r0, [r7, #14]
 8015ec2:	4413      	add	r3, r2
 8015ec4:	b2ca      	uxtb	r2, r1
 8015ec6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ecc:	0c19      	lsrs	r1, r3, #16
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	681a      	ldr	r2, [r3, #0]
 8015ed2:	89fb      	ldrh	r3, [r7, #14]
 8015ed4:	1c58      	adds	r0, r3, #1
 8015ed6:	81f8      	strh	r0, [r7, #14]
 8015ed8:	4413      	add	r3, r2
 8015eda:	b2ca      	uxtb	r2, r1
 8015edc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ee2:	0e19      	lsrs	r1, r3, #24
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	681a      	ldr	r2, [r3, #0]
 8015ee8:	89fb      	ldrh	r3, [r7, #14]
 8015eea:	1c58      	adds	r0, r3, #1
 8015eec:	81f8      	strh	r0, [r7, #14]
 8015eee:	4413      	add	r3, r2
 8015ef0:	b2ca      	uxtb	r2, r1
 8015ef2:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8015ef4:	89fb      	ldrh	r3, [r7, #14]
 8015ef6:	b2da      	uxtb	r2, r3
 8015ef8:	687b      	ldr	r3, [r7, #4]
 8015efa:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8015efc:	2300      	movs	r3, #0
}
 8015efe:	4618      	mov	r0, r3
 8015f00:	3710      	adds	r7, #16
 8015f02:	46bd      	mov	sp, r7
 8015f04:	bd80      	pop	{r7, pc}

08015f06 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8015f06:	b480      	push	{r7}
 8015f08:	b083      	sub	sp, #12
 8015f0a:	af00      	add	r7, sp, #0
 8015f0c:	4603      	mov	r3, r0
 8015f0e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015f10:	79fb      	ldrb	r3, [r7, #7]
 8015f12:	2b08      	cmp	r3, #8
 8015f14:	d00a      	beq.n	8015f2c <RegionIsActive+0x26>
 8015f16:	2b08      	cmp	r3, #8
 8015f18:	dc0a      	bgt.n	8015f30 <RegionIsActive+0x2a>
 8015f1a:	2b01      	cmp	r3, #1
 8015f1c:	d002      	beq.n	8015f24 <RegionIsActive+0x1e>
 8015f1e:	2b05      	cmp	r3, #5
 8015f20:	d002      	beq.n	8015f28 <RegionIsActive+0x22>
 8015f22:	e005      	b.n	8015f30 <RegionIsActive+0x2a>
    {
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
 8015f24:	2301      	movs	r3, #1
 8015f26:	e004      	b.n	8015f32 <RegionIsActive+0x2c>
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8015f28:	2301      	movs	r3, #1
 8015f2a:	e002      	b.n	8015f32 <RegionIsActive+0x2c>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8015f2c:	2301      	movs	r3, #1
 8015f2e:	e000      	b.n	8015f32 <RegionIsActive+0x2c>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8015f30:	2300      	movs	r3, #0
        }
    }
}
 8015f32:	4618      	mov	r0, r3
 8015f34:	370c      	adds	r7, #12
 8015f36:	46bd      	mov	sp, r7
 8015f38:	bc80      	pop	{r7}
 8015f3a:	4770      	bx	lr

08015f3c <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8015f3c:	b580      	push	{r7, lr}
 8015f3e:	b084      	sub	sp, #16
 8015f40:	af00      	add	r7, sp, #0
 8015f42:	4603      	mov	r3, r0
 8015f44:	6039      	str	r1, [r7, #0]
 8015f46:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8015f48:	2300      	movs	r3, #0
 8015f4a:	60bb      	str	r3, [r7, #8]
    switch( region )
 8015f4c:	79fb      	ldrb	r3, [r7, #7]
 8015f4e:	2b08      	cmp	r3, #8
 8015f50:	d012      	beq.n	8015f78 <RegionGetPhyParam+0x3c>
 8015f52:	2b08      	cmp	r3, #8
 8015f54:	dc16      	bgt.n	8015f84 <RegionGetPhyParam+0x48>
 8015f56:	2b01      	cmp	r3, #1
 8015f58:	d002      	beq.n	8015f60 <RegionGetPhyParam+0x24>
 8015f5a:	2b05      	cmp	r3, #5
 8015f5c:	d006      	beq.n	8015f6c <RegionGetPhyParam+0x30>
 8015f5e:	e011      	b.n	8015f84 <RegionGetPhyParam+0x48>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 8015f60:	6838      	ldr	r0, [r7, #0]
 8015f62:	f000 fb35 	bl	80165d0 <RegionAU915GetPhyParam>
 8015f66:	4603      	mov	r3, r0
 8015f68:	60fb      	str	r3, [r7, #12]
 8015f6a:	e00d      	b.n	8015f88 <RegionGetPhyParam+0x4c>
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8015f6c:	6838      	ldr	r0, [r7, #0]
 8015f6e:	f002 fcf1 	bl	8018954 <RegionEU868GetPhyParam>
 8015f72:	4603      	mov	r3, r0
 8015f74:	60fb      	str	r3, [r7, #12]
 8015f76:	e007      	b.n	8015f88 <RegionGetPhyParam+0x4c>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8015f78:	6838      	ldr	r0, [r7, #0]
 8015f7a:	f003 fe71 	bl	8019c60 <RegionUS915GetPhyParam>
 8015f7e:	4603      	mov	r3, r0
 8015f80:	60fb      	str	r3, [r7, #12]
 8015f82:	e001      	b.n	8015f88 <RegionGetPhyParam+0x4c>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8015f84:	68bb      	ldr	r3, [r7, #8]
 8015f86:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	4618      	mov	r0, r3
 8015f8c:	3710      	adds	r7, #16
 8015f8e:	46bd      	mov	sp, r7
 8015f90:	bd80      	pop	{r7, pc}

08015f92 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8015f92:	b580      	push	{r7, lr}
 8015f94:	b082      	sub	sp, #8
 8015f96:	af00      	add	r7, sp, #0
 8015f98:	4603      	mov	r3, r0
 8015f9a:	6039      	str	r1, [r7, #0]
 8015f9c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015f9e:	79fb      	ldrb	r3, [r7, #7]
 8015fa0:	2b08      	cmp	r3, #8
 8015fa2:	d00e      	beq.n	8015fc2 <RegionSetBandTxDone+0x30>
 8015fa4:	2b08      	cmp	r3, #8
 8015fa6:	dc10      	bgt.n	8015fca <RegionSetBandTxDone+0x38>
 8015fa8:	2b01      	cmp	r3, #1
 8015faa:	d002      	beq.n	8015fb2 <RegionSetBandTxDone+0x20>
 8015fac:	2b05      	cmp	r3, #5
 8015fae:	d004      	beq.n	8015fba <RegionSetBandTxDone+0x28>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8015fb0:	e00b      	b.n	8015fca <RegionSetBandTxDone+0x38>
        AU915_SET_BAND_TX_DONE( );
 8015fb2:	6838      	ldr	r0, [r7, #0]
 8015fb4:	f000 fc9a 	bl	80168ec <RegionAU915SetBandTxDone>
 8015fb8:	e008      	b.n	8015fcc <RegionSetBandTxDone+0x3a>
        EU868_SET_BAND_TX_DONE( );
 8015fba:	6838      	ldr	r0, [r7, #0]
 8015fbc:	f002 fe10 	bl	8018be0 <RegionEU868SetBandTxDone>
 8015fc0:	e004      	b.n	8015fcc <RegionSetBandTxDone+0x3a>
        US915_SET_BAND_TX_DONE( );
 8015fc2:	6838      	ldr	r0, [r7, #0]
 8015fc4:	f003 ffa8 	bl	8019f18 <RegionUS915SetBandTxDone>
 8015fc8:	e000      	b.n	8015fcc <RegionSetBandTxDone+0x3a>
            return;
 8015fca:	bf00      	nop
        }
    }
}
 8015fcc:	3708      	adds	r7, #8
 8015fce:	46bd      	mov	sp, r7
 8015fd0:	bd80      	pop	{r7, pc}

08015fd2 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8015fd2:	b580      	push	{r7, lr}
 8015fd4:	b082      	sub	sp, #8
 8015fd6:	af00      	add	r7, sp, #0
 8015fd8:	4603      	mov	r3, r0
 8015fda:	6039      	str	r1, [r7, #0]
 8015fdc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015fde:	79fb      	ldrb	r3, [r7, #7]
 8015fe0:	2b08      	cmp	r3, #8
 8015fe2:	d00e      	beq.n	8016002 <RegionInitDefaults+0x30>
 8015fe4:	2b08      	cmp	r3, #8
 8015fe6:	dc10      	bgt.n	801600a <RegionInitDefaults+0x38>
 8015fe8:	2b01      	cmp	r3, #1
 8015fea:	d002      	beq.n	8015ff2 <RegionInitDefaults+0x20>
 8015fec:	2b05      	cmp	r3, #5
 8015fee:	d004      	beq.n	8015ffa <RegionInitDefaults+0x28>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8015ff0:	e00b      	b.n	801600a <RegionInitDefaults+0x38>
        AU915_INIT_DEFAULTS( );
 8015ff2:	6838      	ldr	r0, [r7, #0]
 8015ff4:	f000 fca6 	bl	8016944 <RegionAU915InitDefaults>
 8015ff8:	e008      	b.n	801600c <RegionInitDefaults+0x3a>
        EU868_INIT_DEFAULTS( );
 8015ffa:	6838      	ldr	r0, [r7, #0]
 8015ffc:	f002 fe1c 	bl	8018c38 <RegionEU868InitDefaults>
 8016000:	e004      	b.n	801600c <RegionInitDefaults+0x3a>
        US915_INIT_DEFAULTS( );
 8016002:	6838      	ldr	r0, [r7, #0]
 8016004:	f003 ffb4 	bl	8019f70 <RegionUS915InitDefaults>
 8016008:	e000      	b.n	801600c <RegionInitDefaults+0x3a>
            break;
 801600a:	bf00      	nop
        }
    }
}
 801600c:	bf00      	nop
 801600e:	3708      	adds	r7, #8
 8016010:	46bd      	mov	sp, r7
 8016012:	bd80      	pop	{r7, pc}

08016014 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016014:	b580      	push	{r7, lr}
 8016016:	b082      	sub	sp, #8
 8016018:	af00      	add	r7, sp, #0
 801601a:	4603      	mov	r3, r0
 801601c:	6039      	str	r1, [r7, #0]
 801601e:	71fb      	strb	r3, [r7, #7]
 8016020:	4613      	mov	r3, r2
 8016022:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8016024:	79fb      	ldrb	r3, [r7, #7]
 8016026:	2b08      	cmp	r3, #8
 8016028:	d014      	beq.n	8016054 <RegionVerify+0x40>
 801602a:	2b08      	cmp	r3, #8
 801602c:	dc19      	bgt.n	8016062 <RegionVerify+0x4e>
 801602e:	2b01      	cmp	r3, #1
 8016030:	d002      	beq.n	8016038 <RegionVerify+0x24>
 8016032:	2b05      	cmp	r3, #5
 8016034:	d007      	beq.n	8016046 <RegionVerify+0x32>
 8016036:	e014      	b.n	8016062 <RegionVerify+0x4e>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 8016038:	79bb      	ldrb	r3, [r7, #6]
 801603a:	4619      	mov	r1, r3
 801603c:	6838      	ldr	r0, [r7, #0]
 801603e:	f000 fdb3 	bl	8016ba8 <RegionAU915Verify>
 8016042:	4603      	mov	r3, r0
 8016044:	e00e      	b.n	8016064 <RegionVerify+0x50>
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8016046:	79bb      	ldrb	r3, [r7, #6]
 8016048:	4619      	mov	r1, r3
 801604a:	6838      	ldr	r0, [r7, #0]
 801604c:	f002 fe92 	bl	8018d74 <RegionEU868Verify>
 8016050:	4603      	mov	r3, r0
 8016052:	e007      	b.n	8016064 <RegionVerify+0x50>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8016054:	79bb      	ldrb	r3, [r7, #6]
 8016056:	4619      	mov	r1, r3
 8016058:	6838      	ldr	r0, [r7, #0]
 801605a:	f004 f8bb 	bl	801a1d4 <RegionUS915Verify>
 801605e:	4603      	mov	r3, r0
 8016060:	e000      	b.n	8016064 <RegionVerify+0x50>
        RU864_VERIFY( );
        default:
        {
            return false;
 8016062:	2300      	movs	r3, #0
        }
    }
}
 8016064:	4618      	mov	r0, r3
 8016066:	3708      	adds	r7, #8
 8016068:	46bd      	mov	sp, r7
 801606a:	bd80      	pop	{r7, pc}

0801606c <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 801606c:	b580      	push	{r7, lr}
 801606e:	b082      	sub	sp, #8
 8016070:	af00      	add	r7, sp, #0
 8016072:	4603      	mov	r3, r0
 8016074:	6039      	str	r1, [r7, #0]
 8016076:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016078:	79fb      	ldrb	r3, [r7, #7]
 801607a:	2b08      	cmp	r3, #8
 801607c:	d00e      	beq.n	801609c <RegionApplyCFList+0x30>
 801607e:	2b08      	cmp	r3, #8
 8016080:	dc10      	bgt.n	80160a4 <RegionApplyCFList+0x38>
 8016082:	2b01      	cmp	r3, #1
 8016084:	d002      	beq.n	801608c <RegionApplyCFList+0x20>
 8016086:	2b05      	cmp	r3, #5
 8016088:	d004      	beq.n	8016094 <RegionApplyCFList+0x28>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 801608a:	e00b      	b.n	80160a4 <RegionApplyCFList+0x38>
        AU915_APPLY_CF_LIST( );
 801608c:	6838      	ldr	r0, [r7, #0]
 801608e:	f000 fe19 	bl	8016cc4 <RegionAU915ApplyCFList>
 8016092:	e008      	b.n	80160a6 <RegionApplyCFList+0x3a>
        EU868_APPLY_CF_LIST( );
 8016094:	6838      	ldr	r0, [r7, #0]
 8016096:	f002 fee9 	bl	8018e6c <RegionEU868ApplyCFList>
 801609a:	e004      	b.n	80160a6 <RegionApplyCFList+0x3a>
        US915_APPLY_CF_LIST( );
 801609c:	6838      	ldr	r0, [r7, #0]
 801609e:	f004 f90f 	bl	801a2c0 <RegionUS915ApplyCFList>
 80160a2:	e000      	b.n	80160a6 <RegionApplyCFList+0x3a>
            break;
 80160a4:	bf00      	nop
        }
    }
}
 80160a6:	bf00      	nop
 80160a8:	3708      	adds	r7, #8
 80160aa:	46bd      	mov	sp, r7
 80160ac:	bd80      	pop	{r7, pc}

080160ae <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 80160ae:	b580      	push	{r7, lr}
 80160b0:	b082      	sub	sp, #8
 80160b2:	af00      	add	r7, sp, #0
 80160b4:	4603      	mov	r3, r0
 80160b6:	6039      	str	r1, [r7, #0]
 80160b8:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80160ba:	79fb      	ldrb	r3, [r7, #7]
 80160bc:	2b08      	cmp	r3, #8
 80160be:	d010      	beq.n	80160e2 <RegionChanMaskSet+0x34>
 80160c0:	2b08      	cmp	r3, #8
 80160c2:	dc13      	bgt.n	80160ec <RegionChanMaskSet+0x3e>
 80160c4:	2b01      	cmp	r3, #1
 80160c6:	d002      	beq.n	80160ce <RegionChanMaskSet+0x20>
 80160c8:	2b05      	cmp	r3, #5
 80160ca:	d005      	beq.n	80160d8 <RegionChanMaskSet+0x2a>
 80160cc:	e00e      	b.n	80160ec <RegionChanMaskSet+0x3e>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 80160ce:	6838      	ldr	r0, [r7, #0]
 80160d0:	f000 fe6a 	bl	8016da8 <RegionAU915ChanMaskSet>
 80160d4:	4603      	mov	r3, r0
 80160d6:	e00a      	b.n	80160ee <RegionChanMaskSet+0x40>
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 80160d8:	6838      	ldr	r0, [r7, #0]
 80160da:	f002 ff3b 	bl	8018f54 <RegionEU868ChanMaskSet>
 80160de:	4603      	mov	r3, r0
 80160e0:	e005      	b.n	80160ee <RegionChanMaskSet+0x40>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 80160e2:	6838      	ldr	r0, [r7, #0]
 80160e4:	f004 f95e 	bl	801a3a4 <RegionUS915ChanMaskSet>
 80160e8:	4603      	mov	r3, r0
 80160ea:	e000      	b.n	80160ee <RegionChanMaskSet+0x40>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 80160ec:	2300      	movs	r3, #0
        }
    }
}
 80160ee:	4618      	mov	r0, r3
 80160f0:	3708      	adds	r7, #8
 80160f2:	46bd      	mov	sp, r7
 80160f4:	bd80      	pop	{r7, pc}

080160f6 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80160f6:	b580      	push	{r7, lr}
 80160f8:	b082      	sub	sp, #8
 80160fa:	af00      	add	r7, sp, #0
 80160fc:	603b      	str	r3, [r7, #0]
 80160fe:	4603      	mov	r3, r0
 8016100:	71fb      	strb	r3, [r7, #7]
 8016102:	460b      	mov	r3, r1
 8016104:	71bb      	strb	r3, [r7, #6]
 8016106:	4613      	mov	r3, r2
 8016108:	717b      	strb	r3, [r7, #5]
    switch( region )
 801610a:	79fb      	ldrb	r3, [r7, #7]
 801610c:	2b08      	cmp	r3, #8
 801610e:	d016      	beq.n	801613e <RegionComputeRxWindowParameters+0x48>
 8016110:	2b08      	cmp	r3, #8
 8016112:	dc1c      	bgt.n	801614e <RegionComputeRxWindowParameters+0x58>
 8016114:	2b01      	cmp	r3, #1
 8016116:	d002      	beq.n	801611e <RegionComputeRxWindowParameters+0x28>
 8016118:	2b05      	cmp	r3, #5
 801611a:	d008      	beq.n	801612e <RegionComputeRxWindowParameters+0x38>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 801611c:	e017      	b.n	801614e <RegionComputeRxWindowParameters+0x58>
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 801611e:	7979      	ldrb	r1, [r7, #5]
 8016120:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8016124:	693b      	ldr	r3, [r7, #16]
 8016126:	683a      	ldr	r2, [r7, #0]
 8016128:	f000 fe96 	bl	8016e58 <RegionAU915ComputeRxWindowParameters>
 801612c:	e010      	b.n	8016150 <RegionComputeRxWindowParameters+0x5a>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 801612e:	7979      	ldrb	r1, [r7, #5]
 8016130:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8016134:	693b      	ldr	r3, [r7, #16]
 8016136:	683a      	ldr	r2, [r7, #0]
 8016138:	f002 ff36 	bl	8018fa8 <RegionEU868ComputeRxWindowParameters>
 801613c:	e008      	b.n	8016150 <RegionComputeRxWindowParameters+0x5a>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 801613e:	7979      	ldrb	r1, [r7, #5]
 8016140:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8016144:	693b      	ldr	r3, [r7, #16]
 8016146:	683a      	ldr	r2, [r7, #0]
 8016148:	f004 f994 	bl	801a474 <RegionUS915ComputeRxWindowParameters>
 801614c:	e000      	b.n	8016150 <RegionComputeRxWindowParameters+0x5a>
            break;
 801614e:	bf00      	nop
        }
    }
}
 8016150:	bf00      	nop
 8016152:	3708      	adds	r7, #8
 8016154:	46bd      	mov	sp, r7
 8016156:	bd80      	pop	{r7, pc}

08016158 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8016158:	b580      	push	{r7, lr}
 801615a:	b084      	sub	sp, #16
 801615c:	af00      	add	r7, sp, #0
 801615e:	4603      	mov	r3, r0
 8016160:	60b9      	str	r1, [r7, #8]
 8016162:	607a      	str	r2, [r7, #4]
 8016164:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016166:	7bfb      	ldrb	r3, [r7, #15]
 8016168:	2b08      	cmp	r3, #8
 801616a:	d012      	beq.n	8016192 <RegionRxConfig+0x3a>
 801616c:	2b08      	cmp	r3, #8
 801616e:	dc16      	bgt.n	801619e <RegionRxConfig+0x46>
 8016170:	2b01      	cmp	r3, #1
 8016172:	d002      	beq.n	801617a <RegionRxConfig+0x22>
 8016174:	2b05      	cmp	r3, #5
 8016176:	d006      	beq.n	8016186 <RegionRxConfig+0x2e>
 8016178:	e011      	b.n	801619e <RegionRxConfig+0x46>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 801617a:	6879      	ldr	r1, [r7, #4]
 801617c:	68b8      	ldr	r0, [r7, #8]
 801617e:	f000 feb5 	bl	8016eec <RegionAU915RxConfig>
 8016182:	4603      	mov	r3, r0
 8016184:	e00c      	b.n	80161a0 <RegionRxConfig+0x48>
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8016186:	6879      	ldr	r1, [r7, #4]
 8016188:	68b8      	ldr	r0, [r7, #8]
 801618a:	f002 ff67 	bl	801905c <RegionEU868RxConfig>
 801618e:	4603      	mov	r3, r0
 8016190:	e006      	b.n	80161a0 <RegionRxConfig+0x48>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8016192:	6879      	ldr	r1, [r7, #4]
 8016194:	68b8      	ldr	r0, [r7, #8]
 8016196:	f004 f9b7 	bl	801a508 <RegionUS915RxConfig>
 801619a:	4603      	mov	r3, r0
 801619c:	e000      	b.n	80161a0 <RegionRxConfig+0x48>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 801619e:	2300      	movs	r3, #0
        }
    }
}
 80161a0:	4618      	mov	r0, r3
 80161a2:	3710      	adds	r7, #16
 80161a4:	46bd      	mov	sp, r7
 80161a6:	bd80      	pop	{r7, pc}

080161a8 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80161a8:	b580      	push	{r7, lr}
 80161aa:	b084      	sub	sp, #16
 80161ac:	af00      	add	r7, sp, #0
 80161ae:	60b9      	str	r1, [r7, #8]
 80161b0:	607a      	str	r2, [r7, #4]
 80161b2:	603b      	str	r3, [r7, #0]
 80161b4:	4603      	mov	r3, r0
 80161b6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80161b8:	7bfb      	ldrb	r3, [r7, #15]
 80161ba:	2b08      	cmp	r3, #8
 80161bc:	d014      	beq.n	80161e8 <RegionTxConfig+0x40>
 80161be:	2b08      	cmp	r3, #8
 80161c0:	dc19      	bgt.n	80161f6 <RegionTxConfig+0x4e>
 80161c2:	2b01      	cmp	r3, #1
 80161c4:	d002      	beq.n	80161cc <RegionTxConfig+0x24>
 80161c6:	2b05      	cmp	r3, #5
 80161c8:	d007      	beq.n	80161da <RegionTxConfig+0x32>
 80161ca:	e014      	b.n	80161f6 <RegionTxConfig+0x4e>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 80161cc:	683a      	ldr	r2, [r7, #0]
 80161ce:	6879      	ldr	r1, [r7, #4]
 80161d0:	68b8      	ldr	r0, [r7, #8]
 80161d2:	f000 ff0f 	bl	8016ff4 <RegionAU915TxConfig>
 80161d6:	4603      	mov	r3, r0
 80161d8:	e00e      	b.n	80161f8 <RegionTxConfig+0x50>
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 80161da:	683a      	ldr	r2, [r7, #0]
 80161dc:	6879      	ldr	r1, [r7, #4]
 80161de:	68b8      	ldr	r0, [r7, #8]
 80161e0:	f003 f80c 	bl	80191fc <RegionEU868TxConfig>
 80161e4:	4603      	mov	r3, r0
 80161e6:	e007      	b.n	80161f8 <RegionTxConfig+0x50>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 80161e8:	683a      	ldr	r2, [r7, #0]
 80161ea:	6879      	ldr	r1, [r7, #4]
 80161ec:	68b8      	ldr	r0, [r7, #8]
 80161ee:	f004 fa0f 	bl	801a610 <RegionUS915TxConfig>
 80161f2:	4603      	mov	r3, r0
 80161f4:	e000      	b.n	80161f8 <RegionTxConfig+0x50>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 80161f6:	2300      	movs	r3, #0
        }
    }
}
 80161f8:	4618      	mov	r0, r3
 80161fa:	3710      	adds	r7, #16
 80161fc:	46bd      	mov	sp, r7
 80161fe:	bd80      	pop	{r7, pc}

08016200 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8016200:	b580      	push	{r7, lr}
 8016202:	b086      	sub	sp, #24
 8016204:	af02      	add	r7, sp, #8
 8016206:	60b9      	str	r1, [r7, #8]
 8016208:	607a      	str	r2, [r7, #4]
 801620a:	603b      	str	r3, [r7, #0]
 801620c:	4603      	mov	r3, r0
 801620e:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016210:	7bfb      	ldrb	r3, [r7, #15]
 8016212:	2b08      	cmp	r3, #8
 8016214:	d01a      	beq.n	801624c <RegionLinkAdrReq+0x4c>
 8016216:	2b08      	cmp	r3, #8
 8016218:	dc22      	bgt.n	8016260 <RegionLinkAdrReq+0x60>
 801621a:	2b01      	cmp	r3, #1
 801621c:	d002      	beq.n	8016224 <RegionLinkAdrReq+0x24>
 801621e:	2b05      	cmp	r3, #5
 8016220:	d00a      	beq.n	8016238 <RegionLinkAdrReq+0x38>
 8016222:	e01d      	b.n	8016260 <RegionLinkAdrReq+0x60>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 8016224:	69fb      	ldr	r3, [r7, #28]
 8016226:	9300      	str	r3, [sp, #0]
 8016228:	69bb      	ldr	r3, [r7, #24]
 801622a:	683a      	ldr	r2, [r7, #0]
 801622c:	6879      	ldr	r1, [r7, #4]
 801622e:	68b8      	ldr	r0, [r7, #8]
 8016230:	f000 ff84 	bl	801713c <RegionAU915LinkAdrReq>
 8016234:	4603      	mov	r3, r0
 8016236:	e014      	b.n	8016262 <RegionLinkAdrReq+0x62>
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8016238:	69fb      	ldr	r3, [r7, #28]
 801623a:	9300      	str	r3, [sp, #0]
 801623c:	69bb      	ldr	r3, [r7, #24]
 801623e:	683a      	ldr	r2, [r7, #0]
 8016240:	6879      	ldr	r1, [r7, #4]
 8016242:	68b8      	ldr	r0, [r7, #8]
 8016244:	f003 f8aa 	bl	801939c <RegionEU868LinkAdrReq>
 8016248:	4603      	mov	r3, r0
 801624a:	e00a      	b.n	8016262 <RegionLinkAdrReq+0x62>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 801624c:	69fb      	ldr	r3, [r7, #28]
 801624e:	9300      	str	r3, [sp, #0]
 8016250:	69bb      	ldr	r3, [r7, #24]
 8016252:	683a      	ldr	r2, [r7, #0]
 8016254:	6879      	ldr	r1, [r7, #4]
 8016256:	68b8      	ldr	r0, [r7, #8]
 8016258:	f004 fa84 	bl	801a764 <RegionUS915LinkAdrReq>
 801625c:	4603      	mov	r3, r0
 801625e:	e000      	b.n	8016262 <RegionLinkAdrReq+0x62>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8016260:	2300      	movs	r3, #0
        }
    }
}
 8016262:	4618      	mov	r0, r3
 8016264:	3710      	adds	r7, #16
 8016266:	46bd      	mov	sp, r7
 8016268:	bd80      	pop	{r7, pc}

0801626a <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 801626a:	b580      	push	{r7, lr}
 801626c:	b082      	sub	sp, #8
 801626e:	af00      	add	r7, sp, #0
 8016270:	4603      	mov	r3, r0
 8016272:	6039      	str	r1, [r7, #0]
 8016274:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016276:	79fb      	ldrb	r3, [r7, #7]
 8016278:	2b08      	cmp	r3, #8
 801627a:	d010      	beq.n	801629e <RegionRxParamSetupReq+0x34>
 801627c:	2b08      	cmp	r3, #8
 801627e:	dc13      	bgt.n	80162a8 <RegionRxParamSetupReq+0x3e>
 8016280:	2b01      	cmp	r3, #1
 8016282:	d002      	beq.n	801628a <RegionRxParamSetupReq+0x20>
 8016284:	2b05      	cmp	r3, #5
 8016286:	d005      	beq.n	8016294 <RegionRxParamSetupReq+0x2a>
 8016288:	e00e      	b.n	80162a8 <RegionRxParamSetupReq+0x3e>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 801628a:	6838      	ldr	r0, [r7, #0]
 801628c:	f001 f970 	bl	8017570 <RegionAU915RxParamSetupReq>
 8016290:	4603      	mov	r3, r0
 8016292:	e00a      	b.n	80162aa <RegionRxParamSetupReq+0x40>
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8016294:	6838      	ldr	r0, [r7, #0]
 8016296:	f003 f9a3 	bl	80195e0 <RegionEU868RxParamSetupReq>
 801629a:	4603      	mov	r3, r0
 801629c:	e005      	b.n	80162aa <RegionRxParamSetupReq+0x40>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 801629e:	6838      	ldr	r0, [r7, #0]
 80162a0:	f004 fc7a 	bl	801ab98 <RegionUS915RxParamSetupReq>
 80162a4:	4603      	mov	r3, r0
 80162a6:	e000      	b.n	80162aa <RegionRxParamSetupReq+0x40>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 80162a8:	2300      	movs	r3, #0
        }
    }
}
 80162aa:	4618      	mov	r0, r3
 80162ac:	3708      	adds	r7, #8
 80162ae:	46bd      	mov	sp, r7
 80162b0:	bd80      	pop	{r7, pc}

080162b2 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 80162b2:	b580      	push	{r7, lr}
 80162b4:	b082      	sub	sp, #8
 80162b6:	af00      	add	r7, sp, #0
 80162b8:	4603      	mov	r3, r0
 80162ba:	6039      	str	r1, [r7, #0]
 80162bc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80162be:	79fb      	ldrb	r3, [r7, #7]
 80162c0:	2b08      	cmp	r3, #8
 80162c2:	d010      	beq.n	80162e6 <RegionNewChannelReq+0x34>
 80162c4:	2b08      	cmp	r3, #8
 80162c6:	dc13      	bgt.n	80162f0 <RegionNewChannelReq+0x3e>
 80162c8:	2b01      	cmp	r3, #1
 80162ca:	d002      	beq.n	80162d2 <RegionNewChannelReq+0x20>
 80162cc:	2b05      	cmp	r3, #5
 80162ce:	d005      	beq.n	80162dc <RegionNewChannelReq+0x2a>
 80162d0:	e00e      	b.n	80162f0 <RegionNewChannelReq+0x3e>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 80162d2:	6838      	ldr	r0, [r7, #0]
 80162d4:	f001 f992 	bl	80175fc <RegionAU915NewChannelReq>
 80162d8:	4603      	mov	r3, r0
 80162da:	e00a      	b.n	80162f2 <RegionNewChannelReq+0x40>
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 80162dc:	6838      	ldr	r0, [r7, #0]
 80162de:	f003 f9bd 	bl	801965c <RegionEU868NewChannelReq>
 80162e2:	4603      	mov	r3, r0
 80162e4:	e005      	b.n	80162f2 <RegionNewChannelReq+0x40>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 80162e6:	6838      	ldr	r0, [r7, #0]
 80162e8:	f004 fca2 	bl	801ac30 <RegionUS915NewChannelReq>
 80162ec:	4603      	mov	r3, r0
 80162ee:	e000      	b.n	80162f2 <RegionNewChannelReq+0x40>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 80162f0:	2300      	movs	r3, #0
        }
    }
}
 80162f2:	4618      	mov	r0, r3
 80162f4:	3708      	adds	r7, #8
 80162f6:	46bd      	mov	sp, r7
 80162f8:	bd80      	pop	{r7, pc}

080162fa <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 80162fa:	b580      	push	{r7, lr}
 80162fc:	b082      	sub	sp, #8
 80162fe:	af00      	add	r7, sp, #0
 8016300:	4603      	mov	r3, r0
 8016302:	6039      	str	r1, [r7, #0]
 8016304:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016306:	79fb      	ldrb	r3, [r7, #7]
 8016308:	2b08      	cmp	r3, #8
 801630a:	d010      	beq.n	801632e <RegionTxParamSetupReq+0x34>
 801630c:	2b08      	cmp	r3, #8
 801630e:	dc13      	bgt.n	8016338 <RegionTxParamSetupReq+0x3e>
 8016310:	2b01      	cmp	r3, #1
 8016312:	d002      	beq.n	801631a <RegionTxParamSetupReq+0x20>
 8016314:	2b05      	cmp	r3, #5
 8016316:	d005      	beq.n	8016324 <RegionTxParamSetupReq+0x2a>
 8016318:	e00e      	b.n	8016338 <RegionTxParamSetupReq+0x3e>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 801631a:	6838      	ldr	r0, [r7, #0]
 801631c:	f001 f979 	bl	8017612 <RegionAU915TxParamSetupReq>
 8016320:	4603      	mov	r3, r0
 8016322:	e00a      	b.n	801633a <RegionTxParamSetupReq+0x40>
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8016324:	6838      	ldr	r0, [r7, #0]
 8016326:	f003 f9f7 	bl	8019718 <RegionEU868TxParamSetupReq>
 801632a:	4603      	mov	r3, r0
 801632c:	e005      	b.n	801633a <RegionTxParamSetupReq+0x40>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 801632e:	6838      	ldr	r0, [r7, #0]
 8016330:	f004 fc89 	bl	801ac46 <RegionUS915TxParamSetupReq>
 8016334:	4603      	mov	r3, r0
 8016336:	e000      	b.n	801633a <RegionTxParamSetupReq+0x40>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8016338:	2300      	movs	r3, #0
        }
    }
}
 801633a:	4618      	mov	r0, r3
 801633c:	3708      	adds	r7, #8
 801633e:	46bd      	mov	sp, r7
 8016340:	bd80      	pop	{r7, pc}

08016342 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8016342:	b580      	push	{r7, lr}
 8016344:	b082      	sub	sp, #8
 8016346:	af00      	add	r7, sp, #0
 8016348:	4603      	mov	r3, r0
 801634a:	6039      	str	r1, [r7, #0]
 801634c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801634e:	79fb      	ldrb	r3, [r7, #7]
 8016350:	2b08      	cmp	r3, #8
 8016352:	d010      	beq.n	8016376 <RegionDlChannelReq+0x34>
 8016354:	2b08      	cmp	r3, #8
 8016356:	dc13      	bgt.n	8016380 <RegionDlChannelReq+0x3e>
 8016358:	2b01      	cmp	r3, #1
 801635a:	d002      	beq.n	8016362 <RegionDlChannelReq+0x20>
 801635c:	2b05      	cmp	r3, #5
 801635e:	d005      	beq.n	801636c <RegionDlChannelReq+0x2a>
 8016360:	e00e      	b.n	8016380 <RegionDlChannelReq+0x3e>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 8016362:	6838      	ldr	r0, [r7, #0]
 8016364:	f001 f95f 	bl	8017626 <RegionAU915DlChannelReq>
 8016368:	4603      	mov	r3, r0
 801636a:	e00a      	b.n	8016382 <RegionDlChannelReq+0x40>
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 801636c:	6838      	ldr	r0, [r7, #0]
 801636e:	f003 f9df 	bl	8019730 <RegionEU868DlChannelReq>
 8016372:	4603      	mov	r3, r0
 8016374:	e005      	b.n	8016382 <RegionDlChannelReq+0x40>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8016376:	6838      	ldr	r0, [r7, #0]
 8016378:	f004 fc70 	bl	801ac5c <RegionUS915DlChannelReq>
 801637c:	4603      	mov	r3, r0
 801637e:	e000      	b.n	8016382 <RegionDlChannelReq+0x40>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8016380:	2300      	movs	r3, #0
        }
    }
}
 8016382:	4618      	mov	r0, r3
 8016384:	3708      	adds	r7, #8
 8016386:	46bd      	mov	sp, r7
 8016388:	bd80      	pop	{r7, pc}

0801638a <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 801638a:	b580      	push	{r7, lr}
 801638c:	b082      	sub	sp, #8
 801638e:	af00      	add	r7, sp, #0
 8016390:	4603      	mov	r3, r0
 8016392:	71fb      	strb	r3, [r7, #7]
 8016394:	460b      	mov	r3, r1
 8016396:	71bb      	strb	r3, [r7, #6]
 8016398:	4613      	mov	r3, r2
 801639a:	717b      	strb	r3, [r7, #5]
    switch( region )
 801639c:	79fb      	ldrb	r3, [r7, #7]
 801639e:	2b08      	cmp	r3, #8
 80163a0:	d018      	beq.n	80163d4 <RegionAlternateDr+0x4a>
 80163a2:	2b08      	cmp	r3, #8
 80163a4:	dc1f      	bgt.n	80163e6 <RegionAlternateDr+0x5c>
 80163a6:	2b01      	cmp	r3, #1
 80163a8:	d002      	beq.n	80163b0 <RegionAlternateDr+0x26>
 80163aa:	2b05      	cmp	r3, #5
 80163ac:	d009      	beq.n	80163c2 <RegionAlternateDr+0x38>
 80163ae:	e01a      	b.n	80163e6 <RegionAlternateDr+0x5c>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 80163b0:	797a      	ldrb	r2, [r7, #5]
 80163b2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80163b6:	4611      	mov	r1, r2
 80163b8:	4618      	mov	r0, r3
 80163ba:	f001 f93f 	bl	801763c <RegionAU915AlternateDr>
 80163be:	4603      	mov	r3, r0
 80163c0:	e012      	b.n	80163e8 <RegionAlternateDr+0x5e>
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 80163c2:	797a      	ldrb	r2, [r7, #5]
 80163c4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80163c8:	4611      	mov	r1, r2
 80163ca:	4618      	mov	r0, r3
 80163cc:	f003 f9fa 	bl	80197c4 <RegionEU868AlternateDr>
 80163d0:	4603      	mov	r3, r0
 80163d2:	e009      	b.n	80163e8 <RegionAlternateDr+0x5e>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 80163d4:	797a      	ldrb	r2, [r7, #5]
 80163d6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80163da:	4611      	mov	r1, r2
 80163dc:	4618      	mov	r0, r3
 80163de:	f004 fc49 	bl	801ac74 <RegionUS915AlternateDr>
 80163e2:	4603      	mov	r3, r0
 80163e4:	e000      	b.n	80163e8 <RegionAlternateDr+0x5e>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 80163e6:	2300      	movs	r3, #0
        }
    }
}
 80163e8:	4618      	mov	r0, r3
 80163ea:	3708      	adds	r7, #8
 80163ec:	46bd      	mov	sp, r7
 80163ee:	bd80      	pop	{r7, pc}

080163f0 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80163f0:	b580      	push	{r7, lr}
 80163f2:	b084      	sub	sp, #16
 80163f4:	af00      	add	r7, sp, #0
 80163f6:	60b9      	str	r1, [r7, #8]
 80163f8:	607a      	str	r2, [r7, #4]
 80163fa:	603b      	str	r3, [r7, #0]
 80163fc:	4603      	mov	r3, r0
 80163fe:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016400:	7bfb      	ldrb	r3, [r7, #15]
 8016402:	2b08      	cmp	r3, #8
 8016404:	d016      	beq.n	8016434 <RegionNextChannel+0x44>
 8016406:	2b08      	cmp	r3, #8
 8016408:	dc1c      	bgt.n	8016444 <RegionNextChannel+0x54>
 801640a:	2b01      	cmp	r3, #1
 801640c:	d002      	beq.n	8016414 <RegionNextChannel+0x24>
 801640e:	2b05      	cmp	r3, #5
 8016410:	d008      	beq.n	8016424 <RegionNextChannel+0x34>
 8016412:	e017      	b.n	8016444 <RegionNextChannel+0x54>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 8016414:	69bb      	ldr	r3, [r7, #24]
 8016416:	683a      	ldr	r2, [r7, #0]
 8016418:	6879      	ldr	r1, [r7, #4]
 801641a:	68b8      	ldr	r0, [r7, #8]
 801641c:	f001 f944 	bl	80176a8 <RegionAU915NextChannel>
 8016420:	4603      	mov	r3, r0
 8016422:	e010      	b.n	8016446 <RegionNextChannel+0x56>
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8016424:	69bb      	ldr	r3, [r7, #24]
 8016426:	683a      	ldr	r2, [r7, #0]
 8016428:	6879      	ldr	r1, [r7, #4]
 801642a:	68b8      	ldr	r0, [r7, #8]
 801642c:	f003 f9da 	bl	80197e4 <RegionEU868NextChannel>
 8016430:	4603      	mov	r3, r0
 8016432:	e008      	b.n	8016446 <RegionNextChannel+0x56>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8016434:	69bb      	ldr	r3, [r7, #24]
 8016436:	683a      	ldr	r2, [r7, #0]
 8016438:	6879      	ldr	r1, [r7, #4]
 801643a:	68b8      	ldr	r0, [r7, #8]
 801643c:	f004 fc50 	bl	801ace0 <RegionUS915NextChannel>
 8016440:	4603      	mov	r3, r0
 8016442:	e000      	b.n	8016446 <RegionNextChannel+0x56>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8016444:	2309      	movs	r3, #9
        }
    }
}
 8016446:	4618      	mov	r0, r3
 8016448:	3710      	adds	r7, #16
 801644a:	46bd      	mov	sp, r7
 801644c:	bd80      	pop	{r7, pc}

0801644e <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801644e:	b590      	push	{r4, r7, lr}
 8016450:	b083      	sub	sp, #12
 8016452:	af00      	add	r7, sp, #0
 8016454:	4604      	mov	r4, r0
 8016456:	4608      	mov	r0, r1
 8016458:	4611      	mov	r1, r2
 801645a:	461a      	mov	r2, r3
 801645c:	4623      	mov	r3, r4
 801645e:	71fb      	strb	r3, [r7, #7]
 8016460:	4603      	mov	r3, r0
 8016462:	71bb      	strb	r3, [r7, #6]
 8016464:	460b      	mov	r3, r1
 8016466:	717b      	strb	r3, [r7, #5]
 8016468:	4613      	mov	r3, r2
 801646a:	713b      	strb	r3, [r7, #4]
    switch( region )
 801646c:	79fb      	ldrb	r3, [r7, #7]
 801646e:	2b08      	cmp	r3, #8
 8016470:	d01a      	beq.n	80164a8 <RegionApplyDrOffset+0x5a>
 8016472:	2b08      	cmp	r3, #8
 8016474:	dc22      	bgt.n	80164bc <RegionApplyDrOffset+0x6e>
 8016476:	2b01      	cmp	r3, #1
 8016478:	d002      	beq.n	8016480 <RegionApplyDrOffset+0x32>
 801647a:	2b05      	cmp	r3, #5
 801647c:	d00a      	beq.n	8016494 <RegionApplyDrOffset+0x46>
 801647e:	e01d      	b.n	80164bc <RegionApplyDrOffset+0x6e>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 8016480:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8016484:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8016488:	79bb      	ldrb	r3, [r7, #6]
 801648a:	4618      	mov	r0, r3
 801648c:	f001 f9fa 	bl	8017884 <RegionAU915ApplyDrOffset>
 8016490:	4603      	mov	r3, r0
 8016492:	e014      	b.n	80164be <RegionApplyDrOffset+0x70>
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8016494:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8016498:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801649c:	79bb      	ldrb	r3, [r7, #6]
 801649e:	4618      	mov	r0, r3
 80164a0:	f003 fb1a 	bl	8019ad8 <RegionEU868ApplyDrOffset>
 80164a4:	4603      	mov	r3, r0
 80164a6:	e00a      	b.n	80164be <RegionApplyDrOffset+0x70>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 80164a8:	f997 2004 	ldrsb.w	r2, [r7, #4]
 80164ac:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80164b0:	79bb      	ldrb	r3, [r7, #6]
 80164b2:	4618      	mov	r0, r3
 80164b4:	f004 fd02 	bl	801aebc <RegionUS915ApplyDrOffset>
 80164b8:	4603      	mov	r3, r0
 80164ba:	e000      	b.n	80164be <RegionApplyDrOffset+0x70>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 80164bc:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 80164be:	4618      	mov	r0, r3
 80164c0:	370c      	adds	r7, #12
 80164c2:	46bd      	mov	sp, r7
 80164c4:	bd90      	pop	{r4, r7, pc}
	...

080164c8 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 80164c8:	b480      	push	{r7}
 80164ca:	b083      	sub	sp, #12
 80164cc:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 80164ce:	4b04      	ldr	r3, [pc, #16]	@ (80164e0 <RegionGetVersion+0x18>)
 80164d0:	607b      	str	r3, [r7, #4]

    return version;
 80164d2:	687b      	ldr	r3, [r7, #4]
}
 80164d4:	4618      	mov	r0, r3
 80164d6:	370c      	adds	r7, #12
 80164d8:	46bd      	mov	sp, r7
 80164da:	bc80      	pop	{r7}
 80164dc:	4770      	bx	lr
 80164de:	bf00      	nop
 80164e0:	02010003 	.word	0x02010003

080164e4 <VerifyRfFreq>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static bool VerifyRfFreq( uint32_t freq )
{
 80164e4:	b580      	push	{r7, lr}
 80164e6:	b082      	sub	sp, #8
 80164e8:	af00      	add	r7, sp, #0
 80164ea:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80164ec:	4b18      	ldr	r3, [pc, #96]	@ (8016550 <VerifyRfFreq+0x6c>)
 80164ee:	6a1b      	ldr	r3, [r3, #32]
 80164f0:	6878      	ldr	r0, [r7, #4]
 80164f2:	4798      	blx	r3
 80164f4:	4603      	mov	r3, r0
 80164f6:	f083 0301 	eor.w	r3, r3, #1
 80164fa:	b2db      	uxtb	r3, r3
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	d001      	beq.n	8016504 <VerifyRfFreq+0x20>
    {
        return false;
 8016500:	2300      	movs	r3, #0
 8016502:	e021      	b.n	8016548 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	4a13      	ldr	r2, [pc, #76]	@ (8016554 <VerifyRfFreq+0x70>)
 8016508:	4293      	cmp	r3, r2
 801650a:	d910      	bls.n	801652e <VerifyRfFreq+0x4a>
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	4a12      	ldr	r2, [pc, #72]	@ (8016558 <VerifyRfFreq+0x74>)
 8016510:	4293      	cmp	r3, r2
 8016512:	d80c      	bhi.n	801652e <VerifyRfFreq+0x4a>
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8016514:	687a      	ldr	r2, [r7, #4]
 8016516:	4b11      	ldr	r3, [pc, #68]	@ (801655c <VerifyRfFreq+0x78>)
 8016518:	4413      	add	r3, r2
 801651a:	4a11      	ldr	r2, [pc, #68]	@ (8016560 <VerifyRfFreq+0x7c>)
 801651c:	fba2 1203 	umull	r1, r2, r2, r3
 8016520:	0c92      	lsrs	r2, r2, #18
 8016522:	4910      	ldr	r1, [pc, #64]	@ (8016564 <VerifyRfFreq+0x80>)
 8016524:	fb01 f202 	mul.w	r2, r1, r2
 8016528:	1a9a      	subs	r2, r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 801652a:	2a00      	cmp	r2, #0
 801652c:	d001      	beq.n	8016532 <VerifyRfFreq+0x4e>
    {
        return false;
 801652e:	2300      	movs	r3, #0
 8016530:	e00a      	b.n	8016548 <VerifyRfFreq+0x64>
    }

    // Tx frequencies for 125kHz
    // Also includes the range for 500kHz channels
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
 8016532:	687b      	ldr	r3, [r7, #4]
 8016534:	4a0c      	ldr	r2, [pc, #48]	@ (8016568 <VerifyRfFreq+0x84>)
 8016536:	4293      	cmp	r3, r2
 8016538:	d903      	bls.n	8016542 <VerifyRfFreq+0x5e>
 801653a:	687b      	ldr	r3, [r7, #4]
 801653c:	4a0b      	ldr	r2, [pc, #44]	@ (801656c <VerifyRfFreq+0x88>)
 801653e:	4293      	cmp	r3, r2
 8016540:	d901      	bls.n	8016546 <VerifyRfFreq+0x62>
    {
        return false;
 8016542:	2300      	movs	r3, #0
 8016544:	e000      	b.n	8016548 <VerifyRfFreq+0x64>
    }
    return true;
 8016546:	2301      	movs	r3, #1
}
 8016548:	4618      	mov	r0, r3
 801654a:	3708      	adds	r7, #8
 801654c:	46bd      	mov	sp, r7
 801654e:	bd80      	pop	{r7, pc}
 8016550:	08023b7c 	.word	0x08023b7c
 8016554:	3708709f 	.word	0x3708709f
 8016558:	374886e0 	.word	0x374886e0
 801655c:	c8f78f60 	.word	0xc8f78f60
 8016560:	6fd91d85 	.word	0x6fd91d85
 8016564:	000927c0 	.word	0x000927c0
 8016568:	368cd7ff 	.word	0x368cd7ff
 801656c:	374d1ac0 	.word	0x374d1ac0

08016570 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8016570:	b590      	push	{r4, r7, lr}
 8016572:	b089      	sub	sp, #36	@ 0x24
 8016574:	af04      	add	r7, sp, #16
 8016576:	4603      	mov	r3, r0
 8016578:	460a      	mov	r2, r1
 801657a:	71fb      	strb	r3, [r7, #7]
 801657c:	4613      	mov	r3, r2
 801657e:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAU915[datarate];
 8016580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016584:	4a0f      	ldr	r2, [pc, #60]	@ (80165c4 <GetTimeOnAir+0x54>)
 8016586:	5cd3      	ldrb	r3, [r2, r3]
 8016588:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAU915 );
 801658a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801658e:	490e      	ldr	r1, [pc, #56]	@ (80165c8 <GetTimeOnAir+0x58>)
 8016590:	4618      	mov	r0, r3
 8016592:	f002 f8b1 	bl	80186f8 <RegionCommonGetBandwidth>
 8016596:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8016598:	4b0c      	ldr	r3, [pc, #48]	@ (80165cc <GetTimeOnAir+0x5c>)
 801659a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801659c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80165a0:	88bb      	ldrh	r3, [r7, #4]
 80165a2:	b2db      	uxtb	r3, r3
 80165a4:	2101      	movs	r1, #1
 80165a6:	9103      	str	r1, [sp, #12]
 80165a8:	9302      	str	r3, [sp, #8]
 80165aa:	2300      	movs	r3, #0
 80165ac:	9301      	str	r3, [sp, #4]
 80165ae:	2308      	movs	r3, #8
 80165b0:	9300      	str	r3, [sp, #0]
 80165b2:	2301      	movs	r3, #1
 80165b4:	68b9      	ldr	r1, [r7, #8]
 80165b6:	2001      	movs	r0, #1
 80165b8:	47a0      	blx	r4
 80165ba:	4603      	mov	r3, r0
}
 80165bc:	4618      	mov	r0, r3
 80165be:	3714      	adds	r7, #20
 80165c0:	46bd      	mov	sp, r7
 80165c2:	bd90      	pop	{r4, r7, pc}
 80165c4:	08023a04 	.word	0x08023a04
 80165c8:	08023a14 	.word	0x08023a14
 80165cc:	08023b7c 	.word	0x08023b7c

080165d0 <RegionAU915GetPhyParam>:
#endif /* REGION_AU915 */

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 80165d0:	b580      	push	{r7, lr}
 80165d2:	b088      	sub	sp, #32
 80165d4:	af00      	add	r7, sp, #0
 80165d6:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 80165d8:	2300      	movs	r3, #0
 80165da:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AU915 )
    switch( getPhy->Attribute )
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	781b      	ldrb	r3, [r3, #0]
 80165e0:	3b01      	subs	r3, #1
 80165e2:	2b37      	cmp	r3, #55	@ 0x37
 80165e4:	f200 8161 	bhi.w	80168aa <RegionAU915GetPhyParam+0x2da>
 80165e8:	a201      	add	r2, pc, #4	@ (adr r2, 80165f0 <RegionAU915GetPhyParam+0x20>)
 80165ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80165ee:	bf00      	nop
 80165f0:	080166d1 	.word	0x080166d1
 80165f4:	080166e5 	.word	0x080166e5
 80165f8:	080168ab 	.word	0x080168ab
 80165fc:	080168ab 	.word	0x080168ab
 8016600:	080168ab 	.word	0x080168ab
 8016604:	080166f9 	.word	0x080166f9
 8016608:	080168ab 	.word	0x080168ab
 801660c:	0801673f 	.word	0x0801673f
 8016610:	080168ab 	.word	0x080168ab
 8016614:	08016745 	.word	0x08016745
 8016618:	0801674b 	.word	0x0801674b
 801661c:	08016751 	.word	0x08016751
 8016620:	08016757 	.word	0x08016757
 8016624:	0801677f 	.word	0x0801677f
 8016628:	080167a7 	.word	0x080167a7
 801662c:	080167ad 	.word	0x080167ad
 8016630:	080167b5 	.word	0x080167b5
 8016634:	080167bd 	.word	0x080167bd
 8016638:	080167c5 	.word	0x080167c5
 801663c:	080167cd 	.word	0x080167cd
 8016640:	080167d5 	.word	0x080167d5
 8016644:	080167e9 	.word	0x080167e9
 8016648:	080167ef 	.word	0x080167ef
 801664c:	080167f5 	.word	0x080167f5
 8016650:	080167fb 	.word	0x080167fb
 8016654:	08016807 	.word	0x08016807
 8016658:	08016813 	.word	0x08016813
 801665c:	08016819 	.word	0x08016819
 8016660:	08016821 	.word	0x08016821
 8016664:	08016827 	.word	0x08016827
 8016668:	0801682d 	.word	0x0801682d
 801666c:	08016833 	.word	0x08016833
 8016670:	080166ff 	.word	0x080166ff
 8016674:	080168ab 	.word	0x080168ab
 8016678:	080168ab 	.word	0x080168ab
 801667c:	080168ab 	.word	0x080168ab
 8016680:	080168ab 	.word	0x080168ab
 8016684:	080168ab 	.word	0x080168ab
 8016688:	080168ab 	.word	0x080168ab
 801668c:	080168ab 	.word	0x080168ab
 8016690:	080168ab 	.word	0x080168ab
 8016694:	080168ab 	.word	0x080168ab
 8016698:	080168ab 	.word	0x080168ab
 801669c:	080168ab 	.word	0x080168ab
 80166a0:	080168ab 	.word	0x080168ab
 80166a4:	080168ab 	.word	0x080168ab
 80166a8:	08016839 	.word	0x08016839
 80166ac:	0801684d 	.word	0x0801684d
 80166b0:	0801685b 	.word	0x0801685b
 80166b4:	08016861 	.word	0x08016861
 80166b8:	080168ab 	.word	0x080168ab
 80166bc:	08016867 	.word	0x08016867
 80166c0:	0801687b 	.word	0x0801687b
 80166c4:	08016881 	.word	0x08016881
 80166c8:	08016887 	.word	0x08016887
 80166cc:	08016897 	.word	0x08016897
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	78db      	ldrb	r3, [r3, #3]
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d102      	bne.n	80166de <RegionAU915GetPhyParam+0x10e>
            {
                phyParam.Value = AU915_RX_MIN_DATARATE;
 80166d8:	2308      	movs	r3, #8
 80166da:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 80166dc:	e0e6      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 80166de:	2302      	movs	r3, #2
 80166e0:	61bb      	str	r3, [r7, #24]
            break;
 80166e2:	e0e3      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0)
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	789b      	ldrb	r3, [r3, #2]
 80166e8:	2b00      	cmp	r3, #0
 80166ea:	d102      	bne.n	80166f2 <RegionAU915GetPhyParam+0x122>
            {
                phyParam.Value = AU915_TX_MIN_DATARATE;
 80166ec:	2300      	movs	r3, #0
 80166ee:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 80166f0:	e0dc      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 80166f2:	2302      	movs	r3, #2
 80166f4:	61bb      	str	r3, [r7, #24]
            break;
 80166f6:	e0d9      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AU915_DEFAULT_DATARATE;
 80166f8:	2302      	movs	r3, #2
 80166fa:	61bb      	str	r3, [r7, #24]
            break;
 80166fc:	e0d6      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016704:	733b      	strb	r3, [r7, #12]
 8016706:	230d      	movs	r3, #13
 8016708:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AU915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AU915_TX_MIN_DATARATE : AU915_DWELL_LIMIT_DATARATE ),
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	789b      	ldrb	r3, [r3, #2]
 801670e:	2b00      	cmp	r3, #0
 8016710:	d101      	bne.n	8016716 <RegionAU915GetPhyParam+0x146>
 8016712:	2300      	movs	r3, #0
 8016714:	e000      	b.n	8016718 <RegionAU915GetPhyParam+0x148>
 8016716:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016718:	73bb      	strb	r3, [r7, #14]
 801671a:	2348      	movs	r3, #72	@ 0x48
 801671c:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AU915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801671e:	4b67      	ldr	r3, [pc, #412]	@ (80168bc <RegionAU915GetPhyParam+0x2ec>)
 8016720:	681b      	ldr	r3, [r3, #0]
 8016722:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016726:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8016728:	4b64      	ldr	r3, [pc, #400]	@ (80168bc <RegionAU915GetPhyParam+0x2ec>)
 801672a:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801672c:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801672e:	f107 030c 	add.w	r3, r7, #12
 8016732:	4618      	mov	r0, r3
 8016734:	f001 ff8d 	bl	8018652 <RegionCommonGetNextLowerTxDr>
 8016738:	4603      	mov	r3, r0
 801673a:	61bb      	str	r3, [r7, #24]
            break;
 801673c:	e0b6      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AU915_MAX_TX_POWER;
 801673e:	2300      	movs	r3, #0
 8016740:	61bb      	str	r3, [r7, #24]
            break;
 8016742:	e0b3      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AU915_DEFAULT_TX_POWER;
 8016744:	2300      	movs	r3, #0
 8016746:	61bb      	str	r3, [r7, #24]
            break;
 8016748:	e0b0      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 801674a:	2340      	movs	r3, #64	@ 0x40
 801674c:	61bb      	str	r3, [r7, #24]
            break;
 801674e:	e0ad      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8016750:	2320      	movs	r3, #32
 8016752:	61bb      	str	r3, [r7, #24]
            break;
 8016754:	e0aa      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	789b      	ldrb	r3, [r3, #2]
 801675a:	2b00      	cmp	r3, #0
 801675c:	d107      	bne.n	801676e <RegionAU915GetPhyParam+0x19e>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 801675e:	687b      	ldr	r3, [r7, #4]
 8016760:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016764:	461a      	mov	r2, r3
 8016766:	4b56      	ldr	r3, [pc, #344]	@ (80168c0 <RegionAU915GetPhyParam+0x2f0>)
 8016768:	5c9b      	ldrb	r3, [r3, r2]
 801676a:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
            }
            break;
 801676c:	e09e      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 801676e:	687b      	ldr	r3, [r7, #4]
 8016770:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016774:	461a      	mov	r2, r3
 8016776:	4b53      	ldr	r3, [pc, #332]	@ (80168c4 <RegionAU915GetPhyParam+0x2f4>)
 8016778:	5c9b      	ldrb	r3, [r3, r2]
 801677a:	61bb      	str	r3, [r7, #24]
            break;
 801677c:	e096      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0)
 801677e:	687b      	ldr	r3, [r7, #4]
 8016780:	789b      	ldrb	r3, [r3, #2]
 8016782:	2b00      	cmp	r3, #0
 8016784:	d107      	bne.n	8016796 <RegionAU915GetPhyParam+0x1c6>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 8016786:	687b      	ldr	r3, [r7, #4]
 8016788:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801678c:	461a      	mov	r2, r3
 801678e:	4b4e      	ldr	r3, [pc, #312]	@ (80168c8 <RegionAU915GetPhyParam+0x2f8>)
 8016790:	5c9b      	ldrb	r3, [r3, r2]
 8016792:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
            }
            break;
 8016794:	e08a      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 8016796:	687b      	ldr	r3, [r7, #4]
 8016798:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801679c:	461a      	mov	r2, r3
 801679e:	4b4b      	ldr	r3, [pc, #300]	@ (80168cc <RegionAU915GetPhyParam+0x2fc>)
 80167a0:	5c9b      	ldrb	r3, [r3, r2]
 80167a2:	61bb      	str	r3, [r7, #24]
            break;
 80167a4:	e082      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AU915_DUTY_CYCLE_ENABLED;
 80167a6:	2300      	movs	r3, #0
 80167a8:	61bb      	str	r3, [r7, #24]
            break;
 80167aa:	e07f      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AU915_MAX_RX_WINDOW;
 80167ac:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80167b0:	61bb      	str	r3, [r7, #24]
            break;
 80167b2:	e07b      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 80167b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80167b8:	61bb      	str	r3, [r7, #24]
            break;
 80167ba:	e077      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 80167bc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80167c0:	61bb      	str	r3, [r7, #24]
            break;
 80167c2:	e073      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 80167c4:	f241 3388 	movw	r3, #5000	@ 0x1388
 80167c8:	61bb      	str	r3, [r7, #24]
            break;
 80167ca:	e06f      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 80167cc:	f241 7370 	movw	r3, #6000	@ 0x1770
 80167d0:	61bb      	str	r3, [r7, #24]
            break;
 80167d2:	e06b      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 80167d4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80167d8:	483d      	ldr	r0, [pc, #244]	@ (80168d0 <RegionAU915GetPhyParam+0x300>)
 80167da:	f004 fbc1 	bl	801af60 <randr>
 80167de:	4603      	mov	r3, r0
 80167e0:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80167e4:	61bb      	str	r3, [r7, #24]
            break;
 80167e6:	e061      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 80167e8:	2300      	movs	r3, #0
 80167ea:	61bb      	str	r3, [r7, #24]
            break;
 80167ec:	e05e      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AU915_RX_WND_2_FREQ;
 80167ee:	4b39      	ldr	r3, [pc, #228]	@ (80168d4 <RegionAU915GetPhyParam+0x304>)
 80167f0:	61bb      	str	r3, [r7, #24]
            break;
 80167f2:	e05b      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 80167f4:	2308      	movs	r3, #8
 80167f6:	61bb      	str	r3, [r7, #24]
            break;
 80167f8:	e058      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80167fa:	4b30      	ldr	r3, [pc, #192]	@ (80168bc <RegionAU915GetPhyParam+0x2ec>)
 80167fc:	681b      	ldr	r3, [r3, #0]
 80167fe:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016802:	61bb      	str	r3, [r7, #24]
            break;
 8016804:	e052      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8016806:	4b2d      	ldr	r3, [pc, #180]	@ (80168bc <RegionAU915GetPhyParam+0x2ec>)
 8016808:	681b      	ldr	r3, [r3, #0]
 801680a:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801680e:	61bb      	str	r3, [r7, #24]
            break;
 8016810:	e04c      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 8016812:	2348      	movs	r3, #72	@ 0x48
 8016814:	61bb      	str	r3, [r7, #24]
            break;
 8016816:	e049      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8016818:	4b28      	ldr	r3, [pc, #160]	@ (80168bc <RegionAU915GetPhyParam+0x2ec>)
 801681a:	681b      	ldr	r3, [r3, #0]
 801681c:	61bb      	str	r3, [r7, #24]
            break;
 801681e:	e045      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 8016820:	2301      	movs	r3, #1
 8016822:	61bb      	str	r3, [r7, #24]
            break;
 8016824:	e042      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8016826:	2300      	movs	r3, #0
 8016828:	61bb      	str	r3, [r7, #24]
            break;
 801682a:	e03f      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 801682c:	4b2a      	ldr	r3, [pc, #168]	@ (80168d8 <RegionAU915GetPhyParam+0x308>)
 801682e:	61bb      	str	r3, [r7, #24]
            break;
 8016830:	e03c      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 8016832:	4b2a      	ldr	r3, [pc, #168]	@ (80168dc <RegionAU915GetPhyParam+0x30c>)
 8016834:	61bb      	str	r3, [r7, #24]
            break;
 8016836:	e039      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016838:	687b      	ldr	r3, [r7, #4]
 801683a:	791b      	ldrb	r3, [r3, #4]
 801683c:	4a28      	ldr	r2, [pc, #160]	@ (80168e0 <RegionAU915GetPhyParam+0x310>)
 801683e:	4925      	ldr	r1, [pc, #148]	@ (80168d4 <RegionAU915GetPhyParam+0x304>)
 8016840:	4618      	mov	r0, r3
 8016842:	f001 f8f0 	bl	8017a26 <RegionBaseUSCalcDownlinkFrequency>
 8016846:	4603      	mov	r3, r0
 8016848:	61bb      	str	r3, [r7, #24]
                                                                AU915_BEACON_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801684a:	e02f      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 801684c:	2317      	movs	r3, #23
 801684e:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 8016850:	2304      	movs	r3, #4
 8016852:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AU915_RFU2_SIZE;
 8016854:	2303      	movs	r3, #3
 8016856:	76bb      	strb	r3, [r7, #26]
            break;
 8016858:	e028      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
 801685a:	2308      	movs	r3, #8
 801685c:	61bb      	str	r3, [r7, #24]
            break;
 801685e:	e025      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016860:	2308      	movs	r3, #8
 8016862:	61bb      	str	r3, [r7, #24]
            break;
 8016864:	e022      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016866:	687b      	ldr	r3, [r7, #4]
 8016868:	791b      	ldrb	r3, [r3, #4]
 801686a:	4a1d      	ldr	r2, [pc, #116]	@ (80168e0 <RegionAU915GetPhyParam+0x310>)
 801686c:	4919      	ldr	r1, [pc, #100]	@ (80168d4 <RegionAU915GetPhyParam+0x304>)
 801686e:	4618      	mov	r0, r3
 8016870:	f001 f8d9 	bl	8017a26 <RegionBaseUSCalcDownlinkFrequency>
 8016874:	4603      	mov	r3, r0
 8016876:	61bb      	str	r3, [r7, #24]
                                                                AU915_PING_SLOT_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016878:	e018      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AU915_PING_SLOT_CHANNEL_DR;
 801687a:	2308      	movs	r3, #8
 801687c:	61bb      	str	r3, [r7, #24]
            break;
 801687e:	e015      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016880:	2308      	movs	r3, #8
 8016882:	61bb      	str	r3, [r7, #24]
            break;
 8016884:	e012      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAU915[getPhy->Datarate];
 8016886:	687b      	ldr	r3, [r7, #4]
 8016888:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801688c:	461a      	mov	r2, r3
 801688e:	4b15      	ldr	r3, [pc, #84]	@ (80168e4 <RegionAU915GetPhyParam+0x314>)
 8016890:	5c9b      	ldrb	r3, [r3, r2]
 8016892:	61bb      	str	r3, [r7, #24]
            break;
 8016894:	e00a      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAU915 );
 8016896:	687b      	ldr	r3, [r7, #4]
 8016898:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801689c:	4912      	ldr	r1, [pc, #72]	@ (80168e8 <RegionAU915GetPhyParam+0x318>)
 801689e:	4618      	mov	r0, r3
 80168a0:	f001 ff2a 	bl	80186f8 <RegionCommonGetBandwidth>
 80168a4:	4603      	mov	r3, r0
 80168a6:	61bb      	str	r3, [r7, #24]
            break;
 80168a8:	e000      	b.n	80168ac <RegionAU915GetPhyParam+0x2dc>
        }
        default:
        {
            break;
 80168aa:	bf00      	nop
        }
    }

#endif /* REGION_AU915 */
    return phyParam;
 80168ac:	69bb      	ldr	r3, [r7, #24]
 80168ae:	61fb      	str	r3, [r7, #28]
 80168b0:	69fb      	ldr	r3, [r7, #28]
}
 80168b2:	4618      	mov	r0, r3
 80168b4:	3720      	adds	r7, #32
 80168b6:	46bd      	mov	sp, r7
 80168b8:	bd80      	pop	{r7, pc}
 80168ba:	bf00      	nop
 80168bc:	20001f94 	.word	0x20001f94
 80168c0:	08023a80 	.word	0x08023a80
 80168c4:	08023aa0 	.word	0x08023aa0
 80168c8:	08023a90 	.word	0x08023a90
 80168cc:	08023ab0 	.word	0x08023ab0
 80168d0:	fffffc18 	.word	0xfffffc18
 80168d4:	370870a0 	.word	0x370870a0
 80168d8:	41f00000 	.word	0x41f00000
 80168dc:	4009999a 	.word	0x4009999a
 80168e0:	000927c0 	.word	0x000927c0
 80168e4:	08023a04 	.word	0x08023a04
 80168e8:	08023a14 	.word	0x08023a14

080168ec <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80168ec:	b590      	push	{r4, r7, lr}
 80168ee:	b085      	sub	sp, #20
 80168f0:	af02      	add	r7, sp, #8
 80168f2:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 80168f4:	4b11      	ldr	r3, [pc, #68]	@ (801693c <RegionAU915SetBandTxDone+0x50>)
 80168f6:	681a      	ldr	r2, [r3, #0]
 80168f8:	4b11      	ldr	r3, [pc, #68]	@ (8016940 <RegionAU915SetBandTxDone+0x54>)
 80168fa:	6819      	ldr	r1, [r3, #0]
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	781b      	ldrb	r3, [r3, #0]
 8016900:	4618      	mov	r0, r3
 8016902:	4603      	mov	r3, r0
 8016904:	005b      	lsls	r3, r3, #1
 8016906:	4403      	add	r3, r0
 8016908:	009b      	lsls	r3, r3, #2
 801690a:	440b      	add	r3, r1
 801690c:	3309      	adds	r3, #9
 801690e:	781b      	ldrb	r3, [r3, #0]
 8016910:	4619      	mov	r1, r3
 8016912:	460b      	mov	r3, r1
 8016914:	005b      	lsls	r3, r3, #1
 8016916:	440b      	add	r3, r1
 8016918:	00db      	lsls	r3, r3, #3
 801691a:	18d0      	adds	r0, r2, r3
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	6899      	ldr	r1, [r3, #8]
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	785c      	ldrb	r4, [r3, #1]
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	691a      	ldr	r2, [r3, #16]
 8016928:	9200      	str	r2, [sp, #0]
 801692a:	68db      	ldr	r3, [r3, #12]
 801692c:	4622      	mov	r2, r4
 801692e:	f001 fa8d 	bl	8017e4c <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_AU915 */
}
 8016932:	bf00      	nop
 8016934:	370c      	adds	r7, #12
 8016936:	46bd      	mov	sp, r7
 8016938:	bd90      	pop	{r4, r7, pc}
 801693a:	bf00      	nop
 801693c:	20001f98 	.word	0x20001f98
 8016940:	20001f94 	.word	0x20001f94

08016944 <RegionAU915InitDefaults>:

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 8016944:	b580      	push	{r7, lr}
 8016946:	b08a      	sub	sp, #40	@ 0x28
 8016948:	af00      	add	r7, sp, #0
 801694a:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    Band_t bands[AU915_MAX_NB_BANDS] =
 801694c:	2301      	movs	r3, #1
 801694e:	81bb      	strh	r3, [r7, #12]
 8016950:	2300      	movs	r3, #0
 8016952:	73bb      	strb	r3, [r7, #14]
 8016954:	2300      	movs	r3, #0
 8016956:	613b      	str	r3, [r7, #16]
 8016958:	2300      	movs	r3, #0
 801695a:	617b      	str	r3, [r7, #20]
 801695c:	2300      	movs	r3, #0
 801695e:	61bb      	str	r3, [r7, #24]
 8016960:	2300      	movs	r3, #0
 8016962:	61fb      	str	r3, [r7, #28]
 8016964:	2300      	movs	r3, #0
 8016966:	f887 3020 	strb.w	r3, [r7, #32]
    {
        AU915_BAND0
    };

    switch( params->Type )
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	7b1b      	ldrb	r3, [r3, #12]
 801696e:	2b00      	cmp	r3, #0
 8016970:	d007      	beq.n	8016982 <RegionAU915InitDefaults+0x3e>
 8016972:	2b00      	cmp	r3, #0
 8016974:	f2c0 8104 	blt.w	8016b80 <RegionAU915InitDefaults+0x23c>
 8016978:	3b01      	subs	r3, #1
 801697a:	2b01      	cmp	r3, #1
 801697c:	f200 8100 	bhi.w	8016b80 <RegionAU915InitDefaults+0x23c>
 8016980:	e0ce      	b.n	8016b20 <RegionAU915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	681b      	ldr	r3, [r3, #0]
 8016986:	2b00      	cmp	r3, #0
 8016988:	f000 80fc 	beq.w	8016b84 <RegionAU915InitDefaults+0x240>
 801698c:	687b      	ldr	r3, [r7, #4]
 801698e:	685b      	ldr	r3, [r3, #4]
 8016990:	2b00      	cmp	r3, #0
 8016992:	f000 80f7 	beq.w	8016b84 <RegionAU915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8016996:	687b      	ldr	r3, [r7, #4]
 8016998:	681b      	ldr	r3, [r3, #0]
 801699a:	4a7c      	ldr	r2, [pc, #496]	@ (8016b8c <RegionAU915InitDefaults+0x248>)
 801699c:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801699e:	687b      	ldr	r3, [r7, #4]
 80169a0:	685b      	ldr	r3, [r3, #4]
 80169a2:	4a7b      	ldr	r2, [pc, #492]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 80169a4:	6013      	str	r3, [r2, #0]
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	689b      	ldr	r3, [r3, #8]
 80169aa:	4a7a      	ldr	r2, [pc, #488]	@ (8016b94 <RegionAU915InitDefaults+0x250>)
 80169ac:	6013      	str	r3, [r2, #0]
#endif /* REGION_VERSION */

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 80169ae:	4b77      	ldr	r3, [pc, #476]	@ (8016b8c <RegionAU915InitDefaults+0x248>)
 80169b0:	681b      	ldr	r3, [r3, #0]
 80169b2:	2200      	movs	r2, #0
 80169b4:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 80169b6:	4b75      	ldr	r3, [pc, #468]	@ (8016b8c <RegionAU915InitDefaults+0x248>)
 80169b8:	681b      	ldr	r3, [r3, #0]
 80169ba:	2200      	movs	r2, #0
 80169bc:	735a      	strb	r2, [r3, #13]

            // Default bands
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 80169be:	4b75      	ldr	r3, [pc, #468]	@ (8016b94 <RegionAU915InitDefaults+0x250>)
 80169c0:	681b      	ldr	r3, [r3, #0]
 80169c2:	f107 010c 	add.w	r1, r7, #12
 80169c6:	2218      	movs	r2, #24
 80169c8:	4618      	mov	r0, r3
 80169ca:	f004 fae0 	bl	801af8e <memcpy1>
#endif /* REGION_VERSION */

            // Channels
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 80169ce:	2300      	movs	r3, #0
 80169d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80169d4:	e02e      	b.n	8016a34 <RegionAU915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915200000 + i * 200000;
 80169d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80169da:	4a6f      	ldr	r2, [pc, #444]	@ (8016b98 <RegionAU915InitDefaults+0x254>)
 80169dc:	fb03 f202 	mul.w	r2, r3, r2
 80169e0:	4b6e      	ldr	r3, [pc, #440]	@ (8016b9c <RegionAU915InitDefaults+0x258>)
 80169e2:	4413      	add	r3, r2
 80169e4:	4a6a      	ldr	r2, [pc, #424]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 80169e6:	6811      	ldr	r1, [r2, #0]
 80169e8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80169ec:	4618      	mov	r0, r3
 80169ee:	4613      	mov	r3, r2
 80169f0:	005b      	lsls	r3, r3, #1
 80169f2:	4413      	add	r3, r2
 80169f4:	009b      	lsls	r3, r3, #2
 80169f6:	440b      	add	r3, r1
 80169f8:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 80169fa:	4b65      	ldr	r3, [pc, #404]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 80169fc:	6819      	ldr	r1, [r3, #0]
 80169fe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016a02:	4613      	mov	r3, r2
 8016a04:	005b      	lsls	r3, r3, #1
 8016a06:	4413      	add	r3, r2
 8016a08:	009b      	lsls	r3, r3, #2
 8016a0a:	440b      	add	r3, r1
 8016a0c:	3308      	adds	r3, #8
 8016a0e:	2250      	movs	r2, #80	@ 0x50
 8016a10:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8016a12:	4b5f      	ldr	r3, [pc, #380]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016a14:	6819      	ldr	r1, [r3, #0]
 8016a16:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016a1a:	4613      	mov	r3, r2
 8016a1c:	005b      	lsls	r3, r3, #1
 8016a1e:	4413      	add	r3, r2
 8016a20:	009b      	lsls	r3, r3, #2
 8016a22:	440b      	add	r3, r1
 8016a24:	3309      	adds	r3, #9
 8016a26:	2200      	movs	r2, #0
 8016a28:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8016a2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016a2e:	3301      	adds	r3, #1
 8016a30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016a34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016a38:	2b3f      	cmp	r3, #63	@ 0x3f
 8016a3a:	d9cc      	bls.n	80169d6 <RegionAU915InitDefaults+0x92>
            }
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8016a3c:	2340      	movs	r3, #64	@ 0x40
 8016a3e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016a42:	e02f      	b.n	8016aa4 <RegionAU915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8016a44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016a48:	3b40      	subs	r3, #64	@ 0x40
 8016a4a:	4a55      	ldr	r2, [pc, #340]	@ (8016ba0 <RegionAU915InitDefaults+0x25c>)
 8016a4c:	fb03 f202 	mul.w	r2, r3, r2
 8016a50:	4b54      	ldr	r3, [pc, #336]	@ (8016ba4 <RegionAU915InitDefaults+0x260>)
 8016a52:	4413      	add	r3, r2
 8016a54:	4a4e      	ldr	r2, [pc, #312]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016a56:	6811      	ldr	r1, [r2, #0]
 8016a58:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016a5c:	4618      	mov	r0, r3
 8016a5e:	4613      	mov	r3, r2
 8016a60:	005b      	lsls	r3, r3, #1
 8016a62:	4413      	add	r3, r2
 8016a64:	009b      	lsls	r3, r3, #2
 8016a66:	440b      	add	r3, r1
 8016a68:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 8016a6a:	4b49      	ldr	r3, [pc, #292]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016a6c:	6819      	ldr	r1, [r3, #0]
 8016a6e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016a72:	4613      	mov	r3, r2
 8016a74:	005b      	lsls	r3, r3, #1
 8016a76:	4413      	add	r3, r2
 8016a78:	009b      	lsls	r3, r3, #2
 8016a7a:	440b      	add	r3, r1
 8016a7c:	3308      	adds	r3, #8
 8016a7e:	2266      	movs	r2, #102	@ 0x66
 8016a80:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8016a82:	4b43      	ldr	r3, [pc, #268]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016a84:	6819      	ldr	r1, [r3, #0]
 8016a86:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016a8a:	4613      	mov	r3, r2
 8016a8c:	005b      	lsls	r3, r3, #1
 8016a8e:	4413      	add	r3, r2
 8016a90:	009b      	lsls	r3, r3, #2
 8016a92:	440b      	add	r3, r1
 8016a94:	3309      	adds	r3, #9
 8016a96:	2200      	movs	r2, #0
 8016a98:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8016a9a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016a9e:	3301      	adds	r3, #1
 8016aa0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016aa4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016aa8:	2b47      	cmp	r3, #71	@ 0x47
 8016aaa:	d9cb      	bls.n	8016a44 <RegionAU915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8016aac:	4b38      	ldr	r3, [pc, #224]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016aae:	681b      	ldr	r3, [r3, #0]
 8016ab0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016ab4:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8016ab8:	4b35      	ldr	r3, [pc, #212]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016aba:	681b      	ldr	r3, [r3, #0]
 8016abc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016ac0:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8016ac4:	4b32      	ldr	r3, [pc, #200]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016ac6:	681b      	ldr	r3, [r3, #0]
 8016ac8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016acc:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8016ad0:	4b2f      	ldr	r3, [pc, #188]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016ad2:	681b      	ldr	r3, [r3, #0]
 8016ad4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016ad8:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8016adc:	4b2c      	ldr	r3, [pc, #176]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016ade:	681b      	ldr	r3, [r3, #0]
 8016ae0:	22ff      	movs	r2, #255	@ 0xff
 8016ae2:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016ae6:	4b2a      	ldr	r3, [pc, #168]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016ae8:	681b      	ldr	r3, [r3, #0]
 8016aea:	2200      	movs	r2, #0
 8016aec:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016af0:	4b27      	ldr	r3, [pc, #156]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016af2:	681b      	ldr	r3, [r3, #0]
 8016af4:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016af8:	4b25      	ldr	r3, [pc, #148]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016afa:	681b      	ldr	r3, [r3, #0]
 8016afc:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016b00:	2206      	movs	r2, #6
 8016b02:	4619      	mov	r1, r3
 8016b04:	f001 f97c 	bl	8017e00 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8016b08:	4b20      	ldr	r3, [pc, #128]	@ (8016b8c <RegionAU915InitDefaults+0x248>)
 8016b0a:	681b      	ldr	r3, [r3, #0]
 8016b0c:	4618      	mov	r0, r3
 8016b0e:	4b20      	ldr	r3, [pc, #128]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016b10:	681b      	ldr	r3, [r3, #0]
 8016b12:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016b16:	2206      	movs	r2, #6
 8016b18:	4619      	mov	r1, r3
 8016b1a:	f001 f971 	bl	8017e00 <RegionCommonChanMaskCopy>
            break;
 8016b1e:	e032      	b.n	8016b86 <RegionAU915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016b20:	4b1b      	ldr	r3, [pc, #108]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016b22:	681b      	ldr	r3, [r3, #0]
 8016b24:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016b28:	4b19      	ldr	r3, [pc, #100]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016b2a:	681b      	ldr	r3, [r3, #0]
 8016b2c:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016b30:	2206      	movs	r2, #6
 8016b32:	4619      	mov	r1, r3
 8016b34:	f001 f964 	bl	8017e00 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016b38:	2300      	movs	r3, #0
 8016b3a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016b3e:	e01a      	b.n	8016b76 <RegionAU915InitDefaults+0x232>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8016b40:	4b12      	ldr	r3, [pc, #72]	@ (8016b8c <RegionAU915InitDefaults+0x248>)
 8016b42:	681b      	ldr	r3, [r3, #0]
 8016b44:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016b48:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016b4c:	4b10      	ldr	r3, [pc, #64]	@ (8016b90 <RegionAU915InitDefaults+0x24c>)
 8016b4e:	681b      	ldr	r3, [r3, #0]
 8016b50:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016b54:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016b58:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8016b8c <RegionAU915InitDefaults+0x248>)
 8016b5e:	681b      	ldr	r3, [r3, #0]
 8016b60:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016b64:	4001      	ands	r1, r0
 8016b66:	b289      	uxth	r1, r1
 8016b68:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016b6c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016b70:	3301      	adds	r3, #1
 8016b72:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8016b76:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8016b7a:	2b05      	cmp	r3, #5
 8016b7c:	d9e0      	bls.n	8016b40 <RegionAU915InitDefaults+0x1fc>
            }
            break;
 8016b7e:	e002      	b.n	8016b86 <RegionAU915InitDefaults+0x242>
        }
        default:
        {
            break;
 8016b80:	bf00      	nop
 8016b82:	e000      	b.n	8016b86 <RegionAU915InitDefaults+0x242>
                return;
 8016b84:	bf00      	nop
        }
    }
#endif /* REGION_AU915 */
}
 8016b86:	3728      	adds	r7, #40	@ 0x28
 8016b88:	46bd      	mov	sp, r7
 8016b8a:	bd80      	pop	{r7, pc}
 8016b8c:	20001f90 	.word	0x20001f90
 8016b90:	20001f94 	.word	0x20001f94
 8016b94:	20001f98 	.word	0x20001f98
 8016b98:	00030d40 	.word	0x00030d40
 8016b9c:	368cd800 	.word	0x368cd800
 8016ba0:	00186a00 	.word	0x00186a00
 8016ba4:	36978660 	.word	0x36978660

08016ba8 <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016ba8:	b580      	push	{r7, lr}
 8016baa:	b082      	sub	sp, #8
 8016bac:	af00      	add	r7, sp, #0
 8016bae:	6078      	str	r0, [r7, #4]
 8016bb0:	460b      	mov	r3, r1
 8016bb2:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AU915 )
    switch( phyAttribute )
 8016bb4:	78fb      	ldrb	r3, [r7, #3]
 8016bb6:	2b0f      	cmp	r3, #15
 8016bb8:	d87e      	bhi.n	8016cb8 <RegionAU915Verify+0x110>
 8016bba:	a201      	add	r2, pc, #4	@ (adr r2, 8016bc0 <RegionAU915Verify+0x18>)
 8016bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016bc0:	08016c01 	.word	0x08016c01
 8016bc4:	08016cb9 	.word	0x08016cb9
 8016bc8:	08016cb9 	.word	0x08016cb9
 8016bcc:	08016cb9 	.word	0x08016cb9
 8016bd0:	08016cb9 	.word	0x08016cb9
 8016bd4:	08016c0f 	.word	0x08016c0f
 8016bd8:	08016c0f 	.word	0x08016c0f
 8016bdc:	08016c53 	.word	0x08016c53
 8016be0:	08016cb9 	.word	0x08016cb9
 8016be4:	08016c97 	.word	0x08016c97
 8016be8:	08016c97 	.word	0x08016c97
 8016bec:	08016cb9 	.word	0x08016cb9
 8016bf0:	08016cb9 	.word	0x08016cb9
 8016bf4:	08016cb9 	.word	0x08016cb9
 8016bf8:	08016cb9 	.word	0x08016cb9
 8016bfc:	08016cb5 	.word	0x08016cb5
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8016c00:	687b      	ldr	r3, [r7, #4]
 8016c02:	681b      	ldr	r3, [r3, #0]
 8016c04:	4618      	mov	r0, r3
 8016c06:	f7ff fc6d 	bl	80164e4 <VerifyRfFreq>
 8016c0a:	4603      	mov	r3, r0
 8016c0c:	e055      	b.n	8016cba <RegionAU915Verify+0x112>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	789b      	ldrb	r3, [r3, #2]
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d10e      	bne.n	8016c34 <RegionAU915Verify+0x8c>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	f993 3000 	ldrsb.w	r3, [r3]
 8016c1c:	220d      	movs	r2, #13
 8016c1e:	2100      	movs	r1, #0
 8016c20:	4618      	mov	r0, r3
 8016c22:	f001 f870 	bl	8017d06 <RegionCommonValueInRange>
 8016c26:	4603      	mov	r3, r0
 8016c28:	2b00      	cmp	r3, #0
 8016c2a:	bf14      	ite	ne
 8016c2c:	2301      	movne	r3, #1
 8016c2e:	2300      	moveq	r3, #0
 8016c30:	b2db      	uxtb	r3, r3
 8016c32:	e042      	b.n	8016cba <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_TX_MAX_DATARATE );
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	f993 3000 	ldrsb.w	r3, [r3]
 8016c3a:	220d      	movs	r2, #13
 8016c3c:	2102      	movs	r1, #2
 8016c3e:	4618      	mov	r0, r3
 8016c40:	f001 f861 	bl	8017d06 <RegionCommonValueInRange>
 8016c44:	4603      	mov	r3, r0
 8016c46:	2b00      	cmp	r3, #0
 8016c48:	bf14      	ite	ne
 8016c4a:	2301      	movne	r3, #1
 8016c4c:	2300      	moveq	r3, #0
 8016c4e:	b2db      	uxtb	r3, r3
 8016c50:	e033      	b.n	8016cba <RegionAU915Verify+0x112>
            }
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 8016c52:	687b      	ldr	r3, [r7, #4]
 8016c54:	789b      	ldrb	r3, [r3, #2]
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	d10e      	bne.n	8016c78 <RegionAU915Verify+0xd0>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	f993 3000 	ldrsb.w	r3, [r3]
 8016c60:	220d      	movs	r2, #13
 8016c62:	2108      	movs	r1, #8
 8016c64:	4618      	mov	r0, r3
 8016c66:	f001 f84e 	bl	8017d06 <RegionCommonValueInRange>
 8016c6a:	4603      	mov	r3, r0
 8016c6c:	2b00      	cmp	r3, #0
 8016c6e:	bf14      	ite	ne
 8016c70:	2301      	movne	r3, #1
 8016c72:	2300      	moveq	r3, #0
 8016c74:	b2db      	uxtb	r3, r3
 8016c76:	e020      	b.n	8016cba <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 8016c78:	687b      	ldr	r3, [r7, #4]
 8016c7a:	f993 3000 	ldrsb.w	r3, [r3]
 8016c7e:	220d      	movs	r2, #13
 8016c80:	2102      	movs	r1, #2
 8016c82:	4618      	mov	r0, r3
 8016c84:	f001 f83f 	bl	8017d06 <RegionCommonValueInRange>
 8016c88:	4603      	mov	r3, r0
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	bf14      	ite	ne
 8016c8e:	2301      	movne	r3, #1
 8016c90:	2300      	moveq	r3, #0
 8016c92:	b2db      	uxtb	r3, r3
 8016c94:	e011      	b.n	8016cba <RegionAU915Verify+0x112>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	f993 3000 	ldrsb.w	r3, [r3]
 8016c9c:	220e      	movs	r2, #14
 8016c9e:	2100      	movs	r1, #0
 8016ca0:	4618      	mov	r0, r3
 8016ca2:	f001 f830 	bl	8017d06 <RegionCommonValueInRange>
 8016ca6:	4603      	mov	r3, r0
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	bf14      	ite	ne
 8016cac:	2301      	movne	r3, #1
 8016cae:	2300      	moveq	r3, #0
 8016cb0:	b2db      	uxtb	r3, r3
 8016cb2:	e002      	b.n	8016cba <RegionAU915Verify+0x112>
        }
        case PHY_DUTY_CYCLE:
        {
            return AU915_DUTY_CYCLE_ENABLED;
 8016cb4:	2300      	movs	r3, #0
 8016cb6:	e000      	b.n	8016cba <RegionAU915Verify+0x112>
        }
        default:
            return false;
 8016cb8:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AU915 */
}
 8016cba:	4618      	mov	r0, r3
 8016cbc:	3708      	adds	r7, #8
 8016cbe:	46bd      	mov	sp, r7
 8016cc0:	bd80      	pop	{r7, pc}
 8016cc2:	bf00      	nop

08016cc4 <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8016cc4:	b480      	push	{r7}
 8016cc6:	b085      	sub	sp, #20
 8016cc8:	af00      	add	r7, sp, #0
 8016cca:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	7a1b      	ldrb	r3, [r3, #8]
 8016cd0:	2b10      	cmp	r3, #16
 8016cd2:	d15e      	bne.n	8016d92 <RegionAU915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	685b      	ldr	r3, [r3, #4]
 8016cd8:	330f      	adds	r3, #15
 8016cda:	781b      	ldrb	r3, [r3, #0]
 8016cdc:	2b01      	cmp	r3, #1
 8016cde:	d15a      	bne.n	8016d96 <RegionAU915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8016ce0:	2300      	movs	r3, #0
 8016ce2:	73fb      	strb	r3, [r7, #15]
 8016ce4:	2300      	movs	r3, #0
 8016ce6:	73bb      	strb	r3, [r7, #14]
 8016ce8:	e04f      	b.n	8016d8a <RegionAU915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	685a      	ldr	r2, [r3, #4]
 8016cee:	7bbb      	ldrb	r3, [r7, #14]
 8016cf0:	4413      	add	r3, r2
 8016cf2:	7819      	ldrb	r1, [r3, #0]
 8016cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8016da0 <RegionAU915ApplyCFList+0xdc>)
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	7bfa      	ldrb	r2, [r7, #15]
 8016cfa:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016cfe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8016d02:	4b27      	ldr	r3, [pc, #156]	@ (8016da0 <RegionAU915ApplyCFList+0xdc>)
 8016d04:	681b      	ldr	r3, [r3, #0]
 8016d06:	7bfa      	ldrb	r2, [r7, #15]
 8016d08:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016d0c:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016d10:	687b      	ldr	r3, [r7, #4]
 8016d12:	685a      	ldr	r2, [r3, #4]
 8016d14:	7bbb      	ldrb	r3, [r7, #14]
 8016d16:	3301      	adds	r3, #1
 8016d18:	4413      	add	r3, r2
 8016d1a:	781b      	ldrb	r3, [r3, #0]
 8016d1c:	021b      	lsls	r3, r3, #8
 8016d1e:	b299      	uxth	r1, r3
 8016d20:	4b1f      	ldr	r3, [pc, #124]	@ (8016da0 <RegionAU915ApplyCFList+0xdc>)
 8016d22:	681b      	ldr	r3, [r3, #0]
 8016d24:	7bfa      	ldrb	r2, [r7, #15]
 8016d26:	4301      	orrs	r1, r0
 8016d28:	b289      	uxth	r1, r1
 8016d2a:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016d2e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 8016d32:	7bfb      	ldrb	r3, [r7, #15]
 8016d34:	2b04      	cmp	r3, #4
 8016d36:	d10f      	bne.n	8016d58 <RegionAU915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8016d38:	4b19      	ldr	r3, [pc, #100]	@ (8016da0 <RegionAU915ApplyCFList+0xdc>)
 8016d3a:	681b      	ldr	r3, [r3, #0]
 8016d3c:	7bfa      	ldrb	r2, [r7, #15]
 8016d3e:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016d42:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016d46:	4b16      	ldr	r3, [pc, #88]	@ (8016da0 <RegionAU915ApplyCFList+0xdc>)
 8016d48:	681b      	ldr	r3, [r3, #0]
 8016d4a:	7bfa      	ldrb	r2, [r7, #15]
 8016d4c:	b2c9      	uxtb	r1, r1
 8016d4e:	b289      	uxth	r1, r1
 8016d50:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016d54:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8016d58:	4b12      	ldr	r3, [pc, #72]	@ (8016da4 <RegionAU915ApplyCFList+0xe0>)
 8016d5a:	681b      	ldr	r3, [r3, #0]
 8016d5c:	7bfa      	ldrb	r2, [r7, #15]
 8016d5e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016d62:	4b0f      	ldr	r3, [pc, #60]	@ (8016da0 <RegionAU915ApplyCFList+0xdc>)
 8016d64:	681b      	ldr	r3, [r3, #0]
 8016d66:	7bfa      	ldrb	r2, [r7, #15]
 8016d68:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016d6c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016d70:	4b0c      	ldr	r3, [pc, #48]	@ (8016da4 <RegionAU915ApplyCFList+0xe0>)
 8016d72:	681b      	ldr	r3, [r3, #0]
 8016d74:	7bfa      	ldrb	r2, [r7, #15]
 8016d76:	4001      	ands	r1, r0
 8016d78:	b289      	uxth	r1, r1
 8016d7a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8016d7e:	7bfb      	ldrb	r3, [r7, #15]
 8016d80:	3301      	adds	r3, #1
 8016d82:	73fb      	strb	r3, [r7, #15]
 8016d84:	7bbb      	ldrb	r3, [r7, #14]
 8016d86:	3302      	adds	r3, #2
 8016d88:	73bb      	strb	r3, [r7, #14]
 8016d8a:	7bfb      	ldrb	r3, [r7, #15]
 8016d8c:	2b04      	cmp	r3, #4
 8016d8e:	d9ac      	bls.n	8016cea <RegionAU915ApplyCFList+0x26>
 8016d90:	e002      	b.n	8016d98 <RegionAU915ApplyCFList+0xd4>
        return;
 8016d92:	bf00      	nop
 8016d94:	e000      	b.n	8016d98 <RegionAU915ApplyCFList+0xd4>
        return;
 8016d96:	bf00      	nop
    }
#endif /* REGION_AU915 */
}
 8016d98:	3714      	adds	r7, #20
 8016d9a:	46bd      	mov	sp, r7
 8016d9c:	bc80      	pop	{r7}
 8016d9e:	4770      	bx	lr
 8016da0:	20001f94 	.word	0x20001f94
 8016da4:	20001f90 	.word	0x20001f90

08016da8 <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8016da8:	b580      	push	{r7, lr}
 8016daa:	b084      	sub	sp, #16
 8016dac:	af00      	add	r7, sp, #0
 8016dae:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    switch( chanMaskSet->ChannelsMaskType )
 8016db0:	687b      	ldr	r3, [r7, #4]
 8016db2:	791b      	ldrb	r3, [r3, #4]
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d002      	beq.n	8016dbe <RegionAU915ChanMaskSet+0x16>
 8016db8:	2b01      	cmp	r3, #1
 8016dba:	d036      	beq.n	8016e2a <RegionAU915ChanMaskSet+0x82>
 8016dbc:	e040      	b.n	8016e40 <RegionAU915ChanMaskSet+0x98>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016dbe:	4b24      	ldr	r3, [pc, #144]	@ (8016e50 <RegionAU915ChanMaskSet+0xa8>)
 8016dc0:	681b      	ldr	r3, [r3, #0]
 8016dc2:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	681b      	ldr	r3, [r3, #0]
 8016dca:	2206      	movs	r2, #6
 8016dcc:	4619      	mov	r1, r3
 8016dce:	f001 f817 	bl	8017e00 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8016dd2:	4b1f      	ldr	r3, [pc, #124]	@ (8016e50 <RegionAU915ChanMaskSet+0xa8>)
 8016dd4:	681b      	ldr	r3, [r3, #0]
 8016dd6:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 8016dda:	4b1d      	ldr	r3, [pc, #116]	@ (8016e50 <RegionAU915ChanMaskSet+0xa8>)
 8016ddc:	681b      	ldr	r3, [r3, #0]
 8016dde:	b2d2      	uxtb	r2, r2
 8016de0:	b292      	uxth	r2, r2
 8016de2:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016de6:	4b1a      	ldr	r3, [pc, #104]	@ (8016e50 <RegionAU915ChanMaskSet+0xa8>)
 8016de8:	681b      	ldr	r3, [r3, #0]
 8016dea:	2200      	movs	r2, #0
 8016dec:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < 6; i++ )
 8016df0:	2300      	movs	r3, #0
 8016df2:	73fb      	strb	r3, [r7, #15]
 8016df4:	e015      	b.n	8016e22 <RegionAU915ChanMaskSet+0x7a>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8016df6:	4b17      	ldr	r3, [pc, #92]	@ (8016e54 <RegionAU915ChanMaskSet+0xac>)
 8016df8:	681b      	ldr	r3, [r3, #0]
 8016dfa:	7bfa      	ldrb	r2, [r7, #15]
 8016dfc:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016e00:	4b13      	ldr	r3, [pc, #76]	@ (8016e50 <RegionAU915ChanMaskSet+0xa8>)
 8016e02:	681b      	ldr	r3, [r3, #0]
 8016e04:	7bfa      	ldrb	r2, [r7, #15]
 8016e06:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8016e0a:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016e0e:	4b11      	ldr	r3, [pc, #68]	@ (8016e54 <RegionAU915ChanMaskSet+0xac>)
 8016e10:	681b      	ldr	r3, [r3, #0]
 8016e12:	7bfa      	ldrb	r2, [r7, #15]
 8016e14:	4001      	ands	r1, r0
 8016e16:	b289      	uxth	r1, r1
 8016e18:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8016e1c:	7bfb      	ldrb	r3, [r7, #15]
 8016e1e:	3301      	adds	r3, #1
 8016e20:	73fb      	strb	r3, [r7, #15]
 8016e22:	7bfb      	ldrb	r3, [r7, #15]
 8016e24:	2b05      	cmp	r3, #5
 8016e26:	d9e6      	bls.n	8016df6 <RegionAU915ChanMaskSet+0x4e>
            }
            break;
 8016e28:	e00c      	b.n	8016e44 <RegionAU915ChanMaskSet+0x9c>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016e2a:	4b09      	ldr	r3, [pc, #36]	@ (8016e50 <RegionAU915ChanMaskSet+0xa8>)
 8016e2c:	681b      	ldr	r3, [r3, #0]
 8016e2e:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	681b      	ldr	r3, [r3, #0]
 8016e36:	2206      	movs	r2, #6
 8016e38:	4619      	mov	r1, r3
 8016e3a:	f000 ffe1 	bl	8017e00 <RegionCommonChanMaskCopy>
            break;
 8016e3e:	e001      	b.n	8016e44 <RegionAU915ChanMaskSet+0x9c>
        }
        default:
            return false;
 8016e40:	2300      	movs	r3, #0
 8016e42:	e000      	b.n	8016e46 <RegionAU915ChanMaskSet+0x9e>
    }
    return true;
 8016e44:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8016e46:	4618      	mov	r0, r3
 8016e48:	3710      	adds	r7, #16
 8016e4a:	46bd      	mov	sp, r7
 8016e4c:	bd80      	pop	{r7, pc}
 8016e4e:	bf00      	nop
 8016e50:	20001f94 	.word	0x20001f94
 8016e54:	20001f90 	.word	0x20001f90

08016e58 <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8016e58:	b580      	push	{r7, lr}
 8016e5a:	b088      	sub	sp, #32
 8016e5c:	af02      	add	r7, sp, #8
 8016e5e:	60ba      	str	r2, [r7, #8]
 8016e60:	607b      	str	r3, [r7, #4]
 8016e62:	4603      	mov	r3, r0
 8016e64:	73fb      	strb	r3, [r7, #15]
 8016e66:	460b      	mov	r3, r1
 8016e68:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AU915 )
    uint32_t tSymbolInUs = 0;
 8016e6a:	2300      	movs	r3, #0
 8016e6c:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 8016e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016e72:	2b0d      	cmp	r3, #13
 8016e74:	bfa8      	it	ge
 8016e76:	230d      	movge	r3, #13
 8016e78:	b25a      	sxtb	r2, r3
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAU915 );
 8016e7e:	687b      	ldr	r3, [r7, #4]
 8016e80:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e84:	4916      	ldr	r1, [pc, #88]	@ (8016ee0 <RegionAU915ComputeRxWindowParameters+0x88>)
 8016e86:	4618      	mov	r0, r3
 8016e88:	f001 fc36 	bl	80186f8 <RegionCommonGetBandwidth>
 8016e8c:	4603      	mov	r3, r0
 8016e8e:	b2da      	uxtb	r2, r3
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8016e94:	687b      	ldr	r3, [r7, #4]
 8016e96:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e9a:	461a      	mov	r2, r3
 8016e9c:	4b11      	ldr	r3, [pc, #68]	@ (8016ee4 <RegionAU915ComputeRxWindowParameters+0x8c>)
 8016e9e:	5c9a      	ldrb	r2, [r3, r2]
 8016ea0:	687b      	ldr	r3, [r7, #4]
 8016ea2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016ea6:	4619      	mov	r1, r3
 8016ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8016ee0 <RegionAU915ComputeRxWindowParameters+0x88>)
 8016eaa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016eae:	4619      	mov	r1, r3
 8016eb0:	4610      	mov	r0, r2
 8016eb2:	f001 f99f 	bl	80181f4 <RegionCommonComputeSymbolTimeLoRa>
 8016eb6:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8016eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8016ee8 <RegionAU915ComputeRxWindowParameters+0x90>)
 8016eba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016ebc:	4798      	blx	r3
 8016ebe:	687b      	ldr	r3, [r7, #4]
 8016ec0:	3308      	adds	r3, #8
 8016ec2:	687a      	ldr	r2, [r7, #4]
 8016ec4:	320c      	adds	r2, #12
 8016ec6:	7bb9      	ldrb	r1, [r7, #14]
 8016ec8:	9201      	str	r2, [sp, #4]
 8016eca:	9300      	str	r3, [sp, #0]
 8016ecc:	4603      	mov	r3, r0
 8016ece:	68ba      	ldr	r2, [r7, #8]
 8016ed0:	6978      	ldr	r0, [r7, #20]
 8016ed2:	f001 f9b5 	bl	8018240 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AU915 */
}
 8016ed6:	bf00      	nop
 8016ed8:	3718      	adds	r7, #24
 8016eda:	46bd      	mov	sp, r7
 8016edc:	bd80      	pop	{r7, pc}
 8016ede:	bf00      	nop
 8016ee0:	08023a14 	.word	0x08023a14
 8016ee4:	08023a04 	.word	0x08023a04
 8016ee8:	08023b7c 	.word	0x08023b7c

08016eec <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8016eec:	b590      	push	{r4, r7, lr}
 8016eee:	b091      	sub	sp, #68	@ 0x44
 8016ef0:	af0a      	add	r7, sp, #40	@ 0x28
 8016ef2:	6078      	str	r0, [r7, #4]
 8016ef4:	6039      	str	r1, [r7, #0]
#if defined( REGION_AU915 )
    int8_t dr = rxConfig->Datarate;
 8016ef6:	687b      	ldr	r3, [r7, #4]
 8016ef8:	785b      	ldrb	r3, [r3, #1]
 8016efa:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8016efc:	2300      	movs	r3, #0
 8016efe:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8016f00:	2300      	movs	r3, #0
 8016f02:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8016f04:	687b      	ldr	r3, [r7, #4]
 8016f06:	685b      	ldr	r3, [r3, #4]
 8016f08:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8016f0a:	4b34      	ldr	r3, [pc, #208]	@ (8016fdc <RegionAU915RxConfig+0xf0>)
 8016f0c:	685b      	ldr	r3, [r3, #4]
 8016f0e:	4798      	blx	r3
 8016f10:	4603      	mov	r3, r0
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d001      	beq.n	8016f1a <RegionAU915RxConfig+0x2e>
    {
        return false;
 8016f16:	2300      	movs	r3, #0
 8016f18:	e05c      	b.n	8016fd4 <RegionAU915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	7cdb      	ldrb	r3, [r3, #19]
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d109      	bne.n	8016f36 <RegionAU915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 8016f22:	687b      	ldr	r3, [r7, #4]
 8016f24:	781b      	ldrb	r3, [r3, #0]
 8016f26:	f003 0307 	and.w	r3, r3, #7
 8016f2a:	4a2d      	ldr	r2, [pc, #180]	@ (8016fe0 <RegionAU915RxConfig+0xf4>)
 8016f2c:	fb03 f202 	mul.w	r2, r3, r2
 8016f30:	4b2c      	ldr	r3, [pc, #176]	@ (8016fe4 <RegionAU915RxConfig+0xf8>)
 8016f32:	4413      	add	r3, r2
 8016f34:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 8016f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f3a:	4a2b      	ldr	r2, [pc, #172]	@ (8016fe8 <RegionAU915RxConfig+0xfc>)
 8016f3c:	5cd3      	ldrb	r3, [r2, r3]
 8016f3e:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8016f40:	4b26      	ldr	r3, [pc, #152]	@ (8016fdc <RegionAU915RxConfig+0xf0>)
 8016f42:	68db      	ldr	r3, [r3, #12]
 8016f44:	6938      	ldr	r0, [r7, #16]
 8016f46:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8016f48:	4b24      	ldr	r3, [pc, #144]	@ (8016fdc <RegionAU915RxConfig+0xf0>)
 8016f4a:	699c      	ldr	r4, [r3, #24]
 8016f4c:	687b      	ldr	r3, [r7, #4]
 8016f4e:	789b      	ldrb	r3, [r3, #2]
 8016f50:	4618      	mov	r0, r3
 8016f52:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	689b      	ldr	r3, [r3, #8]
 8016f5a:	b29b      	uxth	r3, r3
 8016f5c:	687a      	ldr	r2, [r7, #4]
 8016f5e:	7c92      	ldrb	r2, [r2, #18]
 8016f60:	9209      	str	r2, [sp, #36]	@ 0x24
 8016f62:	2201      	movs	r2, #1
 8016f64:	9208      	str	r2, [sp, #32]
 8016f66:	2200      	movs	r2, #0
 8016f68:	9207      	str	r2, [sp, #28]
 8016f6a:	2200      	movs	r2, #0
 8016f6c:	9206      	str	r2, [sp, #24]
 8016f6e:	2200      	movs	r2, #0
 8016f70:	9205      	str	r2, [sp, #20]
 8016f72:	2200      	movs	r2, #0
 8016f74:	9204      	str	r2, [sp, #16]
 8016f76:	2200      	movs	r2, #0
 8016f78:	9203      	str	r2, [sp, #12]
 8016f7a:	9302      	str	r3, [sp, #8]
 8016f7c:	2308      	movs	r3, #8
 8016f7e:	9301      	str	r3, [sp, #4]
 8016f80:	2300      	movs	r3, #0
 8016f82:	9300      	str	r3, [sp, #0]
 8016f84:	2301      	movs	r3, #1
 8016f86:	460a      	mov	r2, r1
 8016f88:	4601      	mov	r1, r0
 8016f8a:	2001      	movs	r0, #1
 8016f8c:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 8016f8e:	687b      	ldr	r3, [r7, #4]
 8016f90:	7c5b      	ldrb	r3, [r3, #17]
 8016f92:	2b00      	cmp	r3, #0
 8016f94:	d005      	beq.n	8016fa2 <RegionAU915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 8016f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f9a:	4a14      	ldr	r2, [pc, #80]	@ (8016fec <RegionAU915RxConfig+0x100>)
 8016f9c:	5cd3      	ldrb	r3, [r2, r3]
 8016f9e:	75fb      	strb	r3, [r7, #23]
 8016fa0:	e004      	b.n	8016fac <RegionAU915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 8016fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016fa6:	4a12      	ldr	r2, [pc, #72]	@ (8016ff0 <RegionAU915RxConfig+0x104>)
 8016fa8:	5cd3      	ldrb	r3, [r2, r3]
 8016faa:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8016fac:	4b0b      	ldr	r3, [pc, #44]	@ (8016fdc <RegionAU915RxConfig+0xf0>)
 8016fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016fb0:	7dfa      	ldrb	r2, [r7, #23]
 8016fb2:	320d      	adds	r2, #13
 8016fb4:	b2d2      	uxtb	r2, r2
 8016fb6:	4611      	mov	r1, r2
 8016fb8:	2001      	movs	r0, #1
 8016fba:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	7cdb      	ldrb	r3, [r3, #19]
 8016fc0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016fc4:	6939      	ldr	r1, [r7, #16]
 8016fc6:	4618      	mov	r0, r3
 8016fc8:	f001 fbb4 	bl	8018734 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8016fcc:	683b      	ldr	r3, [r7, #0]
 8016fce:	7bfa      	ldrb	r2, [r7, #15]
 8016fd0:	701a      	strb	r2, [r3, #0]
    return true;
 8016fd2:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8016fd4:	4618      	mov	r0, r3
 8016fd6:	371c      	adds	r7, #28
 8016fd8:	46bd      	mov	sp, r7
 8016fda:	bd90      	pop	{r4, r7, pc}
 8016fdc:	08023b7c 	.word	0x08023b7c
 8016fe0:	000927c0 	.word	0x000927c0
 8016fe4:	370870a0 	.word	0x370870a0
 8016fe8:	08023a04 	.word	0x08023a04
 8016fec:	08023a90 	.word	0x08023a90
 8016ff0:	08023a80 	.word	0x08023a80

08016ff4 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8016ff4:	b590      	push	{r4, r7, lr}
 8016ff6:	b093      	sub	sp, #76	@ 0x4c
 8016ff8:	af0a      	add	r7, sp, #40	@ 0x28
 8016ffa:	60f8      	str	r0, [r7, #12]
 8016ffc:	60b9      	str	r1, [r7, #8]
 8016ffe:	607a      	str	r2, [r7, #4]
#if defined( REGION_AU915 )
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8017000:	68fb      	ldr	r3, [r7, #12]
 8017002:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017006:	461a      	mov	r2, r3
 8017008:	4b47      	ldr	r3, [pc, #284]	@ (8017128 <RegionAU915TxConfig+0x134>)
 801700a:	5c9b      	ldrb	r3, [r3, r2]
 801700c:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 801700e:	68fb      	ldr	r3, [r7, #12]
 8017010:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8017014:	4b45      	ldr	r3, [pc, #276]	@ (801712c <RegionAU915TxConfig+0x138>)
 8017016:	681a      	ldr	r2, [r3, #0]
 8017018:	4b45      	ldr	r3, [pc, #276]	@ (8017130 <RegionAU915TxConfig+0x13c>)
 801701a:	6819      	ldr	r1, [r3, #0]
 801701c:	68fb      	ldr	r3, [r7, #12]
 801701e:	781b      	ldrb	r3, [r3, #0]
 8017020:	461c      	mov	r4, r3
 8017022:	4623      	mov	r3, r4
 8017024:	005b      	lsls	r3, r3, #1
 8017026:	4423      	add	r3, r4
 8017028:	009b      	lsls	r3, r3, #2
 801702a:	440b      	add	r3, r1
 801702c:	3309      	adds	r3, #9
 801702e:	781b      	ldrb	r3, [r3, #0]
 8017030:	4619      	mov	r1, r3
 8017032:	460b      	mov	r3, r1
 8017034:	005b      	lsls	r3, r3, #1
 8017036:	440b      	add	r3, r1
 8017038:	00db      	lsls	r3, r3, #3
 801703a:	4413      	add	r3, r2
 801703c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8017040:	4619      	mov	r1, r3
 8017042:	f001 fb44 	bl	80186ce <RegionCommonLimitTxPower>
 8017046:	4603      	mov	r3, r0
 8017048:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAU915 );
 801704a:	68fb      	ldr	r3, [r7, #12]
 801704c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017050:	4938      	ldr	r1, [pc, #224]	@ (8017134 <RegionAU915TxConfig+0x140>)
 8017052:	4618      	mov	r0, r3
 8017054:	f001 fb50 	bl	80186f8 <RegionCommonGetBandwidth>
 8017058:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801705a:	2300      	movs	r3, #0
 801705c:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801705e:	68fb      	ldr	r3, [r7, #12]
 8017060:	6859      	ldr	r1, [r3, #4]
 8017062:	68fb      	ldr	r3, [r7, #12]
 8017064:	689a      	ldr	r2, [r3, #8]
 8017066:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801706a:	4618      	mov	r0, r3
 801706c:	f001 f9a0 	bl	80183b0 <RegionCommonComputeTxPower>
 8017070:	4603      	mov	r3, r0
 8017072:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8017074:	4b30      	ldr	r3, [pc, #192]	@ (8017138 <RegionAU915TxConfig+0x144>)
 8017076:	68da      	ldr	r2, [r3, #12]
 8017078:	4b2d      	ldr	r3, [pc, #180]	@ (8017130 <RegionAU915TxConfig+0x13c>)
 801707a:	6819      	ldr	r1, [r3, #0]
 801707c:	68fb      	ldr	r3, [r7, #12]
 801707e:	781b      	ldrb	r3, [r3, #0]
 8017080:	4618      	mov	r0, r3
 8017082:	4603      	mov	r3, r0
 8017084:	005b      	lsls	r3, r3, #1
 8017086:	4403      	add	r3, r0
 8017088:	009b      	lsls	r3, r3, #2
 801708a:	440b      	add	r3, r1
 801708c:	681b      	ldr	r3, [r3, #0]
 801708e:	4618      	mov	r0, r3
 8017090:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8017092:	4b29      	ldr	r3, [pc, #164]	@ (8017138 <RegionAU915TxConfig+0x144>)
 8017094:	69dc      	ldr	r4, [r3, #28]
 8017096:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801709a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801709e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80170a2:	9208      	str	r2, [sp, #32]
 80170a4:	2200      	movs	r2, #0
 80170a6:	9207      	str	r2, [sp, #28]
 80170a8:	2200      	movs	r2, #0
 80170aa:	9206      	str	r2, [sp, #24]
 80170ac:	2200      	movs	r2, #0
 80170ae:	9205      	str	r2, [sp, #20]
 80170b0:	2201      	movs	r2, #1
 80170b2:	9204      	str	r2, [sp, #16]
 80170b4:	2200      	movs	r2, #0
 80170b6:	9203      	str	r2, [sp, #12]
 80170b8:	2208      	movs	r2, #8
 80170ba:	9202      	str	r2, [sp, #8]
 80170bc:	2201      	movs	r2, #1
 80170be:	9201      	str	r2, [sp, #4]
 80170c0:	9300      	str	r3, [sp, #0]
 80170c2:	69bb      	ldr	r3, [r7, #24]
 80170c4:	2200      	movs	r2, #0
 80170c6:	2001      	movs	r0, #1
 80170c8:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80170ca:	4b19      	ldr	r3, [pc, #100]	@ (8017130 <RegionAU915TxConfig+0x13c>)
 80170cc:	681a      	ldr	r2, [r3, #0]
 80170ce:	68fb      	ldr	r3, [r7, #12]
 80170d0:	781b      	ldrb	r3, [r3, #0]
 80170d2:	4619      	mov	r1, r3
 80170d4:	460b      	mov	r3, r1
 80170d6:	005b      	lsls	r3, r3, #1
 80170d8:	440b      	add	r3, r1
 80170da:	009b      	lsls	r3, r3, #2
 80170dc:	4413      	add	r3, r2
 80170de:	681a      	ldr	r2, [r3, #0]
 80170e0:	68fb      	ldr	r3, [r7, #12]
 80170e2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80170e6:	4619      	mov	r1, r3
 80170e8:	4610      	mov	r0, r2
 80170ea:	f001 fb55 	bl	8018798 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 80170ee:	4b12      	ldr	r3, [pc, #72]	@ (8017138 <RegionAU915TxConfig+0x144>)
 80170f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80170f2:	68fa      	ldr	r2, [r7, #12]
 80170f4:	8992      	ldrh	r2, [r2, #12]
 80170f6:	b2d2      	uxtb	r2, r2
 80170f8:	4611      	mov	r1, r2
 80170fa:	2001      	movs	r0, #1
 80170fc:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80170fe:	68fb      	ldr	r3, [r7, #12]
 8017100:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8017104:	68fb      	ldr	r3, [r7, #12]
 8017106:	899b      	ldrh	r3, [r3, #12]
 8017108:	4619      	mov	r1, r3
 801710a:	4610      	mov	r0, r2
 801710c:	f7ff fa30 	bl	8016570 <GetTimeOnAir>
 8017110:	4602      	mov	r2, r0
 8017112:	687b      	ldr	r3, [r7, #4]
 8017114:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8017116:	68bb      	ldr	r3, [r7, #8]
 8017118:	7fba      	ldrb	r2, [r7, #30]
 801711a:	701a      	strb	r2, [r3, #0]
    return true;
 801711c:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 801711e:	4618      	mov	r0, r3
 8017120:	3724      	adds	r7, #36	@ 0x24
 8017122:	46bd      	mov	sp, r7
 8017124:	bd90      	pop	{r4, r7, pc}
 8017126:	bf00      	nop
 8017128:	08023a04 	.word	0x08023a04
 801712c:	20001f98 	.word	0x20001f98
 8017130:	20001f94 	.word	0x20001f94
 8017134:	08023a14 	.word	0x08023a14
 8017138:	08023b7c 	.word	0x08023b7c

0801713c <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801713c:	b590      	push	{r4, r7, lr}
 801713e:	b097      	sub	sp, #92	@ 0x5c
 8017140:	af00      	add	r7, sp, #0
 8017142:	60f8      	str	r0, [r7, #12]
 8017144:	60b9      	str	r1, [r7, #8]
 8017146:	607a      	str	r2, [r7, #4]
 8017148:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801714a:	2307      	movs	r3, #7
 801714c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_AU915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8017150:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017154:	2200      	movs	r2, #0
 8017156:	601a      	str	r2, [r3, #0]
 8017158:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801715a:	2300      	movs	r3, #0
 801715c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 8017160:	2300      	movs	r3, #0
 8017162:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8017166:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801716a:	2200      	movs	r2, #0
 801716c:	601a      	str	r2, [r3, #0]
 801716e:	605a      	str	r2, [r3, #4]
 8017170:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, 6 );
 8017172:	4b97      	ldr	r3, [pc, #604]	@ (80173d0 <RegionAU915LinkAdrReq+0x294>)
 8017174:	681b      	ldr	r3, [r3, #0]
 8017176:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 801717a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801717e:	2206      	movs	r2, #6
 8017180:	4618      	mov	r0, r3
 8017182:	f000 fe3d 	bl	8017e00 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017186:	e11b      	b.n	80173c0 <RegionAU915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8017188:	68fb      	ldr	r3, [r7, #12]
 801718a:	685a      	ldr	r2, [r3, #4]
 801718c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8017190:	4413      	add	r3, r2
 8017192:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017196:	4611      	mov	r1, r2
 8017198:	4618      	mov	r0, r3
 801719a:	f000 ff51 	bl	8018040 <RegionCommonParseLinkAdrReq>
 801719e:	4603      	mov	r3, r0
 80171a0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 80171a4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80171a8:	2b00      	cmp	r3, #0
 80171aa:	f000 8113 	beq.w	80173d4 <RegionAU915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80171ae:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 80171b2:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80171b6:	4413      	add	r3, r2
 80171b8:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 80171bc:	2307      	movs	r3, #7
 80171be:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 80171c2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80171c6:	2b06      	cmp	r3, #6
 80171c8:	d116      	bne.n	80171f8 <RegionAU915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 80171ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80171ce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 80171d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80171d6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 80171da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80171de:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 80171e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80171e6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 80171ea:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80171ee:	b2db      	uxtb	r3, r3
 80171f0:	b29b      	uxth	r3, r3
 80171f2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80171f6:	e0e3      	b.n	80173c0 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 80171f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80171fc:	2b07      	cmp	r3, #7
 80171fe:	d112      	bne.n	8017226 <RegionAU915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8017200:	2300      	movs	r3, #0
 8017202:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 8017206:	2300      	movs	r3, #0
 8017208:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 801720c:	2300      	movs	r3, #0
 801720e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 8017212:	2300      	movs	r3, #0
 8017214:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8017218:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801721c:	b2db      	uxtb	r3, r3
 801721e:	b29b      	uxth	r3, r3
 8017220:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8017224:	e0cc      	b.n	80173c0 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8017226:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801722a:	2b05      	cmp	r3, #5
 801722c:	f040 80bf 	bne.w	80173ae <RegionAU915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8017230:	2301      	movs	r3, #1
 8017232:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8017236:	2300      	movs	r3, #0
 8017238:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801723c:	2300      	movs	r3, #0
 801723e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8017242:	e0ae      	b.n	80173a2 <RegionAU915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8017244:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8017248:	b2da      	uxtb	r2, r3
 801724a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801724e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017252:	fa01 f303 	lsl.w	r3, r1, r3
 8017256:	4013      	ands	r3, r2
 8017258:	2b00      	cmp	r3, #0
 801725a:	d04d      	beq.n	80172f8 <RegionAU915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 801725c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017260:	f003 0301 	and.w	r3, r3, #1
 8017264:	b2db      	uxtb	r3, r3
 8017266:	2b00      	cmp	r3, #0
 8017268:	d120      	bne.n	80172ac <RegionAU915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801726a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801726e:	005b      	lsls	r3, r3, #1
 8017270:	3358      	adds	r3, #88	@ 0x58
 8017272:	443b      	add	r3, r7
 8017274:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8017278:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801727c:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 8017280:	b292      	uxth	r2, r2
 8017282:	005b      	lsls	r3, r3, #1
 8017284:	3358      	adds	r3, #88	@ 0x58
 8017286:	443b      	add	r3, r7
 8017288:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801728c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8017290:	b21a      	sxth	r2, r3
 8017292:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017296:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801729a:	fa01 f303 	lsl.w	r3, r1, r3
 801729e:	b21b      	sxth	r3, r3
 80172a0:	4313      	orrs	r3, r2
 80172a2:	b21b      	sxth	r3, r3
 80172a4:	b29b      	uxth	r3, r3
 80172a6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80172aa:	e075      	b.n	8017398 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 80172ac:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80172b0:	005b      	lsls	r3, r3, #1
 80172b2:	3358      	adds	r3, #88	@ 0x58
 80172b4:	443b      	add	r3, r7
 80172b6:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80172ba:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80172be:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 80172c2:	b292      	uxth	r2, r2
 80172c4:	005b      	lsls	r3, r3, #1
 80172c6:	3358      	adds	r3, #88	@ 0x58
 80172c8:	443b      	add	r3, r7
 80172ca:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 80172ce:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80172d2:	b21a      	sxth	r2, r3
 80172d4:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80172d8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80172dc:	fa01 f303 	lsl.w	r3, r1, r3
 80172e0:	b21b      	sxth	r3, r3
 80172e2:	4313      	orrs	r3, r2
 80172e4:	b21b      	sxth	r3, r3
 80172e6:	b29b      	uxth	r3, r3
 80172e8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80172ec:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80172f0:	3301      	adds	r3, #1
 80172f2:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 80172f6:	e04f      	b.n	8017398 <RegionAU915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 80172f8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80172fc:	f003 0301 	and.w	r3, r3, #1
 8017300:	b2db      	uxtb	r3, r3
 8017302:	2b00      	cmp	r3, #0
 8017304:	d122      	bne.n	801734c <RegionAU915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8017306:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801730a:	005b      	lsls	r3, r3, #1
 801730c:	3358      	adds	r3, #88	@ 0x58
 801730e:	443b      	add	r3, r7
 8017310:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8017314:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017318:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 801731c:	b292      	uxth	r2, r2
 801731e:	005b      	lsls	r3, r3, #1
 8017320:	3358      	adds	r3, #88	@ 0x58
 8017322:	443b      	add	r3, r7
 8017324:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8017328:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801732c:	b21a      	sxth	r2, r3
 801732e:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017332:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017336:	fa01 f303 	lsl.w	r3, r1, r3
 801733a:	b21b      	sxth	r3, r3
 801733c:	43db      	mvns	r3, r3
 801733e:	b21b      	sxth	r3, r3
 8017340:	4013      	ands	r3, r2
 8017342:	b21b      	sxth	r3, r3
 8017344:	b29b      	uxth	r3, r3
 8017346:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801734a:	e025      	b.n	8017398 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801734c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017350:	005b      	lsls	r3, r3, #1
 8017352:	3358      	adds	r3, #88	@ 0x58
 8017354:	443b      	add	r3, r7
 8017356:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801735a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801735e:	b2d2      	uxtb	r2, r2
 8017360:	b292      	uxth	r2, r2
 8017362:	005b      	lsls	r3, r3, #1
 8017364:	3358      	adds	r3, #88	@ 0x58
 8017366:	443b      	add	r3, r7
 8017368:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801736c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8017370:	b21a      	sxth	r2, r3
 8017372:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017376:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801737a:	fa01 f303 	lsl.w	r3, r1, r3
 801737e:	b21b      	sxth	r3, r3
 8017380:	43db      	mvns	r3, r3
 8017382:	b21b      	sxth	r3, r3
 8017384:	4013      	ands	r3, r2
 8017386:	b21b      	sxth	r3, r3
 8017388:	b29b      	uxth	r3, r3
 801738a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801738e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017392:	3301      	adds	r3, #1
 8017394:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8017398:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801739c:	3301      	adds	r3, #1
 801739e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 80173a2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80173a6:	2b07      	cmp	r3, #7
 80173a8:	f67f af4c 	bls.w	8017244 <RegionAU915LinkAdrReq+0x108>
 80173ac:	e008      	b.n	80173c0 <RegionAU915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 80173ae:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80173b2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80173b6:	005b      	lsls	r3, r3, #1
 80173b8:	3358      	adds	r3, #88	@ 0x58
 80173ba:	443b      	add	r3, r7
 80173bc:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 80173c0:	68fb      	ldr	r3, [r7, #12]
 80173c2:	7a1b      	ldrb	r3, [r3, #8]
 80173c4:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 80173c8:	429a      	cmp	r2, r3
 80173ca:	f4ff aedd 	bcc.w	8017188 <RegionAU915LinkAdrReq+0x4c>
 80173ce:	e002      	b.n	80173d6 <RegionAU915LinkAdrReq+0x29a>
 80173d0:	20001f94 	.word	0x20001f94
            break; // break loop, since no more request has been found
 80173d4:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 80173d6:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 80173da:	2b05      	cmp	r3, #5
 80173dc:	dc0f      	bgt.n	80173fe <RegionAU915LinkAdrReq+0x2c2>
 80173de:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80173e2:	2204      	movs	r2, #4
 80173e4:	2100      	movs	r1, #0
 80173e6:	4618      	mov	r0, r3
 80173e8:	f000 fcde 	bl	8017da8 <RegionCommonCountChannels>
 80173ec:	4603      	mov	r3, r0
 80173ee:	2b01      	cmp	r3, #1
 80173f0:	d805      	bhi.n	80173fe <RegionAU915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 80173f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80173f6:	f023 0301 	bic.w	r3, r3, #1
 80173fa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80173fe:	2302      	movs	r3, #2
 8017400:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8017404:	68fb      	ldr	r3, [r7, #12]
 8017406:	7a5b      	ldrb	r3, [r3, #9]
 8017408:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionAU915GetPhyParam( &getPhy );
 801740c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8017410:	4618      	mov	r0, r3
 8017412:	f7ff f8dd 	bl	80165d0 <RegionAU915GetPhyParam>
 8017416:	4603      	mov	r3, r0
 8017418:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 801741a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801741e:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8017420:	68fb      	ldr	r3, [r7, #12]
 8017422:	7a9b      	ldrb	r3, [r3, #10]
 8017424:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8017426:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801742a:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801742c:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 8017430:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8017432:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8017436:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8017438:	68fb      	ldr	r3, [r7, #12]
 801743a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801743e:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8017440:	68fb      	ldr	r3, [r7, #12]
 8017442:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8017446:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8017448:	68fb      	ldr	r3, [r7, #12]
 801744a:	7b5b      	ldrb	r3, [r3, #13]
 801744c:	b25b      	sxtb	r3, r3
 801744e:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 8017450:	2348      	movs	r3, #72	@ 0x48
 8017452:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8017456:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801745a:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801745c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801745e:	b25b      	sxtb	r3, r3
 8017460:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 8017464:	230d      	movs	r3, #13
 8017466:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801746a:	4b3f      	ldr	r3, [pc, #252]	@ (8017568 <RegionAU915LinkAdrReq+0x42c>)
 801746c:	681b      	ldr	r3, [r3, #0]
 801746e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 8017470:	230e      	movs	r3, #14
 8017472:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
 8017476:	2300      	movs	r3, #0
 8017478:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801747c:	68fb      	ldr	r3, [r7, #12]
 801747e:	681b      	ldr	r3, [r3, #0]
 8017480:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8017482:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8017486:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801748a:	1c9a      	adds	r2, r3, #2
 801748c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017490:	1c59      	adds	r1, r3, #1
 8017492:	f107 0014 	add.w	r0, r7, #20
 8017496:	4623      	mov	r3, r4
 8017498:	f000 fe23 	bl	80180e2 <RegionCommonLinkAdrReqVerifyParams>
 801749c:	4603      	mov	r3, r0
 801749e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80174a2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80174a6:	2b07      	cmp	r3, #7
 80174a8:	d147      	bne.n	801753a <RegionAU915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 80174aa:	4b2f      	ldr	r3, [pc, #188]	@ (8017568 <RegionAU915LinkAdrReq+0x42c>)
 80174ac:	681b      	ldr	r3, [r3, #0]
 80174ae:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80174b2:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80174b6:	2206      	movs	r2, #6
 80174b8:	4618      	mov	r0, r3
 80174ba:	f000 fca1 	bl	8017e00 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 80174be:	4b2b      	ldr	r3, [pc, #172]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 80174c0:	681b      	ldr	r3, [r3, #0]
 80174c2:	8819      	ldrh	r1, [r3, #0]
 80174c4:	4b28      	ldr	r3, [pc, #160]	@ (8017568 <RegionAU915LinkAdrReq+0x42c>)
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 80174cc:	4b27      	ldr	r3, [pc, #156]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	400a      	ands	r2, r1
 80174d2:	b292      	uxth	r2, r2
 80174d4:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 80174d6:	4b25      	ldr	r3, [pc, #148]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 80174d8:	681b      	ldr	r3, [r3, #0]
 80174da:	8859      	ldrh	r1, [r3, #2]
 80174dc:	4b22      	ldr	r3, [pc, #136]	@ (8017568 <RegionAU915LinkAdrReq+0x42c>)
 80174de:	681b      	ldr	r3, [r3, #0]
 80174e0:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 80174e4:	4b21      	ldr	r3, [pc, #132]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 80174e6:	681b      	ldr	r3, [r3, #0]
 80174e8:	400a      	ands	r2, r1
 80174ea:	b292      	uxth	r2, r2
 80174ec:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 80174ee:	4b1f      	ldr	r3, [pc, #124]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 80174f0:	681b      	ldr	r3, [r3, #0]
 80174f2:	8899      	ldrh	r1, [r3, #4]
 80174f4:	4b1c      	ldr	r3, [pc, #112]	@ (8017568 <RegionAU915LinkAdrReq+0x42c>)
 80174f6:	681b      	ldr	r3, [r3, #0]
 80174f8:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 80174fc:	4b1b      	ldr	r3, [pc, #108]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 80174fe:	681b      	ldr	r3, [r3, #0]
 8017500:	400a      	ands	r2, r1
 8017502:	b292      	uxth	r2, r2
 8017504:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8017506:	4b19      	ldr	r3, [pc, #100]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 8017508:	681b      	ldr	r3, [r3, #0]
 801750a:	88d9      	ldrh	r1, [r3, #6]
 801750c:	4b16      	ldr	r3, [pc, #88]	@ (8017568 <RegionAU915LinkAdrReq+0x42c>)
 801750e:	681b      	ldr	r3, [r3, #0]
 8017510:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 8017514:	4b15      	ldr	r3, [pc, #84]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 8017516:	681b      	ldr	r3, [r3, #0]
 8017518:	400a      	ands	r2, r1
 801751a:	b292      	uxth	r2, r2
 801751c:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801751e:	4b12      	ldr	r3, [pc, #72]	@ (8017568 <RegionAU915LinkAdrReq+0x42c>)
 8017520:	681a      	ldr	r2, [r3, #0]
 8017522:	4b12      	ldr	r3, [pc, #72]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 8017524:	681b      	ldr	r3, [r3, #0]
 8017526:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801752a:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801752c:	4b0e      	ldr	r3, [pc, #56]	@ (8017568 <RegionAU915LinkAdrReq+0x42c>)
 801752e:	681a      	ldr	r2, [r3, #0]
 8017530:	4b0e      	ldr	r3, [pc, #56]	@ (801756c <RegionAU915LinkAdrReq+0x430>)
 8017532:	681b      	ldr	r3, [r3, #0]
 8017534:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 8017538:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801753a:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 801753e:	68bb      	ldr	r3, [r7, #8]
 8017540:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8017542:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 8017546:	687b      	ldr	r3, [r7, #4]
 8017548:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801754a:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801754e:	683b      	ldr	r3, [r7, #0]
 8017550:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8017552:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017554:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8017558:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AU915 */
    return status;
 801755a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801755e:	4618      	mov	r0, r3
 8017560:	375c      	adds	r7, #92	@ 0x5c
 8017562:	46bd      	mov	sp, r7
 8017564:	bd90      	pop	{r4, r7, pc}
 8017566:	bf00      	nop
 8017568:	20001f94 	.word	0x20001f94
 801756c:	20001f90 	.word	0x20001f90

08017570 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8017570:	b580      	push	{r7, lr}
 8017572:	b084      	sub	sp, #16
 8017574:	af00      	add	r7, sp, #0
 8017576:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8017578:	2307      	movs	r3, #7
 801757a:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AU915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801757c:	687b      	ldr	r3, [r7, #4]
 801757e:	685b      	ldr	r3, [r3, #4]
 8017580:	4618      	mov	r0, r3
 8017582:	f7fe ffaf 	bl	80164e4 <VerifyRfFreq>
 8017586:	4603      	mov	r3, r0
 8017588:	f083 0301 	eor.w	r3, r3, #1
 801758c:	b2db      	uxtb	r3, r3
 801758e:	2b00      	cmp	r3, #0
 8017590:	d003      	beq.n	801759a <RegionAU915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8017592:	7bfb      	ldrb	r3, [r7, #15]
 8017594:	f023 0301 	bic.w	r3, r3, #1
 8017598:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 801759a:	687b      	ldr	r3, [r7, #4]
 801759c:	f993 3000 	ldrsb.w	r3, [r3]
 80175a0:	220d      	movs	r2, #13
 80175a2:	2108      	movs	r1, #8
 80175a4:	4618      	mov	r0, r3
 80175a6:	f000 fbae 	bl	8017d06 <RegionCommonValueInRange>
 80175aa:	4603      	mov	r3, r0
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	d103      	bne.n	80175b8 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 80175b0:	7bfb      	ldrb	r3, [r7, #15]
 80175b2:	f023 0302 	bic.w	r3, r3, #2
 80175b6:	73fb      	strb	r3, [r7, #15]
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	f993 3000 	ldrsb.w	r3, [r3]
 80175be:	2b07      	cmp	r3, #7
 80175c0:	d004      	beq.n	80175cc <RegionAU915RxParamSetupReq+0x5c>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 80175c8:	2b0d      	cmp	r3, #13
 80175ca:	dd03      	ble.n	80175d4 <RegionAU915RxParamSetupReq+0x64>
    {
        status &= 0xFD; // Datarate KO
 80175cc:	7bfb      	ldrb	r3, [r7, #15]
 80175ce:	f023 0302 	bic.w	r3, r3, #2
 80175d2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80175da:	2205      	movs	r2, #5
 80175dc:	2100      	movs	r1, #0
 80175de:	4618      	mov	r0, r3
 80175e0:	f000 fb91 	bl	8017d06 <RegionCommonValueInRange>
 80175e4:	4603      	mov	r3, r0
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	d103      	bne.n	80175f2 <RegionAU915RxParamSetupReq+0x82>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80175ea:	7bfb      	ldrb	r3, [r7, #15]
 80175ec:	f023 0304 	bic.w	r3, r3, #4
 80175f0:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AU915 */
    return status;
 80175f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80175f4:	4618      	mov	r0, r3
 80175f6:	3710      	adds	r7, #16
 80175f8:	46bd      	mov	sp, r7
 80175fa:	bd80      	pop	{r7, pc}

080175fc <RegionAU915NewChannelReq>:

int8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80175fc:	b480      	push	{r7}
 80175fe:	b083      	sub	sp, #12
 8017600:	af00      	add	r7, sp, #0
 8017602:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8017604:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017608:	4618      	mov	r0, r3
 801760a:	370c      	adds	r7, #12
 801760c:	46bd      	mov	sp, r7
 801760e:	bc80      	pop	{r7}
 8017610:	4770      	bx	lr

08017612 <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8017612:	b480      	push	{r7}
 8017614:	b083      	sub	sp, #12
 8017616:	af00      	add	r7, sp, #0
 8017618:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 801761a:	2300      	movs	r3, #0
}
 801761c:	4618      	mov	r0, r3
 801761e:	370c      	adds	r7, #12
 8017620:	46bd      	mov	sp, r7
 8017622:	bc80      	pop	{r7}
 8017624:	4770      	bx	lr

08017626 <RegionAU915DlChannelReq>:

int8_t RegionAU915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8017626:	b480      	push	{r7}
 8017628:	b083      	sub	sp, #12
 801762a:	af00      	add	r7, sp, #0
 801762c:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801762e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017632:	4618      	mov	r0, r3
 8017634:	370c      	adds	r7, #12
 8017636:	46bd      	mov	sp, r7
 8017638:	bc80      	pop	{r7}
 801763a:	4770      	bx	lr

0801763c <RegionAU915AlternateDr>:

int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801763c:	b480      	push	{r7}
 801763e:	b083      	sub	sp, #12
 8017640:	af00      	add	r7, sp, #0
 8017642:	4603      	mov	r3, r0
 8017644:	460a      	mov	r2, r1
 8017646:	71fb      	strb	r3, [r7, #7]
 8017648:	4613      	mov	r3, r2
 801764a:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AU915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_2 and then one 500kHz DR_6 channel
    if( type == ALTERNATE_DR )
 801764c:	79bb      	ldrb	r3, [r7, #6]
 801764e:	2b00      	cmp	r3, #0
 8017650:	d106      	bne.n	8017660 <RegionAU915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 8017652:	4b13      	ldr	r3, [pc, #76]	@ (80176a0 <RegionAU915AlternateDr+0x64>)
 8017654:	681b      	ldr	r3, [r3, #0]
 8017656:	7b5a      	ldrb	r2, [r3, #13]
 8017658:	3201      	adds	r2, #1
 801765a:	b2d2      	uxtb	r2, r2
 801765c:	735a      	strb	r2, [r3, #13]
 801765e:	e005      	b.n	801766c <RegionAU915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 8017660:	4b0f      	ldr	r3, [pc, #60]	@ (80176a0 <RegionAU915AlternateDr+0x64>)
 8017662:	681b      	ldr	r3, [r3, #0]
 8017664:	7b5a      	ldrb	r2, [r3, #13]
 8017666:	3a01      	subs	r2, #1
 8017668:	b2d2      	uxtb	r2, r2
 801766a:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801766c:	4b0c      	ldr	r3, [pc, #48]	@ (80176a0 <RegionAU915AlternateDr+0x64>)
 801766e:	681b      	ldr	r3, [r3, #0]
 8017670:	7b5a      	ldrb	r2, [r3, #13]
 8017672:	4b0c      	ldr	r3, [pc, #48]	@ (80176a4 <RegionAU915AlternateDr+0x68>)
 8017674:	fba3 1302 	umull	r1, r3, r3, r2
 8017678:	0859      	lsrs	r1, r3, #1
 801767a:	460b      	mov	r3, r1
 801767c:	00db      	lsls	r3, r3, #3
 801767e:	440b      	add	r3, r1
 8017680:	1ad3      	subs	r3, r2, r3
 8017682:	b2db      	uxtb	r3, r3
 8017684:	2b00      	cmp	r3, #0
 8017686:	d102      	bne.n	801768e <RegionAU915AlternateDr+0x52>
    {
        // Use DR_6 every 9th times.
        currentDr = DR_6;
 8017688:	2306      	movs	r3, #6
 801768a:	71fb      	strb	r3, [r7, #7]
 801768c:	e001      	b.n	8017692 <RegionAU915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_2;
 801768e:	2302      	movs	r3, #2
 8017690:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8017692:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_AU915 */
}
 8017696:	4618      	mov	r0, r3
 8017698:	370c      	adds	r7, #12
 801769a:	46bd      	mov	sp, r7
 801769c:	bc80      	pop	{r7}
 801769e:	4770      	bx	lr
 80176a0:	20001f90 	.word	0x20001f90
 80176a4:	38e38e39 	.word	0x38e38e39

080176a8 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80176a8:	b580      	push	{r7, lr}
 80176aa:	b0a8      	sub	sp, #160	@ 0xa0
 80176ac:	af02      	add	r7, sp, #8
 80176ae:	60f8      	str	r0, [r7, #12]
 80176b0:	60b9      	str	r1, [r7, #8]
 80176b2:	607a      	str	r2, [r7, #4]
 80176b4:	603b      	str	r3, [r7, #0]
#if defined( REGION_AU915 )
    uint8_t nbEnabledChannels = 0;
 80176b6:	2300      	movs	r3, #0
 80176b8:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 80176bc:	2300      	movs	r3, #0
 80176be:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 80176c2:	2300      	movs	r3, #0
 80176c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80176c6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80176ca:	2244      	movs	r2, #68	@ 0x44
 80176cc:	2100      	movs	r1, #0
 80176ce:	4618      	mov	r0, r3
 80176d0:	f009 f9bf 	bl	8020a52 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80176d4:	230c      	movs	r3, #12
 80176d6:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 80176da:	4b67      	ldr	r3, [pc, #412]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 80176dc:	681b      	ldr	r3, [r3, #0]
 80176de:	2204      	movs	r2, #4
 80176e0:	2100      	movs	r1, #0
 80176e2:	4618      	mov	r0, r3
 80176e4:	f000 fb60 	bl	8017da8 <RegionCommonCountChannels>
 80176e8:	4603      	mov	r3, r0
 80176ea:	2b00      	cmp	r3, #0
 80176ec:	d10e      	bne.n	801770c <RegionAU915NextChannel+0x64>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 80176ee:	4b62      	ldr	r3, [pc, #392]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 80176f0:	681b      	ldr	r3, [r3, #0]
 80176f2:	4618      	mov	r0, r3
 80176f4:	4b61      	ldr	r3, [pc, #388]	@ (801787c <RegionAU915NextChannel+0x1d4>)
 80176f6:	681b      	ldr	r3, [r3, #0]
 80176f8:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80176fc:	2204      	movs	r2, #4
 80176fe:	4619      	mov	r1, r3
 8017700:	f000 fb7e 	bl	8017e00 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8017704:	4b5c      	ldr	r3, [pc, #368]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 8017706:	681b      	ldr	r3, [r3, #0]
 8017708:	2200      	movs	r2, #0
 801770a:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 801770c:	68fb      	ldr	r3, [r7, #12]
 801770e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017712:	2b05      	cmp	r3, #5
 8017714:	dd0c      	ble.n	8017730 <RegionAU915NextChannel+0x88>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8017716:	4b58      	ldr	r3, [pc, #352]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 8017718:	681b      	ldr	r3, [r3, #0]
 801771a:	891b      	ldrh	r3, [r3, #8]
 801771c:	b2db      	uxtb	r3, r3
 801771e:	2b00      	cmp	r3, #0
 8017720:	d106      	bne.n	8017730 <RegionAU915NextChannel+0x88>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8017722:	4b56      	ldr	r3, [pc, #344]	@ (801787c <RegionAU915NextChannel+0x1d4>)
 8017724:	681a      	ldr	r2, [r3, #0]
 8017726:	4b54      	ldr	r3, [pc, #336]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801772e:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8017730:	68fb      	ldr	r3, [r7, #12]
 8017732:	7a5b      	ldrb	r3, [r3, #9]
 8017734:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8017736:	68fb      	ldr	r3, [r7, #12]
 8017738:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801773c:	b2db      	uxtb	r3, r3
 801773e:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 8017740:	4b4d      	ldr	r3, [pc, #308]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 8017742:	681b      	ldr	r3, [r3, #0]
 8017744:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8017746:	4b4d      	ldr	r3, [pc, #308]	@ (801787c <RegionAU915NextChannel+0x1d4>)
 8017748:	681b      	ldr	r3, [r3, #0]
 801774a:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 801774c:	4b4c      	ldr	r3, [pc, #304]	@ (8017880 <RegionAU915NextChannel+0x1d8>)
 801774e:	681b      	ldr	r3, [r3, #0]
 8017750:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AU915_MAX_NB_CHANNELS;
 8017752:	2348      	movs	r3, #72	@ 0x48
 8017754:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 8017756:	2300      	movs	r3, #0
 8017758:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801775a:	68fb      	ldr	r3, [r7, #12]
 801775c:	681b      	ldr	r3, [r3, #0]
 801775e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8017760:	68fb      	ldr	r3, [r7, #12]
 8017762:	685b      	ldr	r3, [r3, #4]
 8017764:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8017766:	68fb      	ldr	r3, [r7, #12]
 8017768:	7a9b      	ldrb	r3, [r3, #10]
 801776a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AU915_MAX_NB_BANDS;
 801776e:	2301      	movs	r3, #1
 8017770:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8017774:	68fa      	ldr	r2, [r7, #12]
 8017776:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801777a:	320c      	adds	r2, #12
 801777c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017780:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8017784:	68fb      	ldr	r3, [r7, #12]
 8017786:	7d1b      	ldrb	r3, [r3, #20]
 8017788:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801778c:	68fb      	ldr	r3, [r7, #12]
 801778e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8017792:	68fb      	ldr	r3, [r7, #12]
 8017794:	8adb      	ldrh	r3, [r3, #22]
 8017796:	4619      	mov	r1, r3
 8017798:	4610      	mov	r0, r2
 801779a:	f7fe fee9 	bl	8016570 <GetTimeOnAir>
 801779e:	4603      	mov	r3, r0
 80177a0:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80177a2:	f107 0314 	add.w	r3, r7, #20
 80177a6:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 80177a8:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 80177ac:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 80177b0:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	9301      	str	r3, [sp, #4]
 80177b8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80177bc:	9300      	str	r3, [sp, #0]
 80177be:	460b      	mov	r3, r1
 80177c0:	6839      	ldr	r1, [r7, #0]
 80177c2:	f000 fee4 	bl	801858e <RegionCommonIdentifyChannels>
 80177c6:	4603      	mov	r3, r0
 80177c8:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 80177cc:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 80177d0:	2b00      	cmp	r3, #0
 80177d2:	d14a      	bne.n	801786a <RegionAU915NextChannel+0x1c2>
    {
        if( nextChanParams->Joined == true )
 80177d4:	68fb      	ldr	r3, [r7, #12]
 80177d6:	7a5b      	ldrb	r3, [r3, #9]
 80177d8:	2b00      	cmp	r3, #0
 80177da:	d00e      	beq.n	80177fa <RegionAU915NextChannel+0x152>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 80177dc:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 80177e0:	3b01      	subs	r3, #1
 80177e2:	4619      	mov	r1, r3
 80177e4:	2000      	movs	r0, #0
 80177e6:	f003 fbbb 	bl	801af60 <randr>
 80177ea:	4603      	mov	r3, r0
 80177ec:	3398      	adds	r3, #152	@ 0x98
 80177ee:	443b      	add	r3, r7
 80177f0:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 80177f4:	68bb      	ldr	r3, [r7, #8]
 80177f6:	701a      	strb	r2, [r3, #0]
 80177f8:	e02e      	b.n	8017858 <RegionAU915NextChannel+0x1b0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR2
            if( nextChanParams->Datarate == DR_2 )
 80177fa:	68fb      	ldr	r3, [r7, #12]
 80177fc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017800:	2b02      	cmp	r3, #2
 8017802:	d10e      	bne.n	8017822 <RegionAU915NextChannel+0x17a>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8017804:	4b1c      	ldr	r3, [pc, #112]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 8017806:	681b      	ldr	r3, [r3, #0]
 8017808:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801780a:	4b1b      	ldr	r3, [pc, #108]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 801780c:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801780e:	330c      	adds	r3, #12
 8017810:	68ba      	ldr	r2, [r7, #8]
 8017812:	4619      	mov	r1, r3
 8017814:	f000 f896 	bl	8017944 <RegionBaseUSComputeNext125kHzJoinChannel>
 8017818:	4603      	mov	r3, r0
 801781a:	2b03      	cmp	r3, #3
 801781c:	d11c      	bne.n	8017858 <RegionAU915NextChannel+0x1b0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801781e:	2303      	movs	r3, #3
 8017820:	e025      	b.n	801786e <RegionAU915NextChannel+0x1c6>
            }
            // 500kHz Channels (64 - 71) DR6
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8017822:	2300      	movs	r3, #0
 8017824:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8017828:	e004      	b.n	8017834 <RegionAU915NextChannel+0x18c>
                {
                    i++;
 801782a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801782e:	3301      	adds	r3, #1
 8017830:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8017834:	4b10      	ldr	r3, [pc, #64]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 8017836:	681b      	ldr	r3, [r3, #0]
 8017838:	891b      	ldrh	r3, [r3, #8]
 801783a:	b2da      	uxtb	r2, r3
 801783c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017840:	fa42 f303 	asr.w	r3, r2, r3
 8017844:	f003 0301 	and.w	r3, r3, #1
 8017848:	2b00      	cmp	r3, #0
 801784a:	d0ee      	beq.n	801782a <RegionAU915NextChannel+0x182>
                }
                *channel = 64 + i;
 801784c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017850:	3340      	adds	r3, #64	@ 0x40
 8017852:	b2da      	uxtb	r2, r3
 8017854:	68bb      	ldr	r3, [r7, #8]
 8017856:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS );
 8017858:	4b07      	ldr	r3, [pc, #28]	@ (8017878 <RegionAU915NextChannel+0x1d0>)
 801785a:	681b      	ldr	r3, [r3, #0]
 801785c:	4618      	mov	r0, r3
 801785e:	68bb      	ldr	r3, [r7, #8]
 8017860:	781b      	ldrb	r3, [r3, #0]
 8017862:	2248      	movs	r2, #72	@ 0x48
 8017864:	4619      	mov	r1, r3
 8017866:	f000 fa6b 	bl	8017d40 <RegionCommonChanDisable>
    }
    return status;
 801786a:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AU915 */
}
 801786e:	4618      	mov	r0, r3
 8017870:	3798      	adds	r7, #152	@ 0x98
 8017872:	46bd      	mov	sp, r7
 8017874:	bd80      	pop	{r7, pc}
 8017876:	bf00      	nop
 8017878:	20001f90 	.word	0x20001f90
 801787c:	20001f94 	.word	0x20001f94
 8017880:	20001f98 	.word	0x20001f98

08017884 <RegionAU915ApplyDrOffset>:
#endif /* REGION_AU915 */
}
#endif /* REGION_VERSION */

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017884:	b480      	push	{r7}
 8017886:	b085      	sub	sp, #20
 8017888:	af00      	add	r7, sp, #0
 801788a:	4603      	mov	r3, r0
 801788c:	71fb      	strb	r3, [r7, #7]
 801788e:	460b      	mov	r3, r1
 8017890:	71bb      	strb	r3, [r7, #6]
 8017892:	4613      	mov	r3, r2
 8017894:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AU915 )
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 8017896:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801789a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801789e:	480d      	ldr	r0, [pc, #52]	@ (80178d4 <RegionAU915ApplyDrOffset+0x50>)
 80178a0:	4613      	mov	r3, r2
 80178a2:	005b      	lsls	r3, r3, #1
 80178a4:	4413      	add	r3, r2
 80178a6:	005b      	lsls	r3, r3, #1
 80178a8:	4403      	add	r3, r0
 80178aa:	440b      	add	r3, r1
 80178ac:	781b      	ldrb	r3, [r3, #0]
 80178ae:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 80178b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80178b4:	2b00      	cmp	r3, #0
 80178b6:	da07      	bge.n	80178c8 <RegionAU915ApplyDrOffset+0x44>
    {
        if( downlinkDwellTime == 0 )
 80178b8:	79fb      	ldrb	r3, [r7, #7]
 80178ba:	2b00      	cmp	r3, #0
 80178bc:	d102      	bne.n	80178c4 <RegionAU915ApplyDrOffset+0x40>
        {
            datarate = AU915_TX_MIN_DATARATE;
 80178be:	2300      	movs	r3, #0
 80178c0:	73fb      	strb	r3, [r7, #15]
 80178c2:	e001      	b.n	80178c8 <RegionAU915ApplyDrOffset+0x44>
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 80178c4:	2302      	movs	r3, #2
 80178c6:	73fb      	strb	r3, [r7, #15]
        }
    }
    return datarate;
 80178c8:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AU915 */
}
 80178ca:	4618      	mov	r0, r3
 80178cc:	3714      	adds	r7, #20
 80178ce:	46bd      	mov	sp, r7
 80178d0:	bc80      	pop	{r7}
 80178d2:	4770      	bx	lr
 80178d4:	08023a54 	.word	0x08023a54

080178d8 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 80178d8:	b480      	push	{r7}
 80178da:	b087      	sub	sp, #28
 80178dc:	af00      	add	r7, sp, #0
 80178de:	4603      	mov	r3, r0
 80178e0:	60b9      	str	r1, [r7, #8]
 80178e2:	607a      	str	r2, [r7, #4]
 80178e4:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 80178e6:	68bb      	ldr	r3, [r7, #8]
 80178e8:	2b00      	cmp	r3, #0
 80178ea:	d002      	beq.n	80178f2 <FindAvailable125kHzChannels+0x1a>
 80178ec:	687b      	ldr	r3, [r7, #4]
 80178ee:	2b00      	cmp	r3, #0
 80178f0:	d101      	bne.n	80178f6 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80178f2:	2303      	movs	r3, #3
 80178f4:	e021      	b.n	801793a <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	2200      	movs	r2, #0
 80178fa:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80178fc:	2300      	movs	r3, #0
 80178fe:	75fb      	strb	r3, [r7, #23]
 8017900:	e017      	b.n	8017932 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 8017902:	89fa      	ldrh	r2, [r7, #14]
 8017904:	7dfb      	ldrb	r3, [r7, #23]
 8017906:	fa42 f303 	asr.w	r3, r2, r3
 801790a:	f003 0301 	and.w	r3, r3, #1
 801790e:	2b00      	cmp	r3, #0
 8017910:	d00c      	beq.n	801792c <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8017912:	687b      	ldr	r3, [r7, #4]
 8017914:	781b      	ldrb	r3, [r3, #0]
 8017916:	461a      	mov	r2, r3
 8017918:	68bb      	ldr	r3, [r7, #8]
 801791a:	4413      	add	r3, r2
 801791c:	7dfa      	ldrb	r2, [r7, #23]
 801791e:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	781b      	ldrb	r3, [r3, #0]
 8017924:	3301      	adds	r3, #1
 8017926:	b2da      	uxtb	r2, r3
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 801792c:	7dfb      	ldrb	r3, [r7, #23]
 801792e:	3301      	adds	r3, #1
 8017930:	75fb      	strb	r3, [r7, #23]
 8017932:	7dfb      	ldrb	r3, [r7, #23]
 8017934:	2b07      	cmp	r3, #7
 8017936:	d9e4      	bls.n	8017902 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8017938:	2300      	movs	r3, #0
}
 801793a:	4618      	mov	r0, r3
 801793c:	371c      	adds	r7, #28
 801793e:	46bd      	mov	sp, r7
 8017940:	bc80      	pop	{r7}
 8017942:	4770      	bx	lr

08017944 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8017944:	b590      	push	{r4, r7, lr}
 8017946:	b089      	sub	sp, #36	@ 0x24
 8017948:	af00      	add	r7, sp, #0
 801794a:	60f8      	str	r0, [r7, #12]
 801794c:	60b9      	str	r1, [r7, #8]
 801794e:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8017950:	2300      	movs	r3, #0
 8017952:	617b      	str	r3, [r7, #20]
 8017954:	2300      	movs	r3, #0
 8017956:	61bb      	str	r3, [r7, #24]
    uint8_t availableChannels = 0;
 8017958:	2300      	movs	r3, #0
 801795a:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 801795c:	68fb      	ldr	r3, [r7, #12]
 801795e:	2b00      	cmp	r3, #0
 8017960:	d005      	beq.n	801796e <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8017962:	68bb      	ldr	r3, [r7, #8]
 8017964:	2b00      	cmp	r3, #0
 8017966:	d002      	beq.n	801796e <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	2b00      	cmp	r3, #0
 801796c:	d101      	bne.n	8017972 <RegionBaseUSComputeNext125kHzJoinChannel+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801796e:	2303      	movs	r3, #3
 8017970:	e055      	b.n	8017a1e <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8017972:	68bb      	ldr	r3, [r7, #8]
 8017974:	781b      	ldrb	r3, [r3, #0]
 8017976:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8017978:	7f7b      	ldrb	r3, [r7, #29]
 801797a:	085b      	lsrs	r3, r3, #1
 801797c:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 801797e:	7f7b      	ldrb	r3, [r7, #29]
 8017980:	f003 0301 	and.w	r3, r3, #1
 8017984:	b2db      	uxtb	r3, r3
 8017986:	2b00      	cmp	r3, #0
 8017988:	d107      	bne.n	801799a <RegionBaseUSComputeNext125kHzJoinChannel+0x56>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 801798a:	7f3b      	ldrb	r3, [r7, #28]
 801798c:	005b      	lsls	r3, r3, #1
 801798e:	68fa      	ldr	r2, [r7, #12]
 8017990:	4413      	add	r3, r2
 8017992:	881b      	ldrh	r3, [r3, #0]
 8017994:	b2db      	uxtb	r3, r3
 8017996:	83fb      	strh	r3, [r7, #30]
 8017998:	e006      	b.n	80179a8 <RegionBaseUSComputeNext125kHzJoinChannel+0x64>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 801799a:	7f3b      	ldrb	r3, [r7, #28]
 801799c:	005b      	lsls	r3, r3, #1
 801799e:	68fa      	ldr	r2, [r7, #12]
 80179a0:	4413      	add	r3, r2
 80179a2:	881b      	ldrh	r3, [r3, #0]
 80179a4:	0a1b      	lsrs	r3, r3, #8
 80179a6:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 80179a8:	f107 0213 	add.w	r2, r7, #19
 80179ac:	f107 0114 	add.w	r1, r7, #20
 80179b0:	8bfb      	ldrh	r3, [r7, #30]
 80179b2:	4618      	mov	r0, r3
 80179b4:	f7ff ff90 	bl	80178d8 <FindAvailable125kHzChannels>
 80179b8:	4603      	mov	r3, r0
 80179ba:	2b03      	cmp	r3, #3
 80179bc:	d101      	bne.n	80179c2 <RegionBaseUSComputeNext125kHzJoinChannel+0x7e>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80179be:	2303      	movs	r3, #3
 80179c0:	e02d      	b.n	8017a1e <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
        }

        if ( availableChannels > 0 )
 80179c2:	7cfb      	ldrb	r3, [r7, #19]
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d011      	beq.n	80179ec <RegionBaseUSComputeNext125kHzJoinChannel+0xa8>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 80179c8:	7f7b      	ldrb	r3, [r7, #29]
 80179ca:	00db      	lsls	r3, r3, #3
 80179cc:	b2dc      	uxtb	r4, r3
 80179ce:	7cfb      	ldrb	r3, [r7, #19]
 80179d0:	3b01      	subs	r3, #1
 80179d2:	4619      	mov	r1, r3
 80179d4:	2000      	movs	r0, #0
 80179d6:	f003 fac3 	bl	801af60 <randr>
 80179da:	4603      	mov	r3, r0
 80179dc:	3320      	adds	r3, #32
 80179de:	443b      	add	r3, r7
 80179e0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80179e4:	4423      	add	r3, r4
 80179e6:	b2da      	uxtb	r2, r3
 80179e8:	687b      	ldr	r3, [r7, #4]
 80179ea:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 80179ec:	7f7b      	ldrb	r3, [r7, #29]
 80179ee:	3301      	adds	r3, #1
 80179f0:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 80179f2:	7f7b      	ldrb	r3, [r7, #29]
 80179f4:	2b07      	cmp	r3, #7
 80179f6:	d901      	bls.n	80179fc <RegionBaseUSComputeNext125kHzJoinChannel+0xb8>
        {
            startIndex = 0;
 80179f8:	2300      	movs	r3, #0
 80179fa:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 80179fc:	7cfb      	ldrb	r3, [r7, #19]
 80179fe:	2b00      	cmp	r3, #0
 8017a00:	d104      	bne.n	8017a0c <RegionBaseUSComputeNext125kHzJoinChannel+0xc8>
 8017a02:	68bb      	ldr	r3, [r7, #8]
 8017a04:	781b      	ldrb	r3, [r3, #0]
 8017a06:	7f7a      	ldrb	r2, [r7, #29]
 8017a08:	429a      	cmp	r2, r3
 8017a0a:	d1b5      	bne.n	8017978 <RegionBaseUSComputeNext125kHzJoinChannel+0x34>

    if ( availableChannels > 0 )
 8017a0c:	7cfb      	ldrb	r3, [r7, #19]
 8017a0e:	2b00      	cmp	r3, #0
 8017a10:	d004      	beq.n	8017a1c <RegionBaseUSComputeNext125kHzJoinChannel+0xd8>
    {
        *groupsCurrentIndex = startIndex;
 8017a12:	68bb      	ldr	r3, [r7, #8]
 8017a14:	7f7a      	ldrb	r2, [r7, #29]
 8017a16:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8017a18:	2300      	movs	r3, #0
 8017a1a:	e000      	b.n	8017a1e <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017a1c:	2303      	movs	r3, #3
}
 8017a1e:	4618      	mov	r0, r3
 8017a20:	3724      	adds	r7, #36	@ 0x24
 8017a22:	46bd      	mov	sp, r7
 8017a24:	bd90      	pop	{r4, r7, pc}

08017a26 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8017a26:	b480      	push	{r7}
 8017a28:	b085      	sub	sp, #20
 8017a2a:	af00      	add	r7, sp, #0
 8017a2c:	4603      	mov	r3, r0
 8017a2e:	60b9      	str	r1, [r7, #8]
 8017a30:	607a      	str	r2, [r7, #4]
 8017a32:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8017a34:	7bfb      	ldrb	r3, [r7, #15]
 8017a36:	687a      	ldr	r2, [r7, #4]
 8017a38:	fb03 f202 	mul.w	r2, r3, r2
 8017a3c:	68bb      	ldr	r3, [r7, #8]
 8017a3e:	4413      	add	r3, r2
}
 8017a40:	4618      	mov	r0, r3
 8017a42:	3714      	adds	r7, #20
 8017a44:	46bd      	mov	sp, r7
 8017a46:	bc80      	pop	{r7}
 8017a48:	4770      	bx	lr

08017a4a <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017a4a:	b480      	push	{r7}
 8017a4c:	b087      	sub	sp, #28
 8017a4e:	af00      	add	r7, sp, #0
 8017a50:	60f8      	str	r0, [r7, #12]
 8017a52:	4608      	mov	r0, r1
 8017a54:	4639      	mov	r1, r7
 8017a56:	e881 000c 	stmia.w	r1, {r2, r3}
 8017a5a:	4603      	mov	r3, r0
 8017a5c:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017a5e:	68fb      	ldr	r3, [r7, #12]
 8017a60:	881b      	ldrh	r3, [r3, #0]
 8017a62:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8017a64:	7afb      	ldrb	r3, [r7, #11]
 8017a66:	f083 0301 	eor.w	r3, r3, #1
 8017a6a:	b2db      	uxtb	r3, r3
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	d007      	beq.n	8017a80 <GetDutyCycle+0x36>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
 8017a70:	2364      	movs	r3, #100	@ 0x64
 8017a72:	82bb      	strh	r3, [r7, #20]
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8017a74:	8aba      	ldrh	r2, [r7, #20]
 8017a76:	8afb      	ldrh	r3, [r7, #22]
 8017a78:	4293      	cmp	r3, r2
 8017a7a:	bf38      	it	cc
 8017a7c:	4613      	movcc	r3, r2
 8017a7e:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8017a80:	8afb      	ldrh	r3, [r7, #22]
 8017a82:	2b00      	cmp	r3, #0
 8017a84:	d101      	bne.n	8017a8a <GetDutyCycle+0x40>
    {
        dutyCycle = 1;
 8017a86:	2301      	movs	r3, #1
 8017a88:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8017a8a:	8afb      	ldrh	r3, [r7, #22]
}
 8017a8c:	4618      	mov	r0, r3
 8017a8e:	371c      	adds	r7, #28
 8017a90:	46bd      	mov	sp, r7
 8017a92:	bc80      	pop	{r7}
 8017a94:	4770      	bx	lr
	...

08017a98 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8017a98:	b580      	push	{r7, lr}
 8017a9a:	b086      	sub	sp, #24
 8017a9c:	af00      	add	r7, sp, #0
 8017a9e:	60f8      	str	r0, [r7, #12]
 8017aa0:	4608      	mov	r0, r1
 8017aa2:	4639      	mov	r1, r7
 8017aa4:	e881 000c 	stmia.w	r1, {r2, r3}
 8017aa8:	4603      	mov	r3, r0
 8017aaa:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8017aac:	68fb      	ldr	r3, [r7, #12]
 8017aae:	881b      	ldrh	r3, [r3, #0]
 8017ab0:	827b      	strh	r3, [r7, #18]
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8017b1c <SetMaxTimeCredits+0x84>)
 8017ab4:	617b      	str	r3, [r7, #20]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017ab6:	7af9      	ldrb	r1, [r7, #11]
 8017ab8:	463b      	mov	r3, r7
 8017aba:	cb0c      	ldmia	r3, {r2, r3}
 8017abc:	68f8      	ldr	r0, [r7, #12]
 8017abe:	f7ff ffc4 	bl	8017a4a <GetDutyCycle>
 8017ac2:	4603      	mov	r3, r0
 8017ac4:	827b      	strh	r3, [r7, #18]

    if( joined == false )
 8017ac6:	7afb      	ldrb	r3, [r7, #11]
 8017ac8:	f083 0301 	eor.w	r3, r3, #1
 8017acc:	b2db      	uxtb	r3, r3
 8017ace:	2b00      	cmp	r3, #0
 8017ad0:	d011      	beq.n	8017af6 <SetMaxTimeCredits+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
		if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017ad2:	683b      	ldr	r3, [r7, #0]
 8017ad4:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017ad8:	d202      	bcs.n	8017ae0 <SetMaxTimeCredits+0x48>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017ada:	4b10      	ldr	r3, [pc, #64]	@ (8017b1c <SetMaxTimeCredits+0x84>)
 8017adc:	617b      	str	r3, [r7, #20]
 8017ade:	e014      	b.n	8017b0a <SetMaxTimeCredits+0x72>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017ae0:	683b      	ldr	r3, [r7, #0]
 8017ae2:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017ae6:	4293      	cmp	r3, r2
 8017ae8:	d802      	bhi.n	8017af0 <SetMaxTimeCredits+0x58>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017aea:	4b0c      	ldr	r3, [pc, #48]	@ (8017b1c <SetMaxTimeCredits+0x84>)
 8017aec:	617b      	str	r3, [r7, #20]
 8017aee:	e00c      	b.n	8017b0a <SetMaxTimeCredits+0x72>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
 8017af0:	4b0b      	ldr	r3, [pc, #44]	@ (8017b20 <SetMaxTimeCredits+0x88>)
 8017af2:	617b      	str	r3, [r7, #20]
 8017af4:	e009      	b.n	8017b0a <SetMaxTimeCredits+0x72>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 8017af6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017afa:	f083 0301 	eor.w	r3, r3, #1
 8017afe:	b2db      	uxtb	r3, r3
 8017b00:	2b00      	cmp	r3, #0
 8017b02:	d002      	beq.n	8017b0a <SetMaxTimeCredits+0x72>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8017b04:	68fb      	ldr	r3, [r7, #12]
 8017b06:	697a      	ldr	r2, [r7, #20]
 8017b08:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8017b0a:	68fb      	ldr	r3, [r7, #12]
 8017b0c:	697a      	ldr	r2, [r7, #20]
 8017b0e:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8017b10:	8a7b      	ldrh	r3, [r7, #18]
}
 8017b12:	4618      	mov	r0, r3
 8017b14:	3718      	adds	r7, #24
 8017b16:	46bd      	mov	sp, r7
 8017b18:	bd80      	pop	{r7, pc}
 8017b1a:	bf00      	nop
 8017b1c:	0036ee80 	.word	0x0036ee80
 8017b20:	000d4670 	.word	0x000d4670

08017b24 <UpdateTimeCredits>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime, TimerTime_t lastBandUpdateTime )
{
 8017b24:	b580      	push	{r7, lr}
 8017b26:	b086      	sub	sp, #24
 8017b28:	af02      	add	r7, sp, #8
 8017b2a:	6078      	str	r0, [r7, #4]
 8017b2c:	4608      	mov	r0, r1
 8017b2e:	4611      	mov	r1, r2
 8017b30:	461a      	mov	r2, r3
 8017b32:	4603      	mov	r3, r0
 8017b34:	70fb      	strb	r3, [r7, #3]
 8017b36:	460b      	mov	r3, r1
 8017b38:	70bb      	strb	r3, [r7, #2]
 8017b3a:	4613      	mov	r3, r2
 8017b3c:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8017b3e:	78f9      	ldrb	r1, [r7, #3]
 8017b40:	787b      	ldrb	r3, [r7, #1]
 8017b42:	9301      	str	r3, [sp, #4]
 8017b44:	78bb      	ldrb	r3, [r7, #2]
 8017b46:	9300      	str	r3, [sp, #0]
 8017b48:	f107 0318 	add.w	r3, r7, #24
 8017b4c:	cb0c      	ldmia	r3, {r2, r3}
 8017b4e:	6878      	ldr	r0, [r7, #4]
 8017b50:	f7ff ffa2 	bl	8017a98 <SetMaxTimeCredits>
 8017b54:	4603      	mov	r3, r0
 8017b56:	817b      	strh	r3, [r7, #10]
                                            dutyCycleEnabled, lastTxIsJoinRequest );
    TimerTime_t observation = DUTY_CYCLE_TIME_PERIOD;
 8017b58:	4b1a      	ldr	r3, [pc, #104]	@ (8017bc4 <UpdateTimeCredits+0xa0>)
 8017b5a:	60fb      	str	r3, [r7, #12]

    if( joined == false )
 8017b5c:	78fb      	ldrb	r3, [r7, #3]
 8017b5e:	f083 0301 	eor.w	r3, r3, #1
 8017b62:	b2db      	uxtb	r3, r3
 8017b64:	2b00      	cmp	r3, #0
 8017b66:	d010      	beq.n	8017b8a <UpdateTimeCredits+0x66>
    {
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017b68:	69bb      	ldr	r3, [r7, #24]
 8017b6a:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017b6e:	d202      	bcs.n	8017b76 <UpdateTimeCredits+0x52>
        {
            observation = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S * 1000;
 8017b70:	4b14      	ldr	r3, [pc, #80]	@ (8017bc4 <UpdateTimeCredits+0xa0>)
 8017b72:	60fb      	str	r3, [r7, #12]
 8017b74:	e009      	b.n	8017b8a <UpdateTimeCredits+0x66>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8017b76:	69bb      	ldr	r3, [r7, #24]
 8017b78:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8017b7c:	4293      	cmp	r3, r2
 8017b7e:	d802      	bhi.n	8017b86 <UpdateTimeCredits+0x62>
        {
            observation = ( BACKOFF_DUTY_CYCLE_10_HOURS_IN_S * 1000 );
 8017b80:	4b11      	ldr	r3, [pc, #68]	@ (8017bc8 <UpdateTimeCredits+0xa4>)
 8017b82:	60fb      	str	r3, [r7, #12]
 8017b84:	e001      	b.n	8017b8a <UpdateTimeCredits+0x66>
        }
        else
        {
            observation = ( BACKOFF_DUTY_CYCLE_24_HOURS_IN_S * 1000 );
 8017b86:	4b11      	ldr	r3, [pc, #68]	@ (8017bcc <UpdateTimeCredits+0xa8>)
 8017b88:	60fb      	str	r3, [r7, #12]
        }
    }

    // Apply new credits only if the observation period has been elapsed.
    if( ( observation <= lastBandUpdateTime ) ||
 8017b8a:	68fa      	ldr	r2, [r7, #12]
 8017b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b8e:	429a      	cmp	r2, r3
 8017b90:	d908      	bls.n	8017ba4 <UpdateTimeCredits+0x80>
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	689b      	ldr	r3, [r3, #8]
    if( ( observation <= lastBandUpdateTime ) ||
 8017b96:	68fa      	ldr	r2, [r7, #12]
 8017b98:	429a      	cmp	r2, r3
 8017b9a:	d103      	bne.n	8017ba4 <UpdateTimeCredits+0x80>
        ( band->LastBandUpdateTime == 0 ) )
 8017b9c:	687b      	ldr	r3, [r7, #4]
 8017b9e:	685b      	ldr	r3, [r3, #4]
        ( band->LastMaxCreditAssignTime != observation ) ||
 8017ba0:	2b00      	cmp	r3, #0
 8017ba2:	d109      	bne.n	8017bb8 <UpdateTimeCredits+0x94>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8017ba4:	687b      	ldr	r3, [r7, #4]
 8017ba6:	691a      	ldr	r2, [r3, #16]
 8017ba8:	687b      	ldr	r3, [r7, #4]
 8017baa:	60da      	str	r2, [r3, #12]
        band->LastBandUpdateTime = currentTime;
 8017bac:	687b      	ldr	r3, [r7, #4]
 8017bae:	6a3a      	ldr	r2, [r7, #32]
 8017bb0:	605a      	str	r2, [r3, #4]
        band->LastMaxCreditAssignTime = observation;
 8017bb2:	687b      	ldr	r3, [r7, #4]
 8017bb4:	68fa      	ldr	r2, [r7, #12]
 8017bb6:	609a      	str	r2, [r3, #8]
    }
    return dutyCycle;
 8017bb8:	897b      	ldrh	r3, [r7, #10]
}
 8017bba:	4618      	mov	r0, r3
 8017bbc:	3710      	adds	r7, #16
 8017bbe:	46bd      	mov	sp, r7
 8017bc0:	bd80      	pop	{r7, pc}
 8017bc2:	bf00      	nop
 8017bc4:	0036ee80 	.word	0x0036ee80
 8017bc8:	025c3f80 	.word	0x025c3f80
 8017bcc:	07829b80 	.word	0x07829b80

08017bd0 <CountChannels>:
    return dutyCycle;
}
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8017bd0:	b480      	push	{r7}
 8017bd2:	b085      	sub	sp, #20
 8017bd4:	af00      	add	r7, sp, #0
 8017bd6:	4603      	mov	r3, r0
 8017bd8:	460a      	mov	r2, r1
 8017bda:	80fb      	strh	r3, [r7, #6]
 8017bdc:	4613      	mov	r3, r2
 8017bde:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8017be0:	2300      	movs	r3, #0
 8017be2:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8017be4:	2300      	movs	r3, #0
 8017be6:	73bb      	strb	r3, [r7, #14]
 8017be8:	e011      	b.n	8017c0e <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8017bea:	88fa      	ldrh	r2, [r7, #6]
 8017bec:	7bbb      	ldrb	r3, [r7, #14]
 8017bee:	2101      	movs	r1, #1
 8017bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8017bf4:	401a      	ands	r2, r3
 8017bf6:	7bbb      	ldrb	r3, [r7, #14]
 8017bf8:	2101      	movs	r1, #1
 8017bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8017bfe:	429a      	cmp	r2, r3
 8017c00:	d102      	bne.n	8017c08 <CountChannels+0x38>
        {
            nbActiveBits++;
 8017c02:	7bfb      	ldrb	r3, [r7, #15]
 8017c04:	3301      	adds	r3, #1
 8017c06:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8017c08:	7bbb      	ldrb	r3, [r7, #14]
 8017c0a:	3301      	adds	r3, #1
 8017c0c:	73bb      	strb	r3, [r7, #14]
 8017c0e:	7bba      	ldrb	r2, [r7, #14]
 8017c10:	797b      	ldrb	r3, [r7, #5]
 8017c12:	429a      	cmp	r2, r3
 8017c14:	d3e9      	bcc.n	8017bea <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8017c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8017c18:	4618      	mov	r0, r3
 8017c1a:	3714      	adds	r7, #20
 8017c1c:	46bd      	mov	sp, r7
 8017c1e:	bc80      	pop	{r7}
 8017c20:	4770      	bx	lr

08017c22 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8017c22:	b580      	push	{r7, lr}
 8017c24:	b084      	sub	sp, #16
 8017c26:	af00      	add	r7, sp, #0
 8017c28:	6039      	str	r1, [r7, #0]
 8017c2a:	4611      	mov	r1, r2
 8017c2c:	461a      	mov	r2, r3
 8017c2e:	4603      	mov	r3, r0
 8017c30:	71fb      	strb	r3, [r7, #7]
 8017c32:	460b      	mov	r3, r1
 8017c34:	71bb      	strb	r3, [r7, #6]
 8017c36:	4613      	mov	r3, r2
 8017c38:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8017c3a:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8017c3e:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017c42:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017c46:	4618      	mov	r0, r3
 8017c48:	f000 f85d 	bl	8017d06 <RegionCommonValueInRange>
 8017c4c:	4603      	mov	r3, r0
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	d101      	bne.n	8017c56 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8017c52:	2300      	movs	r3, #0
 8017c54:	e053      	b.n	8017cfe <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017c56:	2300      	movs	r3, #0
 8017c58:	73fb      	strb	r3, [r7, #15]
 8017c5a:	2300      	movs	r3, #0
 8017c5c:	73bb      	strb	r3, [r7, #14]
 8017c5e:	e049      	b.n	8017cf4 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8017c60:	2300      	movs	r3, #0
 8017c62:	737b      	strb	r3, [r7, #13]
 8017c64:	e03d      	b.n	8017ce2 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8017c66:	7bbb      	ldrb	r3, [r7, #14]
 8017c68:	005b      	lsls	r3, r3, #1
 8017c6a:	683a      	ldr	r2, [r7, #0]
 8017c6c:	4413      	add	r3, r2
 8017c6e:	881b      	ldrh	r3, [r3, #0]
 8017c70:	461a      	mov	r2, r3
 8017c72:	7b7b      	ldrb	r3, [r7, #13]
 8017c74:	fa42 f303 	asr.w	r3, r2, r3
 8017c78:	f003 0301 	and.w	r3, r3, #1
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	d02d      	beq.n	8017cdc <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017c80:	7bfa      	ldrb	r2, [r7, #15]
 8017c82:	7b7b      	ldrb	r3, [r7, #13]
 8017c84:	4413      	add	r3, r2
 8017c86:	461a      	mov	r2, r3
 8017c88:	4613      	mov	r3, r2
 8017c8a:	005b      	lsls	r3, r3, #1
 8017c8c:	4413      	add	r3, r2
 8017c8e:	009b      	lsls	r3, r3, #2
 8017c90:	461a      	mov	r2, r3
 8017c92:	69fb      	ldr	r3, [r7, #28]
 8017c94:	4413      	add	r3, r2
 8017c96:	7a1b      	ldrb	r3, [r3, #8]
 8017c98:	f343 0303 	sbfx	r3, r3, #0, #4
 8017c9c:	b25b      	sxtb	r3, r3
 8017c9e:	f003 030f 	and.w	r3, r3, #15
 8017ca2:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8017ca4:	7bfa      	ldrb	r2, [r7, #15]
 8017ca6:	7b7b      	ldrb	r3, [r7, #13]
 8017ca8:	4413      	add	r3, r2
 8017caa:	461a      	mov	r2, r3
 8017cac:	4613      	mov	r3, r2
 8017cae:	005b      	lsls	r3, r3, #1
 8017cb0:	4413      	add	r3, r2
 8017cb2:	009b      	lsls	r3, r3, #2
 8017cb4:	461a      	mov	r2, r3
 8017cb6:	69fb      	ldr	r3, [r7, #28]
 8017cb8:	4413      	add	r3, r2
 8017cba:	7a1b      	ldrb	r3, [r3, #8]
 8017cbc:	f343 1303 	sbfx	r3, r3, #4, #4
 8017cc0:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017cc2:	f003 030f 	and.w	r3, r3, #15
 8017cc6:	b25a      	sxtb	r2, r3
 8017cc8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017ccc:	4618      	mov	r0, r3
 8017cce:	f000 f81a 	bl	8017d06 <RegionCommonValueInRange>
 8017cd2:	4603      	mov	r3, r0
 8017cd4:	2b01      	cmp	r3, #1
 8017cd6:	d101      	bne.n	8017cdc <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8017cd8:	2301      	movs	r3, #1
 8017cda:	e010      	b.n	8017cfe <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8017cdc:	7b7b      	ldrb	r3, [r7, #13]
 8017cde:	3301      	adds	r3, #1
 8017ce0:	737b      	strb	r3, [r7, #13]
 8017ce2:	7b7b      	ldrb	r3, [r7, #13]
 8017ce4:	2b0f      	cmp	r3, #15
 8017ce6:	d9be      	bls.n	8017c66 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017ce8:	7bfb      	ldrb	r3, [r7, #15]
 8017cea:	3310      	adds	r3, #16
 8017cec:	73fb      	strb	r3, [r7, #15]
 8017cee:	7bbb      	ldrb	r3, [r7, #14]
 8017cf0:	3301      	adds	r3, #1
 8017cf2:	73bb      	strb	r3, [r7, #14]
 8017cf4:	7bfa      	ldrb	r2, [r7, #15]
 8017cf6:	79fb      	ldrb	r3, [r7, #7]
 8017cf8:	429a      	cmp	r2, r3
 8017cfa:	d3b1      	bcc.n	8017c60 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8017cfc:	2300      	movs	r3, #0
}
 8017cfe:	4618      	mov	r0, r3
 8017d00:	3710      	adds	r7, #16
 8017d02:	46bd      	mov	sp, r7
 8017d04:	bd80      	pop	{r7, pc}

08017d06 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8017d06:	b480      	push	{r7}
 8017d08:	b083      	sub	sp, #12
 8017d0a:	af00      	add	r7, sp, #0
 8017d0c:	4603      	mov	r3, r0
 8017d0e:	71fb      	strb	r3, [r7, #7]
 8017d10:	460b      	mov	r3, r1
 8017d12:	71bb      	strb	r3, [r7, #6]
 8017d14:	4613      	mov	r3, r2
 8017d16:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8017d18:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017d1c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017d20:	429a      	cmp	r2, r3
 8017d22:	db07      	blt.n	8017d34 <RegionCommonValueInRange+0x2e>
 8017d24:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017d28:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8017d2c:	429a      	cmp	r2, r3
 8017d2e:	dc01      	bgt.n	8017d34 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8017d30:	2301      	movs	r3, #1
 8017d32:	e000      	b.n	8017d36 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8017d34:	2300      	movs	r3, #0
}
 8017d36:	4618      	mov	r0, r3
 8017d38:	370c      	adds	r7, #12
 8017d3a:	46bd      	mov	sp, r7
 8017d3c:	bc80      	pop	{r7}
 8017d3e:	4770      	bx	lr

08017d40 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8017d40:	b480      	push	{r7}
 8017d42:	b085      	sub	sp, #20
 8017d44:	af00      	add	r7, sp, #0
 8017d46:	6078      	str	r0, [r7, #4]
 8017d48:	460b      	mov	r3, r1
 8017d4a:	70fb      	strb	r3, [r7, #3]
 8017d4c:	4613      	mov	r3, r2
 8017d4e:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8017d50:	78fb      	ldrb	r3, [r7, #3]
 8017d52:	091b      	lsrs	r3, r3, #4
 8017d54:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8017d56:	78bb      	ldrb	r3, [r7, #2]
 8017d58:	091b      	lsrs	r3, r3, #4
 8017d5a:	b2db      	uxtb	r3, r3
 8017d5c:	7bfa      	ldrb	r2, [r7, #15]
 8017d5e:	429a      	cmp	r2, r3
 8017d60:	d803      	bhi.n	8017d6a <RegionCommonChanDisable+0x2a>
 8017d62:	78fa      	ldrb	r2, [r7, #3]
 8017d64:	78bb      	ldrb	r3, [r7, #2]
 8017d66:	429a      	cmp	r2, r3
 8017d68:	d301      	bcc.n	8017d6e <RegionCommonChanDisable+0x2e>
    {
        return false;
 8017d6a:	2300      	movs	r3, #0
 8017d6c:	e017      	b.n	8017d9e <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8017d6e:	7bfb      	ldrb	r3, [r7, #15]
 8017d70:	005b      	lsls	r3, r3, #1
 8017d72:	687a      	ldr	r2, [r7, #4]
 8017d74:	4413      	add	r3, r2
 8017d76:	881b      	ldrh	r3, [r3, #0]
 8017d78:	b21a      	sxth	r2, r3
 8017d7a:	78fb      	ldrb	r3, [r7, #3]
 8017d7c:	f003 030f 	and.w	r3, r3, #15
 8017d80:	2101      	movs	r1, #1
 8017d82:	fa01 f303 	lsl.w	r3, r1, r3
 8017d86:	b21b      	sxth	r3, r3
 8017d88:	43db      	mvns	r3, r3
 8017d8a:	b21b      	sxth	r3, r3
 8017d8c:	4013      	ands	r3, r2
 8017d8e:	b219      	sxth	r1, r3
 8017d90:	7bfb      	ldrb	r3, [r7, #15]
 8017d92:	005b      	lsls	r3, r3, #1
 8017d94:	687a      	ldr	r2, [r7, #4]
 8017d96:	4413      	add	r3, r2
 8017d98:	b28a      	uxth	r2, r1
 8017d9a:	801a      	strh	r2, [r3, #0]

    return true;
 8017d9c:	2301      	movs	r3, #1
}
 8017d9e:	4618      	mov	r0, r3
 8017da0:	3714      	adds	r7, #20
 8017da2:	46bd      	mov	sp, r7
 8017da4:	bc80      	pop	{r7}
 8017da6:	4770      	bx	lr

08017da8 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8017da8:	b580      	push	{r7, lr}
 8017daa:	b084      	sub	sp, #16
 8017dac:	af00      	add	r7, sp, #0
 8017dae:	6078      	str	r0, [r7, #4]
 8017db0:	460b      	mov	r3, r1
 8017db2:	70fb      	strb	r3, [r7, #3]
 8017db4:	4613      	mov	r3, r2
 8017db6:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8017db8:	2300      	movs	r3, #0
 8017dba:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8017dbc:	687b      	ldr	r3, [r7, #4]
 8017dbe:	2b00      	cmp	r3, #0
 8017dc0:	d101      	bne.n	8017dc6 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8017dc2:	2300      	movs	r3, #0
 8017dc4:	e018      	b.n	8017df8 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8017dc6:	78fb      	ldrb	r3, [r7, #3]
 8017dc8:	73bb      	strb	r3, [r7, #14]
 8017dca:	e010      	b.n	8017dee <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8017dcc:	7bbb      	ldrb	r3, [r7, #14]
 8017dce:	005b      	lsls	r3, r3, #1
 8017dd0:	687a      	ldr	r2, [r7, #4]
 8017dd2:	4413      	add	r3, r2
 8017dd4:	881b      	ldrh	r3, [r3, #0]
 8017dd6:	2110      	movs	r1, #16
 8017dd8:	4618      	mov	r0, r3
 8017dda:	f7ff fef9 	bl	8017bd0 <CountChannels>
 8017dde:	4603      	mov	r3, r0
 8017de0:	461a      	mov	r2, r3
 8017de2:	7bfb      	ldrb	r3, [r7, #15]
 8017de4:	4413      	add	r3, r2
 8017de6:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8017de8:	7bbb      	ldrb	r3, [r7, #14]
 8017dea:	3301      	adds	r3, #1
 8017dec:	73bb      	strb	r3, [r7, #14]
 8017dee:	7bba      	ldrb	r2, [r7, #14]
 8017df0:	78bb      	ldrb	r3, [r7, #2]
 8017df2:	429a      	cmp	r2, r3
 8017df4:	d3ea      	bcc.n	8017dcc <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8017df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8017df8:	4618      	mov	r0, r3
 8017dfa:	3710      	adds	r7, #16
 8017dfc:	46bd      	mov	sp, r7
 8017dfe:	bd80      	pop	{r7, pc}

08017e00 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8017e00:	b480      	push	{r7}
 8017e02:	b087      	sub	sp, #28
 8017e04:	af00      	add	r7, sp, #0
 8017e06:	60f8      	str	r0, [r7, #12]
 8017e08:	60b9      	str	r1, [r7, #8]
 8017e0a:	4613      	mov	r3, r2
 8017e0c:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8017e0e:	68fb      	ldr	r3, [r7, #12]
 8017e10:	2b00      	cmp	r3, #0
 8017e12:	d016      	beq.n	8017e42 <RegionCommonChanMaskCopy+0x42>
 8017e14:	68bb      	ldr	r3, [r7, #8]
 8017e16:	2b00      	cmp	r3, #0
 8017e18:	d013      	beq.n	8017e42 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8017e1a:	2300      	movs	r3, #0
 8017e1c:	75fb      	strb	r3, [r7, #23]
 8017e1e:	e00c      	b.n	8017e3a <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8017e20:	7dfb      	ldrb	r3, [r7, #23]
 8017e22:	005b      	lsls	r3, r3, #1
 8017e24:	68ba      	ldr	r2, [r7, #8]
 8017e26:	441a      	add	r2, r3
 8017e28:	7dfb      	ldrb	r3, [r7, #23]
 8017e2a:	005b      	lsls	r3, r3, #1
 8017e2c:	68f9      	ldr	r1, [r7, #12]
 8017e2e:	440b      	add	r3, r1
 8017e30:	8812      	ldrh	r2, [r2, #0]
 8017e32:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8017e34:	7dfb      	ldrb	r3, [r7, #23]
 8017e36:	3301      	adds	r3, #1
 8017e38:	75fb      	strb	r3, [r7, #23]
 8017e3a:	7dfa      	ldrb	r2, [r7, #23]
 8017e3c:	79fb      	ldrb	r3, [r7, #7]
 8017e3e:	429a      	cmp	r2, r3
 8017e40:	d3ee      	bcc.n	8017e20 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8017e42:	bf00      	nop
 8017e44:	371c      	adds	r7, #28
 8017e46:	46bd      	mov	sp, r7
 8017e48:	bc80      	pop	{r7}
 8017e4a:	4770      	bx	lr

08017e4c <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017e4c:	b082      	sub	sp, #8
 8017e4e:	b580      	push	{r7, lr}
 8017e50:	b086      	sub	sp, #24
 8017e52:	af00      	add	r7, sp, #0
 8017e54:	60f8      	str	r0, [r7, #12]
 8017e56:	60b9      	str	r1, [r7, #8]
 8017e58:	627b      	str	r3, [r7, #36]	@ 0x24
 8017e5a:	4613      	mov	r3, r2
 8017e5c:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017e5e:	79f9      	ldrb	r1, [r7, #7]
 8017e60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017e64:	cb0c      	ldmia	r3, {r2, r3}
 8017e66:	68f8      	ldr	r0, [r7, #12]
 8017e68:	f7ff fdef 	bl	8017a4a <GetDutyCycle>
 8017e6c:	4603      	mov	r3, r0
 8017e6e:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8017e70:	68fb      	ldr	r3, [r7, #12]
 8017e72:	68da      	ldr	r2, [r3, #12]
 8017e74:	8afb      	ldrh	r3, [r7, #22]
 8017e76:	68b9      	ldr	r1, [r7, #8]
 8017e78:	fb01 f303 	mul.w	r3, r1, r3
 8017e7c:	429a      	cmp	r2, r3
 8017e7e:	d909      	bls.n	8017e94 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8017e80:	68fb      	ldr	r3, [r7, #12]
 8017e82:	68da      	ldr	r2, [r3, #12]
 8017e84:	8afb      	ldrh	r3, [r7, #22]
 8017e86:	68b9      	ldr	r1, [r7, #8]
 8017e88:	fb01 f303 	mul.w	r3, r1, r3
 8017e8c:	1ad2      	subs	r2, r2, r3
 8017e8e:	68fb      	ldr	r3, [r7, #12]
 8017e90:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8017e92:	e002      	b.n	8017e9a <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8017e94:	68fb      	ldr	r3, [r7, #12]
 8017e96:	2200      	movs	r2, #0
 8017e98:	60da      	str	r2, [r3, #12]
}
 8017e9a:	bf00      	nop
 8017e9c:	3718      	adds	r7, #24
 8017e9e:	46bd      	mov	sp, r7
 8017ea0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8017ea4:	b002      	add	sp, #8
 8017ea6:	4770      	bx	lr

08017ea8 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8017ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017eaa:	b08f      	sub	sp, #60	@ 0x3c
 8017eac:	af04      	add	r7, sp, #16
 8017eae:	6039      	str	r1, [r7, #0]
 8017eb0:	4611      	mov	r1, r2
 8017eb2:	461a      	mov	r2, r3
 8017eb4:	4603      	mov	r3, r0
 8017eb6:	71fb      	strb	r3, [r7, #7]
 8017eb8:	460b      	mov	r3, r1
 8017eba:	71bb      	strb	r3, [r7, #6]
 8017ebc:	4613      	mov	r3, r2
 8017ebe:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8017ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8017ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8017ec6:	f007 fac9 	bl	801f45c <UTIL_TIMER_GetCurrentTime>
 8017eca:	61b8      	str	r0, [r7, #24]
    TimerTime_t creditCosts = 0;
 8017ecc:	2300      	movs	r3, #0
 8017ece:	617b      	str	r3, [r7, #20]
    uint16_t dutyCycle = 1;
 8017ed0:	2301      	movs	r3, #1
 8017ed2:	827b      	strh	r3, [r7, #18]
    uint8_t validBands = 0;
 8017ed4:	2300      	movs	r3, #0
 8017ed6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8017eda:	2300      	movs	r3, #0
 8017edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8017ee0:	e09c      	b.n	801801c <RegionCommonUpdateBandTimeOff+0x174>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
        TimerTime_t elapsedTime = TimerGetElapsedTime( bands[i].LastBandUpdateTime );
 8017ee2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017ee6:	4613      	mov	r3, r2
 8017ee8:	005b      	lsls	r3, r3, #1
 8017eea:	4413      	add	r3, r2
 8017eec:	00db      	lsls	r3, r3, #3
 8017eee:	461a      	mov	r2, r3
 8017ef0:	683b      	ldr	r3, [r7, #0]
 8017ef2:	4413      	add	r3, r2
 8017ef4:	685b      	ldr	r3, [r3, #4]
 8017ef6:	4618      	mov	r0, r3
 8017ef8:	f007 fac2 	bl	801f480 <UTIL_TIMER_GetElapsedTime>
 8017efc:	60f8      	str	r0, [r7, #12]

        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8017efe:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017f02:	4613      	mov	r3, r2
 8017f04:	005b      	lsls	r3, r3, #1
 8017f06:	4413      	add	r3, r2
 8017f08:	00db      	lsls	r3, r3, #3
 8017f0a:	461a      	mov	r2, r3
 8017f0c:	683b      	ldr	r3, [r7, #0]
 8017f0e:	189c      	adds	r4, r3, r2
 8017f10:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 8017f14:	797a      	ldrb	r2, [r7, #5]
 8017f16:	79fd      	ldrb	r5, [r7, #7]
 8017f18:	68fb      	ldr	r3, [r7, #12]
 8017f1a:	9303      	str	r3, [sp, #12]
 8017f1c:	69bb      	ldr	r3, [r7, #24]
 8017f1e:	9302      	str	r3, [sp, #8]
 8017f20:	46ec      	mov	ip, sp
 8017f22:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8017f26:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017f2a:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017f2e:	4633      	mov	r3, r6
 8017f30:	4629      	mov	r1, r5
 8017f32:	4620      	mov	r0, r4
 8017f34:	f7ff fdf6 	bl	8017b24 <UpdateTimeCredits>
 8017f38:	4603      	mov	r3, r0
 8017f3a:	827b      	strh	r3, [r7, #18]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8017f3c:	8a7a      	ldrh	r2, [r7, #18]
 8017f3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017f40:	fb02 f303 	mul.w	r3, r2, r3
 8017f44:	617b      	str	r3, [r7, #20]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8017f46:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017f4a:	4613      	mov	r3, r2
 8017f4c:	005b      	lsls	r3, r3, #1
 8017f4e:	4413      	add	r3, r2
 8017f50:	00db      	lsls	r3, r3, #3
 8017f52:	461a      	mov	r2, r3
 8017f54:	683b      	ldr	r3, [r7, #0]
 8017f56:	4413      	add	r3, r2
 8017f58:	68db      	ldr	r3, [r3, #12]
 8017f5a:	697a      	ldr	r2, [r7, #20]
 8017f5c:	429a      	cmp	r2, r3
 8017f5e:	d308      	bcc.n	8017f72 <RegionCommonUpdateBandTimeOff+0xca>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8017f60:	797b      	ldrb	r3, [r7, #5]
 8017f62:	f083 0301 	eor.w	r3, r3, #1
 8017f66:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8017f68:	2b00      	cmp	r3, #0
 8017f6a:	d013      	beq.n	8017f94 <RegionCommonUpdateBandTimeOff+0xec>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8017f6c:	79fb      	ldrb	r3, [r7, #7]
 8017f6e:	2b00      	cmp	r3, #0
 8017f70:	d010      	beq.n	8017f94 <RegionCommonUpdateBandTimeOff+0xec>
        {
            bands[i].ReadyForTransmission = true;
 8017f72:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017f76:	4613      	mov	r3, r2
 8017f78:	005b      	lsls	r3, r3, #1
 8017f7a:	4413      	add	r3, r2
 8017f7c:	00db      	lsls	r3, r3, #3
 8017f7e:	461a      	mov	r2, r3
 8017f80:	683b      	ldr	r3, [r7, #0]
 8017f82:	4413      	add	r3, r2
 8017f84:	2201      	movs	r2, #1
 8017f86:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8017f88:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8017f8c:	3301      	adds	r3, #1
 8017f8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8017f92:	e03e      	b.n	8018012 <RegionCommonUpdateBandTimeOff+0x16a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8017f94:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017f98:	4613      	mov	r3, r2
 8017f9a:	005b      	lsls	r3, r3, #1
 8017f9c:	4413      	add	r3, r2
 8017f9e:	00db      	lsls	r3, r3, #3
 8017fa0:	461a      	mov	r2, r3
 8017fa2:	683b      	ldr	r3, [r7, #0]
 8017fa4:	4413      	add	r3, r2
 8017fa6:	2200      	movs	r2, #0
 8017fa8:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8017faa:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017fae:	4613      	mov	r3, r2
 8017fb0:	005b      	lsls	r3, r3, #1
 8017fb2:	4413      	add	r3, r2
 8017fb4:	00db      	lsls	r3, r3, #3
 8017fb6:	461a      	mov	r2, r3
 8017fb8:	683b      	ldr	r3, [r7, #0]
 8017fba:	4413      	add	r3, r2
 8017fbc:	691b      	ldr	r3, [r3, #16]
 8017fbe:	697a      	ldr	r2, [r7, #20]
 8017fc0:	429a      	cmp	r2, r3
 8017fc2:	d226      	bcs.n	8018012 <RegionCommonUpdateBandTimeOff+0x16a>
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
                TimerTime_t observationTimeDiff = 0;
 8017fc4:	2300      	movs	r3, #0
 8017fc6:	61fb      	str	r3, [r7, #28]
                if( bands[i].LastMaxCreditAssignTime >= elapsedTime )
 8017fc8:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017fcc:	4613      	mov	r3, r2
 8017fce:	005b      	lsls	r3, r3, #1
 8017fd0:	4413      	add	r3, r2
 8017fd2:	00db      	lsls	r3, r3, #3
 8017fd4:	461a      	mov	r2, r3
 8017fd6:	683b      	ldr	r3, [r7, #0]
 8017fd8:	4413      	add	r3, r2
 8017fda:	689b      	ldr	r3, [r3, #8]
 8017fdc:	68fa      	ldr	r2, [r7, #12]
 8017fde:	429a      	cmp	r2, r3
 8017fe0:	d80c      	bhi.n	8017ffc <RegionCommonUpdateBandTimeOff+0x154>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
 8017fe2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017fe6:	4613      	mov	r3, r2
 8017fe8:	005b      	lsls	r3, r3, #1
 8017fea:	4413      	add	r3, r2
 8017fec:	00db      	lsls	r3, r3, #3
 8017fee:	461a      	mov	r2, r3
 8017ff0:	683b      	ldr	r3, [r7, #0]
 8017ff2:	4413      	add	r3, r2
 8017ff4:	689a      	ldr	r2, [r3, #8]
 8017ff6:	68fb      	ldr	r3, [r7, #12]
 8017ff8:	1ad3      	subs	r3, r2, r3
 8017ffa:	61fb      	str	r3, [r7, #28]
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
 8017ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017ffe:	69fb      	ldr	r3, [r7, #28]
 8018000:	4293      	cmp	r3, r2
 8018002:	bf28      	it	cs
 8018004:	4613      	movcs	r3, r2
 8018006:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8018008:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801800c:	3301      	adds	r3, #1
 801800e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for( uint8_t i = 0; i < nbBands; i++ )
 8018012:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018016:	3301      	adds	r3, #1
 8018018:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801801c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018020:	79bb      	ldrb	r3, [r7, #6]
 8018022:	429a      	cmp	r2, r3
 8018024:	f4ff af5d 	bcc.w	8017ee2 <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 8018028:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801802c:	2b00      	cmp	r3, #0
 801802e:	d102      	bne.n	8018036 <RegionCommonUpdateBandTimeOff+0x18e>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8018030:	f04f 33ff 	mov.w	r3, #4294967295
 8018034:	e000      	b.n	8018038 <RegionCommonUpdateBandTimeOff+0x190>
    }
    return minTimeToWait;
 8018036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018038:	4618      	mov	r0, r3
 801803a:	372c      	adds	r7, #44	@ 0x2c
 801803c:	46bd      	mov	sp, r7
 801803e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018040 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8018040:	b480      	push	{r7}
 8018042:	b085      	sub	sp, #20
 8018044:	af00      	add	r7, sp, #0
 8018046:	6078      	str	r0, [r7, #4]
 8018048:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 801804a:	2300      	movs	r3, #0
 801804c:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 801804e:	687b      	ldr	r3, [r7, #4]
 8018050:	781b      	ldrb	r3, [r3, #0]
 8018052:	2b03      	cmp	r3, #3
 8018054:	d13f      	bne.n	80180d6 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8018056:	687b      	ldr	r3, [r7, #4]
 8018058:	3301      	adds	r3, #1
 801805a:	781b      	ldrb	r3, [r3, #0]
 801805c:	b25a      	sxtb	r2, r3
 801805e:	683b      	ldr	r3, [r7, #0]
 8018060:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8018062:	683b      	ldr	r3, [r7, #0]
 8018064:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018068:	f003 030f 	and.w	r3, r3, #15
 801806c:	b25a      	sxtb	r2, r3
 801806e:	683b      	ldr	r3, [r7, #0]
 8018070:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8018072:	683b      	ldr	r3, [r7, #0]
 8018074:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018078:	b2db      	uxtb	r3, r3
 801807a:	091b      	lsrs	r3, r3, #4
 801807c:	b2db      	uxtb	r3, r3
 801807e:	b25a      	sxtb	r2, r3
 8018080:	683b      	ldr	r3, [r7, #0]
 8018082:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8018084:	687b      	ldr	r3, [r7, #4]
 8018086:	3302      	adds	r3, #2
 8018088:	781b      	ldrb	r3, [r3, #0]
 801808a:	461a      	mov	r2, r3
 801808c:	683b      	ldr	r3, [r7, #0]
 801808e:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8018090:	683b      	ldr	r3, [r7, #0]
 8018092:	889b      	ldrh	r3, [r3, #4]
 8018094:	b21a      	sxth	r2, r3
 8018096:	687b      	ldr	r3, [r7, #4]
 8018098:	3303      	adds	r3, #3
 801809a:	781b      	ldrb	r3, [r3, #0]
 801809c:	021b      	lsls	r3, r3, #8
 801809e:	b21b      	sxth	r3, r3
 80180a0:	4313      	orrs	r3, r2
 80180a2:	b21b      	sxth	r3, r3
 80180a4:	b29a      	uxth	r2, r3
 80180a6:	683b      	ldr	r3, [r7, #0]
 80180a8:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 80180aa:	687b      	ldr	r3, [r7, #4]
 80180ac:	791a      	ldrb	r2, [r3, #4]
 80180ae:	683b      	ldr	r3, [r7, #0]
 80180b0:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 80180b2:	683b      	ldr	r3, [r7, #0]
 80180b4:	781b      	ldrb	r3, [r3, #0]
 80180b6:	091b      	lsrs	r3, r3, #4
 80180b8:	b2db      	uxtb	r3, r3
 80180ba:	f003 0307 	and.w	r3, r3, #7
 80180be:	b2da      	uxtb	r2, r3
 80180c0:	683b      	ldr	r3, [r7, #0]
 80180c2:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 80180c4:	683b      	ldr	r3, [r7, #0]
 80180c6:	781b      	ldrb	r3, [r3, #0]
 80180c8:	f003 030f 	and.w	r3, r3, #15
 80180cc:	b2da      	uxtb	r2, r3
 80180ce:	683b      	ldr	r3, [r7, #0]
 80180d0:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 80180d2:	2305      	movs	r3, #5
 80180d4:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 80180d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80180d8:	4618      	mov	r0, r3
 80180da:	3714      	adds	r7, #20
 80180dc:	46bd      	mov	sp, r7
 80180de:	bc80      	pop	{r7}
 80180e0:	4770      	bx	lr

080180e2 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 80180e2:	b5b0      	push	{r4, r5, r7, lr}
 80180e4:	b088      	sub	sp, #32
 80180e6:	af02      	add	r7, sp, #8
 80180e8:	60f8      	str	r0, [r7, #12]
 80180ea:	60b9      	str	r1, [r7, #8]
 80180ec:	607a      	str	r2, [r7, #4]
 80180ee:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 80180f0:	68fb      	ldr	r3, [r7, #12]
 80180f2:	791b      	ldrb	r3, [r3, #4]
 80180f4:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 80180f6:	68fb      	ldr	r3, [r7, #12]
 80180f8:	799b      	ldrb	r3, [r3, #6]
 80180fa:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 80180fc:	68fb      	ldr	r3, [r7, #12]
 80180fe:	79db      	ldrb	r3, [r3, #7]
 8018100:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8018102:	68fb      	ldr	r3, [r7, #12]
 8018104:	7a1b      	ldrb	r3, [r3, #8]
 8018106:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8018108:	68fb      	ldr	r3, [r7, #12]
 801810a:	795b      	ldrb	r3, [r3, #5]
 801810c:	f083 0301 	eor.w	r3, r3, #1
 8018110:	b2db      	uxtb	r3, r3
 8018112:	2b00      	cmp	r3, #0
 8018114:	d008      	beq.n	8018128 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8018116:	68fb      	ldr	r3, [r7, #12]
 8018118:	7adb      	ldrb	r3, [r3, #11]
 801811a:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 801811c:	68fb      	ldr	r3, [r7, #12]
 801811e:	7a5b      	ldrb	r3, [r3, #9]
 8018120:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8018122:	68fb      	ldr	r3, [r7, #12]
 8018124:	7a9b      	ldrb	r3, [r3, #10]
 8018126:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8018128:	7dfb      	ldrb	r3, [r7, #23]
 801812a:	2b00      	cmp	r3, #0
 801812c:	d04a      	beq.n	80181c4 <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 801812e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8018132:	2b0f      	cmp	r3, #15
 8018134:	d103      	bne.n	801813e <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8018136:	68fb      	ldr	r3, [r7, #12]
 8018138:	7a5b      	ldrb	r3, [r3, #9]
 801813a:	75bb      	strb	r3, [r7, #22]
 801813c:	e01d      	b.n	801817a <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801813e:	68fb      	ldr	r3, [r7, #12]
 8018140:	7b18      	ldrb	r0, [r3, #12]
 8018142:	68fb      	ldr	r3, [r7, #12]
 8018144:	6919      	ldr	r1, [r3, #16]
 8018146:	68fb      	ldr	r3, [r7, #12]
 8018148:	f993 5014 	ldrsb.w	r5, [r3, #20]
 801814c:	68fb      	ldr	r3, [r7, #12]
 801814e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8018152:	68fa      	ldr	r2, [r7, #12]
 8018154:	6992      	ldr	r2, [r2, #24]
 8018156:	f997 4016 	ldrsb.w	r4, [r7, #22]
 801815a:	9201      	str	r2, [sp, #4]
 801815c:	9300      	str	r3, [sp, #0]
 801815e:	462b      	mov	r3, r5
 8018160:	4622      	mov	r2, r4
 8018162:	f7ff fd5e 	bl	8017c22 <RegionCommonChanVerifyDr>
 8018166:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8018168:	f083 0301 	eor.w	r3, r3, #1
 801816c:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801816e:	2b00      	cmp	r3, #0
 8018170:	d003      	beq.n	801817a <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 8018172:	7dfb      	ldrb	r3, [r7, #23]
 8018174:	f023 0302 	bic.w	r3, r3, #2
 8018178:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 801817a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801817e:	2b0f      	cmp	r3, #15
 8018180:	d103      	bne.n	801818a <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 8018182:	68fb      	ldr	r3, [r7, #12]
 8018184:	7a9b      	ldrb	r3, [r3, #10]
 8018186:	757b      	strb	r3, [r7, #21]
 8018188:	e01c      	b.n	80181c4 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 801818a:	68fb      	ldr	r3, [r7, #12]
 801818c:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8018190:	68fb      	ldr	r3, [r7, #12]
 8018192:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8018196:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801819a:	4618      	mov	r0, r3
 801819c:	f7ff fdb3 	bl	8017d06 <RegionCommonValueInRange>
 80181a0:	4603      	mov	r3, r0
 80181a2:	2b00      	cmp	r3, #0
 80181a4:	d10e      	bne.n	80181c4 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80181a6:	68fb      	ldr	r3, [r7, #12]
 80181a8:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80181ac:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80181b0:	429a      	cmp	r2, r3
 80181b2:	da03      	bge.n	80181bc <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80181b4:	68fb      	ldr	r3, [r7, #12]
 80181b6:	7f5b      	ldrb	r3, [r3, #29]
 80181b8:	757b      	strb	r3, [r7, #21]
 80181ba:	e003      	b.n	80181c4 <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80181bc:	7dfb      	ldrb	r3, [r7, #23]
 80181be:	f023 0304 	bic.w	r3, r3, #4
 80181c2:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 80181c4:	7dfb      	ldrb	r3, [r7, #23]
 80181c6:	2b07      	cmp	r3, #7
 80181c8:	d105      	bne.n	80181d6 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 80181ca:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80181ce:	2b00      	cmp	r3, #0
 80181d0:	d101      	bne.n	80181d6 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 80181d2:	2301      	movs	r3, #1
 80181d4:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 80181d6:	68bb      	ldr	r3, [r7, #8]
 80181d8:	7dba      	ldrb	r2, [r7, #22]
 80181da:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 80181dc:	687b      	ldr	r3, [r7, #4]
 80181de:	7d7a      	ldrb	r2, [r7, #21]
 80181e0:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 80181e2:	7d3a      	ldrb	r2, [r7, #20]
 80181e4:	683b      	ldr	r3, [r7, #0]
 80181e6:	701a      	strb	r2, [r3, #0]

    return status;
 80181e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80181ea:	4618      	mov	r0, r3
 80181ec:	3718      	adds	r7, #24
 80181ee:	46bd      	mov	sp, r7
 80181f0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080181f4 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 80181f4:	b480      	push	{r7}
 80181f6:	b083      	sub	sp, #12
 80181f8:	af00      	add	r7, sp, #0
 80181fa:	4603      	mov	r3, r0
 80181fc:	6039      	str	r1, [r7, #0]
 80181fe:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8018200:	79fb      	ldrb	r3, [r7, #7]
 8018202:	4a06      	ldr	r2, [pc, #24]	@ (801821c <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8018204:	fa02 f303 	lsl.w	r3, r2, r3
 8018208:	461a      	mov	r2, r3
 801820a:	683b      	ldr	r3, [r7, #0]
 801820c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8018210:	4618      	mov	r0, r3
 8018212:	370c      	adds	r7, #12
 8018214:	46bd      	mov	sp, r7
 8018216:	bc80      	pop	{r7}
 8018218:	4770      	bx	lr
 801821a:	bf00      	nop
 801821c:	000f4240 	.word	0x000f4240

08018220 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 8018220:	b480      	push	{r7}
 8018222:	b083      	sub	sp, #12
 8018224:	af00      	add	r7, sp, #0
 8018226:	4603      	mov	r3, r0
 8018228:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 801822a:	79fb      	ldrb	r3, [r7, #7]
 801822c:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8018230:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8018234:	4618      	mov	r0, r3
 8018236:	370c      	adds	r7, #12
 8018238:	46bd      	mov	sp, r7
 801823a:	bc80      	pop	{r7}
 801823c:	4770      	bx	lr
	...

08018240 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8018240:	b480      	push	{r7}
 8018242:	b085      	sub	sp, #20
 8018244:	af00      	add	r7, sp, #0
 8018246:	60f8      	str	r0, [r7, #12]
 8018248:	607a      	str	r2, [r7, #4]
 801824a:	603b      	str	r3, [r7, #0]
 801824c:	460b      	mov	r3, r1
 801824e:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8018250:	7afa      	ldrb	r2, [r7, #11]
 8018252:	7afb      	ldrb	r3, [r7, #11]
 8018254:	3b04      	subs	r3, #4
 8018256:	4619      	mov	r1, r3
 8018258:	68fb      	ldr	r3, [r7, #12]
 801825a:	fb03 f101 	mul.w	r1, r3, r1
 801825e:	687b      	ldr	r3, [r7, #4]
 8018260:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8018264:	fb00 f303 	mul.w	r3, r0, r3
 8018268:	440b      	add	r3, r1
 801826a:	005b      	lsls	r3, r3, #1
 801826c:	2b00      	cmp	r3, #0
 801826e:	d013      	beq.n	8018298 <RegionCommonComputeRxWindowParameters+0x58>
 8018270:	7afb      	ldrb	r3, [r7, #11]
 8018272:	3b04      	subs	r3, #4
 8018274:	4619      	mov	r1, r3
 8018276:	68fb      	ldr	r3, [r7, #12]
 8018278:	fb03 f101 	mul.w	r1, r3, r1
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8018282:	fb00 f303 	mul.w	r3, r0, r3
 8018286:	440b      	add	r3, r1
 8018288:	0059      	lsls	r1, r3, #1
 801828a:	68fb      	ldr	r3, [r7, #12]
 801828c:	440b      	add	r3, r1
 801828e:	1e59      	subs	r1, r3, #1
 8018290:	68fb      	ldr	r3, [r7, #12]
 8018292:	fbb1 f3f3 	udiv	r3, r1, r3
 8018296:	e00f      	b.n	80182b8 <RegionCommonComputeRxWindowParameters+0x78>
 8018298:	7afb      	ldrb	r3, [r7, #11]
 801829a:	3b04      	subs	r3, #4
 801829c:	4619      	mov	r1, r3
 801829e:	68fb      	ldr	r3, [r7, #12]
 80182a0:	fb03 f101 	mul.w	r1, r3, r1
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80182aa:	fb00 f303 	mul.w	r3, r0, r3
 80182ae:	440b      	add	r3, r1
 80182b0:	0059      	lsls	r1, r3, #1
 80182b2:	68fb      	ldr	r3, [r7, #12]
 80182b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80182b8:	429a      	cmp	r2, r3
 80182ba:	bf38      	it	cc
 80182bc:	461a      	movcc	r2, r3
 80182be:	69bb      	ldr	r3, [r7, #24]
 80182c0:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 80182c2:	68fb      	ldr	r3, [r7, #12]
 80182c4:	009b      	lsls	r3, r3, #2
 80182c6:	4619      	mov	r1, r3
 80182c8:	69bb      	ldr	r3, [r7, #24]
 80182ca:	681b      	ldr	r3, [r3, #0]
 80182cc:	68fa      	ldr	r2, [r7, #12]
 80182ce:	fb02 f303 	mul.w	r3, r2, r3
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d007      	beq.n	80182e6 <RegionCommonComputeRxWindowParameters+0xa6>
 80182d6:	69bb      	ldr	r3, [r7, #24]
 80182d8:	681b      	ldr	r3, [r3, #0]
 80182da:	68fa      	ldr	r2, [r7, #12]
 80182dc:	fb02 f303 	mul.w	r3, r2, r3
 80182e0:	3301      	adds	r3, #1
 80182e2:	085b      	lsrs	r3, r3, #1
 80182e4:	e005      	b.n	80182f2 <RegionCommonComputeRxWindowParameters+0xb2>
 80182e6:	69bb      	ldr	r3, [r7, #24]
 80182e8:	681b      	ldr	r3, [r3, #0]
 80182ea:	68fa      	ldr	r2, [r7, #12]
 80182ec:	fb02 f303 	mul.w	r3, r2, r3
 80182f0:	085b      	lsrs	r3, r3, #1
 80182f2:	1acb      	subs	r3, r1, r3
 80182f4:	683a      	ldr	r2, [r7, #0]
 80182f6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80182fa:	fb01 f202 	mul.w	r2, r1, r2
 80182fe:	1a9b      	subs	r3, r3, r2
 8018300:	2b00      	cmp	r3, #0
 8018302:	dd27      	ble.n	8018354 <RegionCommonComputeRxWindowParameters+0x114>
 8018304:	68fb      	ldr	r3, [r7, #12]
 8018306:	009b      	lsls	r3, r3, #2
 8018308:	4619      	mov	r1, r3
 801830a:	69bb      	ldr	r3, [r7, #24]
 801830c:	681b      	ldr	r3, [r3, #0]
 801830e:	68fa      	ldr	r2, [r7, #12]
 8018310:	fb02 f303 	mul.w	r3, r2, r3
 8018314:	2b00      	cmp	r3, #0
 8018316:	d007      	beq.n	8018328 <RegionCommonComputeRxWindowParameters+0xe8>
 8018318:	69bb      	ldr	r3, [r7, #24]
 801831a:	681b      	ldr	r3, [r3, #0]
 801831c:	68fa      	ldr	r2, [r7, #12]
 801831e:	fb02 f303 	mul.w	r3, r2, r3
 8018322:	3301      	adds	r3, #1
 8018324:	085b      	lsrs	r3, r3, #1
 8018326:	e005      	b.n	8018334 <RegionCommonComputeRxWindowParameters+0xf4>
 8018328:	69bb      	ldr	r3, [r7, #24]
 801832a:	681b      	ldr	r3, [r3, #0]
 801832c:	68fa      	ldr	r2, [r7, #12]
 801832e:	fb02 f303 	mul.w	r3, r2, r3
 8018332:	085b      	lsrs	r3, r3, #1
 8018334:	1acb      	subs	r3, r1, r3
 8018336:	683a      	ldr	r2, [r7, #0]
 8018338:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801833c:	fb01 f202 	mul.w	r2, r1, r2
 8018340:	1a9b      	subs	r3, r3, r2
 8018342:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8018346:	4a19      	ldr	r2, [pc, #100]	@ (80183ac <RegionCommonComputeRxWindowParameters+0x16c>)
 8018348:	fb82 1203 	smull	r1, r2, r2, r3
 801834c:	1192      	asrs	r2, r2, #6
 801834e:	17db      	asrs	r3, r3, #31
 8018350:	1ad3      	subs	r3, r2, r3
 8018352:	e024      	b.n	801839e <RegionCommonComputeRxWindowParameters+0x15e>
 8018354:	68fb      	ldr	r3, [r7, #12]
 8018356:	009b      	lsls	r3, r3, #2
 8018358:	4619      	mov	r1, r3
 801835a:	69bb      	ldr	r3, [r7, #24]
 801835c:	681b      	ldr	r3, [r3, #0]
 801835e:	68fa      	ldr	r2, [r7, #12]
 8018360:	fb02 f303 	mul.w	r3, r2, r3
 8018364:	2b00      	cmp	r3, #0
 8018366:	d007      	beq.n	8018378 <RegionCommonComputeRxWindowParameters+0x138>
 8018368:	69bb      	ldr	r3, [r7, #24]
 801836a:	681b      	ldr	r3, [r3, #0]
 801836c:	68fa      	ldr	r2, [r7, #12]
 801836e:	fb02 f303 	mul.w	r3, r2, r3
 8018372:	3301      	adds	r3, #1
 8018374:	085b      	lsrs	r3, r3, #1
 8018376:	e005      	b.n	8018384 <RegionCommonComputeRxWindowParameters+0x144>
 8018378:	69bb      	ldr	r3, [r7, #24]
 801837a:	681b      	ldr	r3, [r3, #0]
 801837c:	68fa      	ldr	r2, [r7, #12]
 801837e:	fb02 f303 	mul.w	r3, r2, r3
 8018382:	085b      	lsrs	r3, r3, #1
 8018384:	1acb      	subs	r3, r1, r3
 8018386:	683a      	ldr	r2, [r7, #0]
 8018388:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801838c:	fb01 f202 	mul.w	r2, r1, r2
 8018390:	1a9b      	subs	r3, r3, r2
 8018392:	4a06      	ldr	r2, [pc, #24]	@ (80183ac <RegionCommonComputeRxWindowParameters+0x16c>)
 8018394:	fb82 1203 	smull	r1, r2, r2, r3
 8018398:	1192      	asrs	r2, r2, #6
 801839a:	17db      	asrs	r3, r3, #31
 801839c:	1ad3      	subs	r3, r2, r3
 801839e:	69fa      	ldr	r2, [r7, #28]
 80183a0:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 80183a2:	bf00      	nop
 80183a4:	3714      	adds	r7, #20
 80183a6:	46bd      	mov	sp, r7
 80183a8:	bc80      	pop	{r7}
 80183aa:	4770      	bx	lr
 80183ac:	10624dd3 	.word	0x10624dd3

080183b0 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80183b0:	b580      	push	{r7, lr}
 80183b2:	b086      	sub	sp, #24
 80183b4:	af00      	add	r7, sp, #0
 80183b6:	4603      	mov	r3, r0
 80183b8:	60b9      	str	r1, [r7, #8]
 80183ba:	607a      	str	r2, [r7, #4]
 80183bc:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80183be:	2300      	movs	r3, #0
 80183c0:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 80183c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80183c6:	005b      	lsls	r3, r3, #1
 80183c8:	4618      	mov	r0, r3
 80183ca:	f7e8 fd89 	bl	8000ee0 <__aeabi_ui2f>
 80183ce:	4603      	mov	r3, r0
 80183d0:	4619      	mov	r1, r3
 80183d2:	68b8      	ldr	r0, [r7, #8]
 80183d4:	f7e8 fcd2 	bl	8000d7c <__aeabi_fsub>
 80183d8:	4603      	mov	r3, r0
 80183da:	6879      	ldr	r1, [r7, #4]
 80183dc:	4618      	mov	r0, r3
 80183de:	f7e8 fccd 	bl	8000d7c <__aeabi_fsub>
 80183e2:	4603      	mov	r3, r0
 80183e4:	4618      	mov	r0, r3
 80183e6:	f7e8 f93b 	bl	8000660 <__aeabi_f2d>
 80183ea:	4602      	mov	r2, r0
 80183ec:	460b      	mov	r3, r1
 80183ee:	4610      	mov	r0, r2
 80183f0:	4619      	mov	r1, r3
 80183f2:	f00a fa29 	bl	8022848 <floor>
 80183f6:	4602      	mov	r2, r0
 80183f8:	460b      	mov	r3, r1
 80183fa:	4610      	mov	r0, r2
 80183fc:	4619      	mov	r1, r3
 80183fe:	f7e8 fc21 	bl	8000c44 <__aeabi_d2iz>
 8018402:	4603      	mov	r3, r0
 8018404:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8018406:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801840a:	4618      	mov	r0, r3
 801840c:	3718      	adds	r7, #24
 801840e:	46bd      	mov	sp, r7
 8018410:	bd80      	pop	{r7, pc}

08018412 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8018412:	b590      	push	{r4, r7, lr}
 8018414:	b087      	sub	sp, #28
 8018416:	af00      	add	r7, sp, #0
 8018418:	60f8      	str	r0, [r7, #12]
 801841a:	60b9      	str	r1, [r7, #8]
 801841c:	607a      	str	r2, [r7, #4]
 801841e:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8018420:	2300      	movs	r3, #0
 8018422:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8018424:	2300      	movs	r3, #0
 8018426:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018428:	2300      	movs	r3, #0
 801842a:	757b      	strb	r3, [r7, #21]
 801842c:	2300      	movs	r3, #0
 801842e:	753b      	strb	r3, [r7, #20]
 8018430:	e09c      	b.n	801856c <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8018432:	2300      	movs	r3, #0
 8018434:	74fb      	strb	r3, [r7, #19]
 8018436:	e08f      	b.n	8018558 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8018438:	68fb      	ldr	r3, [r7, #12]
 801843a:	685a      	ldr	r2, [r3, #4]
 801843c:	7d3b      	ldrb	r3, [r7, #20]
 801843e:	005b      	lsls	r3, r3, #1
 8018440:	4413      	add	r3, r2
 8018442:	881b      	ldrh	r3, [r3, #0]
 8018444:	461a      	mov	r2, r3
 8018446:	7cfb      	ldrb	r3, [r7, #19]
 8018448:	fa42 f303 	asr.w	r3, r2, r3
 801844c:	f003 0301 	and.w	r3, r3, #1
 8018450:	2b00      	cmp	r3, #0
 8018452:	d07e      	beq.n	8018552 <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8018454:	68fb      	ldr	r3, [r7, #12]
 8018456:	689a      	ldr	r2, [r3, #8]
 8018458:	7d79      	ldrb	r1, [r7, #21]
 801845a:	7cfb      	ldrb	r3, [r7, #19]
 801845c:	440b      	add	r3, r1
 801845e:	4619      	mov	r1, r3
 8018460:	460b      	mov	r3, r1
 8018462:	005b      	lsls	r3, r3, #1
 8018464:	440b      	add	r3, r1
 8018466:	009b      	lsls	r3, r3, #2
 8018468:	4413      	add	r3, r2
 801846a:	681b      	ldr	r3, [r3, #0]
 801846c:	2b00      	cmp	r3, #0
 801846e:	d06b      	beq.n	8018548 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8018470:	68fb      	ldr	r3, [r7, #12]
 8018472:	781b      	ldrb	r3, [r3, #0]
 8018474:	f083 0301 	eor.w	r3, r3, #1
 8018478:	b2db      	uxtb	r3, r3
 801847a:	2b00      	cmp	r3, #0
 801847c:	d011      	beq.n	80184a2 <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 801847e:	68fb      	ldr	r3, [r7, #12]
 8018480:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8018482:	2b00      	cmp	r3, #0
 8018484:	d00d      	beq.n	80184a2 <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 8018486:	68fb      	ldr	r3, [r7, #12]
 8018488:	695a      	ldr	r2, [r3, #20]
 801848a:	7d3b      	ldrb	r3, [r7, #20]
 801848c:	005b      	lsls	r3, r3, #1
 801848e:	4413      	add	r3, r2
 8018490:	881b      	ldrh	r3, [r3, #0]
 8018492:	461a      	mov	r2, r3
 8018494:	7cfb      	ldrb	r3, [r7, #19]
 8018496:	fa42 f303 	asr.w	r3, r2, r3
 801849a:	f003 0301 	and.w	r3, r3, #1
 801849e:	2b00      	cmp	r3, #0
 80184a0:	d054      	beq.n	801854c <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80184a2:	68fb      	ldr	r3, [r7, #12]
 80184a4:	785b      	ldrb	r3, [r3, #1]
 80184a6:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80184a8:	68fb      	ldr	r3, [r7, #12]
 80184aa:	689a      	ldr	r2, [r3, #8]
 80184ac:	7d79      	ldrb	r1, [r7, #21]
 80184ae:	7cfb      	ldrb	r3, [r7, #19]
 80184b0:	440b      	add	r3, r1
 80184b2:	4619      	mov	r1, r3
 80184b4:	460b      	mov	r3, r1
 80184b6:	005b      	lsls	r3, r3, #1
 80184b8:	440b      	add	r3, r1
 80184ba:	009b      	lsls	r3, r3, #2
 80184bc:	4413      	add	r3, r2
 80184be:	7a1b      	ldrb	r3, [r3, #8]
 80184c0:	f343 0303 	sbfx	r3, r3, #0, #4
 80184c4:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80184c6:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 80184c8:	68fb      	ldr	r3, [r7, #12]
 80184ca:	689a      	ldr	r2, [r3, #8]
 80184cc:	7d79      	ldrb	r1, [r7, #21]
 80184ce:	7cfb      	ldrb	r3, [r7, #19]
 80184d0:	440b      	add	r3, r1
 80184d2:	4619      	mov	r1, r3
 80184d4:	460b      	mov	r3, r1
 80184d6:	005b      	lsls	r3, r3, #1
 80184d8:	440b      	add	r3, r1
 80184da:	009b      	lsls	r3, r3, #2
 80184dc:	4413      	add	r3, r2
 80184de:	7a1b      	ldrb	r3, [r3, #8]
 80184e0:	f343 1303 	sbfx	r3, r3, #4, #4
 80184e4:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80184e6:	461a      	mov	r2, r3
 80184e8:	4621      	mov	r1, r4
 80184ea:	f7ff fc0c 	bl	8017d06 <RegionCommonValueInRange>
 80184ee:	4603      	mov	r3, r0
 80184f0:	2b00      	cmp	r3, #0
 80184f2:	d02d      	beq.n	8018550 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 80184f4:	68fb      	ldr	r3, [r7, #12]
 80184f6:	68da      	ldr	r2, [r3, #12]
 80184f8:	68fb      	ldr	r3, [r7, #12]
 80184fa:	6899      	ldr	r1, [r3, #8]
 80184fc:	7d78      	ldrb	r0, [r7, #21]
 80184fe:	7cfb      	ldrb	r3, [r7, #19]
 8018500:	4403      	add	r3, r0
 8018502:	4618      	mov	r0, r3
 8018504:	4603      	mov	r3, r0
 8018506:	005b      	lsls	r3, r3, #1
 8018508:	4403      	add	r3, r0
 801850a:	009b      	lsls	r3, r3, #2
 801850c:	440b      	add	r3, r1
 801850e:	7a5b      	ldrb	r3, [r3, #9]
 8018510:	4619      	mov	r1, r3
 8018512:	460b      	mov	r3, r1
 8018514:	005b      	lsls	r3, r3, #1
 8018516:	440b      	add	r3, r1
 8018518:	00db      	lsls	r3, r3, #3
 801851a:	4413      	add	r3, r2
 801851c:	7d1b      	ldrb	r3, [r3, #20]
 801851e:	f083 0301 	eor.w	r3, r3, #1
 8018522:	b2db      	uxtb	r3, r3
 8018524:	2b00      	cmp	r3, #0
 8018526:	d003      	beq.n	8018530 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8018528:	7dbb      	ldrb	r3, [r7, #22]
 801852a:	3301      	adds	r3, #1
 801852c:	75bb      	strb	r3, [r7, #22]
                    continue;
 801852e:	e010      	b.n	8018552 <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8018530:	7dfb      	ldrb	r3, [r7, #23]
 8018532:	1c5a      	adds	r2, r3, #1
 8018534:	75fa      	strb	r2, [r7, #23]
 8018536:	461a      	mov	r2, r3
 8018538:	68bb      	ldr	r3, [r7, #8]
 801853a:	4413      	add	r3, r2
 801853c:	7d79      	ldrb	r1, [r7, #21]
 801853e:	7cfa      	ldrb	r2, [r7, #19]
 8018540:	440a      	add	r2, r1
 8018542:	b2d2      	uxtb	r2, r2
 8018544:	701a      	strb	r2, [r3, #0]
 8018546:	e004      	b.n	8018552 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8018548:	bf00      	nop
 801854a:	e002      	b.n	8018552 <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 801854c:	bf00      	nop
 801854e:	e000      	b.n	8018552 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8018550:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8018552:	7cfb      	ldrb	r3, [r7, #19]
 8018554:	3301      	adds	r3, #1
 8018556:	74fb      	strb	r3, [r7, #19]
 8018558:	7cfb      	ldrb	r3, [r7, #19]
 801855a:	2b0f      	cmp	r3, #15
 801855c:	f67f af6c 	bls.w	8018438 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018560:	7d7b      	ldrb	r3, [r7, #21]
 8018562:	3310      	adds	r3, #16
 8018564:	757b      	strb	r3, [r7, #21]
 8018566:	7d3b      	ldrb	r3, [r7, #20]
 8018568:	3301      	adds	r3, #1
 801856a:	753b      	strb	r3, [r7, #20]
 801856c:	7d7b      	ldrb	r3, [r7, #21]
 801856e:	b29a      	uxth	r2, r3
 8018570:	68fb      	ldr	r3, [r7, #12]
 8018572:	8a1b      	ldrh	r3, [r3, #16]
 8018574:	429a      	cmp	r2, r3
 8018576:	f4ff af5c 	bcc.w	8018432 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	7dfa      	ldrb	r2, [r7, #23]
 801857e:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8018580:	683b      	ldr	r3, [r7, #0]
 8018582:	7dba      	ldrb	r2, [r7, #22]
 8018584:	701a      	strb	r2, [r3, #0]
}
 8018586:	bf00      	nop
 8018588:	371c      	adds	r7, #28
 801858a:	46bd      	mov	sp, r7
 801858c:	bd90      	pop	{r4, r7, pc}

0801858e <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 801858e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018590:	b08b      	sub	sp, #44	@ 0x2c
 8018592:	af04      	add	r7, sp, #16
 8018594:	60f8      	str	r0, [r7, #12]
 8018596:	60b9      	str	r1, [r7, #8]
 8018598:	607a      	str	r2, [r7, #4]
 801859a:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 801859c:	68fb      	ldr	r3, [r7, #12]
 801859e:	685b      	ldr	r3, [r3, #4]
 80185a0:	4618      	mov	r0, r3
 80185a2:	f006 ff6d 	bl	801f480 <UTIL_TIMER_GetElapsedTime>
 80185a6:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 80185a8:	68fb      	ldr	r3, [r7, #12]
 80185aa:	681a      	ldr	r2, [r3, #0]
 80185ac:	697b      	ldr	r3, [r7, #20]
 80185ae:	1ad2      	subs	r2, r2, r3
 80185b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80185b2:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 80185b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80185b6:	2201      	movs	r2, #1
 80185b8:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 80185ba:	683b      	ldr	r3, [r7, #0]
 80185bc:	2200      	movs	r2, #0
 80185be:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80185c0:	68fb      	ldr	r3, [r7, #12]
 80185c2:	685b      	ldr	r3, [r3, #4]
 80185c4:	2b00      	cmp	r3, #0
 80185c6:	d004      	beq.n	80185d2 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 80185c8:	68fb      	ldr	r3, [r7, #12]
 80185ca:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80185cc:	697a      	ldr	r2, [r7, #20]
 80185ce:	429a      	cmp	r2, r3
 80185d0:	d32b      	bcc.n	801862a <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 80185d2:	68bb      	ldr	r3, [r7, #8]
 80185d4:	2200      	movs	r2, #0
 80185d6:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80185d8:	68fb      	ldr	r3, [r7, #12]
 80185da:	69db      	ldr	r3, [r3, #28]
 80185dc:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 80185de:	68fb      	ldr	r3, [r7, #12]
 80185e0:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 80185e2:	68dd      	ldr	r5, [r3, #12]
 80185e4:	68fb      	ldr	r3, [r7, #12]
 80185e6:	7a5e      	ldrb	r6, [r3, #9]
 80185e8:	68fb      	ldr	r3, [r7, #12]
 80185ea:	f893 c008 	ldrb.w	ip, [r3, #8]
 80185ee:	68fb      	ldr	r3, [r7, #12]
 80185f0:	7d1b      	ldrb	r3, [r3, #20]
 80185f2:	68fa      	ldr	r2, [r7, #12]
 80185f4:	6992      	ldr	r2, [r2, #24]
 80185f6:	9203      	str	r2, [sp, #12]
 80185f8:	68fa      	ldr	r2, [r7, #12]
 80185fa:	f10d 0e04 	add.w	lr, sp, #4
 80185fe:	320c      	adds	r2, #12
 8018600:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018604:	e88e 0003 	stmia.w	lr, {r0, r1}
 8018608:	9300      	str	r3, [sp, #0]
 801860a:	4663      	mov	r3, ip
 801860c:	4632      	mov	r2, r6
 801860e:	4629      	mov	r1, r5
 8018610:	4620      	mov	r0, r4
 8018612:	f7ff fc49 	bl	8017ea8 <RegionCommonUpdateBandTimeOff>
 8018616:	4602      	mov	r2, r0
 8018618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801861a:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 801861c:	68fb      	ldr	r3, [r7, #12]
 801861e:	69d8      	ldr	r0, [r3, #28]
 8018620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018622:	683a      	ldr	r2, [r7, #0]
 8018624:	6879      	ldr	r1, [r7, #4]
 8018626:	f7ff fef4 	bl	8018412 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 801862a:	683b      	ldr	r3, [r7, #0]
 801862c:	781b      	ldrb	r3, [r3, #0]
 801862e:	2b00      	cmp	r3, #0
 8018630:	d004      	beq.n	801863c <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8018632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018634:	2200      	movs	r2, #0
 8018636:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8018638:	2300      	movs	r3, #0
 801863a:	e006      	b.n	801864a <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 801863c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801863e:	781b      	ldrb	r3, [r3, #0]
 8018640:	2b00      	cmp	r3, #0
 8018642:	d001      	beq.n	8018648 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8018644:	230b      	movs	r3, #11
 8018646:	e000      	b.n	801864a <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018648:	230c      	movs	r3, #12
    }
}
 801864a:	4618      	mov	r0, r3
 801864c:	371c      	adds	r7, #28
 801864e:	46bd      	mov	sp, r7
 8018650:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018652 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8018652:	b5b0      	push	{r4, r5, r7, lr}
 8018654:	b086      	sub	sp, #24
 8018656:	af02      	add	r7, sp, #8
 8018658:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 801865a:	687b      	ldr	r3, [r7, #4]
 801865c:	781b      	ldrb	r3, [r3, #0]
 801865e:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8018660:	687b      	ldr	r3, [r7, #4]
 8018662:	f993 2000 	ldrsb.w	r2, [r3]
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801866c:	429a      	cmp	r2, r3
 801866e:	d103      	bne.n	8018678 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018676:	e026      	b.n	80186c6 <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8018678:	7bfb      	ldrb	r3, [r7, #15]
 801867a:	3b01      	subs	r3, #1
 801867c:	b2db      	uxtb	r3, r3
 801867e:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8018680:	687b      	ldr	r3, [r7, #4]
 8018682:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018686:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801868a:	429a      	cmp	r2, r3
 801868c:	d019      	beq.n	80186c2 <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 801868e:	687b      	ldr	r3, [r7, #4]
 8018690:	78d8      	ldrb	r0, [r3, #3]
 8018692:	687b      	ldr	r3, [r7, #4]
 8018694:	6859      	ldr	r1, [r3, #4]
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	f993 5002 	ldrsb.w	r5, [r3, #2]
 801869c:	687b      	ldr	r3, [r7, #4]
 801869e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80186a2:	687a      	ldr	r2, [r7, #4]
 80186a4:	6892      	ldr	r2, [r2, #8]
 80186a6:	f997 400f 	ldrsb.w	r4, [r7, #15]
 80186aa:	9201      	str	r2, [sp, #4]
 80186ac:	9300      	str	r3, [sp, #0]
 80186ae:	462b      	mov	r3, r5
 80186b0:	4622      	mov	r2, r4
 80186b2:	f7ff fab6 	bl	8017c22 <RegionCommonChanVerifyDr>
 80186b6:	4603      	mov	r3, r0
 80186b8:	f083 0301 	eor.w	r3, r3, #1
 80186bc:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d1da      	bne.n	8018678 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 80186c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 80186c6:	4618      	mov	r0, r3
 80186c8:	3710      	adds	r7, #16
 80186ca:	46bd      	mov	sp, r7
 80186cc:	bdb0      	pop	{r4, r5, r7, pc}

080186ce <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 80186ce:	b480      	push	{r7}
 80186d0:	b083      	sub	sp, #12
 80186d2:	af00      	add	r7, sp, #0
 80186d4:	4603      	mov	r3, r0
 80186d6:	460a      	mov	r2, r1
 80186d8:	71fb      	strb	r3, [r7, #7]
 80186da:	4613      	mov	r3, r2
 80186dc:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 80186de:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80186e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80186e6:	4293      	cmp	r3, r2
 80186e8:	bfb8      	it	lt
 80186ea:	4613      	movlt	r3, r2
 80186ec:	b25b      	sxtb	r3, r3
}
 80186ee:	4618      	mov	r0, r3
 80186f0:	370c      	adds	r7, #12
 80186f2:	46bd      	mov	sp, r7
 80186f4:	bc80      	pop	{r7}
 80186f6:	4770      	bx	lr

080186f8 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 80186f8:	b480      	push	{r7}
 80186fa:	b083      	sub	sp, #12
 80186fc:	af00      	add	r7, sp, #0
 80186fe:	6078      	str	r0, [r7, #4]
 8018700:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8018702:	687b      	ldr	r3, [r7, #4]
 8018704:	009b      	lsls	r3, r3, #2
 8018706:	683a      	ldr	r2, [r7, #0]
 8018708:	4413      	add	r3, r2
 801870a:	681b      	ldr	r3, [r3, #0]
 801870c:	4a07      	ldr	r2, [pc, #28]	@ (801872c <RegionCommonGetBandwidth+0x34>)
 801870e:	4293      	cmp	r3, r2
 8018710:	d004      	beq.n	801871c <RegionCommonGetBandwidth+0x24>
 8018712:	4a07      	ldr	r2, [pc, #28]	@ (8018730 <RegionCommonGetBandwidth+0x38>)
 8018714:	4293      	cmp	r3, r2
 8018716:	d003      	beq.n	8018720 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8018718:	2300      	movs	r3, #0
 801871a:	e002      	b.n	8018722 <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 801871c:	2301      	movs	r3, #1
 801871e:	e000      	b.n	8018722 <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8018720:	2302      	movs	r3, #2
    }
}
 8018722:	4618      	mov	r0, r3
 8018724:	370c      	adds	r7, #12
 8018726:	46bd      	mov	sp, r7
 8018728:	bc80      	pop	{r7}
 801872a:	4770      	bx	lr
 801872c:	0003d090 	.word	0x0003d090
 8018730:	0007a120 	.word	0x0007a120

08018734 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8018734:	b580      	push	{r7, lr}
 8018736:	b086      	sub	sp, #24
 8018738:	af04      	add	r7, sp, #16
 801873a:	4603      	mov	r3, r0
 801873c:	6039      	str	r1, [r7, #0]
 801873e:	71fb      	strb	r3, [r7, #7]
 8018740:	4613      	mov	r3, r2
 8018742:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8018744:	79fb      	ldrb	r3, [r7, #7]
 8018746:	2b05      	cmp	r3, #5
 8018748:	d810      	bhi.n	801876c <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 801874a:	79fb      	ldrb	r3, [r7, #7]
 801874c:	4a0f      	ldr	r2, [pc, #60]	@ (801878c <RegionCommonRxConfigPrint+0x58>)
 801874e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018752:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018756:	9202      	str	r2, [sp, #8]
 8018758:	683a      	ldr	r2, [r7, #0]
 801875a:	9201      	str	r2, [sp, #4]
 801875c:	9300      	str	r3, [sp, #0]
 801875e:	4b0c      	ldr	r3, [pc, #48]	@ (8018790 <RegionCommonRxConfigPrint+0x5c>)
 8018760:	2201      	movs	r2, #1
 8018762:	2100      	movs	r1, #0
 8018764:	2002      	movs	r0, #2
 8018766:	f006 ff69 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801876a:	e00a      	b.n	8018782 <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 801876c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018770:	9301      	str	r3, [sp, #4]
 8018772:	683b      	ldr	r3, [r7, #0]
 8018774:	9300      	str	r3, [sp, #0]
 8018776:	4b07      	ldr	r3, [pc, #28]	@ (8018794 <RegionCommonRxConfigPrint+0x60>)
 8018778:	2201      	movs	r2, #1
 801877a:	2100      	movs	r1, #0
 801877c:	2002      	movs	r0, #2
 801877e:	f006 ff5d 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 8018782:	bf00      	nop
 8018784:	3708      	adds	r7, #8
 8018786:	46bd      	mov	sp, r7
 8018788:	bd80      	pop	{r7, pc}
 801878a:	bf00      	nop
 801878c:	2000012c 	.word	0x2000012c
 8018790:	080233dc 	.word	0x080233dc
 8018794:	080233fc 	.word	0x080233fc

08018798 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8018798:	b580      	push	{r7, lr}
 801879a:	b084      	sub	sp, #16
 801879c:	af02      	add	r7, sp, #8
 801879e:	6078      	str	r0, [r7, #4]
 80187a0:	460b      	mov	r3, r1
 80187a2:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 80187a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80187a8:	9301      	str	r3, [sp, #4]
 80187aa:	687b      	ldr	r3, [r7, #4]
 80187ac:	9300      	str	r3, [sp, #0]
 80187ae:	4b05      	ldr	r3, [pc, #20]	@ (80187c4 <RegionCommonTxConfigPrint+0x2c>)
 80187b0:	2201      	movs	r2, #1
 80187b2:	2100      	movs	r1, #0
 80187b4:	2002      	movs	r0, #2
 80187b6:	f006 ff41 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
}
 80187ba:	bf00      	nop
 80187bc:	3708      	adds	r7, #8
 80187be:	46bd      	mov	sp, r7
 80187c0:	bd80      	pop	{r7, pc}
 80187c2:	bf00      	nop
 80187c4:	08023418 	.word	0x08023418

080187c8 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 80187c8:	b580      	push	{r7, lr}
 80187ca:	b082      	sub	sp, #8
 80187cc:	af00      	add	r7, sp, #0
 80187ce:	6078      	str	r0, [r7, #4]
 80187d0:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80187d2:	4b2d      	ldr	r3, [pc, #180]	@ (8018888 <VerifyRfFreq+0xc0>)
 80187d4:	6a1b      	ldr	r3, [r3, #32]
 80187d6:	6878      	ldr	r0, [r7, #4]
 80187d8:	4798      	blx	r3
 80187da:	4603      	mov	r3, r0
 80187dc:	f083 0301 	eor.w	r3, r3, #1
 80187e0:	b2db      	uxtb	r3, r3
 80187e2:	2b00      	cmp	r3, #0
 80187e4:	d001      	beq.n	80187ea <VerifyRfFreq+0x22>
    {
        return false;
 80187e6:	2300      	movs	r3, #0
 80187e8:	e04a      	b.n	8018880 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 80187ea:	687b      	ldr	r3, [r7, #4]
 80187ec:	4a27      	ldr	r2, [pc, #156]	@ (801888c <VerifyRfFreq+0xc4>)
 80187ee:	4293      	cmp	r3, r2
 80187f0:	d307      	bcc.n	8018802 <VerifyRfFreq+0x3a>
 80187f2:	687b      	ldr	r3, [r7, #4]
 80187f4:	4a26      	ldr	r2, [pc, #152]	@ (8018890 <VerifyRfFreq+0xc8>)
 80187f6:	4293      	cmp	r3, r2
 80187f8:	d803      	bhi.n	8018802 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 80187fa:	683b      	ldr	r3, [r7, #0]
 80187fc:	2202      	movs	r2, #2
 80187fe:	701a      	strb	r2, [r3, #0]
 8018800:	e03d      	b.n	801887e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8018802:	687b      	ldr	r3, [r7, #4]
 8018804:	4a22      	ldr	r2, [pc, #136]	@ (8018890 <VerifyRfFreq+0xc8>)
 8018806:	4293      	cmp	r3, r2
 8018808:	d907      	bls.n	801881a <VerifyRfFreq+0x52>
 801880a:	687b      	ldr	r3, [r7, #4]
 801880c:	4a21      	ldr	r2, [pc, #132]	@ (8018894 <VerifyRfFreq+0xcc>)
 801880e:	4293      	cmp	r3, r2
 8018810:	d803      	bhi.n	801881a <VerifyRfFreq+0x52>
    {
        *band = 0;
 8018812:	683b      	ldr	r3, [r7, #0]
 8018814:	2200      	movs	r2, #0
 8018816:	701a      	strb	r2, [r3, #0]
 8018818:	e031      	b.n	801887e <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801881a:	687b      	ldr	r3, [r7, #4]
 801881c:	4a1d      	ldr	r2, [pc, #116]	@ (8018894 <VerifyRfFreq+0xcc>)
 801881e:	4293      	cmp	r3, r2
 8018820:	d907      	bls.n	8018832 <VerifyRfFreq+0x6a>
 8018822:	687b      	ldr	r3, [r7, #4]
 8018824:	4a1c      	ldr	r2, [pc, #112]	@ (8018898 <VerifyRfFreq+0xd0>)
 8018826:	4293      	cmp	r3, r2
 8018828:	d803      	bhi.n	8018832 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 801882a:	683b      	ldr	r3, [r7, #0]
 801882c:	2201      	movs	r2, #1
 801882e:	701a      	strb	r2, [r3, #0]
 8018830:	e025      	b.n	801887e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 8018832:	687b      	ldr	r3, [r7, #4]
 8018834:	4a19      	ldr	r2, [pc, #100]	@ (801889c <VerifyRfFreq+0xd4>)
 8018836:	4293      	cmp	r3, r2
 8018838:	d907      	bls.n	801884a <VerifyRfFreq+0x82>
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	4a18      	ldr	r2, [pc, #96]	@ (80188a0 <VerifyRfFreq+0xd8>)
 801883e:	4293      	cmp	r3, r2
 8018840:	d803      	bhi.n	801884a <VerifyRfFreq+0x82>
    {
        *band = 5;
 8018842:	683b      	ldr	r3, [r7, #0]
 8018844:	2205      	movs	r2, #5
 8018846:	701a      	strb	r2, [r3, #0]
 8018848:	e019      	b.n	801887e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	4a15      	ldr	r2, [pc, #84]	@ (80188a4 <VerifyRfFreq+0xdc>)
 801884e:	4293      	cmp	r3, r2
 8018850:	d907      	bls.n	8018862 <VerifyRfFreq+0x9a>
 8018852:	687b      	ldr	r3, [r7, #4]
 8018854:	4a14      	ldr	r2, [pc, #80]	@ (80188a8 <VerifyRfFreq+0xe0>)
 8018856:	4293      	cmp	r3, r2
 8018858:	d803      	bhi.n	8018862 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 801885a:	683b      	ldr	r3, [r7, #0]
 801885c:	2203      	movs	r2, #3
 801885e:	701a      	strb	r2, [r3, #0]
 8018860:	e00d      	b.n	801887e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 8018862:	687b      	ldr	r3, [r7, #4]
 8018864:	4a11      	ldr	r2, [pc, #68]	@ (80188ac <VerifyRfFreq+0xe4>)
 8018866:	4293      	cmp	r3, r2
 8018868:	d307      	bcc.n	801887a <VerifyRfFreq+0xb2>
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	4a10      	ldr	r2, [pc, #64]	@ (80188b0 <VerifyRfFreq+0xe8>)
 801886e:	4293      	cmp	r3, r2
 8018870:	d803      	bhi.n	801887a <VerifyRfFreq+0xb2>
    {
        *band = 4;
 8018872:	683b      	ldr	r3, [r7, #0]
 8018874:	2204      	movs	r2, #4
 8018876:	701a      	strb	r2, [r3, #0]
 8018878:	e001      	b.n	801887e <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 801887a:	2300      	movs	r3, #0
 801887c:	e000      	b.n	8018880 <VerifyRfFreq+0xb8>
    }
    return true;
 801887e:	2301      	movs	r3, #1
}
 8018880:	4618      	mov	r0, r3
 8018882:	3708      	adds	r7, #8
 8018884:	46bd      	mov	sp, r7
 8018886:	bd80      	pop	{r7, pc}
 8018888:	08023b7c 	.word	0x08023b7c
 801888c:	337055c0 	.word	0x337055c0
 8018890:	338eda3f 	.word	0x338eda3f
 8018894:	33bca100 	.word	0x33bca100
 8018898:	33c5c8c0 	.word	0x33c5c8c0
 801889c:	33c74f5f 	.word	0x33c74f5f
 80188a0:	33cef080 	.word	0x33cef080
 80188a4:	33d1fdbf 	.word	0x33d1fdbf
 80188a8:	33d5ce50 	.word	0x33d5ce50
 80188ac:	33d691a0 	.word	0x33d691a0
 80188b0:	33db2580 	.word	0x33db2580

080188b4 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80188b4:	b590      	push	{r4, r7, lr}
 80188b6:	b08b      	sub	sp, #44	@ 0x2c
 80188b8:	af04      	add	r7, sp, #16
 80188ba:	4603      	mov	r3, r0
 80188bc:	460a      	mov	r2, r1
 80188be:	71fb      	strb	r3, [r7, #7]
 80188c0:	4613      	mov	r3, r2
 80188c2:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 80188c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80188c8:	4a1f      	ldr	r2, [pc, #124]	@ (8018948 <GetTimeOnAir+0x94>)
 80188ca:	5cd3      	ldrb	r3, [r2, r3]
 80188cc:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 80188ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80188d2:	491e      	ldr	r1, [pc, #120]	@ (801894c <GetTimeOnAir+0x98>)
 80188d4:	4618      	mov	r0, r3
 80188d6:	f7ff ff0f 	bl	80186f8 <RegionCommonGetBandwidth>
 80188da:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 80188dc:	2300      	movs	r3, #0
 80188de:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 80188e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80188e4:	2b07      	cmp	r3, #7
 80188e6:	d118      	bne.n	801891a <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 80188e8:	4b19      	ldr	r3, [pc, #100]	@ (8018950 <GetTimeOnAir+0x9c>)
 80188ea:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80188ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80188f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80188f4:	fb02 f303 	mul.w	r3, r2, r3
 80188f8:	4619      	mov	r1, r3
 80188fa:	88bb      	ldrh	r3, [r7, #4]
 80188fc:	b2db      	uxtb	r3, r3
 80188fe:	2201      	movs	r2, #1
 8018900:	9203      	str	r2, [sp, #12]
 8018902:	9302      	str	r3, [sp, #8]
 8018904:	2300      	movs	r3, #0
 8018906:	9301      	str	r3, [sp, #4]
 8018908:	2305      	movs	r3, #5
 801890a:	9300      	str	r3, [sp, #0]
 801890c:	2300      	movs	r3, #0
 801890e:	460a      	mov	r2, r1
 8018910:	68f9      	ldr	r1, [r7, #12]
 8018912:	2000      	movs	r0, #0
 8018914:	47a0      	blx	r4
 8018916:	6178      	str	r0, [r7, #20]
 8018918:	e011      	b.n	801893e <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801891a:	4b0d      	ldr	r3, [pc, #52]	@ (8018950 <GetTimeOnAir+0x9c>)
 801891c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801891e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8018922:	88bb      	ldrh	r3, [r7, #4]
 8018924:	b2db      	uxtb	r3, r3
 8018926:	2101      	movs	r1, #1
 8018928:	9103      	str	r1, [sp, #12]
 801892a:	9302      	str	r3, [sp, #8]
 801892c:	2300      	movs	r3, #0
 801892e:	9301      	str	r3, [sp, #4]
 8018930:	2308      	movs	r3, #8
 8018932:	9300      	str	r3, [sp, #0]
 8018934:	2301      	movs	r3, #1
 8018936:	68f9      	ldr	r1, [r7, #12]
 8018938:	2001      	movs	r0, #1
 801893a:	47a0      	blx	r4
 801893c:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 801893e:	697b      	ldr	r3, [r7, #20]
}
 8018940:	4618      	mov	r0, r3
 8018942:	371c      	adds	r7, #28
 8018944:	46bd      	mov	sp, r7
 8018946:	bd90      	pop	{r4, r7, pc}
 8018948:	08023ac0 	.word	0x08023ac0
 801894c:	08023ac8 	.word	0x08023ac8
 8018950:	08023b7c 	.word	0x08023b7c

08018954 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8018954:	b580      	push	{r7, lr}
 8018956:	b088      	sub	sp, #32
 8018958:	af00      	add	r7, sp, #0
 801895a:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801895c:	2300      	movs	r3, #0
 801895e:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 8018960:	687b      	ldr	r3, [r7, #4]
 8018962:	781b      	ldrb	r3, [r3, #0]
 8018964:	3b01      	subs	r3, #1
 8018966:	2b37      	cmp	r3, #55	@ 0x37
 8018968:	f200 8122 	bhi.w	8018bb0 <RegionEU868GetPhyParam+0x25c>
 801896c:	a201      	add	r2, pc, #4	@ (adr r2, 8018974 <RegionEU868GetPhyParam+0x20>)
 801896e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018972:	bf00      	nop
 8018974:	08018a55 	.word	0x08018a55
 8018978:	08018a5b 	.word	0x08018a5b
 801897c:	08018bb1 	.word	0x08018bb1
 8018980:	08018bb1 	.word	0x08018bb1
 8018984:	08018bb1 	.word	0x08018bb1
 8018988:	08018a61 	.word	0x08018a61
 801898c:	08018bb1 	.word	0x08018bb1
 8018990:	08018a9b 	.word	0x08018a9b
 8018994:	08018bb1 	.word	0x08018bb1
 8018998:	08018aa1 	.word	0x08018aa1
 801899c:	08018aa7 	.word	0x08018aa7
 80189a0:	08018aad 	.word	0x08018aad
 80189a4:	08018ab3 	.word	0x08018ab3
 80189a8:	08018ac3 	.word	0x08018ac3
 80189ac:	08018ad3 	.word	0x08018ad3
 80189b0:	08018ad9 	.word	0x08018ad9
 80189b4:	08018ae1 	.word	0x08018ae1
 80189b8:	08018ae9 	.word	0x08018ae9
 80189bc:	08018af1 	.word	0x08018af1
 80189c0:	08018af9 	.word	0x08018af9
 80189c4:	08018b01 	.word	0x08018b01
 80189c8:	08018b15 	.word	0x08018b15
 80189cc:	08018b1b 	.word	0x08018b1b
 80189d0:	08018b21 	.word	0x08018b21
 80189d4:	08018b27 	.word	0x08018b27
 80189d8:	08018b33 	.word	0x08018b33
 80189dc:	08018b3f 	.word	0x08018b3f
 80189e0:	08018b45 	.word	0x08018b45
 80189e4:	08018b4d 	.word	0x08018b4d
 80189e8:	08018b53 	.word	0x08018b53
 80189ec:	08018b59 	.word	0x08018b59
 80189f0:	08018b61 	.word	0x08018b61
 80189f4:	08018a67 	.word	0x08018a67
 80189f8:	08018bb1 	.word	0x08018bb1
 80189fc:	08018bb1 	.word	0x08018bb1
 8018a00:	08018bb1 	.word	0x08018bb1
 8018a04:	08018bb1 	.word	0x08018bb1
 8018a08:	08018bb1 	.word	0x08018bb1
 8018a0c:	08018bb1 	.word	0x08018bb1
 8018a10:	08018bb1 	.word	0x08018bb1
 8018a14:	08018bb1 	.word	0x08018bb1
 8018a18:	08018bb1 	.word	0x08018bb1
 8018a1c:	08018bb1 	.word	0x08018bb1
 8018a20:	08018bb1 	.word	0x08018bb1
 8018a24:	08018bb1 	.word	0x08018bb1
 8018a28:	08018bb1 	.word	0x08018bb1
 8018a2c:	08018b67 	.word	0x08018b67
 8018a30:	08018b6d 	.word	0x08018b6d
 8018a34:	08018b7b 	.word	0x08018b7b
 8018a38:	08018bb1 	.word	0x08018bb1
 8018a3c:	08018bb1 	.word	0x08018bb1
 8018a40:	08018b81 	.word	0x08018b81
 8018a44:	08018b87 	.word	0x08018b87
 8018a48:	08018bb1 	.word	0x08018bb1
 8018a4c:	08018b8d 	.word	0x08018b8d
 8018a50:	08018b9d 	.word	0x08018b9d
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8018a54:	2300      	movs	r3, #0
 8018a56:	61bb      	str	r3, [r7, #24]
            break;
 8018a58:	e0ab      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8018a5a:	2300      	movs	r3, #0
 8018a5c:	61bb      	str	r3, [r7, #24]
            break;
 8018a5e:	e0a8      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8018a60:	2300      	movs	r3, #0
 8018a62:	61bb      	str	r3, [r7, #24]
            break;
 8018a64:	e0a5      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8018a66:	687b      	ldr	r3, [r7, #4]
 8018a68:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018a6c:	733b      	strb	r3, [r7, #12]
 8018a6e:	2307      	movs	r3, #7
 8018a70:	737b      	strb	r3, [r7, #13]
 8018a72:	2300      	movs	r3, #0
 8018a74:	73bb      	strb	r3, [r7, #14]
 8018a76:	2310      	movs	r3, #16
 8018a78:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8018a7a:	4b51      	ldr	r3, [pc, #324]	@ (8018bc0 <RegionEU868GetPhyParam+0x26c>)
 8018a7c:	681b      	ldr	r3, [r3, #0]
 8018a7e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018a82:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8018a84:	4b4e      	ldr	r3, [pc, #312]	@ (8018bc0 <RegionEU868GetPhyParam+0x26c>)
 8018a86:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8018a88:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8018a8a:	f107 030c 	add.w	r3, r7, #12
 8018a8e:	4618      	mov	r0, r3
 8018a90:	f7ff fddf 	bl	8018652 <RegionCommonGetNextLowerTxDr>
 8018a94:	4603      	mov	r3, r0
 8018a96:	61bb      	str	r3, [r7, #24]
            break;
 8018a98:	e08b      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8018a9a:	2300      	movs	r3, #0
 8018a9c:	61bb      	str	r3, [r7, #24]
            break;
 8018a9e:	e088      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8018aa0:	2300      	movs	r3, #0
 8018aa2:	61bb      	str	r3, [r7, #24]
            break;
 8018aa4:	e085      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8018aa6:	2340      	movs	r3, #64	@ 0x40
 8018aa8:	61bb      	str	r3, [r7, #24]
            break;
 8018aaa:	e082      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8018aac:	2320      	movs	r3, #32
 8018aae:	61bb      	str	r3, [r7, #24]
            break;
 8018ab0:	e07f      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8018ab2:	687b      	ldr	r3, [r7, #4]
 8018ab4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018ab8:	461a      	mov	r2, r3
 8018aba:	4b42      	ldr	r3, [pc, #264]	@ (8018bc4 <RegionEU868GetPhyParam+0x270>)
 8018abc:	5c9b      	ldrb	r3, [r3, r2]
 8018abe:	61bb      	str	r3, [r7, #24]
            break;
 8018ac0:	e077      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8018ac2:	687b      	ldr	r3, [r7, #4]
 8018ac4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018ac8:	461a      	mov	r2, r3
 8018aca:	4b3f      	ldr	r3, [pc, #252]	@ (8018bc8 <RegionEU868GetPhyParam+0x274>)
 8018acc:	5c9b      	ldrb	r3, [r3, r2]
 8018ace:	61bb      	str	r3, [r7, #24]
            break;
 8018ad0:	e06f      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8018ad2:	2301      	movs	r3, #1
 8018ad4:	61bb      	str	r3, [r7, #24]
            break;
 8018ad6:	e06c      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8018ad8:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8018adc:	61bb      	str	r3, [r7, #24]
            break;
 8018ade:	e068      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8018ae0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018ae4:	61bb      	str	r3, [r7, #24]
            break;
 8018ae6:	e064      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8018ae8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8018aec:	61bb      	str	r3, [r7, #24]
            break;
 8018aee:	e060      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8018af0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8018af4:	61bb      	str	r3, [r7, #24]
            break;
 8018af6:	e05c      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8018af8:	f241 7370 	movw	r3, #6000	@ 0x1770
 8018afc:	61bb      	str	r3, [r7, #24]
            break;
 8018afe:	e058      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))

        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8018b00:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018b04:	4831      	ldr	r0, [pc, #196]	@ (8018bcc <RegionEU868GetPhyParam+0x278>)
 8018b06:	f002 fa2b 	bl	801af60 <randr>
 8018b0a:	4603      	mov	r3, r0
 8018b0c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8018b10:	61bb      	str	r3, [r7, #24]
            break;
 8018b12:	e04e      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8018b14:	2300      	movs	r3, #0
 8018b16:	61bb      	str	r3, [r7, #24]
            break;
 8018b18:	e04b      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8018b1a:	4b2d      	ldr	r3, [pc, #180]	@ (8018bd0 <RegionEU868GetPhyParam+0x27c>)
 8018b1c:	61bb      	str	r3, [r7, #24]
            break;
 8018b1e:	e048      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8018b20:	2300      	movs	r3, #0
 8018b22:	61bb      	str	r3, [r7, #24]
            break;
 8018b24:	e045      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8018b26:	4b26      	ldr	r3, [pc, #152]	@ (8018bc0 <RegionEU868GetPhyParam+0x26c>)
 8018b28:	681b      	ldr	r3, [r3, #0]
 8018b2a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8018b2e:	61bb      	str	r3, [r7, #24]
            break;
 8018b30:	e03f      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8018b32:	4b23      	ldr	r3, [pc, #140]	@ (8018bc0 <RegionEU868GetPhyParam+0x26c>)
 8018b34:	681b      	ldr	r3, [r3, #0]
 8018b36:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8018b3a:	61bb      	str	r3, [r7, #24]
            break;
 8018b3c:	e039      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8018b3e:	2310      	movs	r3, #16
 8018b40:	61bb      	str	r3, [r7, #24]
            break;
 8018b42:	e036      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8018b44:	4b1e      	ldr	r3, [pc, #120]	@ (8018bc0 <RegionEU868GetPhyParam+0x26c>)
 8018b46:	681b      	ldr	r3, [r3, #0]
 8018b48:	61bb      	str	r3, [r7, #24]
            break;
 8018b4a:	e032      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 8018b4c:	2300      	movs	r3, #0
 8018b4e:	61bb      	str	r3, [r7, #24]
            break;
 8018b50:	e02f      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8018b52:	2300      	movs	r3, #0
 8018b54:	61bb      	str	r3, [r7, #24]
            break;
 8018b56:	e02c      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8018b58:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8018b5c:	61bb      	str	r3, [r7, #24]
            break;
 8018b5e:	e028      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8018b60:	4b1c      	ldr	r3, [pc, #112]	@ (8018bd4 <RegionEU868GetPhyParam+0x280>)
 8018b62:	61bb      	str	r3, [r7, #24]
            break;
 8018b64:	e025      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8018b66:	4b1a      	ldr	r3, [pc, #104]	@ (8018bd0 <RegionEU868GetPhyParam+0x27c>)
 8018b68:	61bb      	str	r3, [r7, #24]
            break;
 8018b6a:	e022      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8018b6c:	2311      	movs	r3, #17
 8018b6e:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8018b70:	2301      	movs	r3, #1
 8018b72:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8018b74:	2300      	movs	r3, #0
 8018b76:	76bb      	strb	r3, [r7, #26]
            break;
 8018b78:	e01b      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8018b7a:	2303      	movs	r3, #3
 8018b7c:	61bb      	str	r3, [r7, #24]
            break;
 8018b7e:	e018      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8018b80:	4b13      	ldr	r3, [pc, #76]	@ (8018bd0 <RegionEU868GetPhyParam+0x27c>)
 8018b82:	61bb      	str	r3, [r7, #24]
            break;
 8018b84:	e015      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8018b86:	2303      	movs	r3, #3
 8018b88:	61bb      	str	r3, [r7, #24]
            break;
 8018b8a:	e012      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8018b8c:	687b      	ldr	r3, [r7, #4]
 8018b8e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018b92:	461a      	mov	r2, r3
 8018b94:	4b10      	ldr	r3, [pc, #64]	@ (8018bd8 <RegionEU868GetPhyParam+0x284>)
 8018b96:	5c9b      	ldrb	r3, [r3, r2]
 8018b98:	61bb      	str	r3, [r7, #24]
            break;
 8018b9a:	e00a      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 8018b9c:	687b      	ldr	r3, [r7, #4]
 8018b9e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018ba2:	490e      	ldr	r1, [pc, #56]	@ (8018bdc <RegionEU868GetPhyParam+0x288>)
 8018ba4:	4618      	mov	r0, r3
 8018ba6:	f7ff fda7 	bl	80186f8 <RegionCommonGetBandwidth>
 8018baa:	4603      	mov	r3, r0
 8018bac:	61bb      	str	r3, [r7, #24]
            break;
 8018bae:	e000      	b.n	8018bb2 <RegionEU868GetPhyParam+0x25e>
        }
        default:
        {
            break;
 8018bb0:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 8018bb2:	69bb      	ldr	r3, [r7, #24]
 8018bb4:	61fb      	str	r3, [r7, #28]
 8018bb6:	69fb      	ldr	r3, [r7, #28]
}
 8018bb8:	4618      	mov	r0, r3
 8018bba:	3720      	adds	r7, #32
 8018bbc:	46bd      	mov	sp, r7
 8018bbe:	bd80      	pop	{r7, pc}
 8018bc0:	20001f9c 	.word	0x20001f9c
 8018bc4:	08023ae8 	.word	0x08023ae8
 8018bc8:	08023af0 	.word	0x08023af0
 8018bcc:	fffffc18 	.word	0xfffffc18
 8018bd0:	33d3e608 	.word	0x33d3e608
 8018bd4:	4009999a 	.word	0x4009999a
 8018bd8:	08023ac0 	.word	0x08023ac0
 8018bdc:	08023ac8 	.word	0x08023ac8

08018be0 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8018be0:	b590      	push	{r4, r7, lr}
 8018be2:	b085      	sub	sp, #20
 8018be4:	af02      	add	r7, sp, #8
 8018be6:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8018be8:	4b11      	ldr	r3, [pc, #68]	@ (8018c30 <RegionEU868SetBandTxDone+0x50>)
 8018bea:	681a      	ldr	r2, [r3, #0]
 8018bec:	4b11      	ldr	r3, [pc, #68]	@ (8018c34 <RegionEU868SetBandTxDone+0x54>)
 8018bee:	6819      	ldr	r1, [r3, #0]
 8018bf0:	687b      	ldr	r3, [r7, #4]
 8018bf2:	781b      	ldrb	r3, [r3, #0]
 8018bf4:	4618      	mov	r0, r3
 8018bf6:	4603      	mov	r3, r0
 8018bf8:	005b      	lsls	r3, r3, #1
 8018bfa:	4403      	add	r3, r0
 8018bfc:	009b      	lsls	r3, r3, #2
 8018bfe:	440b      	add	r3, r1
 8018c00:	3309      	adds	r3, #9
 8018c02:	781b      	ldrb	r3, [r3, #0]
 8018c04:	4619      	mov	r1, r3
 8018c06:	460b      	mov	r3, r1
 8018c08:	005b      	lsls	r3, r3, #1
 8018c0a:	440b      	add	r3, r1
 8018c0c:	00db      	lsls	r3, r3, #3
 8018c0e:	18d0      	adds	r0, r2, r3
 8018c10:	687b      	ldr	r3, [r7, #4]
 8018c12:	6899      	ldr	r1, [r3, #8]
 8018c14:	687b      	ldr	r3, [r7, #4]
 8018c16:	785c      	ldrb	r4, [r3, #1]
 8018c18:	687b      	ldr	r3, [r7, #4]
 8018c1a:	691a      	ldr	r2, [r3, #16]
 8018c1c:	9200      	str	r2, [sp, #0]
 8018c1e:	68db      	ldr	r3, [r3, #12]
 8018c20:	4622      	mov	r2, r4
 8018c22:	f7ff f913 	bl	8017e4c <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 8018c26:	bf00      	nop
 8018c28:	370c      	adds	r7, #12
 8018c2a:	46bd      	mov	sp, r7
 8018c2c:	bd90      	pop	{r4, r7, pc}
 8018c2e:	bf00      	nop
 8018c30:	20001fa0 	.word	0x20001fa0
 8018c34:	20001f9c 	.word	0x20001f9c

08018c38 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8018c38:	b580      	push	{r7, lr}
 8018c3a:	b0b0      	sub	sp, #192	@ 0xc0
 8018c3c:	af00      	add	r7, sp, #0
 8018c3e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 8018c40:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8018c44:	2290      	movs	r2, #144	@ 0x90
 8018c46:	2100      	movs	r1, #0
 8018c48:	4618      	mov	r0, r3
 8018c4a:	f007 ff02 	bl	8020a52 <memset>
 8018c4e:	2364      	movs	r3, #100	@ 0x64
 8018c50:	863b      	strh	r3, [r7, #48]	@ 0x30
 8018c52:	2364      	movs	r3, #100	@ 0x64
 8018c54:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8018c58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018c5c:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8018c60:	230a      	movs	r3, #10
 8018c62:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
 8018c66:	2364      	movs	r3, #100	@ 0x64
 8018c68:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8018c6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018c70:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8018c74:	687b      	ldr	r3, [r7, #4]
 8018c76:	7b1b      	ldrb	r3, [r3, #12]
 8018c78:	2b02      	cmp	r3, #2
 8018c7a:	d05d      	beq.n	8018d38 <RegionEU868InitDefaults+0x100>
 8018c7c:	2b02      	cmp	r3, #2
 8018c7e:	dc6a      	bgt.n	8018d56 <RegionEU868InitDefaults+0x11e>
 8018c80:	2b00      	cmp	r3, #0
 8018c82:	d002      	beq.n	8018c8a <RegionEU868InitDefaults+0x52>
 8018c84:	2b01      	cmp	r3, #1
 8018c86:	d03e      	beq.n	8018d06 <RegionEU868InitDefaults+0xce>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8018c88:	e065      	b.n	8018d56 <RegionEU868InitDefaults+0x11e>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8018c8a:	687b      	ldr	r3, [r7, #4]
 8018c8c:	681b      	ldr	r3, [r3, #0]
 8018c8e:	2b00      	cmp	r3, #0
 8018c90:	d062      	beq.n	8018d58 <RegionEU868InitDefaults+0x120>
 8018c92:	687b      	ldr	r3, [r7, #4]
 8018c94:	685b      	ldr	r3, [r3, #4]
 8018c96:	2b00      	cmp	r3, #0
 8018c98:	d05e      	beq.n	8018d58 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8018c9a:	687b      	ldr	r3, [r7, #4]
 8018c9c:	685b      	ldr	r3, [r3, #4]
 8018c9e:	4a30      	ldr	r2, [pc, #192]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018ca0:	6013      	str	r3, [r2, #0]
            RegionBands = (Band_t*) params->Bands;
 8018ca2:	687b      	ldr	r3, [r7, #4]
 8018ca4:	689b      	ldr	r3, [r3, #8]
 8018ca6:	4a2f      	ldr	r2, [pc, #188]	@ (8018d64 <RegionEU868InitDefaults+0x12c>)
 8018ca8:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8018caa:	4b2e      	ldr	r3, [pc, #184]	@ (8018d64 <RegionEU868InitDefaults+0x12c>)
 8018cac:	681b      	ldr	r3, [r3, #0]
 8018cae:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8018cb2:	2290      	movs	r2, #144	@ 0x90
 8018cb4:	4618      	mov	r0, r3
 8018cb6:	f002 f96a 	bl	801af8e <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8018cba:	4b29      	ldr	r3, [pc, #164]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018cbc:	681b      	ldr	r3, [r3, #0]
 8018cbe:	4a2a      	ldr	r2, [pc, #168]	@ (8018d68 <RegionEU868InitDefaults+0x130>)
 8018cc0:	ca07      	ldmia	r2, {r0, r1, r2}
 8018cc2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8018cc6:	4b26      	ldr	r3, [pc, #152]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018cc8:	681b      	ldr	r3, [r3, #0]
 8018cca:	4a28      	ldr	r2, [pc, #160]	@ (8018d6c <RegionEU868InitDefaults+0x134>)
 8018ccc:	330c      	adds	r3, #12
 8018cce:	ca07      	ldmia	r2, {r0, r1, r2}
 8018cd0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8018cd4:	4b22      	ldr	r3, [pc, #136]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018cd6:	681b      	ldr	r3, [r3, #0]
 8018cd8:	4a25      	ldr	r2, [pc, #148]	@ (8018d70 <RegionEU868InitDefaults+0x138>)
 8018cda:	3318      	adds	r3, #24
 8018cdc:	ca07      	ldmia	r2, {r0, r1, r2}
 8018cde:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8018ce2:	4b1f      	ldr	r3, [pc, #124]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018ce4:	681b      	ldr	r3, [r3, #0]
 8018ce6:	2207      	movs	r2, #7
 8018ce8:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8018cec:	4b1c      	ldr	r3, [pc, #112]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018cee:	681b      	ldr	r3, [r3, #0]
 8018cf0:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8018cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018cf6:	681b      	ldr	r3, [r3, #0]
 8018cf8:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8018cfc:	2201      	movs	r2, #1
 8018cfe:	4619      	mov	r1, r3
 8018d00:	f7ff f87e 	bl	8017e00 <RegionCommonChanMaskCopy>
 8018d04:	e028      	b.n	8018d58 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8018d06:	4b16      	ldr	r3, [pc, #88]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018d08:	681b      	ldr	r3, [r3, #0]
 8018d0a:	2200      	movs	r2, #0
 8018d0c:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 8018d0e:	4b14      	ldr	r3, [pc, #80]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018d10:	681b      	ldr	r3, [r3, #0]
 8018d12:	2200      	movs	r2, #0
 8018d14:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 8018d16:	4b12      	ldr	r3, [pc, #72]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018d18:	681b      	ldr	r3, [r3, #0]
 8018d1a:	2200      	movs	r2, #0
 8018d1c:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8018d1e:	4b10      	ldr	r3, [pc, #64]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018d20:	681b      	ldr	r3, [r3, #0]
 8018d22:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8018d26:	4b0e      	ldr	r3, [pc, #56]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018d28:	681b      	ldr	r3, [r3, #0]
 8018d2a:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8018d2e:	2201      	movs	r2, #1
 8018d30:	4619      	mov	r1, r3
 8018d32:	f7ff f865 	bl	8017e00 <RegionCommonChanMaskCopy>
            break;
 8018d36:	e00f      	b.n	8018d58 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 8018d38:	4b09      	ldr	r3, [pc, #36]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018d3a:	681b      	ldr	r3, [r3, #0]
 8018d3c:	f8b3 1360 	ldrh.w	r1, [r3, #864]	@ 0x360
 8018d40:	4b07      	ldr	r3, [pc, #28]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018d42:	681b      	ldr	r3, [r3, #0]
 8018d44:	f8b3 236c 	ldrh.w	r2, [r3, #876]	@ 0x36c
 8018d48:	4b05      	ldr	r3, [pc, #20]	@ (8018d60 <RegionEU868InitDefaults+0x128>)
 8018d4a:	681b      	ldr	r3, [r3, #0]
 8018d4c:	430a      	orrs	r2, r1
 8018d4e:	b292      	uxth	r2, r2
 8018d50:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
            break;
 8018d54:	e000      	b.n	8018d58 <RegionEU868InitDefaults+0x120>
            break;
 8018d56:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8018d58:	37c0      	adds	r7, #192	@ 0xc0
 8018d5a:	46bd      	mov	sp, r7
 8018d5c:	bd80      	pop	{r7, pc}
 8018d5e:	bf00      	nop
 8018d60:	20001f9c 	.word	0x20001f9c
 8018d64:	20001fa0 	.word	0x20001fa0
 8018d68:	08023434 	.word	0x08023434
 8018d6c:	08023440 	.word	0x08023440
 8018d70:	0802344c 	.word	0x0802344c

08018d74 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8018d74:	b580      	push	{r7, lr}
 8018d76:	b084      	sub	sp, #16
 8018d78:	af00      	add	r7, sp, #0
 8018d7a:	6078      	str	r0, [r7, #4]
 8018d7c:	460b      	mov	r3, r1
 8018d7e:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8018d80:	78fb      	ldrb	r3, [r7, #3]
 8018d82:	2b0f      	cmp	r3, #15
 8018d84:	d86c      	bhi.n	8018e60 <RegionEU868Verify+0xec>
 8018d86:	a201      	add	r2, pc, #4	@ (adr r2, 8018d8c <RegionEU868Verify+0x18>)
 8018d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d8c:	08018dcd 	.word	0x08018dcd
 8018d90:	08018e61 	.word	0x08018e61
 8018d94:	08018e61 	.word	0x08018e61
 8018d98:	08018e61 	.word	0x08018e61
 8018d9c:	08018e61 	.word	0x08018e61
 8018da0:	08018de5 	.word	0x08018de5
 8018da4:	08018e03 	.word	0x08018e03
 8018da8:	08018e21 	.word	0x08018e21
 8018dac:	08018e61 	.word	0x08018e61
 8018db0:	08018e3f 	.word	0x08018e3f
 8018db4:	08018e3f 	.word	0x08018e3f
 8018db8:	08018e61 	.word	0x08018e61
 8018dbc:	08018e61 	.word	0x08018e61
 8018dc0:	08018e61 	.word	0x08018e61
 8018dc4:	08018e61 	.word	0x08018e61
 8018dc8:	08018e5d 	.word	0x08018e5d
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8018dcc:	2300      	movs	r3, #0
 8018dce:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8018dd0:	687b      	ldr	r3, [r7, #4]
 8018dd2:	681b      	ldr	r3, [r3, #0]
 8018dd4:	f107 020f 	add.w	r2, r7, #15
 8018dd8:	4611      	mov	r1, r2
 8018dda:	4618      	mov	r0, r3
 8018ddc:	f7ff fcf4 	bl	80187c8 <VerifyRfFreq>
 8018de0:	4603      	mov	r3, r0
 8018de2:	e03e      	b.n	8018e62 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8018de4:	687b      	ldr	r3, [r7, #4]
 8018de6:	f993 3000 	ldrsb.w	r3, [r3]
 8018dea:	2207      	movs	r2, #7
 8018dec:	2100      	movs	r1, #0
 8018dee:	4618      	mov	r0, r3
 8018df0:	f7fe ff89 	bl	8017d06 <RegionCommonValueInRange>
 8018df4:	4603      	mov	r3, r0
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	bf14      	ite	ne
 8018dfa:	2301      	movne	r3, #1
 8018dfc:	2300      	moveq	r3, #0
 8018dfe:	b2db      	uxtb	r3, r3
 8018e00:	e02f      	b.n	8018e62 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8018e02:	687b      	ldr	r3, [r7, #4]
 8018e04:	f993 3000 	ldrsb.w	r3, [r3]
 8018e08:	2205      	movs	r2, #5
 8018e0a:	2100      	movs	r1, #0
 8018e0c:	4618      	mov	r0, r3
 8018e0e:	f7fe ff7a 	bl	8017d06 <RegionCommonValueInRange>
 8018e12:	4603      	mov	r3, r0
 8018e14:	2b00      	cmp	r3, #0
 8018e16:	bf14      	ite	ne
 8018e18:	2301      	movne	r3, #1
 8018e1a:	2300      	moveq	r3, #0
 8018e1c:	b2db      	uxtb	r3, r3
 8018e1e:	e020      	b.n	8018e62 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8018e20:	687b      	ldr	r3, [r7, #4]
 8018e22:	f993 3000 	ldrsb.w	r3, [r3]
 8018e26:	2207      	movs	r2, #7
 8018e28:	2100      	movs	r1, #0
 8018e2a:	4618      	mov	r0, r3
 8018e2c:	f7fe ff6b 	bl	8017d06 <RegionCommonValueInRange>
 8018e30:	4603      	mov	r3, r0
 8018e32:	2b00      	cmp	r3, #0
 8018e34:	bf14      	ite	ne
 8018e36:	2301      	movne	r3, #1
 8018e38:	2300      	moveq	r3, #0
 8018e3a:	b2db      	uxtb	r3, r3
 8018e3c:	e011      	b.n	8018e62 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8018e3e:	687b      	ldr	r3, [r7, #4]
 8018e40:	f993 3000 	ldrsb.w	r3, [r3]
 8018e44:	2207      	movs	r2, #7
 8018e46:	2100      	movs	r1, #0
 8018e48:	4618      	mov	r0, r3
 8018e4a:	f7fe ff5c 	bl	8017d06 <RegionCommonValueInRange>
 8018e4e:	4603      	mov	r3, r0
 8018e50:	2b00      	cmp	r3, #0
 8018e52:	bf14      	ite	ne
 8018e54:	2301      	movne	r3, #1
 8018e56:	2300      	moveq	r3, #0
 8018e58:	b2db      	uxtb	r3, r3
 8018e5a:	e002      	b.n	8018e62 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8018e5c:	2301      	movs	r3, #1
 8018e5e:	e000      	b.n	8018e62 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8018e60:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8018e62:	4618      	mov	r0, r3
 8018e64:	3710      	adds	r7, #16
 8018e66:	46bd      	mov	sp, r7
 8018e68:	bd80      	pop	{r7, pc}
 8018e6a:	bf00      	nop

08018e6c <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8018e6c:	b580      	push	{r7, lr}
 8018e6e:	b08a      	sub	sp, #40	@ 0x28
 8018e70:	af00      	add	r7, sp, #0
 8018e72:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8018e74:	2350      	movs	r3, #80	@ 0x50
 8018e76:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8018e7a:	687b      	ldr	r3, [r7, #4]
 8018e7c:	7a1b      	ldrb	r3, [r3, #8]
 8018e7e:	2b10      	cmp	r3, #16
 8018e80:	d162      	bne.n	8018f48 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8018e82:	687b      	ldr	r3, [r7, #4]
 8018e84:	685b      	ldr	r3, [r3, #4]
 8018e86:	330f      	adds	r3, #15
 8018e88:	781b      	ldrb	r3, [r3, #0]
 8018e8a:	2b00      	cmp	r3, #0
 8018e8c:	d15e      	bne.n	8018f4c <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8018e8e:	2300      	movs	r3, #0
 8018e90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018e94:	2303      	movs	r3, #3
 8018e96:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8018e9a:	e050      	b.n	8018f3e <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8018e9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018ea0:	2b07      	cmp	r3, #7
 8018ea2:	d824      	bhi.n	8018eee <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	685a      	ldr	r2, [r3, #4]
 8018ea8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018eac:	4413      	add	r3, r2
 8018eae:	781b      	ldrb	r3, [r3, #0]
 8018eb0:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8018eb2:	69ba      	ldr	r2, [r7, #24]
 8018eb4:	687b      	ldr	r3, [r7, #4]
 8018eb6:	6859      	ldr	r1, [r3, #4]
 8018eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018ebc:	3301      	adds	r3, #1
 8018ebe:	440b      	add	r3, r1
 8018ec0:	781b      	ldrb	r3, [r3, #0]
 8018ec2:	021b      	lsls	r3, r3, #8
 8018ec4:	4313      	orrs	r3, r2
 8018ec6:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8018ec8:	69ba      	ldr	r2, [r7, #24]
 8018eca:	687b      	ldr	r3, [r7, #4]
 8018ecc:	6859      	ldr	r1, [r3, #4]
 8018ece:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018ed2:	3302      	adds	r3, #2
 8018ed4:	440b      	add	r3, r1
 8018ed6:	781b      	ldrb	r3, [r3, #0]
 8018ed8:	041b      	lsls	r3, r3, #16
 8018eda:	4313      	orrs	r3, r2
 8018edc:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8018ede:	69bb      	ldr	r3, [r7, #24]
 8018ee0:	2264      	movs	r2, #100	@ 0x64
 8018ee2:	fb02 f303 	mul.w	r3, r2, r3
 8018ee6:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8018ee8:	2300      	movs	r3, #0
 8018eea:	61fb      	str	r3, [r7, #28]
 8018eec:	e006      	b.n	8018efc <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8018eee:	2300      	movs	r3, #0
 8018ef0:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8018ef2:	2300      	movs	r3, #0
 8018ef4:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8018ef8:	2300      	movs	r3, #0
 8018efa:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8018efc:	69bb      	ldr	r3, [r7, #24]
 8018efe:	2b00      	cmp	r3, #0
 8018f00:	d00b      	beq.n	8018f1a <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8018f02:	f107 0318 	add.w	r3, r7, #24
 8018f06:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8018f08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018f0c:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 8018f0e:	f107 0310 	add.w	r3, r7, #16
 8018f12:	4618      	mov	r0, r3
 8018f14:	f000 fd14 	bl	8019940 <RegionEU868ChannelAdd>
 8018f18:	e007      	b.n	8018f2a <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8018f1a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018f1e:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8018f20:	f107 030c 	add.w	r3, r7, #12
 8018f24:	4618      	mov	r0, r3
 8018f26:	f000 fdad 	bl	8019a84 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8018f2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018f2e:	3303      	adds	r3, #3
 8018f30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018f34:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018f38:	3301      	adds	r3, #1
 8018f3a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8018f3e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018f42:	2b0f      	cmp	r3, #15
 8018f44:	d9aa      	bls.n	8018e9c <RegionEU868ApplyCFList+0x30>
 8018f46:	e002      	b.n	8018f4e <RegionEU868ApplyCFList+0xe2>
        return;
 8018f48:	bf00      	nop
 8018f4a:	e000      	b.n	8018f4e <RegionEU868ApplyCFList+0xe2>
        return;
 8018f4c:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8018f4e:	3728      	adds	r7, #40	@ 0x28
 8018f50:	46bd      	mov	sp, r7
 8018f52:	bd80      	pop	{r7, pc}

08018f54 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8018f54:	b580      	push	{r7, lr}
 8018f56:	b082      	sub	sp, #8
 8018f58:	af00      	add	r7, sp, #0
 8018f5a:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8018f5c:	687b      	ldr	r3, [r7, #4]
 8018f5e:	791b      	ldrb	r3, [r3, #4]
 8018f60:	2b00      	cmp	r3, #0
 8018f62:	d002      	beq.n	8018f6a <RegionEU868ChanMaskSet+0x16>
 8018f64:	2b01      	cmp	r3, #1
 8018f66:	d00b      	beq.n	8018f80 <RegionEU868ChanMaskSet+0x2c>
 8018f68:	e015      	b.n	8018f96 <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8018fa4 <RegionEU868ChanMaskSet+0x50>)
 8018f6c:	681b      	ldr	r3, [r3, #0]
 8018f6e:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8018f72:	687b      	ldr	r3, [r7, #4]
 8018f74:	681b      	ldr	r3, [r3, #0]
 8018f76:	2201      	movs	r2, #1
 8018f78:	4619      	mov	r1, r3
 8018f7a:	f7fe ff41 	bl	8017e00 <RegionCommonChanMaskCopy>
            break;
 8018f7e:	e00c      	b.n	8018f9a <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018f80:	4b08      	ldr	r3, [pc, #32]	@ (8018fa4 <RegionEU868ChanMaskSet+0x50>)
 8018f82:	681b      	ldr	r3, [r3, #0]
 8018f84:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8018f88:	687b      	ldr	r3, [r7, #4]
 8018f8a:	681b      	ldr	r3, [r3, #0]
 8018f8c:	2201      	movs	r2, #1
 8018f8e:	4619      	mov	r1, r3
 8018f90:	f7fe ff36 	bl	8017e00 <RegionCommonChanMaskCopy>
            break;
 8018f94:	e001      	b.n	8018f9a <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 8018f96:	2300      	movs	r3, #0
 8018f98:	e000      	b.n	8018f9c <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 8018f9a:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8018f9c:	4618      	mov	r0, r3
 8018f9e:	3708      	adds	r7, #8
 8018fa0:	46bd      	mov	sp, r7
 8018fa2:	bd80      	pop	{r7, pc}
 8018fa4:	20001f9c 	.word	0x20001f9c

08018fa8 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8018fa8:	b580      	push	{r7, lr}
 8018faa:	b088      	sub	sp, #32
 8018fac:	af02      	add	r7, sp, #8
 8018fae:	60ba      	str	r2, [r7, #8]
 8018fb0:	607b      	str	r3, [r7, #4]
 8018fb2:	4603      	mov	r3, r0
 8018fb4:	73fb      	strb	r3, [r7, #15]
 8018fb6:	460b      	mov	r3, r1
 8018fb8:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 8018fba:	2300      	movs	r3, #0
 8018fbc:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8018fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018fc2:	2b07      	cmp	r3, #7
 8018fc4:	bfa8      	it	ge
 8018fc6:	2307      	movge	r3, #7
 8018fc8:	b25a      	sxtb	r2, r3
 8018fca:	687b      	ldr	r3, [r7, #4]
 8018fcc:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018fd4:	491e      	ldr	r1, [pc, #120]	@ (8019050 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8018fd6:	4618      	mov	r0, r3
 8018fd8:	f7ff fb8e 	bl	80186f8 <RegionCommonGetBandwidth>
 8018fdc:	4603      	mov	r3, r0
 8018fde:	b2da      	uxtb	r2, r3
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8018fe4:	687b      	ldr	r3, [r7, #4]
 8018fe6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018fea:	2b07      	cmp	r3, #7
 8018fec:	d10a      	bne.n	8019004 <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8018fee:	687b      	ldr	r3, [r7, #4]
 8018ff0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018ff4:	461a      	mov	r2, r3
 8018ff6:	4b17      	ldr	r3, [pc, #92]	@ (8019054 <RegionEU868ComputeRxWindowParameters+0xac>)
 8018ff8:	5c9b      	ldrb	r3, [r3, r2]
 8018ffa:	4618      	mov	r0, r3
 8018ffc:	f7ff f910 	bl	8018220 <RegionCommonComputeSymbolTimeFsk>
 8019000:	6178      	str	r0, [r7, #20]
 8019002:	e011      	b.n	8019028 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8019004:	687b      	ldr	r3, [r7, #4]
 8019006:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801900a:	461a      	mov	r2, r3
 801900c:	4b11      	ldr	r3, [pc, #68]	@ (8019054 <RegionEU868ComputeRxWindowParameters+0xac>)
 801900e:	5c9a      	ldrb	r2, [r3, r2]
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019016:	4619      	mov	r1, r3
 8019018:	4b0d      	ldr	r3, [pc, #52]	@ (8019050 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801901a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801901e:	4619      	mov	r1, r3
 8019020:	4610      	mov	r0, r2
 8019022:	f7ff f8e7 	bl	80181f4 <RegionCommonComputeSymbolTimeLoRa>
 8019026:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8019028:	4b0b      	ldr	r3, [pc, #44]	@ (8019058 <RegionEU868ComputeRxWindowParameters+0xb0>)
 801902a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801902c:	4798      	blx	r3
 801902e:	687b      	ldr	r3, [r7, #4]
 8019030:	3308      	adds	r3, #8
 8019032:	687a      	ldr	r2, [r7, #4]
 8019034:	320c      	adds	r2, #12
 8019036:	7bb9      	ldrb	r1, [r7, #14]
 8019038:	9201      	str	r2, [sp, #4]
 801903a:	9300      	str	r3, [sp, #0]
 801903c:	4603      	mov	r3, r0
 801903e:	68ba      	ldr	r2, [r7, #8]
 8019040:	6978      	ldr	r0, [r7, #20]
 8019042:	f7ff f8fd 	bl	8018240 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 8019046:	bf00      	nop
 8019048:	3718      	adds	r7, #24
 801904a:	46bd      	mov	sp, r7
 801904c:	bd80      	pop	{r7, pc}
 801904e:	bf00      	nop
 8019050:	08023ac8 	.word	0x08023ac8
 8019054:	08023ac0 	.word	0x08023ac0
 8019058:	08023b7c 	.word	0x08023b7c

0801905c <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801905c:	b5b0      	push	{r4, r5, r7, lr}
 801905e:	b090      	sub	sp, #64	@ 0x40
 8019060:	af0a      	add	r7, sp, #40	@ 0x28
 8019062:	6078      	str	r0, [r7, #4]
 8019064:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8019066:	687b      	ldr	r3, [r7, #4]
 8019068:	785b      	ldrb	r3, [r3, #1]
 801906a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801906c:	2300      	movs	r3, #0
 801906e:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8019070:	2300      	movs	r3, #0
 8019072:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	685b      	ldr	r3, [r3, #4]
 8019078:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801907a:	4b5a      	ldr	r3, [pc, #360]	@ (80191e4 <RegionEU868RxConfig+0x188>)
 801907c:	685b      	ldr	r3, [r3, #4]
 801907e:	4798      	blx	r3
 8019080:	4603      	mov	r3, r0
 8019082:	2b00      	cmp	r3, #0
 8019084:	d001      	beq.n	801908a <RegionEU868RxConfig+0x2e>
    {
        return false;
 8019086:	2300      	movs	r3, #0
 8019088:	e0a8      	b.n	80191dc <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	7cdb      	ldrb	r3, [r3, #19]
 801908e:	2b00      	cmp	r3, #0
 8019090:	d126      	bne.n	80190e0 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8019092:	4b55      	ldr	r3, [pc, #340]	@ (80191e8 <RegionEU868RxConfig+0x18c>)
 8019094:	681a      	ldr	r2, [r3, #0]
 8019096:	687b      	ldr	r3, [r7, #4]
 8019098:	781b      	ldrb	r3, [r3, #0]
 801909a:	4619      	mov	r1, r3
 801909c:	460b      	mov	r3, r1
 801909e:	005b      	lsls	r3, r3, #1
 80190a0:	440b      	add	r3, r1
 80190a2:	009b      	lsls	r3, r3, #2
 80190a4:	4413      	add	r3, r2
 80190a6:	681b      	ldr	r3, [r3, #0]
 80190a8:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 80190aa:	4b4f      	ldr	r3, [pc, #316]	@ (80191e8 <RegionEU868RxConfig+0x18c>)
 80190ac:	681a      	ldr	r2, [r3, #0]
 80190ae:	687b      	ldr	r3, [r7, #4]
 80190b0:	781b      	ldrb	r3, [r3, #0]
 80190b2:	4619      	mov	r1, r3
 80190b4:	460b      	mov	r3, r1
 80190b6:	005b      	lsls	r3, r3, #1
 80190b8:	440b      	add	r3, r1
 80190ba:	009b      	lsls	r3, r3, #2
 80190bc:	4413      	add	r3, r2
 80190be:	3304      	adds	r3, #4
 80190c0:	681b      	ldr	r3, [r3, #0]
 80190c2:	2b00      	cmp	r3, #0
 80190c4:	d00c      	beq.n	80190e0 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 80190c6:	4b48      	ldr	r3, [pc, #288]	@ (80191e8 <RegionEU868RxConfig+0x18c>)
 80190c8:	681a      	ldr	r2, [r3, #0]
 80190ca:	687b      	ldr	r3, [r7, #4]
 80190cc:	781b      	ldrb	r3, [r3, #0]
 80190ce:	4619      	mov	r1, r3
 80190d0:	460b      	mov	r3, r1
 80190d2:	005b      	lsls	r3, r3, #1
 80190d4:	440b      	add	r3, r1
 80190d6:	009b      	lsls	r3, r3, #2
 80190d8:	4413      	add	r3, r2
 80190da:	3304      	adds	r3, #4
 80190dc:	681b      	ldr	r3, [r3, #0]
 80190de:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 80190e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80190e4:	4a41      	ldr	r2, [pc, #260]	@ (80191ec <RegionEU868RxConfig+0x190>)
 80190e6:	5cd3      	ldrb	r3, [r2, r3]
 80190e8:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 80190ea:	4b3e      	ldr	r3, [pc, #248]	@ (80191e4 <RegionEU868RxConfig+0x188>)
 80190ec:	68db      	ldr	r3, [r3, #12]
 80190ee:	6938      	ldr	r0, [r7, #16]
 80190f0:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 80190f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80190f6:	2b07      	cmp	r3, #7
 80190f8:	d128      	bne.n	801914c <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 80190fa:	2300      	movs	r3, #0
 80190fc:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 80190fe:	4b39      	ldr	r3, [pc, #228]	@ (80191e4 <RegionEU868RxConfig+0x188>)
 8019100:	699c      	ldr	r4, [r3, #24]
 8019102:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8019106:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801910a:	fb02 f303 	mul.w	r3, r2, r3
 801910e:	4619      	mov	r1, r3
 8019110:	687b      	ldr	r3, [r7, #4]
 8019112:	689b      	ldr	r3, [r3, #8]
 8019114:	b29b      	uxth	r3, r3
 8019116:	687a      	ldr	r2, [r7, #4]
 8019118:	7c92      	ldrb	r2, [r2, #18]
 801911a:	7df8      	ldrb	r0, [r7, #23]
 801911c:	9209      	str	r2, [sp, #36]	@ 0x24
 801911e:	2200      	movs	r2, #0
 8019120:	9208      	str	r2, [sp, #32]
 8019122:	2200      	movs	r2, #0
 8019124:	9207      	str	r2, [sp, #28]
 8019126:	2200      	movs	r2, #0
 8019128:	9206      	str	r2, [sp, #24]
 801912a:	2201      	movs	r2, #1
 801912c:	9205      	str	r2, [sp, #20]
 801912e:	2200      	movs	r2, #0
 8019130:	9204      	str	r2, [sp, #16]
 8019132:	2200      	movs	r2, #0
 8019134:	9203      	str	r2, [sp, #12]
 8019136:	9302      	str	r3, [sp, #8]
 8019138:	2305      	movs	r3, #5
 801913a:	9301      	str	r3, [sp, #4]
 801913c:	4b2c      	ldr	r3, [pc, #176]	@ (80191f0 <RegionEU868RxConfig+0x194>)
 801913e:	9300      	str	r3, [sp, #0]
 8019140:	2300      	movs	r3, #0
 8019142:	460a      	mov	r2, r1
 8019144:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8019148:	47a0      	blx	r4
 801914a:	e024      	b.n	8019196 <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 801914c:	2301      	movs	r3, #1
 801914e:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8019150:	4b24      	ldr	r3, [pc, #144]	@ (80191e4 <RegionEU868RxConfig+0x188>)
 8019152:	699c      	ldr	r4, [r3, #24]
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	789b      	ldrb	r3, [r3, #2]
 8019158:	461d      	mov	r5, r3
 801915a:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801915e:	687b      	ldr	r3, [r7, #4]
 8019160:	689b      	ldr	r3, [r3, #8]
 8019162:	b29b      	uxth	r3, r3
 8019164:	687a      	ldr	r2, [r7, #4]
 8019166:	7c92      	ldrb	r2, [r2, #18]
 8019168:	7df8      	ldrb	r0, [r7, #23]
 801916a:	9209      	str	r2, [sp, #36]	@ 0x24
 801916c:	2201      	movs	r2, #1
 801916e:	9208      	str	r2, [sp, #32]
 8019170:	2200      	movs	r2, #0
 8019172:	9207      	str	r2, [sp, #28]
 8019174:	2200      	movs	r2, #0
 8019176:	9206      	str	r2, [sp, #24]
 8019178:	2200      	movs	r2, #0
 801917a:	9205      	str	r2, [sp, #20]
 801917c:	2200      	movs	r2, #0
 801917e:	9204      	str	r2, [sp, #16]
 8019180:	2200      	movs	r2, #0
 8019182:	9203      	str	r2, [sp, #12]
 8019184:	9302      	str	r3, [sp, #8]
 8019186:	2308      	movs	r3, #8
 8019188:	9301      	str	r3, [sp, #4]
 801918a:	2300      	movs	r3, #0
 801918c:	9300      	str	r3, [sp, #0]
 801918e:	2301      	movs	r3, #1
 8019190:	460a      	mov	r2, r1
 8019192:	4629      	mov	r1, r5
 8019194:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 8019196:	687b      	ldr	r3, [r7, #4]
 8019198:	7c5b      	ldrb	r3, [r3, #17]
 801919a:	2b00      	cmp	r3, #0
 801919c:	d005      	beq.n	80191aa <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 801919e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80191a2:	4a14      	ldr	r2, [pc, #80]	@ (80191f4 <RegionEU868RxConfig+0x198>)
 80191a4:	5cd3      	ldrb	r3, [r2, r3]
 80191a6:	75bb      	strb	r3, [r7, #22]
 80191a8:	e004      	b.n	80191b4 <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 80191aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80191ae:	4a12      	ldr	r2, [pc, #72]	@ (80191f8 <RegionEU868RxConfig+0x19c>)
 80191b0:	5cd3      	ldrb	r3, [r2, r3]
 80191b2:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80191b4:	4b0b      	ldr	r3, [pc, #44]	@ (80191e4 <RegionEU868RxConfig+0x188>)
 80191b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80191b8:	7dba      	ldrb	r2, [r7, #22]
 80191ba:	320d      	adds	r2, #13
 80191bc:	b2d1      	uxtb	r1, r2
 80191be:	7dfa      	ldrb	r2, [r7, #23]
 80191c0:	4610      	mov	r0, r2
 80191c2:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80191c4:	687b      	ldr	r3, [r7, #4]
 80191c6:	7cdb      	ldrb	r3, [r3, #19]
 80191c8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80191cc:	6939      	ldr	r1, [r7, #16]
 80191ce:	4618      	mov	r0, r3
 80191d0:	f7ff fab0 	bl	8018734 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 80191d4:	683b      	ldr	r3, [r7, #0]
 80191d6:	7bfa      	ldrb	r2, [r7, #15]
 80191d8:	701a      	strb	r2, [r3, #0]
    return true;
 80191da:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 80191dc:	4618      	mov	r0, r3
 80191de:	3718      	adds	r7, #24
 80191e0:	46bd      	mov	sp, r7
 80191e2:	bdb0      	pop	{r4, r5, r7, pc}
 80191e4:	08023b7c 	.word	0x08023b7c
 80191e8:	20001f9c 	.word	0x20001f9c
 80191ec:	08023ac0 	.word	0x08023ac0
 80191f0:	00014585 	.word	0x00014585
 80191f4:	08023af0 	.word	0x08023af0
 80191f8:	08023ae8 	.word	0x08023ae8

080191fc <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80191fc:	b590      	push	{r4, r7, lr}
 80191fe:	b093      	sub	sp, #76	@ 0x4c
 8019200:	af0a      	add	r7, sp, #40	@ 0x28
 8019202:	60f8      	str	r0, [r7, #12]
 8019204:	60b9      	str	r1, [r7, #8]
 8019206:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8019208:	68fb      	ldr	r3, [r7, #12]
 801920a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801920e:	461a      	mov	r2, r3
 8019210:	4b5d      	ldr	r3, [pc, #372]	@ (8019388 <RegionEU868TxConfig+0x18c>)
 8019212:	5c9b      	ldrb	r3, [r3, r2]
 8019214:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8019216:	68fb      	ldr	r3, [r7, #12]
 8019218:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801921c:	4b5b      	ldr	r3, [pc, #364]	@ (801938c <RegionEU868TxConfig+0x190>)
 801921e:	681a      	ldr	r2, [r3, #0]
 8019220:	4b5b      	ldr	r3, [pc, #364]	@ (8019390 <RegionEU868TxConfig+0x194>)
 8019222:	6819      	ldr	r1, [r3, #0]
 8019224:	68fb      	ldr	r3, [r7, #12]
 8019226:	781b      	ldrb	r3, [r3, #0]
 8019228:	461c      	mov	r4, r3
 801922a:	4623      	mov	r3, r4
 801922c:	005b      	lsls	r3, r3, #1
 801922e:	4423      	add	r3, r4
 8019230:	009b      	lsls	r3, r3, #2
 8019232:	440b      	add	r3, r1
 8019234:	3309      	adds	r3, #9
 8019236:	781b      	ldrb	r3, [r3, #0]
 8019238:	4619      	mov	r1, r3
 801923a:	460b      	mov	r3, r1
 801923c:	005b      	lsls	r3, r3, #1
 801923e:	440b      	add	r3, r1
 8019240:	00db      	lsls	r3, r3, #3
 8019242:	4413      	add	r3, r2
 8019244:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8019248:	4619      	mov	r1, r3
 801924a:	f7ff fa40 	bl	80186ce <RegionCommonLimitTxPower>
 801924e:	4603      	mov	r3, r0
 8019250:	777b      	strb	r3, [r7, #29]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 8019252:	68fb      	ldr	r3, [r7, #12]
 8019254:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019258:	494e      	ldr	r1, [pc, #312]	@ (8019394 <RegionEU868TxConfig+0x198>)
 801925a:	4618      	mov	r0, r3
 801925c:	f7ff fa4c 	bl	80186f8 <RegionCommonGetBandwidth>
 8019260:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8019262:	2300      	movs	r3, #0
 8019264:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8019266:	68fb      	ldr	r3, [r7, #12]
 8019268:	6859      	ldr	r1, [r3, #4]
 801926a:	68fb      	ldr	r3, [r7, #12]
 801926c:	689a      	ldr	r2, [r3, #8]
 801926e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8019272:	4618      	mov	r0, r3
 8019274:	f7ff f89c 	bl	80183b0 <RegionCommonComputeTxPower>
 8019278:	4603      	mov	r3, r0
 801927a:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801927c:	4b46      	ldr	r3, [pc, #280]	@ (8019398 <RegionEU868TxConfig+0x19c>)
 801927e:	68da      	ldr	r2, [r3, #12]
 8019280:	4b43      	ldr	r3, [pc, #268]	@ (8019390 <RegionEU868TxConfig+0x194>)
 8019282:	6819      	ldr	r1, [r3, #0]
 8019284:	68fb      	ldr	r3, [r7, #12]
 8019286:	781b      	ldrb	r3, [r3, #0]
 8019288:	4618      	mov	r0, r3
 801928a:	4603      	mov	r3, r0
 801928c:	005b      	lsls	r3, r3, #1
 801928e:	4403      	add	r3, r0
 8019290:	009b      	lsls	r3, r3, #2
 8019292:	440b      	add	r3, r1
 8019294:	681b      	ldr	r3, [r3, #0]
 8019296:	4618      	mov	r0, r3
 8019298:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801929a:	68fb      	ldr	r3, [r7, #12]
 801929c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80192a0:	2b07      	cmp	r3, #7
 80192a2:	d124      	bne.n	80192ee <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 80192a4:	2300      	movs	r3, #0
 80192a6:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 80192a8:	4b3b      	ldr	r3, [pc, #236]	@ (8019398 <RegionEU868TxConfig+0x19c>)
 80192aa:	69dc      	ldr	r4, [r3, #28]
 80192ac:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80192b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80192b4:	fb02 f303 	mul.w	r3, r2, r3
 80192b8:	461a      	mov	r2, r3
 80192ba:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80192be:	7ff8      	ldrb	r0, [r7, #31]
 80192c0:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80192c4:	9308      	str	r3, [sp, #32]
 80192c6:	2300      	movs	r3, #0
 80192c8:	9307      	str	r3, [sp, #28]
 80192ca:	2300      	movs	r3, #0
 80192cc:	9306      	str	r3, [sp, #24]
 80192ce:	2300      	movs	r3, #0
 80192d0:	9305      	str	r3, [sp, #20]
 80192d2:	2301      	movs	r3, #1
 80192d4:	9304      	str	r3, [sp, #16]
 80192d6:	2300      	movs	r3, #0
 80192d8:	9303      	str	r3, [sp, #12]
 80192da:	2305      	movs	r3, #5
 80192dc:	9302      	str	r3, [sp, #8]
 80192de:	2300      	movs	r3, #0
 80192e0:	9301      	str	r3, [sp, #4]
 80192e2:	9200      	str	r2, [sp, #0]
 80192e4:	69bb      	ldr	r3, [r7, #24]
 80192e6:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80192ea:	47a0      	blx	r4
 80192ec:	e01d      	b.n	801932a <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 80192ee:	2301      	movs	r3, #1
 80192f0:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 80192f2:	4b29      	ldr	r3, [pc, #164]	@ (8019398 <RegionEU868TxConfig+0x19c>)
 80192f4:	69dc      	ldr	r4, [r3, #28]
 80192f6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80192fa:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80192fe:	7ff8      	ldrb	r0, [r7, #31]
 8019300:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8019304:	9208      	str	r2, [sp, #32]
 8019306:	2200      	movs	r2, #0
 8019308:	9207      	str	r2, [sp, #28]
 801930a:	2200      	movs	r2, #0
 801930c:	9206      	str	r2, [sp, #24]
 801930e:	2200      	movs	r2, #0
 8019310:	9205      	str	r2, [sp, #20]
 8019312:	2201      	movs	r2, #1
 8019314:	9204      	str	r2, [sp, #16]
 8019316:	2200      	movs	r2, #0
 8019318:	9203      	str	r2, [sp, #12]
 801931a:	2208      	movs	r2, #8
 801931c:	9202      	str	r2, [sp, #8]
 801931e:	2201      	movs	r2, #1
 8019320:	9201      	str	r2, [sp, #4]
 8019322:	9300      	str	r3, [sp, #0]
 8019324:	69bb      	ldr	r3, [r7, #24]
 8019326:	2200      	movs	r2, #0
 8019328:	47a0      	blx	r4
    }
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801932a:	4b19      	ldr	r3, [pc, #100]	@ (8019390 <RegionEU868TxConfig+0x194>)
 801932c:	681a      	ldr	r2, [r3, #0]
 801932e:	68fb      	ldr	r3, [r7, #12]
 8019330:	781b      	ldrb	r3, [r3, #0]
 8019332:	4619      	mov	r1, r3
 8019334:	460b      	mov	r3, r1
 8019336:	005b      	lsls	r3, r3, #1
 8019338:	440b      	add	r3, r1
 801933a:	009b      	lsls	r3, r3, #2
 801933c:	4413      	add	r3, r2
 801933e:	681a      	ldr	r2, [r3, #0]
 8019340:	68fb      	ldr	r3, [r7, #12]
 8019342:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019346:	4619      	mov	r1, r3
 8019348:	4610      	mov	r0, r2
 801934a:	f7ff fa25 	bl	8018798 <RegionCommonTxConfigPrint>

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801934e:	68fb      	ldr	r3, [r7, #12]
 8019350:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8019354:	68fb      	ldr	r3, [r7, #12]
 8019356:	899b      	ldrh	r3, [r3, #12]
 8019358:	4619      	mov	r1, r3
 801935a:	4610      	mov	r0, r2
 801935c:	f7ff faaa 	bl	80188b4 <GetTimeOnAir>
 8019360:	4602      	mov	r2, r0
 8019362:	687b      	ldr	r3, [r7, #4]
 8019364:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8019366:	4b0c      	ldr	r3, [pc, #48]	@ (8019398 <RegionEU868TxConfig+0x19c>)
 8019368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801936a:	68fa      	ldr	r2, [r7, #12]
 801936c:	8992      	ldrh	r2, [r2, #12]
 801936e:	b2d1      	uxtb	r1, r2
 8019370:	7ffa      	ldrb	r2, [r7, #31]
 8019372:	4610      	mov	r0, r2
 8019374:	4798      	blx	r3

    *txPower = txPowerLimited;
 8019376:	68bb      	ldr	r3, [r7, #8]
 8019378:	7f7a      	ldrb	r2, [r7, #29]
 801937a:	701a      	strb	r2, [r3, #0]
    return true;
 801937c:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 801937e:	4618      	mov	r0, r3
 8019380:	3724      	adds	r7, #36	@ 0x24
 8019382:	46bd      	mov	sp, r7
 8019384:	bd90      	pop	{r4, r7, pc}
 8019386:	bf00      	nop
 8019388:	08023ac0 	.word	0x08023ac0
 801938c:	20001fa0 	.word	0x20001fa0
 8019390:	20001f9c 	.word	0x20001f9c
 8019394:	08023ac8 	.word	0x08023ac8
 8019398:	08023b7c 	.word	0x08023b7c

0801939c <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801939c:	b590      	push	{r4, r7, lr}
 801939e:	b093      	sub	sp, #76	@ 0x4c
 80193a0:	af00      	add	r7, sp, #0
 80193a2:	60f8      	str	r0, [r7, #12]
 80193a4:	60b9      	str	r1, [r7, #8]
 80193a6:	607a      	str	r2, [r7, #4]
 80193a8:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80193aa:	2307      	movs	r3, #7
 80193ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80193b0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80193b4:	2200      	movs	r2, #0
 80193b6:	601a      	str	r2, [r3, #0]
 80193b8:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80193ba:	2300      	movs	r3, #0
 80193bc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 80193c0:	2300      	movs	r3, #0
 80193c2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 80193c6:	2300      	movs	r3, #0
 80193c8:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80193ca:	e085      	b.n	80194d8 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80193cc:	68fb      	ldr	r3, [r7, #12]
 80193ce:	685a      	ldr	r2, [r3, #4]
 80193d0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80193d4:	4413      	add	r3, r2
 80193d6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80193da:	4611      	mov	r1, r2
 80193dc:	4618      	mov	r0, r3
 80193de:	f7fe fe2f 	bl	8018040 <RegionCommonParseLinkAdrReq>
 80193e2:	4603      	mov	r3, r0
 80193e4:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 80193e8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80193ec:	2b00      	cmp	r3, #0
 80193ee:	d07b      	beq.n	80194e8 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 80193f0:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80193f4:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80193f8:	4413      	add	r3, r2
 80193fa:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 80193fe:	2307      	movs	r3, #7
 8019400:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8019404:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8019408:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801940a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801940e:	2b00      	cmp	r3, #0
 8019410:	d109      	bne.n	8019426 <RegionEU868LinkAdrReq+0x8a>
 8019412:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019414:	2b00      	cmp	r3, #0
 8019416:	d106      	bne.n	8019426 <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8019418:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801941c:	f023 0301 	bic.w	r3, r3, #1
 8019420:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8019424:	e058      	b.n	80194d8 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8019426:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801942a:	2b00      	cmp	r3, #0
 801942c:	d003      	beq.n	8019436 <RegionEU868LinkAdrReq+0x9a>
 801942e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8019432:	2b05      	cmp	r3, #5
 8019434:	d903      	bls.n	801943e <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 8019436:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801943a:	2b06      	cmp	r3, #6
 801943c:	d906      	bls.n	801944c <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 801943e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8019442:	f023 0301 	bic.w	r3, r3, #1
 8019446:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 801944a:	e045      	b.n	80194d8 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801944c:	2300      	movs	r3, #0
 801944e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8019452:	e03d      	b.n	80194d0 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 8019454:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8019458:	2b06      	cmp	r3, #6
 801945a:	d118      	bne.n	801948e <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 801945c:	4b5f      	ldr	r3, [pc, #380]	@ (80195dc <RegionEU868LinkAdrReq+0x240>)
 801945e:	6819      	ldr	r1, [r3, #0]
 8019460:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8019464:	4613      	mov	r3, r2
 8019466:	005b      	lsls	r3, r3, #1
 8019468:	4413      	add	r3, r2
 801946a:	009b      	lsls	r3, r3, #2
 801946c:	440b      	add	r3, r1
 801946e:	681b      	ldr	r3, [r3, #0]
 8019470:	2b00      	cmp	r3, #0
 8019472:	d028      	beq.n	80194c6 <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 8019474:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8019478:	2201      	movs	r2, #1
 801947a:	fa02 f303 	lsl.w	r3, r2, r3
 801947e:	b21a      	sxth	r2, r3
 8019480:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019482:	b21b      	sxth	r3, r3
 8019484:	4313      	orrs	r3, r2
 8019486:	b21b      	sxth	r3, r3
 8019488:	b29b      	uxth	r3, r3
 801948a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 801948c:	e01b      	b.n	80194c6 <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801948e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019490:	461a      	mov	r2, r3
 8019492:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8019496:	fa42 f303 	asr.w	r3, r2, r3
 801949a:	f003 0301 	and.w	r3, r3, #1
 801949e:	2b00      	cmp	r3, #0
 80194a0:	d011      	beq.n	80194c6 <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 80194a2:	4b4e      	ldr	r3, [pc, #312]	@ (80195dc <RegionEU868LinkAdrReq+0x240>)
 80194a4:	6819      	ldr	r1, [r3, #0]
 80194a6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80194aa:	4613      	mov	r3, r2
 80194ac:	005b      	lsls	r3, r3, #1
 80194ae:	4413      	add	r3, r2
 80194b0:	009b      	lsls	r3, r3, #2
 80194b2:	440b      	add	r3, r1
 80194b4:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80194b6:	2b00      	cmp	r3, #0
 80194b8:	d105      	bne.n	80194c6 <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 80194ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80194be:	f023 0301 	bic.w	r3, r3, #1
 80194c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80194c6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80194ca:	3301      	adds	r3, #1
 80194cc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80194d0:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80194d4:	2b0f      	cmp	r3, #15
 80194d6:	d9bd      	bls.n	8019454 <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 80194d8:	68fb      	ldr	r3, [r7, #12]
 80194da:	7a1b      	ldrb	r3, [r3, #8]
 80194dc:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80194e0:	429a      	cmp	r2, r3
 80194e2:	f4ff af73 	bcc.w	80193cc <RegionEU868LinkAdrReq+0x30>
 80194e6:	e000      	b.n	80194ea <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 80194e8:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80194ea:	2302      	movs	r3, #2
 80194ec:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 80194f0:	68fb      	ldr	r3, [r7, #12]
 80194f2:	7a5b      	ldrb	r3, [r3, #9]
 80194f4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 80194f8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80194fc:	4618      	mov	r0, r3
 80194fe:	f7ff fa29 	bl	8018954 <RegionEU868GetPhyParam>
 8019502:	4603      	mov	r3, r0
 8019504:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 8019506:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801950a:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801950c:	68fb      	ldr	r3, [r7, #12]
 801950e:	7a9b      	ldrb	r3, [r3, #10]
 8019510:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8019512:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8019516:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8019518:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 801951c:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801951e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8019522:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8019524:	68fb      	ldr	r3, [r7, #12]
 8019526:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801952a:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801952c:	68fb      	ldr	r3, [r7, #12]
 801952e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8019532:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8019534:	68fb      	ldr	r3, [r7, #12]
 8019536:	7b5b      	ldrb	r3, [r3, #13]
 8019538:	b25b      	sxtb	r3, r3
 801953a:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 801953c:	2310      	movs	r3, #16
 801953e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8019540:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8019544:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8019546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019548:	b25b      	sxtb	r3, r3
 801954a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 801954e:	2307      	movs	r3, #7
 8019550:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8019554:	4b21      	ldr	r3, [pc, #132]	@ (80195dc <RegionEU868LinkAdrReq+0x240>)
 8019556:	681b      	ldr	r3, [r3, #0]
 8019558:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 801955a:	2307      	movs	r3, #7
 801955c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8019560:	2300      	movs	r3, #0
 8019562:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8019566:	68fb      	ldr	r3, [r7, #12]
 8019568:	681b      	ldr	r3, [r3, #0]
 801956a:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801956c:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8019570:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8019574:	1c9a      	adds	r2, r3, #2
 8019576:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801957a:	1c59      	adds	r1, r3, #1
 801957c:	f107 0010 	add.w	r0, r7, #16
 8019580:	4623      	mov	r3, r4
 8019582:	f7fe fdae 	bl	80180e2 <RegionCommonLinkAdrReqVerifyParams>
 8019586:	4603      	mov	r3, r0
 8019588:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801958c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8019590:	2b07      	cmp	r3, #7
 8019592:	d10d      	bne.n	80195b0 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8019594:	4b11      	ldr	r3, [pc, #68]	@ (80195dc <RegionEU868LinkAdrReq+0x240>)
 8019596:	681b      	ldr	r3, [r3, #0]
 8019598:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801959c:	220c      	movs	r2, #12
 801959e:	2100      	movs	r1, #0
 80195a0:	4618      	mov	r0, r3
 80195a2:	f001 fd2f 	bl	801b004 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 80195a6:	4b0d      	ldr	r3, [pc, #52]	@ (80195dc <RegionEU868LinkAdrReq+0x240>)
 80195a8:	681b      	ldr	r3, [r3, #0]
 80195aa:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80195ac:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80195b0:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 80195b4:	68bb      	ldr	r3, [r7, #8]
 80195b6:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80195b8:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 80195bc:	687b      	ldr	r3, [r7, #4]
 80195be:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80195c0:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80195c4:	683b      	ldr	r3, [r7, #0]
 80195c6:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80195c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80195ca:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80195ce:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 80195d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80195d4:	4618      	mov	r0, r3
 80195d6:	374c      	adds	r7, #76	@ 0x4c
 80195d8:	46bd      	mov	sp, r7
 80195da:	bd90      	pop	{r4, r7, pc}
 80195dc:	20001f9c 	.word	0x20001f9c

080195e0 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80195e0:	b580      	push	{r7, lr}
 80195e2:	b084      	sub	sp, #16
 80195e4:	af00      	add	r7, sp, #0
 80195e6:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 80195e8:	2307      	movs	r3, #7
 80195ea:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 80195ec:	2300      	movs	r3, #0
 80195ee:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 80195f0:	687b      	ldr	r3, [r7, #4]
 80195f2:	685b      	ldr	r3, [r3, #4]
 80195f4:	f107 020e 	add.w	r2, r7, #14
 80195f8:	4611      	mov	r1, r2
 80195fa:	4618      	mov	r0, r3
 80195fc:	f7ff f8e4 	bl	80187c8 <VerifyRfFreq>
 8019600:	4603      	mov	r3, r0
 8019602:	f083 0301 	eor.w	r3, r3, #1
 8019606:	b2db      	uxtb	r3, r3
 8019608:	2b00      	cmp	r3, #0
 801960a:	d003      	beq.n	8019614 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 801960c:	7bfb      	ldrb	r3, [r7, #15]
 801960e:	f023 0301 	bic.w	r3, r3, #1
 8019612:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8019614:	687b      	ldr	r3, [r7, #4]
 8019616:	f993 3000 	ldrsb.w	r3, [r3]
 801961a:	2207      	movs	r2, #7
 801961c:	2100      	movs	r1, #0
 801961e:	4618      	mov	r0, r3
 8019620:	f7fe fb71 	bl	8017d06 <RegionCommonValueInRange>
 8019624:	4603      	mov	r3, r0
 8019626:	2b00      	cmp	r3, #0
 8019628:	d103      	bne.n	8019632 <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 801962a:	7bfb      	ldrb	r3, [r7, #15]
 801962c:	f023 0302 	bic.w	r3, r3, #2
 8019630:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 8019632:	687b      	ldr	r3, [r7, #4]
 8019634:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019638:	2205      	movs	r2, #5
 801963a:	2100      	movs	r1, #0
 801963c:	4618      	mov	r0, r3
 801963e:	f7fe fb62 	bl	8017d06 <RegionCommonValueInRange>
 8019642:	4603      	mov	r3, r0
 8019644:	2b00      	cmp	r3, #0
 8019646:	d103      	bne.n	8019650 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8019648:	7bfb      	ldrb	r3, [r7, #15]
 801964a:	f023 0304 	bic.w	r3, r3, #4
 801964e:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 8019650:	7bfb      	ldrb	r3, [r7, #15]
}
 8019652:	4618      	mov	r0, r3
 8019654:	3710      	adds	r7, #16
 8019656:	46bd      	mov	sp, r7
 8019658:	bd80      	pop	{r7, pc}
	...

0801965c <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801965c:	b580      	push	{r7, lr}
 801965e:	b086      	sub	sp, #24
 8019660:	af00      	add	r7, sp, #0
 8019662:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019664:	2303      	movs	r3, #3
 8019666:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8019668:	687b      	ldr	r3, [r7, #4]
 801966a:	681b      	ldr	r3, [r3, #0]
 801966c:	681b      	ldr	r3, [r3, #0]
 801966e:	2b00      	cmp	r3, #0
 8019670:	d114      	bne.n	801969c <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8019672:	687b      	ldr	r3, [r7, #4]
 8019674:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8019678:	b2db      	uxtb	r3, r3
 801967a:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 801967c:	f107 0308 	add.w	r3, r7, #8
 8019680:	4618      	mov	r0, r3
 8019682:	f000 f9ff 	bl	8019a84 <RegionEU868ChannelsRemove>
 8019686:	4603      	mov	r3, r0
 8019688:	f083 0301 	eor.w	r3, r3, #1
 801968c:	b2db      	uxtb	r3, r3
 801968e:	2b00      	cmp	r3, #0
 8019690:	d03b      	beq.n	801970a <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 8019692:	7dfb      	ldrb	r3, [r7, #23]
 8019694:	f023 0303 	bic.w	r3, r3, #3
 8019698:	75fb      	strb	r3, [r7, #23]
 801969a:	e036      	b.n	801970a <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	681b      	ldr	r3, [r3, #0]
 80196a0:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 80196a2:	687b      	ldr	r3, [r7, #4]
 80196a4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80196a8:	b2db      	uxtb	r3, r3
 80196aa:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 80196ac:	f107 030c 	add.w	r3, r7, #12
 80196b0:	4618      	mov	r0, r3
 80196b2:	f000 f945 	bl	8019940 <RegionEU868ChannelAdd>
 80196b6:	4603      	mov	r3, r0
 80196b8:	2b06      	cmp	r3, #6
 80196ba:	d820      	bhi.n	80196fe <RegionEU868NewChannelReq+0xa2>
 80196bc:	a201      	add	r2, pc, #4	@ (adr r2, 80196c4 <RegionEU868NewChannelReq+0x68>)
 80196be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80196c2:	bf00      	nop
 80196c4:	08019709 	.word	0x08019709
 80196c8:	080196ff 	.word	0x080196ff
 80196cc:	080196ff 	.word	0x080196ff
 80196d0:	080196ff 	.word	0x080196ff
 80196d4:	080196e1 	.word	0x080196e1
 80196d8:	080196eb 	.word	0x080196eb
 80196dc:	080196f5 	.word	0x080196f5
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 80196e0:	7dfb      	ldrb	r3, [r7, #23]
 80196e2:	f023 0301 	bic.w	r3, r3, #1
 80196e6:	75fb      	strb	r3, [r7, #23]
                break;
 80196e8:	e00f      	b.n	801970a <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 80196ea:	7dfb      	ldrb	r3, [r7, #23]
 80196ec:	f023 0302 	bic.w	r3, r3, #2
 80196f0:	75fb      	strb	r3, [r7, #23]
                break;
 80196f2:	e00a      	b.n	801970a <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 80196f4:	7dfb      	ldrb	r3, [r7, #23]
 80196f6:	f023 0303 	bic.w	r3, r3, #3
 80196fa:	75fb      	strb	r3, [r7, #23]
                break;
 80196fc:	e005      	b.n	801970a <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 80196fe:	7dfb      	ldrb	r3, [r7, #23]
 8019700:	f023 0303 	bic.w	r3, r3, #3
 8019704:	75fb      	strb	r3, [r7, #23]
                break;
 8019706:	e000      	b.n	801970a <RegionEU868NewChannelReq+0xae>
                break;
 8019708:	bf00      	nop
            }
        }
    }

    return status;
 801970a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801970e:	4618      	mov	r0, r3
 8019710:	3718      	adds	r7, #24
 8019712:	46bd      	mov	sp, r7
 8019714:	bd80      	pop	{r7, pc}
 8019716:	bf00      	nop

08019718 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8019718:	b480      	push	{r7}
 801971a:	b083      	sub	sp, #12
 801971c:	af00      	add	r7, sp, #0
 801971e:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8019720:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019724:	4618      	mov	r0, r3
 8019726:	370c      	adds	r7, #12
 8019728:	46bd      	mov	sp, r7
 801972a:	bc80      	pop	{r7}
 801972c:	4770      	bx	lr
	...

08019730 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8019730:	b580      	push	{r7, lr}
 8019732:	b084      	sub	sp, #16
 8019734:	af00      	add	r7, sp, #0
 8019736:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019738:	2303      	movs	r3, #3
 801973a:	73fb      	strb	r3, [r7, #15]

#if defined( REGION_EU868 )
    uint8_t band = 0;
 801973c:	2300      	movs	r3, #0
 801973e:	73bb      	strb	r3, [r7, #14]

    if( dlChannelReq->ChannelId >= ( CHANNELS_MASK_SIZE * 16 ) )
 8019740:	687b      	ldr	r3, [r7, #4]
 8019742:	781b      	ldrb	r3, [r3, #0]
 8019744:	2b0f      	cmp	r3, #15
 8019746:	d901      	bls.n	801974c <RegionEU868DlChannelReq+0x1c>
    {
        return 0;
 8019748:	2300      	movs	r3, #0
 801974a:	e035      	b.n	80197b8 <RegionEU868DlChannelReq+0x88>
    }

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 801974c:	687b      	ldr	r3, [r7, #4]
 801974e:	685b      	ldr	r3, [r3, #4]
 8019750:	f107 020e 	add.w	r2, r7, #14
 8019754:	4611      	mov	r1, r2
 8019756:	4618      	mov	r0, r3
 8019758:	f7ff f836 	bl	80187c8 <VerifyRfFreq>
 801975c:	4603      	mov	r3, r0
 801975e:	f083 0301 	eor.w	r3, r3, #1
 8019762:	b2db      	uxtb	r3, r3
 8019764:	2b00      	cmp	r3, #0
 8019766:	d003      	beq.n	8019770 <RegionEU868DlChannelReq+0x40>
    {
        status &= 0xFE;
 8019768:	7bfb      	ldrb	r3, [r7, #15]
 801976a:	f023 0301 	bic.w	r3, r3, #1
 801976e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8019770:	4b13      	ldr	r3, [pc, #76]	@ (80197c0 <RegionEU868DlChannelReq+0x90>)
 8019772:	681a      	ldr	r2, [r3, #0]
 8019774:	687b      	ldr	r3, [r7, #4]
 8019776:	781b      	ldrb	r3, [r3, #0]
 8019778:	4619      	mov	r1, r3
 801977a:	460b      	mov	r3, r1
 801977c:	005b      	lsls	r3, r3, #1
 801977e:	440b      	add	r3, r1
 8019780:	009b      	lsls	r3, r3, #2
 8019782:	4413      	add	r3, r2
 8019784:	681b      	ldr	r3, [r3, #0]
 8019786:	2b00      	cmp	r3, #0
 8019788:	d103      	bne.n	8019792 <RegionEU868DlChannelReq+0x62>
    {
        status &= 0xFD;
 801978a:	7bfb      	ldrb	r3, [r7, #15]
 801978c:	f023 0302 	bic.w	r3, r3, #2
 8019790:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8019792:	7bfb      	ldrb	r3, [r7, #15]
 8019794:	2b03      	cmp	r3, #3
 8019796:	d10d      	bne.n	80197b4 <RegionEU868DlChannelReq+0x84>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8019798:	4b09      	ldr	r3, [pc, #36]	@ (80197c0 <RegionEU868DlChannelReq+0x90>)
 801979a:	6819      	ldr	r1, [r3, #0]
 801979c:	687b      	ldr	r3, [r7, #4]
 801979e:	781b      	ldrb	r3, [r3, #0]
 80197a0:	4618      	mov	r0, r3
 80197a2:	687b      	ldr	r3, [r7, #4]
 80197a4:	685a      	ldr	r2, [r3, #4]
 80197a6:	4603      	mov	r3, r0
 80197a8:	005b      	lsls	r3, r3, #1
 80197aa:	4403      	add	r3, r0
 80197ac:	009b      	lsls	r3, r3, #2
 80197ae:	440b      	add	r3, r1
 80197b0:	3304      	adds	r3, #4
 80197b2:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 80197b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80197b8:	4618      	mov	r0, r3
 80197ba:	3710      	adds	r7, #16
 80197bc:	46bd      	mov	sp, r7
 80197be:	bd80      	pop	{r7, pc}
 80197c0:	20001f9c 	.word	0x20001f9c

080197c4 <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80197c4:	b480      	push	{r7}
 80197c6:	b083      	sub	sp, #12
 80197c8:	af00      	add	r7, sp, #0
 80197ca:	4603      	mov	r3, r0
 80197cc:	460a      	mov	r2, r1
 80197ce:	71fb      	strb	r3, [r7, #7]
 80197d0:	4613      	mov	r3, r2
 80197d2:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 80197d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 80197d8:	4618      	mov	r0, r3
 80197da:	370c      	adds	r7, #12
 80197dc:	46bd      	mov	sp, r7
 80197de:	bc80      	pop	{r7}
 80197e0:	4770      	bx	lr
	...

080197e4 <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80197e4:	b580      	push	{r7, lr}
 80197e6:	b09a      	sub	sp, #104	@ 0x68
 80197e8:	af02      	add	r7, sp, #8
 80197ea:	60f8      	str	r0, [r7, #12]
 80197ec:	60b9      	str	r1, [r7, #8]
 80197ee:	607a      	str	r2, [r7, #4]
 80197f0:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 80197f2:	2300      	movs	r3, #0
 80197f4:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    uint8_t nbRestrictedChannels = 0;
 80197f8:	2300      	movs	r3, #0
 80197fa:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 80197fe:	2300      	movs	r3, #0
 8019800:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8019802:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8019806:	2200      	movs	r2, #0
 8019808:	601a      	str	r2, [r3, #0]
 801980a:	605a      	str	r2, [r3, #4]
 801980c:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801980e:	230c      	movs	r3, #12
 8019810:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 8019814:	2307      	movs	r3, #7
 8019816:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8019818:	4b47      	ldr	r3, [pc, #284]	@ (8019938 <RegionEU868NextChannel+0x154>)
 801981a:	681b      	ldr	r3, [r3, #0]
 801981c:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8019820:	2201      	movs	r2, #1
 8019822:	2100      	movs	r1, #0
 8019824:	4618      	mov	r0, r3
 8019826:	f7fe fabf 	bl	8017da8 <RegionCommonCountChannels>
 801982a:	4603      	mov	r3, r0
 801982c:	2b00      	cmp	r3, #0
 801982e:	d10a      	bne.n	8019846 <RegionEU868NextChannel+0x62>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8019830:	4b41      	ldr	r3, [pc, #260]	@ (8019938 <RegionEU868NextChannel+0x154>)
 8019832:	681b      	ldr	r3, [r3, #0]
 8019834:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8019838:	4b3f      	ldr	r3, [pc, #252]	@ (8019938 <RegionEU868NextChannel+0x154>)
 801983a:	681b      	ldr	r3, [r3, #0]
 801983c:	f042 0207 	orr.w	r2, r2, #7
 8019840:	b292      	uxth	r2, r2
 8019842:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8019846:	68fb      	ldr	r3, [r7, #12]
 8019848:	7a5b      	ldrb	r3, [r3, #9]
 801984a:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801984c:	68fb      	ldr	r3, [r7, #12]
 801984e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8019852:	b2db      	uxtb	r3, r3
 8019854:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8019856:	4b38      	ldr	r3, [pc, #224]	@ (8019938 <RegionEU868NextChannel+0x154>)
 8019858:	681b      	ldr	r3, [r3, #0]
 801985a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801985e:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8019860:	4b35      	ldr	r3, [pc, #212]	@ (8019938 <RegionEU868NextChannel+0x154>)
 8019862:	681b      	ldr	r3, [r3, #0]
 8019864:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 8019866:	4b35      	ldr	r3, [pc, #212]	@ (801993c <RegionEU868NextChannel+0x158>)
 8019868:	681b      	ldr	r3, [r3, #0]
 801986a:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 801986c:	2310      	movs	r3, #16
 801986e:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8019870:	f107 0312 	add.w	r3, r7, #18
 8019874:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8019876:	68fb      	ldr	r3, [r7, #12]
 8019878:	681b      	ldr	r3, [r3, #0]
 801987a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801987c:	68fb      	ldr	r3, [r7, #12]
 801987e:	685b      	ldr	r3, [r3, #4]
 8019880:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8019882:	68fb      	ldr	r3, [r7, #12]
 8019884:	7a9b      	ldrb	r3, [r3, #10]
 8019886:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 801988a:	2306      	movs	r3, #6
 801988c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8019890:	68fa      	ldr	r2, [r7, #12]
 8019892:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8019896:	320c      	adds	r2, #12
 8019898:	e892 0003 	ldmia.w	r2, {r0, r1}
 801989c:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 80198a0:	68fb      	ldr	r3, [r7, #12]
 80198a2:	7d1b      	ldrb	r3, [r3, #20]
 80198a4:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 80198a8:	68fb      	ldr	r3, [r7, #12]
 80198aa:	f993 2008 	ldrsb.w	r2, [r3, #8]
 80198ae:	68fb      	ldr	r3, [r7, #12]
 80198b0:	8adb      	ldrh	r3, [r3, #22]
 80198b2:	4619      	mov	r1, r3
 80198b4:	4610      	mov	r0, r2
 80198b6:	f7fe fffd 	bl	80188b4 <GetTimeOnAir>
 80198ba:	4603      	mov	r3, r0
 80198bc:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80198be:	f107 0314 	add.w	r3, r7, #20
 80198c2:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 80198c4:	f107 015e 	add.w	r1, r7, #94	@ 0x5e
 80198c8:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 80198cc:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80198d0:	687b      	ldr	r3, [r7, #4]
 80198d2:	9301      	str	r3, [sp, #4]
 80198d4:	f107 035d 	add.w	r3, r7, #93	@ 0x5d
 80198d8:	9300      	str	r3, [sp, #0]
 80198da:	460b      	mov	r3, r1
 80198dc:	6839      	ldr	r1, [r7, #0]
 80198de:	f7fe fe56 	bl	801858e <RegionCommonIdentifyChannels>
 80198e2:	4603      	mov	r3, r0
 80198e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 80198e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80198ec:	2b00      	cmp	r3, #0
 80198ee:	d10e      	bne.n	801990e <RegionEU868NextChannel+0x12a>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 80198f0:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 80198f4:	3b01      	subs	r3, #1
 80198f6:	4619      	mov	r1, r3
 80198f8:	2000      	movs	r0, #0
 80198fa:	f001 fb31 	bl	801af60 <randr>
 80198fe:	4603      	mov	r3, r0
 8019900:	3360      	adds	r3, #96	@ 0x60
 8019902:	443b      	add	r3, r7
 8019904:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8019908:	68bb      	ldr	r3, [r7, #8]
 801990a:	701a      	strb	r2, [r3, #0]
 801990c:	e00e      	b.n	801992c <RegionEU868NextChannel+0x148>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 801990e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8019912:	2b0c      	cmp	r3, #12
 8019914:	d10a      	bne.n	801992c <RegionEU868NextChannel+0x148>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8019916:	4b08      	ldr	r3, [pc, #32]	@ (8019938 <RegionEU868NextChannel+0x154>)
 8019918:	681b      	ldr	r3, [r3, #0]
 801991a:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 801991e:	4b06      	ldr	r3, [pc, #24]	@ (8019938 <RegionEU868NextChannel+0x154>)
 8019920:	681b      	ldr	r3, [r3, #0]
 8019922:	f042 0207 	orr.w	r2, r2, #7
 8019926:	b292      	uxth	r2, r2
 8019928:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }
    return status;
 801992c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019930:	4618      	mov	r0, r3
 8019932:	3760      	adds	r7, #96	@ 0x60
 8019934:	46bd      	mov	sp, r7
 8019936:	bd80      	pop	{r7, pc}
 8019938:	20001f9c 	.word	0x20001f9c
 801993c:	20001fa0 	.word	0x20001fa0

08019940 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8019940:	b580      	push	{r7, lr}
 8019942:	b084      	sub	sp, #16
 8019944:	af00      	add	r7, sp, #0
 8019946:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019948:	2300      	movs	r3, #0
 801994a:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 801994c:	2300      	movs	r3, #0
 801994e:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8019950:	2300      	movs	r3, #0
 8019952:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8019954:	687b      	ldr	r3, [r7, #4]
 8019956:	791b      	ldrb	r3, [r3, #4]
 8019958:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801995a:	7b7b      	ldrb	r3, [r7, #13]
 801995c:	2b02      	cmp	r3, #2
 801995e:	d801      	bhi.n	8019964 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019960:	2306      	movs	r3, #6
 8019962:	e089      	b.n	8019a78 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8019964:	7b7b      	ldrb	r3, [r7, #13]
 8019966:	2b0f      	cmp	r3, #15
 8019968:	d901      	bls.n	801996e <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801996a:	2303      	movs	r3, #3
 801996c:	e084      	b.n	8019a78 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801996e:	687b      	ldr	r3, [r7, #4]
 8019970:	681b      	ldr	r3, [r3, #0]
 8019972:	7a1b      	ldrb	r3, [r3, #8]
 8019974:	f343 0303 	sbfx	r3, r3, #0, #4
 8019978:	b25b      	sxtb	r3, r3
 801997a:	2207      	movs	r2, #7
 801997c:	2100      	movs	r1, #0
 801997e:	4618      	mov	r0, r3
 8019980:	f7fe f9c1 	bl	8017d06 <RegionCommonValueInRange>
 8019984:	4603      	mov	r3, r0
 8019986:	2b00      	cmp	r3, #0
 8019988:	d101      	bne.n	801998e <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 801998a:	2301      	movs	r3, #1
 801998c:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801998e:	687b      	ldr	r3, [r7, #4]
 8019990:	681b      	ldr	r3, [r3, #0]
 8019992:	7a1b      	ldrb	r3, [r3, #8]
 8019994:	f343 1303 	sbfx	r3, r3, #4, #4
 8019998:	b25b      	sxtb	r3, r3
 801999a:	2207      	movs	r2, #7
 801999c:	2100      	movs	r1, #0
 801999e:	4618      	mov	r0, r3
 80199a0:	f7fe f9b1 	bl	8017d06 <RegionCommonValueInRange>
 80199a4:	4603      	mov	r3, r0
 80199a6:	2b00      	cmp	r3, #0
 80199a8:	d101      	bne.n	80199ae <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 80199aa:	2301      	movs	r3, #1
 80199ac:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 80199ae:	687b      	ldr	r3, [r7, #4]
 80199b0:	681b      	ldr	r3, [r3, #0]
 80199b2:	7a1b      	ldrb	r3, [r3, #8]
 80199b4:	f343 0303 	sbfx	r3, r3, #0, #4
 80199b8:	b25a      	sxtb	r2, r3
 80199ba:	687b      	ldr	r3, [r7, #4]
 80199bc:	681b      	ldr	r3, [r3, #0]
 80199be:	7a1b      	ldrb	r3, [r3, #8]
 80199c0:	f343 1303 	sbfx	r3, r3, #4, #4
 80199c4:	b25b      	sxtb	r3, r3
 80199c6:	429a      	cmp	r2, r3
 80199c8:	dd01      	ble.n	80199ce <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 80199ca:	2301      	movs	r3, #1
 80199cc:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 80199ce:	7bbb      	ldrb	r3, [r7, #14]
 80199d0:	f083 0301 	eor.w	r3, r3, #1
 80199d4:	b2db      	uxtb	r3, r3
 80199d6:	2b00      	cmp	r3, #0
 80199d8:	d010      	beq.n	80199fc <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 80199da:	687b      	ldr	r3, [r7, #4]
 80199dc:	681b      	ldr	r3, [r3, #0]
 80199de:	681b      	ldr	r3, [r3, #0]
 80199e0:	f107 020c 	add.w	r2, r7, #12
 80199e4:	4611      	mov	r1, r2
 80199e6:	4618      	mov	r0, r3
 80199e8:	f7fe feee 	bl	80187c8 <VerifyRfFreq>
 80199ec:	4603      	mov	r3, r0
 80199ee:	f083 0301 	eor.w	r3, r3, #1
 80199f2:	b2db      	uxtb	r3, r3
 80199f4:	2b00      	cmp	r3, #0
 80199f6:	d001      	beq.n	80199fc <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 80199f8:	2301      	movs	r3, #1
 80199fa:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 80199fc:	7bfb      	ldrb	r3, [r7, #15]
 80199fe:	2b00      	cmp	r3, #0
 8019a00:	d004      	beq.n	8019a0c <RegionEU868ChannelAdd+0xcc>
 8019a02:	7bbb      	ldrb	r3, [r7, #14]
 8019a04:	2b00      	cmp	r3, #0
 8019a06:	d001      	beq.n	8019a0c <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019a08:	2306      	movs	r3, #6
 8019a0a:	e035      	b.n	8019a78 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8019a0c:	7bfb      	ldrb	r3, [r7, #15]
 8019a0e:	2b00      	cmp	r3, #0
 8019a10:	d001      	beq.n	8019a16 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8019a12:	2305      	movs	r3, #5
 8019a14:	e030      	b.n	8019a78 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 8019a16:	7bbb      	ldrb	r3, [r7, #14]
 8019a18:	2b00      	cmp	r3, #0
 8019a1a:	d001      	beq.n	8019a20 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8019a1c:	2304      	movs	r3, #4
 8019a1e:	e02b      	b.n	8019a78 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8019a20:	4b17      	ldr	r3, [pc, #92]	@ (8019a80 <RegionEU868ChannelAdd+0x140>)
 8019a22:	6819      	ldr	r1, [r3, #0]
 8019a24:	7b7a      	ldrb	r2, [r7, #13]
 8019a26:	4613      	mov	r3, r2
 8019a28:	005b      	lsls	r3, r3, #1
 8019a2a:	4413      	add	r3, r2
 8019a2c:	009b      	lsls	r3, r3, #2
 8019a2e:	18c8      	adds	r0, r1, r3
 8019a30:	687b      	ldr	r3, [r7, #4]
 8019a32:	681b      	ldr	r3, [r3, #0]
 8019a34:	220c      	movs	r2, #12
 8019a36:	4619      	mov	r1, r3
 8019a38:	f001 faa9 	bl	801af8e <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8019a3c:	4b10      	ldr	r3, [pc, #64]	@ (8019a80 <RegionEU868ChannelAdd+0x140>)
 8019a3e:	6819      	ldr	r1, [r3, #0]
 8019a40:	7b7a      	ldrb	r2, [r7, #13]
 8019a42:	7b38      	ldrb	r0, [r7, #12]
 8019a44:	4613      	mov	r3, r2
 8019a46:	005b      	lsls	r3, r3, #1
 8019a48:	4413      	add	r3, r2
 8019a4a:	009b      	lsls	r3, r3, #2
 8019a4c:	440b      	add	r3, r1
 8019a4e:	3309      	adds	r3, #9
 8019a50:	4602      	mov	r2, r0
 8019a52:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8019a54:	4b0a      	ldr	r3, [pc, #40]	@ (8019a80 <RegionEU868ChannelAdd+0x140>)
 8019a56:	681b      	ldr	r3, [r3, #0]
 8019a58:	f8b3 3360 	ldrh.w	r3, [r3, #864]	@ 0x360
 8019a5c:	b21a      	sxth	r2, r3
 8019a5e:	7b7b      	ldrb	r3, [r7, #13]
 8019a60:	2101      	movs	r1, #1
 8019a62:	fa01 f303 	lsl.w	r3, r1, r3
 8019a66:	b21b      	sxth	r3, r3
 8019a68:	4313      	orrs	r3, r2
 8019a6a:	b21a      	sxth	r2, r3
 8019a6c:	4b04      	ldr	r3, [pc, #16]	@ (8019a80 <RegionEU868ChannelAdd+0x140>)
 8019a6e:	681b      	ldr	r3, [r3, #0]
 8019a70:	b292      	uxth	r2, r2
 8019a72:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    return LORAMAC_STATUS_OK;
 8019a76:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019a78:	4618      	mov	r0, r3
 8019a7a:	3710      	adds	r7, #16
 8019a7c:	46bd      	mov	sp, r7
 8019a7e:	bd80      	pop	{r7, pc}
 8019a80:	20001f9c 	.word	0x20001f9c

08019a84 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8019a84:	b580      	push	{r7, lr}
 8019a86:	b086      	sub	sp, #24
 8019a88:	af00      	add	r7, sp, #0
 8019a8a:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8019a8c:	687b      	ldr	r3, [r7, #4]
 8019a8e:	781b      	ldrb	r3, [r3, #0]
 8019a90:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8019a92:	7dfb      	ldrb	r3, [r7, #23]
 8019a94:	2b02      	cmp	r3, #2
 8019a96:	d801      	bhi.n	8019a9c <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8019a98:	2300      	movs	r3, #0
 8019a9a:	e016      	b.n	8019aca <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8019a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8019ad4 <RegionEU868ChannelsRemove+0x50>)
 8019a9e:	6819      	ldr	r1, [r3, #0]
 8019aa0:	7dfa      	ldrb	r2, [r7, #23]
 8019aa2:	4613      	mov	r3, r2
 8019aa4:	005b      	lsls	r3, r3, #1
 8019aa6:	4413      	add	r3, r2
 8019aa8:	009b      	lsls	r3, r3, #2
 8019aaa:	440b      	add	r3, r1
 8019aac:	461a      	mov	r2, r3
 8019aae:	2300      	movs	r3, #0
 8019ab0:	6013      	str	r3, [r2, #0]
 8019ab2:	6053      	str	r3, [r2, #4]
 8019ab4:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8019ab6:	4b07      	ldr	r3, [pc, #28]	@ (8019ad4 <RegionEU868ChannelsRemove+0x50>)
 8019ab8:	681b      	ldr	r3, [r3, #0]
 8019aba:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8019abe:	7df9      	ldrb	r1, [r7, #23]
 8019ac0:	2210      	movs	r2, #16
 8019ac2:	4618      	mov	r0, r3
 8019ac4:	f7fe f93c 	bl	8017d40 <RegionCommonChanDisable>
 8019ac8:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 8019aca:	4618      	mov	r0, r3
 8019acc:	3718      	adds	r7, #24
 8019ace:	46bd      	mov	sp, r7
 8019ad0:	bd80      	pop	{r7, pc}
 8019ad2:	bf00      	nop
 8019ad4:	20001f9c 	.word	0x20001f9c

08019ad8 <RegionEU868ApplyDrOffset>:
#endif /* REGION_EU868 */
}
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8019ad8:	b480      	push	{r7}
 8019ada:	b085      	sub	sp, #20
 8019adc:	af00      	add	r7, sp, #0
 8019ade:	4603      	mov	r3, r0
 8019ae0:	71fb      	strb	r3, [r7, #7]
 8019ae2:	460b      	mov	r3, r1
 8019ae4:	71bb      	strb	r3, [r7, #6]
 8019ae6:	4613      	mov	r3, r2
 8019ae8:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8019aea:	79ba      	ldrb	r2, [r7, #6]
 8019aec:	797b      	ldrb	r3, [r7, #5]
 8019aee:	1ad3      	subs	r3, r2, r3
 8019af0:	b2db      	uxtb	r3, r3
 8019af2:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8019af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019af8:	2b00      	cmp	r3, #0
 8019afa:	da01      	bge.n	8019b00 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8019afc:	2300      	movs	r3, #0
 8019afe:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8019b00:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 8019b02:	4618      	mov	r0, r3
 8019b04:	3714      	adds	r7, #20
 8019b06:	46bd      	mov	sp, r7
 8019b08:	bc80      	pop	{r7}
 8019b0a:	4770      	bx	lr

08019b0c <LimitTxPower>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8019b0c:	b580      	push	{r7, lr}
 8019b0e:	b084      	sub	sp, #16
 8019b10:	af00      	add	r7, sp, #0
 8019b12:	603b      	str	r3, [r7, #0]
 8019b14:	4603      	mov	r3, r0
 8019b16:	71fb      	strb	r3, [r7, #7]
 8019b18:	460b      	mov	r3, r1
 8019b1a:	71bb      	strb	r3, [r7, #6]
 8019b1c:	4613      	mov	r3, r2
 8019b1e:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8019b20:	79fb      	ldrb	r3, [r7, #7]
 8019b22:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 8019b24:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8019b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019b2c:	4611      	mov	r1, r2
 8019b2e:	4618      	mov	r0, r3
 8019b30:	f7fe fdcd 	bl	80186ce <RegionCommonLimitTxPower>
 8019b34:	4603      	mov	r3, r0
 8019b36:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8019b38:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8019b3c:	2b04      	cmp	r3, #4
 8019b3e:	d106      	bne.n	8019b4e <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8019b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019b44:	2b02      	cmp	r3, #2
 8019b46:	bfb8      	it	lt
 8019b48:	2302      	movlt	r3, #2
 8019b4a:	73fb      	strb	r3, [r7, #15]
 8019b4c:	e00d      	b.n	8019b6a <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8019b4e:	2204      	movs	r2, #4
 8019b50:	2100      	movs	r1, #0
 8019b52:	6838      	ldr	r0, [r7, #0]
 8019b54:	f7fe f928 	bl	8017da8 <RegionCommonCountChannels>
 8019b58:	4603      	mov	r3, r0
 8019b5a:	2b31      	cmp	r3, #49	@ 0x31
 8019b5c:	d805      	bhi.n	8019b6a <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8019b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019b62:	2b05      	cmp	r3, #5
 8019b64:	bfb8      	it	lt
 8019b66:	2305      	movlt	r3, #5
 8019b68:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8019b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019b6e:	4618      	mov	r0, r3
 8019b70:	3710      	adds	r7, #16
 8019b72:	46bd      	mov	sp, r7
 8019b74:	bd80      	pop	{r7, pc}
	...

08019b78 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8019b78:	b580      	push	{r7, lr}
 8019b7a:	b082      	sub	sp, #8
 8019b7c:	af00      	add	r7, sp, #0
 8019b7e:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8019b80:	4b18      	ldr	r3, [pc, #96]	@ (8019be4 <VerifyRfFreq+0x6c>)
 8019b82:	6a1b      	ldr	r3, [r3, #32]
 8019b84:	6878      	ldr	r0, [r7, #4]
 8019b86:	4798      	blx	r3
 8019b88:	4603      	mov	r3, r0
 8019b8a:	f083 0301 	eor.w	r3, r3, #1
 8019b8e:	b2db      	uxtb	r3, r3
 8019b90:	2b00      	cmp	r3, #0
 8019b92:	d001      	beq.n	8019b98 <VerifyRfFreq+0x20>
    {
        return false;
 8019b94:	2300      	movs	r3, #0
 8019b96:	e021      	b.n	8019bdc <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8019b98:	687b      	ldr	r3, [r7, #4]
 8019b9a:	4a13      	ldr	r2, [pc, #76]	@ (8019be8 <VerifyRfFreq+0x70>)
 8019b9c:	4293      	cmp	r3, r2
 8019b9e:	d910      	bls.n	8019bc2 <VerifyRfFreq+0x4a>
 8019ba0:	687b      	ldr	r3, [r7, #4]
 8019ba2:	4a12      	ldr	r2, [pc, #72]	@ (8019bec <VerifyRfFreq+0x74>)
 8019ba4:	4293      	cmp	r3, r2
 8019ba6:	d80c      	bhi.n	8019bc2 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8019ba8:	687a      	ldr	r2, [r7, #4]
 8019baa:	4b11      	ldr	r3, [pc, #68]	@ (8019bf0 <VerifyRfFreq+0x78>)
 8019bac:	4413      	add	r3, r2
 8019bae:	4a11      	ldr	r2, [pc, #68]	@ (8019bf4 <VerifyRfFreq+0x7c>)
 8019bb0:	fba2 1203 	umull	r1, r2, r2, r3
 8019bb4:	0c92      	lsrs	r2, r2, #18
 8019bb6:	4910      	ldr	r1, [pc, #64]	@ (8019bf8 <VerifyRfFreq+0x80>)
 8019bb8:	fb01 f202 	mul.w	r2, r1, r2
 8019bbc:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 8019bbe:	2a00      	cmp	r2, #0
 8019bc0:	d001      	beq.n	8019bc6 <VerifyRfFreq+0x4e>
    {
        return false;
 8019bc2:	2300      	movs	r3, #0
 8019bc4:	e00a      	b.n	8019bdc <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 8019bc6:	687b      	ldr	r3, [r7, #4]
 8019bc8:	4a0c      	ldr	r2, [pc, #48]	@ (8019bfc <VerifyRfFreq+0x84>)
 8019bca:	4293      	cmp	r3, r2
 8019bcc:	d903      	bls.n	8019bd6 <VerifyRfFreq+0x5e>
 8019bce:	687b      	ldr	r3, [r7, #4]
 8019bd0:	4a06      	ldr	r2, [pc, #24]	@ (8019bec <VerifyRfFreq+0x74>)
 8019bd2:	4293      	cmp	r3, r2
 8019bd4:	d901      	bls.n	8019bda <VerifyRfFreq+0x62>
    {
        return false;
 8019bd6:	2300      	movs	r3, #0
 8019bd8:	e000      	b.n	8019bdc <VerifyRfFreq+0x64>
    }
    return true;
 8019bda:	2301      	movs	r3, #1
}
 8019bdc:	4618      	mov	r0, r3
 8019bde:	3708      	adds	r7, #8
 8019be0:	46bd      	mov	sp, r7
 8019be2:	bd80      	pop	{r7, pc}
 8019be4:	08023b7c 	.word	0x08023b7c
 8019be8:	3708709f 	.word	0x3708709f
 8019bec:	374886e0 	.word	0x374886e0
 8019bf0:	c8f78f60 	.word	0xc8f78f60
 8019bf4:	6fd91d85 	.word	0x6fd91d85
 8019bf8:	000927c0 	.word	0x000927c0
 8019bfc:	35c8015f 	.word	0x35c8015f

08019c00 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8019c00:	b590      	push	{r4, r7, lr}
 8019c02:	b089      	sub	sp, #36	@ 0x24
 8019c04:	af04      	add	r7, sp, #16
 8019c06:	4603      	mov	r3, r0
 8019c08:	460a      	mov	r2, r1
 8019c0a:	71fb      	strb	r3, [r7, #7]
 8019c0c:	4613      	mov	r3, r2
 8019c0e:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8019c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019c14:	4a0f      	ldr	r2, [pc, #60]	@ (8019c54 <GetTimeOnAir+0x54>)
 8019c16:	5cd3      	ldrb	r3, [r2, r3]
 8019c18:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 8019c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019c1e:	490e      	ldr	r1, [pc, #56]	@ (8019c58 <GetTimeOnAir+0x58>)
 8019c20:	4618      	mov	r0, r3
 8019c22:	f7fe fd69 	bl	80186f8 <RegionCommonGetBandwidth>
 8019c26:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8019c28:	4b0c      	ldr	r3, [pc, #48]	@ (8019c5c <GetTimeOnAir+0x5c>)
 8019c2a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8019c2c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8019c30:	88bb      	ldrh	r3, [r7, #4]
 8019c32:	b2db      	uxtb	r3, r3
 8019c34:	2101      	movs	r1, #1
 8019c36:	9103      	str	r1, [sp, #12]
 8019c38:	9302      	str	r3, [sp, #8]
 8019c3a:	2300      	movs	r3, #0
 8019c3c:	9301      	str	r3, [sp, #4]
 8019c3e:	2308      	movs	r3, #8
 8019c40:	9300      	str	r3, [sp, #0]
 8019c42:	2301      	movs	r3, #1
 8019c44:	68b9      	ldr	r1, [r7, #8]
 8019c46:	2001      	movs	r0, #1
 8019c48:	47a0      	blx	r4
 8019c4a:	4603      	mov	r3, r0
}
 8019c4c:	4618      	mov	r0, r3
 8019c4e:	3714      	adds	r7, #20
 8019c50:	46bd      	mov	sp, r7
 8019c52:	bd90      	pop	{r4, r7, pc}
 8019c54:	08023af8 	.word	0x08023af8
 8019c58:	08023b08 	.word	0x08023b08
 8019c5c:	08023b7c 	.word	0x08023b7c

08019c60 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8019c60:	b580      	push	{r7, lr}
 8019c62:	b088      	sub	sp, #32
 8019c64:	af00      	add	r7, sp, #0
 8019c66:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8019c68:	2300      	movs	r3, #0
 8019c6a:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 8019c6c:	687b      	ldr	r3, [r7, #4]
 8019c6e:	781b      	ldrb	r3, [r3, #0]
 8019c70:	3b01      	subs	r3, #1
 8019c72:	2b37      	cmp	r3, #55	@ 0x37
 8019c74:	f200 8136 	bhi.w	8019ee4 <RegionUS915GetPhyParam+0x284>
 8019c78:	a201      	add	r2, pc, #4	@ (adr r2, 8019c80 <RegionUS915GetPhyParam+0x20>)
 8019c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019c7e:	bf00      	nop
 8019c80:	08019d61 	.word	0x08019d61
 8019c84:	08019d67 	.word	0x08019d67
 8019c88:	08019ee5 	.word	0x08019ee5
 8019c8c:	08019ee5 	.word	0x08019ee5
 8019c90:	08019ee5 	.word	0x08019ee5
 8019c94:	08019d6d 	.word	0x08019d6d
 8019c98:	08019ee5 	.word	0x08019ee5
 8019c9c:	08019da7 	.word	0x08019da7
 8019ca0:	08019ee5 	.word	0x08019ee5
 8019ca4:	08019dad 	.word	0x08019dad
 8019ca8:	08019db3 	.word	0x08019db3
 8019cac:	08019db9 	.word	0x08019db9
 8019cb0:	08019dbf 	.word	0x08019dbf
 8019cb4:	08019dcf 	.word	0x08019dcf
 8019cb8:	08019ddf 	.word	0x08019ddf
 8019cbc:	08019de5 	.word	0x08019de5
 8019cc0:	08019ded 	.word	0x08019ded
 8019cc4:	08019df5 	.word	0x08019df5
 8019cc8:	08019dfd 	.word	0x08019dfd
 8019ccc:	08019e05 	.word	0x08019e05
 8019cd0:	08019e0d 	.word	0x08019e0d
 8019cd4:	08019e21 	.word	0x08019e21
 8019cd8:	08019e27 	.word	0x08019e27
 8019cdc:	08019e2d 	.word	0x08019e2d
 8019ce0:	08019e33 	.word	0x08019e33
 8019ce4:	08019e3f 	.word	0x08019e3f
 8019ce8:	08019e4b 	.word	0x08019e4b
 8019cec:	08019e51 	.word	0x08019e51
 8019cf0:	08019e59 	.word	0x08019e59
 8019cf4:	08019e5f 	.word	0x08019e5f
 8019cf8:	08019e65 	.word	0x08019e65
 8019cfc:	08019e6b 	.word	0x08019e6b
 8019d00:	08019d73 	.word	0x08019d73
 8019d04:	08019ee5 	.word	0x08019ee5
 8019d08:	08019ee5 	.word	0x08019ee5
 8019d0c:	08019ee5 	.word	0x08019ee5
 8019d10:	08019ee5 	.word	0x08019ee5
 8019d14:	08019ee5 	.word	0x08019ee5
 8019d18:	08019ee5 	.word	0x08019ee5
 8019d1c:	08019ee5 	.word	0x08019ee5
 8019d20:	08019ee5 	.word	0x08019ee5
 8019d24:	08019ee5 	.word	0x08019ee5
 8019d28:	08019ee5 	.word	0x08019ee5
 8019d2c:	08019ee5 	.word	0x08019ee5
 8019d30:	08019ee5 	.word	0x08019ee5
 8019d34:	08019ee5 	.word	0x08019ee5
 8019d38:	08019e73 	.word	0x08019e73
 8019d3c:	08019e87 	.word	0x08019e87
 8019d40:	08019e95 	.word	0x08019e95
 8019d44:	08019e9b 	.word	0x08019e9b
 8019d48:	08019ee5 	.word	0x08019ee5
 8019d4c:	08019ea1 	.word	0x08019ea1
 8019d50:	08019eb5 	.word	0x08019eb5
 8019d54:	08019ebb 	.word	0x08019ebb
 8019d58:	08019ec1 	.word	0x08019ec1
 8019d5c:	08019ed1 	.word	0x08019ed1
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8019d60:	2308      	movs	r3, #8
 8019d62:	61bb      	str	r3, [r7, #24]
            break;
 8019d64:	e0bf      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8019d66:	2300      	movs	r3, #0
 8019d68:	61bb      	str	r3, [r7, #24]
            break;
 8019d6a:	e0bc      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 8019d6c:	2300      	movs	r3, #0
 8019d6e:	61bb      	str	r3, [r7, #24]
            break;
 8019d70:	e0b9      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8019d72:	687b      	ldr	r3, [r7, #4]
 8019d74:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019d78:	733b      	strb	r3, [r7, #12]
 8019d7a:	2304      	movs	r3, #4
 8019d7c:	737b      	strb	r3, [r7, #13]
 8019d7e:	2300      	movs	r3, #0
 8019d80:	73bb      	strb	r3, [r7, #14]
 8019d82:	2348      	movs	r3, #72	@ 0x48
 8019d84:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8019d86:	4b5b      	ldr	r3, [pc, #364]	@ (8019ef4 <RegionUS915GetPhyParam+0x294>)
 8019d88:	681b      	ldr	r3, [r3, #0]
 8019d8a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019d8e:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8019d90:	4b58      	ldr	r3, [pc, #352]	@ (8019ef4 <RegionUS915GetPhyParam+0x294>)
 8019d92:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019d94:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8019d96:	f107 030c 	add.w	r3, r7, #12
 8019d9a:	4618      	mov	r0, r3
 8019d9c:	f7fe fc59 	bl	8018652 <RegionCommonGetNextLowerTxDr>
 8019da0:	4603      	mov	r3, r0
 8019da2:	61bb      	str	r3, [r7, #24]
            break;
 8019da4:	e09f      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 8019da6:	2300      	movs	r3, #0
 8019da8:	61bb      	str	r3, [r7, #24]
            break;
 8019daa:	e09c      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 8019dac:	2300      	movs	r3, #0
 8019dae:	61bb      	str	r3, [r7, #24]
            break;
 8019db0:	e099      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8019db2:	2340      	movs	r3, #64	@ 0x40
 8019db4:	61bb      	str	r3, [r7, #24]
            break;
 8019db6:	e096      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8019db8:	2320      	movs	r3, #32
 8019dba:	61bb      	str	r3, [r7, #24]
            break;
 8019dbc:	e093      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 8019dbe:	687b      	ldr	r3, [r7, #4]
 8019dc0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019dc4:	461a      	mov	r2, r3
 8019dc6:	4b4c      	ldr	r3, [pc, #304]	@ (8019ef8 <RegionUS915GetPhyParam+0x298>)
 8019dc8:	5c9b      	ldrb	r3, [r3, r2]
 8019dca:	61bb      	str	r3, [r7, #24]
            break;
 8019dcc:	e08b      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 8019dce:	687b      	ldr	r3, [r7, #4]
 8019dd0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019dd4:	461a      	mov	r2, r3
 8019dd6:	4b49      	ldr	r3, [pc, #292]	@ (8019efc <RegionUS915GetPhyParam+0x29c>)
 8019dd8:	5c9b      	ldrb	r3, [r3, r2]
 8019dda:	61bb      	str	r3, [r7, #24]
            break;
 8019ddc:	e083      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 8019dde:	2300      	movs	r3, #0
 8019de0:	61bb      	str	r3, [r7, #24]
            break;
 8019de2:	e080      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8019de4:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8019de8:	61bb      	str	r3, [r7, #24]
            break;
 8019dea:	e07c      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8019dec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8019df0:	61bb      	str	r3, [r7, #24]
            break;
 8019df2:	e078      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8019df4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8019df8:	61bb      	str	r3, [r7, #24]
            break;
 8019dfa:	e074      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8019dfc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8019e00:	61bb      	str	r3, [r7, #24]
            break;
 8019e02:	e070      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8019e04:	f241 7370 	movw	r3, #6000	@ 0x1770
 8019e08:	61bb      	str	r3, [r7, #24]
            break;
 8019e0a:	e06c      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8019e0c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8019e10:	483b      	ldr	r0, [pc, #236]	@ (8019f00 <RegionUS915GetPhyParam+0x2a0>)
 8019e12:	f001 f8a5 	bl	801af60 <randr>
 8019e16:	4603      	mov	r3, r0
 8019e18:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8019e1c:	61bb      	str	r3, [r7, #24]
            break;
 8019e1e:	e062      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8019e20:	2300      	movs	r3, #0
 8019e22:	61bb      	str	r3, [r7, #24]
            break;
 8019e24:	e05f      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 8019e26:	4b37      	ldr	r3, [pc, #220]	@ (8019f04 <RegionUS915GetPhyParam+0x2a4>)
 8019e28:	61bb      	str	r3, [r7, #24]
            break;
 8019e2a:	e05c      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8019e2c:	2308      	movs	r3, #8
 8019e2e:	61bb      	str	r3, [r7, #24]
            break;
 8019e30:	e059      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8019e32:	4b30      	ldr	r3, [pc, #192]	@ (8019ef4 <RegionUS915GetPhyParam+0x294>)
 8019e34:	681b      	ldr	r3, [r3, #0]
 8019e36:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8019e3a:	61bb      	str	r3, [r7, #24]
            break;
 8019e3c:	e053      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8019e3e:	4b2d      	ldr	r3, [pc, #180]	@ (8019ef4 <RegionUS915GetPhyParam+0x294>)
 8019e40:	681b      	ldr	r3, [r3, #0]
 8019e42:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8019e46:	61bb      	str	r3, [r7, #24]
            break;
 8019e48:	e04d      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8019e4a:	2348      	movs	r3, #72	@ 0x48
 8019e4c:	61bb      	str	r3, [r7, #24]
            break;
 8019e4e:	e04a      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8019e50:	4b28      	ldr	r3, [pc, #160]	@ (8019ef4 <RegionUS915GetPhyParam+0x294>)
 8019e52:	681b      	ldr	r3, [r3, #0]
 8019e54:	61bb      	str	r3, [r7, #24]
            break;
 8019e56:	e046      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 8019e58:	2300      	movs	r3, #0
 8019e5a:	61bb      	str	r3, [r7, #24]
            break;
 8019e5c:	e043      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8019e5e:	2300      	movs	r3, #0
 8019e60:	61bb      	str	r3, [r7, #24]
            break;
 8019e62:	e040      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8019e64:	4b28      	ldr	r3, [pc, #160]	@ (8019f08 <RegionUS915GetPhyParam+0x2a8>)
 8019e66:	61bb      	str	r3, [r7, #24]
            break;
 8019e68:	e03d      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 8019e6a:	f04f 0300 	mov.w	r3, #0
 8019e6e:	61bb      	str	r3, [r7, #24]
            break;
 8019e70:	e039      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8019e72:	687b      	ldr	r3, [r7, #4]
 8019e74:	791b      	ldrb	r3, [r3, #4]
 8019e76:	4a25      	ldr	r2, [pc, #148]	@ (8019f0c <RegionUS915GetPhyParam+0x2ac>)
 8019e78:	4922      	ldr	r1, [pc, #136]	@ (8019f04 <RegionUS915GetPhyParam+0x2a4>)
 8019e7a:	4618      	mov	r0, r3
 8019e7c:	f7fd fdd3 	bl	8017a26 <RegionBaseUSCalcDownlinkFrequency>
 8019e80:	4603      	mov	r3, r0
 8019e82:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8019e84:	e02f      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8019e86:	2317      	movs	r3, #23
 8019e88:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 8019e8a:	2304      	movs	r3, #4
 8019e8c:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8019e8e:	2303      	movs	r3, #3
 8019e90:	76bb      	strb	r3, [r7, #26]
            break;
 8019e92:	e028      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8019e94:	2308      	movs	r3, #8
 8019e96:	61bb      	str	r3, [r7, #24]
            break;
 8019e98:	e025      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8019e9a:	2308      	movs	r3, #8
 8019e9c:	61bb      	str	r3, [r7, #24]
            break;
 8019e9e:	e022      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8019ea0:	687b      	ldr	r3, [r7, #4]
 8019ea2:	791b      	ldrb	r3, [r3, #4]
 8019ea4:	4a19      	ldr	r2, [pc, #100]	@ (8019f0c <RegionUS915GetPhyParam+0x2ac>)
 8019ea6:	4917      	ldr	r1, [pc, #92]	@ (8019f04 <RegionUS915GetPhyParam+0x2a4>)
 8019ea8:	4618      	mov	r0, r3
 8019eaa:	f7fd fdbc 	bl	8017a26 <RegionBaseUSCalcDownlinkFrequency>
 8019eae:	4603      	mov	r3, r0
 8019eb0:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8019eb2:	e018      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8019eb4:	2308      	movs	r3, #8
 8019eb6:	61bb      	str	r3, [r7, #24]
            break;
 8019eb8:	e015      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8019eba:	2308      	movs	r3, #8
 8019ebc:	61bb      	str	r3, [r7, #24]
            break;
 8019ebe:	e012      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019ec6:	461a      	mov	r2, r3
 8019ec8:	4b11      	ldr	r3, [pc, #68]	@ (8019f10 <RegionUS915GetPhyParam+0x2b0>)
 8019eca:	5c9b      	ldrb	r3, [r3, r2]
 8019ecc:	61bb      	str	r3, [r7, #24]
            break;
 8019ece:	e00a      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 8019ed0:	687b      	ldr	r3, [r7, #4]
 8019ed2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019ed6:	490f      	ldr	r1, [pc, #60]	@ (8019f14 <RegionUS915GetPhyParam+0x2b4>)
 8019ed8:	4618      	mov	r0, r3
 8019eda:	f7fe fc0d 	bl	80186f8 <RegionCommonGetBandwidth>
 8019ede:	4603      	mov	r3, r0
 8019ee0:	61bb      	str	r3, [r7, #24]
            break;
 8019ee2:	e000      	b.n	8019ee6 <RegionUS915GetPhyParam+0x286>
        }
        default:
        {
            break;
 8019ee4:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 8019ee6:	69bb      	ldr	r3, [r7, #24]
 8019ee8:	61fb      	str	r3, [r7, #28]
 8019eea:	69fb      	ldr	r3, [r7, #28]
}
 8019eec:	4618      	mov	r0, r3
 8019eee:	3720      	adds	r7, #32
 8019ef0:	46bd      	mov	sp, r7
 8019ef2:	bd80      	pop	{r7, pc}
 8019ef4:	20001fa8 	.word	0x20001fa8
 8019ef8:	08023b5c 	.word	0x08023b5c
 8019efc:	08023b6c 	.word	0x08023b6c
 8019f00:	fffffc18 	.word	0xfffffc18
 8019f04:	370870a0 	.word	0x370870a0
 8019f08:	4200999a 	.word	0x4200999a
 8019f0c:	000927c0 	.word	0x000927c0
 8019f10:	08023af8 	.word	0x08023af8
 8019f14:	08023b08 	.word	0x08023b08

08019f18 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8019f18:	b590      	push	{r4, r7, lr}
 8019f1a:	b085      	sub	sp, #20
 8019f1c:	af02      	add	r7, sp, #8
 8019f1e:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8019f20:	4b11      	ldr	r3, [pc, #68]	@ (8019f68 <RegionUS915SetBandTxDone+0x50>)
 8019f22:	681a      	ldr	r2, [r3, #0]
 8019f24:	4b11      	ldr	r3, [pc, #68]	@ (8019f6c <RegionUS915SetBandTxDone+0x54>)
 8019f26:	6819      	ldr	r1, [r3, #0]
 8019f28:	687b      	ldr	r3, [r7, #4]
 8019f2a:	781b      	ldrb	r3, [r3, #0]
 8019f2c:	4618      	mov	r0, r3
 8019f2e:	4603      	mov	r3, r0
 8019f30:	005b      	lsls	r3, r3, #1
 8019f32:	4403      	add	r3, r0
 8019f34:	009b      	lsls	r3, r3, #2
 8019f36:	440b      	add	r3, r1
 8019f38:	3309      	adds	r3, #9
 8019f3a:	781b      	ldrb	r3, [r3, #0]
 8019f3c:	4619      	mov	r1, r3
 8019f3e:	460b      	mov	r3, r1
 8019f40:	005b      	lsls	r3, r3, #1
 8019f42:	440b      	add	r3, r1
 8019f44:	00db      	lsls	r3, r3, #3
 8019f46:	18d0      	adds	r0, r2, r3
 8019f48:	687b      	ldr	r3, [r7, #4]
 8019f4a:	6899      	ldr	r1, [r3, #8]
 8019f4c:	687b      	ldr	r3, [r7, #4]
 8019f4e:	785c      	ldrb	r4, [r3, #1]
 8019f50:	687b      	ldr	r3, [r7, #4]
 8019f52:	691a      	ldr	r2, [r3, #16]
 8019f54:	9200      	str	r2, [sp, #0]
 8019f56:	68db      	ldr	r3, [r3, #12]
 8019f58:	4622      	mov	r2, r4
 8019f5a:	f7fd ff77 	bl	8017e4c <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 8019f5e:	bf00      	nop
 8019f60:	370c      	adds	r7, #12
 8019f62:	46bd      	mov	sp, r7
 8019f64:	bd90      	pop	{r4, r7, pc}
 8019f66:	bf00      	nop
 8019f68:	20001fac 	.word	0x20001fac
 8019f6c:	20001fa8 	.word	0x20001fa8

08019f70 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8019f70:	b580      	push	{r7, lr}
 8019f72:	b08a      	sub	sp, #40	@ 0x28
 8019f74:	af00      	add	r7, sp, #0
 8019f76:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 8019f78:	2301      	movs	r3, #1
 8019f7a:	81bb      	strh	r3, [r7, #12]
 8019f7c:	2300      	movs	r3, #0
 8019f7e:	73bb      	strb	r3, [r7, #14]
 8019f80:	2300      	movs	r3, #0
 8019f82:	613b      	str	r3, [r7, #16]
 8019f84:	2300      	movs	r3, #0
 8019f86:	617b      	str	r3, [r7, #20]
 8019f88:	2300      	movs	r3, #0
 8019f8a:	61bb      	str	r3, [r7, #24]
 8019f8c:	2300      	movs	r3, #0
 8019f8e:	61fb      	str	r3, [r7, #28]
 8019f90:	2300      	movs	r3, #0
 8019f92:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	7b1b      	ldrb	r3, [r3, #12]
 8019f9a:	2b00      	cmp	r3, #0
 8019f9c:	d007      	beq.n	8019fae <RegionUS915InitDefaults+0x3e>
 8019f9e:	2b00      	cmp	r3, #0
 8019fa0:	f2c0 8104 	blt.w	801a1ac <RegionUS915InitDefaults+0x23c>
 8019fa4:	3b01      	subs	r3, #1
 8019fa6:	2b01      	cmp	r3, #1
 8019fa8:	f200 8100 	bhi.w	801a1ac <RegionUS915InitDefaults+0x23c>
 8019fac:	e0ce      	b.n	801a14c <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8019fae:	687b      	ldr	r3, [r7, #4]
 8019fb0:	681b      	ldr	r3, [r3, #0]
 8019fb2:	2b00      	cmp	r3, #0
 8019fb4:	f000 80fc 	beq.w	801a1b0 <RegionUS915InitDefaults+0x240>
 8019fb8:	687b      	ldr	r3, [r7, #4]
 8019fba:	685b      	ldr	r3, [r3, #4]
 8019fbc:	2b00      	cmp	r3, #0
 8019fbe:	f000 80f7 	beq.w	801a1b0 <RegionUS915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	681b      	ldr	r3, [r3, #0]
 8019fc6:	4a7c      	ldr	r2, [pc, #496]	@ (801a1b8 <RegionUS915InitDefaults+0x248>)
 8019fc8:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	685b      	ldr	r3, [r3, #4]
 8019fce:	4a7b      	ldr	r2, [pc, #492]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 8019fd0:	6013      	str	r3, [r2, #0]
            RegionNvmGroup1->JoinTrialsCounter = 0;

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 8019fd2:	687b      	ldr	r3, [r7, #4]
 8019fd4:	689b      	ldr	r3, [r3, #8]
 8019fd6:	4a7a      	ldr	r2, [pc, #488]	@ (801a1c0 <RegionUS915InitDefaults+0x250>)
 8019fd8:	6013      	str	r3, [r2, #0]

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8019fda:	4b77      	ldr	r3, [pc, #476]	@ (801a1b8 <RegionUS915InitDefaults+0x248>)
 8019fdc:	681b      	ldr	r3, [r3, #0]
 8019fde:	2200      	movs	r2, #0
 8019fe0:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8019fe2:	4b75      	ldr	r3, [pc, #468]	@ (801a1b8 <RegionUS915InitDefaults+0x248>)
 8019fe4:	681b      	ldr	r3, [r3, #0]
 8019fe6:	2200      	movs	r2, #0
 8019fe8:	735a      	strb	r2, [r3, #13]

            // Default bands
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8019fea:	4b75      	ldr	r3, [pc, #468]	@ (801a1c0 <RegionUS915InitDefaults+0x250>)
 8019fec:	681b      	ldr	r3, [r3, #0]
 8019fee:	f107 010c 	add.w	r1, r7, #12
 8019ff2:	2218      	movs	r2, #24
 8019ff4:	4618      	mov	r0, r3
 8019ff6:	f000 ffca 	bl	801af8e <memcpy1>
#endif /* REGION_VERSION */

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8019ffa:	2300      	movs	r3, #0
 8019ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a000:	e02e      	b.n	801a060 <RegionUS915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 801a002:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a006:	4a6f      	ldr	r2, [pc, #444]	@ (801a1c4 <RegionUS915InitDefaults+0x254>)
 801a008:	fb03 f202 	mul.w	r2, r3, r2
 801a00c:	4b6e      	ldr	r3, [pc, #440]	@ (801a1c8 <RegionUS915InitDefaults+0x258>)
 801a00e:	4413      	add	r3, r2
 801a010:	4a6a      	ldr	r2, [pc, #424]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a012:	6811      	ldr	r1, [r2, #0]
 801a014:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a018:	4618      	mov	r0, r3
 801a01a:	4613      	mov	r3, r2
 801a01c:	005b      	lsls	r3, r3, #1
 801a01e:	4413      	add	r3, r2
 801a020:	009b      	lsls	r3, r3, #2
 801a022:	440b      	add	r3, r1
 801a024:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 801a026:	4b65      	ldr	r3, [pc, #404]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a028:	6819      	ldr	r1, [r3, #0]
 801a02a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a02e:	4613      	mov	r3, r2
 801a030:	005b      	lsls	r3, r3, #1
 801a032:	4413      	add	r3, r2
 801a034:	009b      	lsls	r3, r3, #2
 801a036:	440b      	add	r3, r1
 801a038:	3308      	adds	r3, #8
 801a03a:	2230      	movs	r2, #48	@ 0x30
 801a03c:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a03e:	4b5f      	ldr	r3, [pc, #380]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a040:	6819      	ldr	r1, [r3, #0]
 801a042:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a046:	4613      	mov	r3, r2
 801a048:	005b      	lsls	r3, r3, #1
 801a04a:	4413      	add	r3, r2
 801a04c:	009b      	lsls	r3, r3, #2
 801a04e:	440b      	add	r3, r1
 801a050:	3309      	adds	r3, #9
 801a052:	2200      	movs	r2, #0
 801a054:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801a056:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a05a:	3301      	adds	r3, #1
 801a05c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801a060:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a064:	2b3f      	cmp	r3, #63	@ 0x3f
 801a066:	d9cc      	bls.n	801a002 <RegionUS915InitDefaults+0x92>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801a068:	2340      	movs	r3, #64	@ 0x40
 801a06a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801a06e:	e02f      	b.n	801a0d0 <RegionUS915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801a070:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a074:	3b40      	subs	r3, #64	@ 0x40
 801a076:	4a55      	ldr	r2, [pc, #340]	@ (801a1cc <RegionUS915InitDefaults+0x25c>)
 801a078:	fb03 f202 	mul.w	r2, r3, r2
 801a07c:	4b54      	ldr	r3, [pc, #336]	@ (801a1d0 <RegionUS915InitDefaults+0x260>)
 801a07e:	4413      	add	r3, r2
 801a080:	4a4e      	ldr	r2, [pc, #312]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a082:	6811      	ldr	r1, [r2, #0]
 801a084:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a088:	4618      	mov	r0, r3
 801a08a:	4613      	mov	r3, r2
 801a08c:	005b      	lsls	r3, r3, #1
 801a08e:	4413      	add	r3, r2
 801a090:	009b      	lsls	r3, r3, #2
 801a092:	440b      	add	r3, r1
 801a094:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801a096:	4b49      	ldr	r3, [pc, #292]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a098:	6819      	ldr	r1, [r3, #0]
 801a09a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a09e:	4613      	mov	r3, r2
 801a0a0:	005b      	lsls	r3, r3, #1
 801a0a2:	4413      	add	r3, r2
 801a0a4:	009b      	lsls	r3, r3, #2
 801a0a6:	440b      	add	r3, r1
 801a0a8:	3308      	adds	r3, #8
 801a0aa:	2244      	movs	r2, #68	@ 0x44
 801a0ac:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a0ae:	4b43      	ldr	r3, [pc, #268]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a0b0:	6819      	ldr	r1, [r3, #0]
 801a0b2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801a0b6:	4613      	mov	r3, r2
 801a0b8:	005b      	lsls	r3, r3, #1
 801a0ba:	4413      	add	r3, r2
 801a0bc:	009b      	lsls	r3, r3, #2
 801a0be:	440b      	add	r3, r1
 801a0c0:	3309      	adds	r3, #9
 801a0c2:	2200      	movs	r2, #0
 801a0c4:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801a0c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a0ca:	3301      	adds	r3, #1
 801a0cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801a0d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a0d4:	2b47      	cmp	r3, #71	@ 0x47
 801a0d6:	d9cb      	bls.n	801a070 <RegionUS915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 801a0d8:	4b38      	ldr	r3, [pc, #224]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a0da:	681b      	ldr	r3, [r3, #0]
 801a0dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a0e0:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 801a0e4:	4b35      	ldr	r3, [pc, #212]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a0e6:	681b      	ldr	r3, [r3, #0]
 801a0e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a0ec:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 801a0f0:	4b32      	ldr	r3, [pc, #200]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a0f2:	681b      	ldr	r3, [r3, #0]
 801a0f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a0f8:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 801a0fc:	4b2f      	ldr	r3, [pc, #188]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a0fe:	681b      	ldr	r3, [r3, #0]
 801a100:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a104:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 801a108:	4b2c      	ldr	r3, [pc, #176]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a10a:	681b      	ldr	r3, [r3, #0]
 801a10c:	22ff      	movs	r2, #255	@ 0xff
 801a10e:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801a112:	4b2a      	ldr	r3, [pc, #168]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a114:	681b      	ldr	r3, [r3, #0]
 801a116:	2200      	movs	r2, #0
 801a118:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a11c:	4b27      	ldr	r3, [pc, #156]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a11e:	681b      	ldr	r3, [r3, #0]
 801a120:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801a124:	4b25      	ldr	r3, [pc, #148]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a126:	681b      	ldr	r3, [r3, #0]
 801a128:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801a12c:	2206      	movs	r2, #6
 801a12e:	4619      	mov	r1, r3
 801a130:	f7fd fe66 	bl	8017e00 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801a134:	4b20      	ldr	r3, [pc, #128]	@ (801a1b8 <RegionUS915InitDefaults+0x248>)
 801a136:	681b      	ldr	r3, [r3, #0]
 801a138:	4618      	mov	r0, r3
 801a13a:	4b20      	ldr	r3, [pc, #128]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a13c:	681b      	ldr	r3, [r3, #0]
 801a13e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801a142:	2206      	movs	r2, #6
 801a144:	4619      	mov	r1, r3
 801a146:	f7fd fe5b 	bl	8017e00 <RegionCommonChanMaskCopy>
            break;
 801a14a:	e032      	b.n	801a1b2 <RegionUS915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a14c:	4b1b      	ldr	r3, [pc, #108]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a14e:	681b      	ldr	r3, [r3, #0]
 801a150:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801a154:	4b19      	ldr	r3, [pc, #100]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a156:	681b      	ldr	r3, [r3, #0]
 801a158:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801a15c:	2206      	movs	r2, #6
 801a15e:	4619      	mov	r1, r3
 801a160:	f7fd fe4e 	bl	8017e00 <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            for( uint8_t i = 0; i < 6; i++ )
 801a164:	2300      	movs	r3, #0
 801a166:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801a16a:	e01a      	b.n	801a1a2 <RegionUS915InitDefaults+0x232>
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a16c:	4b12      	ldr	r3, [pc, #72]	@ (801a1b8 <RegionUS915InitDefaults+0x248>)
 801a16e:	681b      	ldr	r3, [r3, #0]
 801a170:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a174:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a178:	4b10      	ldr	r3, [pc, #64]	@ (801a1bc <RegionUS915InitDefaults+0x24c>)
 801a17a:	681b      	ldr	r3, [r3, #0]
 801a17c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a180:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a184:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a188:	4b0b      	ldr	r3, [pc, #44]	@ (801a1b8 <RegionUS915InitDefaults+0x248>)
 801a18a:	681b      	ldr	r3, [r3, #0]
 801a18c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a190:	4001      	ands	r1, r0
 801a192:	b289      	uxth	r1, r1
 801a194:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801a198:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a19c:	3301      	adds	r3, #1
 801a19e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801a1a2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a1a6:	2b05      	cmp	r3, #5
 801a1a8:	d9e0      	bls.n	801a16c <RegionUS915InitDefaults+0x1fc>
            }
            break;
 801a1aa:	e002      	b.n	801a1b2 <RegionUS915InitDefaults+0x242>
        }
        default:
        {
            break;
 801a1ac:	bf00      	nop
 801a1ae:	e000      	b.n	801a1b2 <RegionUS915InitDefaults+0x242>
                return;
 801a1b0:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 801a1b2:	3728      	adds	r7, #40	@ 0x28
 801a1b4:	46bd      	mov	sp, r7
 801a1b6:	bd80      	pop	{r7, pc}
 801a1b8:	20001fa4 	.word	0x20001fa4
 801a1bc:	20001fa8 	.word	0x20001fa8
 801a1c0:	20001fac 	.word	0x20001fac
 801a1c4:	00030d40 	.word	0x00030d40
 801a1c8:	35c80160 	.word	0x35c80160
 801a1cc:	00186a00 	.word	0x00186a00
 801a1d0:	35d2afc0 	.word	0x35d2afc0

0801a1d4 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801a1d4:	b580      	push	{r7, lr}
 801a1d6:	b082      	sub	sp, #8
 801a1d8:	af00      	add	r7, sp, #0
 801a1da:	6078      	str	r0, [r7, #4]
 801a1dc:	460b      	mov	r3, r1
 801a1de:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 801a1e0:	78fb      	ldrb	r3, [r7, #3]
 801a1e2:	2b0f      	cmp	r3, #15
 801a1e4:	d867      	bhi.n	801a2b6 <RegionUS915Verify+0xe2>
 801a1e6:	a201      	add	r2, pc, #4	@ (adr r2, 801a1ec <RegionUS915Verify+0x18>)
 801a1e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a1ec:	0801a22d 	.word	0x0801a22d
 801a1f0:	0801a2b7 	.word	0x0801a2b7
 801a1f4:	0801a2b7 	.word	0x0801a2b7
 801a1f8:	0801a2b7 	.word	0x0801a2b7
 801a1fc:	0801a2b7 	.word	0x0801a2b7
 801a200:	0801a23b 	.word	0x0801a23b
 801a204:	0801a259 	.word	0x0801a259
 801a208:	0801a277 	.word	0x0801a277
 801a20c:	0801a2b7 	.word	0x0801a2b7
 801a210:	0801a295 	.word	0x0801a295
 801a214:	0801a295 	.word	0x0801a295
 801a218:	0801a2b7 	.word	0x0801a2b7
 801a21c:	0801a2b7 	.word	0x0801a2b7
 801a220:	0801a2b7 	.word	0x0801a2b7
 801a224:	0801a2b7 	.word	0x0801a2b7
 801a228:	0801a2b3 	.word	0x0801a2b3
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801a22c:	687b      	ldr	r3, [r7, #4]
 801a22e:	681b      	ldr	r3, [r3, #0]
 801a230:	4618      	mov	r0, r3
 801a232:	f7ff fca1 	bl	8019b78 <VerifyRfFreq>
 801a236:	4603      	mov	r3, r0
 801a238:	e03e      	b.n	801a2b8 <RegionUS915Verify+0xe4>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801a23a:	687b      	ldr	r3, [r7, #4]
 801a23c:	f993 3000 	ldrsb.w	r3, [r3]
 801a240:	2204      	movs	r2, #4
 801a242:	2100      	movs	r1, #0
 801a244:	4618      	mov	r0, r3
 801a246:	f7fd fd5e 	bl	8017d06 <RegionCommonValueInRange>
 801a24a:	4603      	mov	r3, r0
 801a24c:	2b00      	cmp	r3, #0
 801a24e:	bf14      	ite	ne
 801a250:	2301      	movne	r3, #1
 801a252:	2300      	moveq	r3, #0
 801a254:	b2db      	uxtb	r3, r3
 801a256:	e02f      	b.n	801a2b8 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801a258:	687b      	ldr	r3, [r7, #4]
 801a25a:	f993 3000 	ldrsb.w	r3, [r3]
 801a25e:	2205      	movs	r2, #5
 801a260:	2100      	movs	r1, #0
 801a262:	4618      	mov	r0, r3
 801a264:	f7fd fd4f 	bl	8017d06 <RegionCommonValueInRange>
 801a268:	4603      	mov	r3, r0
 801a26a:	2b00      	cmp	r3, #0
 801a26c:	bf14      	ite	ne
 801a26e:	2301      	movne	r3, #1
 801a270:	2300      	moveq	r3, #0
 801a272:	b2db      	uxtb	r3, r3
 801a274:	e020      	b.n	801a2b8 <RegionUS915Verify+0xe4>
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801a276:	687b      	ldr	r3, [r7, #4]
 801a278:	f993 3000 	ldrsb.w	r3, [r3]
 801a27c:	220d      	movs	r2, #13
 801a27e:	2108      	movs	r1, #8
 801a280:	4618      	mov	r0, r3
 801a282:	f7fd fd40 	bl	8017d06 <RegionCommonValueInRange>
 801a286:	4603      	mov	r3, r0
 801a288:	2b00      	cmp	r3, #0
 801a28a:	bf14      	ite	ne
 801a28c:	2301      	movne	r3, #1
 801a28e:	2300      	moveq	r3, #0
 801a290:	b2db      	uxtb	r3, r3
 801a292:	e011      	b.n	801a2b8 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801a294:	687b      	ldr	r3, [r7, #4]
 801a296:	f993 3000 	ldrsb.w	r3, [r3]
 801a29a:	220e      	movs	r2, #14
 801a29c:	2100      	movs	r1, #0
 801a29e:	4618      	mov	r0, r3
 801a2a0:	f7fd fd31 	bl	8017d06 <RegionCommonValueInRange>
 801a2a4:	4603      	mov	r3, r0
 801a2a6:	2b00      	cmp	r3, #0
 801a2a8:	bf14      	ite	ne
 801a2aa:	2301      	movne	r3, #1
 801a2ac:	2300      	moveq	r3, #0
 801a2ae:	b2db      	uxtb	r3, r3
 801a2b0:	e002      	b.n	801a2b8 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801a2b2:	2300      	movs	r3, #0
 801a2b4:	e000      	b.n	801a2b8 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801a2b6:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 801a2b8:	4618      	mov	r0, r3
 801a2ba:	3708      	adds	r7, #8
 801a2bc:	46bd      	mov	sp, r7
 801a2be:	bd80      	pop	{r7, pc}

0801a2c0 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801a2c0:	b480      	push	{r7}
 801a2c2:	b085      	sub	sp, #20
 801a2c4:	af00      	add	r7, sp, #0
 801a2c6:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801a2c8:	687b      	ldr	r3, [r7, #4]
 801a2ca:	7a1b      	ldrb	r3, [r3, #8]
 801a2cc:	2b10      	cmp	r3, #16
 801a2ce:	d15e      	bne.n	801a38e <RegionUS915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801a2d0:	687b      	ldr	r3, [r7, #4]
 801a2d2:	685b      	ldr	r3, [r3, #4]
 801a2d4:	330f      	adds	r3, #15
 801a2d6:	781b      	ldrb	r3, [r3, #0]
 801a2d8:	2b01      	cmp	r3, #1
 801a2da:	d15a      	bne.n	801a392 <RegionUS915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a2dc:	2300      	movs	r3, #0
 801a2de:	73fb      	strb	r3, [r7, #15]
 801a2e0:	2300      	movs	r3, #0
 801a2e2:	73bb      	strb	r3, [r7, #14]
 801a2e4:	e04f      	b.n	801a386 <RegionUS915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801a2e6:	687b      	ldr	r3, [r7, #4]
 801a2e8:	685a      	ldr	r2, [r3, #4]
 801a2ea:	7bbb      	ldrb	r3, [r7, #14]
 801a2ec:	4413      	add	r3, r2
 801a2ee:	7819      	ldrb	r1, [r3, #0]
 801a2f0:	4b2a      	ldr	r3, [pc, #168]	@ (801a39c <RegionUS915ApplyCFList+0xdc>)
 801a2f2:	681b      	ldr	r3, [r3, #0]
 801a2f4:	7bfa      	ldrb	r2, [r7, #15]
 801a2f6:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a2fa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801a2fe:	4b27      	ldr	r3, [pc, #156]	@ (801a39c <RegionUS915ApplyCFList+0xdc>)
 801a300:	681b      	ldr	r3, [r3, #0]
 801a302:	7bfa      	ldrb	r2, [r7, #15]
 801a304:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a308:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a30c:	687b      	ldr	r3, [r7, #4]
 801a30e:	685a      	ldr	r2, [r3, #4]
 801a310:	7bbb      	ldrb	r3, [r7, #14]
 801a312:	3301      	adds	r3, #1
 801a314:	4413      	add	r3, r2
 801a316:	781b      	ldrb	r3, [r3, #0]
 801a318:	021b      	lsls	r3, r3, #8
 801a31a:	b299      	uxth	r1, r3
 801a31c:	4b1f      	ldr	r3, [pc, #124]	@ (801a39c <RegionUS915ApplyCFList+0xdc>)
 801a31e:	681b      	ldr	r3, [r3, #0]
 801a320:	7bfa      	ldrb	r2, [r7, #15]
 801a322:	4301      	orrs	r1, r0
 801a324:	b289      	uxth	r1, r1
 801a326:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a32a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801a32e:	7bfb      	ldrb	r3, [r7, #15]
 801a330:	2b04      	cmp	r3, #4
 801a332:	d10f      	bne.n	801a354 <RegionUS915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801a334:	4b19      	ldr	r3, [pc, #100]	@ (801a39c <RegionUS915ApplyCFList+0xdc>)
 801a336:	681b      	ldr	r3, [r3, #0]
 801a338:	7bfa      	ldrb	r2, [r7, #15]
 801a33a:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a33e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a342:	4b16      	ldr	r3, [pc, #88]	@ (801a39c <RegionUS915ApplyCFList+0xdc>)
 801a344:	681b      	ldr	r3, [r3, #0]
 801a346:	7bfa      	ldrb	r2, [r7, #15]
 801a348:	b2c9      	uxtb	r1, r1
 801a34a:	b289      	uxth	r1, r1
 801a34c:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a350:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 801a354:	4b12      	ldr	r3, [pc, #72]	@ (801a3a0 <RegionUS915ApplyCFList+0xe0>)
 801a356:	681b      	ldr	r3, [r3, #0]
 801a358:	7bfa      	ldrb	r2, [r7, #15]
 801a35a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a35e:	4b0f      	ldr	r3, [pc, #60]	@ (801a39c <RegionUS915ApplyCFList+0xdc>)
 801a360:	681b      	ldr	r3, [r3, #0]
 801a362:	7bfa      	ldrb	r2, [r7, #15]
 801a364:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a368:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a36c:	4b0c      	ldr	r3, [pc, #48]	@ (801a3a0 <RegionUS915ApplyCFList+0xe0>)
 801a36e:	681b      	ldr	r3, [r3, #0]
 801a370:	7bfa      	ldrb	r2, [r7, #15]
 801a372:	4001      	ands	r1, r0
 801a374:	b289      	uxth	r1, r1
 801a376:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a37a:	7bfb      	ldrb	r3, [r7, #15]
 801a37c:	3301      	adds	r3, #1
 801a37e:	73fb      	strb	r3, [r7, #15]
 801a380:	7bbb      	ldrb	r3, [r7, #14]
 801a382:	3302      	adds	r3, #2
 801a384:	73bb      	strb	r3, [r7, #14]
 801a386:	7bfb      	ldrb	r3, [r7, #15]
 801a388:	2b04      	cmp	r3, #4
 801a38a:	d9ac      	bls.n	801a2e6 <RegionUS915ApplyCFList+0x26>
 801a38c:	e002      	b.n	801a394 <RegionUS915ApplyCFList+0xd4>
        return;
 801a38e:	bf00      	nop
 801a390:	e000      	b.n	801a394 <RegionUS915ApplyCFList+0xd4>
        return;
 801a392:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 801a394:	3714      	adds	r7, #20
 801a396:	46bd      	mov	sp, r7
 801a398:	bc80      	pop	{r7}
 801a39a:	4770      	bx	lr
 801a39c:	20001fa8 	.word	0x20001fa8
 801a3a0:	20001fa4 	.word	0x20001fa4

0801a3a4 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801a3a4:	b580      	push	{r7, lr}
 801a3a6:	b084      	sub	sp, #16
 801a3a8:	af00      	add	r7, sp, #0
 801a3aa:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801a3ac:	687b      	ldr	r3, [r7, #4]
 801a3ae:	681b      	ldr	r3, [r3, #0]
 801a3b0:	2204      	movs	r2, #4
 801a3b2:	2100      	movs	r1, #0
 801a3b4:	4618      	mov	r0, r3
 801a3b6:	f7fd fcf7 	bl	8017da8 <RegionCommonCountChannels>
 801a3ba:	4603      	mov	r3, r0
 801a3bc:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801a3be:	7bbb      	ldrb	r3, [r7, #14]
 801a3c0:	2b01      	cmp	r3, #1
 801a3c2:	d804      	bhi.n	801a3ce <RegionUS915ChanMaskSet+0x2a>
 801a3c4:	7bbb      	ldrb	r3, [r7, #14]
 801a3c6:	2b00      	cmp	r3, #0
 801a3c8:	d001      	beq.n	801a3ce <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801a3ca:	2300      	movs	r3, #0
 801a3cc:	e04a      	b.n	801a464 <RegionUS915ChanMaskSet+0xc0>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801a3ce:	687b      	ldr	r3, [r7, #4]
 801a3d0:	791b      	ldrb	r3, [r3, #4]
 801a3d2:	2b00      	cmp	r3, #0
 801a3d4:	d002      	beq.n	801a3dc <RegionUS915ChanMaskSet+0x38>
 801a3d6:	2b01      	cmp	r3, #1
 801a3d8:	d036      	beq.n	801a448 <RegionUS915ChanMaskSet+0xa4>
 801a3da:	e040      	b.n	801a45e <RegionUS915ChanMaskSet+0xba>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a3dc:	4b23      	ldr	r3, [pc, #140]	@ (801a46c <RegionUS915ChanMaskSet+0xc8>)
 801a3de:	681b      	ldr	r3, [r3, #0]
 801a3e0:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801a3e4:	687b      	ldr	r3, [r7, #4]
 801a3e6:	681b      	ldr	r3, [r3, #0]
 801a3e8:	2206      	movs	r2, #6
 801a3ea:	4619      	mov	r1, r3
 801a3ec:	f7fd fd08 	bl	8017e00 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801a3f0:	4b1e      	ldr	r3, [pc, #120]	@ (801a46c <RegionUS915ChanMaskSet+0xc8>)
 801a3f2:	681b      	ldr	r3, [r3, #0]
 801a3f4:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 801a3f8:	4b1c      	ldr	r3, [pc, #112]	@ (801a46c <RegionUS915ChanMaskSet+0xc8>)
 801a3fa:	681b      	ldr	r3, [r3, #0]
 801a3fc:	b2d2      	uxtb	r2, r2
 801a3fe:	b292      	uxth	r2, r2
 801a400:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801a404:	4b19      	ldr	r3, [pc, #100]	@ (801a46c <RegionUS915ChanMaskSet+0xc8>)
 801a406:	681b      	ldr	r3, [r3, #0]
 801a408:	2200      	movs	r2, #0
 801a40a:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a40e:	2300      	movs	r3, #0
 801a410:	73fb      	strb	r3, [r7, #15]
 801a412:	e015      	b.n	801a440 <RegionUS915ChanMaskSet+0x9c>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a414:	4b16      	ldr	r3, [pc, #88]	@ (801a470 <RegionUS915ChanMaskSet+0xcc>)
 801a416:	681b      	ldr	r3, [r3, #0]
 801a418:	7bfa      	ldrb	r2, [r7, #15]
 801a41a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a41e:	4b13      	ldr	r3, [pc, #76]	@ (801a46c <RegionUS915ChanMaskSet+0xc8>)
 801a420:	681b      	ldr	r3, [r3, #0]
 801a422:	7bfa      	ldrb	r2, [r7, #15]
 801a424:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801a428:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a42c:	4b10      	ldr	r3, [pc, #64]	@ (801a470 <RegionUS915ChanMaskSet+0xcc>)
 801a42e:	681b      	ldr	r3, [r3, #0]
 801a430:	7bfa      	ldrb	r2, [r7, #15]
 801a432:	4001      	ands	r1, r0
 801a434:	b289      	uxth	r1, r1
 801a436:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a43a:	7bfb      	ldrb	r3, [r7, #15]
 801a43c:	3301      	adds	r3, #1
 801a43e:	73fb      	strb	r3, [r7, #15]
 801a440:	7bfb      	ldrb	r3, [r7, #15]
 801a442:	2b05      	cmp	r3, #5
 801a444:	d9e6      	bls.n	801a414 <RegionUS915ChanMaskSet+0x70>
            }
            break;
 801a446:	e00c      	b.n	801a462 <RegionUS915ChanMaskSet+0xbe>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a448:	4b08      	ldr	r3, [pc, #32]	@ (801a46c <RegionUS915ChanMaskSet+0xc8>)
 801a44a:	681b      	ldr	r3, [r3, #0]
 801a44c:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 801a450:	687b      	ldr	r3, [r7, #4]
 801a452:	681b      	ldr	r3, [r3, #0]
 801a454:	2206      	movs	r2, #6
 801a456:	4619      	mov	r1, r3
 801a458:	f7fd fcd2 	bl	8017e00 <RegionCommonChanMaskCopy>
            break;
 801a45c:	e001      	b.n	801a462 <RegionUS915ChanMaskSet+0xbe>
        }
        default:
            return false;
 801a45e:	2300      	movs	r3, #0
 801a460:	e000      	b.n	801a464 <RegionUS915ChanMaskSet+0xc0>
    }
    return true;
 801a462:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a464:	4618      	mov	r0, r3
 801a466:	3710      	adds	r7, #16
 801a468:	46bd      	mov	sp, r7
 801a46a:	bd80      	pop	{r7, pc}
 801a46c:	20001fa8 	.word	0x20001fa8
 801a470:	20001fa4 	.word	0x20001fa4

0801a474 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801a474:	b580      	push	{r7, lr}
 801a476:	b088      	sub	sp, #32
 801a478:	af02      	add	r7, sp, #8
 801a47a:	60ba      	str	r2, [r7, #8]
 801a47c:	607b      	str	r3, [r7, #4]
 801a47e:	4603      	mov	r3, r0
 801a480:	73fb      	strb	r3, [r7, #15]
 801a482:	460b      	mov	r3, r1
 801a484:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 801a486:	2300      	movs	r3, #0
 801a488:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801a48a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a48e:	2b0d      	cmp	r3, #13
 801a490:	bfa8      	it	ge
 801a492:	230d      	movge	r3, #13
 801a494:	b25a      	sxtb	r2, r3
 801a496:	687b      	ldr	r3, [r7, #4]
 801a498:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 801a49a:	687b      	ldr	r3, [r7, #4]
 801a49c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a4a0:	4916      	ldr	r1, [pc, #88]	@ (801a4fc <RegionUS915ComputeRxWindowParameters+0x88>)
 801a4a2:	4618      	mov	r0, r3
 801a4a4:	f7fe f928 	bl	80186f8 <RegionCommonGetBandwidth>
 801a4a8:	4603      	mov	r3, r0
 801a4aa:	b2da      	uxtb	r2, r3
 801a4ac:	687b      	ldr	r3, [r7, #4]
 801a4ae:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801a4b0:	687b      	ldr	r3, [r7, #4]
 801a4b2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a4b6:	461a      	mov	r2, r3
 801a4b8:	4b11      	ldr	r3, [pc, #68]	@ (801a500 <RegionUS915ComputeRxWindowParameters+0x8c>)
 801a4ba:	5c9a      	ldrb	r2, [r3, r2]
 801a4bc:	687b      	ldr	r3, [r7, #4]
 801a4be:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a4c2:	4619      	mov	r1, r3
 801a4c4:	4b0d      	ldr	r3, [pc, #52]	@ (801a4fc <RegionUS915ComputeRxWindowParameters+0x88>)
 801a4c6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a4ca:	4619      	mov	r1, r3
 801a4cc:	4610      	mov	r0, r2
 801a4ce:	f7fd fe91 	bl	80181f4 <RegionCommonComputeSymbolTimeLoRa>
 801a4d2:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801a4d4:	4b0b      	ldr	r3, [pc, #44]	@ (801a504 <RegionUS915ComputeRxWindowParameters+0x90>)
 801a4d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801a4d8:	4798      	blx	r3
 801a4da:	687b      	ldr	r3, [r7, #4]
 801a4dc:	3308      	adds	r3, #8
 801a4de:	687a      	ldr	r2, [r7, #4]
 801a4e0:	320c      	adds	r2, #12
 801a4e2:	7bb9      	ldrb	r1, [r7, #14]
 801a4e4:	9201      	str	r2, [sp, #4]
 801a4e6:	9300      	str	r3, [sp, #0]
 801a4e8:	4603      	mov	r3, r0
 801a4ea:	68ba      	ldr	r2, [r7, #8]
 801a4ec:	6978      	ldr	r0, [r7, #20]
 801a4ee:	f7fd fea7 	bl	8018240 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 801a4f2:	bf00      	nop
 801a4f4:	3718      	adds	r7, #24
 801a4f6:	46bd      	mov	sp, r7
 801a4f8:	bd80      	pop	{r7, pc}
 801a4fa:	bf00      	nop
 801a4fc:	08023b08 	.word	0x08023b08
 801a500:	08023af8 	.word	0x08023af8
 801a504:	08023b7c 	.word	0x08023b7c

0801a508 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801a508:	b590      	push	{r4, r7, lr}
 801a50a:	b091      	sub	sp, #68	@ 0x44
 801a50c:	af0a      	add	r7, sp, #40	@ 0x28
 801a50e:	6078      	str	r0, [r7, #4]
 801a510:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801a512:	687b      	ldr	r3, [r7, #4]
 801a514:	785b      	ldrb	r3, [r3, #1]
 801a516:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801a518:	2300      	movs	r3, #0
 801a51a:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801a51c:	2300      	movs	r3, #0
 801a51e:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801a520:	687b      	ldr	r3, [r7, #4]
 801a522:	685b      	ldr	r3, [r3, #4]
 801a524:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801a526:	4b34      	ldr	r3, [pc, #208]	@ (801a5f8 <RegionUS915RxConfig+0xf0>)
 801a528:	685b      	ldr	r3, [r3, #4]
 801a52a:	4798      	blx	r3
 801a52c:	4603      	mov	r3, r0
 801a52e:	2b00      	cmp	r3, #0
 801a530:	d001      	beq.n	801a536 <RegionUS915RxConfig+0x2e>
    {
        return false;
 801a532:	2300      	movs	r3, #0
 801a534:	e05c      	b.n	801a5f0 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801a536:	687b      	ldr	r3, [r7, #4]
 801a538:	7cdb      	ldrb	r3, [r3, #19]
 801a53a:	2b00      	cmp	r3, #0
 801a53c:	d109      	bne.n	801a552 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801a53e:	687b      	ldr	r3, [r7, #4]
 801a540:	781b      	ldrb	r3, [r3, #0]
 801a542:	f003 0307 	and.w	r3, r3, #7
 801a546:	4a2d      	ldr	r2, [pc, #180]	@ (801a5fc <RegionUS915RxConfig+0xf4>)
 801a548:	fb03 f202 	mul.w	r2, r3, r2
 801a54c:	4b2c      	ldr	r3, [pc, #176]	@ (801a600 <RegionUS915RxConfig+0xf8>)
 801a54e:	4413      	add	r3, r2
 801a550:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801a552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a556:	4a2b      	ldr	r2, [pc, #172]	@ (801a604 <RegionUS915RxConfig+0xfc>)
 801a558:	5cd3      	ldrb	r3, [r2, r3]
 801a55a:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801a55c:	4b26      	ldr	r3, [pc, #152]	@ (801a5f8 <RegionUS915RxConfig+0xf0>)
 801a55e:	68db      	ldr	r3, [r3, #12]
 801a560:	6938      	ldr	r0, [r7, #16]
 801a562:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801a564:	4b24      	ldr	r3, [pc, #144]	@ (801a5f8 <RegionUS915RxConfig+0xf0>)
 801a566:	699c      	ldr	r4, [r3, #24]
 801a568:	687b      	ldr	r3, [r7, #4]
 801a56a:	789b      	ldrb	r3, [r3, #2]
 801a56c:	4618      	mov	r0, r3
 801a56e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801a572:	687b      	ldr	r3, [r7, #4]
 801a574:	689b      	ldr	r3, [r3, #8]
 801a576:	b29b      	uxth	r3, r3
 801a578:	687a      	ldr	r2, [r7, #4]
 801a57a:	7c92      	ldrb	r2, [r2, #18]
 801a57c:	9209      	str	r2, [sp, #36]	@ 0x24
 801a57e:	2201      	movs	r2, #1
 801a580:	9208      	str	r2, [sp, #32]
 801a582:	2200      	movs	r2, #0
 801a584:	9207      	str	r2, [sp, #28]
 801a586:	2200      	movs	r2, #0
 801a588:	9206      	str	r2, [sp, #24]
 801a58a:	2200      	movs	r2, #0
 801a58c:	9205      	str	r2, [sp, #20]
 801a58e:	2200      	movs	r2, #0
 801a590:	9204      	str	r2, [sp, #16]
 801a592:	2200      	movs	r2, #0
 801a594:	9203      	str	r2, [sp, #12]
 801a596:	9302      	str	r3, [sp, #8]
 801a598:	2308      	movs	r3, #8
 801a59a:	9301      	str	r3, [sp, #4]
 801a59c:	2300      	movs	r3, #0
 801a59e:	9300      	str	r3, [sp, #0]
 801a5a0:	2301      	movs	r3, #1
 801a5a2:	460a      	mov	r2, r1
 801a5a4:	4601      	mov	r1, r0
 801a5a6:	2001      	movs	r0, #1
 801a5a8:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801a5aa:	687b      	ldr	r3, [r7, #4]
 801a5ac:	7c5b      	ldrb	r3, [r3, #17]
 801a5ae:	2b00      	cmp	r3, #0
 801a5b0:	d005      	beq.n	801a5be <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801a5b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a5b6:	4a14      	ldr	r2, [pc, #80]	@ (801a608 <RegionUS915RxConfig+0x100>)
 801a5b8:	5cd3      	ldrb	r3, [r2, r3]
 801a5ba:	75fb      	strb	r3, [r7, #23]
 801a5bc:	e004      	b.n	801a5c8 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801a5be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a5c2:	4a12      	ldr	r2, [pc, #72]	@ (801a60c <RegionUS915RxConfig+0x104>)
 801a5c4:	5cd3      	ldrb	r3, [r2, r3]
 801a5c6:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801a5c8:	4b0b      	ldr	r3, [pc, #44]	@ (801a5f8 <RegionUS915RxConfig+0xf0>)
 801a5ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a5cc:	7dfa      	ldrb	r2, [r7, #23]
 801a5ce:	320d      	adds	r2, #13
 801a5d0:	b2d2      	uxtb	r2, r2
 801a5d2:	4611      	mov	r1, r2
 801a5d4:	2001      	movs	r0, #1
 801a5d6:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801a5d8:	687b      	ldr	r3, [r7, #4]
 801a5da:	7cdb      	ldrb	r3, [r3, #19]
 801a5dc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a5e0:	6939      	ldr	r1, [r7, #16]
 801a5e2:	4618      	mov	r0, r3
 801a5e4:	f7fe f8a6 	bl	8018734 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801a5e8:	683b      	ldr	r3, [r7, #0]
 801a5ea:	7bfa      	ldrb	r2, [r7, #15]
 801a5ec:	701a      	strb	r2, [r3, #0]
    return true;
 801a5ee:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a5f0:	4618      	mov	r0, r3
 801a5f2:	371c      	adds	r7, #28
 801a5f4:	46bd      	mov	sp, r7
 801a5f6:	bd90      	pop	{r4, r7, pc}
 801a5f8:	08023b7c 	.word	0x08023b7c
 801a5fc:	000927c0 	.word	0x000927c0
 801a600:	370870a0 	.word	0x370870a0
 801a604:	08023af8 	.word	0x08023af8
 801a608:	08023b6c 	.word	0x08023b6c
 801a60c:	08023b5c 	.word	0x08023b5c

0801a610 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801a610:	b590      	push	{r4, r7, lr}
 801a612:	b093      	sub	sp, #76	@ 0x4c
 801a614:	af0a      	add	r7, sp, #40	@ 0x28
 801a616:	60f8      	str	r0, [r7, #12]
 801a618:	60b9      	str	r1, [r7, #8]
 801a61a:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801a61c:	68fb      	ldr	r3, [r7, #12]
 801a61e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a622:	461a      	mov	r2, r3
 801a624:	4b49      	ldr	r3, [pc, #292]	@ (801a74c <RegionUS915TxConfig+0x13c>)
 801a626:	5c9b      	ldrb	r3, [r3, r2]
 801a628:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 801a62a:	68fb      	ldr	r3, [r7, #12]
 801a62c:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801a630:	4b47      	ldr	r3, [pc, #284]	@ (801a750 <RegionUS915TxConfig+0x140>)
 801a632:	681a      	ldr	r2, [r3, #0]
 801a634:	4b47      	ldr	r3, [pc, #284]	@ (801a754 <RegionUS915TxConfig+0x144>)
 801a636:	6819      	ldr	r1, [r3, #0]
 801a638:	68fb      	ldr	r3, [r7, #12]
 801a63a:	781b      	ldrb	r3, [r3, #0]
 801a63c:	461c      	mov	r4, r3
 801a63e:	4623      	mov	r3, r4
 801a640:	005b      	lsls	r3, r3, #1
 801a642:	4423      	add	r3, r4
 801a644:	009b      	lsls	r3, r3, #2
 801a646:	440b      	add	r3, r1
 801a648:	3309      	adds	r3, #9
 801a64a:	781b      	ldrb	r3, [r3, #0]
 801a64c:	4619      	mov	r1, r3
 801a64e:	460b      	mov	r3, r1
 801a650:	005b      	lsls	r3, r3, #1
 801a652:	440b      	add	r3, r1
 801a654:	00db      	lsls	r3, r3, #3
 801a656:	4413      	add	r3, r2
 801a658:	f993 1002 	ldrsb.w	r1, [r3, #2]
 801a65c:	68fb      	ldr	r3, [r7, #12]
 801a65e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a662:	4b3c      	ldr	r3, [pc, #240]	@ (801a754 <RegionUS915TxConfig+0x144>)
 801a664:	681b      	ldr	r3, [r3, #0]
 801a666:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801a66a:	f7ff fa4f 	bl	8019b0c <LimitTxPower>
 801a66e:	4603      	mov	r3, r0
 801a670:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 801a672:	68fb      	ldr	r3, [r7, #12]
 801a674:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a678:	4937      	ldr	r1, [pc, #220]	@ (801a758 <RegionUS915TxConfig+0x148>)
 801a67a:	4618      	mov	r0, r3
 801a67c:	f7fe f83c 	bl	80186f8 <RegionCommonGetBandwidth>
 801a680:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801a682:	2300      	movs	r3, #0
 801a684:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801a686:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801a68a:	f04f 0200 	mov.w	r2, #0
 801a68e:	4933      	ldr	r1, [pc, #204]	@ (801a75c <RegionUS915TxConfig+0x14c>)
 801a690:	4618      	mov	r0, r3
 801a692:	f7fd fe8d 	bl	80183b0 <RegionCommonComputeTxPower>
 801a696:	4603      	mov	r3, r0
 801a698:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801a69a:	4b31      	ldr	r3, [pc, #196]	@ (801a760 <RegionUS915TxConfig+0x150>)
 801a69c:	68da      	ldr	r2, [r3, #12]
 801a69e:	4b2d      	ldr	r3, [pc, #180]	@ (801a754 <RegionUS915TxConfig+0x144>)
 801a6a0:	6819      	ldr	r1, [r3, #0]
 801a6a2:	68fb      	ldr	r3, [r7, #12]
 801a6a4:	781b      	ldrb	r3, [r3, #0]
 801a6a6:	4618      	mov	r0, r3
 801a6a8:	4603      	mov	r3, r0
 801a6aa:	005b      	lsls	r3, r3, #1
 801a6ac:	4403      	add	r3, r0
 801a6ae:	009b      	lsls	r3, r3, #2
 801a6b0:	440b      	add	r3, r1
 801a6b2:	681b      	ldr	r3, [r3, #0]
 801a6b4:	4618      	mov	r0, r3
 801a6b6:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801a6b8:	4b29      	ldr	r3, [pc, #164]	@ (801a760 <RegionUS915TxConfig+0x150>)
 801a6ba:	69dc      	ldr	r4, [r3, #28]
 801a6bc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801a6c0:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801a6c4:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801a6c8:	9208      	str	r2, [sp, #32]
 801a6ca:	2200      	movs	r2, #0
 801a6cc:	9207      	str	r2, [sp, #28]
 801a6ce:	2200      	movs	r2, #0
 801a6d0:	9206      	str	r2, [sp, #24]
 801a6d2:	2200      	movs	r2, #0
 801a6d4:	9205      	str	r2, [sp, #20]
 801a6d6:	2201      	movs	r2, #1
 801a6d8:	9204      	str	r2, [sp, #16]
 801a6da:	2200      	movs	r2, #0
 801a6dc:	9203      	str	r2, [sp, #12]
 801a6de:	2208      	movs	r2, #8
 801a6e0:	9202      	str	r2, [sp, #8]
 801a6e2:	2201      	movs	r2, #1
 801a6e4:	9201      	str	r2, [sp, #4]
 801a6e6:	9300      	str	r3, [sp, #0]
 801a6e8:	69bb      	ldr	r3, [r7, #24]
 801a6ea:	2200      	movs	r2, #0
 801a6ec:	2001      	movs	r0, #1
 801a6ee:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801a6f0:	4b18      	ldr	r3, [pc, #96]	@ (801a754 <RegionUS915TxConfig+0x144>)
 801a6f2:	681a      	ldr	r2, [r3, #0]
 801a6f4:	68fb      	ldr	r3, [r7, #12]
 801a6f6:	781b      	ldrb	r3, [r3, #0]
 801a6f8:	4619      	mov	r1, r3
 801a6fa:	460b      	mov	r3, r1
 801a6fc:	005b      	lsls	r3, r3, #1
 801a6fe:	440b      	add	r3, r1
 801a700:	009b      	lsls	r3, r3, #2
 801a702:	4413      	add	r3, r2
 801a704:	681a      	ldr	r2, [r3, #0]
 801a706:	68fb      	ldr	r3, [r7, #12]
 801a708:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a70c:	4619      	mov	r1, r3
 801a70e:	4610      	mov	r0, r2
 801a710:	f7fe f842 	bl	8018798 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801a714:	4b12      	ldr	r3, [pc, #72]	@ (801a760 <RegionUS915TxConfig+0x150>)
 801a716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a718:	68fa      	ldr	r2, [r7, #12]
 801a71a:	8992      	ldrh	r2, [r2, #12]
 801a71c:	b2d2      	uxtb	r2, r2
 801a71e:	4611      	mov	r1, r2
 801a720:	2001      	movs	r0, #1
 801a722:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801a724:	68fb      	ldr	r3, [r7, #12]
 801a726:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a72a:	68fb      	ldr	r3, [r7, #12]
 801a72c:	899b      	ldrh	r3, [r3, #12]
 801a72e:	4619      	mov	r1, r3
 801a730:	4610      	mov	r0, r2
 801a732:	f7ff fa65 	bl	8019c00 <GetTimeOnAir>
 801a736:	4602      	mov	r2, r0
 801a738:	687b      	ldr	r3, [r7, #4]
 801a73a:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801a73c:	68bb      	ldr	r3, [r7, #8]
 801a73e:	7fba      	ldrb	r2, [r7, #30]
 801a740:	701a      	strb	r2, [r3, #0]
    return true;
 801a742:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a744:	4618      	mov	r0, r3
 801a746:	3724      	adds	r7, #36	@ 0x24
 801a748:	46bd      	mov	sp, r7
 801a74a:	bd90      	pop	{r4, r7, pc}
 801a74c:	08023af8 	.word	0x08023af8
 801a750:	20001fac 	.word	0x20001fac
 801a754:	20001fa8 	.word	0x20001fa8
 801a758:	08023b08 	.word	0x08023b08
 801a75c:	41f00000 	.word	0x41f00000
 801a760:	08023b7c 	.word	0x08023b7c

0801a764 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801a764:	b590      	push	{r4, r7, lr}
 801a766:	b097      	sub	sp, #92	@ 0x5c
 801a768:	af00      	add	r7, sp, #0
 801a76a:	60f8      	str	r0, [r7, #12]
 801a76c:	60b9      	str	r1, [r7, #8]
 801a76e:	607a      	str	r2, [r7, #4]
 801a770:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801a772:	2307      	movs	r3, #7
 801a774:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801a778:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a77c:	2200      	movs	r2, #0
 801a77e:	601a      	str	r2, [r3, #0]
 801a780:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801a782:	2300      	movs	r3, #0
 801a784:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 801a788:	2300      	movs	r3, #0
 801a78a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801a78e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a792:	2200      	movs	r2, #0
 801a794:	601a      	str	r2, [r3, #0]
 801a796:	605a      	str	r2, [r3, #4]
 801a798:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801a79a:	4b97      	ldr	r3, [pc, #604]	@ (801a9f8 <RegionUS915LinkAdrReq+0x294>)
 801a79c:	681b      	ldr	r3, [r3, #0]
 801a79e:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 801a7a2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a7a6:	2206      	movs	r2, #6
 801a7a8:	4618      	mov	r0, r3
 801a7aa:	f7fd fb29 	bl	8017e00 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a7ae:	e11b      	b.n	801a9e8 <RegionUS915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801a7b0:	68fb      	ldr	r3, [r7, #12]
 801a7b2:	685a      	ldr	r2, [r3, #4]
 801a7b4:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 801a7b8:	4413      	add	r3, r2
 801a7ba:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801a7be:	4611      	mov	r1, r2
 801a7c0:	4618      	mov	r0, r3
 801a7c2:	f7fd fc3d 	bl	8018040 <RegionCommonParseLinkAdrReq>
 801a7c6:	4603      	mov	r3, r0
 801a7c8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 801a7cc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801a7d0:	2b00      	cmp	r3, #0
 801a7d2:	f000 8113 	beq.w	801a9fc <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801a7d6:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801a7da:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801a7de:	4413      	add	r3, r2
 801a7e0:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801a7e4:	2307      	movs	r3, #7
 801a7e6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801a7ea:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a7ee:	2b06      	cmp	r3, #6
 801a7f0:	d116      	bne.n	801a820 <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801a7f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a7f6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 801a7fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a7fe:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 801a802:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a806:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 801a80a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a80e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801a812:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801a816:	b2db      	uxtb	r3, r3
 801a818:	b29b      	uxth	r3, r3
 801a81a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a81e:	e0e3      	b.n	801a9e8 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801a820:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a824:	2b07      	cmp	r3, #7
 801a826:	d112      	bne.n	801a84e <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801a828:	2300      	movs	r3, #0
 801a82a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 801a82e:	2300      	movs	r3, #0
 801a830:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 801a834:	2300      	movs	r3, #0
 801a836:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 801a83a:	2300      	movs	r3, #0
 801a83c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801a840:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801a844:	b2db      	uxtb	r3, r3
 801a846:	b29b      	uxth	r3, r3
 801a848:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a84c:	e0cc      	b.n	801a9e8 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801a84e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a852:	2b05      	cmp	r3, #5
 801a854:	f040 80bf 	bne.w	801a9d6 <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801a858:	2301      	movs	r3, #1
 801a85a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801a85e:	2300      	movs	r3, #0
 801a860:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801a864:	2300      	movs	r3, #0
 801a866:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801a86a:	e0ae      	b.n	801a9ca <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801a86c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801a870:	b2da      	uxtb	r2, r3
 801a872:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a876:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a87a:	fa01 f303 	lsl.w	r3, r1, r3
 801a87e:	4013      	ands	r3, r2
 801a880:	2b00      	cmp	r3, #0
 801a882:	d04d      	beq.n	801a920 <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 801a884:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a888:	f003 0301 	and.w	r3, r3, #1
 801a88c:	b2db      	uxtb	r3, r3
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d120      	bne.n	801a8d4 <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801a892:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a896:	005b      	lsls	r3, r3, #1
 801a898:	3358      	adds	r3, #88	@ 0x58
 801a89a:	443b      	add	r3, r7
 801a89c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a8a0:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a8a4:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 801a8a8:	b292      	uxth	r2, r2
 801a8aa:	005b      	lsls	r3, r3, #1
 801a8ac:	3358      	adds	r3, #88	@ 0x58
 801a8ae:	443b      	add	r3, r7
 801a8b0:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801a8b4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a8b8:	b21a      	sxth	r2, r3
 801a8ba:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a8be:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a8c2:	fa01 f303 	lsl.w	r3, r1, r3
 801a8c6:	b21b      	sxth	r3, r3
 801a8c8:	4313      	orrs	r3, r2
 801a8ca:	b21b      	sxth	r3, r3
 801a8cc:	b29b      	uxth	r3, r3
 801a8ce:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a8d2:	e075      	b.n	801a9c0 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801a8d4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a8d8:	005b      	lsls	r3, r3, #1
 801a8da:	3358      	adds	r3, #88	@ 0x58
 801a8dc:	443b      	add	r3, r7
 801a8de:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a8e2:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a8e6:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 801a8ea:	b292      	uxth	r2, r2
 801a8ec:	005b      	lsls	r3, r3, #1
 801a8ee:	3358      	adds	r3, #88	@ 0x58
 801a8f0:	443b      	add	r3, r7
 801a8f2:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801a8f6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a8fa:	b21a      	sxth	r2, r3
 801a8fc:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a900:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a904:	fa01 f303 	lsl.w	r3, r1, r3
 801a908:	b21b      	sxth	r3, r3
 801a90a:	4313      	orrs	r3, r2
 801a90c:	b21b      	sxth	r3, r3
 801a90e:	b29b      	uxth	r3, r3
 801a910:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801a914:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a918:	3301      	adds	r3, #1
 801a91a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 801a91e:	e04f      	b.n	801a9c0 <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801a920:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a924:	f003 0301 	and.w	r3, r3, #1
 801a928:	b2db      	uxtb	r3, r3
 801a92a:	2b00      	cmp	r3, #0
 801a92c:	d122      	bne.n	801a974 <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801a92e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a932:	005b      	lsls	r3, r3, #1
 801a934:	3358      	adds	r3, #88	@ 0x58
 801a936:	443b      	add	r3, r7
 801a938:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a93c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a940:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 801a944:	b292      	uxth	r2, r2
 801a946:	005b      	lsls	r3, r3, #1
 801a948:	3358      	adds	r3, #88	@ 0x58
 801a94a:	443b      	add	r3, r7
 801a94c:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801a950:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a954:	b21a      	sxth	r2, r3
 801a956:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a95a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a95e:	fa01 f303 	lsl.w	r3, r1, r3
 801a962:	b21b      	sxth	r3, r3
 801a964:	43db      	mvns	r3, r3
 801a966:	b21b      	sxth	r3, r3
 801a968:	4013      	ands	r3, r2
 801a96a:	b21b      	sxth	r3, r3
 801a96c:	b29b      	uxth	r3, r3
 801a96e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a972:	e025      	b.n	801a9c0 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801a974:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a978:	005b      	lsls	r3, r3, #1
 801a97a:	3358      	adds	r3, #88	@ 0x58
 801a97c:	443b      	add	r3, r7
 801a97e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a982:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a986:	b2d2      	uxtb	r2, r2
 801a988:	b292      	uxth	r2, r2
 801a98a:	005b      	lsls	r3, r3, #1
 801a98c:	3358      	adds	r3, #88	@ 0x58
 801a98e:	443b      	add	r3, r7
 801a990:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801a994:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a998:	b21a      	sxth	r2, r3
 801a99a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a99e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a9a2:	fa01 f303 	lsl.w	r3, r1, r3
 801a9a6:	b21b      	sxth	r3, r3
 801a9a8:	43db      	mvns	r3, r3
 801a9aa:	b21b      	sxth	r3, r3
 801a9ac:	4013      	ands	r3, r2
 801a9ae:	b21b      	sxth	r3, r3
 801a9b0:	b29b      	uxth	r3, r3
 801a9b2:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801a9b6:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a9ba:	3301      	adds	r3, #1
 801a9bc:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801a9c0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a9c4:	3301      	adds	r3, #1
 801a9c6:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801a9ca:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a9ce:	2b07      	cmp	r3, #7
 801a9d0:	f67f af4c 	bls.w	801a86c <RegionUS915LinkAdrReq+0x108>
 801a9d4:	e008      	b.n	801a9e8 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801a9d6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a9da:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801a9de:	005b      	lsls	r3, r3, #1
 801a9e0:	3358      	adds	r3, #88	@ 0x58
 801a9e2:	443b      	add	r3, r7
 801a9e4:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a9e8:	68fb      	ldr	r3, [r7, #12]
 801a9ea:	7a1b      	ldrb	r3, [r3, #8]
 801a9ec:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801a9f0:	429a      	cmp	r2, r3
 801a9f2:	f4ff aedd 	bcc.w	801a7b0 <RegionUS915LinkAdrReq+0x4c>
 801a9f6:	e002      	b.n	801a9fe <RegionUS915LinkAdrReq+0x29a>
 801a9f8:	20001fa8 	.word	0x20001fa8
            break; // break loop, since no more request has been found
 801a9fc:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801a9fe:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801aa02:	2b03      	cmp	r3, #3
 801aa04:	dc0f      	bgt.n	801aa26 <RegionUS915LinkAdrReq+0x2c2>
 801aa06:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801aa0a:	2204      	movs	r2, #4
 801aa0c:	2100      	movs	r1, #0
 801aa0e:	4618      	mov	r0, r3
 801aa10:	f7fd f9ca 	bl	8017da8 <RegionCommonCountChannels>
 801aa14:	4603      	mov	r3, r0
 801aa16:	2b01      	cmp	r3, #1
 801aa18:	d805      	bhi.n	801aa26 <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 801aa1a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801aa1e:	f023 0301 	bic.w	r3, r3, #1
 801aa22:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801aa26:	2302      	movs	r3, #2
 801aa28:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801aa2c:	68fb      	ldr	r3, [r7, #12]
 801aa2e:	7a5b      	ldrb	r3, [r3, #9]
 801aa30:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801aa34:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801aa38:	4618      	mov	r0, r3
 801aa3a:	f7ff f911 	bl	8019c60 <RegionUS915GetPhyParam>
 801aa3e:	4603      	mov	r3, r0
 801aa40:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 801aa42:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801aa46:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801aa48:	68fb      	ldr	r3, [r7, #12]
 801aa4a:	7a9b      	ldrb	r3, [r3, #10]
 801aa4c:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801aa4e:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801aa52:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801aa54:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 801aa58:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801aa5a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 801aa5e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801aa60:	68fb      	ldr	r3, [r7, #12]
 801aa62:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801aa66:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801aa68:	68fb      	ldr	r3, [r7, #12]
 801aa6a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801aa6e:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801aa70:	68fb      	ldr	r3, [r7, #12]
 801aa72:	7b5b      	ldrb	r3, [r3, #13]
 801aa74:	b25b      	sxtb	r3, r3
 801aa76:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801aa78:	2348      	movs	r3, #72	@ 0x48
 801aa7a:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801aa7e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801aa82:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801aa84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aa86:	b25b      	sxtb	r3, r3
 801aa88:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801aa8c:	2304      	movs	r3, #4
 801aa8e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801aa92:	4b3f      	ldr	r3, [pc, #252]	@ (801ab90 <RegionUS915LinkAdrReq+0x42c>)
 801aa94:	681b      	ldr	r3, [r3, #0]
 801aa96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801aa98:	230e      	movs	r3, #14
 801aa9a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801aa9e:	2300      	movs	r3, #0
 801aaa0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801aaa4:	68fb      	ldr	r3, [r7, #12]
 801aaa6:	681b      	ldr	r3, [r3, #0]
 801aaa8:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801aaaa:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 801aaae:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801aab2:	1c9a      	adds	r2, r3, #2
 801aab4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801aab8:	1c59      	adds	r1, r3, #1
 801aaba:	f107 0014 	add.w	r0, r7, #20
 801aabe:	4623      	mov	r3, r4
 801aac0:	f7fd fb0f 	bl	80180e2 <RegionCommonLinkAdrReqVerifyParams>
 801aac4:	4603      	mov	r3, r0
 801aac6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801aaca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801aace:	2b07      	cmp	r3, #7
 801aad0:	d147      	bne.n	801ab62 <RegionUS915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801aad2:	4b2f      	ldr	r3, [pc, #188]	@ (801ab90 <RegionUS915LinkAdrReq+0x42c>)
 801aad4:	681b      	ldr	r3, [r3, #0]
 801aad6:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801aada:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801aade:	2206      	movs	r2, #6
 801aae0:	4618      	mov	r0, r3
 801aae2:	f7fd f98d 	bl	8017e00 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801aae6:	4b2b      	ldr	r3, [pc, #172]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801aae8:	681b      	ldr	r3, [r3, #0]
 801aaea:	8819      	ldrh	r1, [r3, #0]
 801aaec:	4b28      	ldr	r3, [pc, #160]	@ (801ab90 <RegionUS915LinkAdrReq+0x42c>)
 801aaee:	681b      	ldr	r3, [r3, #0]
 801aaf0:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 801aaf4:	4b27      	ldr	r3, [pc, #156]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801aaf6:	681b      	ldr	r3, [r3, #0]
 801aaf8:	400a      	ands	r2, r1
 801aafa:	b292      	uxth	r2, r2
 801aafc:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801aafe:	4b25      	ldr	r3, [pc, #148]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801ab00:	681b      	ldr	r3, [r3, #0]
 801ab02:	8859      	ldrh	r1, [r3, #2]
 801ab04:	4b22      	ldr	r3, [pc, #136]	@ (801ab90 <RegionUS915LinkAdrReq+0x42c>)
 801ab06:	681b      	ldr	r3, [r3, #0]
 801ab08:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 801ab0c:	4b21      	ldr	r3, [pc, #132]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801ab0e:	681b      	ldr	r3, [r3, #0]
 801ab10:	400a      	ands	r2, r1
 801ab12:	b292      	uxth	r2, r2
 801ab14:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801ab16:	4b1f      	ldr	r3, [pc, #124]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801ab18:	681b      	ldr	r3, [r3, #0]
 801ab1a:	8899      	ldrh	r1, [r3, #4]
 801ab1c:	4b1c      	ldr	r3, [pc, #112]	@ (801ab90 <RegionUS915LinkAdrReq+0x42c>)
 801ab1e:	681b      	ldr	r3, [r3, #0]
 801ab20:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 801ab24:	4b1b      	ldr	r3, [pc, #108]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801ab26:	681b      	ldr	r3, [r3, #0]
 801ab28:	400a      	ands	r2, r1
 801ab2a:	b292      	uxth	r2, r2
 801ab2c:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 801ab2e:	4b19      	ldr	r3, [pc, #100]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801ab30:	681b      	ldr	r3, [r3, #0]
 801ab32:	88d9      	ldrh	r1, [r3, #6]
 801ab34:	4b16      	ldr	r3, [pc, #88]	@ (801ab90 <RegionUS915LinkAdrReq+0x42c>)
 801ab36:	681b      	ldr	r3, [r3, #0]
 801ab38:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 801ab3c:	4b15      	ldr	r3, [pc, #84]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801ab3e:	681b      	ldr	r3, [r3, #0]
 801ab40:	400a      	ands	r2, r1
 801ab42:	b292      	uxth	r2, r2
 801ab44:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801ab46:	4b12      	ldr	r3, [pc, #72]	@ (801ab90 <RegionUS915LinkAdrReq+0x42c>)
 801ab48:	681a      	ldr	r2, [r3, #0]
 801ab4a:	4b12      	ldr	r3, [pc, #72]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801ab4c:	681b      	ldr	r3, [r3, #0]
 801ab4e:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801ab52:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801ab54:	4b0e      	ldr	r3, [pc, #56]	@ (801ab90 <RegionUS915LinkAdrReq+0x42c>)
 801ab56:	681a      	ldr	r2, [r3, #0]
 801ab58:	4b0e      	ldr	r3, [pc, #56]	@ (801ab94 <RegionUS915LinkAdrReq+0x430>)
 801ab5a:	681b      	ldr	r3, [r3, #0]
 801ab5c:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 801ab60:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801ab62:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 801ab66:	68bb      	ldr	r3, [r7, #8]
 801ab68:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801ab6a:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 801ab6e:	687b      	ldr	r3, [r7, #4]
 801ab70:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801ab72:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801ab76:	683b      	ldr	r3, [r7, #0]
 801ab78:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801ab7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ab7c:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801ab80:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 801ab82:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801ab86:	4618      	mov	r0, r3
 801ab88:	375c      	adds	r7, #92	@ 0x5c
 801ab8a:	46bd      	mov	sp, r7
 801ab8c:	bd90      	pop	{r4, r7, pc}
 801ab8e:	bf00      	nop
 801ab90:	20001fa8 	.word	0x20001fa8
 801ab94:	20001fa4 	.word	0x20001fa4

0801ab98 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801ab98:	b580      	push	{r7, lr}
 801ab9a:	b084      	sub	sp, #16
 801ab9c:	af00      	add	r7, sp, #0
 801ab9e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801aba0:	2307      	movs	r3, #7
 801aba2:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801aba4:	687b      	ldr	r3, [r7, #4]
 801aba6:	685b      	ldr	r3, [r3, #4]
 801aba8:	4618      	mov	r0, r3
 801abaa:	f7fe ffe5 	bl	8019b78 <VerifyRfFreq>
 801abae:	4603      	mov	r3, r0
 801abb0:	f083 0301 	eor.w	r3, r3, #1
 801abb4:	b2db      	uxtb	r3, r3
 801abb6:	2b00      	cmp	r3, #0
 801abb8:	d003      	beq.n	801abc2 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801abba:	7bfb      	ldrb	r3, [r7, #15]
 801abbc:	f023 0301 	bic.w	r3, r3, #1
 801abc0:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801abc2:	687b      	ldr	r3, [r7, #4]
 801abc4:	f993 3000 	ldrsb.w	r3, [r3]
 801abc8:	220d      	movs	r2, #13
 801abca:	2108      	movs	r1, #8
 801abcc:	4618      	mov	r0, r3
 801abce:	f7fd f89a 	bl	8017d06 <RegionCommonValueInRange>
 801abd2:	4603      	mov	r3, r0
 801abd4:	2b00      	cmp	r3, #0
 801abd6:	d103      	bne.n	801abe0 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801abd8:	7bfb      	ldrb	r3, [r7, #15]
 801abda:	f023 0302 	bic.w	r3, r3, #2
 801abde:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801abe0:	687b      	ldr	r3, [r7, #4]
 801abe2:	f993 3000 	ldrsb.w	r3, [r3]
 801abe6:	2207      	movs	r2, #7
 801abe8:	2105      	movs	r1, #5
 801abea:	4618      	mov	r0, r3
 801abec:	f7fd f88b 	bl	8017d06 <RegionCommonValueInRange>
 801abf0:	4603      	mov	r3, r0
 801abf2:	2b01      	cmp	r3, #1
 801abf4:	d004      	beq.n	801ac00 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801abf6:	687b      	ldr	r3, [r7, #4]
 801abf8:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801abfc:	2b0d      	cmp	r3, #13
 801abfe:	dd03      	ble.n	801ac08 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801ac00:	7bfb      	ldrb	r3, [r7, #15]
 801ac02:	f023 0302 	bic.w	r3, r3, #2
 801ac06:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801ac08:	687b      	ldr	r3, [r7, #4]
 801ac0a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ac0e:	2203      	movs	r2, #3
 801ac10:	2100      	movs	r1, #0
 801ac12:	4618      	mov	r0, r3
 801ac14:	f7fd f877 	bl	8017d06 <RegionCommonValueInRange>
 801ac18:	4603      	mov	r3, r0
 801ac1a:	2b00      	cmp	r3, #0
 801ac1c:	d103      	bne.n	801ac26 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801ac1e:	7bfb      	ldrb	r3, [r7, #15]
 801ac20:	f023 0304 	bic.w	r3, r3, #4
 801ac24:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 801ac26:	7bfb      	ldrb	r3, [r7, #15]
}
 801ac28:	4618      	mov	r0, r3
 801ac2a:	3710      	adds	r7, #16
 801ac2c:	46bd      	mov	sp, r7
 801ac2e:	bd80      	pop	{r7, pc}

0801ac30 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801ac30:	b480      	push	{r7}
 801ac32:	b083      	sub	sp, #12
 801ac34:	af00      	add	r7, sp, #0
 801ac36:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801ac38:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ac3c:	4618      	mov	r0, r3
 801ac3e:	370c      	adds	r7, #12
 801ac40:	46bd      	mov	sp, r7
 801ac42:	bc80      	pop	{r7}
 801ac44:	4770      	bx	lr

0801ac46 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801ac46:	b480      	push	{r7}
 801ac48:	b083      	sub	sp, #12
 801ac4a:	af00      	add	r7, sp, #0
 801ac4c:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801ac4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ac52:	4618      	mov	r0, r3
 801ac54:	370c      	adds	r7, #12
 801ac56:	46bd      	mov	sp, r7
 801ac58:	bc80      	pop	{r7}
 801ac5a:	4770      	bx	lr

0801ac5c <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801ac5c:	b480      	push	{r7}
 801ac5e:	b083      	sub	sp, #12
 801ac60:	af00      	add	r7, sp, #0
 801ac62:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801ac64:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ac68:	4618      	mov	r0, r3
 801ac6a:	370c      	adds	r7, #12
 801ac6c:	46bd      	mov	sp, r7
 801ac6e:	bc80      	pop	{r7}
 801ac70:	4770      	bx	lr
	...

0801ac74 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801ac74:	b480      	push	{r7}
 801ac76:	b083      	sub	sp, #12
 801ac78:	af00      	add	r7, sp, #0
 801ac7a:	4603      	mov	r3, r0
 801ac7c:	460a      	mov	r2, r1
 801ac7e:	71fb      	strb	r3, [r7, #7]
 801ac80:	4613      	mov	r3, r2
 801ac82:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801ac84:	79bb      	ldrb	r3, [r7, #6]
 801ac86:	2b00      	cmp	r3, #0
 801ac88:	d106      	bne.n	801ac98 <RegionUS915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 801ac8a:	4b13      	ldr	r3, [pc, #76]	@ (801acd8 <RegionUS915AlternateDr+0x64>)
 801ac8c:	681b      	ldr	r3, [r3, #0]
 801ac8e:	7b5a      	ldrb	r2, [r3, #13]
 801ac90:	3201      	adds	r2, #1
 801ac92:	b2d2      	uxtb	r2, r2
 801ac94:	735a      	strb	r2, [r3, #13]
 801ac96:	e005      	b.n	801aca4 <RegionUS915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 801ac98:	4b0f      	ldr	r3, [pc, #60]	@ (801acd8 <RegionUS915AlternateDr+0x64>)
 801ac9a:	681b      	ldr	r3, [r3, #0]
 801ac9c:	7b5a      	ldrb	r2, [r3, #13]
 801ac9e:	3a01      	subs	r2, #1
 801aca0:	b2d2      	uxtb	r2, r2
 801aca2:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801aca4:	4b0c      	ldr	r3, [pc, #48]	@ (801acd8 <RegionUS915AlternateDr+0x64>)
 801aca6:	681b      	ldr	r3, [r3, #0]
 801aca8:	7b5a      	ldrb	r2, [r3, #13]
 801acaa:	4b0c      	ldr	r3, [pc, #48]	@ (801acdc <RegionUS915AlternateDr+0x68>)
 801acac:	fba3 1302 	umull	r1, r3, r3, r2
 801acb0:	0859      	lsrs	r1, r3, #1
 801acb2:	460b      	mov	r3, r1
 801acb4:	00db      	lsls	r3, r3, #3
 801acb6:	440b      	add	r3, r1
 801acb8:	1ad3      	subs	r3, r2, r3
 801acba:	b2db      	uxtb	r3, r3
 801acbc:	2b00      	cmp	r3, #0
 801acbe:	d102      	bne.n	801acc6 <RegionUS915AlternateDr+0x52>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801acc0:	2304      	movs	r3, #4
 801acc2:	71fb      	strb	r3, [r7, #7]
 801acc4:	e001      	b.n	801acca <RegionUS915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_0;
 801acc6:	2300      	movs	r3, #0
 801acc8:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801acca:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 801acce:	4618      	mov	r0, r3
 801acd0:	370c      	adds	r7, #12
 801acd2:	46bd      	mov	sp, r7
 801acd4:	bc80      	pop	{r7}
 801acd6:	4770      	bx	lr
 801acd8:	20001fa4 	.word	0x20001fa4
 801acdc:	38e38e39 	.word	0x38e38e39

0801ace0 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801ace0:	b580      	push	{r7, lr}
 801ace2:	b0a8      	sub	sp, #160	@ 0xa0
 801ace4:	af02      	add	r7, sp, #8
 801ace6:	60f8      	str	r0, [r7, #12]
 801ace8:	60b9      	str	r1, [r7, #8]
 801acea:	607a      	str	r2, [r7, #4]
 801acec:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 801acee:	2300      	movs	r3, #0
 801acf0:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 801acf4:	2300      	movs	r3, #0
 801acf6:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801acfa:	2300      	movs	r3, #0
 801acfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801acfe:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801ad02:	2244      	movs	r2, #68	@ 0x44
 801ad04:	2100      	movs	r1, #0
 801ad06:	4618      	mov	r0, r3
 801ad08:	f005 fea3 	bl	8020a52 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801ad0c:	230c      	movs	r3, #12
 801ad0e:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801ad12:	4b67      	ldr	r3, [pc, #412]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ad14:	681b      	ldr	r3, [r3, #0]
 801ad16:	2204      	movs	r2, #4
 801ad18:	2100      	movs	r1, #0
 801ad1a:	4618      	mov	r0, r3
 801ad1c:	f7fd f844 	bl	8017da8 <RegionCommonCountChannels>
 801ad20:	4603      	mov	r3, r0
 801ad22:	2b00      	cmp	r3, #0
 801ad24:	d10e      	bne.n	801ad44 <RegionUS915NextChannel+0x64>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801ad26:	4b62      	ldr	r3, [pc, #392]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ad28:	681b      	ldr	r3, [r3, #0]
 801ad2a:	4618      	mov	r0, r3
 801ad2c:	4b61      	ldr	r3, [pc, #388]	@ (801aeb4 <RegionUS915NextChannel+0x1d4>)
 801ad2e:	681b      	ldr	r3, [r3, #0]
 801ad30:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801ad34:	2204      	movs	r2, #4
 801ad36:	4619      	mov	r1, r3
 801ad38:	f7fd f862 	bl	8017e00 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801ad3c:	4b5c      	ldr	r3, [pc, #368]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ad3e:	681b      	ldr	r3, [r3, #0]
 801ad40:	2200      	movs	r2, #0
 801ad42:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801ad44:	68fb      	ldr	r3, [r7, #12]
 801ad46:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801ad4a:	2b03      	cmp	r3, #3
 801ad4c:	dd0c      	ble.n	801ad68 <RegionUS915NextChannel+0x88>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801ad4e:	4b58      	ldr	r3, [pc, #352]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ad50:	681b      	ldr	r3, [r3, #0]
 801ad52:	891b      	ldrh	r3, [r3, #8]
 801ad54:	b2db      	uxtb	r3, r3
 801ad56:	2b00      	cmp	r3, #0
 801ad58:	d106      	bne.n	801ad68 <RegionUS915NextChannel+0x88>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801ad5a:	4b56      	ldr	r3, [pc, #344]	@ (801aeb4 <RegionUS915NextChannel+0x1d4>)
 801ad5c:	681a      	ldr	r2, [r3, #0]
 801ad5e:	4b54      	ldr	r3, [pc, #336]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ad60:	681b      	ldr	r3, [r3, #0]
 801ad62:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 801ad66:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801ad68:	68fb      	ldr	r3, [r7, #12]
 801ad6a:	7a5b      	ldrb	r3, [r3, #9]
 801ad6c:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801ad6e:	68fb      	ldr	r3, [r7, #12]
 801ad70:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801ad74:	b2db      	uxtb	r3, r3
 801ad76:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 801ad78:	4b4d      	ldr	r3, [pc, #308]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ad7a:	681b      	ldr	r3, [r3, #0]
 801ad7c:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801ad7e:	4b4d      	ldr	r3, [pc, #308]	@ (801aeb4 <RegionUS915NextChannel+0x1d4>)
 801ad80:	681b      	ldr	r3, [r3, #0]
 801ad82:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 801ad84:	4b4c      	ldr	r3, [pc, #304]	@ (801aeb8 <RegionUS915NextChannel+0x1d8>)
 801ad86:	681b      	ldr	r3, [r3, #0]
 801ad88:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801ad8a:	2348      	movs	r3, #72	@ 0x48
 801ad8c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 801ad8e:	2300      	movs	r3, #0
 801ad90:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801ad92:	68fb      	ldr	r3, [r7, #12]
 801ad94:	681b      	ldr	r3, [r3, #0]
 801ad96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801ad98:	68fb      	ldr	r3, [r7, #12]
 801ad9a:	685b      	ldr	r3, [r3, #4]
 801ad9c:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801ad9e:	68fb      	ldr	r3, [r7, #12]
 801ada0:	7a9b      	ldrb	r3, [r3, #10]
 801ada2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801ada6:	2301      	movs	r3, #1
 801ada8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801adac:	f107 0314 	add.w	r3, r7, #20
 801adb0:	64bb      	str	r3, [r7, #72]	@ 0x48

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801adb2:	68fa      	ldr	r2, [r7, #12]
 801adb4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801adb8:	320c      	adds	r2, #12
 801adba:	e892 0003 	ldmia.w	r2, {r0, r1}
 801adbe:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801adc2:	68fb      	ldr	r3, [r7, #12]
 801adc4:	7d1b      	ldrb	r3, [r3, #20]
 801adc6:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801adca:	68fb      	ldr	r3, [r7, #12]
 801adcc:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801add0:	68fb      	ldr	r3, [r7, #12]
 801add2:	8adb      	ldrh	r3, [r3, #22]
 801add4:	4619      	mov	r1, r3
 801add6:	4610      	mov	r0, r2
 801add8:	f7fe ff12 	bl	8019c00 <GetTimeOnAir>
 801addc:	4603      	mov	r3, r0
 801adde:	647b      	str	r3, [r7, #68]	@ 0x44
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801ade0:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 801ade4:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801ade8:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 801adec:	687b      	ldr	r3, [r7, #4]
 801adee:	9301      	str	r3, [sp, #4]
 801adf0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 801adf4:	9300      	str	r3, [sp, #0]
 801adf6:	460b      	mov	r3, r1
 801adf8:	6839      	ldr	r1, [r7, #0]
 801adfa:	f7fd fbc8 	bl	801858e <RegionCommonIdentifyChannels>
 801adfe:	4603      	mov	r3, r0
 801ae00:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801ae04:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 801ae08:	2b00      	cmp	r3, #0
 801ae0a:	d14a      	bne.n	801aea2 <RegionUS915NextChannel+0x1c2>
    {
        if( nextChanParams->Joined == true )
 801ae0c:	68fb      	ldr	r3, [r7, #12]
 801ae0e:	7a5b      	ldrb	r3, [r3, #9]
 801ae10:	2b00      	cmp	r3, #0
 801ae12:	d00e      	beq.n	801ae32 <RegionUS915NextChannel+0x152>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801ae14:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 801ae18:	3b01      	subs	r3, #1
 801ae1a:	4619      	mov	r1, r3
 801ae1c:	2000      	movs	r0, #0
 801ae1e:	f000 f89f 	bl	801af60 <randr>
 801ae22:	4603      	mov	r3, r0
 801ae24:	3398      	adds	r3, #152	@ 0x98
 801ae26:	443b      	add	r3, r7
 801ae28:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801ae2c:	68bb      	ldr	r3, [r7, #8]
 801ae2e:	701a      	strb	r2, [r3, #0]
 801ae30:	e02e      	b.n	801ae90 <RegionUS915NextChannel+0x1b0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801ae32:	68fb      	ldr	r3, [r7, #12]
 801ae34:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801ae38:	2b00      	cmp	r3, #0
 801ae3a:	d10e      	bne.n	801ae5a <RegionUS915NextChannel+0x17a>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801ae3c:	4b1c      	ldr	r3, [pc, #112]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ae3e:	681b      	ldr	r3, [r3, #0]
 801ae40:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801ae42:	4b1b      	ldr	r3, [pc, #108]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ae44:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801ae46:	330c      	adds	r3, #12
 801ae48:	68ba      	ldr	r2, [r7, #8]
 801ae4a:	4619      	mov	r1, r3
 801ae4c:	f7fc fd7a 	bl	8017944 <RegionBaseUSComputeNext125kHzJoinChannel>
 801ae50:	4603      	mov	r3, r0
 801ae52:	2b03      	cmp	r3, #3
 801ae54:	d11c      	bne.n	801ae90 <RegionUS915NextChannel+0x1b0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801ae56:	2303      	movs	r3, #3
 801ae58:	e025      	b.n	801aea6 <RegionUS915NextChannel+0x1c6>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801ae5a:	2300      	movs	r3, #0
 801ae5c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801ae60:	e004      	b.n	801ae6c <RegionUS915NextChannel+0x18c>
                {
                    i++;
 801ae62:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801ae66:	3301      	adds	r3, #1
 801ae68:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801ae6c:	4b10      	ldr	r3, [pc, #64]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ae6e:	681b      	ldr	r3, [r3, #0]
 801ae70:	891b      	ldrh	r3, [r3, #8]
 801ae72:	b2da      	uxtb	r2, r3
 801ae74:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801ae78:	fa42 f303 	asr.w	r3, r2, r3
 801ae7c:	f003 0301 	and.w	r3, r3, #1
 801ae80:	2b00      	cmp	r3, #0
 801ae82:	d0ee      	beq.n	801ae62 <RegionUS915NextChannel+0x182>
                }
                *channel = 64 + i;
 801ae84:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801ae88:	3340      	adds	r3, #64	@ 0x40
 801ae8a:	b2da      	uxtb	r2, r3
 801ae8c:	68bb      	ldr	r3, [r7, #8]
 801ae8e:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801ae90:	4b07      	ldr	r3, [pc, #28]	@ (801aeb0 <RegionUS915NextChannel+0x1d0>)
 801ae92:	681b      	ldr	r3, [r3, #0]
 801ae94:	4618      	mov	r0, r3
 801ae96:	68bb      	ldr	r3, [r7, #8]
 801ae98:	781b      	ldrb	r3, [r3, #0]
 801ae9a:	2248      	movs	r2, #72	@ 0x48
 801ae9c:	4619      	mov	r1, r3
 801ae9e:	f7fc ff4f 	bl	8017d40 <RegionCommonChanDisable>
    }
    return status;
 801aea2:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 801aea6:	4618      	mov	r0, r3
 801aea8:	3798      	adds	r7, #152	@ 0x98
 801aeaa:	46bd      	mov	sp, r7
 801aeac:	bd80      	pop	{r7, pc}
 801aeae:	bf00      	nop
 801aeb0:	20001fa4 	.word	0x20001fa4
 801aeb4:	20001fa8 	.word	0x20001fa8
 801aeb8:	20001fac 	.word	0x20001fac

0801aebc <RegionUS915ApplyDrOffset>:
#endif /* REGION_US915 */
}
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801aebc:	b480      	push	{r7}
 801aebe:	b085      	sub	sp, #20
 801aec0:	af00      	add	r7, sp, #0
 801aec2:	4603      	mov	r3, r0
 801aec4:	71fb      	strb	r3, [r7, #7]
 801aec6:	460b      	mov	r3, r1
 801aec8:	71bb      	strb	r3, [r7, #6]
 801aeca:	4613      	mov	r3, r2
 801aecc:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801aece:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801aed2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801aed6:	4909      	ldr	r1, [pc, #36]	@ (801aefc <RegionUS915ApplyDrOffset+0x40>)
 801aed8:	0092      	lsls	r2, r2, #2
 801aeda:	440a      	add	r2, r1
 801aedc:	4413      	add	r3, r2
 801aede:	781b      	ldrb	r3, [r3, #0]
 801aee0:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801aee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aee6:	2b00      	cmp	r3, #0
 801aee8:	da01      	bge.n	801aeee <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801aeea:	2300      	movs	r3, #0
 801aeec:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801aeee:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 801aef0:	4618      	mov	r0, r3
 801aef2:	3714      	adds	r7, #20
 801aef4:	46bd      	mov	sp, r7
 801aef6:	bc80      	pop	{r7}
 801aef8:	4770      	bx	lr
 801aefa:	bf00      	nop
 801aefc:	08023b48 	.word	0x08023b48

0801af00 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801af00:	b480      	push	{r7}
 801af02:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801af04:	4b0d      	ldr	r3, [pc, #52]	@ (801af3c <rand1+0x3c>)
 801af06:	681b      	ldr	r3, [r3, #0]
 801af08:	4a0d      	ldr	r2, [pc, #52]	@ (801af40 <rand1+0x40>)
 801af0a:	fb02 f303 	mul.w	r3, r2, r3
 801af0e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 801af12:	3339      	adds	r3, #57	@ 0x39
 801af14:	4a09      	ldr	r2, [pc, #36]	@ (801af3c <rand1+0x3c>)
 801af16:	6013      	str	r3, [r2, #0]
 801af18:	4b08      	ldr	r3, [pc, #32]	@ (801af3c <rand1+0x3c>)
 801af1a:	681a      	ldr	r2, [r3, #0]
 801af1c:	2303      	movs	r3, #3
 801af1e:	fba3 1302 	umull	r1, r3, r3, r2
 801af22:	1ad1      	subs	r1, r2, r3
 801af24:	0849      	lsrs	r1, r1, #1
 801af26:	440b      	add	r3, r1
 801af28:	0f99      	lsrs	r1, r3, #30
 801af2a:	460b      	mov	r3, r1
 801af2c:	07db      	lsls	r3, r3, #31
 801af2e:	1a5b      	subs	r3, r3, r1
 801af30:	1ad1      	subs	r1, r2, r3
 801af32:	460b      	mov	r3, r1
}
 801af34:	4618      	mov	r0, r3
 801af36:	46bd      	mov	sp, r7
 801af38:	bc80      	pop	{r7}
 801af3a:	4770      	bx	lr
 801af3c:	20000144 	.word	0x20000144
 801af40:	41c64e6d 	.word	0x41c64e6d

0801af44 <srand1>:

void srand1( uint32_t seed )
{
 801af44:	b480      	push	{r7}
 801af46:	b083      	sub	sp, #12
 801af48:	af00      	add	r7, sp, #0
 801af4a:	6078      	str	r0, [r7, #4]
    next = seed;
 801af4c:	4a03      	ldr	r2, [pc, #12]	@ (801af5c <srand1+0x18>)
 801af4e:	687b      	ldr	r3, [r7, #4]
 801af50:	6013      	str	r3, [r2, #0]
}
 801af52:	bf00      	nop
 801af54:	370c      	adds	r7, #12
 801af56:	46bd      	mov	sp, r7
 801af58:	bc80      	pop	{r7}
 801af5a:	4770      	bx	lr
 801af5c:	20000144 	.word	0x20000144

0801af60 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801af60:	b580      	push	{r7, lr}
 801af62:	b082      	sub	sp, #8
 801af64:	af00      	add	r7, sp, #0
 801af66:	6078      	str	r0, [r7, #4]
 801af68:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801af6a:	f7ff ffc9 	bl	801af00 <rand1>
 801af6e:	4602      	mov	r2, r0
 801af70:	6839      	ldr	r1, [r7, #0]
 801af72:	687b      	ldr	r3, [r7, #4]
 801af74:	1acb      	subs	r3, r1, r3
 801af76:	3301      	adds	r3, #1
 801af78:	fb92 f1f3 	sdiv	r1, r2, r3
 801af7c:	fb01 f303 	mul.w	r3, r1, r3
 801af80:	1ad2      	subs	r2, r2, r3
 801af82:	687b      	ldr	r3, [r7, #4]
 801af84:	4413      	add	r3, r2
}
 801af86:	4618      	mov	r0, r3
 801af88:	3708      	adds	r7, #8
 801af8a:	46bd      	mov	sp, r7
 801af8c:	bd80      	pop	{r7, pc}

0801af8e <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801af8e:	b480      	push	{r7}
 801af90:	b085      	sub	sp, #20
 801af92:	af00      	add	r7, sp, #0
 801af94:	60f8      	str	r0, [r7, #12]
 801af96:	60b9      	str	r1, [r7, #8]
 801af98:	4613      	mov	r3, r2
 801af9a:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801af9c:	e007      	b.n	801afae <memcpy1+0x20>
    {
        *dst++ = *src++;
 801af9e:	68ba      	ldr	r2, [r7, #8]
 801afa0:	1c53      	adds	r3, r2, #1
 801afa2:	60bb      	str	r3, [r7, #8]
 801afa4:	68fb      	ldr	r3, [r7, #12]
 801afa6:	1c59      	adds	r1, r3, #1
 801afa8:	60f9      	str	r1, [r7, #12]
 801afaa:	7812      	ldrb	r2, [r2, #0]
 801afac:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801afae:	88fb      	ldrh	r3, [r7, #6]
 801afb0:	1e5a      	subs	r2, r3, #1
 801afb2:	80fa      	strh	r2, [r7, #6]
 801afb4:	2b00      	cmp	r3, #0
 801afb6:	d1f2      	bne.n	801af9e <memcpy1+0x10>
    }
}
 801afb8:	bf00      	nop
 801afba:	bf00      	nop
 801afbc:	3714      	adds	r7, #20
 801afbe:	46bd      	mov	sp, r7
 801afc0:	bc80      	pop	{r7}
 801afc2:	4770      	bx	lr

0801afc4 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801afc4:	b480      	push	{r7}
 801afc6:	b085      	sub	sp, #20
 801afc8:	af00      	add	r7, sp, #0
 801afca:	60f8      	str	r0, [r7, #12]
 801afcc:	60b9      	str	r1, [r7, #8]
 801afce:	4613      	mov	r3, r2
 801afd0:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801afd2:	88fb      	ldrh	r3, [r7, #6]
 801afd4:	3b01      	subs	r3, #1
 801afd6:	68fa      	ldr	r2, [r7, #12]
 801afd8:	4413      	add	r3, r2
 801afda:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801afdc:	e007      	b.n	801afee <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801afde:	68ba      	ldr	r2, [r7, #8]
 801afe0:	1c53      	adds	r3, r2, #1
 801afe2:	60bb      	str	r3, [r7, #8]
 801afe4:	68fb      	ldr	r3, [r7, #12]
 801afe6:	1e59      	subs	r1, r3, #1
 801afe8:	60f9      	str	r1, [r7, #12]
 801afea:	7812      	ldrb	r2, [r2, #0]
 801afec:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801afee:	88fb      	ldrh	r3, [r7, #6]
 801aff0:	1e5a      	subs	r2, r3, #1
 801aff2:	80fa      	strh	r2, [r7, #6]
 801aff4:	2b00      	cmp	r3, #0
 801aff6:	d1f2      	bne.n	801afde <memcpyr+0x1a>
    }
}
 801aff8:	bf00      	nop
 801affa:	bf00      	nop
 801affc:	3714      	adds	r7, #20
 801affe:	46bd      	mov	sp, r7
 801b000:	bc80      	pop	{r7}
 801b002:	4770      	bx	lr

0801b004 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801b004:	b480      	push	{r7}
 801b006:	b083      	sub	sp, #12
 801b008:	af00      	add	r7, sp, #0
 801b00a:	6078      	str	r0, [r7, #4]
 801b00c:	460b      	mov	r3, r1
 801b00e:	70fb      	strb	r3, [r7, #3]
 801b010:	4613      	mov	r3, r2
 801b012:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801b014:	e004      	b.n	801b020 <memset1+0x1c>
    {
        *dst++ = value;
 801b016:	687b      	ldr	r3, [r7, #4]
 801b018:	1c5a      	adds	r2, r3, #1
 801b01a:	607a      	str	r2, [r7, #4]
 801b01c:	78fa      	ldrb	r2, [r7, #3]
 801b01e:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b020:	883b      	ldrh	r3, [r7, #0]
 801b022:	1e5a      	subs	r2, r3, #1
 801b024:	803a      	strh	r2, [r7, #0]
 801b026:	2b00      	cmp	r3, #0
 801b028:	d1f5      	bne.n	801b016 <memset1+0x12>
    }
}
 801b02a:	bf00      	nop
 801b02c:	bf00      	nop
 801b02e:	370c      	adds	r7, #12
 801b030:	46bd      	mov	sp, r7
 801b032:	bc80      	pop	{r7}
 801b034:	4770      	bx	lr
	...

0801b038 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 801b038:	b480      	push	{r7}
 801b03a:	b085      	sub	sp, #20
 801b03c:	af00      	add	r7, sp, #0
 801b03e:	6078      	str	r0, [r7, #4]
 801b040:	460b      	mov	r3, r1
 801b042:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 801b044:	f04f 33ff 	mov.w	r3, #4294967295
 801b048:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 801b04a:	687b      	ldr	r3, [r7, #4]
 801b04c:	2b00      	cmp	r3, #0
 801b04e:	d101      	bne.n	801b054 <Crc32+0x1c>
    {
        return 0;
 801b050:	2300      	movs	r3, #0
 801b052:	e026      	b.n	801b0a2 <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 801b054:	2300      	movs	r3, #0
 801b056:	817b      	strh	r3, [r7, #10]
 801b058:	e01d      	b.n	801b096 <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 801b05a:	897b      	ldrh	r3, [r7, #10]
 801b05c:	687a      	ldr	r2, [r7, #4]
 801b05e:	4413      	add	r3, r2
 801b060:	781b      	ldrb	r3, [r3, #0]
 801b062:	461a      	mov	r2, r3
 801b064:	68fb      	ldr	r3, [r7, #12]
 801b066:	4053      	eors	r3, r2
 801b068:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b06a:	2300      	movs	r3, #0
 801b06c:	813b      	strh	r3, [r7, #8]
 801b06e:	e00c      	b.n	801b08a <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 801b070:	68fb      	ldr	r3, [r7, #12]
 801b072:	085a      	lsrs	r2, r3, #1
 801b074:	68fb      	ldr	r3, [r7, #12]
 801b076:	f003 0301 	and.w	r3, r3, #1
 801b07a:	425b      	negs	r3, r3
 801b07c:	490b      	ldr	r1, [pc, #44]	@ (801b0ac <Crc32+0x74>)
 801b07e:	400b      	ands	r3, r1
 801b080:	4053      	eors	r3, r2
 801b082:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b084:	893b      	ldrh	r3, [r7, #8]
 801b086:	3301      	adds	r3, #1
 801b088:	813b      	strh	r3, [r7, #8]
 801b08a:	893b      	ldrh	r3, [r7, #8]
 801b08c:	2b07      	cmp	r3, #7
 801b08e:	d9ef      	bls.n	801b070 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 801b090:	897b      	ldrh	r3, [r7, #10]
 801b092:	3301      	adds	r3, #1
 801b094:	817b      	strh	r3, [r7, #10]
 801b096:	897a      	ldrh	r2, [r7, #10]
 801b098:	887b      	ldrh	r3, [r7, #2]
 801b09a:	429a      	cmp	r2, r3
 801b09c:	d3dd      	bcc.n	801b05a <Crc32+0x22>
        }
    }

    return ~crc;
 801b09e:	68fb      	ldr	r3, [r7, #12]
 801b0a0:	43db      	mvns	r3, r3
}
 801b0a2:	4618      	mov	r0, r3
 801b0a4:	3714      	adds	r7, #20
 801b0a6:	46bd      	mov	sp, r7
 801b0a8:	bc80      	pop	{r7}
 801b0aa:	4770      	bx	lr
 801b0ac:	edb88320 	.word	0xedb88320

0801b0b0 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 801b0b0:	b580      	push	{r7, lr}
 801b0b2:	b084      	sub	sp, #16
 801b0b4:	af02      	add	r7, sp, #8
 801b0b6:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801b0b8:	4a24      	ldr	r2, [pc, #144]	@ (801b14c <RadioInit+0x9c>)
 801b0ba:	687b      	ldr	r3, [r7, #4]
 801b0bc:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801b0be:	4b24      	ldr	r3, [pc, #144]	@ (801b150 <RadioInit+0xa0>)
 801b0c0:	2200      	movs	r2, #0
 801b0c2:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801b0c4:	4b22      	ldr	r3, [pc, #136]	@ (801b150 <RadioInit+0xa0>)
 801b0c6:	2200      	movs	r2, #0
 801b0c8:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801b0ca:	4b21      	ldr	r3, [pc, #132]	@ (801b150 <RadioInit+0xa0>)
 801b0cc:	2200      	movs	r2, #0
 801b0ce:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801b0d0:	4b1f      	ldr	r3, [pc, #124]	@ (801b150 <RadioInit+0xa0>)
 801b0d2:	2200      	movs	r2, #0
 801b0d4:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 801b0d6:	481f      	ldr	r0, [pc, #124]	@ (801b154 <RadioInit+0xa4>)
 801b0d8:	f001 ffc2 	bl	801d060 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 801b0dc:	4b1c      	ldr	r3, [pc, #112]	@ (801b150 <RadioInit+0xa0>)
 801b0de:	2200      	movs	r2, #0
 801b0e0:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 801b0e2:	4b1b      	ldr	r3, [pc, #108]	@ (801b150 <RadioInit+0xa0>)
 801b0e4:	2200      	movs	r2, #0
 801b0e6:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 801b0e8:	f002 fa56 	bl	801d598 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801b0ec:	2100      	movs	r1, #0
 801b0ee:	2000      	movs	r0, #0
 801b0f0:	f002 fe22 	bl	801dd38 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 801b0f4:	2204      	movs	r2, #4
 801b0f6:	2100      	movs	r1, #0
 801b0f8:	2001      	movs	r0, #1
 801b0fa:	f002 fbdf 	bl	801d8bc <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b0fe:	2300      	movs	r3, #0
 801b100:	2200      	movs	r2, #0
 801b102:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801b106:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801b10a:	f002 fb0f 	bl	801d72c <SUBGRF_SetDioIrqParams>

    RadioSleep();
 801b10e:	f000 fe99 	bl	801be44 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801b112:	2300      	movs	r3, #0
 801b114:	9300      	str	r3, [sp, #0]
 801b116:	4b10      	ldr	r3, [pc, #64]	@ (801b158 <RadioInit+0xa8>)
 801b118:	2200      	movs	r2, #0
 801b11a:	f04f 31ff 	mov.w	r1, #4294967295
 801b11e:	480f      	ldr	r0, [pc, #60]	@ (801b15c <RadioInit+0xac>)
 801b120:	f003 ffde 	bl	801f0e0 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801b124:	2300      	movs	r3, #0
 801b126:	9300      	str	r3, [sp, #0]
 801b128:	4b0d      	ldr	r3, [pc, #52]	@ (801b160 <RadioInit+0xb0>)
 801b12a:	2200      	movs	r2, #0
 801b12c:	f04f 31ff 	mov.w	r1, #4294967295
 801b130:	480c      	ldr	r0, [pc, #48]	@ (801b164 <RadioInit+0xb4>)
 801b132:	f003 ffd5 	bl	801f0e0 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801b136:	4809      	ldr	r0, [pc, #36]	@ (801b15c <RadioInit+0xac>)
 801b138:	f004 f876 	bl	801f228 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801b13c:	4809      	ldr	r0, [pc, #36]	@ (801b164 <RadioInit+0xb4>)
 801b13e:	f004 f873 	bl	801f228 <UTIL_TIMER_Stop>
}
 801b142:	bf00      	nop
 801b144:	3708      	adds	r7, #8
 801b146:	46bd      	mov	sp, r7
 801b148:	bd80      	pop	{r7, pc}
 801b14a:	bf00      	nop
 801b14c:	200020b0 	.word	0x200020b0
 801b150:	200020b4 	.word	0x200020b4
 801b154:	0801c239 	.word	0x0801c239
 801b158:	0801c1c1 	.word	0x0801c1c1
 801b15c:	20002110 	.word	0x20002110
 801b160:	0801c1d5 	.word	0x0801c1d5
 801b164:	20002128 	.word	0x20002128

0801b168 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801b168:	b580      	push	{r7, lr}
 801b16a:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801b16c:	f001 ffc0 	bl	801d0f0 <SUBGRF_GetOperatingMode>
 801b170:	4603      	mov	r3, r0
 801b172:	2b07      	cmp	r3, #7
 801b174:	d00a      	beq.n	801b18c <RadioGetStatus+0x24>
 801b176:	2b07      	cmp	r3, #7
 801b178:	dc0a      	bgt.n	801b190 <RadioGetStatus+0x28>
 801b17a:	2b04      	cmp	r3, #4
 801b17c:	d002      	beq.n	801b184 <RadioGetStatus+0x1c>
 801b17e:	2b05      	cmp	r3, #5
 801b180:	d002      	beq.n	801b188 <RadioGetStatus+0x20>
 801b182:	e005      	b.n	801b190 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801b184:	2302      	movs	r3, #2
 801b186:	e004      	b.n	801b192 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801b188:	2301      	movs	r3, #1
 801b18a:	e002      	b.n	801b192 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801b18c:	2303      	movs	r3, #3
 801b18e:	e000      	b.n	801b192 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801b190:	2300      	movs	r3, #0
    }
}
 801b192:	4618      	mov	r0, r3
 801b194:	bd80      	pop	{r7, pc}
	...

0801b198 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801b198:	b580      	push	{r7, lr}
 801b19a:	b082      	sub	sp, #8
 801b19c:	af00      	add	r7, sp, #0
 801b19e:	4603      	mov	r3, r0
 801b1a0:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801b1a2:	4a2a      	ldr	r2, [pc, #168]	@ (801b24c <RadioSetModem+0xb4>)
 801b1a4:	79fb      	ldrb	r3, [r7, #7]
 801b1a6:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 801b1a8:	79fb      	ldrb	r3, [r7, #7]
 801b1aa:	4618      	mov	r0, r3
 801b1ac:	f003 f9b1 	bl	801e512 <RFW_SetRadioModem>
    switch( modem )
 801b1b0:	79fb      	ldrb	r3, [r7, #7]
 801b1b2:	2b05      	cmp	r3, #5
 801b1b4:	d80e      	bhi.n	801b1d4 <RadioSetModem+0x3c>
 801b1b6:	a201      	add	r2, pc, #4	@ (adr r2, 801b1bc <RadioSetModem+0x24>)
 801b1b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b1bc:	0801b1e3 	.word	0x0801b1e3
 801b1c0:	0801b1f1 	.word	0x0801b1f1
 801b1c4:	0801b1d5 	.word	0x0801b1d5
 801b1c8:	0801b217 	.word	0x0801b217
 801b1cc:	0801b225 	.word	0x0801b225
 801b1d0:	0801b233 	.word	0x0801b233
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 801b1d4:	2003      	movs	r0, #3
 801b1d6:	f002 fb4b 	bl	801d870 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b1da:	4b1c      	ldr	r3, [pc, #112]	@ (801b24c <RadioSetModem+0xb4>)
 801b1dc:	2200      	movs	r2, #0
 801b1de:	735a      	strb	r2, [r3, #13]
        break;
 801b1e0:	e02f      	b.n	801b242 <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801b1e2:	2000      	movs	r0, #0
 801b1e4:	f002 fb44 	bl	801d870 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b1e8:	4b18      	ldr	r3, [pc, #96]	@ (801b24c <RadioSetModem+0xb4>)
 801b1ea:	2200      	movs	r2, #0
 801b1ec:	735a      	strb	r2, [r3, #13]
        break;
 801b1ee:	e028      	b.n	801b242 <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801b1f0:	2001      	movs	r0, #1
 801b1f2:	f002 fb3d 	bl	801d870 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801b1f6:	4b15      	ldr	r3, [pc, #84]	@ (801b24c <RadioSetModem+0xb4>)
 801b1f8:	7b5a      	ldrb	r2, [r3, #13]
 801b1fa:	4b14      	ldr	r3, [pc, #80]	@ (801b24c <RadioSetModem+0xb4>)
 801b1fc:	7b1b      	ldrb	r3, [r3, #12]
 801b1fe:	429a      	cmp	r2, r3
 801b200:	d01e      	beq.n	801b240 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801b202:	4b12      	ldr	r3, [pc, #72]	@ (801b24c <RadioSetModem+0xb4>)
 801b204:	7b1a      	ldrb	r2, [r3, #12]
 801b206:	4b11      	ldr	r3, [pc, #68]	@ (801b24c <RadioSetModem+0xb4>)
 801b208:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801b20a:	4b10      	ldr	r3, [pc, #64]	@ (801b24c <RadioSetModem+0xb4>)
 801b20c:	7b5b      	ldrb	r3, [r3, #13]
 801b20e:	4618      	mov	r0, r3
 801b210:	f000 ffa0 	bl	801c154 <RadioSetPublicNetwork>
        }
        break;
 801b214:	e014      	b.n	801b240 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801b216:	2002      	movs	r0, #2
 801b218:	f002 fb2a 	bl	801d870 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b21c:	4b0b      	ldr	r3, [pc, #44]	@ (801b24c <RadioSetModem+0xb4>)
 801b21e:	2200      	movs	r2, #0
 801b220:	735a      	strb	r2, [r3, #13]
        break;
 801b222:	e00e      	b.n	801b242 <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801b224:	2002      	movs	r0, #2
 801b226:	f002 fb23 	bl	801d870 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b22a:	4b08      	ldr	r3, [pc, #32]	@ (801b24c <RadioSetModem+0xb4>)
 801b22c:	2200      	movs	r2, #0
 801b22e:	735a      	strb	r2, [r3, #13]
        break;
 801b230:	e007      	b.n	801b242 <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801b232:	2000      	movs	r0, #0
 801b234:	f002 fb1c 	bl	801d870 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b238:	4b04      	ldr	r3, [pc, #16]	@ (801b24c <RadioSetModem+0xb4>)
 801b23a:	2200      	movs	r2, #0
 801b23c:	735a      	strb	r2, [r3, #13]
        break;
 801b23e:	e000      	b.n	801b242 <RadioSetModem+0xaa>
        break;
 801b240:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801b242:	bf00      	nop
 801b244:	3708      	adds	r7, #8
 801b246:	46bd      	mov	sp, r7
 801b248:	bd80      	pop	{r7, pc}
 801b24a:	bf00      	nop
 801b24c:	200020b4 	.word	0x200020b4

0801b250 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801b250:	b580      	push	{r7, lr}
 801b252:	b082      	sub	sp, #8
 801b254:	af00      	add	r7, sp, #0
 801b256:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801b258:	6878      	ldr	r0, [r7, #4]
 801b25a:	f002 fac3 	bl	801d7e4 <SUBGRF_SetRfFrequency>
}
 801b25e:	bf00      	nop
 801b260:	3708      	adds	r7, #8
 801b262:	46bd      	mov	sp, r7
 801b264:	bd80      	pop	{r7, pc}

0801b266 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801b266:	b580      	push	{r7, lr}
 801b268:	b090      	sub	sp, #64	@ 0x40
 801b26a:	af0a      	add	r7, sp, #40	@ 0x28
 801b26c:	60f8      	str	r0, [r7, #12]
 801b26e:	60b9      	str	r1, [r7, #8]
 801b270:	603b      	str	r3, [r7, #0]
 801b272:	4613      	mov	r3, r2
 801b274:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801b276:	2301      	movs	r3, #1
 801b278:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801b27a:	2300      	movs	r3, #0
 801b27c:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801b27e:	2300      	movs	r3, #0
 801b280:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 801b282:	f000 fdf2 	bl	801be6a <RadioStandby>

    RadioSetModem( MODEM_FSK );
 801b286:	2000      	movs	r0, #0
 801b288:	f7ff ff86 	bl	801b198 <RadioSetModem>

    RadioSetChannel( freq );
 801b28c:	68f8      	ldr	r0, [r7, #12]
 801b28e:	f7ff ffdf 	bl	801b250 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801b292:	2301      	movs	r3, #1
 801b294:	9309      	str	r3, [sp, #36]	@ 0x24
 801b296:	2300      	movs	r3, #0
 801b298:	9308      	str	r3, [sp, #32]
 801b29a:	2300      	movs	r3, #0
 801b29c:	9307      	str	r3, [sp, #28]
 801b29e:	2300      	movs	r3, #0
 801b2a0:	9306      	str	r3, [sp, #24]
 801b2a2:	2300      	movs	r3, #0
 801b2a4:	9305      	str	r3, [sp, #20]
 801b2a6:	2300      	movs	r3, #0
 801b2a8:	9304      	str	r3, [sp, #16]
 801b2aa:	2300      	movs	r3, #0
 801b2ac:	9303      	str	r3, [sp, #12]
 801b2ae:	2300      	movs	r3, #0
 801b2b0:	9302      	str	r3, [sp, #8]
 801b2b2:	2303      	movs	r3, #3
 801b2b4:	9301      	str	r3, [sp, #4]
 801b2b6:	68bb      	ldr	r3, [r7, #8]
 801b2b8:	9300      	str	r3, [sp, #0]
 801b2ba:	2300      	movs	r3, #0
 801b2bc:	f44f 7216 	mov.w	r2, #600	@ 0x258
 801b2c0:	68b9      	ldr	r1, [r7, #8]
 801b2c2:	2000      	movs	r0, #0
 801b2c4:	f000 f83c 	bl	801b340 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801b2c8:	2000      	movs	r0, #0
 801b2ca:	f000 fdd5 	bl	801be78 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801b2ce:	f000 ff6f 	bl	801c1b0 <RadioGetWakeupTime>
 801b2d2:	4603      	mov	r3, r0
 801b2d4:	4618      	mov	r0, r3
 801b2d6:	f7e7 fa4d 	bl	8002774 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801b2da:	f004 f8bf 	bl	801f45c <UTIL_TIMER_GetCurrentTime>
 801b2de:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b2e0:	e00d      	b.n	801b2fe <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801b2e2:	2000      	movs	r0, #0
 801b2e4:	f000 feb6 	bl	801c054 <RadioRssi>
 801b2e8:	4603      	mov	r3, r0
 801b2ea:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801b2ec:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801b2f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801b2f4:	429a      	cmp	r2, r3
 801b2f6:	dd02      	ble.n	801b2fe <RadioIsChannelFree+0x98>
        {
            status = false;
 801b2f8:	2300      	movs	r3, #0
 801b2fa:	75fb      	strb	r3, [r7, #23]
            break;
 801b2fc:	e006      	b.n	801b30c <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b2fe:	6938      	ldr	r0, [r7, #16]
 801b300:	f004 f8be 	bl	801f480 <UTIL_TIMER_GetElapsedTime>
 801b304:	4602      	mov	r2, r0
 801b306:	683b      	ldr	r3, [r7, #0]
 801b308:	4293      	cmp	r3, r2
 801b30a:	d8ea      	bhi.n	801b2e2 <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 801b30c:	f000 fdad 	bl	801be6a <RadioStandby>

    return status;
 801b310:	7dfb      	ldrb	r3, [r7, #23]
}
 801b312:	4618      	mov	r0, r3
 801b314:	3718      	adds	r7, #24
 801b316:	46bd      	mov	sp, r7
 801b318:	bd80      	pop	{r7, pc}

0801b31a <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801b31a:	b580      	push	{r7, lr}
 801b31c:	b082      	sub	sp, #8
 801b31e:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801b320:	2300      	movs	r3, #0
 801b322:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b324:	2300      	movs	r3, #0
 801b326:	2200      	movs	r2, #0
 801b328:	2100      	movs	r1, #0
 801b32a:	2000      	movs	r0, #0
 801b32c:	f002 f9fe 	bl	801d72c <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801b330:	f001 ffaf 	bl	801d292 <SUBGRF_GetRandom>
 801b334:	6078      	str	r0, [r7, #4]

    return rnd;
 801b336:	687b      	ldr	r3, [r7, #4]
}
 801b338:	4618      	mov	r0, r3
 801b33a:	3708      	adds	r7, #8
 801b33c:	46bd      	mov	sp, r7
 801b33e:	bd80      	pop	{r7, pc}

0801b340 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801b340:	b580      	push	{r7, lr}
 801b342:	b08a      	sub	sp, #40	@ 0x28
 801b344:	af00      	add	r7, sp, #0
 801b346:	60b9      	str	r1, [r7, #8]
 801b348:	607a      	str	r2, [r7, #4]
 801b34a:	461a      	mov	r2, r3
 801b34c:	4603      	mov	r3, r0
 801b34e:	73fb      	strb	r3, [r7, #15]
 801b350:	4613      	mov	r3, r2
 801b352:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 801b354:	4ab9      	ldr	r2, [pc, #740]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b356:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801b35a:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 801b35c:	f003 f897 	bl	801e48e <RFW_DeInit>
    if( rxContinuous == true )
 801b360:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801b364:	2b00      	cmp	r3, #0
 801b366:	d001      	beq.n	801b36c <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 801b368:	2300      	movs	r3, #0
 801b36a:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 801b36c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801b370:	2b00      	cmp	r3, #0
 801b372:	d004      	beq.n	801b37e <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 801b374:	4ab2      	ldr	r2, [pc, #712]	@ (801b640 <RadioSetRxConfig+0x300>)
 801b376:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801b37a:	7013      	strb	r3, [r2, #0]
 801b37c:	e002      	b.n	801b384 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801b37e:	4bb0      	ldr	r3, [pc, #704]	@ (801b640 <RadioSetRxConfig+0x300>)
 801b380:	22ff      	movs	r2, #255	@ 0xff
 801b382:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801b384:	7bfb      	ldrb	r3, [r7, #15]
 801b386:	2b05      	cmp	r3, #5
 801b388:	d009      	beq.n	801b39e <RadioSetRxConfig+0x5e>
 801b38a:	2b05      	cmp	r3, #5
 801b38c:	f300 81d7 	bgt.w	801b73e <RadioSetRxConfig+0x3fe>
 801b390:	2b00      	cmp	r3, #0
 801b392:	f000 80bf 	beq.w	801b514 <RadioSetRxConfig+0x1d4>
 801b396:	2b01      	cmp	r3, #1
 801b398:	f000 8124 	beq.w	801b5e4 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801b39c:	e1cf      	b.n	801b73e <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801b39e:	2001      	movs	r0, #1
 801b3a0:	f002 f8bc 	bl	801d51c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b3a4:	4ba5      	ldr	r3, [pc, #660]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3a6:	2200      	movs	r2, #0
 801b3a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b3ac:	4aa3      	ldr	r2, [pc, #652]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3ae:	687b      	ldr	r3, [r7, #4]
 801b3b0:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801b3b2:	4ba2      	ldr	r3, [pc, #648]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3b4:	2209      	movs	r2, #9
 801b3b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801b3ba:	4ba0      	ldr	r3, [pc, #640]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3bc:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801b3c0:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b3c2:	68b8      	ldr	r0, [r7, #8]
 801b3c4:	f002 ff96 	bl	801e2f4 <SUBGRF_GetFskBandwidthRegValue>
 801b3c8:	4603      	mov	r3, r0
 801b3ca:	461a      	mov	r2, r3
 801b3cc:	4b9b      	ldr	r3, [pc, #620]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b3d2:	4b9a      	ldr	r3, [pc, #616]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3d4:	2200      	movs	r2, #0
 801b3d6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b3d8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b3da:	00db      	lsls	r3, r3, #3
 801b3dc:	b29a      	uxth	r2, r3
 801b3de:	4b97      	ldr	r3, [pc, #604]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3e0:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801b3e2:	4b96      	ldr	r3, [pc, #600]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3e4:	2200      	movs	r2, #0
 801b3e6:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801b3e8:	4b94      	ldr	r3, [pc, #592]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3ea:	2210      	movs	r2, #16
 801b3ec:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b3ee:	4b93      	ldr	r3, [pc, #588]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3f0:	2200      	movs	r2, #0
 801b3f2:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801b3f4:	4b91      	ldr	r3, [pc, #580]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b3f6:	2200      	movs	r2, #0
 801b3f8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801b3fa:	4b91      	ldr	r3, [pc, #580]	@ (801b640 <RadioSetRxConfig+0x300>)
 801b3fc:	781a      	ldrb	r2, [r3, #0]
 801b3fe:	4b8f      	ldr	r3, [pc, #572]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b400:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b402:	4b8e      	ldr	r3, [pc, #568]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b404:	2201      	movs	r2, #1
 801b406:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801b408:	4b8c      	ldr	r3, [pc, #560]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b40a:	2200      	movs	r2, #0
 801b40c:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801b40e:	2005      	movs	r0, #5
 801b410:	f7ff fec2 	bl	801b198 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b414:	488b      	ldr	r0, [pc, #556]	@ (801b644 <RadioSetRxConfig+0x304>)
 801b416:	f002 fb1f 	bl	801da58 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b41a:	488b      	ldr	r0, [pc, #556]	@ (801b648 <RadioSetRxConfig+0x308>)
 801b41c:	f002 fbee 	bl	801dbfc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b420:	4a8a      	ldr	r2, [pc, #552]	@ (801b64c <RadioSetRxConfig+0x30c>)
 801b422:	f107 031c 	add.w	r3, r7, #28
 801b426:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b42a:	e883 0003 	stmia.w	r3, {r0, r1}
 801b42e:	f107 031c 	add.w	r3, r7, #28
 801b432:	4618      	mov	r0, r3
 801b434:	f001 feab 	bl	801d18e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b438:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b43c:	f001 fef6 	bl	801d22c <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 801b440:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801b444:	f000 fe24 	bl	801c090 <RadioRead>
 801b448:	4603      	mov	r3, r0
 801b44a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 801b44e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b452:	f023 0310 	bic.w	r3, r3, #16
 801b456:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 801b45a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b45e:	4619      	mov	r1, r3
 801b460:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801b464:	f000 fe02 	bl	801c06c <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 801b468:	2104      	movs	r1, #4
 801b46a:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 801b46e:	f000 fdfd 	bl	801c06c <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 801b472:	f640 009b 	movw	r0, #2203	@ 0x89b
 801b476:	f000 fe0b 	bl	801c090 <RadioRead>
 801b47a:	4603      	mov	r3, r0
 801b47c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801b480:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b484:	f023 031c 	bic.w	r3, r3, #28
 801b488:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 801b48c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b490:	f043 0308 	orr.w	r3, r3, #8
 801b494:	b2db      	uxtb	r3, r3
 801b496:	4619      	mov	r1, r3
 801b498:	f640 009b 	movw	r0, #2203	@ 0x89b
 801b49c:	f000 fde6 	bl	801c06c <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 801b4a0:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801b4a4:	f000 fdf4 	bl	801c090 <RadioRead>
 801b4a8:	4603      	mov	r3, r0
 801b4aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801b4ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b4b2:	f023 0318 	bic.w	r3, r3, #24
 801b4b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 801b4ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b4be:	f043 0318 	orr.w	r3, r3, #24
 801b4c2:	b2db      	uxtb	r3, r3
 801b4c4:	4619      	mov	r1, r3
 801b4c6:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801b4ca:	f000 fdcf 	bl	801c06c <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 801b4ce:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b4d2:	f000 fddd 	bl	801c090 <RadioRead>
 801b4d6:	4603      	mov	r3, r0
 801b4d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801b4dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b4e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801b4e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 801b4e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b4ec:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 801b4f0:	b2db      	uxtb	r3, r3
 801b4f2:	4619      	mov	r1, r3
 801b4f4:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b4f8:	f000 fdb8 	bl	801c06c <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801b4fc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b4fe:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801b502:	fb02 f303 	mul.w	r3, r2, r3
 801b506:	461a      	mov	r2, r3
 801b508:	687b      	ldr	r3, [r7, #4]
 801b50a:	fbb2 f3f3 	udiv	r3, r2, r3
 801b50e:	4a4b      	ldr	r2, [pc, #300]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b510:	6093      	str	r3, [r2, #8]
            break;
 801b512:	e115      	b.n	801b740 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801b514:	2000      	movs	r0, #0
 801b516:	f002 f801 	bl	801d51c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b51a:	4b48      	ldr	r3, [pc, #288]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b51c:	2200      	movs	r2, #0
 801b51e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b522:	4a46      	ldr	r2, [pc, #280]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b524:	687b      	ldr	r3, [r7, #4]
 801b526:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801b528:	4b44      	ldr	r3, [pc, #272]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b52a:	220b      	movs	r2, #11
 801b52c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b530:	68b8      	ldr	r0, [r7, #8]
 801b532:	f002 fedf 	bl	801e2f4 <SUBGRF_GetFskBandwidthRegValue>
 801b536:	4603      	mov	r3, r0
 801b538:	461a      	mov	r2, r3
 801b53a:	4b40      	ldr	r3, [pc, #256]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b53c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b540:	4b3e      	ldr	r3, [pc, #248]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b542:	2200      	movs	r2, #0
 801b544:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b546:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b548:	00db      	lsls	r3, r3, #3
 801b54a:	b29a      	uxth	r2, r3
 801b54c:	4b3b      	ldr	r3, [pc, #236]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b54e:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801b550:	4b3a      	ldr	r3, [pc, #232]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b552:	2204      	movs	r2, #4
 801b554:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801b556:	4b39      	ldr	r3, [pc, #228]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b558:	2218      	movs	r2, #24
 801b55a:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b55c:	4b37      	ldr	r3, [pc, #220]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b55e:	2200      	movs	r2, #0
 801b560:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801b562:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801b566:	f083 0301 	eor.w	r3, r3, #1
 801b56a:	b2db      	uxtb	r3, r3
 801b56c:	461a      	mov	r2, r3
 801b56e:	4b33      	ldr	r3, [pc, #204]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b570:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801b572:	4b33      	ldr	r3, [pc, #204]	@ (801b640 <RadioSetRxConfig+0x300>)
 801b574:	781a      	ldrb	r2, [r3, #0]
 801b576:	4b31      	ldr	r3, [pc, #196]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b578:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801b57a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801b57e:	2b00      	cmp	r3, #0
 801b580:	d003      	beq.n	801b58a <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801b582:	4b2e      	ldr	r3, [pc, #184]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b584:	22f2      	movs	r2, #242	@ 0xf2
 801b586:	75da      	strb	r2, [r3, #23]
 801b588:	e002      	b.n	801b590 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b58a:	4b2c      	ldr	r3, [pc, #176]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b58c:	2201      	movs	r2, #1
 801b58e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801b590:	4b2a      	ldr	r3, [pc, #168]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b592:	2201      	movs	r2, #1
 801b594:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801b596:	f000 fc68 	bl	801be6a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801b59a:	2000      	movs	r0, #0
 801b59c:	f7ff fdfc 	bl	801b198 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b5a0:	4828      	ldr	r0, [pc, #160]	@ (801b644 <RadioSetRxConfig+0x304>)
 801b5a2:	f002 fa59 	bl	801da58 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b5a6:	4828      	ldr	r0, [pc, #160]	@ (801b648 <RadioSetRxConfig+0x308>)
 801b5a8:	f002 fb28 	bl	801dbfc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b5ac:	4a28      	ldr	r2, [pc, #160]	@ (801b650 <RadioSetRxConfig+0x310>)
 801b5ae:	f107 0314 	add.w	r3, r7, #20
 801b5b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b5b6:	e883 0003 	stmia.w	r3, {r0, r1}
 801b5ba:	f107 0314 	add.w	r3, r7, #20
 801b5be:	4618      	mov	r0, r3
 801b5c0:	f001 fde5 	bl	801d18e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b5c4:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b5c8:	f001 fe30 	bl	801d22c <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801b5cc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b5ce:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801b5d2:	fb02 f303 	mul.w	r3, r2, r3
 801b5d6:	461a      	mov	r2, r3
 801b5d8:	687b      	ldr	r3, [r7, #4]
 801b5da:	fbb2 f3f3 	udiv	r3, r2, r3
 801b5de:	4a17      	ldr	r2, [pc, #92]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b5e0:	6093      	str	r3, [r2, #8]
            break;
 801b5e2:	e0ad      	b.n	801b740 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801b5e4:	2000      	movs	r0, #0
 801b5e6:	f001 ff99 	bl	801d51c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801b5ea:	4b14      	ldr	r3, [pc, #80]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b5ec:	2201      	movs	r2, #1
 801b5ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801b5f2:	687b      	ldr	r3, [r7, #4]
 801b5f4:	b2da      	uxtb	r2, r3
 801b5f6:	4b11      	ldr	r3, [pc, #68]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b5f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801b5fc:	4a15      	ldr	r2, [pc, #84]	@ (801b654 <RadioSetRxConfig+0x314>)
 801b5fe:	68bb      	ldr	r3, [r7, #8]
 801b600:	4413      	add	r3, r2
 801b602:	781a      	ldrb	r2, [r3, #0]
 801b604:	4b0d      	ldr	r3, [pc, #52]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b606:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801b60a:	4a0c      	ldr	r2, [pc, #48]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b60c:	7bbb      	ldrb	r3, [r7, #14]
 801b60e:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801b612:	68bb      	ldr	r3, [r7, #8]
 801b614:	2b00      	cmp	r3, #0
 801b616:	d105      	bne.n	801b624 <RadioSetRxConfig+0x2e4>
 801b618:	687b      	ldr	r3, [r7, #4]
 801b61a:	2b0b      	cmp	r3, #11
 801b61c:	d008      	beq.n	801b630 <RadioSetRxConfig+0x2f0>
 801b61e:	687b      	ldr	r3, [r7, #4]
 801b620:	2b0c      	cmp	r3, #12
 801b622:	d005      	beq.n	801b630 <RadioSetRxConfig+0x2f0>
 801b624:	68bb      	ldr	r3, [r7, #8]
 801b626:	2b01      	cmp	r3, #1
 801b628:	d116      	bne.n	801b658 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801b62a:	687b      	ldr	r3, [r7, #4]
 801b62c:	2b0c      	cmp	r3, #12
 801b62e:	d113      	bne.n	801b658 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801b630:	4b02      	ldr	r3, [pc, #8]	@ (801b63c <RadioSetRxConfig+0x2fc>)
 801b632:	2201      	movs	r2, #1
 801b634:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801b638:	e012      	b.n	801b660 <RadioSetRxConfig+0x320>
 801b63a:	bf00      	nop
 801b63c:	200020b4 	.word	0x200020b4
 801b640:	20000148 	.word	0x20000148
 801b644:	200020ec 	.word	0x200020ec
 801b648:	200020c2 	.word	0x200020c2
 801b64c:	08023458 	.word	0x08023458
 801b650:	08023460 	.word	0x08023460
 801b654:	08023c08 	.word	0x08023c08
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801b658:	4b3b      	ldr	r3, [pc, #236]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b65a:	2200      	movs	r2, #0
 801b65c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801b660:	4b39      	ldr	r3, [pc, #228]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b662:	2201      	movs	r2, #1
 801b664:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b666:	4b38      	ldr	r3, [pc, #224]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b668:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801b66c:	2b05      	cmp	r3, #5
 801b66e:	d004      	beq.n	801b67a <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801b670:	4b35      	ldr	r3, [pc, #212]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b672:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b676:	2b06      	cmp	r3, #6
 801b678:	d10a      	bne.n	801b690 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 801b67a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b67c:	2b0b      	cmp	r3, #11
 801b67e:	d803      	bhi.n	801b688 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801b680:	4b31      	ldr	r3, [pc, #196]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b682:	220c      	movs	r2, #12
 801b684:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801b686:	e006      	b.n	801b696 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b688:	4a2f      	ldr	r2, [pc, #188]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b68a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b68c:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801b68e:	e002      	b.n	801b696 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b690:	4a2d      	ldr	r2, [pc, #180]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b692:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b694:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801b696:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801b69a:	4b2b      	ldr	r3, [pc, #172]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b69c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801b69e:	4b2b      	ldr	r3, [pc, #172]	@ (801b74c <RadioSetRxConfig+0x40c>)
 801b6a0:	781a      	ldrb	r2, [r3, #0]
 801b6a2:	4b29      	ldr	r3, [pc, #164]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b6a4:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801b6a6:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 801b6aa:	4b27      	ldr	r3, [pc, #156]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b6ac:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801b6b0:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 801b6b4:	4b24      	ldr	r3, [pc, #144]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b6b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801b6ba:	f000 fbd6 	bl	801be6a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801b6be:	2001      	movs	r0, #1
 801b6c0:	f7ff fd6a 	bl	801b198 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b6c4:	4822      	ldr	r0, [pc, #136]	@ (801b750 <RadioSetRxConfig+0x410>)
 801b6c6:	f002 f9c7 	bl	801da58 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b6ca:	4822      	ldr	r0, [pc, #136]	@ (801b754 <RadioSetRxConfig+0x414>)
 801b6cc:	f002 fa96 	bl	801dbfc <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801b6d0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b6d2:	b2db      	uxtb	r3, r3
 801b6d4:	4618      	mov	r0, r3
 801b6d6:	f001 ff30 	bl	801d53a <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801b6da:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801b6de:	f002 fbf7 	bl	801ded0 <SUBGRF_ReadRegister>
 801b6e2:	4603      	mov	r3, r0
 801b6e4:	f003 0301 	and.w	r3, r3, #1
 801b6e8:	b2db      	uxtb	r3, r3
 801b6ea:	4619      	mov	r1, r3
 801b6ec:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801b6f0:	f002 fbcc 	bl	801de8c <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801b6f4:	4b14      	ldr	r3, [pc, #80]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b6f6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801b6fa:	2b01      	cmp	r3, #1
 801b6fc:	d10d      	bne.n	801b71a <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801b6fe:	f240 7036 	movw	r0, #1846	@ 0x736
 801b702:	f002 fbe5 	bl	801ded0 <SUBGRF_ReadRegister>
 801b706:	4603      	mov	r3, r0
 801b708:	f023 0304 	bic.w	r3, r3, #4
 801b70c:	b2db      	uxtb	r3, r3
 801b70e:	4619      	mov	r1, r3
 801b710:	f240 7036 	movw	r0, #1846	@ 0x736
 801b714:	f002 fbba 	bl	801de8c <SUBGRF_WriteRegister>
 801b718:	e00c      	b.n	801b734 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801b71a:	f240 7036 	movw	r0, #1846	@ 0x736
 801b71e:	f002 fbd7 	bl	801ded0 <SUBGRF_ReadRegister>
 801b722:	4603      	mov	r3, r0
 801b724:	f043 0304 	orr.w	r3, r3, #4
 801b728:	b2db      	uxtb	r3, r3
 801b72a:	4619      	mov	r1, r3
 801b72c:	f240 7036 	movw	r0, #1846	@ 0x736
 801b730:	f002 fbac 	bl	801de8c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801b734:	4b04      	ldr	r3, [pc, #16]	@ (801b748 <RadioSetRxConfig+0x408>)
 801b736:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801b73a:	609a      	str	r2, [r3, #8]
            break;
 801b73c:	e000      	b.n	801b740 <RadioSetRxConfig+0x400>
            break;
 801b73e:	bf00      	nop
    }
}
 801b740:	bf00      	nop
 801b742:	3728      	adds	r7, #40	@ 0x28
 801b744:	46bd      	mov	sp, r7
 801b746:	bd80      	pop	{r7, pc}
 801b748:	200020b4 	.word	0x200020b4
 801b74c:	20000148 	.word	0x20000148
 801b750:	200020ec 	.word	0x200020ec
 801b754:	200020c2 	.word	0x200020c2

0801b758 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801b758:	b580      	push	{r7, lr}
 801b75a:	b086      	sub	sp, #24
 801b75c:	af00      	add	r7, sp, #0
 801b75e:	60ba      	str	r2, [r7, #8]
 801b760:	607b      	str	r3, [r7, #4]
 801b762:	4603      	mov	r3, r0
 801b764:	73fb      	strb	r3, [r7, #15]
 801b766:	460b      	mov	r3, r1
 801b768:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 801b76a:	f002 fe90 	bl	801e48e <RFW_DeInit>
    switch( modem )
 801b76e:	7bfb      	ldrb	r3, [r7, #15]
 801b770:	2b04      	cmp	r3, #4
 801b772:	f000 80c7 	beq.w	801b904 <RadioSetTxConfig+0x1ac>
 801b776:	2b04      	cmp	r3, #4
 801b778:	f300 80d6 	bgt.w	801b928 <RadioSetTxConfig+0x1d0>
 801b77c:	2b00      	cmp	r3, #0
 801b77e:	d002      	beq.n	801b786 <RadioSetTxConfig+0x2e>
 801b780:	2b01      	cmp	r3, #1
 801b782:	d059      	beq.n	801b838 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801b784:	e0d0      	b.n	801b928 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b786:	4b77      	ldr	r3, [pc, #476]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b788:	2200      	movs	r2, #0
 801b78a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b78e:	4a75      	ldr	r2, [pc, #468]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b790:	6a3b      	ldr	r3, [r7, #32]
 801b792:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801b794:	4b73      	ldr	r3, [pc, #460]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b796:	220b      	movs	r2, #11
 801b798:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b79c:	6878      	ldr	r0, [r7, #4]
 801b79e:	f002 fda9 	bl	801e2f4 <SUBGRF_GetFskBandwidthRegValue>
 801b7a2:	4603      	mov	r3, r0
 801b7a4:	461a      	mov	r2, r3
 801b7a6:	4b6f      	ldr	r3, [pc, #444]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801b7ac:	4a6d      	ldr	r2, [pc, #436]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7ae:	68bb      	ldr	r3, [r7, #8]
 801b7b0:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b7b2:	4b6c      	ldr	r3, [pc, #432]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7b4:	2200      	movs	r2, #0
 801b7b6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b7b8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b7ba:	00db      	lsls	r3, r3, #3
 801b7bc:	b29a      	uxth	r2, r3
 801b7be:	4b69      	ldr	r3, [pc, #420]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7c0:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801b7c2:	4b68      	ldr	r3, [pc, #416]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7c4:	2204      	movs	r2, #4
 801b7c6:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801b7c8:	4b66      	ldr	r3, [pc, #408]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7ca:	2218      	movs	r2, #24
 801b7cc:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b7ce:	4b65      	ldr	r3, [pc, #404]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7d0:	2200      	movs	r2, #0
 801b7d2:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801b7d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801b7d8:	f083 0301 	eor.w	r3, r3, #1
 801b7dc:	b2db      	uxtb	r3, r3
 801b7de:	461a      	mov	r2, r3
 801b7e0:	4b60      	ldr	r3, [pc, #384]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7e2:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801b7e4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 801b7e8:	2b00      	cmp	r3, #0
 801b7ea:	d003      	beq.n	801b7f4 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801b7ec:	4b5d      	ldr	r3, [pc, #372]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7ee:	22f2      	movs	r2, #242	@ 0xf2
 801b7f0:	75da      	strb	r2, [r3, #23]
 801b7f2:	e002      	b.n	801b7fa <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b7f4:	4b5b      	ldr	r3, [pc, #364]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7f6:	2201      	movs	r2, #1
 801b7f8:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801b7fa:	4b5a      	ldr	r3, [pc, #360]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b7fc:	2201      	movs	r2, #1
 801b7fe:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801b800:	f000 fb33 	bl	801be6a <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 801b804:	2000      	movs	r0, #0
 801b806:	f7ff fcc7 	bl	801b198 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b80a:	4857      	ldr	r0, [pc, #348]	@ (801b968 <RadioSetTxConfig+0x210>)
 801b80c:	f002 f924 	bl	801da58 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b810:	4856      	ldr	r0, [pc, #344]	@ (801b96c <RadioSetTxConfig+0x214>)
 801b812:	f002 f9f3 	bl	801dbfc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b816:	4a56      	ldr	r2, [pc, #344]	@ (801b970 <RadioSetTxConfig+0x218>)
 801b818:	f107 0310 	add.w	r3, r7, #16
 801b81c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b820:	e883 0003 	stmia.w	r3, {r0, r1}
 801b824:	f107 0310 	add.w	r3, r7, #16
 801b828:	4618      	mov	r0, r3
 801b82a:	f001 fcb0 	bl	801d18e <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b82e:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b832:	f001 fcfb 	bl	801d22c <SUBGRF_SetWhiteningSeed>
            break;
 801b836:	e078      	b.n	801b92a <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801b838:	4b4a      	ldr	r3, [pc, #296]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b83a:	2201      	movs	r2, #1
 801b83c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801b840:	6a3b      	ldr	r3, [r7, #32]
 801b842:	b2da      	uxtb	r2, r3
 801b844:	4b47      	ldr	r3, [pc, #284]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b846:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801b84a:	4a4a      	ldr	r2, [pc, #296]	@ (801b974 <RadioSetTxConfig+0x21c>)
 801b84c:	687b      	ldr	r3, [r7, #4]
 801b84e:	4413      	add	r3, r2
 801b850:	781a      	ldrb	r2, [r3, #0]
 801b852:	4b44      	ldr	r3, [pc, #272]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b854:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801b858:	4a42      	ldr	r2, [pc, #264]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b85a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b85e:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801b862:	687b      	ldr	r3, [r7, #4]
 801b864:	2b00      	cmp	r3, #0
 801b866:	d105      	bne.n	801b874 <RadioSetTxConfig+0x11c>
 801b868:	6a3b      	ldr	r3, [r7, #32]
 801b86a:	2b0b      	cmp	r3, #11
 801b86c:	d008      	beq.n	801b880 <RadioSetTxConfig+0x128>
 801b86e:	6a3b      	ldr	r3, [r7, #32]
 801b870:	2b0c      	cmp	r3, #12
 801b872:	d005      	beq.n	801b880 <RadioSetTxConfig+0x128>
 801b874:	687b      	ldr	r3, [r7, #4]
 801b876:	2b01      	cmp	r3, #1
 801b878:	d107      	bne.n	801b88a <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801b87a:	6a3b      	ldr	r3, [r7, #32]
 801b87c:	2b0c      	cmp	r3, #12
 801b87e:	d104      	bne.n	801b88a <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801b880:	4b38      	ldr	r3, [pc, #224]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b882:	2201      	movs	r2, #1
 801b884:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801b888:	e003      	b.n	801b892 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801b88a:	4b36      	ldr	r3, [pc, #216]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b88c:	2200      	movs	r2, #0
 801b88e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801b892:	4b34      	ldr	r3, [pc, #208]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b894:	2201      	movs	r2, #1
 801b896:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b898:	4b32      	ldr	r3, [pc, #200]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b89a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801b89e:	2b05      	cmp	r3, #5
 801b8a0:	d004      	beq.n	801b8ac <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801b8a2:	4b30      	ldr	r3, [pc, #192]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b8a4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b8a8:	2b06      	cmp	r3, #6
 801b8aa:	d10a      	bne.n	801b8c2 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 801b8ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b8ae:	2b0b      	cmp	r3, #11
 801b8b0:	d803      	bhi.n	801b8ba <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801b8b2:	4b2c      	ldr	r3, [pc, #176]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b8b4:	220c      	movs	r2, #12
 801b8b6:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801b8b8:	e006      	b.n	801b8c8 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b8ba:	4a2a      	ldr	r2, [pc, #168]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b8bc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b8be:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801b8c0:	e002      	b.n	801b8c8 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b8c2:	4a28      	ldr	r2, [pc, #160]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b8c4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b8c6:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801b8c8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801b8cc:	4b25      	ldr	r3, [pc, #148]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b8ce:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801b8d0:	4b29      	ldr	r3, [pc, #164]	@ (801b978 <RadioSetTxConfig+0x220>)
 801b8d2:	781a      	ldrb	r2, [r3, #0]
 801b8d4:	4b23      	ldr	r3, [pc, #140]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b8d6:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801b8d8:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801b8dc:	4b21      	ldr	r3, [pc, #132]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b8de:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801b8e2:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801b8e6:	4b1f      	ldr	r3, [pc, #124]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b8e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801b8ec:	f000 fabd 	bl	801be6a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801b8f0:	2001      	movs	r0, #1
 801b8f2:	f7ff fc51 	bl	801b198 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b8f6:	481c      	ldr	r0, [pc, #112]	@ (801b968 <RadioSetTxConfig+0x210>)
 801b8f8:	f002 f8ae 	bl	801da58 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b8fc:	481b      	ldr	r0, [pc, #108]	@ (801b96c <RadioSetTxConfig+0x214>)
 801b8fe:	f002 f97d 	bl	801dbfc <SUBGRF_SetPacketParams>
            break;
 801b902:	e012      	b.n	801b92a <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 801b904:	2004      	movs	r0, #4
 801b906:	f7ff fc47 	bl	801b198 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801b90a:	4b16      	ldr	r3, [pc, #88]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b90c:	2202      	movs	r2, #2
 801b90e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801b912:	4a14      	ldr	r2, [pc, #80]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b914:	6a3b      	ldr	r3, [r7, #32]
 801b916:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801b918:	4b12      	ldr	r3, [pc, #72]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b91a:	2216      	movs	r2, #22
 801b91c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b920:	4811      	ldr	r0, [pc, #68]	@ (801b968 <RadioSetTxConfig+0x210>)
 801b922:	f002 f899 	bl	801da58 <SUBGRF_SetModulationParams>
            break;
 801b926:	e000      	b.n	801b92a <RadioSetTxConfig+0x1d2>
            break;
 801b928:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801b92a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801b92e:	4618      	mov	r0, r3
 801b930:	f002 fbe2 	bl	801e0f8 <SUBGRF_SetRfTxPower>
 801b934:	4603      	mov	r3, r0
 801b936:	461a      	mov	r2, r3
 801b938:	4b0a      	ldr	r3, [pc, #40]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b93a:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801b93e:	210e      	movs	r1, #14
 801b940:	f640 101f 	movw	r0, #2335	@ 0x91f
 801b944:	f002 faa2 	bl	801de8c <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801b948:	4b06      	ldr	r3, [pc, #24]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b94a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b94e:	4618      	mov	r0, r3
 801b950:	f002 fdb1 	bl	801e4b6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801b954:	4a03      	ldr	r2, [pc, #12]	@ (801b964 <RadioSetTxConfig+0x20c>)
 801b956:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b958:	6053      	str	r3, [r2, #4]
}
 801b95a:	bf00      	nop
 801b95c:	3718      	adds	r7, #24
 801b95e:	46bd      	mov	sp, r7
 801b960:	bd80      	pop	{r7, pc}
 801b962:	bf00      	nop
 801b964:	200020b4 	.word	0x200020b4
 801b968:	200020ec 	.word	0x200020ec
 801b96c:	200020c2 	.word	0x200020c2
 801b970:	08023460 	.word	0x08023460
 801b974:	08023c08 	.word	0x08023c08
 801b978:	20000148 	.word	0x20000148

0801b97c <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801b97c:	b480      	push	{r7}
 801b97e:	b083      	sub	sp, #12
 801b980:	af00      	add	r7, sp, #0
 801b982:	6078      	str	r0, [r7, #4]
    return true;
 801b984:	2301      	movs	r3, #1
}
 801b986:	4618      	mov	r0, r3
 801b988:	370c      	adds	r7, #12
 801b98a:	46bd      	mov	sp, r7
 801b98c:	bc80      	pop	{r7}
 801b98e:	4770      	bx	lr

0801b990 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801b990:	b480      	push	{r7}
 801b992:	b085      	sub	sp, #20
 801b994:	af00      	add	r7, sp, #0
 801b996:	4603      	mov	r3, r0
 801b998:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801b99a:	2300      	movs	r3, #0
 801b99c:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801b99e:	79fb      	ldrb	r3, [r7, #7]
 801b9a0:	2b0a      	cmp	r3, #10
 801b9a2:	d83e      	bhi.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
 801b9a4:	a201      	add	r2, pc, #4	@ (adr r2, 801b9ac <RadioGetLoRaBandwidthInHz+0x1c>)
 801b9a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b9aa:	bf00      	nop
 801b9ac:	0801b9d9 	.word	0x0801b9d9
 801b9b0:	0801b9e9 	.word	0x0801b9e9
 801b9b4:	0801b9f9 	.word	0x0801b9f9
 801b9b8:	0801ba09 	.word	0x0801ba09
 801b9bc:	0801ba11 	.word	0x0801ba11
 801b9c0:	0801ba17 	.word	0x0801ba17
 801b9c4:	0801ba1d 	.word	0x0801ba1d
 801b9c8:	0801ba23 	.word	0x0801ba23
 801b9cc:	0801b9e1 	.word	0x0801b9e1
 801b9d0:	0801b9f1 	.word	0x0801b9f1
 801b9d4:	0801ba01 	.word	0x0801ba01
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801b9d8:	f641 6384 	movw	r3, #7812	@ 0x1e84
 801b9dc:	60fb      	str	r3, [r7, #12]
        break;
 801b9de:	e020      	b.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801b9e0:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 801b9e4:	60fb      	str	r3, [r7, #12]
        break;
 801b9e6:	e01c      	b.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801b9e8:	f643 5309 	movw	r3, #15625	@ 0x3d09
 801b9ec:	60fb      	str	r3, [r7, #12]
        break;
 801b9ee:	e018      	b.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801b9f0:	f245 1361 	movw	r3, #20833	@ 0x5161
 801b9f4:	60fb      	str	r3, [r7, #12]
        break;
 801b9f6:	e014      	b.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801b9f8:	f647 2312 	movw	r3, #31250	@ 0x7a12
 801b9fc:	60fb      	str	r3, [r7, #12]
        break;
 801b9fe:	e010      	b.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801ba00:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 801ba04:	60fb      	str	r3, [r7, #12]
        break;
 801ba06:	e00c      	b.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801ba08:	f24f 4324 	movw	r3, #62500	@ 0xf424
 801ba0c:	60fb      	str	r3, [r7, #12]
        break;
 801ba0e:	e008      	b.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801ba10:	4b07      	ldr	r3, [pc, #28]	@ (801ba30 <RadioGetLoRaBandwidthInHz+0xa0>)
 801ba12:	60fb      	str	r3, [r7, #12]
        break;
 801ba14:	e005      	b.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801ba16:	4b07      	ldr	r3, [pc, #28]	@ (801ba34 <RadioGetLoRaBandwidthInHz+0xa4>)
 801ba18:	60fb      	str	r3, [r7, #12]
        break;
 801ba1a:	e002      	b.n	801ba22 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801ba1c:	4b06      	ldr	r3, [pc, #24]	@ (801ba38 <RadioGetLoRaBandwidthInHz+0xa8>)
 801ba1e:	60fb      	str	r3, [r7, #12]
        break;
 801ba20:	bf00      	nop
    }

    return bandwidthInHz;
 801ba22:	68fb      	ldr	r3, [r7, #12]
}
 801ba24:	4618      	mov	r0, r3
 801ba26:	3714      	adds	r7, #20
 801ba28:	46bd      	mov	sp, r7
 801ba2a:	bc80      	pop	{r7}
 801ba2c:	4770      	bx	lr
 801ba2e:	bf00      	nop
 801ba30:	0001e848 	.word	0x0001e848
 801ba34:	0003d090 	.word	0x0003d090
 801ba38:	0007a120 	.word	0x0007a120

0801ba3c <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801ba3c:	b480      	push	{r7}
 801ba3e:	b083      	sub	sp, #12
 801ba40:	af00      	add	r7, sp, #0
 801ba42:	6078      	str	r0, [r7, #4]
 801ba44:	4608      	mov	r0, r1
 801ba46:	4611      	mov	r1, r2
 801ba48:	461a      	mov	r2, r3
 801ba4a:	4603      	mov	r3, r0
 801ba4c:	70fb      	strb	r3, [r7, #3]
 801ba4e:	460b      	mov	r3, r1
 801ba50:	803b      	strh	r3, [r7, #0]
 801ba52:	4613      	mov	r3, r2
 801ba54:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 801ba56:	883b      	ldrh	r3, [r7, #0]
 801ba58:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801ba5a:	78ba      	ldrb	r2, [r7, #2]
 801ba5c:	f082 0201 	eor.w	r2, r2, #1
 801ba60:	b2d2      	uxtb	r2, r2
 801ba62:	2a00      	cmp	r2, #0
 801ba64:	d001      	beq.n	801ba6a <RadioGetGfskTimeOnAirNumerator+0x2e>
 801ba66:	2208      	movs	r2, #8
 801ba68:	e000      	b.n	801ba6c <RadioGetGfskTimeOnAirNumerator+0x30>
 801ba6a:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801ba6c:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801ba6e:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801ba72:	7c3b      	ldrb	r3, [r7, #16]
 801ba74:	7d39      	ldrb	r1, [r7, #20]
 801ba76:	2900      	cmp	r1, #0
 801ba78:	d001      	beq.n	801ba7e <RadioGetGfskTimeOnAirNumerator+0x42>
 801ba7a:	2102      	movs	r1, #2
 801ba7c:	e000      	b.n	801ba80 <RadioGetGfskTimeOnAirNumerator+0x44>
 801ba7e:	2100      	movs	r1, #0
 801ba80:	440b      	add	r3, r1
 801ba82:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801ba84:	4413      	add	r3, r2
}
 801ba86:	4618      	mov	r0, r3
 801ba88:	370c      	adds	r7, #12
 801ba8a:	46bd      	mov	sp, r7
 801ba8c:	bc80      	pop	{r7}
 801ba8e:	4770      	bx	lr

0801ba90 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801ba90:	b480      	push	{r7}
 801ba92:	b08b      	sub	sp, #44	@ 0x2c
 801ba94:	af00      	add	r7, sp, #0
 801ba96:	60f8      	str	r0, [r7, #12]
 801ba98:	60b9      	str	r1, [r7, #8]
 801ba9a:	4611      	mov	r1, r2
 801ba9c:	461a      	mov	r2, r3
 801ba9e:	460b      	mov	r3, r1
 801baa0:	71fb      	strb	r3, [r7, #7]
 801baa2:	4613      	mov	r3, r2
 801baa4:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801baa6:	79fb      	ldrb	r3, [r7, #7]
 801baa8:	3304      	adds	r3, #4
 801baaa:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801baac:	2300      	movs	r3, #0
 801baae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801bab2:	68bb      	ldr	r3, [r7, #8]
 801bab4:	2b05      	cmp	r3, #5
 801bab6:	d002      	beq.n	801babe <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801bab8:	68bb      	ldr	r3, [r7, #8]
 801baba:	2b06      	cmp	r3, #6
 801babc:	d104      	bne.n	801bac8 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801babe:	88bb      	ldrh	r3, [r7, #4]
 801bac0:	2b0b      	cmp	r3, #11
 801bac2:	d801      	bhi.n	801bac8 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801bac4:	230c      	movs	r3, #12
 801bac6:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801bac8:	68fb      	ldr	r3, [r7, #12]
 801baca:	2b00      	cmp	r3, #0
 801bacc:	d105      	bne.n	801bada <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801bace:	68bb      	ldr	r3, [r7, #8]
 801bad0:	2b0b      	cmp	r3, #11
 801bad2:	d008      	beq.n	801bae6 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801bad4:	68bb      	ldr	r3, [r7, #8]
 801bad6:	2b0c      	cmp	r3, #12
 801bad8:	d005      	beq.n	801bae6 <RadioGetLoRaTimeOnAirNumerator+0x56>
 801bada:	68fb      	ldr	r3, [r7, #12]
 801badc:	2b01      	cmp	r3, #1
 801bade:	d105      	bne.n	801baec <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801bae0:	68bb      	ldr	r3, [r7, #8]
 801bae2:	2b0c      	cmp	r3, #12
 801bae4:	d102      	bne.n	801baec <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801bae6:	2301      	movs	r3, #1
 801bae8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801baec:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801baf0:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801baf2:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801baf6:	2a00      	cmp	r2, #0
 801baf8:	d001      	beq.n	801bafe <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801bafa:	2210      	movs	r2, #16
 801bafc:	e000      	b.n	801bb00 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801bafe:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801bb00:	4413      	add	r3, r2
 801bb02:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801bb04:	68bb      	ldr	r3, [r7, #8]
 801bb06:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801bb08:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801bb0a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801bb0e:	2a00      	cmp	r2, #0
 801bb10:	d001      	beq.n	801bb16 <RadioGetLoRaTimeOnAirNumerator+0x86>
 801bb12:	2200      	movs	r2, #0
 801bb14:	e000      	b.n	801bb18 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801bb16:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801bb18:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801bb1a:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801bb1c:	68bb      	ldr	r3, [r7, #8]
 801bb1e:	2b06      	cmp	r3, #6
 801bb20:	d803      	bhi.n	801bb2a <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801bb22:	68bb      	ldr	r3, [r7, #8]
 801bb24:	009b      	lsls	r3, r3, #2
 801bb26:	623b      	str	r3, [r7, #32]
 801bb28:	e00e      	b.n	801bb48 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801bb2a:	69fb      	ldr	r3, [r7, #28]
 801bb2c:	3308      	adds	r3, #8
 801bb2e:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801bb30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801bb34:	2b00      	cmp	r3, #0
 801bb36:	d004      	beq.n	801bb42 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801bb38:	68bb      	ldr	r3, [r7, #8]
 801bb3a:	3b02      	subs	r3, #2
 801bb3c:	009b      	lsls	r3, r3, #2
 801bb3e:	623b      	str	r3, [r7, #32]
 801bb40:	e002      	b.n	801bb48 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801bb42:	68bb      	ldr	r3, [r7, #8]
 801bb44:	009b      	lsls	r3, r3, #2
 801bb46:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801bb48:	69fb      	ldr	r3, [r7, #28]
 801bb4a:	2b00      	cmp	r3, #0
 801bb4c:	da01      	bge.n	801bb52 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801bb4e:	2300      	movs	r3, #0
 801bb50:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801bb52:	69fa      	ldr	r2, [r7, #28]
 801bb54:	6a3b      	ldr	r3, [r7, #32]
 801bb56:	4413      	add	r3, r2
 801bb58:	1e5a      	subs	r2, r3, #1
 801bb5a:	6a3b      	ldr	r3, [r7, #32]
 801bb5c:	fb92 f3f3 	sdiv	r3, r2, r3
 801bb60:	697a      	ldr	r2, [r7, #20]
 801bb62:	fb03 f202 	mul.w	r2, r3, r2
 801bb66:	88bb      	ldrh	r3, [r7, #4]
 801bb68:	4413      	add	r3, r2
    int32_t intermediate =
 801bb6a:	330c      	adds	r3, #12
 801bb6c:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801bb6e:	68bb      	ldr	r3, [r7, #8]
 801bb70:	2b06      	cmp	r3, #6
 801bb72:	d802      	bhi.n	801bb7a <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801bb74:	69bb      	ldr	r3, [r7, #24]
 801bb76:	3302      	adds	r3, #2
 801bb78:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801bb7a:	69bb      	ldr	r3, [r7, #24]
 801bb7c:	009b      	lsls	r3, r3, #2
 801bb7e:	1c5a      	adds	r2, r3, #1
 801bb80:	68bb      	ldr	r3, [r7, #8]
 801bb82:	3b02      	subs	r3, #2
 801bb84:	fa02 f303 	lsl.w	r3, r2, r3
}
 801bb88:	4618      	mov	r0, r3
 801bb8a:	372c      	adds	r7, #44	@ 0x2c
 801bb8c:	46bd      	mov	sp, r7
 801bb8e:	bc80      	pop	{r7}
 801bb90:	4770      	bx	lr
	...

0801bb94 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801bb94:	b580      	push	{r7, lr}
 801bb96:	b08a      	sub	sp, #40	@ 0x28
 801bb98:	af04      	add	r7, sp, #16
 801bb9a:	60b9      	str	r1, [r7, #8]
 801bb9c:	607a      	str	r2, [r7, #4]
 801bb9e:	461a      	mov	r2, r3
 801bba0:	4603      	mov	r3, r0
 801bba2:	73fb      	strb	r3, [r7, #15]
 801bba4:	4613      	mov	r3, r2
 801bba6:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801bba8:	2300      	movs	r3, #0
 801bbaa:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801bbac:	2301      	movs	r3, #1
 801bbae:	613b      	str	r3, [r7, #16]

    switch( modem )
 801bbb0:	7bfb      	ldrb	r3, [r7, #15]
 801bbb2:	2b00      	cmp	r3, #0
 801bbb4:	d002      	beq.n	801bbbc <RadioTimeOnAir+0x28>
 801bbb6:	2b01      	cmp	r3, #1
 801bbb8:	d017      	beq.n	801bbea <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801bbba:	e035      	b.n	801bc28 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801bbbc:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 801bbc0:	8c3a      	ldrh	r2, [r7, #32]
 801bbc2:	7bb9      	ldrb	r1, [r7, #14]
 801bbc4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801bbc8:	9301      	str	r3, [sp, #4]
 801bbca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801bbce:	9300      	str	r3, [sp, #0]
 801bbd0:	4603      	mov	r3, r0
 801bbd2:	6878      	ldr	r0, [r7, #4]
 801bbd4:	f7ff ff32 	bl	801ba3c <RadioGetGfskTimeOnAirNumerator>
 801bbd8:	4603      	mov	r3, r0
 801bbda:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801bbde:	fb02 f303 	mul.w	r3, r2, r3
 801bbe2:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801bbe4:	687b      	ldr	r3, [r7, #4]
 801bbe6:	613b      	str	r3, [r7, #16]
        break;
 801bbe8:	e01e      	b.n	801bc28 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801bbea:	8c39      	ldrh	r1, [r7, #32]
 801bbec:	7bba      	ldrb	r2, [r7, #14]
 801bbee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801bbf2:	9302      	str	r3, [sp, #8]
 801bbf4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801bbf8:	9301      	str	r3, [sp, #4]
 801bbfa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801bbfe:	9300      	str	r3, [sp, #0]
 801bc00:	460b      	mov	r3, r1
 801bc02:	6879      	ldr	r1, [r7, #4]
 801bc04:	68b8      	ldr	r0, [r7, #8]
 801bc06:	f7ff ff43 	bl	801ba90 <RadioGetLoRaTimeOnAirNumerator>
 801bc0a:	4603      	mov	r3, r0
 801bc0c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801bc10:	fb02 f303 	mul.w	r3, r2, r3
 801bc14:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801bc16:	4a0a      	ldr	r2, [pc, #40]	@ (801bc40 <RadioTimeOnAir+0xac>)
 801bc18:	68bb      	ldr	r3, [r7, #8]
 801bc1a:	4413      	add	r3, r2
 801bc1c:	781b      	ldrb	r3, [r3, #0]
 801bc1e:	4618      	mov	r0, r3
 801bc20:	f7ff feb6 	bl	801b990 <RadioGetLoRaBandwidthInHz>
 801bc24:	6138      	str	r0, [r7, #16]
        break;
 801bc26:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 801bc28:	697a      	ldr	r2, [r7, #20]
 801bc2a:	693b      	ldr	r3, [r7, #16]
 801bc2c:	4413      	add	r3, r2
 801bc2e:	1e5a      	subs	r2, r3, #1
 801bc30:	693b      	ldr	r3, [r7, #16]
 801bc32:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801bc36:	4618      	mov	r0, r3
 801bc38:	3718      	adds	r7, #24
 801bc3a:	46bd      	mov	sp, r7
 801bc3c:	bd80      	pop	{r7, pc}
 801bc3e:	bf00      	nop
 801bc40:	08023c08 	.word	0x08023c08

0801bc44 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 801bc44:	b580      	push	{r7, lr}
 801bc46:	b084      	sub	sp, #16
 801bc48:	af00      	add	r7, sp, #0
 801bc4a:	6078      	str	r0, [r7, #4]
 801bc4c:	460b      	mov	r3, r1
 801bc4e:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 801bc50:	2300      	movs	r3, #0
 801bc52:	2200      	movs	r2, #0
 801bc54:	f240 2101 	movw	r1, #513	@ 0x201
 801bc58:	f240 2001 	movw	r0, #513	@ 0x201
 801bc5c:	f001 fd66 	bl	801d72c <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801bc60:	4b73      	ldr	r3, [pc, #460]	@ (801be30 <RadioSend+0x1ec>)
 801bc62:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bc66:	2101      	movs	r1, #1
 801bc68:	4618      	mov	r0, r3
 801bc6a:	f002 fa1d 	bl	801e0a8 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801bc6e:	4b70      	ldr	r3, [pc, #448]	@ (801be30 <RadioSend+0x1ec>)
 801bc70:	781b      	ldrb	r3, [r3, #0]
 801bc72:	2b01      	cmp	r3, #1
 801bc74:	d112      	bne.n	801bc9c <RadioSend+0x58>
 801bc76:	4b6e      	ldr	r3, [pc, #440]	@ (801be30 <RadioSend+0x1ec>)
 801bc78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801bc7c:	2b06      	cmp	r3, #6
 801bc7e:	d10d      	bne.n	801bc9c <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801bc80:	f640 0089 	movw	r0, #2185	@ 0x889
 801bc84:	f002 f924 	bl	801ded0 <SUBGRF_ReadRegister>
 801bc88:	4603      	mov	r3, r0
 801bc8a:	f023 0304 	bic.w	r3, r3, #4
 801bc8e:	b2db      	uxtb	r3, r3
 801bc90:	4619      	mov	r1, r3
 801bc92:	f640 0089 	movw	r0, #2185	@ 0x889
 801bc96:	f002 f8f9 	bl	801de8c <SUBGRF_WriteRegister>
 801bc9a:	e00c      	b.n	801bcb6 <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801bc9c:	f640 0089 	movw	r0, #2185	@ 0x889
 801bca0:	f002 f916 	bl	801ded0 <SUBGRF_ReadRegister>
 801bca4:	4603      	mov	r3, r0
 801bca6:	f043 0304 	orr.w	r3, r3, #4
 801bcaa:	b2db      	uxtb	r3, r3
 801bcac:	4619      	mov	r1, r3
 801bcae:	f640 0089 	movw	r0, #2185	@ 0x889
 801bcb2:	f002 f8eb 	bl	801de8c <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 801bcb6:	4b5e      	ldr	r3, [pc, #376]	@ (801be30 <RadioSend+0x1ec>)
 801bcb8:	781b      	ldrb	r3, [r3, #0]
 801bcba:	2b04      	cmp	r3, #4
 801bcbc:	f200 80a8 	bhi.w	801be10 <RadioSend+0x1cc>
 801bcc0:	a201      	add	r2, pc, #4	@ (adr r2, 801bcc8 <RadioSend+0x84>)
 801bcc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bcc6:	bf00      	nop
 801bcc8:	0801bcf7 	.word	0x0801bcf7
 801bccc:	0801bcdd 	.word	0x0801bcdd
 801bcd0:	0801bcf7 	.word	0x0801bcf7
 801bcd4:	0801bd59 	.word	0x0801bd59
 801bcd8:	0801bd79 	.word	0x0801bd79
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801bcdc:	4a54      	ldr	r2, [pc, #336]	@ (801be30 <RadioSend+0x1ec>)
 801bcde:	78fb      	ldrb	r3, [r7, #3]
 801bce0:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bce2:	4854      	ldr	r0, [pc, #336]	@ (801be34 <RadioSend+0x1f0>)
 801bce4:	f001 ff8a 	bl	801dbfc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801bce8:	78fb      	ldrb	r3, [r7, #3]
 801bcea:	2200      	movs	r2, #0
 801bcec:	4619      	mov	r1, r3
 801bcee:	6878      	ldr	r0, [r7, #4]
 801bcf0:	f001 fa3a 	bl	801d168 <SUBGRF_SendPayload>
            break;
 801bcf4:	e08d      	b.n	801be12 <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801bcf6:	f002 fbd0 	bl	801e49a <RFW_Is_Init>
 801bcfa:	4603      	mov	r3, r0
 801bcfc:	2b01      	cmp	r3, #1
 801bcfe:	d11e      	bne.n	801bd3e <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801bd00:	f107 020d 	add.w	r2, r7, #13
 801bd04:	78fb      	ldrb	r3, [r7, #3]
 801bd06:	4619      	mov	r1, r3
 801bd08:	6878      	ldr	r0, [r7, #4]
 801bd0a:	f002 fbde 	bl	801e4ca <RFW_TransmitInit>
 801bd0e:	4603      	mov	r3, r0
 801bd10:	2b00      	cmp	r3, #0
 801bd12:	d10c      	bne.n	801bd2e <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 801bd14:	7b7a      	ldrb	r2, [r7, #13]
 801bd16:	4b46      	ldr	r3, [pc, #280]	@ (801be30 <RadioSend+0x1ec>)
 801bd18:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bd1a:	4846      	ldr	r0, [pc, #280]	@ (801be34 <RadioSend+0x1f0>)
 801bd1c:	f001 ff6e 	bl	801dbfc <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 801bd20:	7b7b      	ldrb	r3, [r7, #13]
 801bd22:	2200      	movs	r2, #0
 801bd24:	4619      	mov	r1, r3
 801bd26:	6878      	ldr	r0, [r7, #4]
 801bd28:	f001 fa1e 	bl	801d168 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801bd2c:	e071      	b.n	801be12 <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 801bd2e:	4b42      	ldr	r3, [pc, #264]	@ (801be38 <RadioSend+0x1f4>)
 801bd30:	2201      	movs	r2, #1
 801bd32:	2100      	movs	r1, #0
 801bd34:	2002      	movs	r0, #2
 801bd36:	f003 fc81 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 801bd3a:	2303      	movs	r3, #3
 801bd3c:	e073      	b.n	801be26 <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801bd3e:	4a3c      	ldr	r2, [pc, #240]	@ (801be30 <RadioSend+0x1ec>)
 801bd40:	78fb      	ldrb	r3, [r7, #3]
 801bd42:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bd44:	483b      	ldr	r0, [pc, #236]	@ (801be34 <RadioSend+0x1f0>)
 801bd46:	f001 ff59 	bl	801dbfc <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 801bd4a:	78fb      	ldrb	r3, [r7, #3]
 801bd4c:	2200      	movs	r2, #0
 801bd4e:	4619      	mov	r1, r3
 801bd50:	6878      	ldr	r0, [r7, #4]
 801bd52:	f001 fa09 	bl	801d168 <SUBGRF_SendPayload>
            break;
 801bd56:	e05c      	b.n	801be12 <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801bd58:	4b35      	ldr	r3, [pc, #212]	@ (801be30 <RadioSend+0x1ec>)
 801bd5a:	2202      	movs	r2, #2
 801bd5c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801bd5e:	4a34      	ldr	r2, [pc, #208]	@ (801be30 <RadioSend+0x1ec>)
 801bd60:	78fb      	ldrb	r3, [r7, #3]
 801bd62:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bd64:	4833      	ldr	r0, [pc, #204]	@ (801be34 <RadioSend+0x1f0>)
 801bd66:	f001 ff49 	bl	801dbfc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801bd6a:	78fb      	ldrb	r3, [r7, #3]
 801bd6c:	2200      	movs	r2, #0
 801bd6e:	4619      	mov	r1, r3
 801bd70:	6878      	ldr	r0, [r7, #4]
 801bd72:	f001 f9f9 	bl	801d168 <SUBGRF_SendPayload>
            break;
 801bd76:	e04c      	b.n	801be12 <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801bd78:	78fb      	ldrb	r3, [r7, #3]
 801bd7a:	461a      	mov	r2, r3
 801bd7c:	6879      	ldr	r1, [r7, #4]
 801bd7e:	482f      	ldr	r0, [pc, #188]	@ (801be3c <RadioSend+0x1f8>)
 801bd80:	f000 fcca 	bl	801c718 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801bd84:	4b2a      	ldr	r3, [pc, #168]	@ (801be30 <RadioSend+0x1ec>)
 801bd86:	2202      	movs	r2, #2
 801bd88:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801bd8a:	78fb      	ldrb	r3, [r7, #3]
 801bd8c:	3301      	adds	r3, #1
 801bd8e:	b2da      	uxtb	r2, r3
 801bd90:	4b27      	ldr	r3, [pc, #156]	@ (801be30 <RadioSend+0x1ec>)
 801bd92:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bd94:	4827      	ldr	r0, [pc, #156]	@ (801be34 <RadioSend+0x1f0>)
 801bd96:	f001 ff31 	bl	801dbfc <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 801bd9a:	2100      	movs	r1, #0
 801bd9c:	20f1      	movs	r0, #241	@ 0xf1
 801bd9e:	f000 f965 	bl	801c06c <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 801bda2:	2100      	movs	r1, #0
 801bda4:	20f0      	movs	r0, #240	@ 0xf0
 801bda6:	f000 f961 	bl	801c06c <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801bdaa:	4b21      	ldr	r3, [pc, #132]	@ (801be30 <RadioSend+0x1ec>)
 801bdac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801bdae:	2b64      	cmp	r3, #100	@ 0x64
 801bdb0:	d108      	bne.n	801bdc4 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 801bdb2:	2170      	movs	r1, #112	@ 0x70
 801bdb4:	20f3      	movs	r0, #243	@ 0xf3
 801bdb6:	f000 f959 	bl	801c06c <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 801bdba:	211d      	movs	r1, #29
 801bdbc:	20f2      	movs	r0, #242	@ 0xf2
 801bdbe:	f000 f955 	bl	801c06c <RadioWrite>
 801bdc2:	e007      	b.n	801bdd4 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 801bdc4:	21e1      	movs	r1, #225	@ 0xe1
 801bdc6:	20f3      	movs	r0, #243	@ 0xf3
 801bdc8:	f000 f950 	bl	801c06c <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 801bdcc:	2104      	movs	r1, #4
 801bdce:	20f2      	movs	r0, #242	@ 0xf2
 801bdd0:	f000 f94c 	bl	801c06c <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 801bdd4:	78fb      	ldrb	r3, [r7, #3]
 801bdd6:	b29b      	uxth	r3, r3
 801bdd8:	00db      	lsls	r3, r3, #3
 801bdda:	b29b      	uxth	r3, r3
 801bddc:	3302      	adds	r3, #2
 801bdde:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801bde0:	89fb      	ldrh	r3, [r7, #14]
 801bde2:	0a1b      	lsrs	r3, r3, #8
 801bde4:	b29b      	uxth	r3, r3
 801bde6:	b2db      	uxtb	r3, r3
 801bde8:	4619      	mov	r1, r3
 801bdea:	20f4      	movs	r0, #244	@ 0xf4
 801bdec:	f000 f93e 	bl	801c06c <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 801bdf0:	89fb      	ldrh	r3, [r7, #14]
 801bdf2:	b2db      	uxtb	r3, r3
 801bdf4:	4619      	mov	r1, r3
 801bdf6:	20f5      	movs	r0, #245	@ 0xf5
 801bdf8:	f000 f938 	bl	801c06c <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 801bdfc:	78fb      	ldrb	r3, [r7, #3]
 801bdfe:	3301      	adds	r3, #1
 801be00:	b2db      	uxtb	r3, r3
 801be02:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 801be06:	4619      	mov	r1, r3
 801be08:	480c      	ldr	r0, [pc, #48]	@ (801be3c <RadioSend+0x1f8>)
 801be0a:	f001 f9ad 	bl	801d168 <SUBGRF_SendPayload>
            break;
 801be0e:	e000      	b.n	801be12 <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801be10:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801be12:	4b07      	ldr	r3, [pc, #28]	@ (801be30 <RadioSend+0x1ec>)
 801be14:	685b      	ldr	r3, [r3, #4]
 801be16:	4619      	mov	r1, r3
 801be18:	4809      	ldr	r0, [pc, #36]	@ (801be40 <RadioSend+0x1fc>)
 801be1a:	f003 fa75 	bl	801f308 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 801be1e:	4808      	ldr	r0, [pc, #32]	@ (801be40 <RadioSend+0x1fc>)
 801be20:	f003 f994 	bl	801f14c <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 801be24:	2300      	movs	r3, #0
}
 801be26:	4618      	mov	r0, r3
 801be28:	3710      	adds	r7, #16
 801be2a:	46bd      	mov	sp, r7
 801be2c:	bd80      	pop	{r7, pc}
 801be2e:	bf00      	nop
 801be30:	200020b4 	.word	0x200020b4
 801be34:	200020c2 	.word	0x200020c2
 801be38:	08023468 	.word	0x08023468
 801be3c:	20001fb0 	.word	0x20001fb0
 801be40:	20002110 	.word	0x20002110

0801be44 <RadioSleep>:

static void RadioSleep( void )
{
 801be44:	b580      	push	{r7, lr}
 801be46:	b082      	sub	sp, #8
 801be48:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801be4a:	2300      	movs	r3, #0
 801be4c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801be4e:	793b      	ldrb	r3, [r7, #4]
 801be50:	f043 0304 	orr.w	r3, r3, #4
 801be54:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801be56:	7938      	ldrb	r0, [r7, #4]
 801be58:	f001 fa62 	bl	801d320 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801be5c:	2002      	movs	r0, #2
 801be5e:	f7e6 fc89 	bl	8002774 <HAL_Delay>
}
 801be62:	bf00      	nop
 801be64:	3708      	adds	r7, #8
 801be66:	46bd      	mov	sp, r7
 801be68:	bd80      	pop	{r7, pc}

0801be6a <RadioStandby>:

static void RadioStandby( void )
{
 801be6a:	b580      	push	{r7, lr}
 801be6c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801be6e:	2000      	movs	r0, #0
 801be70:	f001 fa88 	bl	801d384 <SUBGRF_SetStandby>
}
 801be74:	bf00      	nop
 801be76:	bd80      	pop	{r7, pc}

0801be78 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801be78:	b580      	push	{r7, lr}
 801be7a:	b082      	sub	sp, #8
 801be7c:	af00      	add	r7, sp, #0
 801be7e:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 801be80:	f002 fb0b 	bl	801e49a <RFW_Is_Init>
 801be84:	4603      	mov	r3, r0
 801be86:	2b01      	cmp	r3, #1
 801be88:	d102      	bne.n	801be90 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 801be8a:	f002 fb2e 	bl	801e4ea <RFW_ReceiveInit>
 801be8e:	e007      	b.n	801bea0 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801be90:	2300      	movs	r3, #0
 801be92:	2200      	movs	r2, #0
 801be94:	f240 2162 	movw	r1, #610	@ 0x262
 801be98:	f240 2062 	movw	r0, #610	@ 0x262
 801be9c:	f001 fc46 	bl	801d72c <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 801bea0:	687b      	ldr	r3, [r7, #4]
 801bea2:	2b00      	cmp	r3, #0
 801bea4:	d006      	beq.n	801beb4 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801bea6:	6879      	ldr	r1, [r7, #4]
 801bea8:	4811      	ldr	r0, [pc, #68]	@ (801bef0 <RadioRx+0x78>)
 801beaa:	f003 fa2d 	bl	801f308 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801beae:	4810      	ldr	r0, [pc, #64]	@ (801bef0 <RadioRx+0x78>)
 801beb0:	f003 f94c 	bl	801f14c <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801beb4:	4b0f      	ldr	r3, [pc, #60]	@ (801bef4 <RadioRx+0x7c>)
 801beb6:	2200      	movs	r2, #0
 801beb8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801beba:	4b0e      	ldr	r3, [pc, #56]	@ (801bef4 <RadioRx+0x7c>)
 801bebc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bec0:	2100      	movs	r1, #0
 801bec2:	4618      	mov	r0, r3
 801bec4:	f002 f8f0 	bl	801e0a8 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801bec8:	4b0a      	ldr	r3, [pc, #40]	@ (801bef4 <RadioRx+0x7c>)
 801beca:	785b      	ldrb	r3, [r3, #1]
 801becc:	2b00      	cmp	r3, #0
 801bece:	d004      	beq.n	801beda <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801bed0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801bed4:	f001 fa92 	bl	801d3fc <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801bed8:	e005      	b.n	801bee6 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801beda:	4b06      	ldr	r3, [pc, #24]	@ (801bef4 <RadioRx+0x7c>)
 801bedc:	689b      	ldr	r3, [r3, #8]
 801bede:	019b      	lsls	r3, r3, #6
 801bee0:	4618      	mov	r0, r3
 801bee2:	f001 fa8b 	bl	801d3fc <SUBGRF_SetRx>
}
 801bee6:	bf00      	nop
 801bee8:	3708      	adds	r7, #8
 801beea:	46bd      	mov	sp, r7
 801beec:	bd80      	pop	{r7, pc}
 801beee:	bf00      	nop
 801bef0:	20002128 	.word	0x20002128
 801bef4:	200020b4 	.word	0x200020b4

0801bef8 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801bef8:	b580      	push	{r7, lr}
 801befa:	b082      	sub	sp, #8
 801befc:	af00      	add	r7, sp, #0
 801befe:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 801bf00:	f002 facb 	bl	801e49a <RFW_Is_Init>
 801bf04:	4603      	mov	r3, r0
 801bf06:	2b01      	cmp	r3, #1
 801bf08:	d102      	bne.n	801bf10 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 801bf0a:	f002 faee 	bl	801e4ea <RFW_ReceiveInit>
 801bf0e:	e007      	b.n	801bf20 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801bf10:	2300      	movs	r3, #0
 801bf12:	2200      	movs	r2, #0
 801bf14:	f240 2162 	movw	r1, #610	@ 0x262
 801bf18:	f240 2062 	movw	r0, #610	@ 0x262
 801bf1c:	f001 fc06 	bl	801d72c <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 801bf20:	687b      	ldr	r3, [r7, #4]
 801bf22:	2b00      	cmp	r3, #0
 801bf24:	d006      	beq.n	801bf34 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801bf26:	6879      	ldr	r1, [r7, #4]
 801bf28:	4811      	ldr	r0, [pc, #68]	@ (801bf70 <RadioRxBoosted+0x78>)
 801bf2a:	f003 f9ed 	bl	801f308 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801bf2e:	4810      	ldr	r0, [pc, #64]	@ (801bf70 <RadioRxBoosted+0x78>)
 801bf30:	f003 f90c 	bl	801f14c <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801bf34:	4b0f      	ldr	r3, [pc, #60]	@ (801bf74 <RadioRxBoosted+0x7c>)
 801bf36:	2200      	movs	r2, #0
 801bf38:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801bf3a:	4b0e      	ldr	r3, [pc, #56]	@ (801bf74 <RadioRxBoosted+0x7c>)
 801bf3c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bf40:	2100      	movs	r1, #0
 801bf42:	4618      	mov	r0, r3
 801bf44:	f002 f8b0 	bl	801e0a8 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801bf48:	4b0a      	ldr	r3, [pc, #40]	@ (801bf74 <RadioRxBoosted+0x7c>)
 801bf4a:	785b      	ldrb	r3, [r3, #1]
 801bf4c:	2b00      	cmp	r3, #0
 801bf4e:	d004      	beq.n	801bf5a <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801bf50:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801bf54:	f001 fa72 	bl	801d43c <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801bf58:	e005      	b.n	801bf66 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801bf5a:	4b06      	ldr	r3, [pc, #24]	@ (801bf74 <RadioRxBoosted+0x7c>)
 801bf5c:	689b      	ldr	r3, [r3, #8]
 801bf5e:	019b      	lsls	r3, r3, #6
 801bf60:	4618      	mov	r0, r3
 801bf62:	f001 fa6b 	bl	801d43c <SUBGRF_SetRxBoosted>
}
 801bf66:	bf00      	nop
 801bf68:	3708      	adds	r7, #8
 801bf6a:	46bd      	mov	sp, r7
 801bf6c:	bd80      	pop	{r7, pc}
 801bf6e:	bf00      	nop
 801bf70:	20002128 	.word	0x20002128
 801bf74:	200020b4 	.word	0x200020b4

0801bf78 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801bf78:	b580      	push	{r7, lr}
 801bf7a:	b082      	sub	sp, #8
 801bf7c:	af00      	add	r7, sp, #0
 801bf7e:	6078      	str	r0, [r7, #4]
 801bf80:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 801bf82:	687b      	ldr	r3, [r7, #4]
 801bf84:	005a      	lsls	r2, r3, #1
 801bf86:	683b      	ldr	r3, [r7, #0]
 801bf88:	4413      	add	r3, r2
 801bf8a:	4a0c      	ldr	r2, [pc, #48]	@ (801bfbc <RadioSetRxDutyCycle+0x44>)
 801bf8c:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801bf8e:	2300      	movs	r3, #0
 801bf90:	2200      	movs	r2, #0
 801bf92:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801bf96:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801bf9a:	f001 fbc7 	bl	801d72c <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801bf9e:	4b07      	ldr	r3, [pc, #28]	@ (801bfbc <RadioSetRxDutyCycle+0x44>)
 801bfa0:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bfa4:	2100      	movs	r1, #0
 801bfa6:	4618      	mov	r0, r3
 801bfa8:	f002 f87e 	bl	801e0a8 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801bfac:	6839      	ldr	r1, [r7, #0]
 801bfae:	6878      	ldr	r0, [r7, #4]
 801bfb0:	f001 fa68 	bl	801d484 <SUBGRF_SetRxDutyCycle>
}
 801bfb4:	bf00      	nop
 801bfb6:	3708      	adds	r7, #8
 801bfb8:	46bd      	mov	sp, r7
 801bfba:	bd80      	pop	{r7, pc}
 801bfbc:	200020b4 	.word	0x200020b4

0801bfc0 <RadioStartCad>:

static void RadioStartCad( void )
{
 801bfc0:	b580      	push	{r7, lr}
 801bfc2:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801bfc4:	4b09      	ldr	r3, [pc, #36]	@ (801bfec <RadioStartCad+0x2c>)
 801bfc6:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bfca:	2100      	movs	r1, #0
 801bfcc:	4618      	mov	r0, r3
 801bfce:	f002 f86b 	bl	801e0a8 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 801bfd2:	2300      	movs	r3, #0
 801bfd4:	2200      	movs	r2, #0
 801bfd6:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 801bfda:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 801bfde:	f001 fba5 	bl	801d72c <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 801bfe2:	f001 fa7b 	bl	801d4dc <SUBGRF_SetCad>
}
 801bfe6:	bf00      	nop
 801bfe8:	bd80      	pop	{r7, pc}
 801bfea:	bf00      	nop
 801bfec:	200020b4 	.word	0x200020b4

0801bff0 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801bff0:	b580      	push	{r7, lr}
 801bff2:	b084      	sub	sp, #16
 801bff4:	af00      	add	r7, sp, #0
 801bff6:	6078      	str	r0, [r7, #4]
 801bff8:	460b      	mov	r3, r1
 801bffa:	70fb      	strb	r3, [r7, #3]
 801bffc:	4613      	mov	r3, r2
 801bffe:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 801c000:	883b      	ldrh	r3, [r7, #0]
 801c002:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801c006:	fb02 f303 	mul.w	r3, r2, r3
 801c00a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801c00c:	6878      	ldr	r0, [r7, #4]
 801c00e:	f001 fbe9 	bl	801d7e4 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801c012:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801c016:	4618      	mov	r0, r3
 801c018:	f002 f86e 	bl	801e0f8 <SUBGRF_SetRfTxPower>
 801c01c:	4603      	mov	r3, r0
 801c01e:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801c020:	210e      	movs	r1, #14
 801c022:	f640 101f 	movw	r0, #2335	@ 0x91f
 801c026:	f001 ff31 	bl	801de8c <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 801c02a:	7afb      	ldrb	r3, [r7, #11]
 801c02c:	2101      	movs	r1, #1
 801c02e:	4618      	mov	r0, r3
 801c030:	f002 f83a 	bl	801e0a8 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801c034:	f001 fa60 	bl	801d4f8 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801c038:	68f9      	ldr	r1, [r7, #12]
 801c03a:	4805      	ldr	r0, [pc, #20]	@ (801c050 <RadioSetTxContinuousWave+0x60>)
 801c03c:	f003 f964 	bl	801f308 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801c040:	4803      	ldr	r0, [pc, #12]	@ (801c050 <RadioSetTxContinuousWave+0x60>)
 801c042:	f003 f883 	bl	801f14c <UTIL_TIMER_Start>
}
 801c046:	bf00      	nop
 801c048:	3710      	adds	r7, #16
 801c04a:	46bd      	mov	sp, r7
 801c04c:	bd80      	pop	{r7, pc}
 801c04e:	bf00      	nop
 801c050:	20002110 	.word	0x20002110

0801c054 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801c054:	b580      	push	{r7, lr}
 801c056:	b082      	sub	sp, #8
 801c058:	af00      	add	r7, sp, #0
 801c05a:	4603      	mov	r3, r0
 801c05c:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801c05e:	f001 fe82 	bl	801dd66 <SUBGRF_GetRssiInst>
 801c062:	4603      	mov	r3, r0
}
 801c064:	4618      	mov	r0, r3
 801c066:	3708      	adds	r7, #8
 801c068:	46bd      	mov	sp, r7
 801c06a:	bd80      	pop	{r7, pc}

0801c06c <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801c06c:	b580      	push	{r7, lr}
 801c06e:	b082      	sub	sp, #8
 801c070:	af00      	add	r7, sp, #0
 801c072:	4603      	mov	r3, r0
 801c074:	460a      	mov	r2, r1
 801c076:	80fb      	strh	r3, [r7, #6]
 801c078:	4613      	mov	r3, r2
 801c07a:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 801c07c:	797a      	ldrb	r2, [r7, #5]
 801c07e:	88fb      	ldrh	r3, [r7, #6]
 801c080:	4611      	mov	r1, r2
 801c082:	4618      	mov	r0, r3
 801c084:	f001 ff02 	bl	801de8c <SUBGRF_WriteRegister>
}
 801c088:	bf00      	nop
 801c08a:	3708      	adds	r7, #8
 801c08c:	46bd      	mov	sp, r7
 801c08e:	bd80      	pop	{r7, pc}

0801c090 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801c090:	b580      	push	{r7, lr}
 801c092:	b082      	sub	sp, #8
 801c094:	af00      	add	r7, sp, #0
 801c096:	4603      	mov	r3, r0
 801c098:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 801c09a:	88fb      	ldrh	r3, [r7, #6]
 801c09c:	4618      	mov	r0, r3
 801c09e:	f001 ff17 	bl	801ded0 <SUBGRF_ReadRegister>
 801c0a2:	4603      	mov	r3, r0
}
 801c0a4:	4618      	mov	r0, r3
 801c0a6:	3708      	adds	r7, #8
 801c0a8:	46bd      	mov	sp, r7
 801c0aa:	bd80      	pop	{r7, pc}

0801c0ac <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c0ac:	b580      	push	{r7, lr}
 801c0ae:	b082      	sub	sp, #8
 801c0b0:	af00      	add	r7, sp, #0
 801c0b2:	4603      	mov	r3, r0
 801c0b4:	6039      	str	r1, [r7, #0]
 801c0b6:	80fb      	strh	r3, [r7, #6]
 801c0b8:	4613      	mov	r3, r2
 801c0ba:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801c0bc:	797b      	ldrb	r3, [r7, #5]
 801c0be:	b29a      	uxth	r2, r3
 801c0c0:	88fb      	ldrh	r3, [r7, #6]
 801c0c2:	6839      	ldr	r1, [r7, #0]
 801c0c4:	4618      	mov	r0, r3
 801c0c6:	f001 ff23 	bl	801df10 <SUBGRF_WriteRegisters>
}
 801c0ca:	bf00      	nop
 801c0cc:	3708      	adds	r7, #8
 801c0ce:	46bd      	mov	sp, r7
 801c0d0:	bd80      	pop	{r7, pc}

0801c0d2 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c0d2:	b580      	push	{r7, lr}
 801c0d4:	b082      	sub	sp, #8
 801c0d6:	af00      	add	r7, sp, #0
 801c0d8:	4603      	mov	r3, r0
 801c0da:	6039      	str	r1, [r7, #0]
 801c0dc:	80fb      	strh	r3, [r7, #6]
 801c0de:	4613      	mov	r3, r2
 801c0e0:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801c0e2:	797b      	ldrb	r3, [r7, #5]
 801c0e4:	b29a      	uxth	r2, r3
 801c0e6:	88fb      	ldrh	r3, [r7, #6]
 801c0e8:	6839      	ldr	r1, [r7, #0]
 801c0ea:	4618      	mov	r0, r3
 801c0ec:	f001 ff32 	bl	801df54 <SUBGRF_ReadRegisters>
}
 801c0f0:	bf00      	nop
 801c0f2:	3708      	adds	r7, #8
 801c0f4:	46bd      	mov	sp, r7
 801c0f6:	bd80      	pop	{r7, pc}

0801c0f8 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801c0f8:	b580      	push	{r7, lr}
 801c0fa:	b082      	sub	sp, #8
 801c0fc:	af00      	add	r7, sp, #0
 801c0fe:	4603      	mov	r3, r0
 801c100:	460a      	mov	r2, r1
 801c102:	71fb      	strb	r3, [r7, #7]
 801c104:	4613      	mov	r3, r2
 801c106:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801c108:	79fb      	ldrb	r3, [r7, #7]
 801c10a:	2b01      	cmp	r3, #1
 801c10c:	d10a      	bne.n	801c124 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801c10e:	4a0e      	ldr	r2, [pc, #56]	@ (801c148 <RadioSetMaxPayloadLength+0x50>)
 801c110:	79bb      	ldrb	r3, [r7, #6]
 801c112:	7013      	strb	r3, [r2, #0]
 801c114:	4b0c      	ldr	r3, [pc, #48]	@ (801c148 <RadioSetMaxPayloadLength+0x50>)
 801c116:	781a      	ldrb	r2, [r3, #0]
 801c118:	4b0c      	ldr	r3, [pc, #48]	@ (801c14c <RadioSetMaxPayloadLength+0x54>)
 801c11a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c11c:	480c      	ldr	r0, [pc, #48]	@ (801c150 <RadioSetMaxPayloadLength+0x58>)
 801c11e:	f001 fd6d 	bl	801dbfc <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801c122:	e00d      	b.n	801c140 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801c124:	4b09      	ldr	r3, [pc, #36]	@ (801c14c <RadioSetMaxPayloadLength+0x54>)
 801c126:	7d5b      	ldrb	r3, [r3, #21]
 801c128:	2b01      	cmp	r3, #1
 801c12a:	d109      	bne.n	801c140 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801c12c:	4a06      	ldr	r2, [pc, #24]	@ (801c148 <RadioSetMaxPayloadLength+0x50>)
 801c12e:	79bb      	ldrb	r3, [r7, #6]
 801c130:	7013      	strb	r3, [r2, #0]
 801c132:	4b05      	ldr	r3, [pc, #20]	@ (801c148 <RadioSetMaxPayloadLength+0x50>)
 801c134:	781a      	ldrb	r2, [r3, #0]
 801c136:	4b05      	ldr	r3, [pc, #20]	@ (801c14c <RadioSetMaxPayloadLength+0x54>)
 801c138:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c13a:	4805      	ldr	r0, [pc, #20]	@ (801c150 <RadioSetMaxPayloadLength+0x58>)
 801c13c:	f001 fd5e 	bl	801dbfc <SUBGRF_SetPacketParams>
}
 801c140:	bf00      	nop
 801c142:	3708      	adds	r7, #8
 801c144:	46bd      	mov	sp, r7
 801c146:	bd80      	pop	{r7, pc}
 801c148:	20000148 	.word	0x20000148
 801c14c:	200020b4 	.word	0x200020b4
 801c150:	200020c2 	.word	0x200020c2

0801c154 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801c154:	b580      	push	{r7, lr}
 801c156:	b082      	sub	sp, #8
 801c158:	af00      	add	r7, sp, #0
 801c15a:	4603      	mov	r3, r0
 801c15c:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801c15e:	4a13      	ldr	r2, [pc, #76]	@ (801c1ac <RadioSetPublicNetwork+0x58>)
 801c160:	79fb      	ldrb	r3, [r7, #7]
 801c162:	7313      	strb	r3, [r2, #12]
 801c164:	4b11      	ldr	r3, [pc, #68]	@ (801c1ac <RadioSetPublicNetwork+0x58>)
 801c166:	7b1a      	ldrb	r2, [r3, #12]
 801c168:	4b10      	ldr	r3, [pc, #64]	@ (801c1ac <RadioSetPublicNetwork+0x58>)
 801c16a:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801c16c:	2001      	movs	r0, #1
 801c16e:	f7ff f813 	bl	801b198 <RadioSetModem>
    if( enable == true )
 801c172:	79fb      	ldrb	r3, [r7, #7]
 801c174:	2b00      	cmp	r3, #0
 801c176:	d00a      	beq.n	801c18e <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801c178:	2134      	movs	r1, #52	@ 0x34
 801c17a:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801c17e:	f001 fe85 	bl	801de8c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801c182:	2144      	movs	r1, #68	@ 0x44
 801c184:	f240 7041 	movw	r0, #1857	@ 0x741
 801c188:	f001 fe80 	bl	801de8c <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801c18c:	e009      	b.n	801c1a2 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801c18e:	2114      	movs	r1, #20
 801c190:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801c194:	f001 fe7a 	bl	801de8c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801c198:	2124      	movs	r1, #36	@ 0x24
 801c19a:	f240 7041 	movw	r0, #1857	@ 0x741
 801c19e:	f001 fe75 	bl	801de8c <SUBGRF_WriteRegister>
}
 801c1a2:	bf00      	nop
 801c1a4:	3708      	adds	r7, #8
 801c1a6:	46bd      	mov	sp, r7
 801c1a8:	bd80      	pop	{r7, pc}
 801c1aa:	bf00      	nop
 801c1ac:	200020b4 	.word	0x200020b4

0801c1b0 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801c1b0:	b580      	push	{r7, lr}
 801c1b2:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801c1b4:	f001 ffd4 	bl	801e160 <SUBGRF_GetRadioWakeUpTime>
 801c1b8:	4603      	mov	r3, r0
 801c1ba:	3303      	adds	r3, #3
}
 801c1bc:	4618      	mov	r0, r3
 801c1be:	bd80      	pop	{r7, pc}

0801c1c0 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 801c1c0:	b580      	push	{r7, lr}
 801c1c2:	b082      	sub	sp, #8
 801c1c4:	af00      	add	r7, sp, #0
 801c1c6:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801c1c8:	f000 f80e 	bl	801c1e8 <RadioOnTxTimeoutProcess>
}
 801c1cc:	bf00      	nop
 801c1ce:	3708      	adds	r7, #8
 801c1d0:	46bd      	mov	sp, r7
 801c1d2:	bd80      	pop	{r7, pc}

0801c1d4 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 801c1d4:	b580      	push	{r7, lr}
 801c1d6:	b082      	sub	sp, #8
 801c1d8:	af00      	add	r7, sp, #0
 801c1da:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801c1dc:	f000 f818 	bl	801c210 <RadioOnRxTimeoutProcess>
}
 801c1e0:	bf00      	nop
 801c1e2:	3708      	adds	r7, #8
 801c1e4:	46bd      	mov	sp, r7
 801c1e6:	bd80      	pop	{r7, pc}

0801c1e8 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801c1e8:	b580      	push	{r7, lr}
 801c1ea:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801c1ec:	4b07      	ldr	r3, [pc, #28]	@ (801c20c <RadioOnTxTimeoutProcess+0x24>)
 801c1ee:	681b      	ldr	r3, [r3, #0]
 801c1f0:	2b00      	cmp	r3, #0
 801c1f2:	d008      	beq.n	801c206 <RadioOnTxTimeoutProcess+0x1e>
 801c1f4:	4b05      	ldr	r3, [pc, #20]	@ (801c20c <RadioOnTxTimeoutProcess+0x24>)
 801c1f6:	681b      	ldr	r3, [r3, #0]
 801c1f8:	685b      	ldr	r3, [r3, #4]
 801c1fa:	2b00      	cmp	r3, #0
 801c1fc:	d003      	beq.n	801c206 <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 801c1fe:	4b03      	ldr	r3, [pc, #12]	@ (801c20c <RadioOnTxTimeoutProcess+0x24>)
 801c200:	681b      	ldr	r3, [r3, #0]
 801c202:	685b      	ldr	r3, [r3, #4]
 801c204:	4798      	blx	r3
    }
}
 801c206:	bf00      	nop
 801c208:	bd80      	pop	{r7, pc}
 801c20a:	bf00      	nop
 801c20c:	200020b0 	.word	0x200020b0

0801c210 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801c210:	b580      	push	{r7, lr}
 801c212:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c214:	4b07      	ldr	r3, [pc, #28]	@ (801c234 <RadioOnRxTimeoutProcess+0x24>)
 801c216:	681b      	ldr	r3, [r3, #0]
 801c218:	2b00      	cmp	r3, #0
 801c21a:	d008      	beq.n	801c22e <RadioOnRxTimeoutProcess+0x1e>
 801c21c:	4b05      	ldr	r3, [pc, #20]	@ (801c234 <RadioOnRxTimeoutProcess+0x24>)
 801c21e:	681b      	ldr	r3, [r3, #0]
 801c220:	68db      	ldr	r3, [r3, #12]
 801c222:	2b00      	cmp	r3, #0
 801c224:	d003      	beq.n	801c22e <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 801c226:	4b03      	ldr	r3, [pc, #12]	@ (801c234 <RadioOnRxTimeoutProcess+0x24>)
 801c228:	681b      	ldr	r3, [r3, #0]
 801c22a:	68db      	ldr	r3, [r3, #12]
 801c22c:	4798      	blx	r3
    }
}
 801c22e:	bf00      	nop
 801c230:	bd80      	pop	{r7, pc}
 801c232:	bf00      	nop
 801c234:	200020b0 	.word	0x200020b0

0801c238 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801c238:	b580      	push	{r7, lr}
 801c23a:	b082      	sub	sp, #8
 801c23c:	af00      	add	r7, sp, #0
 801c23e:	4603      	mov	r3, r0
 801c240:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801c242:	4a05      	ldr	r2, [pc, #20]	@ (801c258 <RadioOnDioIrq+0x20>)
 801c244:	88fb      	ldrh	r3, [r7, #6]
 801c246:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 801c24a:	f000 f807 	bl	801c25c <RadioIrqProcess>
}
 801c24e:	bf00      	nop
 801c250:	3708      	adds	r7, #8
 801c252:	46bd      	mov	sp, r7
 801c254:	bd80      	pop	{r7, pc}
 801c256:	bf00      	nop
 801c258:	200020b4 	.word	0x200020b4

0801c25c <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801c25c:	b5b0      	push	{r4, r5, r7, lr}
 801c25e:	b082      	sub	sp, #8
 801c260:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801c262:	2300      	movs	r3, #0
 801c264:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801c266:	2300      	movs	r3, #0
 801c268:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801c26a:	4ba8      	ldr	r3, [pc, #672]	@ (801c50c <RadioIrqProcess+0x2b0>)
 801c26c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 801c270:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c274:	f000 810d 	beq.w	801c492 <RadioIrqProcess+0x236>
 801c278:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c27c:	f300 81e8 	bgt.w	801c650 <RadioIrqProcess+0x3f4>
 801c280:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c284:	f000 80f1 	beq.w	801c46a <RadioIrqProcess+0x20e>
 801c288:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c28c:	f300 81e0 	bgt.w	801c650 <RadioIrqProcess+0x3f4>
 801c290:	2b80      	cmp	r3, #128	@ 0x80
 801c292:	f000 80d6 	beq.w	801c442 <RadioIrqProcess+0x1e6>
 801c296:	2b80      	cmp	r3, #128	@ 0x80
 801c298:	f300 81da 	bgt.w	801c650 <RadioIrqProcess+0x3f4>
 801c29c:	2b20      	cmp	r3, #32
 801c29e:	dc49      	bgt.n	801c334 <RadioIrqProcess+0xd8>
 801c2a0:	2b00      	cmp	r3, #0
 801c2a2:	f340 81d5 	ble.w	801c650 <RadioIrqProcess+0x3f4>
 801c2a6:	3b01      	subs	r3, #1
 801c2a8:	2b1f      	cmp	r3, #31
 801c2aa:	f200 81d1 	bhi.w	801c650 <RadioIrqProcess+0x3f4>
 801c2ae:	a201      	add	r2, pc, #4	@ (adr r2, 801c2b4 <RadioIrqProcess+0x58>)
 801c2b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c2b4:	0801c33d 	.word	0x0801c33d
 801c2b8:	0801c377 	.word	0x0801c377
 801c2bc:	0801c651 	.word	0x0801c651
 801c2c0:	0801c52d 	.word	0x0801c52d
 801c2c4:	0801c651 	.word	0x0801c651
 801c2c8:	0801c651 	.word	0x0801c651
 801c2cc:	0801c651 	.word	0x0801c651
 801c2d0:	0801c5a9 	.word	0x0801c5a9
 801c2d4:	0801c651 	.word	0x0801c651
 801c2d8:	0801c651 	.word	0x0801c651
 801c2dc:	0801c651 	.word	0x0801c651
 801c2e0:	0801c651 	.word	0x0801c651
 801c2e4:	0801c651 	.word	0x0801c651
 801c2e8:	0801c651 	.word	0x0801c651
 801c2ec:	0801c651 	.word	0x0801c651
 801c2f0:	0801c5c5 	.word	0x0801c5c5
 801c2f4:	0801c651 	.word	0x0801c651
 801c2f8:	0801c651 	.word	0x0801c651
 801c2fc:	0801c651 	.word	0x0801c651
 801c300:	0801c651 	.word	0x0801c651
 801c304:	0801c651 	.word	0x0801c651
 801c308:	0801c651 	.word	0x0801c651
 801c30c:	0801c651 	.word	0x0801c651
 801c310:	0801c651 	.word	0x0801c651
 801c314:	0801c651 	.word	0x0801c651
 801c318:	0801c651 	.word	0x0801c651
 801c31c:	0801c651 	.word	0x0801c651
 801c320:	0801c651 	.word	0x0801c651
 801c324:	0801c651 	.word	0x0801c651
 801c328:	0801c651 	.word	0x0801c651
 801c32c:	0801c651 	.word	0x0801c651
 801c330:	0801c5d3 	.word	0x0801c5d3
 801c334:	2b40      	cmp	r3, #64	@ 0x40
 801c336:	f000 816d 	beq.w	801c614 <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 801c33a:	e189      	b.n	801c650 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 801c33c:	4874      	ldr	r0, [pc, #464]	@ (801c510 <RadioIrqProcess+0x2b4>)
 801c33e:	f002 ff73 	bl	801f228 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801c342:	2000      	movs	r0, #0
 801c344:	f001 f81e 	bl	801d384 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801c348:	f002 f8ae 	bl	801e4a8 <RFW_Is_LongPacketModeEnabled>
 801c34c:	4603      	mov	r3, r0
 801c34e:	2b01      	cmp	r3, #1
 801c350:	d101      	bne.n	801c356 <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801c352:	f002 f8d2 	bl	801e4fa <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801c356:	4b6f      	ldr	r3, [pc, #444]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c358:	681b      	ldr	r3, [r3, #0]
 801c35a:	2b00      	cmp	r3, #0
 801c35c:	f000 817a 	beq.w	801c654 <RadioIrqProcess+0x3f8>
 801c360:	4b6c      	ldr	r3, [pc, #432]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c362:	681b      	ldr	r3, [r3, #0]
 801c364:	681b      	ldr	r3, [r3, #0]
 801c366:	2b00      	cmp	r3, #0
 801c368:	f000 8174 	beq.w	801c654 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 801c36c:	4b69      	ldr	r3, [pc, #420]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c36e:	681b      	ldr	r3, [r3, #0]
 801c370:	681b      	ldr	r3, [r3, #0]
 801c372:	4798      	blx	r3
        break;
 801c374:	e16e      	b.n	801c654 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801c376:	4868      	ldr	r0, [pc, #416]	@ (801c518 <RadioIrqProcess+0x2bc>)
 801c378:	f002 ff56 	bl	801f228 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c37c:	4b63      	ldr	r3, [pc, #396]	@ (801c50c <RadioIrqProcess+0x2b0>)
 801c37e:	785b      	ldrb	r3, [r3, #1]
 801c380:	f083 0301 	eor.w	r3, r3, #1
 801c384:	b2db      	uxtb	r3, r3
 801c386:	2b00      	cmp	r3, #0
 801c388:	d014      	beq.n	801c3b4 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801c38a:	2000      	movs	r0, #0
 801c38c:	f000 fffa 	bl	801d384 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 801c390:	2100      	movs	r1, #0
 801c392:	f640 1002 	movw	r0, #2306	@ 0x902
 801c396:	f001 fd79 	bl	801de8c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801c39a:	f640 1044 	movw	r0, #2372	@ 0x944
 801c39e:	f001 fd97 	bl	801ded0 <SUBGRF_ReadRegister>
 801c3a2:	4603      	mov	r3, r0
 801c3a4:	f043 0302 	orr.w	r3, r3, #2
 801c3a8:	b2db      	uxtb	r3, r3
 801c3aa:	4619      	mov	r1, r3
 801c3ac:	f640 1044 	movw	r0, #2372	@ 0x944
 801c3b0:	f001 fd6c 	bl	801de8c <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 801c3b4:	1dfb      	adds	r3, r7, #7
 801c3b6:	22ff      	movs	r2, #255	@ 0xff
 801c3b8:	4619      	mov	r1, r3
 801c3ba:	4858      	ldr	r0, [pc, #352]	@ (801c51c <RadioIrqProcess+0x2c0>)
 801c3bc:	f000 feb2 	bl	801d124 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 801c3c0:	4857      	ldr	r0, [pc, #348]	@ (801c520 <RadioIrqProcess+0x2c4>)
 801c3c2:	f001 fd11 	bl	801dde8 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801c3c6:	4b53      	ldr	r3, [pc, #332]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c3c8:	681b      	ldr	r3, [r3, #0]
 801c3ca:	2b00      	cmp	r3, #0
 801c3cc:	f000 8144 	beq.w	801c658 <RadioIrqProcess+0x3fc>
 801c3d0:	4b50      	ldr	r3, [pc, #320]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c3d2:	681b      	ldr	r3, [r3, #0]
 801c3d4:	689b      	ldr	r3, [r3, #8]
 801c3d6:	2b00      	cmp	r3, #0
 801c3d8:	f000 813e 	beq.w	801c658 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 801c3dc:	4b4b      	ldr	r3, [pc, #300]	@ (801c50c <RadioIrqProcess+0x2b0>)
 801c3de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801c3e2:	2b01      	cmp	r3, #1
 801c3e4:	d10e      	bne.n	801c404 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 801c3e6:	4b4b      	ldr	r3, [pc, #300]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c3e8:	681b      	ldr	r3, [r3, #0]
 801c3ea:	689c      	ldr	r4, [r3, #8]
 801c3ec:	79fb      	ldrb	r3, [r7, #7]
 801c3ee:	4619      	mov	r1, r3
 801c3f0:	4b46      	ldr	r3, [pc, #280]	@ (801c50c <RadioIrqProcess+0x2b0>)
 801c3f2:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 801c3f6:	461a      	mov	r2, r3
 801c3f8:	4b44      	ldr	r3, [pc, #272]	@ (801c50c <RadioIrqProcess+0x2b0>)
 801c3fa:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 801c3fe:	4847      	ldr	r0, [pc, #284]	@ (801c51c <RadioIrqProcess+0x2c0>)
 801c400:	47a0      	blx	r4
                break;
 801c402:	e01d      	b.n	801c440 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801c404:	4b41      	ldr	r3, [pc, #260]	@ (801c50c <RadioIrqProcess+0x2b0>)
 801c406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c408:	463a      	mov	r2, r7
 801c40a:	4611      	mov	r1, r2
 801c40c:	4618      	mov	r0, r3
 801c40e:	f001 ff99 	bl	801e344 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 801c412:	4b40      	ldr	r3, [pc, #256]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c414:	681b      	ldr	r3, [r3, #0]
 801c416:	689c      	ldr	r4, [r3, #8]
 801c418:	79fb      	ldrb	r3, [r7, #7]
 801c41a:	4619      	mov	r1, r3
 801c41c:	4b3b      	ldr	r3, [pc, #236]	@ (801c50c <RadioIrqProcess+0x2b0>)
 801c41e:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 801c422:	4618      	mov	r0, r3
 801c424:	683b      	ldr	r3, [r7, #0]
 801c426:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801c42a:	4a3e      	ldr	r2, [pc, #248]	@ (801c524 <RadioIrqProcess+0x2c8>)
 801c42c:	fb82 5203 	smull	r5, r2, r2, r3
 801c430:	1192      	asrs	r2, r2, #6
 801c432:	17db      	asrs	r3, r3, #31
 801c434:	1ad3      	subs	r3, r2, r3
 801c436:	b25b      	sxtb	r3, r3
 801c438:	4602      	mov	r2, r0
 801c43a:	4838      	ldr	r0, [pc, #224]	@ (801c51c <RadioIrqProcess+0x2c0>)
 801c43c:	47a0      	blx	r4
                break;
 801c43e:	bf00      	nop
        break;
 801c440:	e10a      	b.n	801c658 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 801c442:	2000      	movs	r0, #0
 801c444:	f000 ff9e 	bl	801d384 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801c448:	4b32      	ldr	r3, [pc, #200]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c44a:	681b      	ldr	r3, [r3, #0]
 801c44c:	2b00      	cmp	r3, #0
 801c44e:	f000 8105 	beq.w	801c65c <RadioIrqProcess+0x400>
 801c452:	4b30      	ldr	r3, [pc, #192]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c454:	681b      	ldr	r3, [r3, #0]
 801c456:	699b      	ldr	r3, [r3, #24]
 801c458:	2b00      	cmp	r3, #0
 801c45a:	f000 80ff 	beq.w	801c65c <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 801c45e:	4b2d      	ldr	r3, [pc, #180]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c460:	681b      	ldr	r3, [r3, #0]
 801c462:	699b      	ldr	r3, [r3, #24]
 801c464:	2000      	movs	r0, #0
 801c466:	4798      	blx	r3
        break;
 801c468:	e0f8      	b.n	801c65c <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 801c46a:	2000      	movs	r0, #0
 801c46c:	f000 ff8a 	bl	801d384 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801c470:	4b28      	ldr	r3, [pc, #160]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c472:	681b      	ldr	r3, [r3, #0]
 801c474:	2b00      	cmp	r3, #0
 801c476:	f000 80f3 	beq.w	801c660 <RadioIrqProcess+0x404>
 801c47a:	4b26      	ldr	r3, [pc, #152]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c47c:	681b      	ldr	r3, [r3, #0]
 801c47e:	699b      	ldr	r3, [r3, #24]
 801c480:	2b00      	cmp	r3, #0
 801c482:	f000 80ed 	beq.w	801c660 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 801c486:	4b23      	ldr	r3, [pc, #140]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c488:	681b      	ldr	r3, [r3, #0]
 801c48a:	699b      	ldr	r3, [r3, #24]
 801c48c:	2001      	movs	r0, #1
 801c48e:	4798      	blx	r3
        break;
 801c490:	e0e6      	b.n	801c660 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801c492:	4b25      	ldr	r3, [pc, #148]	@ (801c528 <RadioIrqProcess+0x2cc>)
 801c494:	2201      	movs	r2, #1
 801c496:	2100      	movs	r1, #0
 801c498:	2002      	movs	r0, #2
 801c49a:	f003 f8cf 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801c49e:	f000 fe27 	bl	801d0f0 <SUBGRF_GetOperatingMode>
 801c4a2:	4603      	mov	r3, r0
 801c4a4:	2b04      	cmp	r3, #4
 801c4a6:	d115      	bne.n	801c4d4 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801c4a8:	4819      	ldr	r0, [pc, #100]	@ (801c510 <RadioIrqProcess+0x2b4>)
 801c4aa:	f002 febd 	bl	801f228 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801c4ae:	2000      	movs	r0, #0
 801c4b0:	f000 ff68 	bl	801d384 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801c4b4:	4b17      	ldr	r3, [pc, #92]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c4b6:	681b      	ldr	r3, [r3, #0]
 801c4b8:	2b00      	cmp	r3, #0
 801c4ba:	f000 80d3 	beq.w	801c664 <RadioIrqProcess+0x408>
 801c4be:	4b15      	ldr	r3, [pc, #84]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c4c0:	681b      	ldr	r3, [r3, #0]
 801c4c2:	685b      	ldr	r3, [r3, #4]
 801c4c4:	2b00      	cmp	r3, #0
 801c4c6:	f000 80cd 	beq.w	801c664 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 801c4ca:	4b12      	ldr	r3, [pc, #72]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c4cc:	681b      	ldr	r3, [r3, #0]
 801c4ce:	685b      	ldr	r3, [r3, #4]
 801c4d0:	4798      	blx	r3
        break;
 801c4d2:	e0c7      	b.n	801c664 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801c4d4:	f000 fe0c 	bl	801d0f0 <SUBGRF_GetOperatingMode>
 801c4d8:	4603      	mov	r3, r0
 801c4da:	2b05      	cmp	r3, #5
 801c4dc:	f040 80c2 	bne.w	801c664 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 801c4e0:	480d      	ldr	r0, [pc, #52]	@ (801c518 <RadioIrqProcess+0x2bc>)
 801c4e2:	f002 fea1 	bl	801f228 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801c4e6:	2000      	movs	r0, #0
 801c4e8:	f000 ff4c 	bl	801d384 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c4ec:	4b09      	ldr	r3, [pc, #36]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c4ee:	681b      	ldr	r3, [r3, #0]
 801c4f0:	2b00      	cmp	r3, #0
 801c4f2:	f000 80b7 	beq.w	801c664 <RadioIrqProcess+0x408>
 801c4f6:	4b07      	ldr	r3, [pc, #28]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c4f8:	681b      	ldr	r3, [r3, #0]
 801c4fa:	68db      	ldr	r3, [r3, #12]
 801c4fc:	2b00      	cmp	r3, #0
 801c4fe:	f000 80b1 	beq.w	801c664 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 801c502:	4b04      	ldr	r3, [pc, #16]	@ (801c514 <RadioIrqProcess+0x2b8>)
 801c504:	681b      	ldr	r3, [r3, #0]
 801c506:	68db      	ldr	r3, [r3, #12]
 801c508:	4798      	blx	r3
        break;
 801c50a:	e0ab      	b.n	801c664 <RadioIrqProcess+0x408>
 801c50c:	200020b4 	.word	0x200020b4
 801c510:	20002110 	.word	0x20002110
 801c514:	200020b0 	.word	0x200020b0
 801c518:	20002128 	.word	0x20002128
 801c51c:	20001fb0 	.word	0x20001fb0
 801c520:	200020d8 	.word	0x200020d8
 801c524:	10624dd3 	.word	0x10624dd3
 801c528:	08023480 	.word	0x08023480
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801c52c:	4b54      	ldr	r3, [pc, #336]	@ (801c680 <RadioIrqProcess+0x424>)
 801c52e:	2201      	movs	r2, #1
 801c530:	2100      	movs	r1, #0
 801c532:	2002      	movs	r0, #2
 801c534:	f003 f882 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801c538:	4b52      	ldr	r3, [pc, #328]	@ (801c684 <RadioIrqProcess+0x428>)
 801c53a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c53c:	2b00      	cmp	r3, #0
 801c53e:	f000 8093 	beq.w	801c668 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 801c542:	4a51      	ldr	r2, [pc, #324]	@ (801c688 <RadioIrqProcess+0x42c>)
 801c544:	4b4f      	ldr	r3, [pc, #316]	@ (801c684 <RadioIrqProcess+0x428>)
 801c546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c548:	0c1b      	lsrs	r3, r3, #16
 801c54a:	b2db      	uxtb	r3, r3
 801c54c:	4619      	mov	r1, r3
 801c54e:	f640 1003 	movw	r0, #2307	@ 0x903
 801c552:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 801c554:	4a4c      	ldr	r2, [pc, #304]	@ (801c688 <RadioIrqProcess+0x42c>)
 801c556:	4b4b      	ldr	r3, [pc, #300]	@ (801c684 <RadioIrqProcess+0x428>)
 801c558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c55a:	0a1b      	lsrs	r3, r3, #8
 801c55c:	b2db      	uxtb	r3, r3
 801c55e:	4619      	mov	r1, r3
 801c560:	f640 1004 	movw	r0, #2308	@ 0x904
 801c564:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 801c566:	4a48      	ldr	r2, [pc, #288]	@ (801c688 <RadioIrqProcess+0x42c>)
 801c568:	4b46      	ldr	r3, [pc, #280]	@ (801c684 <RadioIrqProcess+0x428>)
 801c56a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c56c:	b2db      	uxtb	r3, r3
 801c56e:	4619      	mov	r1, r3
 801c570:	f640 1005 	movw	r0, #2309	@ 0x905
 801c574:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801c576:	4c44      	ldr	r4, [pc, #272]	@ (801c688 <RadioIrqProcess+0x42c>)
 801c578:	4b44      	ldr	r3, [pc, #272]	@ (801c68c <RadioIrqProcess+0x430>)
 801c57a:	f640 1002 	movw	r0, #2306	@ 0x902
 801c57e:	4798      	blx	r3
 801c580:	4603      	mov	r3, r0
 801c582:	f043 0301 	orr.w	r3, r3, #1
 801c586:	b2db      	uxtb	r3, r3
 801c588:	4619      	mov	r1, r3
 801c58a:	f640 1002 	movw	r0, #2306	@ 0x902
 801c58e:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801c590:	4b3c      	ldr	r3, [pc, #240]	@ (801c684 <RadioIrqProcess+0x428>)
 801c592:	2200      	movs	r2, #0
 801c594:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c596:	2300      	movs	r3, #0
 801c598:	2200      	movs	r2, #0
 801c59a:	f240 2162 	movw	r1, #610	@ 0x262
 801c59e:	f240 2062 	movw	r0, #610	@ 0x262
 801c5a2:	f001 f8c3 	bl	801d72c <SUBGRF_SetDioIrqParams>
        break;
 801c5a6:	e05f      	b.n	801c668 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801c5a8:	4b39      	ldr	r3, [pc, #228]	@ (801c690 <RadioIrqProcess+0x434>)
 801c5aa:	2201      	movs	r2, #1
 801c5ac:	2100      	movs	r1, #0
 801c5ae:	2002      	movs	r0, #2
 801c5b0:	f003 f844 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801c5b4:	f001 ff71 	bl	801e49a <RFW_Is_Init>
 801c5b8:	4603      	mov	r3, r0
 801c5ba:	2b01      	cmp	r3, #1
 801c5bc:	d156      	bne.n	801c66c <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 801c5be:	f001 ffa2 	bl	801e506 <RFW_ReceivePayload>
        break;
 801c5c2:	e053      	b.n	801c66c <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801c5c4:	4b33      	ldr	r3, [pc, #204]	@ (801c694 <RadioIrqProcess+0x438>)
 801c5c6:	2201      	movs	r2, #1
 801c5c8:	2100      	movs	r1, #0
 801c5ca:	2002      	movs	r0, #2
 801c5cc:	f003 f836 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        break;
 801c5d0:	e051      	b.n	801c676 <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 801c5d2:	4831      	ldr	r0, [pc, #196]	@ (801c698 <RadioIrqProcess+0x43c>)
 801c5d4:	f002 fe28 	bl	801f228 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c5d8:	4b2a      	ldr	r3, [pc, #168]	@ (801c684 <RadioIrqProcess+0x428>)
 801c5da:	785b      	ldrb	r3, [r3, #1]
 801c5dc:	f083 0301 	eor.w	r3, r3, #1
 801c5e0:	b2db      	uxtb	r3, r3
 801c5e2:	2b00      	cmp	r3, #0
 801c5e4:	d002      	beq.n	801c5ec <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801c5e6:	2000      	movs	r0, #0
 801c5e8:	f000 fecc 	bl	801d384 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c5ec:	4b2b      	ldr	r3, [pc, #172]	@ (801c69c <RadioIrqProcess+0x440>)
 801c5ee:	681b      	ldr	r3, [r3, #0]
 801c5f0:	2b00      	cmp	r3, #0
 801c5f2:	d03d      	beq.n	801c670 <RadioIrqProcess+0x414>
 801c5f4:	4b29      	ldr	r3, [pc, #164]	@ (801c69c <RadioIrqProcess+0x440>)
 801c5f6:	681b      	ldr	r3, [r3, #0]
 801c5f8:	68db      	ldr	r3, [r3, #12]
 801c5fa:	2b00      	cmp	r3, #0
 801c5fc:	d038      	beq.n	801c670 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 801c5fe:	4b27      	ldr	r3, [pc, #156]	@ (801c69c <RadioIrqProcess+0x440>)
 801c600:	681b      	ldr	r3, [r3, #0]
 801c602:	68db      	ldr	r3, [r3, #12]
 801c604:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801c606:	4b26      	ldr	r3, [pc, #152]	@ (801c6a0 <RadioIrqProcess+0x444>)
 801c608:	2201      	movs	r2, #1
 801c60a:	2100      	movs	r1, #0
 801c60c:	2002      	movs	r0, #2
 801c60e:	f003 f815 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        break;
 801c612:	e02d      	b.n	801c670 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801c614:	4b23      	ldr	r3, [pc, #140]	@ (801c6a4 <RadioIrqProcess+0x448>)
 801c616:	2201      	movs	r2, #1
 801c618:	2100      	movs	r1, #0
 801c61a:	2002      	movs	r0, #2
 801c61c:	f003 f80e 	bl	801f63c <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801c620:	4b18      	ldr	r3, [pc, #96]	@ (801c684 <RadioIrqProcess+0x428>)
 801c622:	785b      	ldrb	r3, [r3, #1]
 801c624:	f083 0301 	eor.w	r3, r3, #1
 801c628:	b2db      	uxtb	r3, r3
 801c62a:	2b00      	cmp	r3, #0
 801c62c:	d002      	beq.n	801c634 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801c62e:	2000      	movs	r0, #0
 801c630:	f000 fea8 	bl	801d384 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801c634:	4b19      	ldr	r3, [pc, #100]	@ (801c69c <RadioIrqProcess+0x440>)
 801c636:	681b      	ldr	r3, [r3, #0]
 801c638:	2b00      	cmp	r3, #0
 801c63a:	d01b      	beq.n	801c674 <RadioIrqProcess+0x418>
 801c63c:	4b17      	ldr	r3, [pc, #92]	@ (801c69c <RadioIrqProcess+0x440>)
 801c63e:	681b      	ldr	r3, [r3, #0]
 801c640:	691b      	ldr	r3, [r3, #16]
 801c642:	2b00      	cmp	r3, #0
 801c644:	d016      	beq.n	801c674 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801c646:	4b15      	ldr	r3, [pc, #84]	@ (801c69c <RadioIrqProcess+0x440>)
 801c648:	681b      	ldr	r3, [r3, #0]
 801c64a:	691b      	ldr	r3, [r3, #16]
 801c64c:	4798      	blx	r3
        break;
 801c64e:	e011      	b.n	801c674 <RadioIrqProcess+0x418>
        break;
 801c650:	bf00      	nop
 801c652:	e010      	b.n	801c676 <RadioIrqProcess+0x41a>
        break;
 801c654:	bf00      	nop
 801c656:	e00e      	b.n	801c676 <RadioIrqProcess+0x41a>
        break;
 801c658:	bf00      	nop
 801c65a:	e00c      	b.n	801c676 <RadioIrqProcess+0x41a>
        break;
 801c65c:	bf00      	nop
 801c65e:	e00a      	b.n	801c676 <RadioIrqProcess+0x41a>
        break;
 801c660:	bf00      	nop
 801c662:	e008      	b.n	801c676 <RadioIrqProcess+0x41a>
        break;
 801c664:	bf00      	nop
 801c666:	e006      	b.n	801c676 <RadioIrqProcess+0x41a>
        break;
 801c668:	bf00      	nop
 801c66a:	e004      	b.n	801c676 <RadioIrqProcess+0x41a>
        break;
 801c66c:	bf00      	nop
 801c66e:	e002      	b.n	801c676 <RadioIrqProcess+0x41a>
        break;
 801c670:	bf00      	nop
 801c672:	e000      	b.n	801c676 <RadioIrqProcess+0x41a>
        break;
 801c674:	bf00      	nop
    }
}
 801c676:	bf00      	nop
 801c678:	3708      	adds	r7, #8
 801c67a:	46bd      	mov	sp, r7
 801c67c:	bdb0      	pop	{r4, r5, r7, pc}
 801c67e:	bf00      	nop
 801c680:	08023494 	.word	0x08023494
 801c684:	200020b4 	.word	0x200020b4
 801c688:	0801c06d 	.word	0x0801c06d
 801c68c:	0801c091 	.word	0x0801c091
 801c690:	080234a0 	.word	0x080234a0
 801c694:	080234ac 	.word	0x080234ac
 801c698:	20002128 	.word	0x20002128
 801c69c:	200020b0 	.word	0x200020b0
 801c6a0:	080234b8 	.word	0x080234b8
 801c6a4:	080234c4 	.word	0x080234c4

0801c6a8 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801c6a8:	b580      	push	{r7, lr}
 801c6aa:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801c6ac:	4b09      	ldr	r3, [pc, #36]	@ (801c6d4 <RadioTxPrbs+0x2c>)
 801c6ae:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c6b2:	2101      	movs	r1, #1
 801c6b4:	4618      	mov	r0, r3
 801c6b6:	f001 fcf7 	bl	801e0a8 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801c6ba:	4b07      	ldr	r3, [pc, #28]	@ (801c6d8 <RadioTxPrbs+0x30>)
 801c6bc:	212d      	movs	r1, #45	@ 0x2d
 801c6be:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801c6c2:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801c6c4:	f000 ff21 	bl	801d50a <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801c6c8:	4804      	ldr	r0, [pc, #16]	@ (801c6dc <RadioTxPrbs+0x34>)
 801c6ca:	f000 fe77 	bl	801d3bc <SUBGRF_SetTx>
}
 801c6ce:	bf00      	nop
 801c6d0:	bd80      	pop	{r7, pc}
 801c6d2:	bf00      	nop
 801c6d4:	200020b4 	.word	0x200020b4
 801c6d8:	0801c06d 	.word	0x0801c06d
 801c6dc:	000fffff 	.word	0x000fffff

0801c6e0 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801c6e0:	b580      	push	{r7, lr}
 801c6e2:	b084      	sub	sp, #16
 801c6e4:	af00      	add	r7, sp, #0
 801c6e6:	4603      	mov	r3, r0
 801c6e8:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801c6ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c6ee:	4618      	mov	r0, r3
 801c6f0:	f001 fd02 	bl	801e0f8 <SUBGRF_SetRfTxPower>
 801c6f4:	4603      	mov	r3, r0
 801c6f6:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801c6f8:	210e      	movs	r1, #14
 801c6fa:	f640 101f 	movw	r0, #2335	@ 0x91f
 801c6fe:	f001 fbc5 	bl	801de8c <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801c702:	7bfb      	ldrb	r3, [r7, #15]
 801c704:	2101      	movs	r1, #1
 801c706:	4618      	mov	r0, r3
 801c708:	f001 fcce 	bl	801e0a8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801c70c:	f000 fef4 	bl	801d4f8 <SUBGRF_SetTxContinuousWave>
}
 801c710:	bf00      	nop
 801c712:	3710      	adds	r7, #16
 801c714:	46bd      	mov	sp, r7
 801c716:	bd80      	pop	{r7, pc}

0801c718 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801c718:	b480      	push	{r7}
 801c71a:	b089      	sub	sp, #36	@ 0x24
 801c71c:	af00      	add	r7, sp, #0
 801c71e:	60f8      	str	r0, [r7, #12]
 801c720:	60b9      	str	r1, [r7, #8]
 801c722:	4613      	mov	r3, r2
 801c724:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801c726:	2300      	movs	r3, #0
 801c728:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801c72a:	2300      	movs	r3, #0
 801c72c:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801c72e:	2300      	movs	r3, #0
 801c730:	61bb      	str	r3, [r7, #24]
 801c732:	e011      	b.n	801c758 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801c734:	69bb      	ldr	r3, [r7, #24]
 801c736:	68ba      	ldr	r2, [r7, #8]
 801c738:	4413      	add	r3, r2
 801c73a:	781a      	ldrb	r2, [r3, #0]
 801c73c:	69bb      	ldr	r3, [r7, #24]
 801c73e:	68b9      	ldr	r1, [r7, #8]
 801c740:	440b      	add	r3, r1
 801c742:	43d2      	mvns	r2, r2
 801c744:	b2d2      	uxtb	r2, r2
 801c746:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801c748:	69bb      	ldr	r3, [r7, #24]
 801c74a:	68fa      	ldr	r2, [r7, #12]
 801c74c:	4413      	add	r3, r2
 801c74e:	2200      	movs	r2, #0
 801c750:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801c752:	69bb      	ldr	r3, [r7, #24]
 801c754:	3301      	adds	r3, #1
 801c756:	61bb      	str	r3, [r7, #24]
 801c758:	79fb      	ldrb	r3, [r7, #7]
 801c75a:	69ba      	ldr	r2, [r7, #24]
 801c75c:	429a      	cmp	r2, r3
 801c75e:	dbe9      	blt.n	801c734 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801c760:	2300      	movs	r3, #0
 801c762:	61bb      	str	r3, [r7, #24]
 801c764:	e049      	b.n	801c7fa <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801c766:	69bb      	ldr	r3, [r7, #24]
 801c768:	425a      	negs	r2, r3
 801c76a:	f003 0307 	and.w	r3, r3, #7
 801c76e:	f002 0207 	and.w	r2, r2, #7
 801c772:	bf58      	it	pl
 801c774:	4253      	negpl	r3, r2
 801c776:	b2db      	uxtb	r3, r3
 801c778:	f1c3 0307 	rsb	r3, r3, #7
 801c77c:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801c77e:	69bb      	ldr	r3, [r7, #24]
 801c780:	2b00      	cmp	r3, #0
 801c782:	da00      	bge.n	801c786 <payload_integration+0x6e>
 801c784:	3307      	adds	r3, #7
 801c786:	10db      	asrs	r3, r3, #3
 801c788:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801c78a:	69bb      	ldr	r3, [r7, #24]
 801c78c:	3301      	adds	r3, #1
 801c78e:	425a      	negs	r2, r3
 801c790:	f003 0307 	and.w	r3, r3, #7
 801c794:	f002 0207 	and.w	r2, r2, #7
 801c798:	bf58      	it	pl
 801c79a:	4253      	negpl	r3, r2
 801c79c:	b2db      	uxtb	r3, r3
 801c79e:	f1c3 0307 	rsb	r3, r3, #7
 801c7a2:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801c7a4:	69bb      	ldr	r3, [r7, #24]
 801c7a6:	3301      	adds	r3, #1
 801c7a8:	2b00      	cmp	r3, #0
 801c7aa:	da00      	bge.n	801c7ae <payload_integration+0x96>
 801c7ac:	3307      	adds	r3, #7
 801c7ae:	10db      	asrs	r3, r3, #3
 801c7b0:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801c7b2:	7dbb      	ldrb	r3, [r7, #22]
 801c7b4:	68ba      	ldr	r2, [r7, #8]
 801c7b6:	4413      	add	r3, r2
 801c7b8:	781b      	ldrb	r3, [r3, #0]
 801c7ba:	461a      	mov	r2, r3
 801c7bc:	7dfb      	ldrb	r3, [r7, #23]
 801c7be:	fa42 f303 	asr.w	r3, r2, r3
 801c7c2:	b2db      	uxtb	r3, r3
 801c7c4:	f003 0301 	and.w	r3, r3, #1
 801c7c8:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801c7ca:	7ffa      	ldrb	r2, [r7, #31]
 801c7cc:	7cfb      	ldrb	r3, [r7, #19]
 801c7ce:	4053      	eors	r3, r2
 801c7d0:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801c7d2:	7d3b      	ldrb	r3, [r7, #20]
 801c7d4:	68fa      	ldr	r2, [r7, #12]
 801c7d6:	4413      	add	r3, r2
 801c7d8:	781b      	ldrb	r3, [r3, #0]
 801c7da:	b25a      	sxtb	r2, r3
 801c7dc:	7ff9      	ldrb	r1, [r7, #31]
 801c7de:	7d7b      	ldrb	r3, [r7, #21]
 801c7e0:	fa01 f303 	lsl.w	r3, r1, r3
 801c7e4:	b25b      	sxtb	r3, r3
 801c7e6:	4313      	orrs	r3, r2
 801c7e8:	b259      	sxtb	r1, r3
 801c7ea:	7d3b      	ldrb	r3, [r7, #20]
 801c7ec:	68fa      	ldr	r2, [r7, #12]
 801c7ee:	4413      	add	r3, r2
 801c7f0:	b2ca      	uxtb	r2, r1
 801c7f2:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801c7f4:	69bb      	ldr	r3, [r7, #24]
 801c7f6:	3301      	adds	r3, #1
 801c7f8:	61bb      	str	r3, [r7, #24]
 801c7fa:	79fb      	ldrb	r3, [r7, #7]
 801c7fc:	00db      	lsls	r3, r3, #3
 801c7fe:	69ba      	ldr	r2, [r7, #24]
 801c800:	429a      	cmp	r2, r3
 801c802:	dbb0      	blt.n	801c766 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801c804:	7ffb      	ldrb	r3, [r7, #31]
 801c806:	01db      	lsls	r3, r3, #7
 801c808:	b25a      	sxtb	r2, r3
 801c80a:	7ffb      	ldrb	r3, [r7, #31]
 801c80c:	019b      	lsls	r3, r3, #6
 801c80e:	b25b      	sxtb	r3, r3
 801c810:	4313      	orrs	r3, r2
 801c812:	b25b      	sxtb	r3, r3
 801c814:	7ffa      	ldrb	r2, [r7, #31]
 801c816:	2a00      	cmp	r2, #0
 801c818:	d101      	bne.n	801c81e <payload_integration+0x106>
 801c81a:	2220      	movs	r2, #32
 801c81c:	e000      	b.n	801c820 <payload_integration+0x108>
 801c81e:	2200      	movs	r2, #0
 801c820:	4313      	orrs	r3, r2
 801c822:	b259      	sxtb	r1, r3
 801c824:	79fb      	ldrb	r3, [r7, #7]
 801c826:	68fa      	ldr	r2, [r7, #12]
 801c828:	4413      	add	r3, r2
 801c82a:	b2ca      	uxtb	r2, r1
 801c82c:	701a      	strb	r2, [r3, #0]
}
 801c82e:	bf00      	nop
 801c830:	3724      	adds	r7, #36	@ 0x24
 801c832:	46bd      	mov	sp, r7
 801c834:	bc80      	pop	{r7}
 801c836:	4770      	bx	lr

0801c838 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801c838:	b580      	push	{r7, lr}
 801c83a:	b08c      	sub	sp, #48	@ 0x30
 801c83c:	af00      	add	r7, sp, #0
 801c83e:	60b9      	str	r1, [r7, #8]
 801c840:	607a      	str	r2, [r7, #4]
 801c842:	603b      	str	r3, [r7, #0]
 801c844:	4603      	mov	r3, r0
 801c846:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801c848:	2300      	movs	r3, #0
 801c84a:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 801c84c:	2300      	movs	r3, #0
 801c84e:	623b      	str	r3, [r7, #32]
 801c850:	2300      	movs	r3, #0
 801c852:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801c854:	f001 fe1b 	bl	801e48e <RFW_DeInit>

    if( rxContinuous != 0 )
 801c858:	687b      	ldr	r3, [r7, #4]
 801c85a:	2b00      	cmp	r3, #0
 801c85c:	d001      	beq.n	801c862 <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 801c85e:	2300      	movs	r3, #0
 801c860:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801c862:	687b      	ldr	r3, [r7, #4]
 801c864:	2b00      	cmp	r3, #0
 801c866:	bf14      	ite	ne
 801c868:	2301      	movne	r3, #1
 801c86a:	2300      	moveq	r3, #0
 801c86c:	b2da      	uxtb	r2, r3
 801c86e:	4ba4      	ldr	r3, [pc, #656]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c870:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801c872:	7bfb      	ldrb	r3, [r7, #15]
 801c874:	2b00      	cmp	r3, #0
 801c876:	d003      	beq.n	801c880 <RadioSetRxGenericConfig+0x48>
 801c878:	2b01      	cmp	r3, #1
 801c87a:	f000 80dc 	beq.w	801ca36 <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801c87e:	e196      	b.n	801cbae <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801c880:	68bb      	ldr	r3, [r7, #8]
 801c882:	689b      	ldr	r3, [r3, #8]
 801c884:	2b00      	cmp	r3, #0
 801c886:	d003      	beq.n	801c890 <RadioSetRxGenericConfig+0x58>
 801c888:	68bb      	ldr	r3, [r7, #8]
 801c88a:	68db      	ldr	r3, [r3, #12]
 801c88c:	2b00      	cmp	r3, #0
 801c88e:	d102      	bne.n	801c896 <RadioSetRxGenericConfig+0x5e>
            return -1;
 801c890:	f04f 33ff 	mov.w	r3, #4294967295
 801c894:	e18c      	b.n	801cbb0 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 801c896:	68bb      	ldr	r3, [r7, #8]
 801c898:	7f9b      	ldrb	r3, [r3, #30]
 801c89a:	2b08      	cmp	r3, #8
 801c89c:	d902      	bls.n	801c8a4 <RadioSetRxGenericConfig+0x6c>
            return -1;
 801c89e:	f04f 33ff 	mov.w	r3, #4294967295
 801c8a2:	e185      	b.n	801cbb0 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801c8a4:	68bb      	ldr	r3, [r7, #8]
 801c8a6:	6919      	ldr	r1, [r3, #16]
 801c8a8:	68bb      	ldr	r3, [r7, #8]
 801c8aa:	7f9b      	ldrb	r3, [r3, #30]
 801c8ac:	461a      	mov	r2, r3
 801c8ae:	f107 0320 	add.w	r3, r7, #32
 801c8b2:	4618      	mov	r0, r3
 801c8b4:	f001 fede 	bl	801e674 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801c8b8:	68bb      	ldr	r3, [r7, #8]
 801c8ba:	681b      	ldr	r3, [r3, #0]
 801c8bc:	2b00      	cmp	r3, #0
 801c8be:	bf14      	ite	ne
 801c8c0:	2301      	movne	r3, #1
 801c8c2:	2300      	moveq	r3, #0
 801c8c4:	b2db      	uxtb	r3, r3
 801c8c6:	4618      	mov	r0, r3
 801c8c8:	f000 fe28 	bl	801d51c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c8cc:	4b8c      	ldr	r3, [pc, #560]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c8ce:	2200      	movs	r2, #0
 801c8d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801c8d4:	68bb      	ldr	r3, [r7, #8]
 801c8d6:	689b      	ldr	r3, [r3, #8]
 801c8d8:	4a89      	ldr	r2, [pc, #548]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c8da:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801c8dc:	68bb      	ldr	r3, [r7, #8]
 801c8de:	f893 2020 	ldrb.w	r2, [r3, #32]
 801c8e2:	4b87      	ldr	r3, [pc, #540]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c8e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801c8e8:	68bb      	ldr	r3, [r7, #8]
 801c8ea:	685b      	ldr	r3, [r3, #4]
 801c8ec:	4618      	mov	r0, r3
 801c8ee:	f001 fd01 	bl	801e2f4 <SUBGRF_GetFskBandwidthRegValue>
 801c8f2:	4603      	mov	r3, r0
 801c8f4:	461a      	mov	r2, r3
 801c8f6:	4b82      	ldr	r3, [pc, #520]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c8f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c8fc:	4b80      	ldr	r3, [pc, #512]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c8fe:	2200      	movs	r2, #0
 801c900:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801c902:	68bb      	ldr	r3, [r7, #8]
 801c904:	68db      	ldr	r3, [r3, #12]
 801c906:	b29b      	uxth	r3, r3
 801c908:	00db      	lsls	r3, r3, #3
 801c90a:	b29a      	uxth	r2, r3
 801c90c:	4b7c      	ldr	r3, [pc, #496]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c90e:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801c910:	68bb      	ldr	r3, [r7, #8]
 801c912:	7fda      	ldrb	r2, [r3, #31]
 801c914:	4b7a      	ldr	r3, [pc, #488]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c916:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801c918:	68bb      	ldr	r3, [r7, #8]
 801c91a:	7f9b      	ldrb	r3, [r3, #30]
 801c91c:	00db      	lsls	r3, r3, #3
 801c91e:	b2da      	uxtb	r2, r3
 801c920:	4b77      	ldr	r3, [pc, #476]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c922:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801c924:	68bb      	ldr	r3, [r7, #8]
 801c926:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 801c92a:	4b75      	ldr	r3, [pc, #468]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c92c:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801c92e:	68bb      	ldr	r3, [r7, #8]
 801c930:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801c934:	2b00      	cmp	r3, #0
 801c936:	d105      	bne.n	801c944 <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801c938:	68bb      	ldr	r3, [r7, #8]
 801c93a:	695b      	ldr	r3, [r3, #20]
 801c93c:	b2da      	uxtb	r2, r3
 801c93e:	4b70      	ldr	r3, [pc, #448]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c940:	759a      	strb	r2, [r3, #22]
 801c942:	e00b      	b.n	801c95c <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801c944:	68bb      	ldr	r3, [r7, #8]
 801c946:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801c94a:	2b02      	cmp	r3, #2
 801c94c:	d103      	bne.n	801c956 <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801c94e:	4b6c      	ldr	r3, [pc, #432]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c950:	22ff      	movs	r2, #255	@ 0xff
 801c952:	759a      	strb	r2, [r3, #22]
 801c954:	e002      	b.n	801c95c <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801c956:	4b6a      	ldr	r3, [pc, #424]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c958:	22ff      	movs	r2, #255	@ 0xff
 801c95a:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801c95c:	68bb      	ldr	r3, [r7, #8]
 801c95e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801c962:	2b02      	cmp	r3, #2
 801c964:	d004      	beq.n	801c970 <RadioSetRxGenericConfig+0x138>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801c966:	68bb      	ldr	r3, [r7, #8]
 801c968:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801c96c:	2b02      	cmp	r3, #2
 801c96e:	d12d      	bne.n	801c9cc <RadioSetRxGenericConfig+0x194>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801c970:	68bb      	ldr	r3, [r7, #8]
 801c972:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801c976:	2bf1      	cmp	r3, #241	@ 0xf1
 801c978:	d00c      	beq.n	801c994 <RadioSetRxGenericConfig+0x15c>
 801c97a:	68bb      	ldr	r3, [r7, #8]
 801c97c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801c980:	2bf2      	cmp	r3, #242	@ 0xf2
 801c982:	d007      	beq.n	801c994 <RadioSetRxGenericConfig+0x15c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801c984:	68bb      	ldr	r3, [r7, #8]
 801c986:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801c98a:	2b01      	cmp	r3, #1
 801c98c:	d002      	beq.n	801c994 <RadioSetRxGenericConfig+0x15c>
                return -1;
 801c98e:	f04f 33ff 	mov.w	r3, #4294967295
 801c992:	e10d      	b.n	801cbb0 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 801c994:	2300      	movs	r3, #0
 801c996:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 801c998:	68bb      	ldr	r3, [r7, #8]
 801c99a:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801c99c:	4b59      	ldr	r3, [pc, #356]	@ (801cb04 <RadioSetRxGenericConfig+0x2cc>)
 801c99e:	6819      	ldr	r1, [r3, #0]
 801c9a0:	f107 0314 	add.w	r3, r7, #20
 801c9a4:	4a58      	ldr	r2, [pc, #352]	@ (801cb08 <RadioSetRxGenericConfig+0x2d0>)
 801c9a6:	4618      	mov	r0, r3
 801c9a8:	f001 fd64 	bl	801e474 <RFW_Init>
 801c9ac:	4603      	mov	r3, r0
 801c9ae:	2b00      	cmp	r3, #0
 801c9b0:	d002      	beq.n	801c9b8 <RadioSetRxGenericConfig+0x180>
                return -1;
 801c9b2:	f04f 33ff 	mov.w	r3, #4294967295
 801c9b6:	e0fb      	b.n	801cbb0 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801c9b8:	4b51      	ldr	r3, [pc, #324]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c9ba:	2200      	movs	r2, #0
 801c9bc:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801c9be:	4b50      	ldr	r3, [pc, #320]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c9c0:	2201      	movs	r2, #1
 801c9c2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801c9c4:	4b4e      	ldr	r3, [pc, #312]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c9c6:	2200      	movs	r2, #0
 801c9c8:	755a      	strb	r2, [r3, #21]
        {
 801c9ca:	e00e      	b.n	801c9ea <RadioSetRxGenericConfig+0x1b2>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801c9cc:	68bb      	ldr	r3, [r7, #8]
 801c9ce:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801c9d2:	4b4b      	ldr	r3, [pc, #300]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c9d4:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801c9d6:	68bb      	ldr	r3, [r7, #8]
 801c9d8:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801c9dc:	4b48      	ldr	r3, [pc, #288]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c9de:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801c9e0:	68bb      	ldr	r3, [r7, #8]
 801c9e2:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801c9e6:	4b46      	ldr	r3, [pc, #280]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801c9e8:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801c9ea:	f7ff fa3e 	bl	801be6a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801c9ee:	2000      	movs	r0, #0
 801c9f0:	f7fe fbd2 	bl	801b198 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c9f4:	4845      	ldr	r0, [pc, #276]	@ (801cb0c <RadioSetRxGenericConfig+0x2d4>)
 801c9f6:	f001 f82f 	bl	801da58 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c9fa:	4845      	ldr	r0, [pc, #276]	@ (801cb10 <RadioSetRxGenericConfig+0x2d8>)
 801c9fc:	f001 f8fe 	bl	801dbfc <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801ca00:	f107 0320 	add.w	r3, r7, #32
 801ca04:	4618      	mov	r0, r3
 801ca06:	f000 fbc2 	bl	801d18e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801ca0a:	68bb      	ldr	r3, [r7, #8]
 801ca0c:	8b9b      	ldrh	r3, [r3, #28]
 801ca0e:	4618      	mov	r0, r3
 801ca10:	f000 fc0c 	bl	801d22c <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801ca14:	68bb      	ldr	r3, [r7, #8]
 801ca16:	8b1b      	ldrh	r3, [r3, #24]
 801ca18:	4618      	mov	r0, r3
 801ca1a:	f000 fbe7 	bl	801d1ec <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801ca1e:	683b      	ldr	r3, [r7, #0]
 801ca20:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801ca24:	fb03 f202 	mul.w	r2, r3, r2
 801ca28:	68bb      	ldr	r3, [r7, #8]
 801ca2a:	689b      	ldr	r3, [r3, #8]
 801ca2c:	fbb2 f3f3 	udiv	r3, r2, r3
 801ca30:	4a33      	ldr	r2, [pc, #204]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801ca32:	6093      	str	r3, [r2, #8]
        break;
 801ca34:	e0bb      	b.n	801cbae <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 801ca36:	68bb      	ldr	r3, [r7, #8]
 801ca38:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 801ca3a:	2b00      	cmp	r3, #0
 801ca3c:	d102      	bne.n	801ca44 <RadioSetRxGenericConfig+0x20c>
            return -1;
 801ca3e:	f04f 33ff 	mov.w	r3, #4294967295
 801ca42:	e0b5      	b.n	801cbb0 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801ca44:	68bb      	ldr	r3, [r7, #8]
 801ca46:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801ca4a:	2b01      	cmp	r3, #1
 801ca4c:	d105      	bne.n	801ca5a <RadioSetRxGenericConfig+0x222>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 801ca4e:	68bb      	ldr	r3, [r7, #8]
 801ca50:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 801ca54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801ca58:	e002      	b.n	801ca60 <RadioSetRxGenericConfig+0x228>
            MaxPayloadLength = 0xFF;
 801ca5a:	23ff      	movs	r3, #255	@ 0xff
 801ca5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801ca60:	68bb      	ldr	r3, [r7, #8]
 801ca62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ca64:	2b00      	cmp	r3, #0
 801ca66:	bf14      	ite	ne
 801ca68:	2301      	movne	r3, #1
 801ca6a:	2300      	moveq	r3, #0
 801ca6c:	b2db      	uxtb	r3, r3
 801ca6e:	4618      	mov	r0, r3
 801ca70:	f000 fd54 	bl	801d51c <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801ca74:	683b      	ldr	r3, [r7, #0]
 801ca76:	b2db      	uxtb	r3, r3
 801ca78:	4618      	mov	r0, r3
 801ca7a:	f000 fd5e 	bl	801d53a <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801ca7e:	4b20      	ldr	r3, [pc, #128]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801ca80:	2201      	movs	r2, #1
 801ca82:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801ca86:	68bb      	ldr	r3, [r7, #8]
 801ca88:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801ca8c:	4b1c      	ldr	r3, [pc, #112]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801ca8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801ca92:	68bb      	ldr	r3, [r7, #8]
 801ca94:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 801ca98:	4b19      	ldr	r3, [pc, #100]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801ca9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801ca9e:	68bb      	ldr	r3, [r7, #8]
 801caa0:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801caa4:	4b16      	ldr	r3, [pc, #88]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801caa6:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801caaa:	68bb      	ldr	r3, [r7, #8]
 801caac:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801cab0:	2b02      	cmp	r3, #2
 801cab2:	d010      	beq.n	801cad6 <RadioSetRxGenericConfig+0x29e>
 801cab4:	2b02      	cmp	r3, #2
 801cab6:	dc2d      	bgt.n	801cb14 <RadioSetRxGenericConfig+0x2dc>
 801cab8:	2b00      	cmp	r3, #0
 801caba:	d002      	beq.n	801cac2 <RadioSetRxGenericConfig+0x28a>
 801cabc:	2b01      	cmp	r3, #1
 801cabe:	d005      	beq.n	801cacc <RadioSetRxGenericConfig+0x294>
            break;
 801cac0:	e028      	b.n	801cb14 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cac2:	4b0f      	ldr	r3, [pc, #60]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801cac4:	2200      	movs	r2, #0
 801cac6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801caca:	e024      	b.n	801cb16 <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801cacc:	4b0c      	ldr	r3, [pc, #48]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801cace:	2201      	movs	r2, #1
 801cad0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801cad4:	e01f      	b.n	801cb16 <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801cad6:	68bb      	ldr	r3, [r7, #8]
 801cad8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801cadc:	2b0b      	cmp	r3, #11
 801cade:	d004      	beq.n	801caea <RadioSetRxGenericConfig+0x2b2>
 801cae0:	68bb      	ldr	r3, [r7, #8]
 801cae2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801cae6:	2b0c      	cmp	r3, #12
 801cae8:	d104      	bne.n	801caf4 <RadioSetRxGenericConfig+0x2bc>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801caea:	4b05      	ldr	r3, [pc, #20]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801caec:	2201      	movs	r2, #1
 801caee:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801caf2:	e010      	b.n	801cb16 <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801caf4:	4b02      	ldr	r3, [pc, #8]	@ (801cb00 <RadioSetRxGenericConfig+0x2c8>)
 801caf6:	2200      	movs	r2, #0
 801caf8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801cafc:	e00b      	b.n	801cb16 <RadioSetRxGenericConfig+0x2de>
 801cafe:	bf00      	nop
 801cb00:	200020b4 	.word	0x200020b4
 801cb04:	200020b0 	.word	0x200020b0
 801cb08:	20002128 	.word	0x20002128
 801cb0c:	200020ec 	.word	0x200020ec
 801cb10:	200020c2 	.word	0x200020c2
            break;
 801cb14:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801cb16:	4b28      	ldr	r3, [pc, #160]	@ (801cbb8 <RadioSetRxGenericConfig+0x380>)
 801cb18:	2201      	movs	r2, #1
 801cb1a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801cb1c:	68bb      	ldr	r3, [r7, #8]
 801cb1e:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 801cb20:	4b25      	ldr	r3, [pc, #148]	@ (801cbb8 <RadioSetRxGenericConfig+0x380>)
 801cb22:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801cb24:	68bb      	ldr	r3, [r7, #8]
 801cb26:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 801cb2a:	4b23      	ldr	r3, [pc, #140]	@ (801cbb8 <RadioSetRxGenericConfig+0x380>)
 801cb2c:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801cb2e:	4a22      	ldr	r2, [pc, #136]	@ (801cbb8 <RadioSetRxGenericConfig+0x380>)
 801cb30:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801cb34:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801cb36:	68bb      	ldr	r3, [r7, #8]
 801cb38:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 801cb3c:	4b1e      	ldr	r3, [pc, #120]	@ (801cbb8 <RadioSetRxGenericConfig+0x380>)
 801cb3e:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801cb42:	68bb      	ldr	r3, [r7, #8]
 801cb44:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 801cb48:	4b1b      	ldr	r3, [pc, #108]	@ (801cbb8 <RadioSetRxGenericConfig+0x380>)
 801cb4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 801cb4e:	f7ff f98c 	bl	801be6a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801cb52:	2001      	movs	r0, #1
 801cb54:	f7fe fb20 	bl	801b198 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cb58:	4818      	ldr	r0, [pc, #96]	@ (801cbbc <RadioSetRxGenericConfig+0x384>)
 801cb5a:	f000 ff7d 	bl	801da58 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cb5e:	4818      	ldr	r0, [pc, #96]	@ (801cbc0 <RadioSetRxGenericConfig+0x388>)
 801cb60:	f001 f84c 	bl	801dbfc <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801cb64:	4b14      	ldr	r3, [pc, #80]	@ (801cbb8 <RadioSetRxGenericConfig+0x380>)
 801cb66:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801cb6a:	2b01      	cmp	r3, #1
 801cb6c:	d10d      	bne.n	801cb8a <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801cb6e:	f240 7036 	movw	r0, #1846	@ 0x736
 801cb72:	f001 f9ad 	bl	801ded0 <SUBGRF_ReadRegister>
 801cb76:	4603      	mov	r3, r0
 801cb78:	f023 0304 	bic.w	r3, r3, #4
 801cb7c:	b2db      	uxtb	r3, r3
 801cb7e:	4619      	mov	r1, r3
 801cb80:	f240 7036 	movw	r0, #1846	@ 0x736
 801cb84:	f001 f982 	bl	801de8c <SUBGRF_WriteRegister>
 801cb88:	e00c      	b.n	801cba4 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801cb8a:	f240 7036 	movw	r0, #1846	@ 0x736
 801cb8e:	f001 f99f 	bl	801ded0 <SUBGRF_ReadRegister>
 801cb92:	4603      	mov	r3, r0
 801cb94:	f043 0304 	orr.w	r3, r3, #4
 801cb98:	b2db      	uxtb	r3, r3
 801cb9a:	4619      	mov	r1, r3
 801cb9c:	f240 7036 	movw	r0, #1846	@ 0x736
 801cba0:	f001 f974 	bl	801de8c <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801cba4:	4b04      	ldr	r3, [pc, #16]	@ (801cbb8 <RadioSetRxGenericConfig+0x380>)
 801cba6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801cbaa:	609a      	str	r2, [r3, #8]
        break;
 801cbac:	bf00      	nop
    }
    return status;
 801cbae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801cbb0:	4618      	mov	r0, r3
 801cbb2:	3730      	adds	r7, #48	@ 0x30
 801cbb4:	46bd      	mov	sp, r7
 801cbb6:	bd80      	pop	{r7, pc}
 801cbb8:	200020b4 	.word	0x200020b4
 801cbbc:	200020ec 	.word	0x200020ec
 801cbc0:	200020c2 	.word	0x200020c2

0801cbc4 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801cbc4:	b580      	push	{r7, lr}
 801cbc6:	b08e      	sub	sp, #56	@ 0x38
 801cbc8:	af00      	add	r7, sp, #0
 801cbca:	60b9      	str	r1, [r7, #8]
 801cbcc:	607b      	str	r3, [r7, #4]
 801cbce:	4603      	mov	r3, r0
 801cbd0:	73fb      	strb	r3, [r7, #15]
 801cbd2:	4613      	mov	r3, r2
 801cbd4:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801cbd6:	2300      	movs	r3, #0
 801cbd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cbda:	2300      	movs	r3, #0
 801cbdc:	633b      	str	r3, [r7, #48]	@ 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801cbde:	f001 fc56 	bl	801e48e <RFW_DeInit>
    switch( modem )
 801cbe2:	7bfb      	ldrb	r3, [r7, #15]
 801cbe4:	2b03      	cmp	r3, #3
 801cbe6:	f200 8204 	bhi.w	801cff2 <RadioSetTxGenericConfig+0x42e>
 801cbea:	a201      	add	r2, pc, #4	@ (adr r2, 801cbf0 <RadioSetTxGenericConfig+0x2c>)
 801cbec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cbf0:	0801cd75 	.word	0x0801cd75
 801cbf4:	0801cebd 	.word	0x0801cebd
 801cbf8:	0801cfb5 	.word	0x0801cfb5
 801cbfc:	0801cc01 	.word	0x0801cc01
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801cc00:	68bb      	ldr	r3, [r7, #8]
 801cc02:	7c9b      	ldrb	r3, [r3, #18]
 801cc04:	2b08      	cmp	r3, #8
 801cc06:	d902      	bls.n	801cc0e <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 801cc08:	f04f 33ff 	mov.w	r3, #4294967295
 801cc0c:	e206      	b.n	801d01c <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 801cc0e:	68bb      	ldr	r3, [r7, #8]
 801cc10:	6899      	ldr	r1, [r3, #8]
 801cc12:	68bb      	ldr	r3, [r7, #8]
 801cc14:	7c9b      	ldrb	r3, [r3, #18]
 801cc16:	461a      	mov	r2, r3
 801cc18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801cc1c:	4618      	mov	r0, r3
 801cc1e:	f001 fd29 	bl	801e674 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801cc22:	68bb      	ldr	r3, [r7, #8]
 801cc24:	681b      	ldr	r3, [r3, #0]
 801cc26:	2b00      	cmp	r3, #0
 801cc28:	d102      	bne.n	801cc30 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 801cc2a:	f04f 33ff 	mov.w	r3, #4294967295
 801cc2e:	e1f5      	b.n	801d01c <RadioSetTxGenericConfig+0x458>
        }
        else if( config->msk.BitRate <= 10000 )
 801cc30:	68bb      	ldr	r3, [r7, #8]
 801cc32:	681b      	ldr	r3, [r3, #0]
 801cc34:	f242 7210 	movw	r2, #10000	@ 0x2710
 801cc38:	4293      	cmp	r3, r2
 801cc3a:	d813      	bhi.n	801cc64 <RadioSetTxGenericConfig+0xa0>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 801cc3c:	2302      	movs	r3, #2
 801cc3e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801cc42:	4b99      	ldr	r3, [pc, #612]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cc44:	2203      	movs	r2, #3
 801cc46:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801cc48:	4b97      	ldr	r3, [pc, #604]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cc4a:	2203      	movs	r2, #3
 801cc4c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801cc50:	68bb      	ldr	r3, [r7, #8]
 801cc52:	681b      	ldr	r3, [r3, #0]
 801cc54:	4a94      	ldr	r2, [pc, #592]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cc56:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801cc58:	68bb      	ldr	r3, [r7, #8]
 801cc5a:	7cda      	ldrb	r2, [r3, #19]
 801cc5c:	4b92      	ldr	r3, [pc, #584]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cc5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801cc62:	e017      	b.n	801cc94 <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
            radio_modem = MODEM_FSK;
 801cc64:	2300      	movs	r3, #0
 801cc66:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801cc6a:	4b8f      	ldr	r3, [pc, #572]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cc6c:	2200      	movs	r2, #0
 801cc6e:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801cc70:	4b8d      	ldr	r3, [pc, #564]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cc72:	2200      	movs	r2, #0
 801cc74:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801cc78:	68bb      	ldr	r3, [r7, #8]
 801cc7a:	681b      	ldr	r3, [r3, #0]
 801cc7c:	4a8a      	ldr	r2, [pc, #552]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cc7e:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801cc80:	68bb      	ldr	r3, [r7, #8]
 801cc82:	7cda      	ldrb	r2, [r3, #19]
 801cc84:	4b88      	ldr	r3, [pc, #544]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cc86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 801cc8a:	68bb      	ldr	r3, [r7, #8]
 801cc8c:	681b      	ldr	r3, [r3, #0]
 801cc8e:	089b      	lsrs	r3, r3, #2
 801cc90:	4a85      	ldr	r2, [pc, #532]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cc92:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801cc94:	68bb      	ldr	r3, [r7, #8]
 801cc96:	685b      	ldr	r3, [r3, #4]
 801cc98:	b29b      	uxth	r3, r3
 801cc9a:	00db      	lsls	r3, r3, #3
 801cc9c:	b29a      	uxth	r2, r3
 801cc9e:	4b82      	ldr	r3, [pc, #520]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cca0:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801cca2:	4b81      	ldr	r3, [pc, #516]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cca4:	2204      	movs	r2, #4
 801cca6:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801cca8:	68bb      	ldr	r3, [r7, #8]
 801ccaa:	7c9b      	ldrb	r3, [r3, #18]
 801ccac:	00db      	lsls	r3, r3, #3
 801ccae:	b2da      	uxtb	r2, r3
 801ccb0:	4b7d      	ldr	r3, [pc, #500]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801ccb2:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801ccb4:	4b7c      	ldr	r3, [pc, #496]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801ccb6:	2200      	movs	r2, #0
 801ccb8:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801ccba:	68bb      	ldr	r3, [r7, #8]
 801ccbc:	7d9b      	ldrb	r3, [r3, #22]
 801ccbe:	2b02      	cmp	r3, #2
 801ccc0:	d003      	beq.n	801ccca <RadioSetTxGenericConfig+0x106>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801ccc2:	68bb      	ldr	r3, [r7, #8]
 801ccc4:	7d1b      	ldrb	r3, [r3, #20]
 801ccc6:	2b02      	cmp	r3, #2
 801ccc8:	d12b      	bne.n	801cd22 <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801ccca:	68bb      	ldr	r3, [r7, #8]
 801cccc:	7d5b      	ldrb	r3, [r3, #21]
 801ccce:	2bf1      	cmp	r3, #241	@ 0xf1
 801ccd0:	d00a      	beq.n	801cce8 <RadioSetTxGenericConfig+0x124>
 801ccd2:	68bb      	ldr	r3, [r7, #8]
 801ccd4:	7d5b      	ldrb	r3, [r3, #21]
 801ccd6:	2bf2      	cmp	r3, #242	@ 0xf2
 801ccd8:	d006      	beq.n	801cce8 <RadioSetTxGenericConfig+0x124>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801ccda:	68bb      	ldr	r3, [r7, #8]
 801ccdc:	7d5b      	ldrb	r3, [r3, #21]
 801ccde:	2b01      	cmp	r3, #1
 801cce0:	d002      	beq.n	801cce8 <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 801cce2:	f04f 33ff 	mov.w	r3, #4294967295
 801cce6:	e199      	b.n	801d01c <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 801cce8:	68bb      	ldr	r3, [r7, #8]
 801ccea:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801ccec:	2301      	movs	r3, #1
 801ccee:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801ccf2:	4b6e      	ldr	r3, [pc, #440]	@ (801ceac <RadioSetTxGenericConfig+0x2e8>)
 801ccf4:	6819      	ldr	r1, [r3, #0]
 801ccf6:	f107 0320 	add.w	r3, r7, #32
 801ccfa:	4a6d      	ldr	r2, [pc, #436]	@ (801ceb0 <RadioSetTxGenericConfig+0x2ec>)
 801ccfc:	4618      	mov	r0, r3
 801ccfe:	f001 fbb9 	bl	801e474 <RFW_Init>
 801cd02:	4603      	mov	r3, r0
 801cd04:	2b00      	cmp	r3, #0
 801cd06:	d002      	beq.n	801cd0e <RadioSetTxGenericConfig+0x14a>
            {
                return -1;
 801cd08:	f04f 33ff 	mov.w	r3, #4294967295
 801cd0c:	e186      	b.n	801d01c <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801cd0e:	4b66      	ldr	r3, [pc, #408]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cd10:	2200      	movs	r2, #0
 801cd12:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801cd14:	4b64      	ldr	r3, [pc, #400]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cd16:	2201      	movs	r2, #1
 801cd18:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801cd1a:	4b63      	ldr	r3, [pc, #396]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cd1c:	2200      	movs	r2, #0
 801cd1e:	755a      	strb	r2, [r3, #21]
        {
 801cd20:	e00b      	b.n	801cd3a <RadioSetTxGenericConfig+0x176>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801cd22:	68bb      	ldr	r3, [r7, #8]
 801cd24:	7d5a      	ldrb	r2, [r3, #21]
 801cd26:	4b60      	ldr	r3, [pc, #384]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cd28:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801cd2a:	68bb      	ldr	r3, [r7, #8]
 801cd2c:	7d9a      	ldrb	r2, [r3, #22]
 801cd2e:	4b5e      	ldr	r3, [pc, #376]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cd30:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801cd32:	68bb      	ldr	r3, [r7, #8]
 801cd34:	7d1a      	ldrb	r2, [r3, #20]
 801cd36:	4b5c      	ldr	r3, [pc, #368]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cd38:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801cd3a:	f7ff f896 	bl	801be6a <RadioStandby>
        RadioSetModem( radio_modem );
 801cd3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801cd42:	4618      	mov	r0, r3
 801cd44:	f7fe fa28 	bl	801b198 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cd48:	485a      	ldr	r0, [pc, #360]	@ (801ceb4 <RadioSetTxGenericConfig+0x2f0>)
 801cd4a:	f000 fe85 	bl	801da58 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cd4e:	485a      	ldr	r0, [pc, #360]	@ (801ceb8 <RadioSetTxGenericConfig+0x2f4>)
 801cd50:	f000 ff54 	bl	801dbfc <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801cd54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801cd58:	4618      	mov	r0, r3
 801cd5a:	f000 fa18 	bl	801d18e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801cd5e:	68bb      	ldr	r3, [r7, #8]
 801cd60:	8a1b      	ldrh	r3, [r3, #16]
 801cd62:	4618      	mov	r0, r3
 801cd64:	f000 fa62 	bl	801d22c <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 801cd68:	68bb      	ldr	r3, [r7, #8]
 801cd6a:	899b      	ldrh	r3, [r3, #12]
 801cd6c:	4618      	mov	r0, r3
 801cd6e:	f000 fa3d 	bl	801d1ec <SUBGRF_SetCrcPolynomial>
        break;
 801cd72:	e13f      	b.n	801cff4 <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801cd74:	68bb      	ldr	r3, [r7, #8]
 801cd76:	681b      	ldr	r3, [r3, #0]
 801cd78:	2b00      	cmp	r3, #0
 801cd7a:	d102      	bne.n	801cd82 <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 801cd7c:	f04f 33ff 	mov.w	r3, #4294967295
 801cd80:	e14c      	b.n	801d01c <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 801cd82:	68bb      	ldr	r3, [r7, #8]
 801cd84:	7c9b      	ldrb	r3, [r3, #18]
 801cd86:	2b08      	cmp	r3, #8
 801cd88:	d902      	bls.n	801cd90 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 801cd8a:	f04f 33ff 	mov.w	r3, #4294967295
 801cd8e:	e145      	b.n	801d01c <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801cd90:	68bb      	ldr	r3, [r7, #8]
 801cd92:	6899      	ldr	r1, [r3, #8]
 801cd94:	68bb      	ldr	r3, [r7, #8]
 801cd96:	7c9b      	ldrb	r3, [r3, #18]
 801cd98:	461a      	mov	r2, r3
 801cd9a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801cd9e:	4618      	mov	r0, r3
 801cda0:	f001 fc68 	bl	801e674 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801cda4:	4b40      	ldr	r3, [pc, #256]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cda6:	2200      	movs	r2, #0
 801cda8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801cdac:	68bb      	ldr	r3, [r7, #8]
 801cdae:	681b      	ldr	r3, [r3, #0]
 801cdb0:	4a3d      	ldr	r2, [pc, #244]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cdb2:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801cdb4:	68bb      	ldr	r3, [r7, #8]
 801cdb6:	7cda      	ldrb	r2, [r3, #19]
 801cdb8:	4b3b      	ldr	r3, [pc, #236]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cdba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801cdbe:	68bb      	ldr	r3, [r7, #8]
 801cdc0:	699b      	ldr	r3, [r3, #24]
 801cdc2:	4a39      	ldr	r2, [pc, #228]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cdc4:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801cdc6:	4b38      	ldr	r3, [pc, #224]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cdc8:	2200      	movs	r2, #0
 801cdca:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801cdcc:	68bb      	ldr	r3, [r7, #8]
 801cdce:	685b      	ldr	r3, [r3, #4]
 801cdd0:	b29b      	uxth	r3, r3
 801cdd2:	00db      	lsls	r3, r3, #3
 801cdd4:	b29a      	uxth	r2, r3
 801cdd6:	4b34      	ldr	r3, [pc, #208]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cdd8:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801cdda:	4b33      	ldr	r3, [pc, #204]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cddc:	2204      	movs	r2, #4
 801cdde:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801cde0:	68bb      	ldr	r3, [r7, #8]
 801cde2:	7c9b      	ldrb	r3, [r3, #18]
 801cde4:	00db      	lsls	r3, r3, #3
 801cde6:	b2da      	uxtb	r2, r3
 801cde8:	4b2f      	ldr	r3, [pc, #188]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cdea:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801cdec:	4b2e      	ldr	r3, [pc, #184]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801cdee:	2200      	movs	r2, #0
 801cdf0:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801cdf2:	68bb      	ldr	r3, [r7, #8]
 801cdf4:	7d9b      	ldrb	r3, [r3, #22]
 801cdf6:	2b02      	cmp	r3, #2
 801cdf8:	d003      	beq.n	801ce02 <RadioSetTxGenericConfig+0x23e>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801cdfa:	68bb      	ldr	r3, [r7, #8]
 801cdfc:	7d1b      	ldrb	r3, [r3, #20]
 801cdfe:	2b02      	cmp	r3, #2
 801ce00:	d12a      	bne.n	801ce58 <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801ce02:	68bb      	ldr	r3, [r7, #8]
 801ce04:	7d5b      	ldrb	r3, [r3, #21]
 801ce06:	2bf1      	cmp	r3, #241	@ 0xf1
 801ce08:	d00a      	beq.n	801ce20 <RadioSetTxGenericConfig+0x25c>
 801ce0a:	68bb      	ldr	r3, [r7, #8]
 801ce0c:	7d5b      	ldrb	r3, [r3, #21]
 801ce0e:	2bf2      	cmp	r3, #242	@ 0xf2
 801ce10:	d006      	beq.n	801ce20 <RadioSetTxGenericConfig+0x25c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801ce12:	68bb      	ldr	r3, [r7, #8]
 801ce14:	7d5b      	ldrb	r3, [r3, #21]
 801ce16:	2b01      	cmp	r3, #1
 801ce18:	d002      	beq.n	801ce20 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 801ce1a:	f04f 33ff 	mov.w	r3, #4294967295
 801ce1e:	e0fd      	b.n	801d01c <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801ce20:	2301      	movs	r3, #1
 801ce22:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801ce24:	68bb      	ldr	r3, [r7, #8]
 801ce26:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801ce28:	4b20      	ldr	r3, [pc, #128]	@ (801ceac <RadioSetTxGenericConfig+0x2e8>)
 801ce2a:	6819      	ldr	r1, [r3, #0]
 801ce2c:	f107 0314 	add.w	r3, r7, #20
 801ce30:	4a1f      	ldr	r2, [pc, #124]	@ (801ceb0 <RadioSetTxGenericConfig+0x2ec>)
 801ce32:	4618      	mov	r0, r3
 801ce34:	f001 fb1e 	bl	801e474 <RFW_Init>
 801ce38:	4603      	mov	r3, r0
 801ce3a:	2b00      	cmp	r3, #0
 801ce3c:	d002      	beq.n	801ce44 <RadioSetTxGenericConfig+0x280>
            {
                return -1;
 801ce3e:	f04f 33ff 	mov.w	r3, #4294967295
 801ce42:	e0eb      	b.n	801d01c <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801ce44:	4b18      	ldr	r3, [pc, #96]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801ce46:	2200      	movs	r2, #0
 801ce48:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801ce4a:	4b17      	ldr	r3, [pc, #92]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801ce4c:	2201      	movs	r2, #1
 801ce4e:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801ce50:	4b15      	ldr	r3, [pc, #84]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801ce52:	2200      	movs	r2, #0
 801ce54:	755a      	strb	r2, [r3, #21]
        {
 801ce56:	e00b      	b.n	801ce70 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801ce58:	68bb      	ldr	r3, [r7, #8]
 801ce5a:	7d5a      	ldrb	r2, [r3, #21]
 801ce5c:	4b12      	ldr	r3, [pc, #72]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801ce5e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801ce60:	68bb      	ldr	r3, [r7, #8]
 801ce62:	7d9a      	ldrb	r2, [r3, #22]
 801ce64:	4b10      	ldr	r3, [pc, #64]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801ce66:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801ce68:	68bb      	ldr	r3, [r7, #8]
 801ce6a:	7d1a      	ldrb	r2, [r3, #20]
 801ce6c:	4b0e      	ldr	r3, [pc, #56]	@ (801cea8 <RadioSetTxGenericConfig+0x2e4>)
 801ce6e:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801ce70:	f7fe fffb 	bl	801be6a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801ce74:	2000      	movs	r0, #0
 801ce76:	f7fe f98f 	bl	801b198 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ce7a:	480e      	ldr	r0, [pc, #56]	@ (801ceb4 <RadioSetTxGenericConfig+0x2f0>)
 801ce7c:	f000 fdec 	bl	801da58 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ce80:	480d      	ldr	r0, [pc, #52]	@ (801ceb8 <RadioSetTxGenericConfig+0x2f4>)
 801ce82:	f000 febb 	bl	801dbfc <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801ce86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801ce8a:	4618      	mov	r0, r3
 801ce8c:	f000 f97f 	bl	801d18e <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801ce90:	68bb      	ldr	r3, [r7, #8]
 801ce92:	8a1b      	ldrh	r3, [r3, #16]
 801ce94:	4618      	mov	r0, r3
 801ce96:	f000 f9c9 	bl	801d22c <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801ce9a:	68bb      	ldr	r3, [r7, #8]
 801ce9c:	899b      	ldrh	r3, [r3, #12]
 801ce9e:	4618      	mov	r0, r3
 801cea0:	f000 f9a4 	bl	801d1ec <SUBGRF_SetCrcPolynomial>
        break;
 801cea4:	e0a6      	b.n	801cff4 <RadioSetTxGenericConfig+0x430>
 801cea6:	bf00      	nop
 801cea8:	200020b4 	.word	0x200020b4
 801ceac:	200020b0 	.word	0x200020b0
 801ceb0:	20002110 	.word	0x20002110
 801ceb4:	200020ec 	.word	0x200020ec
 801ceb8:	200020c2 	.word	0x200020c2
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801cebc:	4b59      	ldr	r3, [pc, #356]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cebe:	2201      	movs	r2, #1
 801cec0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801cec4:	68bb      	ldr	r3, [r7, #8]
 801cec6:	781a      	ldrb	r2, [r3, #0]
 801cec8:	4b56      	ldr	r3, [pc, #344]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801ceca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801cece:	68bb      	ldr	r3, [r7, #8]
 801ced0:	785a      	ldrb	r2, [r3, #1]
 801ced2:	4b54      	ldr	r3, [pc, #336]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801ced4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801ced8:	68bb      	ldr	r3, [r7, #8]
 801ceda:	789a      	ldrb	r2, [r3, #2]
 801cedc:	4b51      	ldr	r3, [pc, #324]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cede:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801cee2:	68bb      	ldr	r3, [r7, #8]
 801cee4:	78db      	ldrb	r3, [r3, #3]
 801cee6:	2b02      	cmp	r3, #2
 801cee8:	d010      	beq.n	801cf0c <RadioSetTxGenericConfig+0x348>
 801ceea:	2b02      	cmp	r3, #2
 801ceec:	dc20      	bgt.n	801cf30 <RadioSetTxGenericConfig+0x36c>
 801ceee:	2b00      	cmp	r3, #0
 801cef0:	d002      	beq.n	801cef8 <RadioSetTxGenericConfig+0x334>
 801cef2:	2b01      	cmp	r3, #1
 801cef4:	d005      	beq.n	801cf02 <RadioSetTxGenericConfig+0x33e>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 801cef6:	e01b      	b.n	801cf30 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cef8:	4b4a      	ldr	r3, [pc, #296]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cefa:	2200      	movs	r2, #0
 801cefc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801cf00:	e017      	b.n	801cf32 <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801cf02:	4b48      	ldr	r3, [pc, #288]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cf04:	2201      	movs	r2, #1
 801cf06:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801cf0a:	e012      	b.n	801cf32 <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801cf0c:	68bb      	ldr	r3, [r7, #8]
 801cf0e:	781b      	ldrb	r3, [r3, #0]
 801cf10:	2b0b      	cmp	r3, #11
 801cf12:	d003      	beq.n	801cf1c <RadioSetTxGenericConfig+0x358>
 801cf14:	68bb      	ldr	r3, [r7, #8]
 801cf16:	781b      	ldrb	r3, [r3, #0]
 801cf18:	2b0c      	cmp	r3, #12
 801cf1a:	d104      	bne.n	801cf26 <RadioSetTxGenericConfig+0x362>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801cf1c:	4b41      	ldr	r3, [pc, #260]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cf1e:	2201      	movs	r2, #1
 801cf20:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801cf24:	e005      	b.n	801cf32 <RadioSetTxGenericConfig+0x36e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cf26:	4b3f      	ldr	r3, [pc, #252]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cf28:	2200      	movs	r2, #0
 801cf2a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801cf2e:	e000      	b.n	801cf32 <RadioSetTxGenericConfig+0x36e>
            break;
 801cf30:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801cf32:	4b3c      	ldr	r3, [pc, #240]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cf34:	2201      	movs	r2, #1
 801cf36:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801cf38:	68bb      	ldr	r3, [r7, #8]
 801cf3a:	889a      	ldrh	r2, [r3, #4]
 801cf3c:	4b39      	ldr	r3, [pc, #228]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cf3e:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801cf40:	68bb      	ldr	r3, [r7, #8]
 801cf42:	799a      	ldrb	r2, [r3, #6]
 801cf44:	4b37      	ldr	r3, [pc, #220]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cf46:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801cf48:	68bb      	ldr	r3, [r7, #8]
 801cf4a:	79da      	ldrb	r2, [r3, #7]
 801cf4c:	4b35      	ldr	r3, [pc, #212]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cf4e:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801cf52:	68bb      	ldr	r3, [r7, #8]
 801cf54:	7a1a      	ldrb	r2, [r3, #8]
 801cf56:	4b33      	ldr	r3, [pc, #204]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cf58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 801cf5c:	f7fe ff85 	bl	801be6a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801cf60:	2001      	movs	r0, #1
 801cf62:	f7fe f919 	bl	801b198 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cf66:	4830      	ldr	r0, [pc, #192]	@ (801d028 <RadioSetTxGenericConfig+0x464>)
 801cf68:	f000 fd76 	bl	801da58 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cf6c:	482f      	ldr	r0, [pc, #188]	@ (801d02c <RadioSetTxGenericConfig+0x468>)
 801cf6e:	f000 fe45 	bl	801dbfc <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801cf72:	4b2c      	ldr	r3, [pc, #176]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cf74:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801cf78:	2b06      	cmp	r3, #6
 801cf7a:	d10d      	bne.n	801cf98 <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801cf7c:	f640 0089 	movw	r0, #2185	@ 0x889
 801cf80:	f000 ffa6 	bl	801ded0 <SUBGRF_ReadRegister>
 801cf84:	4603      	mov	r3, r0
 801cf86:	f023 0304 	bic.w	r3, r3, #4
 801cf8a:	b2db      	uxtb	r3, r3
 801cf8c:	4619      	mov	r1, r3
 801cf8e:	f640 0089 	movw	r0, #2185	@ 0x889
 801cf92:	f000 ff7b 	bl	801de8c <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 801cf96:	e02d      	b.n	801cff4 <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801cf98:	f640 0089 	movw	r0, #2185	@ 0x889
 801cf9c:	f000 ff98 	bl	801ded0 <SUBGRF_ReadRegister>
 801cfa0:	4603      	mov	r3, r0
 801cfa2:	f043 0304 	orr.w	r3, r3, #4
 801cfa6:	b2db      	uxtb	r3, r3
 801cfa8:	4619      	mov	r1, r3
 801cfaa:	f640 0089 	movw	r0, #2185	@ 0x889
 801cfae:	f000 ff6d 	bl	801de8c <SUBGRF_WriteRegister>
        break;
 801cfb2:	e01f      	b.n	801cff4 <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801cfb4:	68bb      	ldr	r3, [r7, #8]
 801cfb6:	681b      	ldr	r3, [r3, #0]
 801cfb8:	2b00      	cmp	r3, #0
 801cfba:	d004      	beq.n	801cfc6 <RadioSetTxGenericConfig+0x402>
 801cfbc:	68bb      	ldr	r3, [r7, #8]
 801cfbe:	681b      	ldr	r3, [r3, #0]
 801cfc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801cfc4:	d902      	bls.n	801cfcc <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 801cfc6:	f04f 33ff 	mov.w	r3, #4294967295
 801cfca:	e027      	b.n	801d01c <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 801cfcc:	2003      	movs	r0, #3
 801cfce:	f7fe f8e3 	bl	801b198 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801cfd2:	4b14      	ldr	r3, [pc, #80]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cfd4:	2202      	movs	r2, #2
 801cfd6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801cfda:	68bb      	ldr	r3, [r7, #8]
 801cfdc:	681b      	ldr	r3, [r3, #0]
 801cfde:	4a11      	ldr	r2, [pc, #68]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cfe0:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801cfe2:	4b10      	ldr	r3, [pc, #64]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801cfe4:	2216      	movs	r2, #22
 801cfe6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cfea:	480f      	ldr	r0, [pc, #60]	@ (801d028 <RadioSetTxGenericConfig+0x464>)
 801cfec:	f000 fd34 	bl	801da58 <SUBGRF_SetModulationParams>
        break;
 801cff0:	e000      	b.n	801cff4 <RadioSetTxGenericConfig+0x430>
    default:
        break;
 801cff2:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801cff4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801cff8:	4618      	mov	r0, r3
 801cffa:	f001 f87d 	bl	801e0f8 <SUBGRF_SetRfTxPower>
 801cffe:	4603      	mov	r3, r0
 801d000:	461a      	mov	r2, r3
 801d002:	4b08      	ldr	r3, [pc, #32]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801d004:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801d008:	4b06      	ldr	r3, [pc, #24]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801d00a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801d00e:	4618      	mov	r0, r3
 801d010:	f001 fa51 	bl	801e4b6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801d014:	4a03      	ldr	r2, [pc, #12]	@ (801d024 <RadioSetTxGenericConfig+0x460>)
 801d016:	687b      	ldr	r3, [r7, #4]
 801d018:	6053      	str	r3, [r2, #4]
    return 0;
 801d01a:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801d01c:	4618      	mov	r0, r3
 801d01e:	3738      	adds	r7, #56	@ 0x38
 801d020:	46bd      	mov	sp, r7
 801d022:	bd80      	pop	{r7, pc}
 801d024:	200020b4 	.word	0x200020b4
 801d028:	200020ec 	.word	0x200020ec
 801d02c:	200020c2 	.word	0x200020c2

0801d030 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801d030:	b480      	push	{r7}
 801d032:	b085      	sub	sp, #20
 801d034:	af00      	add	r7, sp, #0
 801d036:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801d038:	2301      	movs	r3, #1
 801d03a:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801d03c:	7bfb      	ldrb	r3, [r7, #15]
}
 801d03e:	4618      	mov	r0, r3
 801d040:	3714      	adds	r7, #20
 801d042:	46bd      	mov	sp, r7
 801d044:	bc80      	pop	{r7}
 801d046:	4770      	bx	lr

0801d048 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801d048:	b480      	push	{r7}
 801d04a:	b083      	sub	sp, #12
 801d04c:	af00      	add	r7, sp, #0
 801d04e:	6078      	str	r0, [r7, #4]
 801d050:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801d052:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801d054:	4618      	mov	r0, r3
 801d056:	370c      	adds	r7, #12
 801d058:	46bd      	mov	sp, r7
 801d05a:	bc80      	pop	{r7}
 801d05c:	4770      	bx	lr
	...

0801d060 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801d060:	b580      	push	{r7, lr}
 801d062:	b084      	sub	sp, #16
 801d064:	af00      	add	r7, sp, #0
 801d066:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801d068:	687b      	ldr	r3, [r7, #4]
 801d06a:	2b00      	cmp	r3, #0
 801d06c:	d002      	beq.n	801d074 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801d06e:	4a1d      	ldr	r2, [pc, #116]	@ (801d0e4 <SUBGRF_Init+0x84>)
 801d070:	687b      	ldr	r3, [r7, #4]
 801d072:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801d074:	f7e5 f9ac 	bl	80023d0 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801d078:	2002      	movs	r0, #2
 801d07a:	f001 f919 	bl	801e2b0 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801d07e:	4b1a      	ldr	r3, [pc, #104]	@ (801d0e8 <SUBGRF_Init+0x88>)
 801d080:	2200      	movs	r2, #0
 801d082:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801d084:	2000      	movs	r0, #0
 801d086:	f000 f97d 	bl	801d384 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801d08a:	f7ee fcad 	bl	800b9e8 <RBI_IsTCXO>
 801d08e:	4603      	mov	r3, r0
 801d090:	2b01      	cmp	r3, #1
 801d092:	d10e      	bne.n	801d0b2 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801d094:	2140      	movs	r1, #64	@ 0x40
 801d096:	2001      	movs	r0, #1
 801d098:	f000 fb82 	bl	801d7a0 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801d09c:	2100      	movs	r1, #0
 801d09e:	f640 1011 	movw	r0, #2321	@ 0x911
 801d0a2:	f000 fef3 	bl	801de8c <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801d0a6:	237f      	movs	r3, #127	@ 0x7f
 801d0a8:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801d0aa:	7b38      	ldrb	r0, [r7, #12]
 801d0ac:	f000 fa8b 	bl	801d5c6 <SUBGRF_Calibrate>
 801d0b0:	e009      	b.n	801d0c6 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801d0b2:	2120      	movs	r1, #32
 801d0b4:	f640 1011 	movw	r0, #2321	@ 0x911
 801d0b8:	f000 fee8 	bl	801de8c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801d0bc:	2120      	movs	r1, #32
 801d0be:	f640 1012 	movw	r0, #2322	@ 0x912
 801d0c2:	f000 fee3 	bl	801de8c <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801d0c6:	210e      	movs	r1, #14
 801d0c8:	f640 101f 	movw	r0, #2335	@ 0x91f
 801d0cc:	f000 fede 	bl	801de8c <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801d0d0:	f7ee fc6e 	bl	800b9b0 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801d0d4:	4b05      	ldr	r3, [pc, #20]	@ (801d0ec <SUBGRF_Init+0x8c>)
 801d0d6:	2201      	movs	r2, #1
 801d0d8:	701a      	strb	r2, [r3, #0]
}
 801d0da:	bf00      	nop
 801d0dc:	3710      	adds	r7, #16
 801d0de:	46bd      	mov	sp, r7
 801d0e0:	bd80      	pop	{r7, pc}
 801d0e2:	bf00      	nop
 801d0e4:	2000214c 	.word	0x2000214c
 801d0e8:	20002148 	.word	0x20002148
 801d0ec:	20002140 	.word	0x20002140

0801d0f0 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801d0f0:	b480      	push	{r7}
 801d0f2:	af00      	add	r7, sp, #0
    return OperatingMode;
 801d0f4:	4b02      	ldr	r3, [pc, #8]	@ (801d100 <SUBGRF_GetOperatingMode+0x10>)
 801d0f6:	781b      	ldrb	r3, [r3, #0]
}
 801d0f8:	4618      	mov	r0, r3
 801d0fa:	46bd      	mov	sp, r7
 801d0fc:	bc80      	pop	{r7}
 801d0fe:	4770      	bx	lr
 801d100:	20002140 	.word	0x20002140

0801d104 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801d104:	b580      	push	{r7, lr}
 801d106:	b082      	sub	sp, #8
 801d108:	af00      	add	r7, sp, #0
 801d10a:	6078      	str	r0, [r7, #4]
 801d10c:	460b      	mov	r3, r1
 801d10e:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801d110:	78fb      	ldrb	r3, [r7, #3]
 801d112:	461a      	mov	r2, r3
 801d114:	6879      	ldr	r1, [r7, #4]
 801d116:	2000      	movs	r0, #0
 801d118:	f000 ff3e 	bl	801df98 <SUBGRF_WriteBuffer>
}
 801d11c:	bf00      	nop
 801d11e:	3708      	adds	r7, #8
 801d120:	46bd      	mov	sp, r7
 801d122:	bd80      	pop	{r7, pc}

0801d124 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801d124:	b580      	push	{r7, lr}
 801d126:	b086      	sub	sp, #24
 801d128:	af00      	add	r7, sp, #0
 801d12a:	60f8      	str	r0, [r7, #12]
 801d12c:	60b9      	str	r1, [r7, #8]
 801d12e:	4613      	mov	r3, r2
 801d130:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801d132:	2300      	movs	r3, #0
 801d134:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801d136:	f107 0317 	add.w	r3, r7, #23
 801d13a:	4619      	mov	r1, r3
 801d13c:	68b8      	ldr	r0, [r7, #8]
 801d13e:	f000 fe27 	bl	801dd90 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801d142:	68bb      	ldr	r3, [r7, #8]
 801d144:	781b      	ldrb	r3, [r3, #0]
 801d146:	79fa      	ldrb	r2, [r7, #7]
 801d148:	429a      	cmp	r2, r3
 801d14a:	d201      	bcs.n	801d150 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801d14c:	2301      	movs	r3, #1
 801d14e:	e007      	b.n	801d160 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801d150:	7df8      	ldrb	r0, [r7, #23]
 801d152:	68bb      	ldr	r3, [r7, #8]
 801d154:	781b      	ldrb	r3, [r3, #0]
 801d156:	461a      	mov	r2, r3
 801d158:	68f9      	ldr	r1, [r7, #12]
 801d15a:	f000 ff3f 	bl	801dfdc <SUBGRF_ReadBuffer>

    return 0;
 801d15e:	2300      	movs	r3, #0
}
 801d160:	4618      	mov	r0, r3
 801d162:	3718      	adds	r7, #24
 801d164:	46bd      	mov	sp, r7
 801d166:	bd80      	pop	{r7, pc}

0801d168 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801d168:	b580      	push	{r7, lr}
 801d16a:	b084      	sub	sp, #16
 801d16c:	af00      	add	r7, sp, #0
 801d16e:	60f8      	str	r0, [r7, #12]
 801d170:	460b      	mov	r3, r1
 801d172:	607a      	str	r2, [r7, #4]
 801d174:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801d176:	7afb      	ldrb	r3, [r7, #11]
 801d178:	4619      	mov	r1, r3
 801d17a:	68f8      	ldr	r0, [r7, #12]
 801d17c:	f7ff ffc2 	bl	801d104 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801d180:	6878      	ldr	r0, [r7, #4]
 801d182:	f000 f91b 	bl	801d3bc <SUBGRF_SetTx>
}
 801d186:	bf00      	nop
 801d188:	3710      	adds	r7, #16
 801d18a:	46bd      	mov	sp, r7
 801d18c:	bd80      	pop	{r7, pc}

0801d18e <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801d18e:	b580      	push	{r7, lr}
 801d190:	b082      	sub	sp, #8
 801d192:	af00      	add	r7, sp, #0
 801d194:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801d196:	2208      	movs	r2, #8
 801d198:	6879      	ldr	r1, [r7, #4]
 801d19a:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801d19e:	f000 feb7 	bl	801df10 <SUBGRF_WriteRegisters>
    return 0;
 801d1a2:	2300      	movs	r3, #0
}
 801d1a4:	4618      	mov	r0, r3
 801d1a6:	3708      	adds	r7, #8
 801d1a8:	46bd      	mov	sp, r7
 801d1aa:	bd80      	pop	{r7, pc}

0801d1ac <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801d1ac:	b580      	push	{r7, lr}
 801d1ae:	b084      	sub	sp, #16
 801d1b0:	af00      	add	r7, sp, #0
 801d1b2:	4603      	mov	r3, r0
 801d1b4:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801d1b6:	88fb      	ldrh	r3, [r7, #6]
 801d1b8:	0a1b      	lsrs	r3, r3, #8
 801d1ba:	b29b      	uxth	r3, r3
 801d1bc:	b2db      	uxtb	r3, r3
 801d1be:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801d1c0:	88fb      	ldrh	r3, [r7, #6]
 801d1c2:	b2db      	uxtb	r3, r3
 801d1c4:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801d1c6:	f000 fb6f 	bl	801d8a8 <SUBGRF_GetPacketType>
 801d1ca:	4603      	mov	r3, r0
 801d1cc:	2b00      	cmp	r3, #0
 801d1ce:	d108      	bne.n	801d1e2 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801d1d0:	f107 030c 	add.w	r3, r7, #12
 801d1d4:	2202      	movs	r2, #2
 801d1d6:	4619      	mov	r1, r3
 801d1d8:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801d1dc:	f000 fe98 	bl	801df10 <SUBGRF_WriteRegisters>
            break;
 801d1e0:	e000      	b.n	801d1e4 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801d1e2:	bf00      	nop
    }
}
 801d1e4:	bf00      	nop
 801d1e6:	3710      	adds	r7, #16
 801d1e8:	46bd      	mov	sp, r7
 801d1ea:	bd80      	pop	{r7, pc}

0801d1ec <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801d1ec:	b580      	push	{r7, lr}
 801d1ee:	b084      	sub	sp, #16
 801d1f0:	af00      	add	r7, sp, #0
 801d1f2:	4603      	mov	r3, r0
 801d1f4:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801d1f6:	88fb      	ldrh	r3, [r7, #6]
 801d1f8:	0a1b      	lsrs	r3, r3, #8
 801d1fa:	b29b      	uxth	r3, r3
 801d1fc:	b2db      	uxtb	r3, r3
 801d1fe:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801d200:	88fb      	ldrh	r3, [r7, #6]
 801d202:	b2db      	uxtb	r3, r3
 801d204:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801d206:	f000 fb4f 	bl	801d8a8 <SUBGRF_GetPacketType>
 801d20a:	4603      	mov	r3, r0
 801d20c:	2b00      	cmp	r3, #0
 801d20e:	d108      	bne.n	801d222 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801d210:	f107 030c 	add.w	r3, r7, #12
 801d214:	2202      	movs	r2, #2
 801d216:	4619      	mov	r1, r3
 801d218:	f240 60be 	movw	r0, #1726	@ 0x6be
 801d21c:	f000 fe78 	bl	801df10 <SUBGRF_WriteRegisters>
            break;
 801d220:	e000      	b.n	801d224 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801d222:	bf00      	nop
    }
}
 801d224:	bf00      	nop
 801d226:	3710      	adds	r7, #16
 801d228:	46bd      	mov	sp, r7
 801d22a:	bd80      	pop	{r7, pc}

0801d22c <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801d22c:	b580      	push	{r7, lr}
 801d22e:	b084      	sub	sp, #16
 801d230:	af00      	add	r7, sp, #0
 801d232:	4603      	mov	r3, r0
 801d234:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801d236:	2300      	movs	r3, #0
 801d238:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801d23a:	f000 fb35 	bl	801d8a8 <SUBGRF_GetPacketType>
 801d23e:	4603      	mov	r3, r0
 801d240:	2b00      	cmp	r3, #0
 801d242:	d121      	bne.n	801d288 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801d244:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801d248:	f000 fe42 	bl	801ded0 <SUBGRF_ReadRegister>
 801d24c:	4603      	mov	r3, r0
 801d24e:	f023 0301 	bic.w	r3, r3, #1
 801d252:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801d254:	88fb      	ldrh	r3, [r7, #6]
 801d256:	0a1b      	lsrs	r3, r3, #8
 801d258:	b29b      	uxth	r3, r3
 801d25a:	b25b      	sxtb	r3, r3
 801d25c:	f003 0301 	and.w	r3, r3, #1
 801d260:	b25a      	sxtb	r2, r3
 801d262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d266:	4313      	orrs	r3, r2
 801d268:	b25b      	sxtb	r3, r3
 801d26a:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801d26c:	7bfb      	ldrb	r3, [r7, #15]
 801d26e:	4619      	mov	r1, r3
 801d270:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801d274:	f000 fe0a 	bl	801de8c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801d278:	88fb      	ldrh	r3, [r7, #6]
 801d27a:	b2db      	uxtb	r3, r3
 801d27c:	4619      	mov	r1, r3
 801d27e:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801d282:	f000 fe03 	bl	801de8c <SUBGRF_WriteRegister>
            break;
 801d286:	e000      	b.n	801d28a <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801d288:	bf00      	nop
    }
}
 801d28a:	bf00      	nop
 801d28c:	3710      	adds	r7, #16
 801d28e:	46bd      	mov	sp, r7
 801d290:	bd80      	pop	{r7, pc}

0801d292 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801d292:	b580      	push	{r7, lr}
 801d294:	b082      	sub	sp, #8
 801d296:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801d298:	2300      	movs	r3, #0
 801d29a:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801d29c:	2300      	movs	r3, #0
 801d29e:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801d2a0:	2300      	movs	r3, #0
 801d2a2:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801d2a4:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801d2a8:	f000 fe12 	bl	801ded0 <SUBGRF_ReadRegister>
 801d2ac:	4603      	mov	r3, r0
 801d2ae:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801d2b0:	79fb      	ldrb	r3, [r7, #7]
 801d2b2:	f023 0301 	bic.w	r3, r3, #1
 801d2b6:	b2db      	uxtb	r3, r3
 801d2b8:	4619      	mov	r1, r3
 801d2ba:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801d2be:	f000 fde5 	bl	801de8c <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801d2c2:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801d2c6:	f000 fe03 	bl	801ded0 <SUBGRF_ReadRegister>
 801d2ca:	4603      	mov	r3, r0
 801d2cc:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801d2ce:	79bb      	ldrb	r3, [r7, #6]
 801d2d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d2d4:	b2db      	uxtb	r3, r3
 801d2d6:	4619      	mov	r1, r3
 801d2d8:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801d2dc:	f000 fdd6 	bl	801de8c <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801d2e0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801d2e4:	f000 f88a 	bl	801d3fc <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801d2e8:	463b      	mov	r3, r7
 801d2ea:	2204      	movs	r2, #4
 801d2ec:	4619      	mov	r1, r3
 801d2ee:	f640 0019 	movw	r0, #2073	@ 0x819
 801d2f2:	f000 fe2f 	bl	801df54 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801d2f6:	2000      	movs	r0, #0
 801d2f8:	f000 f844 	bl	801d384 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801d2fc:	79fb      	ldrb	r3, [r7, #7]
 801d2fe:	4619      	mov	r1, r3
 801d300:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801d304:	f000 fdc2 	bl	801de8c <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801d308:	79bb      	ldrb	r3, [r7, #6]
 801d30a:	4619      	mov	r1, r3
 801d30c:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801d310:	f000 fdbc 	bl	801de8c <SUBGRF_WriteRegister>

    return number;
 801d314:	683b      	ldr	r3, [r7, #0]
}
 801d316:	4618      	mov	r0, r3
 801d318:	3708      	adds	r7, #8
 801d31a:	46bd      	mov	sp, r7
 801d31c:	bd80      	pop	{r7, pc}
	...

0801d320 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801d320:	b580      	push	{r7, lr}
 801d322:	b084      	sub	sp, #16
 801d324:	af00      	add	r7, sp, #0
 801d326:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801d328:	2000      	movs	r0, #0
 801d32a:	f7ee fb48 	bl	800b9be <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801d32e:	2002      	movs	r0, #2
 801d330:	f000 ffbe 	bl	801e2b0 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d334:	793b      	ldrb	r3, [r7, #4]
 801d336:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d33a:	b2db      	uxtb	r3, r3
 801d33c:	009b      	lsls	r3, r3, #2
 801d33e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801d340:	793b      	ldrb	r3, [r7, #4]
 801d342:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d346:	b2db      	uxtb	r3, r3
 801d348:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d34a:	b25b      	sxtb	r3, r3
 801d34c:	4313      	orrs	r3, r2
 801d34e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801d350:	793b      	ldrb	r3, [r7, #4]
 801d352:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d356:	b2db      	uxtb	r3, r3
 801d358:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801d35a:	4313      	orrs	r3, r2
 801d35c:	b25b      	sxtb	r3, r3
 801d35e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d360:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801d362:	f107 030f 	add.w	r3, r7, #15
 801d366:	2201      	movs	r2, #1
 801d368:	4619      	mov	r1, r3
 801d36a:	2084      	movs	r0, #132	@ 0x84
 801d36c:	f000 fe58 	bl	801e020 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801d370:	4b03      	ldr	r3, [pc, #12]	@ (801d380 <SUBGRF_SetSleep+0x60>)
 801d372:	2200      	movs	r2, #0
 801d374:	701a      	strb	r2, [r3, #0]
}
 801d376:	bf00      	nop
 801d378:	3710      	adds	r7, #16
 801d37a:	46bd      	mov	sp, r7
 801d37c:	bd80      	pop	{r7, pc}
 801d37e:	bf00      	nop
 801d380:	20002140 	.word	0x20002140

0801d384 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801d384:	b580      	push	{r7, lr}
 801d386:	b082      	sub	sp, #8
 801d388:	af00      	add	r7, sp, #0
 801d38a:	4603      	mov	r3, r0
 801d38c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801d38e:	1dfb      	adds	r3, r7, #7
 801d390:	2201      	movs	r2, #1
 801d392:	4619      	mov	r1, r3
 801d394:	2080      	movs	r0, #128	@ 0x80
 801d396:	f000 fe43 	bl	801e020 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801d39a:	79fb      	ldrb	r3, [r7, #7]
 801d39c:	2b00      	cmp	r3, #0
 801d39e:	d103      	bne.n	801d3a8 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801d3a0:	4b05      	ldr	r3, [pc, #20]	@ (801d3b8 <SUBGRF_SetStandby+0x34>)
 801d3a2:	2201      	movs	r2, #1
 801d3a4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801d3a6:	e002      	b.n	801d3ae <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801d3a8:	4b03      	ldr	r3, [pc, #12]	@ (801d3b8 <SUBGRF_SetStandby+0x34>)
 801d3aa:	2202      	movs	r2, #2
 801d3ac:	701a      	strb	r2, [r3, #0]
}
 801d3ae:	bf00      	nop
 801d3b0:	3708      	adds	r7, #8
 801d3b2:	46bd      	mov	sp, r7
 801d3b4:	bd80      	pop	{r7, pc}
 801d3b6:	bf00      	nop
 801d3b8:	20002140 	.word	0x20002140

0801d3bc <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801d3bc:	b580      	push	{r7, lr}
 801d3be:	b084      	sub	sp, #16
 801d3c0:	af00      	add	r7, sp, #0
 801d3c2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801d3c4:	4b0c      	ldr	r3, [pc, #48]	@ (801d3f8 <SUBGRF_SetTx+0x3c>)
 801d3c6:	2204      	movs	r2, #4
 801d3c8:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d3ca:	687b      	ldr	r3, [r7, #4]
 801d3cc:	0c1b      	lsrs	r3, r3, #16
 801d3ce:	b2db      	uxtb	r3, r3
 801d3d0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d3d2:	687b      	ldr	r3, [r7, #4]
 801d3d4:	0a1b      	lsrs	r3, r3, #8
 801d3d6:	b2db      	uxtb	r3, r3
 801d3d8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d3da:	687b      	ldr	r3, [r7, #4]
 801d3dc:	b2db      	uxtb	r3, r3
 801d3de:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801d3e0:	f107 030c 	add.w	r3, r7, #12
 801d3e4:	2203      	movs	r2, #3
 801d3e6:	4619      	mov	r1, r3
 801d3e8:	2083      	movs	r0, #131	@ 0x83
 801d3ea:	f000 fe19 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d3ee:	bf00      	nop
 801d3f0:	3710      	adds	r7, #16
 801d3f2:	46bd      	mov	sp, r7
 801d3f4:	bd80      	pop	{r7, pc}
 801d3f6:	bf00      	nop
 801d3f8:	20002140 	.word	0x20002140

0801d3fc <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801d3fc:	b580      	push	{r7, lr}
 801d3fe:	b084      	sub	sp, #16
 801d400:	af00      	add	r7, sp, #0
 801d402:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801d404:	4b0c      	ldr	r3, [pc, #48]	@ (801d438 <SUBGRF_SetRx+0x3c>)
 801d406:	2205      	movs	r2, #5
 801d408:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d40a:	687b      	ldr	r3, [r7, #4]
 801d40c:	0c1b      	lsrs	r3, r3, #16
 801d40e:	b2db      	uxtb	r3, r3
 801d410:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d412:	687b      	ldr	r3, [r7, #4]
 801d414:	0a1b      	lsrs	r3, r3, #8
 801d416:	b2db      	uxtb	r3, r3
 801d418:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d41a:	687b      	ldr	r3, [r7, #4]
 801d41c:	b2db      	uxtb	r3, r3
 801d41e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801d420:	f107 030c 	add.w	r3, r7, #12
 801d424:	2203      	movs	r2, #3
 801d426:	4619      	mov	r1, r3
 801d428:	2082      	movs	r0, #130	@ 0x82
 801d42a:	f000 fdf9 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d42e:	bf00      	nop
 801d430:	3710      	adds	r7, #16
 801d432:	46bd      	mov	sp, r7
 801d434:	bd80      	pop	{r7, pc}
 801d436:	bf00      	nop
 801d438:	20002140 	.word	0x20002140

0801d43c <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801d43c:	b580      	push	{r7, lr}
 801d43e:	b084      	sub	sp, #16
 801d440:	af00      	add	r7, sp, #0
 801d442:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801d444:	4b0e      	ldr	r3, [pc, #56]	@ (801d480 <SUBGRF_SetRxBoosted+0x44>)
 801d446:	2205      	movs	r2, #5
 801d448:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801d44a:	2197      	movs	r1, #151	@ 0x97
 801d44c:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801d450:	f000 fd1c 	bl	801de8c <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d454:	687b      	ldr	r3, [r7, #4]
 801d456:	0c1b      	lsrs	r3, r3, #16
 801d458:	b2db      	uxtb	r3, r3
 801d45a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d45c:	687b      	ldr	r3, [r7, #4]
 801d45e:	0a1b      	lsrs	r3, r3, #8
 801d460:	b2db      	uxtb	r3, r3
 801d462:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d464:	687b      	ldr	r3, [r7, #4]
 801d466:	b2db      	uxtb	r3, r3
 801d468:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801d46a:	f107 030c 	add.w	r3, r7, #12
 801d46e:	2203      	movs	r2, #3
 801d470:	4619      	mov	r1, r3
 801d472:	2082      	movs	r0, #130	@ 0x82
 801d474:	f000 fdd4 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d478:	bf00      	nop
 801d47a:	3710      	adds	r7, #16
 801d47c:	46bd      	mov	sp, r7
 801d47e:	bd80      	pop	{r7, pc}
 801d480:	20002140 	.word	0x20002140

0801d484 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801d484:	b580      	push	{r7, lr}
 801d486:	b084      	sub	sp, #16
 801d488:	af00      	add	r7, sp, #0
 801d48a:	6078      	str	r0, [r7, #4]
 801d48c:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801d48e:	687b      	ldr	r3, [r7, #4]
 801d490:	0c1b      	lsrs	r3, r3, #16
 801d492:	b2db      	uxtb	r3, r3
 801d494:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801d496:	687b      	ldr	r3, [r7, #4]
 801d498:	0a1b      	lsrs	r3, r3, #8
 801d49a:	b2db      	uxtb	r3, r3
 801d49c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801d49e:	687b      	ldr	r3, [r7, #4]
 801d4a0:	b2db      	uxtb	r3, r3
 801d4a2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801d4a4:	683b      	ldr	r3, [r7, #0]
 801d4a6:	0c1b      	lsrs	r3, r3, #16
 801d4a8:	b2db      	uxtb	r3, r3
 801d4aa:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801d4ac:	683b      	ldr	r3, [r7, #0]
 801d4ae:	0a1b      	lsrs	r3, r3, #8
 801d4b0:	b2db      	uxtb	r3, r3
 801d4b2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801d4b4:	683b      	ldr	r3, [r7, #0]
 801d4b6:	b2db      	uxtb	r3, r3
 801d4b8:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801d4ba:	f107 0308 	add.w	r3, r7, #8
 801d4be:	2206      	movs	r2, #6
 801d4c0:	4619      	mov	r1, r3
 801d4c2:	2094      	movs	r0, #148	@ 0x94
 801d4c4:	f000 fdac 	bl	801e020 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801d4c8:	4b03      	ldr	r3, [pc, #12]	@ (801d4d8 <SUBGRF_SetRxDutyCycle+0x54>)
 801d4ca:	2206      	movs	r2, #6
 801d4cc:	701a      	strb	r2, [r3, #0]
}
 801d4ce:	bf00      	nop
 801d4d0:	3710      	adds	r7, #16
 801d4d2:	46bd      	mov	sp, r7
 801d4d4:	bd80      	pop	{r7, pc}
 801d4d6:	bf00      	nop
 801d4d8:	20002140 	.word	0x20002140

0801d4dc <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801d4dc:	b580      	push	{r7, lr}
 801d4de:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801d4e0:	2200      	movs	r2, #0
 801d4e2:	2100      	movs	r1, #0
 801d4e4:	20c5      	movs	r0, #197	@ 0xc5
 801d4e6:	f000 fd9b 	bl	801e020 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801d4ea:	4b02      	ldr	r3, [pc, #8]	@ (801d4f4 <SUBGRF_SetCad+0x18>)
 801d4ec:	2207      	movs	r2, #7
 801d4ee:	701a      	strb	r2, [r3, #0]
}
 801d4f0:	bf00      	nop
 801d4f2:	bd80      	pop	{r7, pc}
 801d4f4:	20002140 	.word	0x20002140

0801d4f8 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801d4f8:	b580      	push	{r7, lr}
 801d4fa:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801d4fc:	2200      	movs	r2, #0
 801d4fe:	2100      	movs	r1, #0
 801d500:	20d1      	movs	r0, #209	@ 0xd1
 801d502:	f000 fd8d 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d506:	bf00      	nop
 801d508:	bd80      	pop	{r7, pc}

0801d50a <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801d50a:	b580      	push	{r7, lr}
 801d50c:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801d50e:	2200      	movs	r2, #0
 801d510:	2100      	movs	r1, #0
 801d512:	20d2      	movs	r0, #210	@ 0xd2
 801d514:	f000 fd84 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d518:	bf00      	nop
 801d51a:	bd80      	pop	{r7, pc}

0801d51c <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801d51c:	b580      	push	{r7, lr}
 801d51e:	b082      	sub	sp, #8
 801d520:	af00      	add	r7, sp, #0
 801d522:	4603      	mov	r3, r0
 801d524:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801d526:	1dfb      	adds	r3, r7, #7
 801d528:	2201      	movs	r2, #1
 801d52a:	4619      	mov	r1, r3
 801d52c:	209f      	movs	r0, #159	@ 0x9f
 801d52e:	f000 fd77 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d532:	bf00      	nop
 801d534:	3708      	adds	r7, #8
 801d536:	46bd      	mov	sp, r7
 801d538:	bd80      	pop	{r7, pc}

0801d53a <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801d53a:	b580      	push	{r7, lr}
 801d53c:	b084      	sub	sp, #16
 801d53e:	af00      	add	r7, sp, #0
 801d540:	4603      	mov	r3, r0
 801d542:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801d544:	1dfb      	adds	r3, r7, #7
 801d546:	2201      	movs	r2, #1
 801d548:	4619      	mov	r1, r3
 801d54a:	20a0      	movs	r0, #160	@ 0xa0
 801d54c:	f000 fd68 	bl	801e020 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801d550:	79fb      	ldrb	r3, [r7, #7]
 801d552:	2b3f      	cmp	r3, #63	@ 0x3f
 801d554:	d91c      	bls.n	801d590 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801d556:	79fb      	ldrb	r3, [r7, #7]
 801d558:	085b      	lsrs	r3, r3, #1
 801d55a:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801d55c:	2300      	movs	r3, #0
 801d55e:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801d560:	2300      	movs	r3, #0
 801d562:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801d564:	e005      	b.n	801d572 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801d566:	7bfb      	ldrb	r3, [r7, #15]
 801d568:	089b      	lsrs	r3, r3, #2
 801d56a:	73fb      	strb	r3, [r7, #15]
            exp++;
 801d56c:	7bbb      	ldrb	r3, [r7, #14]
 801d56e:	3301      	adds	r3, #1
 801d570:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801d572:	7bfb      	ldrb	r3, [r7, #15]
 801d574:	2b1f      	cmp	r3, #31
 801d576:	d8f6      	bhi.n	801d566 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801d578:	7bfb      	ldrb	r3, [r7, #15]
 801d57a:	00db      	lsls	r3, r3, #3
 801d57c:	b2da      	uxtb	r2, r3
 801d57e:	7bbb      	ldrb	r3, [r7, #14]
 801d580:	4413      	add	r3, r2
 801d582:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801d584:	7b7b      	ldrb	r3, [r7, #13]
 801d586:	4619      	mov	r1, r3
 801d588:	f240 7006 	movw	r0, #1798	@ 0x706
 801d58c:	f000 fc7e 	bl	801de8c <SUBGRF_WriteRegister>
    }
}
 801d590:	bf00      	nop
 801d592:	3710      	adds	r7, #16
 801d594:	46bd      	mov	sp, r7
 801d596:	bd80      	pop	{r7, pc}

0801d598 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801d598:	b580      	push	{r7, lr}
 801d59a:	b082      	sub	sp, #8
 801d59c:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801d59e:	f7ee fa2a 	bl	800b9f6 <RBI_IsDCDC>
 801d5a2:	4603      	mov	r3, r0
 801d5a4:	2b01      	cmp	r3, #1
 801d5a6:	d102      	bne.n	801d5ae <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801d5a8:	2301      	movs	r3, #1
 801d5aa:	71fb      	strb	r3, [r7, #7]
 801d5ac:	e001      	b.n	801d5b2 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801d5ae:	2300      	movs	r3, #0
 801d5b0:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801d5b2:	1dfb      	adds	r3, r7, #7
 801d5b4:	2201      	movs	r2, #1
 801d5b6:	4619      	mov	r1, r3
 801d5b8:	2096      	movs	r0, #150	@ 0x96
 801d5ba:	f000 fd31 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d5be:	bf00      	nop
 801d5c0:	3708      	adds	r7, #8
 801d5c2:	46bd      	mov	sp, r7
 801d5c4:	bd80      	pop	{r7, pc}

0801d5c6 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801d5c6:	b580      	push	{r7, lr}
 801d5c8:	b084      	sub	sp, #16
 801d5ca:	af00      	add	r7, sp, #0
 801d5cc:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d5ce:	793b      	ldrb	r3, [r7, #4]
 801d5d0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801d5d4:	b2db      	uxtb	r3, r3
 801d5d6:	019b      	lsls	r3, r3, #6
 801d5d8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d5da:	793b      	ldrb	r3, [r7, #4]
 801d5dc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801d5e0:	b2db      	uxtb	r3, r3
 801d5e2:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d5e4:	b25b      	sxtb	r3, r3
 801d5e6:	4313      	orrs	r3, r2
 801d5e8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d5ea:	793b      	ldrb	r3, [r7, #4]
 801d5ec:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801d5f0:	b2db      	uxtb	r3, r3
 801d5f2:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d5f4:	b25b      	sxtb	r3, r3
 801d5f6:	4313      	orrs	r3, r2
 801d5f8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d5fa:	793b      	ldrb	r3, [r7, #4]
 801d5fc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801d600:	b2db      	uxtb	r3, r3
 801d602:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d604:	b25b      	sxtb	r3, r3
 801d606:	4313      	orrs	r3, r2
 801d608:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d60a:	793b      	ldrb	r3, [r7, #4]
 801d60c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d610:	b2db      	uxtb	r3, r3
 801d612:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d614:	b25b      	sxtb	r3, r3
 801d616:	4313      	orrs	r3, r2
 801d618:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d61a:	793b      	ldrb	r3, [r7, #4]
 801d61c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d620:	b2db      	uxtb	r3, r3
 801d622:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d624:	b25b      	sxtb	r3, r3
 801d626:	4313      	orrs	r3, r2
 801d628:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801d62a:	793b      	ldrb	r3, [r7, #4]
 801d62c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d630:	b2db      	uxtb	r3, r3
 801d632:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d634:	4313      	orrs	r3, r2
 801d636:	b25b      	sxtb	r3, r3
 801d638:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d63a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801d63c:	f107 030f 	add.w	r3, r7, #15
 801d640:	2201      	movs	r2, #1
 801d642:	4619      	mov	r1, r3
 801d644:	2089      	movs	r0, #137	@ 0x89
 801d646:	f000 fceb 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d64a:	bf00      	nop
 801d64c:	3710      	adds	r7, #16
 801d64e:	46bd      	mov	sp, r7
 801d650:	bd80      	pop	{r7, pc}
	...

0801d654 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801d654:	b580      	push	{r7, lr}
 801d656:	b084      	sub	sp, #16
 801d658:	af00      	add	r7, sp, #0
 801d65a:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801d65c:	687b      	ldr	r3, [r7, #4]
 801d65e:	4a1d      	ldr	r2, [pc, #116]	@ (801d6d4 <SUBGRF_CalibrateImage+0x80>)
 801d660:	4293      	cmp	r3, r2
 801d662:	d904      	bls.n	801d66e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801d664:	23e1      	movs	r3, #225	@ 0xe1
 801d666:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801d668:	23e9      	movs	r3, #233	@ 0xe9
 801d66a:	737b      	strb	r3, [r7, #13]
 801d66c:	e027      	b.n	801d6be <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801d66e:	687b      	ldr	r3, [r7, #4]
 801d670:	4a19      	ldr	r2, [pc, #100]	@ (801d6d8 <SUBGRF_CalibrateImage+0x84>)
 801d672:	4293      	cmp	r3, r2
 801d674:	d904      	bls.n	801d680 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801d676:	23d7      	movs	r3, #215	@ 0xd7
 801d678:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801d67a:	23db      	movs	r3, #219	@ 0xdb
 801d67c:	737b      	strb	r3, [r7, #13]
 801d67e:	e01e      	b.n	801d6be <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801d680:	687b      	ldr	r3, [r7, #4]
 801d682:	4a16      	ldr	r2, [pc, #88]	@ (801d6dc <SUBGRF_CalibrateImage+0x88>)
 801d684:	4293      	cmp	r3, r2
 801d686:	d904      	bls.n	801d692 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801d688:	23c1      	movs	r3, #193	@ 0xc1
 801d68a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801d68c:	23c5      	movs	r3, #197	@ 0xc5
 801d68e:	737b      	strb	r3, [r7, #13]
 801d690:	e015      	b.n	801d6be <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801d692:	687b      	ldr	r3, [r7, #4]
 801d694:	4a12      	ldr	r2, [pc, #72]	@ (801d6e0 <SUBGRF_CalibrateImage+0x8c>)
 801d696:	4293      	cmp	r3, r2
 801d698:	d904      	bls.n	801d6a4 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801d69a:	2375      	movs	r3, #117	@ 0x75
 801d69c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801d69e:	2381      	movs	r3, #129	@ 0x81
 801d6a0:	737b      	strb	r3, [r7, #13]
 801d6a2:	e00c      	b.n	801d6be <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801d6a4:	687b      	ldr	r3, [r7, #4]
 801d6a6:	4a0f      	ldr	r2, [pc, #60]	@ (801d6e4 <SUBGRF_CalibrateImage+0x90>)
 801d6a8:	4293      	cmp	r3, r2
 801d6aa:	d904      	bls.n	801d6b6 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801d6ac:	236b      	movs	r3, #107	@ 0x6b
 801d6ae:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801d6b0:	236f      	movs	r3, #111	@ 0x6f
 801d6b2:	737b      	strb	r3, [r7, #13]
 801d6b4:	e003      	b.n	801d6be <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801d6b6:	2329      	movs	r3, #41	@ 0x29
 801d6b8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801d6ba:	232b      	movs	r3, #43	@ 0x2b
 801d6bc:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801d6be:	f107 030c 	add.w	r3, r7, #12
 801d6c2:	2202      	movs	r2, #2
 801d6c4:	4619      	mov	r1, r3
 801d6c6:	2098      	movs	r0, #152	@ 0x98
 801d6c8:	f000 fcaa 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d6cc:	bf00      	nop
 801d6ce:	3710      	adds	r7, #16
 801d6d0:	46bd      	mov	sp, r7
 801d6d2:	bd80      	pop	{r7, pc}
 801d6d4:	35a4e900 	.word	0x35a4e900
 801d6d8:	32a9f880 	.word	0x32a9f880
 801d6dc:	2de54480 	.word	0x2de54480
 801d6e0:	1b6b0b00 	.word	0x1b6b0b00
 801d6e4:	1954fc40 	.word	0x1954fc40

0801d6e8 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801d6e8:	b590      	push	{r4, r7, lr}
 801d6ea:	b085      	sub	sp, #20
 801d6ec:	af00      	add	r7, sp, #0
 801d6ee:	4604      	mov	r4, r0
 801d6f0:	4608      	mov	r0, r1
 801d6f2:	4611      	mov	r1, r2
 801d6f4:	461a      	mov	r2, r3
 801d6f6:	4623      	mov	r3, r4
 801d6f8:	71fb      	strb	r3, [r7, #7]
 801d6fa:	4603      	mov	r3, r0
 801d6fc:	71bb      	strb	r3, [r7, #6]
 801d6fe:	460b      	mov	r3, r1
 801d700:	717b      	strb	r3, [r7, #5]
 801d702:	4613      	mov	r3, r2
 801d704:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801d706:	79fb      	ldrb	r3, [r7, #7]
 801d708:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801d70a:	79bb      	ldrb	r3, [r7, #6]
 801d70c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801d70e:	797b      	ldrb	r3, [r7, #5]
 801d710:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801d712:	793b      	ldrb	r3, [r7, #4]
 801d714:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801d716:	f107 030c 	add.w	r3, r7, #12
 801d71a:	2204      	movs	r2, #4
 801d71c:	4619      	mov	r1, r3
 801d71e:	2095      	movs	r0, #149	@ 0x95
 801d720:	f000 fc7e 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d724:	bf00      	nop
 801d726:	3714      	adds	r7, #20
 801d728:	46bd      	mov	sp, r7
 801d72a:	bd90      	pop	{r4, r7, pc}

0801d72c <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801d72c:	b590      	push	{r4, r7, lr}
 801d72e:	b085      	sub	sp, #20
 801d730:	af00      	add	r7, sp, #0
 801d732:	4604      	mov	r4, r0
 801d734:	4608      	mov	r0, r1
 801d736:	4611      	mov	r1, r2
 801d738:	461a      	mov	r2, r3
 801d73a:	4623      	mov	r3, r4
 801d73c:	80fb      	strh	r3, [r7, #6]
 801d73e:	4603      	mov	r3, r0
 801d740:	80bb      	strh	r3, [r7, #4]
 801d742:	460b      	mov	r3, r1
 801d744:	807b      	strh	r3, [r7, #2]
 801d746:	4613      	mov	r3, r2
 801d748:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801d74a:	88fb      	ldrh	r3, [r7, #6]
 801d74c:	0a1b      	lsrs	r3, r3, #8
 801d74e:	b29b      	uxth	r3, r3
 801d750:	b2db      	uxtb	r3, r3
 801d752:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801d754:	88fb      	ldrh	r3, [r7, #6]
 801d756:	b2db      	uxtb	r3, r3
 801d758:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801d75a:	88bb      	ldrh	r3, [r7, #4]
 801d75c:	0a1b      	lsrs	r3, r3, #8
 801d75e:	b29b      	uxth	r3, r3
 801d760:	b2db      	uxtb	r3, r3
 801d762:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801d764:	88bb      	ldrh	r3, [r7, #4]
 801d766:	b2db      	uxtb	r3, r3
 801d768:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801d76a:	887b      	ldrh	r3, [r7, #2]
 801d76c:	0a1b      	lsrs	r3, r3, #8
 801d76e:	b29b      	uxth	r3, r3
 801d770:	b2db      	uxtb	r3, r3
 801d772:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801d774:	887b      	ldrh	r3, [r7, #2]
 801d776:	b2db      	uxtb	r3, r3
 801d778:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801d77a:	883b      	ldrh	r3, [r7, #0]
 801d77c:	0a1b      	lsrs	r3, r3, #8
 801d77e:	b29b      	uxth	r3, r3
 801d780:	b2db      	uxtb	r3, r3
 801d782:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801d784:	883b      	ldrh	r3, [r7, #0]
 801d786:	b2db      	uxtb	r3, r3
 801d788:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801d78a:	f107 0308 	add.w	r3, r7, #8
 801d78e:	2208      	movs	r2, #8
 801d790:	4619      	mov	r1, r3
 801d792:	2008      	movs	r0, #8
 801d794:	f000 fc44 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d798:	bf00      	nop
 801d79a:	3714      	adds	r7, #20
 801d79c:	46bd      	mov	sp, r7
 801d79e:	bd90      	pop	{r4, r7, pc}

0801d7a0 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801d7a0:	b580      	push	{r7, lr}
 801d7a2:	b084      	sub	sp, #16
 801d7a4:	af00      	add	r7, sp, #0
 801d7a6:	4603      	mov	r3, r0
 801d7a8:	6039      	str	r1, [r7, #0]
 801d7aa:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801d7ac:	79fb      	ldrb	r3, [r7, #7]
 801d7ae:	f003 0307 	and.w	r3, r3, #7
 801d7b2:	b2db      	uxtb	r3, r3
 801d7b4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d7b6:	683b      	ldr	r3, [r7, #0]
 801d7b8:	0c1b      	lsrs	r3, r3, #16
 801d7ba:	b2db      	uxtb	r3, r3
 801d7bc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d7be:	683b      	ldr	r3, [r7, #0]
 801d7c0:	0a1b      	lsrs	r3, r3, #8
 801d7c2:	b2db      	uxtb	r3, r3
 801d7c4:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801d7c6:	683b      	ldr	r3, [r7, #0]
 801d7c8:	b2db      	uxtb	r3, r3
 801d7ca:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801d7cc:	f107 030c 	add.w	r3, r7, #12
 801d7d0:	2204      	movs	r2, #4
 801d7d2:	4619      	mov	r1, r3
 801d7d4:	2097      	movs	r0, #151	@ 0x97
 801d7d6:	f000 fc23 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d7da:	bf00      	nop
 801d7dc:	3710      	adds	r7, #16
 801d7de:	46bd      	mov	sp, r7
 801d7e0:	bd80      	pop	{r7, pc}
	...

0801d7e4 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801d7e4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801d7e8:	b084      	sub	sp, #16
 801d7ea:	af00      	add	r7, sp, #0
 801d7ec:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801d7ee:	2300      	movs	r3, #0
 801d7f0:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801d7f2:	4b1d      	ldr	r3, [pc, #116]	@ (801d868 <SUBGRF_SetRfFrequency+0x84>)
 801d7f4:	781b      	ldrb	r3, [r3, #0]
 801d7f6:	f083 0301 	eor.w	r3, r3, #1
 801d7fa:	b2db      	uxtb	r3, r3
 801d7fc:	2b00      	cmp	r3, #0
 801d7fe:	d005      	beq.n	801d80c <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801d800:	6878      	ldr	r0, [r7, #4]
 801d802:	f7ff ff27 	bl	801d654 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801d806:	4b18      	ldr	r3, [pc, #96]	@ (801d868 <SUBGRF_SetRfFrequency+0x84>)
 801d808:	2201      	movs	r2, #1
 801d80a:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801d80c:	687b      	ldr	r3, [r7, #4]
 801d80e:	2200      	movs	r2, #0
 801d810:	461c      	mov	r4, r3
 801d812:	4615      	mov	r5, r2
 801d814:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801d818:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801d81c:	4a13      	ldr	r2, [pc, #76]	@ (801d86c <SUBGRF_SetRfFrequency+0x88>)
 801d81e:	f04f 0300 	mov.w	r3, #0
 801d822:	4640      	mov	r0, r8
 801d824:	4649      	mov	r1, r9
 801d826:	f7e3 fc6f 	bl	8001108 <__aeabi_uldivmod>
 801d82a:	4602      	mov	r2, r0
 801d82c:	460b      	mov	r3, r1
 801d82e:	4613      	mov	r3, r2
 801d830:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801d832:	68fb      	ldr	r3, [r7, #12]
 801d834:	0e1b      	lsrs	r3, r3, #24
 801d836:	b2db      	uxtb	r3, r3
 801d838:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801d83a:	68fb      	ldr	r3, [r7, #12]
 801d83c:	0c1b      	lsrs	r3, r3, #16
 801d83e:	b2db      	uxtb	r3, r3
 801d840:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801d842:	68fb      	ldr	r3, [r7, #12]
 801d844:	0a1b      	lsrs	r3, r3, #8
 801d846:	b2db      	uxtb	r3, r3
 801d848:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801d84a:	68fb      	ldr	r3, [r7, #12]
 801d84c:	b2db      	uxtb	r3, r3
 801d84e:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801d850:	f107 0308 	add.w	r3, r7, #8
 801d854:	2204      	movs	r2, #4
 801d856:	4619      	mov	r1, r3
 801d858:	2086      	movs	r0, #134	@ 0x86
 801d85a:	f000 fbe1 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d85e:	bf00      	nop
 801d860:	3710      	adds	r7, #16
 801d862:	46bd      	mov	sp, r7
 801d864:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801d868:	20002148 	.word	0x20002148
 801d86c:	01e84800 	.word	0x01e84800

0801d870 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801d870:	b580      	push	{r7, lr}
 801d872:	b082      	sub	sp, #8
 801d874:	af00      	add	r7, sp, #0
 801d876:	4603      	mov	r3, r0
 801d878:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801d87a:	79fa      	ldrb	r2, [r7, #7]
 801d87c:	4b09      	ldr	r3, [pc, #36]	@ (801d8a4 <SUBGRF_SetPacketType+0x34>)
 801d87e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801d880:	79fb      	ldrb	r3, [r7, #7]
 801d882:	2b00      	cmp	r3, #0
 801d884:	d104      	bne.n	801d890 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801d886:	2100      	movs	r1, #0
 801d888:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801d88c:	f000 fafe 	bl	801de8c <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801d890:	1dfb      	adds	r3, r7, #7
 801d892:	2201      	movs	r2, #1
 801d894:	4619      	mov	r1, r3
 801d896:	208a      	movs	r0, #138	@ 0x8a
 801d898:	f000 fbc2 	bl	801e020 <SUBGRF_WriteCommand>
}
 801d89c:	bf00      	nop
 801d89e:	3708      	adds	r7, #8
 801d8a0:	46bd      	mov	sp, r7
 801d8a2:	bd80      	pop	{r7, pc}
 801d8a4:	20002141 	.word	0x20002141

0801d8a8 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801d8a8:	b480      	push	{r7}
 801d8aa:	af00      	add	r7, sp, #0
    return PacketType;
 801d8ac:	4b02      	ldr	r3, [pc, #8]	@ (801d8b8 <SUBGRF_GetPacketType+0x10>)
 801d8ae:	781b      	ldrb	r3, [r3, #0]
}
 801d8b0:	4618      	mov	r0, r3
 801d8b2:	46bd      	mov	sp, r7
 801d8b4:	bc80      	pop	{r7}
 801d8b6:	4770      	bx	lr
 801d8b8:	20002141 	.word	0x20002141

0801d8bc <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801d8bc:	b580      	push	{r7, lr}
 801d8be:	b084      	sub	sp, #16
 801d8c0:	af00      	add	r7, sp, #0
 801d8c2:	4603      	mov	r3, r0
 801d8c4:	71fb      	strb	r3, [r7, #7]
 801d8c6:	460b      	mov	r3, r1
 801d8c8:	71bb      	strb	r3, [r7, #6]
 801d8ca:	4613      	mov	r3, r2
 801d8cc:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801d8ce:	79fb      	ldrb	r3, [r7, #7]
 801d8d0:	2b01      	cmp	r3, #1
 801d8d2:	d149      	bne.n	801d968 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801d8d4:	2000      	movs	r0, #0
 801d8d6:	f7ee f895 	bl	800ba04 <RBI_GetRFOMaxPowerConfig>
 801d8da:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801d8dc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d8e0:	68fa      	ldr	r2, [r7, #12]
 801d8e2:	429a      	cmp	r2, r3
 801d8e4:	da01      	bge.n	801d8ea <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801d8e6:	68fb      	ldr	r3, [r7, #12]
 801d8e8:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801d8ea:	68fb      	ldr	r3, [r7, #12]
 801d8ec:	2b0e      	cmp	r3, #14
 801d8ee:	d10e      	bne.n	801d90e <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801d8f0:	2301      	movs	r3, #1
 801d8f2:	2201      	movs	r2, #1
 801d8f4:	2100      	movs	r1, #0
 801d8f6:	2004      	movs	r0, #4
 801d8f8:	f7ff fef6 	bl	801d6e8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d8fc:	79ba      	ldrb	r2, [r7, #6]
 801d8fe:	68fb      	ldr	r3, [r7, #12]
 801d900:	b2db      	uxtb	r3, r3
 801d902:	1ad3      	subs	r3, r2, r3
 801d904:	b2db      	uxtb	r3, r3
 801d906:	330e      	adds	r3, #14
 801d908:	b2db      	uxtb	r3, r3
 801d90a:	71bb      	strb	r3, [r7, #6]
 801d90c:	e01f      	b.n	801d94e <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801d90e:	68fb      	ldr	r3, [r7, #12]
 801d910:	2b0a      	cmp	r3, #10
 801d912:	d10e      	bne.n	801d932 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801d914:	2301      	movs	r3, #1
 801d916:	2201      	movs	r2, #1
 801d918:	2100      	movs	r1, #0
 801d91a:	2001      	movs	r0, #1
 801d91c:	f7ff fee4 	bl	801d6e8 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801d920:	79ba      	ldrb	r2, [r7, #6]
 801d922:	68fb      	ldr	r3, [r7, #12]
 801d924:	b2db      	uxtb	r3, r3
 801d926:	1ad3      	subs	r3, r2, r3
 801d928:	b2db      	uxtb	r3, r3
 801d92a:	330d      	adds	r3, #13
 801d92c:	b2db      	uxtb	r3, r3
 801d92e:	71bb      	strb	r3, [r7, #6]
 801d930:	e00d      	b.n	801d94e <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801d932:	2301      	movs	r3, #1
 801d934:	2201      	movs	r2, #1
 801d936:	2100      	movs	r1, #0
 801d938:	2007      	movs	r0, #7
 801d93a:	f7ff fed5 	bl	801d6e8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d93e:	79ba      	ldrb	r2, [r7, #6]
 801d940:	68fb      	ldr	r3, [r7, #12]
 801d942:	b2db      	uxtb	r3, r3
 801d944:	1ad3      	subs	r3, r2, r3
 801d946:	b2db      	uxtb	r3, r3
 801d948:	330e      	adds	r3, #14
 801d94a:	b2db      	uxtb	r3, r3
 801d94c:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801d94e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d952:	f113 0f11 	cmn.w	r3, #17
 801d956:	da01      	bge.n	801d95c <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801d958:	23ef      	movs	r3, #239	@ 0xef
 801d95a:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801d95c:	2118      	movs	r1, #24
 801d95e:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801d962:	f000 fa93 	bl	801de8c <SUBGRF_WriteRegister>
 801d966:	e067      	b.n	801da38 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801d968:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801d96c:	f000 fab0 	bl	801ded0 <SUBGRF_ReadRegister>
 801d970:	4603      	mov	r3, r0
 801d972:	f043 031e 	orr.w	r3, r3, #30
 801d976:	b2db      	uxtb	r3, r3
 801d978:	4619      	mov	r1, r3
 801d97a:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801d97e:	f000 fa85 	bl	801de8c <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801d982:	2001      	movs	r0, #1
 801d984:	f7ee f83e 	bl	800ba04 <RBI_GetRFOMaxPowerConfig>
 801d988:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801d98a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d98e:	68fa      	ldr	r2, [r7, #12]
 801d990:	429a      	cmp	r2, r3
 801d992:	da01      	bge.n	801d998 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801d994:	68fb      	ldr	r3, [r7, #12]
 801d996:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801d998:	68fb      	ldr	r3, [r7, #12]
 801d99a:	2b14      	cmp	r3, #20
 801d99c:	d10e      	bne.n	801d9bc <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801d99e:	2301      	movs	r3, #1
 801d9a0:	2200      	movs	r2, #0
 801d9a2:	2105      	movs	r1, #5
 801d9a4:	2003      	movs	r0, #3
 801d9a6:	f7ff fe9f 	bl	801d6e8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d9aa:	79ba      	ldrb	r2, [r7, #6]
 801d9ac:	68fb      	ldr	r3, [r7, #12]
 801d9ae:	b2db      	uxtb	r3, r3
 801d9b0:	1ad3      	subs	r3, r2, r3
 801d9b2:	b2db      	uxtb	r3, r3
 801d9b4:	3316      	adds	r3, #22
 801d9b6:	b2db      	uxtb	r3, r3
 801d9b8:	71bb      	strb	r3, [r7, #6]
 801d9ba:	e031      	b.n	801da20 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801d9bc:	68fb      	ldr	r3, [r7, #12]
 801d9be:	2b11      	cmp	r3, #17
 801d9c0:	d10e      	bne.n	801d9e0 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801d9c2:	2301      	movs	r3, #1
 801d9c4:	2200      	movs	r2, #0
 801d9c6:	2103      	movs	r1, #3
 801d9c8:	2002      	movs	r0, #2
 801d9ca:	f7ff fe8d 	bl	801d6e8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d9ce:	79ba      	ldrb	r2, [r7, #6]
 801d9d0:	68fb      	ldr	r3, [r7, #12]
 801d9d2:	b2db      	uxtb	r3, r3
 801d9d4:	1ad3      	subs	r3, r2, r3
 801d9d6:	b2db      	uxtb	r3, r3
 801d9d8:	3316      	adds	r3, #22
 801d9da:	b2db      	uxtb	r3, r3
 801d9dc:	71bb      	strb	r3, [r7, #6]
 801d9de:	e01f      	b.n	801da20 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801d9e0:	68fb      	ldr	r3, [r7, #12]
 801d9e2:	2b0e      	cmp	r3, #14
 801d9e4:	d10e      	bne.n	801da04 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801d9e6:	2301      	movs	r3, #1
 801d9e8:	2200      	movs	r2, #0
 801d9ea:	2102      	movs	r1, #2
 801d9ec:	2002      	movs	r0, #2
 801d9ee:	f7ff fe7b 	bl	801d6e8 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d9f2:	79ba      	ldrb	r2, [r7, #6]
 801d9f4:	68fb      	ldr	r3, [r7, #12]
 801d9f6:	b2db      	uxtb	r3, r3
 801d9f8:	1ad3      	subs	r3, r2, r3
 801d9fa:	b2db      	uxtb	r3, r3
 801d9fc:	330e      	adds	r3, #14
 801d9fe:	b2db      	uxtb	r3, r3
 801da00:	71bb      	strb	r3, [r7, #6]
 801da02:	e00d      	b.n	801da20 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801da04:	2301      	movs	r3, #1
 801da06:	2200      	movs	r2, #0
 801da08:	2107      	movs	r1, #7
 801da0a:	2004      	movs	r0, #4
 801da0c:	f7ff fe6c 	bl	801d6e8 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801da10:	79ba      	ldrb	r2, [r7, #6]
 801da12:	68fb      	ldr	r3, [r7, #12]
 801da14:	b2db      	uxtb	r3, r3
 801da16:	1ad3      	subs	r3, r2, r3
 801da18:	b2db      	uxtb	r3, r3
 801da1a:	3316      	adds	r3, #22
 801da1c:	b2db      	uxtb	r3, r3
 801da1e:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801da20:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801da24:	f113 0f09 	cmn.w	r3, #9
 801da28:	da01      	bge.n	801da2e <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801da2a:	23f7      	movs	r3, #247	@ 0xf7
 801da2c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801da2e:	2138      	movs	r1, #56	@ 0x38
 801da30:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801da34:	f000 fa2a 	bl	801de8c <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801da38:	79bb      	ldrb	r3, [r7, #6]
 801da3a:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801da3c:	797b      	ldrb	r3, [r7, #5]
 801da3e:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801da40:	f107 0308 	add.w	r3, r7, #8
 801da44:	2202      	movs	r2, #2
 801da46:	4619      	mov	r1, r3
 801da48:	208e      	movs	r0, #142	@ 0x8e
 801da4a:	f000 fae9 	bl	801e020 <SUBGRF_WriteCommand>
}
 801da4e:	bf00      	nop
 801da50:	3710      	adds	r7, #16
 801da52:	46bd      	mov	sp, r7
 801da54:	bd80      	pop	{r7, pc}
	...

0801da58 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801da58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801da5c:	b086      	sub	sp, #24
 801da5e:	af00      	add	r7, sp, #0
 801da60:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801da62:	2300      	movs	r3, #0
 801da64:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801da66:	4a61      	ldr	r2, [pc, #388]	@ (801dbec <SUBGRF_SetModulationParams+0x194>)
 801da68:	f107 0308 	add.w	r3, r7, #8
 801da6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801da70:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801da74:	687b      	ldr	r3, [r7, #4]
 801da76:	781a      	ldrb	r2, [r3, #0]
 801da78:	4b5d      	ldr	r3, [pc, #372]	@ (801dbf0 <SUBGRF_SetModulationParams+0x198>)
 801da7a:	781b      	ldrb	r3, [r3, #0]
 801da7c:	429a      	cmp	r2, r3
 801da7e:	d004      	beq.n	801da8a <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801da80:	687b      	ldr	r3, [r7, #4]
 801da82:	781b      	ldrb	r3, [r3, #0]
 801da84:	4618      	mov	r0, r3
 801da86:	f7ff fef3 	bl	801d870 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801da8a:	687b      	ldr	r3, [r7, #4]
 801da8c:	781b      	ldrb	r3, [r3, #0]
 801da8e:	2b03      	cmp	r3, #3
 801da90:	f200 80a5 	bhi.w	801dbde <SUBGRF_SetModulationParams+0x186>
 801da94:	a201      	add	r2, pc, #4	@ (adr r2, 801da9c <SUBGRF_SetModulationParams+0x44>)
 801da96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801da9a:	bf00      	nop
 801da9c:	0801daad 	.word	0x0801daad
 801daa0:	0801db6d 	.word	0x0801db6d
 801daa4:	0801db2f 	.word	0x0801db2f
 801daa8:	0801db9b 	.word	0x0801db9b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801daac:	2308      	movs	r3, #8
 801daae:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801dab0:	687b      	ldr	r3, [r7, #4]
 801dab2:	685b      	ldr	r3, [r3, #4]
 801dab4:	4a4f      	ldr	r2, [pc, #316]	@ (801dbf4 <SUBGRF_SetModulationParams+0x19c>)
 801dab6:	fbb2 f3f3 	udiv	r3, r2, r3
 801daba:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801dabc:	697b      	ldr	r3, [r7, #20]
 801dabe:	0c1b      	lsrs	r3, r3, #16
 801dac0:	b2db      	uxtb	r3, r3
 801dac2:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801dac4:	697b      	ldr	r3, [r7, #20]
 801dac6:	0a1b      	lsrs	r3, r3, #8
 801dac8:	b2db      	uxtb	r3, r3
 801daca:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801dacc:	697b      	ldr	r3, [r7, #20]
 801dace:	b2db      	uxtb	r3, r3
 801dad0:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801dad2:	687b      	ldr	r3, [r7, #4]
 801dad4:	7b1b      	ldrb	r3, [r3, #12]
 801dad6:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801dad8:	687b      	ldr	r3, [r7, #4]
 801dada:	7b5b      	ldrb	r3, [r3, #13]
 801dadc:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801dade:	687b      	ldr	r3, [r7, #4]
 801dae0:	689b      	ldr	r3, [r3, #8]
 801dae2:	2200      	movs	r2, #0
 801dae4:	461c      	mov	r4, r3
 801dae6:	4615      	mov	r5, r2
 801dae8:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801daec:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801daf0:	4a41      	ldr	r2, [pc, #260]	@ (801dbf8 <SUBGRF_SetModulationParams+0x1a0>)
 801daf2:	f04f 0300 	mov.w	r3, #0
 801daf6:	4640      	mov	r0, r8
 801daf8:	4649      	mov	r1, r9
 801dafa:	f7e3 fb05 	bl	8001108 <__aeabi_uldivmod>
 801dafe:	4602      	mov	r2, r0
 801db00:	460b      	mov	r3, r1
 801db02:	4613      	mov	r3, r2
 801db04:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801db06:	697b      	ldr	r3, [r7, #20]
 801db08:	0c1b      	lsrs	r3, r3, #16
 801db0a:	b2db      	uxtb	r3, r3
 801db0c:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801db0e:	697b      	ldr	r3, [r7, #20]
 801db10:	0a1b      	lsrs	r3, r3, #8
 801db12:	b2db      	uxtb	r3, r3
 801db14:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801db16:	697b      	ldr	r3, [r7, #20]
 801db18:	b2db      	uxtb	r3, r3
 801db1a:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801db1c:	7cfb      	ldrb	r3, [r7, #19]
 801db1e:	b29a      	uxth	r2, r3
 801db20:	f107 0308 	add.w	r3, r7, #8
 801db24:	4619      	mov	r1, r3
 801db26:	208b      	movs	r0, #139	@ 0x8b
 801db28:	f000 fa7a 	bl	801e020 <SUBGRF_WriteCommand>
        break;
 801db2c:	e058      	b.n	801dbe0 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801db2e:	2304      	movs	r3, #4
 801db30:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801db32:	687b      	ldr	r3, [r7, #4]
 801db34:	691b      	ldr	r3, [r3, #16]
 801db36:	4a2f      	ldr	r2, [pc, #188]	@ (801dbf4 <SUBGRF_SetModulationParams+0x19c>)
 801db38:	fbb2 f3f3 	udiv	r3, r2, r3
 801db3c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801db3e:	697b      	ldr	r3, [r7, #20]
 801db40:	0c1b      	lsrs	r3, r3, #16
 801db42:	b2db      	uxtb	r3, r3
 801db44:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801db46:	697b      	ldr	r3, [r7, #20]
 801db48:	0a1b      	lsrs	r3, r3, #8
 801db4a:	b2db      	uxtb	r3, r3
 801db4c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801db4e:	697b      	ldr	r3, [r7, #20]
 801db50:	b2db      	uxtb	r3, r3
 801db52:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801db54:	687b      	ldr	r3, [r7, #4]
 801db56:	7d1b      	ldrb	r3, [r3, #20]
 801db58:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801db5a:	7cfb      	ldrb	r3, [r7, #19]
 801db5c:	b29a      	uxth	r2, r3
 801db5e:	f107 0308 	add.w	r3, r7, #8
 801db62:	4619      	mov	r1, r3
 801db64:	208b      	movs	r0, #139	@ 0x8b
 801db66:	f000 fa5b 	bl	801e020 <SUBGRF_WriteCommand>
        break;
 801db6a:	e039      	b.n	801dbe0 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801db6c:	2304      	movs	r3, #4
 801db6e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801db70:	687b      	ldr	r3, [r7, #4]
 801db72:	7e1b      	ldrb	r3, [r3, #24]
 801db74:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801db76:	687b      	ldr	r3, [r7, #4]
 801db78:	7e5b      	ldrb	r3, [r3, #25]
 801db7a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801db7c:	687b      	ldr	r3, [r7, #4]
 801db7e:	7e9b      	ldrb	r3, [r3, #26]
 801db80:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801db82:	687b      	ldr	r3, [r7, #4]
 801db84:	7edb      	ldrb	r3, [r3, #27]
 801db86:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801db88:	7cfb      	ldrb	r3, [r7, #19]
 801db8a:	b29a      	uxth	r2, r3
 801db8c:	f107 0308 	add.w	r3, r7, #8
 801db90:	4619      	mov	r1, r3
 801db92:	208b      	movs	r0, #139	@ 0x8b
 801db94:	f000 fa44 	bl	801e020 <SUBGRF_WriteCommand>

        break;
 801db98:	e022      	b.n	801dbe0 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801db9a:	2305      	movs	r3, #5
 801db9c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801db9e:	687b      	ldr	r3, [r7, #4]
 801dba0:	685b      	ldr	r3, [r3, #4]
 801dba2:	4a14      	ldr	r2, [pc, #80]	@ (801dbf4 <SUBGRF_SetModulationParams+0x19c>)
 801dba4:	fbb2 f3f3 	udiv	r3, r2, r3
 801dba8:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801dbaa:	697b      	ldr	r3, [r7, #20]
 801dbac:	0c1b      	lsrs	r3, r3, #16
 801dbae:	b2db      	uxtb	r3, r3
 801dbb0:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801dbb2:	697b      	ldr	r3, [r7, #20]
 801dbb4:	0a1b      	lsrs	r3, r3, #8
 801dbb6:	b2db      	uxtb	r3, r3
 801dbb8:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801dbba:	697b      	ldr	r3, [r7, #20]
 801dbbc:	b2db      	uxtb	r3, r3
 801dbbe:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801dbc0:	687b      	ldr	r3, [r7, #4]
 801dbc2:	7b1b      	ldrb	r3, [r3, #12]
 801dbc4:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801dbc6:	687b      	ldr	r3, [r7, #4]
 801dbc8:	7b5b      	ldrb	r3, [r3, #13]
 801dbca:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801dbcc:	7cfb      	ldrb	r3, [r7, #19]
 801dbce:	b29a      	uxth	r2, r3
 801dbd0:	f107 0308 	add.w	r3, r7, #8
 801dbd4:	4619      	mov	r1, r3
 801dbd6:	208b      	movs	r0, #139	@ 0x8b
 801dbd8:	f000 fa22 	bl	801e020 <SUBGRF_WriteCommand>
        break;
 801dbdc:	e000      	b.n	801dbe0 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801dbde:	bf00      	nop
    }
}
 801dbe0:	bf00      	nop
 801dbe2:	3718      	adds	r7, #24
 801dbe4:	46bd      	mov	sp, r7
 801dbe6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801dbea:	bf00      	nop
 801dbec:	080234d4 	.word	0x080234d4
 801dbf0:	20002141 	.word	0x20002141
 801dbf4:	3d090000 	.word	0x3d090000
 801dbf8:	01e84800 	.word	0x01e84800

0801dbfc <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801dbfc:	b580      	push	{r7, lr}
 801dbfe:	b086      	sub	sp, #24
 801dc00:	af00      	add	r7, sp, #0
 801dc02:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801dc04:	2300      	movs	r3, #0
 801dc06:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801dc08:	4a48      	ldr	r2, [pc, #288]	@ (801dd2c <SUBGRF_SetPacketParams+0x130>)
 801dc0a:	f107 030c 	add.w	r3, r7, #12
 801dc0e:	ca07      	ldmia	r2, {r0, r1, r2}
 801dc10:	c303      	stmia	r3!, {r0, r1}
 801dc12:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801dc14:	687b      	ldr	r3, [r7, #4]
 801dc16:	781a      	ldrb	r2, [r3, #0]
 801dc18:	4b45      	ldr	r3, [pc, #276]	@ (801dd30 <SUBGRF_SetPacketParams+0x134>)
 801dc1a:	781b      	ldrb	r3, [r3, #0]
 801dc1c:	429a      	cmp	r2, r3
 801dc1e:	d004      	beq.n	801dc2a <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801dc20:	687b      	ldr	r3, [r7, #4]
 801dc22:	781b      	ldrb	r3, [r3, #0]
 801dc24:	4618      	mov	r0, r3
 801dc26:	f7ff fe23 	bl	801d870 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801dc2a:	687b      	ldr	r3, [r7, #4]
 801dc2c:	781b      	ldrb	r3, [r3, #0]
 801dc2e:	2b03      	cmp	r3, #3
 801dc30:	d878      	bhi.n	801dd24 <SUBGRF_SetPacketParams+0x128>
 801dc32:	a201      	add	r2, pc, #4	@ (adr r2, 801dc38 <SUBGRF_SetPacketParams+0x3c>)
 801dc34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dc38:	0801dc49 	.word	0x0801dc49
 801dc3c:	0801dcd9 	.word	0x0801dcd9
 801dc40:	0801dccd 	.word	0x0801dccd
 801dc44:	0801dc49 	.word	0x0801dc49
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801dc48:	687b      	ldr	r3, [r7, #4]
 801dc4a:	7a5b      	ldrb	r3, [r3, #9]
 801dc4c:	2bf1      	cmp	r3, #241	@ 0xf1
 801dc4e:	d10a      	bne.n	801dc66 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801dc50:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801dc54:	f7ff faaa 	bl	801d1ac <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801dc58:	f248 0005 	movw	r0, #32773	@ 0x8005
 801dc5c:	f7ff fac6 	bl	801d1ec <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801dc60:	2302      	movs	r3, #2
 801dc62:	75bb      	strb	r3, [r7, #22]
 801dc64:	e011      	b.n	801dc8a <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801dc66:	687b      	ldr	r3, [r7, #4]
 801dc68:	7a5b      	ldrb	r3, [r3, #9]
 801dc6a:	2bf2      	cmp	r3, #242	@ 0xf2
 801dc6c:	d10a      	bne.n	801dc84 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801dc6e:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801dc72:	f7ff fa9b 	bl	801d1ac <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801dc76:	f241 0021 	movw	r0, #4129	@ 0x1021
 801dc7a:	f7ff fab7 	bl	801d1ec <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801dc7e:	2306      	movs	r3, #6
 801dc80:	75bb      	strb	r3, [r7, #22]
 801dc82:	e002      	b.n	801dc8a <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801dc84:	687b      	ldr	r3, [r7, #4]
 801dc86:	7a5b      	ldrb	r3, [r3, #9]
 801dc88:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801dc8a:	2309      	movs	r3, #9
 801dc8c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801dc8e:	687b      	ldr	r3, [r7, #4]
 801dc90:	885b      	ldrh	r3, [r3, #2]
 801dc92:	0a1b      	lsrs	r3, r3, #8
 801dc94:	b29b      	uxth	r3, r3
 801dc96:	b2db      	uxtb	r3, r3
 801dc98:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801dc9a:	687b      	ldr	r3, [r7, #4]
 801dc9c:	885b      	ldrh	r3, [r3, #2]
 801dc9e:	b2db      	uxtb	r3, r3
 801dca0:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801dca2:	687b      	ldr	r3, [r7, #4]
 801dca4:	791b      	ldrb	r3, [r3, #4]
 801dca6:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801dca8:	687b      	ldr	r3, [r7, #4]
 801dcaa:	795b      	ldrb	r3, [r3, #5]
 801dcac:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801dcae:	687b      	ldr	r3, [r7, #4]
 801dcb0:	799b      	ldrb	r3, [r3, #6]
 801dcb2:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801dcb4:	687b      	ldr	r3, [r7, #4]
 801dcb6:	79db      	ldrb	r3, [r3, #7]
 801dcb8:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801dcba:	687b      	ldr	r3, [r7, #4]
 801dcbc:	7a1b      	ldrb	r3, [r3, #8]
 801dcbe:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801dcc0:	7dbb      	ldrb	r3, [r7, #22]
 801dcc2:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801dcc4:	687b      	ldr	r3, [r7, #4]
 801dcc6:	7a9b      	ldrb	r3, [r3, #10]
 801dcc8:	753b      	strb	r3, [r7, #20]
        break;
 801dcca:	e022      	b.n	801dd12 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801dccc:	2301      	movs	r3, #1
 801dcce:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801dcd0:	687b      	ldr	r3, [r7, #4]
 801dcd2:	7b1b      	ldrb	r3, [r3, #12]
 801dcd4:	733b      	strb	r3, [r7, #12]
        break;
 801dcd6:	e01c      	b.n	801dd12 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801dcd8:	2306      	movs	r3, #6
 801dcda:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801dcdc:	687b      	ldr	r3, [r7, #4]
 801dcde:	89db      	ldrh	r3, [r3, #14]
 801dce0:	0a1b      	lsrs	r3, r3, #8
 801dce2:	b29b      	uxth	r3, r3
 801dce4:	b2db      	uxtb	r3, r3
 801dce6:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801dce8:	687b      	ldr	r3, [r7, #4]
 801dcea:	89db      	ldrh	r3, [r3, #14]
 801dcec:	b2db      	uxtb	r3, r3
 801dcee:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801dcf0:	687b      	ldr	r3, [r7, #4]
 801dcf2:	7c1a      	ldrb	r2, [r3, #16]
 801dcf4:	4b0f      	ldr	r3, [pc, #60]	@ (801dd34 <SUBGRF_SetPacketParams+0x138>)
 801dcf6:	4611      	mov	r1, r2
 801dcf8:	7019      	strb	r1, [r3, #0]
 801dcfa:	4613      	mov	r3, r2
 801dcfc:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801dcfe:	687b      	ldr	r3, [r7, #4]
 801dd00:	7c5b      	ldrb	r3, [r3, #17]
 801dd02:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801dd04:	687b      	ldr	r3, [r7, #4]
 801dd06:	7c9b      	ldrb	r3, [r3, #18]
 801dd08:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801dd0a:	687b      	ldr	r3, [r7, #4]
 801dd0c:	7cdb      	ldrb	r3, [r3, #19]
 801dd0e:	747b      	strb	r3, [r7, #17]
        break;
 801dd10:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801dd12:	7dfb      	ldrb	r3, [r7, #23]
 801dd14:	b29a      	uxth	r2, r3
 801dd16:	f107 030c 	add.w	r3, r7, #12
 801dd1a:	4619      	mov	r1, r3
 801dd1c:	208c      	movs	r0, #140	@ 0x8c
 801dd1e:	f000 f97f 	bl	801e020 <SUBGRF_WriteCommand>
 801dd22:	e000      	b.n	801dd26 <SUBGRF_SetPacketParams+0x12a>
        return;
 801dd24:	bf00      	nop
}
 801dd26:	3718      	adds	r7, #24
 801dd28:	46bd      	mov	sp, r7
 801dd2a:	bd80      	pop	{r7, pc}
 801dd2c:	080234dc 	.word	0x080234dc
 801dd30:	20002141 	.word	0x20002141
 801dd34:	20002142 	.word	0x20002142

0801dd38 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801dd38:	b580      	push	{r7, lr}
 801dd3a:	b084      	sub	sp, #16
 801dd3c:	af00      	add	r7, sp, #0
 801dd3e:	4603      	mov	r3, r0
 801dd40:	460a      	mov	r2, r1
 801dd42:	71fb      	strb	r3, [r7, #7]
 801dd44:	4613      	mov	r3, r2
 801dd46:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801dd48:	79fb      	ldrb	r3, [r7, #7]
 801dd4a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801dd4c:	79bb      	ldrb	r3, [r7, #6]
 801dd4e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801dd50:	f107 030c 	add.w	r3, r7, #12
 801dd54:	2202      	movs	r2, #2
 801dd56:	4619      	mov	r1, r3
 801dd58:	208f      	movs	r0, #143	@ 0x8f
 801dd5a:	f000 f961 	bl	801e020 <SUBGRF_WriteCommand>
}
 801dd5e:	bf00      	nop
 801dd60:	3710      	adds	r7, #16
 801dd62:	46bd      	mov	sp, r7
 801dd64:	bd80      	pop	{r7, pc}

0801dd66 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801dd66:	b580      	push	{r7, lr}
 801dd68:	b082      	sub	sp, #8
 801dd6a:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801dd6c:	2300      	movs	r3, #0
 801dd6e:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801dd70:	1d3b      	adds	r3, r7, #4
 801dd72:	2201      	movs	r2, #1
 801dd74:	4619      	mov	r1, r3
 801dd76:	2015      	movs	r0, #21
 801dd78:	f000 f974 	bl	801e064 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801dd7c:	793b      	ldrb	r3, [r7, #4]
 801dd7e:	425b      	negs	r3, r3
 801dd80:	105b      	asrs	r3, r3, #1
 801dd82:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801dd84:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801dd88:	4618      	mov	r0, r3
 801dd8a:	3708      	adds	r7, #8
 801dd8c:	46bd      	mov	sp, r7
 801dd8e:	bd80      	pop	{r7, pc}

0801dd90 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801dd90:	b580      	push	{r7, lr}
 801dd92:	b084      	sub	sp, #16
 801dd94:	af00      	add	r7, sp, #0
 801dd96:	6078      	str	r0, [r7, #4]
 801dd98:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801dd9a:	f107 030c 	add.w	r3, r7, #12
 801dd9e:	2202      	movs	r2, #2
 801dda0:	4619      	mov	r1, r3
 801dda2:	2013      	movs	r0, #19
 801dda4:	f000 f95e 	bl	801e064 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801dda8:	f7ff fd7e 	bl	801d8a8 <SUBGRF_GetPacketType>
 801ddac:	4603      	mov	r3, r0
 801ddae:	2b01      	cmp	r3, #1
 801ddb0:	d10d      	bne.n	801ddce <SUBGRF_GetRxBufferStatus+0x3e>
 801ddb2:	4b0c      	ldr	r3, [pc, #48]	@ (801dde4 <SUBGRF_GetRxBufferStatus+0x54>)
 801ddb4:	781b      	ldrb	r3, [r3, #0]
 801ddb6:	b2db      	uxtb	r3, r3
 801ddb8:	2b01      	cmp	r3, #1
 801ddba:	d108      	bne.n	801ddce <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801ddbc:	f240 7002 	movw	r0, #1794	@ 0x702
 801ddc0:	f000 f886 	bl	801ded0 <SUBGRF_ReadRegister>
 801ddc4:	4603      	mov	r3, r0
 801ddc6:	461a      	mov	r2, r3
 801ddc8:	687b      	ldr	r3, [r7, #4]
 801ddca:	701a      	strb	r2, [r3, #0]
 801ddcc:	e002      	b.n	801ddd4 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801ddce:	7b3a      	ldrb	r2, [r7, #12]
 801ddd0:	687b      	ldr	r3, [r7, #4]
 801ddd2:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801ddd4:	7b7a      	ldrb	r2, [r7, #13]
 801ddd6:	683b      	ldr	r3, [r7, #0]
 801ddd8:	701a      	strb	r2, [r3, #0]
}
 801ddda:	bf00      	nop
 801dddc:	3710      	adds	r7, #16
 801ddde:	46bd      	mov	sp, r7
 801dde0:	bd80      	pop	{r7, pc}
 801dde2:	bf00      	nop
 801dde4:	20002142 	.word	0x20002142

0801dde8 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801dde8:	b580      	push	{r7, lr}
 801ddea:	b084      	sub	sp, #16
 801ddec:	af00      	add	r7, sp, #0
 801ddee:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801ddf0:	f107 030c 	add.w	r3, r7, #12
 801ddf4:	2203      	movs	r2, #3
 801ddf6:	4619      	mov	r1, r3
 801ddf8:	2014      	movs	r0, #20
 801ddfa:	f000 f933 	bl	801e064 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801ddfe:	f7ff fd53 	bl	801d8a8 <SUBGRF_GetPacketType>
 801de02:	4603      	mov	r3, r0
 801de04:	461a      	mov	r2, r3
 801de06:	687b      	ldr	r3, [r7, #4]
 801de08:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801de0a:	687b      	ldr	r3, [r7, #4]
 801de0c:	781b      	ldrb	r3, [r3, #0]
 801de0e:	2b00      	cmp	r3, #0
 801de10:	d002      	beq.n	801de18 <SUBGRF_GetPacketStatus+0x30>
 801de12:	2b01      	cmp	r3, #1
 801de14:	d013      	beq.n	801de3e <SUBGRF_GetPacketStatus+0x56>
 801de16:	e02a      	b.n	801de6e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801de18:	7b3a      	ldrb	r2, [r7, #12]
 801de1a:	687b      	ldr	r3, [r7, #4]
 801de1c:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801de1e:	7b7b      	ldrb	r3, [r7, #13]
 801de20:	425b      	negs	r3, r3
 801de22:	105b      	asrs	r3, r3, #1
 801de24:	b25a      	sxtb	r2, r3
 801de26:	687b      	ldr	r3, [r7, #4]
 801de28:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801de2a:	7bbb      	ldrb	r3, [r7, #14]
 801de2c:	425b      	negs	r3, r3
 801de2e:	105b      	asrs	r3, r3, #1
 801de30:	b25a      	sxtb	r2, r3
 801de32:	687b      	ldr	r3, [r7, #4]
 801de34:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801de36:	687b      	ldr	r3, [r7, #4]
 801de38:	2200      	movs	r2, #0
 801de3a:	609a      	str	r2, [r3, #8]
            break;
 801de3c:	e020      	b.n	801de80 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801de3e:	7b3b      	ldrb	r3, [r7, #12]
 801de40:	425b      	negs	r3, r3
 801de42:	105b      	asrs	r3, r3, #1
 801de44:	b25a      	sxtb	r2, r3
 801de46:	687b      	ldr	r3, [r7, #4]
 801de48:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801de4a:	7b7b      	ldrb	r3, [r7, #13]
 801de4c:	b25b      	sxtb	r3, r3
 801de4e:	3302      	adds	r3, #2
 801de50:	109b      	asrs	r3, r3, #2
 801de52:	b25a      	sxtb	r2, r3
 801de54:	687b      	ldr	r3, [r7, #4]
 801de56:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801de58:	7bbb      	ldrb	r3, [r7, #14]
 801de5a:	425b      	negs	r3, r3
 801de5c:	105b      	asrs	r3, r3, #1
 801de5e:	b25a      	sxtb	r2, r3
 801de60:	687b      	ldr	r3, [r7, #4]
 801de62:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801de64:	4b08      	ldr	r3, [pc, #32]	@ (801de88 <SUBGRF_GetPacketStatus+0xa0>)
 801de66:	681a      	ldr	r2, [r3, #0]
 801de68:	687b      	ldr	r3, [r7, #4]
 801de6a:	611a      	str	r2, [r3, #16]
            break;
 801de6c:	e008      	b.n	801de80 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801de6e:	2214      	movs	r2, #20
 801de70:	2100      	movs	r1, #0
 801de72:	6878      	ldr	r0, [r7, #4]
 801de74:	f000 fc1d 	bl	801e6b2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801de78:	687b      	ldr	r3, [r7, #4]
 801de7a:	220f      	movs	r2, #15
 801de7c:	701a      	strb	r2, [r3, #0]
            break;
 801de7e:	bf00      	nop
    }
}
 801de80:	bf00      	nop
 801de82:	3710      	adds	r7, #16
 801de84:	46bd      	mov	sp, r7
 801de86:	bd80      	pop	{r7, pc}
 801de88:	20002144 	.word	0x20002144

0801de8c <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801de8c:	b580      	push	{r7, lr}
 801de8e:	b086      	sub	sp, #24
 801de90:	af00      	add	r7, sp, #0
 801de92:	4603      	mov	r3, r0
 801de94:	460a      	mov	r2, r1
 801de96:	80fb      	strh	r3, [r7, #6]
 801de98:	4613      	mov	r3, r2
 801de9a:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801de9c:	f3ef 8310 	mrs	r3, PRIMASK
 801dea0:	60fb      	str	r3, [r7, #12]
  return(result);
 801dea2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801dea4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801dea6:	b672      	cpsid	i
}
 801dea8:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801deaa:	1d7a      	adds	r2, r7, #5
 801deac:	88f9      	ldrh	r1, [r7, #6]
 801deae:	2301      	movs	r3, #1
 801deb0:	4806      	ldr	r0, [pc, #24]	@ (801decc <SUBGRF_WriteRegister+0x40>)
 801deb2:	f7e9 fecf 	bl	8007c54 <HAL_SUBGHZ_WriteRegisters>
 801deb6:	697b      	ldr	r3, [r7, #20]
 801deb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801deba:	693b      	ldr	r3, [r7, #16]
 801debc:	f383 8810 	msr	PRIMASK, r3
}
 801dec0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801dec2:	bf00      	nop
 801dec4:	3718      	adds	r7, #24
 801dec6:	46bd      	mov	sp, r7
 801dec8:	bd80      	pop	{r7, pc}
 801deca:	bf00      	nop
 801decc:	200003fc 	.word	0x200003fc

0801ded0 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801ded0:	b580      	push	{r7, lr}
 801ded2:	b086      	sub	sp, #24
 801ded4:	af00      	add	r7, sp, #0
 801ded6:	4603      	mov	r3, r0
 801ded8:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801deda:	f3ef 8310 	mrs	r3, PRIMASK
 801dede:	60fb      	str	r3, [r7, #12]
  return(result);
 801dee0:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801dee2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801dee4:	b672      	cpsid	i
}
 801dee6:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801dee8:	f107 020b 	add.w	r2, r7, #11
 801deec:	88f9      	ldrh	r1, [r7, #6]
 801deee:	2301      	movs	r3, #1
 801def0:	4806      	ldr	r0, [pc, #24]	@ (801df0c <SUBGRF_ReadRegister+0x3c>)
 801def2:	f7e9 ff0e 	bl	8007d12 <HAL_SUBGHZ_ReadRegisters>
 801def6:	697b      	ldr	r3, [r7, #20]
 801def8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801defa:	693b      	ldr	r3, [r7, #16]
 801defc:	f383 8810 	msr	PRIMASK, r3
}
 801df00:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801df02:	7afb      	ldrb	r3, [r7, #11]
}
 801df04:	4618      	mov	r0, r3
 801df06:	3718      	adds	r7, #24
 801df08:	46bd      	mov	sp, r7
 801df0a:	bd80      	pop	{r7, pc}
 801df0c:	200003fc 	.word	0x200003fc

0801df10 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801df10:	b580      	push	{r7, lr}
 801df12:	b086      	sub	sp, #24
 801df14:	af00      	add	r7, sp, #0
 801df16:	4603      	mov	r3, r0
 801df18:	6039      	str	r1, [r7, #0]
 801df1a:	80fb      	strh	r3, [r7, #6]
 801df1c:	4613      	mov	r3, r2
 801df1e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801df20:	f3ef 8310 	mrs	r3, PRIMASK
 801df24:	60fb      	str	r3, [r7, #12]
  return(result);
 801df26:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801df28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801df2a:	b672      	cpsid	i
}
 801df2c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801df2e:	88bb      	ldrh	r3, [r7, #4]
 801df30:	88f9      	ldrh	r1, [r7, #6]
 801df32:	683a      	ldr	r2, [r7, #0]
 801df34:	4806      	ldr	r0, [pc, #24]	@ (801df50 <SUBGRF_WriteRegisters+0x40>)
 801df36:	f7e9 fe8d 	bl	8007c54 <HAL_SUBGHZ_WriteRegisters>
 801df3a:	697b      	ldr	r3, [r7, #20]
 801df3c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801df3e:	693b      	ldr	r3, [r7, #16]
 801df40:	f383 8810 	msr	PRIMASK, r3
}
 801df44:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801df46:	bf00      	nop
 801df48:	3718      	adds	r7, #24
 801df4a:	46bd      	mov	sp, r7
 801df4c:	bd80      	pop	{r7, pc}
 801df4e:	bf00      	nop
 801df50:	200003fc 	.word	0x200003fc

0801df54 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801df54:	b580      	push	{r7, lr}
 801df56:	b086      	sub	sp, #24
 801df58:	af00      	add	r7, sp, #0
 801df5a:	4603      	mov	r3, r0
 801df5c:	6039      	str	r1, [r7, #0]
 801df5e:	80fb      	strh	r3, [r7, #6]
 801df60:	4613      	mov	r3, r2
 801df62:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801df64:	f3ef 8310 	mrs	r3, PRIMASK
 801df68:	60fb      	str	r3, [r7, #12]
  return(result);
 801df6a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801df6c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801df6e:	b672      	cpsid	i
}
 801df70:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801df72:	88bb      	ldrh	r3, [r7, #4]
 801df74:	88f9      	ldrh	r1, [r7, #6]
 801df76:	683a      	ldr	r2, [r7, #0]
 801df78:	4806      	ldr	r0, [pc, #24]	@ (801df94 <SUBGRF_ReadRegisters+0x40>)
 801df7a:	f7e9 feca 	bl	8007d12 <HAL_SUBGHZ_ReadRegisters>
 801df7e:	697b      	ldr	r3, [r7, #20]
 801df80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801df82:	693b      	ldr	r3, [r7, #16]
 801df84:	f383 8810 	msr	PRIMASK, r3
}
 801df88:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801df8a:	bf00      	nop
 801df8c:	3718      	adds	r7, #24
 801df8e:	46bd      	mov	sp, r7
 801df90:	bd80      	pop	{r7, pc}
 801df92:	bf00      	nop
 801df94:	200003fc 	.word	0x200003fc

0801df98 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801df98:	b580      	push	{r7, lr}
 801df9a:	b086      	sub	sp, #24
 801df9c:	af00      	add	r7, sp, #0
 801df9e:	4603      	mov	r3, r0
 801dfa0:	6039      	str	r1, [r7, #0]
 801dfa2:	71fb      	strb	r3, [r7, #7]
 801dfa4:	4613      	mov	r3, r2
 801dfa6:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801dfa8:	f3ef 8310 	mrs	r3, PRIMASK
 801dfac:	60fb      	str	r3, [r7, #12]
  return(result);
 801dfae:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801dfb0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801dfb2:	b672      	cpsid	i
}
 801dfb4:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801dfb6:	79bb      	ldrb	r3, [r7, #6]
 801dfb8:	b29b      	uxth	r3, r3
 801dfba:	79f9      	ldrb	r1, [r7, #7]
 801dfbc:	683a      	ldr	r2, [r7, #0]
 801dfbe:	4806      	ldr	r0, [pc, #24]	@ (801dfd8 <SUBGRF_WriteBuffer+0x40>)
 801dfc0:	f7e9 ffbb 	bl	8007f3a <HAL_SUBGHZ_WriteBuffer>
 801dfc4:	697b      	ldr	r3, [r7, #20]
 801dfc6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801dfc8:	693b      	ldr	r3, [r7, #16]
 801dfca:	f383 8810 	msr	PRIMASK, r3
}
 801dfce:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801dfd0:	bf00      	nop
 801dfd2:	3718      	adds	r7, #24
 801dfd4:	46bd      	mov	sp, r7
 801dfd6:	bd80      	pop	{r7, pc}
 801dfd8:	200003fc 	.word	0x200003fc

0801dfdc <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801dfdc:	b580      	push	{r7, lr}
 801dfde:	b086      	sub	sp, #24
 801dfe0:	af00      	add	r7, sp, #0
 801dfe2:	4603      	mov	r3, r0
 801dfe4:	6039      	str	r1, [r7, #0]
 801dfe6:	71fb      	strb	r3, [r7, #7]
 801dfe8:	4613      	mov	r3, r2
 801dfea:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801dfec:	f3ef 8310 	mrs	r3, PRIMASK
 801dff0:	60fb      	str	r3, [r7, #12]
  return(result);
 801dff2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801dff4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801dff6:	b672      	cpsid	i
}
 801dff8:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801dffa:	79bb      	ldrb	r3, [r7, #6]
 801dffc:	b29b      	uxth	r3, r3
 801dffe:	79f9      	ldrb	r1, [r7, #7]
 801e000:	683a      	ldr	r2, [r7, #0]
 801e002:	4806      	ldr	r0, [pc, #24]	@ (801e01c <SUBGRF_ReadBuffer+0x40>)
 801e004:	f7e9 ffec 	bl	8007fe0 <HAL_SUBGHZ_ReadBuffer>
 801e008:	697b      	ldr	r3, [r7, #20]
 801e00a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e00c:	693b      	ldr	r3, [r7, #16]
 801e00e:	f383 8810 	msr	PRIMASK, r3
}
 801e012:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e014:	bf00      	nop
 801e016:	3718      	adds	r7, #24
 801e018:	46bd      	mov	sp, r7
 801e01a:	bd80      	pop	{r7, pc}
 801e01c:	200003fc 	.word	0x200003fc

0801e020 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801e020:	b580      	push	{r7, lr}
 801e022:	b086      	sub	sp, #24
 801e024:	af00      	add	r7, sp, #0
 801e026:	4603      	mov	r3, r0
 801e028:	6039      	str	r1, [r7, #0]
 801e02a:	71fb      	strb	r3, [r7, #7]
 801e02c:	4613      	mov	r3, r2
 801e02e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e030:	f3ef 8310 	mrs	r3, PRIMASK
 801e034:	60fb      	str	r3, [r7, #12]
  return(result);
 801e036:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e038:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e03a:	b672      	cpsid	i
}
 801e03c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801e03e:	88bb      	ldrh	r3, [r7, #4]
 801e040:	79f9      	ldrb	r1, [r7, #7]
 801e042:	683a      	ldr	r2, [r7, #0]
 801e044:	4806      	ldr	r0, [pc, #24]	@ (801e060 <SUBGRF_WriteCommand+0x40>)
 801e046:	f7e9 fec5 	bl	8007dd4 <HAL_SUBGHZ_ExecSetCmd>
 801e04a:	697b      	ldr	r3, [r7, #20]
 801e04c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e04e:	693b      	ldr	r3, [r7, #16]
 801e050:	f383 8810 	msr	PRIMASK, r3
}
 801e054:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e056:	bf00      	nop
 801e058:	3718      	adds	r7, #24
 801e05a:	46bd      	mov	sp, r7
 801e05c:	bd80      	pop	{r7, pc}
 801e05e:	bf00      	nop
 801e060:	200003fc 	.word	0x200003fc

0801e064 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801e064:	b580      	push	{r7, lr}
 801e066:	b086      	sub	sp, #24
 801e068:	af00      	add	r7, sp, #0
 801e06a:	4603      	mov	r3, r0
 801e06c:	6039      	str	r1, [r7, #0]
 801e06e:	71fb      	strb	r3, [r7, #7]
 801e070:	4613      	mov	r3, r2
 801e072:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e074:	f3ef 8310 	mrs	r3, PRIMASK
 801e078:	60fb      	str	r3, [r7, #12]
  return(result);
 801e07a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e07c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e07e:	b672      	cpsid	i
}
 801e080:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801e082:	88bb      	ldrh	r3, [r7, #4]
 801e084:	79f9      	ldrb	r1, [r7, #7]
 801e086:	683a      	ldr	r2, [r7, #0]
 801e088:	4806      	ldr	r0, [pc, #24]	@ (801e0a4 <SUBGRF_ReadCommand+0x40>)
 801e08a:	f7e9 ff02 	bl	8007e92 <HAL_SUBGHZ_ExecGetCmd>
 801e08e:	697b      	ldr	r3, [r7, #20]
 801e090:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e092:	693b      	ldr	r3, [r7, #16]
 801e094:	f383 8810 	msr	PRIMASK, r3
}
 801e098:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e09a:	bf00      	nop
 801e09c:	3718      	adds	r7, #24
 801e09e:	46bd      	mov	sp, r7
 801e0a0:	bd80      	pop	{r7, pc}
 801e0a2:	bf00      	nop
 801e0a4:	200003fc 	.word	0x200003fc

0801e0a8 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801e0a8:	b580      	push	{r7, lr}
 801e0aa:	b084      	sub	sp, #16
 801e0ac:	af00      	add	r7, sp, #0
 801e0ae:	4603      	mov	r3, r0
 801e0b0:	460a      	mov	r2, r1
 801e0b2:	71fb      	strb	r3, [r7, #7]
 801e0b4:	4613      	mov	r3, r2
 801e0b6:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801e0b8:	2301      	movs	r3, #1
 801e0ba:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801e0bc:	79bb      	ldrb	r3, [r7, #6]
 801e0be:	2b01      	cmp	r3, #1
 801e0c0:	d10d      	bne.n	801e0de <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801e0c2:	79fb      	ldrb	r3, [r7, #7]
 801e0c4:	2b01      	cmp	r3, #1
 801e0c6:	d104      	bne.n	801e0d2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801e0c8:	2302      	movs	r3, #2
 801e0ca:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801e0cc:	2004      	movs	r0, #4
 801e0ce:	f000 f8ef 	bl	801e2b0 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801e0d2:	79fb      	ldrb	r3, [r7, #7]
 801e0d4:	2b02      	cmp	r3, #2
 801e0d6:	d107      	bne.n	801e0e8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801e0d8:	2303      	movs	r3, #3
 801e0da:	73fb      	strb	r3, [r7, #15]
 801e0dc:	e004      	b.n	801e0e8 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801e0de:	79bb      	ldrb	r3, [r7, #6]
 801e0e0:	2b00      	cmp	r3, #0
 801e0e2:	d101      	bne.n	801e0e8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801e0e4:	2301      	movs	r3, #1
 801e0e6:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801e0e8:	7bfb      	ldrb	r3, [r7, #15]
 801e0ea:	4618      	mov	r0, r3
 801e0ec:	f7ed fc67 	bl	800b9be <RBI_ConfigRFSwitch>
}
 801e0f0:	bf00      	nop
 801e0f2:	3710      	adds	r7, #16
 801e0f4:	46bd      	mov	sp, r7
 801e0f6:	bd80      	pop	{r7, pc}

0801e0f8 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801e0f8:	b580      	push	{r7, lr}
 801e0fa:	b084      	sub	sp, #16
 801e0fc:	af00      	add	r7, sp, #0
 801e0fe:	4603      	mov	r3, r0
 801e100:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801e102:	2301      	movs	r3, #1
 801e104:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801e106:	f7ed fc68 	bl	800b9da <RBI_GetTxConfig>
 801e10a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801e10c:	68bb      	ldr	r3, [r7, #8]
 801e10e:	2b02      	cmp	r3, #2
 801e110:	d016      	beq.n	801e140 <SUBGRF_SetRfTxPower+0x48>
 801e112:	68bb      	ldr	r3, [r7, #8]
 801e114:	2b02      	cmp	r3, #2
 801e116:	dc16      	bgt.n	801e146 <SUBGRF_SetRfTxPower+0x4e>
 801e118:	68bb      	ldr	r3, [r7, #8]
 801e11a:	2b00      	cmp	r3, #0
 801e11c:	d003      	beq.n	801e126 <SUBGRF_SetRfTxPower+0x2e>
 801e11e:	68bb      	ldr	r3, [r7, #8]
 801e120:	2b01      	cmp	r3, #1
 801e122:	d00a      	beq.n	801e13a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801e124:	e00f      	b.n	801e146 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801e126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801e12a:	2b0f      	cmp	r3, #15
 801e12c:	dd02      	ble.n	801e134 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801e12e:	2302      	movs	r3, #2
 801e130:	73fb      	strb	r3, [r7, #15]
            break;
 801e132:	e009      	b.n	801e148 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801e134:	2301      	movs	r3, #1
 801e136:	73fb      	strb	r3, [r7, #15]
            break;
 801e138:	e006      	b.n	801e148 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801e13a:	2301      	movs	r3, #1
 801e13c:	73fb      	strb	r3, [r7, #15]
            break;
 801e13e:	e003      	b.n	801e148 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801e140:	2302      	movs	r3, #2
 801e142:	73fb      	strb	r3, [r7, #15]
            break;
 801e144:	e000      	b.n	801e148 <SUBGRF_SetRfTxPower+0x50>
            break;
 801e146:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801e148:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801e14c:	7bfb      	ldrb	r3, [r7, #15]
 801e14e:	2202      	movs	r2, #2
 801e150:	4618      	mov	r0, r3
 801e152:	f7ff fbb3 	bl	801d8bc <SUBGRF_SetTxParams>

    return paSelect;
 801e156:	7bfb      	ldrb	r3, [r7, #15]
}
 801e158:	4618      	mov	r0, r3
 801e15a:	3710      	adds	r7, #16
 801e15c:	46bd      	mov	sp, r7
 801e15e:	bd80      	pop	{r7, pc}

0801e160 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801e160:	b480      	push	{r7}
 801e162:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801e164:	2301      	movs	r3, #1
}
 801e166:	4618      	mov	r0, r3
 801e168:	46bd      	mov	sp, r7
 801e16a:	bc80      	pop	{r7}
 801e16c:	4770      	bx	lr
	...

0801e170 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e170:	b580      	push	{r7, lr}
 801e172:	b082      	sub	sp, #8
 801e174:	af00      	add	r7, sp, #0
 801e176:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801e178:	4b03      	ldr	r3, [pc, #12]	@ (801e188 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801e17a:	681b      	ldr	r3, [r3, #0]
 801e17c:	2001      	movs	r0, #1
 801e17e:	4798      	blx	r3
}
 801e180:	bf00      	nop
 801e182:	3708      	adds	r7, #8
 801e184:	46bd      	mov	sp, r7
 801e186:	bd80      	pop	{r7, pc}
 801e188:	2000214c 	.word	0x2000214c

0801e18c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e18c:	b580      	push	{r7, lr}
 801e18e:	b082      	sub	sp, #8
 801e190:	af00      	add	r7, sp, #0
 801e192:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801e194:	4b03      	ldr	r3, [pc, #12]	@ (801e1a4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801e196:	681b      	ldr	r3, [r3, #0]
 801e198:	2002      	movs	r0, #2
 801e19a:	4798      	blx	r3
}
 801e19c:	bf00      	nop
 801e19e:	3708      	adds	r7, #8
 801e1a0:	46bd      	mov	sp, r7
 801e1a2:	bd80      	pop	{r7, pc}
 801e1a4:	2000214c 	.word	0x2000214c

0801e1a8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801e1a8:	b580      	push	{r7, lr}
 801e1aa:	b082      	sub	sp, #8
 801e1ac:	af00      	add	r7, sp, #0
 801e1ae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801e1b0:	4b03      	ldr	r3, [pc, #12]	@ (801e1c0 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801e1b2:	681b      	ldr	r3, [r3, #0]
 801e1b4:	2040      	movs	r0, #64	@ 0x40
 801e1b6:	4798      	blx	r3
}
 801e1b8:	bf00      	nop
 801e1ba:	3708      	adds	r7, #8
 801e1bc:	46bd      	mov	sp, r7
 801e1be:	bd80      	pop	{r7, pc}
 801e1c0:	2000214c 	.word	0x2000214c

0801e1c4 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801e1c4:	b580      	push	{r7, lr}
 801e1c6:	b082      	sub	sp, #8
 801e1c8:	af00      	add	r7, sp, #0
 801e1ca:	6078      	str	r0, [r7, #4]
 801e1cc:	460b      	mov	r3, r1
 801e1ce:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801e1d0:	78fb      	ldrb	r3, [r7, #3]
 801e1d2:	2b00      	cmp	r3, #0
 801e1d4:	d002      	beq.n	801e1dc <HAL_SUBGHZ_CADStatusCallback+0x18>
 801e1d6:	2b01      	cmp	r3, #1
 801e1d8:	d005      	beq.n	801e1e6 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801e1da:	e00a      	b.n	801e1f2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801e1dc:	4b07      	ldr	r3, [pc, #28]	@ (801e1fc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801e1de:	681b      	ldr	r3, [r3, #0]
 801e1e0:	2080      	movs	r0, #128	@ 0x80
 801e1e2:	4798      	blx	r3
            break;
 801e1e4:	e005      	b.n	801e1f2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801e1e6:	4b05      	ldr	r3, [pc, #20]	@ (801e1fc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801e1e8:	681b      	ldr	r3, [r3, #0]
 801e1ea:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801e1ee:	4798      	blx	r3
            break;
 801e1f0:	bf00      	nop
    }
}
 801e1f2:	bf00      	nop
 801e1f4:	3708      	adds	r7, #8
 801e1f6:	46bd      	mov	sp, r7
 801e1f8:	bd80      	pop	{r7, pc}
 801e1fa:	bf00      	nop
 801e1fc:	2000214c 	.word	0x2000214c

0801e200 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e200:	b580      	push	{r7, lr}
 801e202:	b082      	sub	sp, #8
 801e204:	af00      	add	r7, sp, #0
 801e206:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801e208:	4b04      	ldr	r3, [pc, #16]	@ (801e21c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801e20a:	681b      	ldr	r3, [r3, #0]
 801e20c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801e210:	4798      	blx	r3
}
 801e212:	bf00      	nop
 801e214:	3708      	adds	r7, #8
 801e216:	46bd      	mov	sp, r7
 801e218:	bd80      	pop	{r7, pc}
 801e21a:	bf00      	nop
 801e21c:	2000214c 	.word	0x2000214c

0801e220 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e220:	b580      	push	{r7, lr}
 801e222:	b082      	sub	sp, #8
 801e224:	af00      	add	r7, sp, #0
 801e226:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801e228:	4b03      	ldr	r3, [pc, #12]	@ (801e238 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801e22a:	681b      	ldr	r3, [r3, #0]
 801e22c:	2020      	movs	r0, #32
 801e22e:	4798      	blx	r3
}
 801e230:	bf00      	nop
 801e232:	3708      	adds	r7, #8
 801e234:	46bd      	mov	sp, r7
 801e236:	bd80      	pop	{r7, pc}
 801e238:	2000214c 	.word	0x2000214c

0801e23c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e23c:	b580      	push	{r7, lr}
 801e23e:	b082      	sub	sp, #8
 801e240:	af00      	add	r7, sp, #0
 801e242:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801e244:	4b03      	ldr	r3, [pc, #12]	@ (801e254 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801e246:	681b      	ldr	r3, [r3, #0]
 801e248:	2004      	movs	r0, #4
 801e24a:	4798      	blx	r3
}
 801e24c:	bf00      	nop
 801e24e:	3708      	adds	r7, #8
 801e250:	46bd      	mov	sp, r7
 801e252:	bd80      	pop	{r7, pc}
 801e254:	2000214c 	.word	0x2000214c

0801e258 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e258:	b580      	push	{r7, lr}
 801e25a:	b082      	sub	sp, #8
 801e25c:	af00      	add	r7, sp, #0
 801e25e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801e260:	4b03      	ldr	r3, [pc, #12]	@ (801e270 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801e262:	681b      	ldr	r3, [r3, #0]
 801e264:	2008      	movs	r0, #8
 801e266:	4798      	blx	r3
}
 801e268:	bf00      	nop
 801e26a:	3708      	adds	r7, #8
 801e26c:	46bd      	mov	sp, r7
 801e26e:	bd80      	pop	{r7, pc}
 801e270:	2000214c 	.word	0x2000214c

0801e274 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e274:	b580      	push	{r7, lr}
 801e276:	b082      	sub	sp, #8
 801e278:	af00      	add	r7, sp, #0
 801e27a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801e27c:	4b03      	ldr	r3, [pc, #12]	@ (801e28c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801e27e:	681b      	ldr	r3, [r3, #0]
 801e280:	2010      	movs	r0, #16
 801e282:	4798      	blx	r3
}
 801e284:	bf00      	nop
 801e286:	3708      	adds	r7, #8
 801e288:	46bd      	mov	sp, r7
 801e28a:	bd80      	pop	{r7, pc}
 801e28c:	2000214c 	.word	0x2000214c

0801e290 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e290:	b580      	push	{r7, lr}
 801e292:	b082      	sub	sp, #8
 801e294:	af00      	add	r7, sp, #0
 801e296:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801e298:	4b04      	ldr	r3, [pc, #16]	@ (801e2ac <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801e29a:	681b      	ldr	r3, [r3, #0]
 801e29c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801e2a0:	4798      	blx	r3
}
 801e2a2:	bf00      	nop
 801e2a4:	3708      	adds	r7, #8
 801e2a6:	46bd      	mov	sp, r7
 801e2a8:	bd80      	pop	{r7, pc}
 801e2aa:	bf00      	nop
 801e2ac:	2000214c 	.word	0x2000214c

0801e2b0 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801e2b0:	b580      	push	{r7, lr}
 801e2b2:	b084      	sub	sp, #16
 801e2b4:	af00      	add	r7, sp, #0
 801e2b6:	4603      	mov	r3, r0
 801e2b8:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801e2ba:	f7ed fb9c 	bl	800b9f6 <RBI_IsDCDC>
 801e2be:	4603      	mov	r3, r0
 801e2c0:	2b01      	cmp	r3, #1
 801e2c2:	d112      	bne.n	801e2ea <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801e2c4:	f640 1023 	movw	r0, #2339	@ 0x923
 801e2c8:	f7ff fe02 	bl	801ded0 <SUBGRF_ReadRegister>
 801e2cc:	4603      	mov	r3, r0
 801e2ce:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801e2d0:	7bfb      	ldrb	r3, [r7, #15]
 801e2d2:	f023 0306 	bic.w	r3, r3, #6
 801e2d6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801e2d8:	7bfa      	ldrb	r2, [r7, #15]
 801e2da:	79fb      	ldrb	r3, [r7, #7]
 801e2dc:	4313      	orrs	r3, r2
 801e2de:	b2db      	uxtb	r3, r3
 801e2e0:	4619      	mov	r1, r3
 801e2e2:	f640 1023 	movw	r0, #2339	@ 0x923
 801e2e6:	f7ff fdd1 	bl	801de8c <SUBGRF_WriteRegister>
  }
}
 801e2ea:	bf00      	nop
 801e2ec:	3710      	adds	r7, #16
 801e2ee:	46bd      	mov	sp, r7
 801e2f0:	bd80      	pop	{r7, pc}
	...

0801e2f4 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801e2f4:	b480      	push	{r7}
 801e2f6:	b085      	sub	sp, #20
 801e2f8:	af00      	add	r7, sp, #0
 801e2fa:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801e2fc:	687b      	ldr	r3, [r7, #4]
 801e2fe:	2b00      	cmp	r3, #0
 801e300:	d101      	bne.n	801e306 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801e302:	231f      	movs	r3, #31
 801e304:	e017      	b.n	801e336 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e306:	2300      	movs	r3, #0
 801e308:	73fb      	strb	r3, [r7, #15]
 801e30a:	e00f      	b.n	801e32c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801e30c:	7bfb      	ldrb	r3, [r7, #15]
 801e30e:	4a0c      	ldr	r2, [pc, #48]	@ (801e340 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801e310:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801e314:	687a      	ldr	r2, [r7, #4]
 801e316:	429a      	cmp	r2, r3
 801e318:	d205      	bcs.n	801e326 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801e31a:	7bfb      	ldrb	r3, [r7, #15]
 801e31c:	4a08      	ldr	r2, [pc, #32]	@ (801e340 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801e31e:	00db      	lsls	r3, r3, #3
 801e320:	4413      	add	r3, r2
 801e322:	791b      	ldrb	r3, [r3, #4]
 801e324:	e007      	b.n	801e336 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e326:	7bfb      	ldrb	r3, [r7, #15]
 801e328:	3301      	adds	r3, #1
 801e32a:	73fb      	strb	r3, [r7, #15]
 801e32c:	7bfb      	ldrb	r3, [r7, #15]
 801e32e:	2b15      	cmp	r3, #21
 801e330:	d9ec      	bls.n	801e30c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801e332:	bf00      	nop
 801e334:	e7fd      	b.n	801e332 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801e336:	4618      	mov	r0, r3
 801e338:	3714      	adds	r7, #20
 801e33a:	46bd      	mov	sp, r7
 801e33c:	bc80      	pop	{r7}
 801e33e:	4770      	bx	lr
 801e340:	08023c0c 	.word	0x08023c0c

0801e344 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801e344:	b580      	push	{r7, lr}
 801e346:	b08a      	sub	sp, #40	@ 0x28
 801e348:	af00      	add	r7, sp, #0
 801e34a:	6078      	str	r0, [r7, #4]
 801e34c:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801e34e:	4b35      	ldr	r3, [pc, #212]	@ (801e424 <SUBGRF_GetCFO+0xe0>)
 801e350:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801e352:	f640 0007 	movw	r0, #2055	@ 0x807
 801e356:	f7ff fdbb 	bl	801ded0 <SUBGRF_ReadRegister>
 801e35a:	4603      	mov	r3, r0
 801e35c:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801e35e:	7ffb      	ldrb	r3, [r7, #31]
 801e360:	08db      	lsrs	r3, r3, #3
 801e362:	b2db      	uxtb	r3, r3
 801e364:	f003 0303 	and.w	r3, r3, #3
 801e368:	3328      	adds	r3, #40	@ 0x28
 801e36a:	443b      	add	r3, r7
 801e36c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801e370:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801e372:	7ffb      	ldrb	r3, [r7, #31]
 801e374:	f003 0307 	and.w	r3, r3, #7
 801e378:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801e37a:	7fba      	ldrb	r2, [r7, #30]
 801e37c:	7f7b      	ldrb	r3, [r7, #29]
 801e37e:	3301      	adds	r3, #1
 801e380:	fa02 f303 	lsl.w	r3, r2, r3
 801e384:	461a      	mov	r2, r3
 801e386:	4b28      	ldr	r3, [pc, #160]	@ (801e428 <SUBGRF_GetCFO+0xe4>)
 801e388:	fbb3 f3f2 	udiv	r3, r3, r2
 801e38c:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801e38e:	69ba      	ldr	r2, [r7, #24]
 801e390:	687b      	ldr	r3, [r7, #4]
 801e392:	fbb2 f3f3 	udiv	r3, r2, r3
 801e396:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801e398:	2301      	movs	r3, #1
 801e39a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801e39e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801e3a2:	697a      	ldr	r2, [r7, #20]
 801e3a4:	fb02 f303 	mul.w	r3, r2, r3
 801e3a8:	2b07      	cmp	r3, #7
 801e3aa:	d802      	bhi.n	801e3b2 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801e3ac:	2302      	movs	r3, #2
 801e3ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801e3b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801e3b6:	697a      	ldr	r2, [r7, #20]
 801e3b8:	fb02 f303 	mul.w	r3, r2, r3
 801e3bc:	2b03      	cmp	r3, #3
 801e3be:	d802      	bhi.n	801e3c6 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801e3c0:	2304      	movs	r3, #4
 801e3c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801e3c6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801e3ca:	69bb      	ldr	r3, [r7, #24]
 801e3cc:	fb02 f303 	mul.w	r3, r2, r3
 801e3d0:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801e3d2:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801e3d6:	f7ff fd7b 	bl	801ded0 <SUBGRF_ReadRegister>
 801e3da:	4603      	mov	r3, r0
 801e3dc:	021b      	lsls	r3, r3, #8
 801e3de:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801e3e2:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801e3e4:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801e3e8:	f7ff fd72 	bl	801ded0 <SUBGRF_ReadRegister>
 801e3ec:	4603      	mov	r3, r0
 801e3ee:	461a      	mov	r2, r3
 801e3f0:	6a3b      	ldr	r3, [r7, #32]
 801e3f2:	4313      	orrs	r3, r2
 801e3f4:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801e3f6:	6a3b      	ldr	r3, [r7, #32]
 801e3f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801e3fc:	2b00      	cmp	r3, #0
 801e3fe:	d005      	beq.n	801e40c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801e400:	6a3b      	ldr	r3, [r7, #32]
 801e402:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801e406:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801e40a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801e40c:	693b      	ldr	r3, [r7, #16]
 801e40e:	095b      	lsrs	r3, r3, #5
 801e410:	6a3a      	ldr	r2, [r7, #32]
 801e412:	fb02 f303 	mul.w	r3, r2, r3
 801e416:	11da      	asrs	r2, r3, #7
 801e418:	683b      	ldr	r3, [r7, #0]
 801e41a:	601a      	str	r2, [r3, #0]
}
 801e41c:	bf00      	nop
 801e41e:	3728      	adds	r7, #40	@ 0x28
 801e420:	46bd      	mov	sp, r7
 801e422:	bd80      	pop	{r7, pc}
 801e424:	0c0a0804 	.word	0x0c0a0804
 801e428:	01e84800 	.word	0x01e84800

0801e42c <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801e42c:	b480      	push	{r7}
 801e42e:	b087      	sub	sp, #28
 801e430:	af00      	add	r7, sp, #0
 801e432:	4603      	mov	r3, r0
 801e434:	60b9      	str	r1, [r7, #8]
 801e436:	607a      	str	r2, [r7, #4]
 801e438:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801e43a:	2300      	movs	r3, #0
 801e43c:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801e43e:	f04f 33ff 	mov.w	r3, #4294967295
 801e442:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801e444:	697b      	ldr	r3, [r7, #20]
}
 801e446:	4618      	mov	r0, r3
 801e448:	371c      	adds	r7, #28
 801e44a:	46bd      	mov	sp, r7
 801e44c:	bc80      	pop	{r7}
 801e44e:	4770      	bx	lr

0801e450 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801e450:	b480      	push	{r7}
 801e452:	b087      	sub	sp, #28
 801e454:	af00      	add	r7, sp, #0
 801e456:	4603      	mov	r3, r0
 801e458:	60b9      	str	r1, [r7, #8]
 801e45a:	607a      	str	r2, [r7, #4]
 801e45c:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801e45e:	2300      	movs	r3, #0
 801e460:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801e462:	f04f 33ff 	mov.w	r3, #4294967295
 801e466:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801e468:	697b      	ldr	r3, [r7, #20]
}
 801e46a:	4618      	mov	r0, r3
 801e46c:	371c      	adds	r7, #28
 801e46e:	46bd      	mov	sp, r7
 801e470:	bc80      	pop	{r7}
 801e472:	4770      	bx	lr

0801e474 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801e474:	b480      	push	{r7}
 801e476:	b085      	sub	sp, #20
 801e478:	af00      	add	r7, sp, #0
 801e47a:	60f8      	str	r0, [r7, #12]
 801e47c:	60b9      	str	r1, [r7, #8]
 801e47e:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801e480:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801e484:	4618      	mov	r0, r3
 801e486:	3714      	adds	r7, #20
 801e488:	46bd      	mov	sp, r7
 801e48a:	bc80      	pop	{r7}
 801e48c:	4770      	bx	lr

0801e48e <RFW_DeInit>:

void RFW_DeInit( void )
{
 801e48e:	b480      	push	{r7}
 801e490:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801e492:	bf00      	nop
 801e494:	46bd      	mov	sp, r7
 801e496:	bc80      	pop	{r7}
 801e498:	4770      	bx	lr

0801e49a <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801e49a:	b480      	push	{r7}
 801e49c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801e49e:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801e4a0:	4618      	mov	r0, r3
 801e4a2:	46bd      	mov	sp, r7
 801e4a4:	bc80      	pop	{r7}
 801e4a6:	4770      	bx	lr

0801e4a8 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801e4a8:	b480      	push	{r7}
 801e4aa:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801e4ac:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801e4ae:	4618      	mov	r0, r3
 801e4b0:	46bd      	mov	sp, r7
 801e4b2:	bc80      	pop	{r7}
 801e4b4:	4770      	bx	lr

0801e4b6 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801e4b6:	b480      	push	{r7}
 801e4b8:	b083      	sub	sp, #12
 801e4ba:	af00      	add	r7, sp, #0
 801e4bc:	4603      	mov	r3, r0
 801e4be:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801e4c0:	bf00      	nop
 801e4c2:	370c      	adds	r7, #12
 801e4c4:	46bd      	mov	sp, r7
 801e4c6:	bc80      	pop	{r7}
 801e4c8:	4770      	bx	lr

0801e4ca <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801e4ca:	b480      	push	{r7}
 801e4cc:	b087      	sub	sp, #28
 801e4ce:	af00      	add	r7, sp, #0
 801e4d0:	60f8      	str	r0, [r7, #12]
 801e4d2:	460b      	mov	r3, r1
 801e4d4:	607a      	str	r2, [r7, #4]
 801e4d6:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801e4d8:	f04f 33ff 	mov.w	r3, #4294967295
 801e4dc:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801e4de:	697b      	ldr	r3, [r7, #20]
}
 801e4e0:	4618      	mov	r0, r3
 801e4e2:	371c      	adds	r7, #28
 801e4e4:	46bd      	mov	sp, r7
 801e4e6:	bc80      	pop	{r7}
 801e4e8:	4770      	bx	lr

0801e4ea <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801e4ea:	b480      	push	{r7}
 801e4ec:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801e4ee:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801e4f2:	4618      	mov	r0, r3
 801e4f4:	46bd      	mov	sp, r7
 801e4f6:	bc80      	pop	{r7}
 801e4f8:	4770      	bx	lr

0801e4fa <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801e4fa:	b480      	push	{r7}
 801e4fc:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801e4fe:	bf00      	nop
 801e500:	46bd      	mov	sp, r7
 801e502:	bc80      	pop	{r7}
 801e504:	4770      	bx	lr

0801e506 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801e506:	b480      	push	{r7}
 801e508:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801e50a:	bf00      	nop
 801e50c:	46bd      	mov	sp, r7
 801e50e:	bc80      	pop	{r7}
 801e510:	4770      	bx	lr

0801e512 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801e512:	b480      	push	{r7}
 801e514:	b083      	sub	sp, #12
 801e516:	af00      	add	r7, sp, #0
 801e518:	4603      	mov	r3, r0
 801e51a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801e51c:	bf00      	nop
 801e51e:	370c      	adds	r7, #12
 801e520:	46bd      	mov	sp, r7
 801e522:	bc80      	pop	{r7}
 801e524:	4770      	bx	lr
	...

0801e528 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801e528:	b480      	push	{r7}
 801e52a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801e52c:	4b04      	ldr	r3, [pc, #16]	@ (801e540 <UTIL_LPM_Init+0x18>)
 801e52e:	2200      	movs	r2, #0
 801e530:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801e532:	4b04      	ldr	r3, [pc, #16]	@ (801e544 <UTIL_LPM_Init+0x1c>)
 801e534:	2200      	movs	r2, #0
 801e536:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801e538:	bf00      	nop
 801e53a:	46bd      	mov	sp, r7
 801e53c:	bc80      	pop	{r7}
 801e53e:	4770      	bx	lr
 801e540:	20002150 	.word	0x20002150
 801e544:	20002154 	.word	0x20002154

0801e548 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801e548:	b480      	push	{r7}
 801e54a:	b087      	sub	sp, #28
 801e54c:	af00      	add	r7, sp, #0
 801e54e:	6078      	str	r0, [r7, #4]
 801e550:	460b      	mov	r3, r1
 801e552:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e554:	f3ef 8310 	mrs	r3, PRIMASK
 801e558:	613b      	str	r3, [r7, #16]
  return(result);
 801e55a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801e55c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e55e:	b672      	cpsid	i
}
 801e560:	bf00      	nop
  
  switch( state )
 801e562:	78fb      	ldrb	r3, [r7, #3]
 801e564:	2b00      	cmp	r3, #0
 801e566:	d008      	beq.n	801e57a <UTIL_LPM_SetStopMode+0x32>
 801e568:	2b01      	cmp	r3, #1
 801e56a:	d10e      	bne.n	801e58a <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801e56c:	4b0d      	ldr	r3, [pc, #52]	@ (801e5a4 <UTIL_LPM_SetStopMode+0x5c>)
 801e56e:	681a      	ldr	r2, [r3, #0]
 801e570:	687b      	ldr	r3, [r7, #4]
 801e572:	4313      	orrs	r3, r2
 801e574:	4a0b      	ldr	r2, [pc, #44]	@ (801e5a4 <UTIL_LPM_SetStopMode+0x5c>)
 801e576:	6013      	str	r3, [r2, #0]
      break;
 801e578:	e008      	b.n	801e58c <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801e57a:	687b      	ldr	r3, [r7, #4]
 801e57c:	43da      	mvns	r2, r3
 801e57e:	4b09      	ldr	r3, [pc, #36]	@ (801e5a4 <UTIL_LPM_SetStopMode+0x5c>)
 801e580:	681b      	ldr	r3, [r3, #0]
 801e582:	4013      	ands	r3, r2
 801e584:	4a07      	ldr	r2, [pc, #28]	@ (801e5a4 <UTIL_LPM_SetStopMode+0x5c>)
 801e586:	6013      	str	r3, [r2, #0]
      break;
 801e588:	e000      	b.n	801e58c <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801e58a:	bf00      	nop
 801e58c:	697b      	ldr	r3, [r7, #20]
 801e58e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e590:	68fb      	ldr	r3, [r7, #12]
 801e592:	f383 8810 	msr	PRIMASK, r3
}
 801e596:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e598:	bf00      	nop
 801e59a:	371c      	adds	r7, #28
 801e59c:	46bd      	mov	sp, r7
 801e59e:	bc80      	pop	{r7}
 801e5a0:	4770      	bx	lr
 801e5a2:	bf00      	nop
 801e5a4:	20002150 	.word	0x20002150

0801e5a8 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801e5a8:	b480      	push	{r7}
 801e5aa:	b087      	sub	sp, #28
 801e5ac:	af00      	add	r7, sp, #0
 801e5ae:	6078      	str	r0, [r7, #4]
 801e5b0:	460b      	mov	r3, r1
 801e5b2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e5b4:	f3ef 8310 	mrs	r3, PRIMASK
 801e5b8:	613b      	str	r3, [r7, #16]
  return(result);
 801e5ba:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801e5bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e5be:	b672      	cpsid	i
}
 801e5c0:	bf00      	nop
  
  switch(state)
 801e5c2:	78fb      	ldrb	r3, [r7, #3]
 801e5c4:	2b00      	cmp	r3, #0
 801e5c6:	d008      	beq.n	801e5da <UTIL_LPM_SetOffMode+0x32>
 801e5c8:	2b01      	cmp	r3, #1
 801e5ca:	d10e      	bne.n	801e5ea <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801e5cc:	4b0d      	ldr	r3, [pc, #52]	@ (801e604 <UTIL_LPM_SetOffMode+0x5c>)
 801e5ce:	681a      	ldr	r2, [r3, #0]
 801e5d0:	687b      	ldr	r3, [r7, #4]
 801e5d2:	4313      	orrs	r3, r2
 801e5d4:	4a0b      	ldr	r2, [pc, #44]	@ (801e604 <UTIL_LPM_SetOffMode+0x5c>)
 801e5d6:	6013      	str	r3, [r2, #0]
      break;
 801e5d8:	e008      	b.n	801e5ec <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801e5da:	687b      	ldr	r3, [r7, #4]
 801e5dc:	43da      	mvns	r2, r3
 801e5de:	4b09      	ldr	r3, [pc, #36]	@ (801e604 <UTIL_LPM_SetOffMode+0x5c>)
 801e5e0:	681b      	ldr	r3, [r3, #0]
 801e5e2:	4013      	ands	r3, r2
 801e5e4:	4a07      	ldr	r2, [pc, #28]	@ (801e604 <UTIL_LPM_SetOffMode+0x5c>)
 801e5e6:	6013      	str	r3, [r2, #0]
      break;
 801e5e8:	e000      	b.n	801e5ec <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801e5ea:	bf00      	nop
 801e5ec:	697b      	ldr	r3, [r7, #20]
 801e5ee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e5f0:	68fb      	ldr	r3, [r7, #12]
 801e5f2:	f383 8810 	msr	PRIMASK, r3
}
 801e5f6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e5f8:	bf00      	nop
 801e5fa:	371c      	adds	r7, #28
 801e5fc:	46bd      	mov	sp, r7
 801e5fe:	bc80      	pop	{r7}
 801e600:	4770      	bx	lr
 801e602:	bf00      	nop
 801e604:	20002154 	.word	0x20002154

0801e608 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801e608:	b580      	push	{r7, lr}
 801e60a:	b084      	sub	sp, #16
 801e60c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e60e:	f3ef 8310 	mrs	r3, PRIMASK
 801e612:	60bb      	str	r3, [r7, #8]
  return(result);
 801e614:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801e616:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801e618:	b672      	cpsid	i
}
 801e61a:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801e61c:	4b12      	ldr	r3, [pc, #72]	@ (801e668 <UTIL_LPM_EnterLowPower+0x60>)
 801e61e:	681b      	ldr	r3, [r3, #0]
 801e620:	2b00      	cmp	r3, #0
 801e622:	d006      	beq.n	801e632 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801e624:	4b11      	ldr	r3, [pc, #68]	@ (801e66c <UTIL_LPM_EnterLowPower+0x64>)
 801e626:	681b      	ldr	r3, [r3, #0]
 801e628:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801e62a:	4b10      	ldr	r3, [pc, #64]	@ (801e66c <UTIL_LPM_EnterLowPower+0x64>)
 801e62c:	685b      	ldr	r3, [r3, #4]
 801e62e:	4798      	blx	r3
 801e630:	e010      	b.n	801e654 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801e632:	4b0f      	ldr	r3, [pc, #60]	@ (801e670 <UTIL_LPM_EnterLowPower+0x68>)
 801e634:	681b      	ldr	r3, [r3, #0]
 801e636:	2b00      	cmp	r3, #0
 801e638:	d006      	beq.n	801e648 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801e63a:	4b0c      	ldr	r3, [pc, #48]	@ (801e66c <UTIL_LPM_EnterLowPower+0x64>)
 801e63c:	689b      	ldr	r3, [r3, #8]
 801e63e:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801e640:	4b0a      	ldr	r3, [pc, #40]	@ (801e66c <UTIL_LPM_EnterLowPower+0x64>)
 801e642:	68db      	ldr	r3, [r3, #12]
 801e644:	4798      	blx	r3
 801e646:	e005      	b.n	801e654 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801e648:	4b08      	ldr	r3, [pc, #32]	@ (801e66c <UTIL_LPM_EnterLowPower+0x64>)
 801e64a:	691b      	ldr	r3, [r3, #16]
 801e64c:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801e64e:	4b07      	ldr	r3, [pc, #28]	@ (801e66c <UTIL_LPM_EnterLowPower+0x64>)
 801e650:	695b      	ldr	r3, [r3, #20]
 801e652:	4798      	blx	r3
 801e654:	68fb      	ldr	r3, [r7, #12]
 801e656:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e658:	687b      	ldr	r3, [r7, #4]
 801e65a:	f383 8810 	msr	PRIMASK, r3
}
 801e65e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801e660:	bf00      	nop
 801e662:	3710      	adds	r7, #16
 801e664:	46bd      	mov	sp, r7
 801e666:	bd80      	pop	{r7, pc}
 801e668:	20002150 	.word	0x20002150
 801e66c:	08023540 	.word	0x08023540
 801e670:	20002154 	.word	0x20002154

0801e674 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801e674:	b480      	push	{r7}
 801e676:	b087      	sub	sp, #28
 801e678:	af00      	add	r7, sp, #0
 801e67a:	60f8      	str	r0, [r7, #12]
 801e67c:	60b9      	str	r1, [r7, #8]
 801e67e:	4613      	mov	r3, r2
 801e680:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801e682:	68fb      	ldr	r3, [r7, #12]
 801e684:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801e686:	68bb      	ldr	r3, [r7, #8]
 801e688:	613b      	str	r3, [r7, #16]

  while( size-- )
 801e68a:	e007      	b.n	801e69c <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801e68c:	693a      	ldr	r2, [r7, #16]
 801e68e:	1c53      	adds	r3, r2, #1
 801e690:	613b      	str	r3, [r7, #16]
 801e692:	697b      	ldr	r3, [r7, #20]
 801e694:	1c59      	adds	r1, r3, #1
 801e696:	6179      	str	r1, [r7, #20]
 801e698:	7812      	ldrb	r2, [r2, #0]
 801e69a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801e69c:	88fb      	ldrh	r3, [r7, #6]
 801e69e:	1e5a      	subs	r2, r3, #1
 801e6a0:	80fa      	strh	r2, [r7, #6]
 801e6a2:	2b00      	cmp	r3, #0
 801e6a4:	d1f2      	bne.n	801e68c <UTIL_MEM_cpy_8+0x18>
    }
}
 801e6a6:	bf00      	nop
 801e6a8:	bf00      	nop
 801e6aa:	371c      	adds	r7, #28
 801e6ac:	46bd      	mov	sp, r7
 801e6ae:	bc80      	pop	{r7}
 801e6b0:	4770      	bx	lr

0801e6b2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801e6b2:	b480      	push	{r7}
 801e6b4:	b085      	sub	sp, #20
 801e6b6:	af00      	add	r7, sp, #0
 801e6b8:	6078      	str	r0, [r7, #4]
 801e6ba:	460b      	mov	r3, r1
 801e6bc:	70fb      	strb	r3, [r7, #3]
 801e6be:	4613      	mov	r3, r2
 801e6c0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801e6c2:	687b      	ldr	r3, [r7, #4]
 801e6c4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801e6c6:	e004      	b.n	801e6d2 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801e6c8:	68fb      	ldr	r3, [r7, #12]
 801e6ca:	1c5a      	adds	r2, r3, #1
 801e6cc:	60fa      	str	r2, [r7, #12]
 801e6ce:	78fa      	ldrb	r2, [r7, #3]
 801e6d0:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801e6d2:	883b      	ldrh	r3, [r7, #0]
 801e6d4:	1e5a      	subs	r2, r3, #1
 801e6d6:	803a      	strh	r2, [r7, #0]
 801e6d8:	2b00      	cmp	r3, #0
 801e6da:	d1f5      	bne.n	801e6c8 <UTIL_MEM_set_8+0x16>
  }
}
 801e6dc:	bf00      	nop
 801e6de:	bf00      	nop
 801e6e0:	3714      	adds	r7, #20
 801e6e2:	46bd      	mov	sp, r7
 801e6e4:	bc80      	pop	{r7}
 801e6e6:	4770      	bx	lr

0801e6e8 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801e6e8:	b082      	sub	sp, #8
 801e6ea:	b480      	push	{r7}
 801e6ec:	b087      	sub	sp, #28
 801e6ee:	af00      	add	r7, sp, #0
 801e6f0:	60f8      	str	r0, [r7, #12]
 801e6f2:	1d38      	adds	r0, r7, #4
 801e6f4:	e880 0006 	stmia.w	r0, {r1, r2}
 801e6f8:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801e6fa:	2300      	movs	r3, #0
 801e6fc:	613b      	str	r3, [r7, #16]
 801e6fe:	2300      	movs	r3, #0
 801e700:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801e702:	687a      	ldr	r2, [r7, #4]
 801e704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e706:	4413      	add	r3, r2
 801e708:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801e70a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801e70e:	b29a      	uxth	r2, r3
 801e710:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801e714:	b29b      	uxth	r3, r3
 801e716:	4413      	add	r3, r2
 801e718:	b29b      	uxth	r3, r3
 801e71a:	b21b      	sxth	r3, r3
 801e71c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801e71e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e722:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801e726:	db0a      	blt.n	801e73e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801e728:	693b      	ldr	r3, [r7, #16]
 801e72a:	3301      	adds	r3, #1
 801e72c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801e72e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e732:	b29b      	uxth	r3, r3
 801e734:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801e738:	b29b      	uxth	r3, r3
 801e73a:	b21b      	sxth	r3, r3
 801e73c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801e73e:	68fb      	ldr	r3, [r7, #12]
 801e740:	461a      	mov	r2, r3
 801e742:	f107 0310 	add.w	r3, r7, #16
 801e746:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e74a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e74e:	68f8      	ldr	r0, [r7, #12]
 801e750:	371c      	adds	r7, #28
 801e752:	46bd      	mov	sp, r7
 801e754:	bc80      	pop	{r7}
 801e756:	b002      	add	sp, #8
 801e758:	4770      	bx	lr

0801e75a <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801e75a:	b082      	sub	sp, #8
 801e75c:	b480      	push	{r7}
 801e75e:	b087      	sub	sp, #28
 801e760:	af00      	add	r7, sp, #0
 801e762:	60f8      	str	r0, [r7, #12]
 801e764:	1d38      	adds	r0, r7, #4
 801e766:	e880 0006 	stmia.w	r0, {r1, r2}
 801e76a:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801e76c:	2300      	movs	r3, #0
 801e76e:	613b      	str	r3, [r7, #16]
 801e770:	2300      	movs	r3, #0
 801e772:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801e774:	687a      	ldr	r2, [r7, #4]
 801e776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e778:	1ad3      	subs	r3, r2, r3
 801e77a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801e77c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801e780:	b29a      	uxth	r2, r3
 801e782:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801e786:	b29b      	uxth	r3, r3
 801e788:	1ad3      	subs	r3, r2, r3
 801e78a:	b29b      	uxth	r3, r3
 801e78c:	b21b      	sxth	r3, r3
 801e78e:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801e790:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e794:	2b00      	cmp	r3, #0
 801e796:	da0a      	bge.n	801e7ae <SysTimeSub+0x54>
  {
    c.Seconds--;
 801e798:	693b      	ldr	r3, [r7, #16]
 801e79a:	3b01      	subs	r3, #1
 801e79c:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801e79e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e7a2:	b29b      	uxth	r3, r3
 801e7a4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801e7a8:	b29b      	uxth	r3, r3
 801e7aa:	b21b      	sxth	r3, r3
 801e7ac:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801e7ae:	68fb      	ldr	r3, [r7, #12]
 801e7b0:	461a      	mov	r2, r3
 801e7b2:	f107 0310 	add.w	r3, r7, #16
 801e7b6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e7ba:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e7be:	68f8      	ldr	r0, [r7, #12]
 801e7c0:	371c      	adds	r7, #28
 801e7c2:	46bd      	mov	sp, r7
 801e7c4:	bc80      	pop	{r7}
 801e7c6:	b002      	add	sp, #8
 801e7c8:	4770      	bx	lr
	...

0801e7cc <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801e7cc:	b580      	push	{r7, lr}
 801e7ce:	b088      	sub	sp, #32
 801e7d0:	af02      	add	r7, sp, #8
 801e7d2:	463b      	mov	r3, r7
 801e7d4:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e7d8:	2300      	movs	r3, #0
 801e7da:	60bb      	str	r3, [r7, #8]
 801e7dc:	2300      	movs	r3, #0
 801e7de:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e7e0:	4b10      	ldr	r3, [pc, #64]	@ (801e824 <SysTimeSet+0x58>)
 801e7e2:	691b      	ldr	r3, [r3, #16]
 801e7e4:	f107 0208 	add.w	r2, r7, #8
 801e7e8:	3204      	adds	r2, #4
 801e7ea:	4610      	mov	r0, r2
 801e7ec:	4798      	blx	r3
 801e7ee:	4603      	mov	r3, r0
 801e7f0:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801e7f2:	f107 0010 	add.w	r0, r7, #16
 801e7f6:	68fb      	ldr	r3, [r7, #12]
 801e7f8:	9300      	str	r3, [sp, #0]
 801e7fa:	68bb      	ldr	r3, [r7, #8]
 801e7fc:	463a      	mov	r2, r7
 801e7fe:	ca06      	ldmia	r2, {r1, r2}
 801e800:	f7ff ffab 	bl	801e75a <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801e804:	4b07      	ldr	r3, [pc, #28]	@ (801e824 <SysTimeSet+0x58>)
 801e806:	681b      	ldr	r3, [r3, #0]
 801e808:	693a      	ldr	r2, [r7, #16]
 801e80a:	4610      	mov	r0, r2
 801e80c:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801e80e:	4b05      	ldr	r3, [pc, #20]	@ (801e824 <SysTimeSet+0x58>)
 801e810:	689b      	ldr	r3, [r3, #8]
 801e812:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801e816:	4610      	mov	r0, r2
 801e818:	4798      	blx	r3
}
 801e81a:	bf00      	nop
 801e81c:	3718      	adds	r7, #24
 801e81e:	46bd      	mov	sp, r7
 801e820:	bd80      	pop	{r7, pc}
 801e822:	bf00      	nop
 801e824:	08023624 	.word	0x08023624

0801e828 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801e828:	b580      	push	{r7, lr}
 801e82a:	b08a      	sub	sp, #40	@ 0x28
 801e82c:	af02      	add	r7, sp, #8
 801e82e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e830:	2300      	movs	r3, #0
 801e832:	61bb      	str	r3, [r7, #24]
 801e834:	2300      	movs	r3, #0
 801e836:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801e838:	2300      	movs	r3, #0
 801e83a:	613b      	str	r3, [r7, #16]
 801e83c:	2300      	movs	r3, #0
 801e83e:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e840:	4b14      	ldr	r3, [pc, #80]	@ (801e894 <SysTimeGet+0x6c>)
 801e842:	691b      	ldr	r3, [r3, #16]
 801e844:	f107 0218 	add.w	r2, r7, #24
 801e848:	3204      	adds	r2, #4
 801e84a:	4610      	mov	r0, r2
 801e84c:	4798      	blx	r3
 801e84e:	4603      	mov	r3, r0
 801e850:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801e852:	4b10      	ldr	r3, [pc, #64]	@ (801e894 <SysTimeGet+0x6c>)
 801e854:	68db      	ldr	r3, [r3, #12]
 801e856:	4798      	blx	r3
 801e858:	4603      	mov	r3, r0
 801e85a:	b21b      	sxth	r3, r3
 801e85c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801e85e:	4b0d      	ldr	r3, [pc, #52]	@ (801e894 <SysTimeGet+0x6c>)
 801e860:	685b      	ldr	r3, [r3, #4]
 801e862:	4798      	blx	r3
 801e864:	4603      	mov	r3, r0
 801e866:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801e868:	f107 0010 	add.w	r0, r7, #16
 801e86c:	69fb      	ldr	r3, [r7, #28]
 801e86e:	9300      	str	r3, [sp, #0]
 801e870:	69bb      	ldr	r3, [r7, #24]
 801e872:	f107 0208 	add.w	r2, r7, #8
 801e876:	ca06      	ldmia	r2, {r1, r2}
 801e878:	f7ff ff36 	bl	801e6e8 <SysTimeAdd>

  return sysTime;
 801e87c:	687b      	ldr	r3, [r7, #4]
 801e87e:	461a      	mov	r2, r3
 801e880:	f107 0310 	add.w	r3, r7, #16
 801e884:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e888:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e88c:	6878      	ldr	r0, [r7, #4]
 801e88e:	3720      	adds	r7, #32
 801e890:	46bd      	mov	sp, r7
 801e892:	bd80      	pop	{r7, pc}
 801e894:	08023624 	.word	0x08023624

0801e898 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801e898:	b580      	push	{r7, lr}
 801e89a:	b084      	sub	sp, #16
 801e89c:	af00      	add	r7, sp, #0
 801e89e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e8a0:	2300      	movs	r3, #0
 801e8a2:	60bb      	str	r3, [r7, #8]
 801e8a4:	2300      	movs	r3, #0
 801e8a6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e8a8:	4b0a      	ldr	r3, [pc, #40]	@ (801e8d4 <SysTimeGetMcuTime+0x3c>)
 801e8aa:	691b      	ldr	r3, [r3, #16]
 801e8ac:	f107 0208 	add.w	r2, r7, #8
 801e8b0:	3204      	adds	r2, #4
 801e8b2:	4610      	mov	r0, r2
 801e8b4:	4798      	blx	r3
 801e8b6:	4603      	mov	r3, r0
 801e8b8:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801e8ba:	687b      	ldr	r3, [r7, #4]
 801e8bc:	461a      	mov	r2, r3
 801e8be:	f107 0308 	add.w	r3, r7, #8
 801e8c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e8c6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e8ca:	6878      	ldr	r0, [r7, #4]
 801e8cc:	3710      	adds	r7, #16
 801e8ce:	46bd      	mov	sp, r7
 801e8d0:	bd80      	pop	{r7, pc}
 801e8d2:	bf00      	nop
 801e8d4:	08023624 	.word	0x08023624

0801e8d8 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801e8d8:	b480      	push	{r7}
 801e8da:	b085      	sub	sp, #20
 801e8dc:	af00      	add	r7, sp, #0
 801e8de:	6078      	str	r0, [r7, #4]
  int i = 0;
 801e8e0:	2300      	movs	r3, #0
 801e8e2:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801e8e4:	e00e      	b.n	801e904 <ee_skip_atoi+0x2c>
 801e8e6:	68fa      	ldr	r2, [r7, #12]
 801e8e8:	4613      	mov	r3, r2
 801e8ea:	009b      	lsls	r3, r3, #2
 801e8ec:	4413      	add	r3, r2
 801e8ee:	005b      	lsls	r3, r3, #1
 801e8f0:	4618      	mov	r0, r3
 801e8f2:	687b      	ldr	r3, [r7, #4]
 801e8f4:	681b      	ldr	r3, [r3, #0]
 801e8f6:	1c59      	adds	r1, r3, #1
 801e8f8:	687a      	ldr	r2, [r7, #4]
 801e8fa:	6011      	str	r1, [r2, #0]
 801e8fc:	781b      	ldrb	r3, [r3, #0]
 801e8fe:	4403      	add	r3, r0
 801e900:	3b30      	subs	r3, #48	@ 0x30
 801e902:	60fb      	str	r3, [r7, #12]
 801e904:	687b      	ldr	r3, [r7, #4]
 801e906:	681b      	ldr	r3, [r3, #0]
 801e908:	781b      	ldrb	r3, [r3, #0]
 801e90a:	2b2f      	cmp	r3, #47	@ 0x2f
 801e90c:	d904      	bls.n	801e918 <ee_skip_atoi+0x40>
 801e90e:	687b      	ldr	r3, [r7, #4]
 801e910:	681b      	ldr	r3, [r3, #0]
 801e912:	781b      	ldrb	r3, [r3, #0]
 801e914:	2b39      	cmp	r3, #57	@ 0x39
 801e916:	d9e6      	bls.n	801e8e6 <ee_skip_atoi+0xe>
  return i;
 801e918:	68fb      	ldr	r3, [r7, #12]
}
 801e91a:	4618      	mov	r0, r3
 801e91c:	3714      	adds	r7, #20
 801e91e:	46bd      	mov	sp, r7
 801e920:	bc80      	pop	{r7}
 801e922:	4770      	bx	lr

0801e924 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801e924:	b480      	push	{r7}
 801e926:	b099      	sub	sp, #100	@ 0x64
 801e928:	af00      	add	r7, sp, #0
 801e92a:	60f8      	str	r0, [r7, #12]
 801e92c:	60b9      	str	r1, [r7, #8]
 801e92e:	607a      	str	r2, [r7, #4]
 801e930:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801e932:	4b71      	ldr	r3, [pc, #452]	@ (801eaf8 <ee_number+0x1d4>)
 801e934:	681b      	ldr	r3, [r3, #0]
 801e936:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801e938:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e93a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801e93e:	2b00      	cmp	r3, #0
 801e940:	d002      	beq.n	801e948 <ee_number+0x24>
 801e942:	4b6e      	ldr	r3, [pc, #440]	@ (801eafc <ee_number+0x1d8>)
 801e944:	681b      	ldr	r3, [r3, #0]
 801e946:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801e948:	683b      	ldr	r3, [r7, #0]
 801e94a:	2b01      	cmp	r3, #1
 801e94c:	dd02      	ble.n	801e954 <ee_number+0x30>
 801e94e:	683b      	ldr	r3, [r7, #0]
 801e950:	2b24      	cmp	r3, #36	@ 0x24
 801e952:	dd01      	ble.n	801e958 <ee_number+0x34>
 801e954:	2300      	movs	r3, #0
 801e956:	e0ca      	b.n	801eaee <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801e958:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e95a:	f003 0301 	and.w	r3, r3, #1
 801e95e:	2b00      	cmp	r3, #0
 801e960:	d001      	beq.n	801e966 <ee_number+0x42>
 801e962:	2330      	movs	r3, #48	@ 0x30
 801e964:	e000      	b.n	801e968 <ee_number+0x44>
 801e966:	2320      	movs	r3, #32
 801e968:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801e96c:	2300      	movs	r3, #0
 801e96e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801e972:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e974:	f003 0302 	and.w	r3, r3, #2
 801e978:	2b00      	cmp	r3, #0
 801e97a:	d00b      	beq.n	801e994 <ee_number+0x70>
  {
    if (num < 0)
 801e97c:	687b      	ldr	r3, [r7, #4]
 801e97e:	2b00      	cmp	r3, #0
 801e980:	da08      	bge.n	801e994 <ee_number+0x70>
    {
      sign = '-';
 801e982:	232d      	movs	r3, #45	@ 0x2d
 801e984:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801e988:	687b      	ldr	r3, [r7, #4]
 801e98a:	425b      	negs	r3, r3
 801e98c:	607b      	str	r3, [r7, #4]
      size--;
 801e98e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801e990:	3b01      	subs	r3, #1
 801e992:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801e994:	2300      	movs	r3, #0
 801e996:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801e998:	687b      	ldr	r3, [r7, #4]
 801e99a:	2b00      	cmp	r3, #0
 801e99c:	d11e      	bne.n	801e9dc <ee_number+0xb8>
    tmp[i++] = '0';
 801e99e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e9a0:	1c5a      	adds	r2, r3, #1
 801e9a2:	657a      	str	r2, [r7, #84]	@ 0x54
 801e9a4:	3360      	adds	r3, #96	@ 0x60
 801e9a6:	443b      	add	r3, r7
 801e9a8:	2230      	movs	r2, #48	@ 0x30
 801e9aa:	f803 2c50 	strb.w	r2, [r3, #-80]
 801e9ae:	e018      	b.n	801e9e2 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801e9b0:	687b      	ldr	r3, [r7, #4]
 801e9b2:	683a      	ldr	r2, [r7, #0]
 801e9b4:	fbb3 f1f2 	udiv	r1, r3, r2
 801e9b8:	fb01 f202 	mul.w	r2, r1, r2
 801e9bc:	1a9b      	subs	r3, r3, r2
 801e9be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801e9c0:	441a      	add	r2, r3
 801e9c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e9c4:	1c59      	adds	r1, r3, #1
 801e9c6:	6579      	str	r1, [r7, #84]	@ 0x54
 801e9c8:	7812      	ldrb	r2, [r2, #0]
 801e9ca:	3360      	adds	r3, #96	@ 0x60
 801e9cc:	443b      	add	r3, r7
 801e9ce:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801e9d2:	687a      	ldr	r2, [r7, #4]
 801e9d4:	683b      	ldr	r3, [r7, #0]
 801e9d6:	fbb2 f3f3 	udiv	r3, r2, r3
 801e9da:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801e9dc:	687b      	ldr	r3, [r7, #4]
 801e9de:	2b00      	cmp	r3, #0
 801e9e0:	d1e6      	bne.n	801e9b0 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801e9e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801e9e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801e9e6:	429a      	cmp	r2, r3
 801e9e8:	dd01      	ble.n	801e9ee <ee_number+0xca>
 801e9ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801e9ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801e9ee:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801e9f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801e9f2:	1ad3      	subs	r3, r2, r3
 801e9f4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801e9f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e9f8:	f003 0301 	and.w	r3, r3, #1
 801e9fc:	2b00      	cmp	r3, #0
 801e9fe:	d112      	bne.n	801ea26 <ee_number+0x102>
 801ea00:	e00c      	b.n	801ea1c <ee_number+0xf8>
 801ea02:	68fb      	ldr	r3, [r7, #12]
 801ea04:	1c5a      	adds	r2, r3, #1
 801ea06:	60fa      	str	r2, [r7, #12]
 801ea08:	2220      	movs	r2, #32
 801ea0a:	701a      	strb	r2, [r3, #0]
 801ea0c:	68bb      	ldr	r3, [r7, #8]
 801ea0e:	3b01      	subs	r3, #1
 801ea10:	60bb      	str	r3, [r7, #8]
 801ea12:	68bb      	ldr	r3, [r7, #8]
 801ea14:	2b00      	cmp	r3, #0
 801ea16:	d101      	bne.n	801ea1c <ee_number+0xf8>
 801ea18:	68fb      	ldr	r3, [r7, #12]
 801ea1a:	e068      	b.n	801eaee <ee_number+0x1ca>
 801ea1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ea1e:	1e5a      	subs	r2, r3, #1
 801ea20:	66ba      	str	r2, [r7, #104]	@ 0x68
 801ea22:	2b00      	cmp	r3, #0
 801ea24:	dced      	bgt.n	801ea02 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801ea26:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801ea2a:	2b00      	cmp	r3, #0
 801ea2c:	d01b      	beq.n	801ea66 <ee_number+0x142>
 801ea2e:	68fb      	ldr	r3, [r7, #12]
 801ea30:	1c5a      	adds	r2, r3, #1
 801ea32:	60fa      	str	r2, [r7, #12]
 801ea34:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801ea38:	701a      	strb	r2, [r3, #0]
 801ea3a:	68bb      	ldr	r3, [r7, #8]
 801ea3c:	3b01      	subs	r3, #1
 801ea3e:	60bb      	str	r3, [r7, #8]
 801ea40:	68bb      	ldr	r3, [r7, #8]
 801ea42:	2b00      	cmp	r3, #0
 801ea44:	d10f      	bne.n	801ea66 <ee_number+0x142>
 801ea46:	68fb      	ldr	r3, [r7, #12]
 801ea48:	e051      	b.n	801eaee <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801ea4a:	68fb      	ldr	r3, [r7, #12]
 801ea4c:	1c5a      	adds	r2, r3, #1
 801ea4e:	60fa      	str	r2, [r7, #12]
 801ea50:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801ea54:	701a      	strb	r2, [r3, #0]
 801ea56:	68bb      	ldr	r3, [r7, #8]
 801ea58:	3b01      	subs	r3, #1
 801ea5a:	60bb      	str	r3, [r7, #8]
 801ea5c:	68bb      	ldr	r3, [r7, #8]
 801ea5e:	2b00      	cmp	r3, #0
 801ea60:	d101      	bne.n	801ea66 <ee_number+0x142>
 801ea62:	68fb      	ldr	r3, [r7, #12]
 801ea64:	e043      	b.n	801eaee <ee_number+0x1ca>
 801ea66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ea68:	1e5a      	subs	r2, r3, #1
 801ea6a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801ea6c:	2b00      	cmp	r3, #0
 801ea6e:	dcec      	bgt.n	801ea4a <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801ea70:	e00c      	b.n	801ea8c <ee_number+0x168>
 801ea72:	68fb      	ldr	r3, [r7, #12]
 801ea74:	1c5a      	adds	r2, r3, #1
 801ea76:	60fa      	str	r2, [r7, #12]
 801ea78:	2230      	movs	r2, #48	@ 0x30
 801ea7a:	701a      	strb	r2, [r3, #0]
 801ea7c:	68bb      	ldr	r3, [r7, #8]
 801ea7e:	3b01      	subs	r3, #1
 801ea80:	60bb      	str	r3, [r7, #8]
 801ea82:	68bb      	ldr	r3, [r7, #8]
 801ea84:	2b00      	cmp	r3, #0
 801ea86:	d101      	bne.n	801ea8c <ee_number+0x168>
 801ea88:	68fb      	ldr	r3, [r7, #12]
 801ea8a:	e030      	b.n	801eaee <ee_number+0x1ca>
 801ea8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801ea8e:	1e5a      	subs	r2, r3, #1
 801ea90:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801ea92:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ea94:	429a      	cmp	r2, r3
 801ea96:	dbec      	blt.n	801ea72 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801ea98:	e010      	b.n	801eabc <ee_number+0x198>
 801ea9a:	68fb      	ldr	r3, [r7, #12]
 801ea9c:	1c5a      	adds	r2, r3, #1
 801ea9e:	60fa      	str	r2, [r7, #12]
 801eaa0:	f107 0110 	add.w	r1, r7, #16
 801eaa4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801eaa6:	440a      	add	r2, r1
 801eaa8:	7812      	ldrb	r2, [r2, #0]
 801eaaa:	701a      	strb	r2, [r3, #0]
 801eaac:	68bb      	ldr	r3, [r7, #8]
 801eaae:	3b01      	subs	r3, #1
 801eab0:	60bb      	str	r3, [r7, #8]
 801eab2:	68bb      	ldr	r3, [r7, #8]
 801eab4:	2b00      	cmp	r3, #0
 801eab6:	d101      	bne.n	801eabc <ee_number+0x198>
 801eab8:	68fb      	ldr	r3, [r7, #12]
 801eaba:	e018      	b.n	801eaee <ee_number+0x1ca>
 801eabc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801eabe:	1e5a      	subs	r2, r3, #1
 801eac0:	657a      	str	r2, [r7, #84]	@ 0x54
 801eac2:	2b00      	cmp	r3, #0
 801eac4:	dce9      	bgt.n	801ea9a <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801eac6:	e00c      	b.n	801eae2 <ee_number+0x1be>
 801eac8:	68fb      	ldr	r3, [r7, #12]
 801eaca:	1c5a      	adds	r2, r3, #1
 801eacc:	60fa      	str	r2, [r7, #12]
 801eace:	2220      	movs	r2, #32
 801ead0:	701a      	strb	r2, [r3, #0]
 801ead2:	68bb      	ldr	r3, [r7, #8]
 801ead4:	3b01      	subs	r3, #1
 801ead6:	60bb      	str	r3, [r7, #8]
 801ead8:	68bb      	ldr	r3, [r7, #8]
 801eada:	2b00      	cmp	r3, #0
 801eadc:	d101      	bne.n	801eae2 <ee_number+0x1be>
 801eade:	68fb      	ldr	r3, [r7, #12]
 801eae0:	e005      	b.n	801eaee <ee_number+0x1ca>
 801eae2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801eae4:	1e5a      	subs	r2, r3, #1
 801eae6:	66ba      	str	r2, [r7, #104]	@ 0x68
 801eae8:	2b00      	cmp	r3, #0
 801eaea:	dced      	bgt.n	801eac8 <ee_number+0x1a4>

  return str;
 801eaec:	68fb      	ldr	r3, [r7, #12]
}
 801eaee:	4618      	mov	r0, r3
 801eaf0:	3764      	adds	r7, #100	@ 0x64
 801eaf2:	46bd      	mov	sp, r7
 801eaf4:	bc80      	pop	{r7}
 801eaf6:	4770      	bx	lr
 801eaf8:	2000014c 	.word	0x2000014c
 801eafc:	20000150 	.word	0x20000150

0801eb00 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801eb00:	b580      	push	{r7, lr}
 801eb02:	b092      	sub	sp, #72	@ 0x48
 801eb04:	af04      	add	r7, sp, #16
 801eb06:	60f8      	str	r0, [r7, #12]
 801eb08:	60b9      	str	r1, [r7, #8]
 801eb0a:	607a      	str	r2, [r7, #4]
 801eb0c:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801eb0e:	68bb      	ldr	r3, [r7, #8]
 801eb10:	2b00      	cmp	r3, #0
 801eb12:	dc01      	bgt.n	801eb18 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801eb14:	2300      	movs	r3, #0
 801eb16:	e13e      	b.n	801ed96 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801eb18:	68fb      	ldr	r3, [r7, #12]
 801eb1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801eb1c:	e128      	b.n	801ed70 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801eb1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801eb20:	68fb      	ldr	r3, [r7, #12]
 801eb22:	1ad2      	subs	r2, r2, r3
 801eb24:	68bb      	ldr	r3, [r7, #8]
 801eb26:	3b01      	subs	r3, #1
 801eb28:	429a      	cmp	r2, r3
 801eb2a:	f280 812e 	bge.w	801ed8a <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801eb2e:	687b      	ldr	r3, [r7, #4]
 801eb30:	781b      	ldrb	r3, [r3, #0]
 801eb32:	2b25      	cmp	r3, #37	@ 0x25
 801eb34:	d006      	beq.n	801eb44 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801eb36:	687a      	ldr	r2, [r7, #4]
 801eb38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801eb3a:	1c59      	adds	r1, r3, #1
 801eb3c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801eb3e:	7812      	ldrb	r2, [r2, #0]
 801eb40:	701a      	strb	r2, [r3, #0]
      continue;
 801eb42:	e112      	b.n	801ed6a <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801eb44:	2300      	movs	r3, #0
 801eb46:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801eb48:	687b      	ldr	r3, [r7, #4]
 801eb4a:	3301      	adds	r3, #1
 801eb4c:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801eb4e:	687b      	ldr	r3, [r7, #4]
 801eb50:	781b      	ldrb	r3, [r3, #0]
 801eb52:	2b30      	cmp	r3, #48	@ 0x30
 801eb54:	d103      	bne.n	801eb5e <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801eb56:	6a3b      	ldr	r3, [r7, #32]
 801eb58:	f043 0301 	orr.w	r3, r3, #1
 801eb5c:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801eb5e:	f04f 33ff 	mov.w	r3, #4294967295
 801eb62:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801eb64:	687b      	ldr	r3, [r7, #4]
 801eb66:	781b      	ldrb	r3, [r3, #0]
 801eb68:	2b2f      	cmp	r3, #47	@ 0x2f
 801eb6a:	d908      	bls.n	801eb7e <tiny_vsnprintf_like+0x7e>
 801eb6c:	687b      	ldr	r3, [r7, #4]
 801eb6e:	781b      	ldrb	r3, [r3, #0]
 801eb70:	2b39      	cmp	r3, #57	@ 0x39
 801eb72:	d804      	bhi.n	801eb7e <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801eb74:	1d3b      	adds	r3, r7, #4
 801eb76:	4618      	mov	r0, r3
 801eb78:	f7ff feae 	bl	801e8d8 <ee_skip_atoi>
 801eb7c:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801eb7e:	f04f 33ff 	mov.w	r3, #4294967295
 801eb82:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801eb84:	f04f 33ff 	mov.w	r3, #4294967295
 801eb88:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801eb8a:	230a      	movs	r3, #10
 801eb8c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801eb8e:	687b      	ldr	r3, [r7, #4]
 801eb90:	781b      	ldrb	r3, [r3, #0]
 801eb92:	3b58      	subs	r3, #88	@ 0x58
 801eb94:	2b20      	cmp	r3, #32
 801eb96:	f200 8094 	bhi.w	801ecc2 <tiny_vsnprintf_like+0x1c2>
 801eb9a:	a201      	add	r2, pc, #4	@ (adr r2, 801eba0 <tiny_vsnprintf_like+0xa0>)
 801eb9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801eba0:	0801ecab 	.word	0x0801ecab
 801eba4:	0801ecc3 	.word	0x0801ecc3
 801eba8:	0801ecc3 	.word	0x0801ecc3
 801ebac:	0801ecc3 	.word	0x0801ecc3
 801ebb0:	0801ecc3 	.word	0x0801ecc3
 801ebb4:	0801ecc3 	.word	0x0801ecc3
 801ebb8:	0801ecc3 	.word	0x0801ecc3
 801ebbc:	0801ecc3 	.word	0x0801ecc3
 801ebc0:	0801ecc3 	.word	0x0801ecc3
 801ebc4:	0801ecc3 	.word	0x0801ecc3
 801ebc8:	0801ecc3 	.word	0x0801ecc3
 801ebcc:	0801ec2f 	.word	0x0801ec2f
 801ebd0:	0801ecb9 	.word	0x0801ecb9
 801ebd4:	0801ecc3 	.word	0x0801ecc3
 801ebd8:	0801ecc3 	.word	0x0801ecc3
 801ebdc:	0801ecc3 	.word	0x0801ecc3
 801ebe0:	0801ecc3 	.word	0x0801ecc3
 801ebe4:	0801ecb9 	.word	0x0801ecb9
 801ebe8:	0801ecc3 	.word	0x0801ecc3
 801ebec:	0801ecc3 	.word	0x0801ecc3
 801ebf0:	0801ecc3 	.word	0x0801ecc3
 801ebf4:	0801ecc3 	.word	0x0801ecc3
 801ebf8:	0801ecc3 	.word	0x0801ecc3
 801ebfc:	0801ecc3 	.word	0x0801ecc3
 801ec00:	0801ecc3 	.word	0x0801ecc3
 801ec04:	0801ecc3 	.word	0x0801ecc3
 801ec08:	0801ecc3 	.word	0x0801ecc3
 801ec0c:	0801ec4f 	.word	0x0801ec4f
 801ec10:	0801ecc3 	.word	0x0801ecc3
 801ec14:	0801ed0f 	.word	0x0801ed0f
 801ec18:	0801ecc3 	.word	0x0801ecc3
 801ec1c:	0801ecc3 	.word	0x0801ecc3
 801ec20:	0801ecb3 	.word	0x0801ecb3
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801ec24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ec26:	1c5a      	adds	r2, r3, #1
 801ec28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ec2a:	2220      	movs	r2, #32
 801ec2c:	701a      	strb	r2, [r3, #0]
 801ec2e:	69fb      	ldr	r3, [r7, #28]
 801ec30:	3b01      	subs	r3, #1
 801ec32:	61fb      	str	r3, [r7, #28]
 801ec34:	69fb      	ldr	r3, [r7, #28]
 801ec36:	2b00      	cmp	r3, #0
 801ec38:	dcf4      	bgt.n	801ec24 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801ec3a:	683b      	ldr	r3, [r7, #0]
 801ec3c:	1d1a      	adds	r2, r3, #4
 801ec3e:	603a      	str	r2, [r7, #0]
 801ec40:	6819      	ldr	r1, [r3, #0]
 801ec42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ec44:	1c5a      	adds	r2, r3, #1
 801ec46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ec48:	b2ca      	uxtb	r2, r1
 801ec4a:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801ec4c:	e08d      	b.n	801ed6a <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801ec4e:	683b      	ldr	r3, [r7, #0]
 801ec50:	1d1a      	adds	r2, r3, #4
 801ec52:	603a      	str	r2, [r7, #0]
 801ec54:	681b      	ldr	r3, [r3, #0]
 801ec56:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801ec58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ec5a:	2b00      	cmp	r3, #0
 801ec5c:	d101      	bne.n	801ec62 <tiny_vsnprintf_like+0x162>
 801ec5e:	4b50      	ldr	r3, [pc, #320]	@ (801eda0 <tiny_vsnprintf_like+0x2a0>)
 801ec60:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801ec62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ec64:	f7e1 fa8c 	bl	8000180 <strlen>
 801ec68:	4603      	mov	r3, r0
 801ec6a:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801ec6c:	e004      	b.n	801ec78 <tiny_vsnprintf_like+0x178>
 801ec6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ec70:	1c5a      	adds	r2, r3, #1
 801ec72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ec74:	2220      	movs	r2, #32
 801ec76:	701a      	strb	r2, [r3, #0]
 801ec78:	69fb      	ldr	r3, [r7, #28]
 801ec7a:	1e5a      	subs	r2, r3, #1
 801ec7c:	61fa      	str	r2, [r7, #28]
 801ec7e:	693a      	ldr	r2, [r7, #16]
 801ec80:	429a      	cmp	r2, r3
 801ec82:	dbf4      	blt.n	801ec6e <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801ec84:	2300      	movs	r3, #0
 801ec86:	62bb      	str	r3, [r7, #40]	@ 0x28
 801ec88:	e00a      	b.n	801eca0 <tiny_vsnprintf_like+0x1a0>
 801ec8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ec8c:	1c53      	adds	r3, r2, #1
 801ec8e:	627b      	str	r3, [r7, #36]	@ 0x24
 801ec90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ec92:	1c59      	adds	r1, r3, #1
 801ec94:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801ec96:	7812      	ldrb	r2, [r2, #0]
 801ec98:	701a      	strb	r2, [r3, #0]
 801ec9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ec9c:	3301      	adds	r3, #1
 801ec9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 801eca0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801eca2:	693b      	ldr	r3, [r7, #16]
 801eca4:	429a      	cmp	r2, r3
 801eca6:	dbf0      	blt.n	801ec8a <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801eca8:	e05f      	b.n	801ed6a <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801ecaa:	6a3b      	ldr	r3, [r7, #32]
 801ecac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ecb0:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801ecb2:	2310      	movs	r3, #16
 801ecb4:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801ecb6:	e02b      	b.n	801ed10 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801ecb8:	6a3b      	ldr	r3, [r7, #32]
 801ecba:	f043 0302 	orr.w	r3, r3, #2
 801ecbe:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801ecc0:	e025      	b.n	801ed0e <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801ecc2:	687b      	ldr	r3, [r7, #4]
 801ecc4:	781b      	ldrb	r3, [r3, #0]
 801ecc6:	2b25      	cmp	r3, #37	@ 0x25
 801ecc8:	d004      	beq.n	801ecd4 <tiny_vsnprintf_like+0x1d4>
 801ecca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801eccc:	1c5a      	adds	r2, r3, #1
 801ecce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ecd0:	2225      	movs	r2, #37	@ 0x25
 801ecd2:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801ecd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ecd6:	68fb      	ldr	r3, [r7, #12]
 801ecd8:	1ad2      	subs	r2, r2, r3
 801ecda:	68bb      	ldr	r3, [r7, #8]
 801ecdc:	3b01      	subs	r3, #1
 801ecde:	429a      	cmp	r2, r3
 801ece0:	da16      	bge.n	801ed10 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801ece2:	687b      	ldr	r3, [r7, #4]
 801ece4:	781b      	ldrb	r3, [r3, #0]
 801ece6:	2b00      	cmp	r3, #0
 801ece8:	d006      	beq.n	801ecf8 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801ecea:	687a      	ldr	r2, [r7, #4]
 801ecec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ecee:	1c59      	adds	r1, r3, #1
 801ecf0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801ecf2:	7812      	ldrb	r2, [r2, #0]
 801ecf4:	701a      	strb	r2, [r3, #0]
 801ecf6:	e002      	b.n	801ecfe <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801ecf8:	687b      	ldr	r3, [r7, #4]
 801ecfa:	3b01      	subs	r3, #1
 801ecfc:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801ecfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ed00:	68fb      	ldr	r3, [r7, #12]
 801ed02:	1ad2      	subs	r2, r2, r3
 801ed04:	68bb      	ldr	r3, [r7, #8]
 801ed06:	3b01      	subs	r3, #1
 801ed08:	429a      	cmp	r2, r3
 801ed0a:	db2d      	blt.n	801ed68 <tiny_vsnprintf_like+0x268>
 801ed0c:	e000      	b.n	801ed10 <tiny_vsnprintf_like+0x210>
        break;
 801ed0e:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801ed10:	697b      	ldr	r3, [r7, #20]
 801ed12:	2b6c      	cmp	r3, #108	@ 0x6c
 801ed14:	d105      	bne.n	801ed22 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801ed16:	683b      	ldr	r3, [r7, #0]
 801ed18:	1d1a      	adds	r2, r3, #4
 801ed1a:	603a      	str	r2, [r7, #0]
 801ed1c:	681b      	ldr	r3, [r3, #0]
 801ed1e:	637b      	str	r3, [r7, #52]	@ 0x34
 801ed20:	e00f      	b.n	801ed42 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801ed22:	6a3b      	ldr	r3, [r7, #32]
 801ed24:	f003 0302 	and.w	r3, r3, #2
 801ed28:	2b00      	cmp	r3, #0
 801ed2a:	d005      	beq.n	801ed38 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801ed2c:	683b      	ldr	r3, [r7, #0]
 801ed2e:	1d1a      	adds	r2, r3, #4
 801ed30:	603a      	str	r2, [r7, #0]
 801ed32:	681b      	ldr	r3, [r3, #0]
 801ed34:	637b      	str	r3, [r7, #52]	@ 0x34
 801ed36:	e004      	b.n	801ed42 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801ed38:	683b      	ldr	r3, [r7, #0]
 801ed3a:	1d1a      	adds	r2, r3, #4
 801ed3c:	603a      	str	r2, [r7, #0]
 801ed3e:	681b      	ldr	r3, [r3, #0]
 801ed40:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801ed42:	68bb      	ldr	r3, [r7, #8]
 801ed44:	1e5a      	subs	r2, r3, #1
 801ed46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801ed48:	68fb      	ldr	r3, [r7, #12]
 801ed4a:	1acb      	subs	r3, r1, r3
 801ed4c:	1ad1      	subs	r1, r2, r3
 801ed4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ed50:	6a3b      	ldr	r3, [r7, #32]
 801ed52:	9302      	str	r3, [sp, #8]
 801ed54:	69bb      	ldr	r3, [r7, #24]
 801ed56:	9301      	str	r3, [sp, #4]
 801ed58:	69fb      	ldr	r3, [r7, #28]
 801ed5a:	9300      	str	r3, [sp, #0]
 801ed5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ed5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801ed60:	f7ff fde0 	bl	801e924 <ee_number>
 801ed64:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801ed66:	e000      	b.n	801ed6a <tiny_vsnprintf_like+0x26a>
        continue;
 801ed68:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801ed6a:	687b      	ldr	r3, [r7, #4]
 801ed6c:	3301      	adds	r3, #1
 801ed6e:	607b      	str	r3, [r7, #4]
 801ed70:	687b      	ldr	r3, [r7, #4]
 801ed72:	781b      	ldrb	r3, [r3, #0]
 801ed74:	2b00      	cmp	r3, #0
 801ed76:	f47f aed2 	bne.w	801eb1e <tiny_vsnprintf_like+0x1e>
 801ed7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ed7c:	68fb      	ldr	r3, [r7, #12]
 801ed7e:	1ad2      	subs	r2, r2, r3
 801ed80:	68bb      	ldr	r3, [r7, #8]
 801ed82:	3b01      	subs	r3, #1
 801ed84:	429a      	cmp	r2, r3
 801ed86:	f6bf aeca 	bge.w	801eb1e <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801ed8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ed8c:	2200      	movs	r2, #0
 801ed8e:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801ed90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ed92:	68fb      	ldr	r3, [r7, #12]
 801ed94:	1ad3      	subs	r3, r2, r3
}
 801ed96:	4618      	mov	r0, r3
 801ed98:	3738      	adds	r7, #56	@ 0x38
 801ed9a:	46bd      	mov	sp, r7
 801ed9c:	bd80      	pop	{r7, pc}
 801ed9e:	bf00      	nop
 801eda0:	08023538 	.word	0x08023538

0801eda4 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801eda4:	b580      	push	{r7, lr}
 801eda6:	b090      	sub	sp, #64	@ 0x40
 801eda8:	af00      	add	r7, sp, #0
 801edaa:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801edac:	4b73      	ldr	r3, [pc, #460]	@ (801ef7c <UTIL_SEQ_Run+0x1d8>)
 801edae:	681b      	ldr	r3, [r3, #0]
 801edb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801edb2:	4b72      	ldr	r3, [pc, #456]	@ (801ef7c <UTIL_SEQ_Run+0x1d8>)
 801edb4:	681a      	ldr	r2, [r3, #0]
 801edb6:	687b      	ldr	r3, [r7, #4]
 801edb8:	4013      	ands	r3, r2
 801edba:	4a70      	ldr	r2, [pc, #448]	@ (801ef7c <UTIL_SEQ_Run+0x1d8>)
 801edbc:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801edbe:	4b70      	ldr	r3, [pc, #448]	@ (801ef80 <UTIL_SEQ_Run+0x1dc>)
 801edc0:	681b      	ldr	r3, [r3, #0]
 801edc2:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801edc4:	4b6f      	ldr	r3, [pc, #444]	@ (801ef84 <UTIL_SEQ_Run+0x1e0>)
 801edc6:	681b      	ldr	r3, [r3, #0]
 801edc8:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801edca:	4b6f      	ldr	r3, [pc, #444]	@ (801ef88 <UTIL_SEQ_Run+0x1e4>)
 801edcc:	681b      	ldr	r3, [r3, #0]
 801edce:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801edd0:	4b6e      	ldr	r3, [pc, #440]	@ (801ef8c <UTIL_SEQ_Run+0x1e8>)
 801edd2:	681b      	ldr	r3, [r3, #0]
 801edd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801edd6:	e08d      	b.n	801eef4 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801edd8:	2300      	movs	r3, #0
 801edda:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801eddc:	e002      	b.n	801ede4 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801edde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ede0:	3301      	adds	r3, #1
 801ede2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801ede4:	4a6a      	ldr	r2, [pc, #424]	@ (801ef90 <UTIL_SEQ_Run+0x1ec>)
 801ede6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ede8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801edec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801edee:	401a      	ands	r2, r3
 801edf0:	4b62      	ldr	r3, [pc, #392]	@ (801ef7c <UTIL_SEQ_Run+0x1d8>)
 801edf2:	681b      	ldr	r3, [r3, #0]
 801edf4:	4013      	ands	r3, r2
 801edf6:	2b00      	cmp	r3, #0
 801edf8:	d0f1      	beq.n	801edde <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801edfa:	4a65      	ldr	r2, [pc, #404]	@ (801ef90 <UTIL_SEQ_Run+0x1ec>)
 801edfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801edfe:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801ee02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ee04:	401a      	ands	r2, r3
 801ee06:	4b5d      	ldr	r3, [pc, #372]	@ (801ef7c <UTIL_SEQ_Run+0x1d8>)
 801ee08:	681b      	ldr	r3, [r3, #0]
 801ee0a:	4013      	ands	r3, r2
 801ee0c:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801ee0e:	4a60      	ldr	r2, [pc, #384]	@ (801ef90 <UTIL_SEQ_Run+0x1ec>)
 801ee10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee12:	00db      	lsls	r3, r3, #3
 801ee14:	4413      	add	r3, r2
 801ee16:	685a      	ldr	r2, [r3, #4]
 801ee18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee1a:	4013      	ands	r3, r2
 801ee1c:	2b00      	cmp	r3, #0
 801ee1e:	d106      	bne.n	801ee2e <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801ee20:	4a5b      	ldr	r2, [pc, #364]	@ (801ef90 <UTIL_SEQ_Run+0x1ec>)
 801ee22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee24:	00db      	lsls	r3, r3, #3
 801ee26:	4413      	add	r3, r2
 801ee28:	f04f 32ff 	mov.w	r2, #4294967295
 801ee2c:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801ee2e:	4a58      	ldr	r2, [pc, #352]	@ (801ef90 <UTIL_SEQ_Run+0x1ec>)
 801ee30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee32:	00db      	lsls	r3, r3, #3
 801ee34:	4413      	add	r3, r2
 801ee36:	685a      	ldr	r2, [r3, #4]
 801ee38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee3a:	4013      	ands	r3, r2
 801ee3c:	4618      	mov	r0, r3
 801ee3e:	f000 f907 	bl	801f050 <SEQ_BitPosition>
 801ee42:	4603      	mov	r3, r0
 801ee44:	461a      	mov	r2, r3
 801ee46:	4b53      	ldr	r3, [pc, #332]	@ (801ef94 <UTIL_SEQ_Run+0x1f0>)
 801ee48:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801ee4a:	4a51      	ldr	r2, [pc, #324]	@ (801ef90 <UTIL_SEQ_Run+0x1ec>)
 801ee4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee4e:	00db      	lsls	r3, r3, #3
 801ee50:	4413      	add	r3, r2
 801ee52:	685a      	ldr	r2, [r3, #4]
 801ee54:	4b4f      	ldr	r3, [pc, #316]	@ (801ef94 <UTIL_SEQ_Run+0x1f0>)
 801ee56:	681b      	ldr	r3, [r3, #0]
 801ee58:	2101      	movs	r1, #1
 801ee5a:	fa01 f303 	lsl.w	r3, r1, r3
 801ee5e:	43db      	mvns	r3, r3
 801ee60:	401a      	ands	r2, r3
 801ee62:	494b      	ldr	r1, [pc, #300]	@ (801ef90 <UTIL_SEQ_Run+0x1ec>)
 801ee64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee66:	00db      	lsls	r3, r3, #3
 801ee68:	440b      	add	r3, r1
 801ee6a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ee6c:	f3ef 8310 	mrs	r3, PRIMASK
 801ee70:	61bb      	str	r3, [r7, #24]
  return(result);
 801ee72:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801ee74:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801ee76:	b672      	cpsid	i
}
 801ee78:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801ee7a:	4b46      	ldr	r3, [pc, #280]	@ (801ef94 <UTIL_SEQ_Run+0x1f0>)
 801ee7c:	681b      	ldr	r3, [r3, #0]
 801ee7e:	2201      	movs	r2, #1
 801ee80:	fa02 f303 	lsl.w	r3, r2, r3
 801ee84:	43da      	mvns	r2, r3
 801ee86:	4b3e      	ldr	r3, [pc, #248]	@ (801ef80 <UTIL_SEQ_Run+0x1dc>)
 801ee88:	681b      	ldr	r3, [r3, #0]
 801ee8a:	4013      	ands	r3, r2
 801ee8c:	4a3c      	ldr	r2, [pc, #240]	@ (801ef80 <UTIL_SEQ_Run+0x1dc>)
 801ee8e:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ee90:	2301      	movs	r3, #1
 801ee92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ee94:	e013      	b.n	801eebe <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801ee96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee98:	3b01      	subs	r3, #1
 801ee9a:	4a3d      	ldr	r2, [pc, #244]	@ (801ef90 <UTIL_SEQ_Run+0x1ec>)
 801ee9c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801eea0:	4b3c      	ldr	r3, [pc, #240]	@ (801ef94 <UTIL_SEQ_Run+0x1f0>)
 801eea2:	681b      	ldr	r3, [r3, #0]
 801eea4:	2201      	movs	r2, #1
 801eea6:	fa02 f303 	lsl.w	r3, r2, r3
 801eeaa:	43da      	mvns	r2, r3
 801eeac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801eeae:	3b01      	subs	r3, #1
 801eeb0:	400a      	ands	r2, r1
 801eeb2:	4937      	ldr	r1, [pc, #220]	@ (801ef90 <UTIL_SEQ_Run+0x1ec>)
 801eeb4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801eeb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801eeba:	3b01      	subs	r3, #1
 801eebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801eebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801eec0:	2b00      	cmp	r3, #0
 801eec2:	d1e8      	bne.n	801ee96 <UTIL_SEQ_Run+0xf2>
 801eec4:	6a3b      	ldr	r3, [r7, #32]
 801eec6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eec8:	697b      	ldr	r3, [r7, #20]
 801eeca:	f383 8810 	msr	PRIMASK, r3
}
 801eece:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801eed0:	4b30      	ldr	r3, [pc, #192]	@ (801ef94 <UTIL_SEQ_Run+0x1f0>)
 801eed2:	681b      	ldr	r3, [r3, #0]
 801eed4:	4a30      	ldr	r2, [pc, #192]	@ (801ef98 <UTIL_SEQ_Run+0x1f4>)
 801eed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801eeda:	4798      	blx	r3

    local_taskset = TaskSet;
 801eedc:	4b28      	ldr	r3, [pc, #160]	@ (801ef80 <UTIL_SEQ_Run+0x1dc>)
 801eede:	681b      	ldr	r3, [r3, #0]
 801eee0:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801eee2:	4b28      	ldr	r3, [pc, #160]	@ (801ef84 <UTIL_SEQ_Run+0x1e0>)
 801eee4:	681b      	ldr	r3, [r3, #0]
 801eee6:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801eee8:	4b27      	ldr	r3, [pc, #156]	@ (801ef88 <UTIL_SEQ_Run+0x1e4>)
 801eeea:	681b      	ldr	r3, [r3, #0]
 801eeec:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801eeee:	4b27      	ldr	r3, [pc, #156]	@ (801ef8c <UTIL_SEQ_Run+0x1e8>)
 801eef0:	681b      	ldr	r3, [r3, #0]
 801eef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801eef4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801eef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eef8:	401a      	ands	r2, r3
 801eefa:	4b20      	ldr	r3, [pc, #128]	@ (801ef7c <UTIL_SEQ_Run+0x1d8>)
 801eefc:	681b      	ldr	r3, [r3, #0]
 801eefe:	4013      	ands	r3, r2
 801ef00:	2b00      	cmp	r3, #0
 801ef02:	d005      	beq.n	801ef10 <UTIL_SEQ_Run+0x16c>
 801ef04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ef06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ef08:	4013      	ands	r3, r2
 801ef0a:	2b00      	cmp	r3, #0
 801ef0c:	f43f af64 	beq.w	801edd8 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801ef10:	4b20      	ldr	r3, [pc, #128]	@ (801ef94 <UTIL_SEQ_Run+0x1f0>)
 801ef12:	f04f 32ff 	mov.w	r2, #4294967295
 801ef16:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801ef18:	f000 f88e 	bl	801f038 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ef1c:	f3ef 8310 	mrs	r3, PRIMASK
 801ef20:	613b      	str	r3, [r7, #16]
  return(result);
 801ef22:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801ef24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ef26:	b672      	cpsid	i
}
 801ef28:	bf00      	nop
  local_taskset = TaskSet;
 801ef2a:	4b15      	ldr	r3, [pc, #84]	@ (801ef80 <UTIL_SEQ_Run+0x1dc>)
 801ef2c:	681b      	ldr	r3, [r3, #0]
 801ef2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801ef30:	4b14      	ldr	r3, [pc, #80]	@ (801ef84 <UTIL_SEQ_Run+0x1e0>)
 801ef32:	681b      	ldr	r3, [r3, #0]
 801ef34:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801ef36:	4b14      	ldr	r3, [pc, #80]	@ (801ef88 <UTIL_SEQ_Run+0x1e4>)
 801ef38:	681b      	ldr	r3, [r3, #0]
 801ef3a:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801ef3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ef3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ef40:	401a      	ands	r2, r3
 801ef42:	4b0e      	ldr	r3, [pc, #56]	@ (801ef7c <UTIL_SEQ_Run+0x1d8>)
 801ef44:	681b      	ldr	r3, [r3, #0]
 801ef46:	4013      	ands	r3, r2
 801ef48:	2b00      	cmp	r3, #0
 801ef4a:	d107      	bne.n	801ef5c <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801ef4c:	4b0f      	ldr	r3, [pc, #60]	@ (801ef8c <UTIL_SEQ_Run+0x1e8>)
 801ef4e:	681a      	ldr	r2, [r3, #0]
 801ef50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ef52:	4013      	ands	r3, r2
 801ef54:	2b00      	cmp	r3, #0
 801ef56:	d101      	bne.n	801ef5c <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801ef58:	f7e3 fac2 	bl	80024e0 <UTIL_SEQ_Idle>
 801ef5c:	69fb      	ldr	r3, [r7, #28]
 801ef5e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ef60:	68fb      	ldr	r3, [r7, #12]
 801ef62:	f383 8810 	msr	PRIMASK, r3
}
 801ef66:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801ef68:	f000 f86c 	bl	801f044 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801ef6c:	4a03      	ldr	r2, [pc, #12]	@ (801ef7c <UTIL_SEQ_Run+0x1d8>)
 801ef6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ef70:	6013      	str	r3, [r2, #0]

  return;
 801ef72:	bf00      	nop
}
 801ef74:	3740      	adds	r7, #64	@ 0x40
 801ef76:	46bd      	mov	sp, r7
 801ef78:	bd80      	pop	{r7, pc}
 801ef7a:	bf00      	nop
 801ef7c:	20000158 	.word	0x20000158
 801ef80:	20002158 	.word	0x20002158
 801ef84:	2000215c 	.word	0x2000215c
 801ef88:	20000154 	.word	0x20000154
 801ef8c:	20002160 	.word	0x20002160
 801ef90:	20002178 	.word	0x20002178
 801ef94:	20002164 	.word	0x20002164
 801ef98:	20002168 	.word	0x20002168

0801ef9c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801ef9c:	b580      	push	{r7, lr}
 801ef9e:	b088      	sub	sp, #32
 801efa0:	af00      	add	r7, sp, #0
 801efa2:	60f8      	str	r0, [r7, #12]
 801efa4:	60b9      	str	r1, [r7, #8]
 801efa6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801efa8:	f3ef 8310 	mrs	r3, PRIMASK
 801efac:	617b      	str	r3, [r7, #20]
  return(result);
 801efae:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801efb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801efb2:	b672      	cpsid	i
}
 801efb4:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801efb6:	68f8      	ldr	r0, [r7, #12]
 801efb8:	f000 f84a 	bl	801f050 <SEQ_BitPosition>
 801efbc:	4603      	mov	r3, r0
 801efbe:	4619      	mov	r1, r3
 801efc0:	4a06      	ldr	r2, [pc, #24]	@ (801efdc <UTIL_SEQ_RegTask+0x40>)
 801efc2:	687b      	ldr	r3, [r7, #4]
 801efc4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801efc8:	69fb      	ldr	r3, [r7, #28]
 801efca:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801efcc:	69bb      	ldr	r3, [r7, #24]
 801efce:	f383 8810 	msr	PRIMASK, r3
}
 801efd2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801efd4:	bf00      	nop
}
 801efd6:	3720      	adds	r7, #32
 801efd8:	46bd      	mov	sp, r7
 801efda:	bd80      	pop	{r7, pc}
 801efdc:	20002168 	.word	0x20002168

0801efe0 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801efe0:	b480      	push	{r7}
 801efe2:	b087      	sub	sp, #28
 801efe4:	af00      	add	r7, sp, #0
 801efe6:	6078      	str	r0, [r7, #4]
 801efe8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801efea:	f3ef 8310 	mrs	r3, PRIMASK
 801efee:	60fb      	str	r3, [r7, #12]
  return(result);
 801eff0:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801eff2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801eff4:	b672      	cpsid	i
}
 801eff6:	bf00      	nop

  TaskSet |= TaskId_bm;
 801eff8:	4b0d      	ldr	r3, [pc, #52]	@ (801f030 <UTIL_SEQ_SetTask+0x50>)
 801effa:	681a      	ldr	r2, [r3, #0]
 801effc:	687b      	ldr	r3, [r7, #4]
 801effe:	4313      	orrs	r3, r2
 801f000:	4a0b      	ldr	r2, [pc, #44]	@ (801f030 <UTIL_SEQ_SetTask+0x50>)
 801f002:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801f004:	4a0b      	ldr	r2, [pc, #44]	@ (801f034 <UTIL_SEQ_SetTask+0x54>)
 801f006:	683b      	ldr	r3, [r7, #0]
 801f008:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801f00c:	687b      	ldr	r3, [r7, #4]
 801f00e:	431a      	orrs	r2, r3
 801f010:	4908      	ldr	r1, [pc, #32]	@ (801f034 <UTIL_SEQ_SetTask+0x54>)
 801f012:	683b      	ldr	r3, [r7, #0]
 801f014:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801f018:	697b      	ldr	r3, [r7, #20]
 801f01a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f01c:	693b      	ldr	r3, [r7, #16]
 801f01e:	f383 8810 	msr	PRIMASK, r3
}
 801f022:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801f024:	bf00      	nop
}
 801f026:	371c      	adds	r7, #28
 801f028:	46bd      	mov	sp, r7
 801f02a:	bc80      	pop	{r7}
 801f02c:	4770      	bx	lr
 801f02e:	bf00      	nop
 801f030:	20002158 	.word	0x20002158
 801f034:	20002178 	.word	0x20002178

0801f038 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801f038:	b480      	push	{r7}
 801f03a:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801f03c:	bf00      	nop
}
 801f03e:	46bd      	mov	sp, r7
 801f040:	bc80      	pop	{r7}
 801f042:	4770      	bx	lr

0801f044 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801f044:	b480      	push	{r7}
 801f046:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801f048:	bf00      	nop
}
 801f04a:	46bd      	mov	sp, r7
 801f04c:	bc80      	pop	{r7}
 801f04e:	4770      	bx	lr

0801f050 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801f050:	b480      	push	{r7}
 801f052:	b085      	sub	sp, #20
 801f054:	af00      	add	r7, sp, #0
 801f056:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801f058:	2300      	movs	r3, #0
 801f05a:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801f05c:	687b      	ldr	r3, [r7, #4]
 801f05e:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801f060:	68bb      	ldr	r3, [r7, #8]
 801f062:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801f066:	d204      	bcs.n	801f072 <SEQ_BitPosition+0x22>
 801f068:	2310      	movs	r3, #16
 801f06a:	73fb      	strb	r3, [r7, #15]
 801f06c:	68bb      	ldr	r3, [r7, #8]
 801f06e:	041b      	lsls	r3, r3, #16
 801f070:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801f072:	68bb      	ldr	r3, [r7, #8]
 801f074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801f078:	d205      	bcs.n	801f086 <SEQ_BitPosition+0x36>
 801f07a:	7bfb      	ldrb	r3, [r7, #15]
 801f07c:	3308      	adds	r3, #8
 801f07e:	73fb      	strb	r3, [r7, #15]
 801f080:	68bb      	ldr	r3, [r7, #8]
 801f082:	021b      	lsls	r3, r3, #8
 801f084:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801f086:	68bb      	ldr	r3, [r7, #8]
 801f088:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801f08c:	d205      	bcs.n	801f09a <SEQ_BitPosition+0x4a>
 801f08e:	7bfb      	ldrb	r3, [r7, #15]
 801f090:	3304      	adds	r3, #4
 801f092:	73fb      	strb	r3, [r7, #15]
 801f094:	68bb      	ldr	r3, [r7, #8]
 801f096:	011b      	lsls	r3, r3, #4
 801f098:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801f09a:	68bb      	ldr	r3, [r7, #8]
 801f09c:	0f1b      	lsrs	r3, r3, #28
 801f09e:	4a07      	ldr	r2, [pc, #28]	@ (801f0bc <SEQ_BitPosition+0x6c>)
 801f0a0:	5cd2      	ldrb	r2, [r2, r3]
 801f0a2:	7bfb      	ldrb	r3, [r7, #15]
 801f0a4:	4413      	add	r3, r2
 801f0a6:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801f0a8:	7bfb      	ldrb	r3, [r7, #15]
 801f0aa:	f1c3 031f 	rsb	r3, r3, #31
 801f0ae:	b2db      	uxtb	r3, r3
}
 801f0b0:	4618      	mov	r0, r3
 801f0b2:	3714      	adds	r7, #20
 801f0b4:	46bd      	mov	sp, r7
 801f0b6:	bc80      	pop	{r7}
 801f0b8:	4770      	bx	lr
 801f0ba:	bf00      	nop
 801f0bc:	08023cbc 	.word	0x08023cbc

0801f0c0 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801f0c0:	b580      	push	{r7, lr}
 801f0c2:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801f0c4:	4b04      	ldr	r3, [pc, #16]	@ (801f0d8 <UTIL_TIMER_Init+0x18>)
 801f0c6:	2200      	movs	r2, #0
 801f0c8:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801f0ca:	4b04      	ldr	r3, [pc, #16]	@ (801f0dc <UTIL_TIMER_Init+0x1c>)
 801f0cc:	681b      	ldr	r3, [r3, #0]
 801f0ce:	4798      	blx	r3
 801f0d0:	4603      	mov	r3, r0
}
 801f0d2:	4618      	mov	r0, r3
 801f0d4:	bd80      	pop	{r7, pc}
 801f0d6:	bf00      	nop
 801f0d8:	20002180 	.word	0x20002180
 801f0dc:	080235f8 	.word	0x080235f8

0801f0e0 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801f0e0:	b580      	push	{r7, lr}
 801f0e2:	b084      	sub	sp, #16
 801f0e4:	af00      	add	r7, sp, #0
 801f0e6:	60f8      	str	r0, [r7, #12]
 801f0e8:	60b9      	str	r1, [r7, #8]
 801f0ea:	603b      	str	r3, [r7, #0]
 801f0ec:	4613      	mov	r3, r2
 801f0ee:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801f0f0:	68fb      	ldr	r3, [r7, #12]
 801f0f2:	2b00      	cmp	r3, #0
 801f0f4:	d023      	beq.n	801f13e <UTIL_TIMER_Create+0x5e>
 801f0f6:	683b      	ldr	r3, [r7, #0]
 801f0f8:	2b00      	cmp	r3, #0
 801f0fa:	d020      	beq.n	801f13e <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801f0fc:	68fb      	ldr	r3, [r7, #12]
 801f0fe:	2200      	movs	r2, #0
 801f100:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801f102:	4b11      	ldr	r3, [pc, #68]	@ (801f148 <UTIL_TIMER_Create+0x68>)
 801f104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f106:	68b8      	ldr	r0, [r7, #8]
 801f108:	4798      	blx	r3
 801f10a:	4602      	mov	r2, r0
 801f10c:	68fb      	ldr	r3, [r7, #12]
 801f10e:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801f110:	68fb      	ldr	r3, [r7, #12]
 801f112:	2200      	movs	r2, #0
 801f114:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801f116:	68fb      	ldr	r3, [r7, #12]
 801f118:	2200      	movs	r2, #0
 801f11a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801f11c:	68fb      	ldr	r3, [r7, #12]
 801f11e:	2200      	movs	r2, #0
 801f120:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801f122:	68fb      	ldr	r3, [r7, #12]
 801f124:	683a      	ldr	r2, [r7, #0]
 801f126:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801f128:	68fb      	ldr	r3, [r7, #12]
 801f12a:	69ba      	ldr	r2, [r7, #24]
 801f12c:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801f12e:	68fb      	ldr	r3, [r7, #12]
 801f130:	79fa      	ldrb	r2, [r7, #7]
 801f132:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801f134:	68fb      	ldr	r3, [r7, #12]
 801f136:	2200      	movs	r2, #0
 801f138:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801f13a:	2300      	movs	r3, #0
 801f13c:	e000      	b.n	801f140 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801f13e:	2301      	movs	r3, #1
  }
}
 801f140:	4618      	mov	r0, r3
 801f142:	3710      	adds	r7, #16
 801f144:	46bd      	mov	sp, r7
 801f146:	bd80      	pop	{r7, pc}
 801f148:	080235f8 	.word	0x080235f8

0801f14c <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801f14c:	b580      	push	{r7, lr}
 801f14e:	b08a      	sub	sp, #40	@ 0x28
 801f150:	af00      	add	r7, sp, #0
 801f152:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f154:	2300      	movs	r3, #0
 801f156:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801f15a:	687b      	ldr	r3, [r7, #4]
 801f15c:	2b00      	cmp	r3, #0
 801f15e:	d056      	beq.n	801f20e <UTIL_TIMER_Start+0xc2>
 801f160:	6878      	ldr	r0, [r7, #4]
 801f162:	f000 f9a9 	bl	801f4b8 <TimerExists>
 801f166:	4603      	mov	r3, r0
 801f168:	f083 0301 	eor.w	r3, r3, #1
 801f16c:	b2db      	uxtb	r3, r3
 801f16e:	2b00      	cmp	r3, #0
 801f170:	d04d      	beq.n	801f20e <UTIL_TIMER_Start+0xc2>
 801f172:	687b      	ldr	r3, [r7, #4]
 801f174:	7a5b      	ldrb	r3, [r3, #9]
 801f176:	2b00      	cmp	r3, #0
 801f178:	d149      	bne.n	801f20e <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f17a:	f3ef 8310 	mrs	r3, PRIMASK
 801f17e:	613b      	str	r3, [r7, #16]
  return(result);
 801f180:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f182:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f184:	b672      	cpsid	i
}
 801f186:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801f188:	687b      	ldr	r3, [r7, #4]
 801f18a:	685b      	ldr	r3, [r3, #4]
 801f18c:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801f18e:	4b24      	ldr	r3, [pc, #144]	@ (801f220 <UTIL_TIMER_Start+0xd4>)
 801f190:	6a1b      	ldr	r3, [r3, #32]
 801f192:	4798      	blx	r3
 801f194:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801f196:	6a3a      	ldr	r2, [r7, #32]
 801f198:	69bb      	ldr	r3, [r7, #24]
 801f19a:	429a      	cmp	r2, r3
 801f19c:	d201      	bcs.n	801f1a2 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801f19e:	69bb      	ldr	r3, [r7, #24]
 801f1a0:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801f1a2:	687b      	ldr	r3, [r7, #4]
 801f1a4:	6a3a      	ldr	r2, [r7, #32]
 801f1a6:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801f1a8:	687b      	ldr	r3, [r7, #4]
 801f1aa:	2200      	movs	r2, #0
 801f1ac:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801f1ae:	687b      	ldr	r3, [r7, #4]
 801f1b0:	2201      	movs	r2, #1
 801f1b2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801f1b4:	687b      	ldr	r3, [r7, #4]
 801f1b6:	2200      	movs	r2, #0
 801f1b8:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801f1ba:	4b1a      	ldr	r3, [pc, #104]	@ (801f224 <UTIL_TIMER_Start+0xd8>)
 801f1bc:	681b      	ldr	r3, [r3, #0]
 801f1be:	2b00      	cmp	r3, #0
 801f1c0:	d106      	bne.n	801f1d0 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801f1c2:	4b17      	ldr	r3, [pc, #92]	@ (801f220 <UTIL_TIMER_Start+0xd4>)
 801f1c4:	691b      	ldr	r3, [r3, #16]
 801f1c6:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801f1c8:	6878      	ldr	r0, [r7, #4]
 801f1ca:	f000 f9eb 	bl	801f5a4 <TimerInsertNewHeadTimer>
 801f1ce:	e017      	b.n	801f200 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801f1d0:	4b13      	ldr	r3, [pc, #76]	@ (801f220 <UTIL_TIMER_Start+0xd4>)
 801f1d2:	699b      	ldr	r3, [r3, #24]
 801f1d4:	4798      	blx	r3
 801f1d6:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801f1d8:	687b      	ldr	r3, [r7, #4]
 801f1da:	681a      	ldr	r2, [r3, #0]
 801f1dc:	697b      	ldr	r3, [r7, #20]
 801f1de:	441a      	add	r2, r3
 801f1e0:	687b      	ldr	r3, [r7, #4]
 801f1e2:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801f1e4:	687b      	ldr	r3, [r7, #4]
 801f1e6:	681a      	ldr	r2, [r3, #0]
 801f1e8:	4b0e      	ldr	r3, [pc, #56]	@ (801f224 <UTIL_TIMER_Start+0xd8>)
 801f1ea:	681b      	ldr	r3, [r3, #0]
 801f1ec:	681b      	ldr	r3, [r3, #0]
 801f1ee:	429a      	cmp	r2, r3
 801f1f0:	d203      	bcs.n	801f1fa <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801f1f2:	6878      	ldr	r0, [r7, #4]
 801f1f4:	f000 f9d6 	bl	801f5a4 <TimerInsertNewHeadTimer>
 801f1f8:	e002      	b.n	801f200 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801f1fa:	6878      	ldr	r0, [r7, #4]
 801f1fc:	f000 f9a2 	bl	801f544 <TimerInsertTimer>
 801f200:	69fb      	ldr	r3, [r7, #28]
 801f202:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f204:	68fb      	ldr	r3, [r7, #12]
 801f206:	f383 8810 	msr	PRIMASK, r3
}
 801f20a:	bf00      	nop
  {
 801f20c:	e002      	b.n	801f214 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801f20e:	2301      	movs	r3, #1
 801f210:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801f214:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801f218:	4618      	mov	r0, r3
 801f21a:	3728      	adds	r7, #40	@ 0x28
 801f21c:	46bd      	mov	sp, r7
 801f21e:	bd80      	pop	{r7, pc}
 801f220:	080235f8 	.word	0x080235f8
 801f224:	20002180 	.word	0x20002180

0801f228 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801f228:	b580      	push	{r7, lr}
 801f22a:	b088      	sub	sp, #32
 801f22c:	af00      	add	r7, sp, #0
 801f22e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f230:	2300      	movs	r3, #0
 801f232:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801f234:	687b      	ldr	r3, [r7, #4]
 801f236:	2b00      	cmp	r3, #0
 801f238:	d05b      	beq.n	801f2f2 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f23a:	f3ef 8310 	mrs	r3, PRIMASK
 801f23e:	60fb      	str	r3, [r7, #12]
  return(result);
 801f240:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f242:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801f244:	b672      	cpsid	i
}
 801f246:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801f248:	4b2d      	ldr	r3, [pc, #180]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f24a:	681b      	ldr	r3, [r3, #0]
 801f24c:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801f24e:	4b2c      	ldr	r3, [pc, #176]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f250:	681b      	ldr	r3, [r3, #0]
 801f252:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801f254:	687b      	ldr	r3, [r7, #4]
 801f256:	2201      	movs	r2, #1
 801f258:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801f25a:	4b29      	ldr	r3, [pc, #164]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f25c:	681b      	ldr	r3, [r3, #0]
 801f25e:	2b00      	cmp	r3, #0
 801f260:	d041      	beq.n	801f2e6 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801f262:	687b      	ldr	r3, [r7, #4]
 801f264:	2200      	movs	r2, #0
 801f266:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801f268:	4b25      	ldr	r3, [pc, #148]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f26a:	681b      	ldr	r3, [r3, #0]
 801f26c:	687a      	ldr	r2, [r7, #4]
 801f26e:	429a      	cmp	r2, r3
 801f270:	d134      	bne.n	801f2dc <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801f272:	4b23      	ldr	r3, [pc, #140]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f274:	681b      	ldr	r3, [r3, #0]
 801f276:	2200      	movs	r2, #0
 801f278:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801f27a:	4b21      	ldr	r3, [pc, #132]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f27c:	681b      	ldr	r3, [r3, #0]
 801f27e:	695b      	ldr	r3, [r3, #20]
 801f280:	2b00      	cmp	r3, #0
 801f282:	d00a      	beq.n	801f29a <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801f284:	4b1e      	ldr	r3, [pc, #120]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f286:	681b      	ldr	r3, [r3, #0]
 801f288:	695b      	ldr	r3, [r3, #20]
 801f28a:	4a1d      	ldr	r2, [pc, #116]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f28c:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801f28e:	4b1c      	ldr	r3, [pc, #112]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f290:	681b      	ldr	r3, [r3, #0]
 801f292:	4618      	mov	r0, r3
 801f294:	f000 f92c 	bl	801f4f0 <TimerSetTimeout>
 801f298:	e023      	b.n	801f2e2 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801f29a:	4b1a      	ldr	r3, [pc, #104]	@ (801f304 <UTIL_TIMER_Stop+0xdc>)
 801f29c:	68db      	ldr	r3, [r3, #12]
 801f29e:	4798      	blx	r3
            TimerListHead = NULL;
 801f2a0:	4b17      	ldr	r3, [pc, #92]	@ (801f300 <UTIL_TIMER_Stop+0xd8>)
 801f2a2:	2200      	movs	r2, #0
 801f2a4:	601a      	str	r2, [r3, #0]
 801f2a6:	e01c      	b.n	801f2e2 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801f2a8:	697a      	ldr	r2, [r7, #20]
 801f2aa:	687b      	ldr	r3, [r7, #4]
 801f2ac:	429a      	cmp	r2, r3
 801f2ae:	d110      	bne.n	801f2d2 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801f2b0:	697b      	ldr	r3, [r7, #20]
 801f2b2:	695b      	ldr	r3, [r3, #20]
 801f2b4:	2b00      	cmp	r3, #0
 801f2b6:	d006      	beq.n	801f2c6 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801f2b8:	697b      	ldr	r3, [r7, #20]
 801f2ba:	695b      	ldr	r3, [r3, #20]
 801f2bc:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801f2be:	69bb      	ldr	r3, [r7, #24]
 801f2c0:	697a      	ldr	r2, [r7, #20]
 801f2c2:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801f2c4:	e00d      	b.n	801f2e2 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801f2c6:	2300      	movs	r3, #0
 801f2c8:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801f2ca:	69bb      	ldr	r3, [r7, #24]
 801f2cc:	697a      	ldr	r2, [r7, #20]
 801f2ce:	615a      	str	r2, [r3, #20]
            break;
 801f2d0:	e007      	b.n	801f2e2 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801f2d2:	697b      	ldr	r3, [r7, #20]
 801f2d4:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801f2d6:	697b      	ldr	r3, [r7, #20]
 801f2d8:	695b      	ldr	r3, [r3, #20]
 801f2da:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801f2dc:	697b      	ldr	r3, [r7, #20]
 801f2de:	2b00      	cmp	r3, #0
 801f2e0:	d1e2      	bne.n	801f2a8 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801f2e2:	2300      	movs	r3, #0
 801f2e4:	77fb      	strb	r3, [r7, #31]
 801f2e6:	693b      	ldr	r3, [r7, #16]
 801f2e8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f2ea:	68bb      	ldr	r3, [r7, #8]
 801f2ec:	f383 8810 	msr	PRIMASK, r3
}
 801f2f0:	e001      	b.n	801f2f6 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801f2f2:	2301      	movs	r3, #1
 801f2f4:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801f2f6:	7ffb      	ldrb	r3, [r7, #31]
}
 801f2f8:	4618      	mov	r0, r3
 801f2fa:	3720      	adds	r7, #32
 801f2fc:	46bd      	mov	sp, r7
 801f2fe:	bd80      	pop	{r7, pc}
 801f300:	20002180 	.word	0x20002180
 801f304:	080235f8 	.word	0x080235f8

0801f308 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801f308:	b580      	push	{r7, lr}
 801f30a:	b084      	sub	sp, #16
 801f30c:	af00      	add	r7, sp, #0
 801f30e:	6078      	str	r0, [r7, #4]
 801f310:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f312:	2300      	movs	r3, #0
 801f314:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801f316:	687b      	ldr	r3, [r7, #4]
 801f318:	2b00      	cmp	r3, #0
 801f31a:	d102      	bne.n	801f322 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801f31c:	2301      	movs	r3, #1
 801f31e:	73fb      	strb	r3, [r7, #15]
 801f320:	e014      	b.n	801f34c <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801f322:	4b0d      	ldr	r3, [pc, #52]	@ (801f358 <UTIL_TIMER_SetPeriod+0x50>)
 801f324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f326:	6838      	ldr	r0, [r7, #0]
 801f328:	4798      	blx	r3
 801f32a:	4602      	mov	r2, r0
 801f32c:	687b      	ldr	r3, [r7, #4]
 801f32e:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801f330:	6878      	ldr	r0, [r7, #4]
 801f332:	f000 f8c1 	bl	801f4b8 <TimerExists>
 801f336:	4603      	mov	r3, r0
 801f338:	2b00      	cmp	r3, #0
 801f33a:	d007      	beq.n	801f34c <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801f33c:	6878      	ldr	r0, [r7, #4]
 801f33e:	f7ff ff73 	bl	801f228 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801f342:	6878      	ldr	r0, [r7, #4]
 801f344:	f7ff ff02 	bl	801f14c <UTIL_TIMER_Start>
 801f348:	4603      	mov	r3, r0
 801f34a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801f34c:	7bfb      	ldrb	r3, [r7, #15]
}
 801f34e:	4618      	mov	r0, r3
 801f350:	3710      	adds	r7, #16
 801f352:	46bd      	mov	sp, r7
 801f354:	bd80      	pop	{r7, pc}
 801f356:	bf00      	nop
 801f358:	080235f8 	.word	0x080235f8

0801f35c <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801f35c:	b590      	push	{r4, r7, lr}
 801f35e:	b089      	sub	sp, #36	@ 0x24
 801f360:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f362:	f3ef 8310 	mrs	r3, PRIMASK
 801f366:	60bb      	str	r3, [r7, #8]
  return(result);
 801f368:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f36a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801f36c:	b672      	cpsid	i
}
 801f36e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801f370:	4b38      	ldr	r3, [pc, #224]	@ (801f454 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801f372:	695b      	ldr	r3, [r3, #20]
 801f374:	4798      	blx	r3
 801f376:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801f378:	4b36      	ldr	r3, [pc, #216]	@ (801f454 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801f37a:	691b      	ldr	r3, [r3, #16]
 801f37c:	4798      	blx	r3
 801f37e:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801f380:	693a      	ldr	r2, [r7, #16]
 801f382:	697b      	ldr	r3, [r7, #20]
 801f384:	1ad3      	subs	r3, r2, r3
 801f386:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801f388:	4b33      	ldr	r3, [pc, #204]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f38a:	681b      	ldr	r3, [r3, #0]
 801f38c:	2b00      	cmp	r3, #0
 801f38e:	d037      	beq.n	801f400 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801f390:	4b31      	ldr	r3, [pc, #196]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f392:	681b      	ldr	r3, [r3, #0]
 801f394:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801f396:	69fb      	ldr	r3, [r7, #28]
 801f398:	681b      	ldr	r3, [r3, #0]
 801f39a:	68fa      	ldr	r2, [r7, #12]
 801f39c:	429a      	cmp	r2, r3
 801f39e:	d206      	bcs.n	801f3ae <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801f3a0:	69fb      	ldr	r3, [r7, #28]
 801f3a2:	681a      	ldr	r2, [r3, #0]
 801f3a4:	68fb      	ldr	r3, [r7, #12]
 801f3a6:	1ad2      	subs	r2, r2, r3
 801f3a8:	69fb      	ldr	r3, [r7, #28]
 801f3aa:	601a      	str	r2, [r3, #0]
 801f3ac:	e002      	b.n	801f3b4 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801f3ae:	69fb      	ldr	r3, [r7, #28]
 801f3b0:	2200      	movs	r2, #0
 801f3b2:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801f3b4:	69fb      	ldr	r3, [r7, #28]
 801f3b6:	695b      	ldr	r3, [r3, #20]
 801f3b8:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801f3ba:	69fb      	ldr	r3, [r7, #28]
 801f3bc:	2b00      	cmp	r3, #0
 801f3be:	d1ea      	bne.n	801f396 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801f3c0:	e01e      	b.n	801f400 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801f3c2:	4b25      	ldr	r3, [pc, #148]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f3c4:	681b      	ldr	r3, [r3, #0]
 801f3c6:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801f3c8:	4b23      	ldr	r3, [pc, #140]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f3ca:	681b      	ldr	r3, [r3, #0]
 801f3cc:	695b      	ldr	r3, [r3, #20]
 801f3ce:	4a22      	ldr	r2, [pc, #136]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f3d0:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801f3d2:	69fb      	ldr	r3, [r7, #28]
 801f3d4:	2200      	movs	r2, #0
 801f3d6:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801f3d8:	69fb      	ldr	r3, [r7, #28]
 801f3da:	2200      	movs	r2, #0
 801f3dc:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801f3de:	69fb      	ldr	r3, [r7, #28]
 801f3e0:	68db      	ldr	r3, [r3, #12]
 801f3e2:	69fa      	ldr	r2, [r7, #28]
 801f3e4:	6912      	ldr	r2, [r2, #16]
 801f3e6:	4610      	mov	r0, r2
 801f3e8:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801f3ea:	69fb      	ldr	r3, [r7, #28]
 801f3ec:	7adb      	ldrb	r3, [r3, #11]
 801f3ee:	2b01      	cmp	r3, #1
 801f3f0:	d106      	bne.n	801f400 <UTIL_TIMER_IRQ_Handler+0xa4>
 801f3f2:	69fb      	ldr	r3, [r7, #28]
 801f3f4:	7a9b      	ldrb	r3, [r3, #10]
 801f3f6:	2b00      	cmp	r3, #0
 801f3f8:	d102      	bne.n	801f400 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801f3fa:	69f8      	ldr	r0, [r7, #28]
 801f3fc:	f7ff fea6 	bl	801f14c <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801f400:	4b15      	ldr	r3, [pc, #84]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f402:	681b      	ldr	r3, [r3, #0]
 801f404:	2b00      	cmp	r3, #0
 801f406:	d00d      	beq.n	801f424 <UTIL_TIMER_IRQ_Handler+0xc8>
 801f408:	4b13      	ldr	r3, [pc, #76]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f40a:	681b      	ldr	r3, [r3, #0]
 801f40c:	681b      	ldr	r3, [r3, #0]
 801f40e:	2b00      	cmp	r3, #0
 801f410:	d0d7      	beq.n	801f3c2 <UTIL_TIMER_IRQ_Handler+0x66>
 801f412:	4b11      	ldr	r3, [pc, #68]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f414:	681b      	ldr	r3, [r3, #0]
 801f416:	681c      	ldr	r4, [r3, #0]
 801f418:	4b0e      	ldr	r3, [pc, #56]	@ (801f454 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801f41a:	699b      	ldr	r3, [r3, #24]
 801f41c:	4798      	blx	r3
 801f41e:	4603      	mov	r3, r0
 801f420:	429c      	cmp	r4, r3
 801f422:	d3ce      	bcc.n	801f3c2 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801f424:	4b0c      	ldr	r3, [pc, #48]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f426:	681b      	ldr	r3, [r3, #0]
 801f428:	2b00      	cmp	r3, #0
 801f42a:	d009      	beq.n	801f440 <UTIL_TIMER_IRQ_Handler+0xe4>
 801f42c:	4b0a      	ldr	r3, [pc, #40]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f42e:	681b      	ldr	r3, [r3, #0]
 801f430:	7a1b      	ldrb	r3, [r3, #8]
 801f432:	2b00      	cmp	r3, #0
 801f434:	d104      	bne.n	801f440 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801f436:	4b08      	ldr	r3, [pc, #32]	@ (801f458 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f438:	681b      	ldr	r3, [r3, #0]
 801f43a:	4618      	mov	r0, r3
 801f43c:	f000 f858 	bl	801f4f0 <TimerSetTimeout>
 801f440:	69bb      	ldr	r3, [r7, #24]
 801f442:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f444:	687b      	ldr	r3, [r7, #4]
 801f446:	f383 8810 	msr	PRIMASK, r3
}
 801f44a:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801f44c:	bf00      	nop
 801f44e:	3724      	adds	r7, #36	@ 0x24
 801f450:	46bd      	mov	sp, r7
 801f452:	bd90      	pop	{r4, r7, pc}
 801f454:	080235f8 	.word	0x080235f8
 801f458:	20002180 	.word	0x20002180

0801f45c <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801f45c:	b580      	push	{r7, lr}
 801f45e:	b082      	sub	sp, #8
 801f460:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801f462:	4b06      	ldr	r3, [pc, #24]	@ (801f47c <UTIL_TIMER_GetCurrentTime+0x20>)
 801f464:	69db      	ldr	r3, [r3, #28]
 801f466:	4798      	blx	r3
 801f468:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801f46a:	4b04      	ldr	r3, [pc, #16]	@ (801f47c <UTIL_TIMER_GetCurrentTime+0x20>)
 801f46c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f46e:	6878      	ldr	r0, [r7, #4]
 801f470:	4798      	blx	r3
 801f472:	4603      	mov	r3, r0
}
 801f474:	4618      	mov	r0, r3
 801f476:	3708      	adds	r7, #8
 801f478:	46bd      	mov	sp, r7
 801f47a:	bd80      	pop	{r7, pc}
 801f47c:	080235f8 	.word	0x080235f8

0801f480 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801f480:	b580      	push	{r7, lr}
 801f482:	b084      	sub	sp, #16
 801f484:	af00      	add	r7, sp, #0
 801f486:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801f488:	4b0a      	ldr	r3, [pc, #40]	@ (801f4b4 <UTIL_TIMER_GetElapsedTime+0x34>)
 801f48a:	69db      	ldr	r3, [r3, #28]
 801f48c:	4798      	blx	r3
 801f48e:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801f490:	4b08      	ldr	r3, [pc, #32]	@ (801f4b4 <UTIL_TIMER_GetElapsedTime+0x34>)
 801f492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f494:	6878      	ldr	r0, [r7, #4]
 801f496:	4798      	blx	r3
 801f498:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801f49a:	4b06      	ldr	r3, [pc, #24]	@ (801f4b4 <UTIL_TIMER_GetElapsedTime+0x34>)
 801f49c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f49e:	68f9      	ldr	r1, [r7, #12]
 801f4a0:	68ba      	ldr	r2, [r7, #8]
 801f4a2:	1a8a      	subs	r2, r1, r2
 801f4a4:	4610      	mov	r0, r2
 801f4a6:	4798      	blx	r3
 801f4a8:	4603      	mov	r3, r0
}
 801f4aa:	4618      	mov	r0, r3
 801f4ac:	3710      	adds	r7, #16
 801f4ae:	46bd      	mov	sp, r7
 801f4b0:	bd80      	pop	{r7, pc}
 801f4b2:	bf00      	nop
 801f4b4:	080235f8 	.word	0x080235f8

0801f4b8 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801f4b8:	b480      	push	{r7}
 801f4ba:	b085      	sub	sp, #20
 801f4bc:	af00      	add	r7, sp, #0
 801f4be:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f4c0:	4b0a      	ldr	r3, [pc, #40]	@ (801f4ec <TimerExists+0x34>)
 801f4c2:	681b      	ldr	r3, [r3, #0]
 801f4c4:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801f4c6:	e008      	b.n	801f4da <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801f4c8:	68fa      	ldr	r2, [r7, #12]
 801f4ca:	687b      	ldr	r3, [r7, #4]
 801f4cc:	429a      	cmp	r2, r3
 801f4ce:	d101      	bne.n	801f4d4 <TimerExists+0x1c>
    {
      return true;
 801f4d0:	2301      	movs	r3, #1
 801f4d2:	e006      	b.n	801f4e2 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801f4d4:	68fb      	ldr	r3, [r7, #12]
 801f4d6:	695b      	ldr	r3, [r3, #20]
 801f4d8:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801f4da:	68fb      	ldr	r3, [r7, #12]
 801f4dc:	2b00      	cmp	r3, #0
 801f4de:	d1f3      	bne.n	801f4c8 <TimerExists+0x10>
  }
  return false;
 801f4e0:	2300      	movs	r3, #0
}
 801f4e2:	4618      	mov	r0, r3
 801f4e4:	3714      	adds	r7, #20
 801f4e6:	46bd      	mov	sp, r7
 801f4e8:	bc80      	pop	{r7}
 801f4ea:	4770      	bx	lr
 801f4ec:	20002180 	.word	0x20002180

0801f4f0 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801f4f0:	b590      	push	{r4, r7, lr}
 801f4f2:	b085      	sub	sp, #20
 801f4f4:	af00      	add	r7, sp, #0
 801f4f6:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801f4f8:	4b11      	ldr	r3, [pc, #68]	@ (801f540 <TimerSetTimeout+0x50>)
 801f4fa:	6a1b      	ldr	r3, [r3, #32]
 801f4fc:	4798      	blx	r3
 801f4fe:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801f500:	687b      	ldr	r3, [r7, #4]
 801f502:	2201      	movs	r2, #1
 801f504:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801f506:	687b      	ldr	r3, [r7, #4]
 801f508:	681c      	ldr	r4, [r3, #0]
 801f50a:	4b0d      	ldr	r3, [pc, #52]	@ (801f540 <TimerSetTimeout+0x50>)
 801f50c:	699b      	ldr	r3, [r3, #24]
 801f50e:	4798      	blx	r3
 801f510:	4602      	mov	r2, r0
 801f512:	68fb      	ldr	r3, [r7, #12]
 801f514:	4413      	add	r3, r2
 801f516:	429c      	cmp	r4, r3
 801f518:	d207      	bcs.n	801f52a <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801f51a:	4b09      	ldr	r3, [pc, #36]	@ (801f540 <TimerSetTimeout+0x50>)
 801f51c:	699b      	ldr	r3, [r3, #24]
 801f51e:	4798      	blx	r3
 801f520:	4602      	mov	r2, r0
 801f522:	68fb      	ldr	r3, [r7, #12]
 801f524:	441a      	add	r2, r3
 801f526:	687b      	ldr	r3, [r7, #4]
 801f528:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801f52a:	4b05      	ldr	r3, [pc, #20]	@ (801f540 <TimerSetTimeout+0x50>)
 801f52c:	689b      	ldr	r3, [r3, #8]
 801f52e:	687a      	ldr	r2, [r7, #4]
 801f530:	6812      	ldr	r2, [r2, #0]
 801f532:	4610      	mov	r0, r2
 801f534:	4798      	blx	r3
}
 801f536:	bf00      	nop
 801f538:	3714      	adds	r7, #20
 801f53a:	46bd      	mov	sp, r7
 801f53c:	bd90      	pop	{r4, r7, pc}
 801f53e:	bf00      	nop
 801f540:	080235f8 	.word	0x080235f8

0801f544 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801f544:	b480      	push	{r7}
 801f546:	b085      	sub	sp, #20
 801f548:	af00      	add	r7, sp, #0
 801f54a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f54c:	4b14      	ldr	r3, [pc, #80]	@ (801f5a0 <TimerInsertTimer+0x5c>)
 801f54e:	681b      	ldr	r3, [r3, #0]
 801f550:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801f552:	4b13      	ldr	r3, [pc, #76]	@ (801f5a0 <TimerInsertTimer+0x5c>)
 801f554:	681b      	ldr	r3, [r3, #0]
 801f556:	695b      	ldr	r3, [r3, #20]
 801f558:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801f55a:	e012      	b.n	801f582 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801f55c:	687b      	ldr	r3, [r7, #4]
 801f55e:	681a      	ldr	r2, [r3, #0]
 801f560:	68bb      	ldr	r3, [r7, #8]
 801f562:	681b      	ldr	r3, [r3, #0]
 801f564:	429a      	cmp	r2, r3
 801f566:	d905      	bls.n	801f574 <TimerInsertTimer+0x30>
    {
        cur = next;
 801f568:	68bb      	ldr	r3, [r7, #8]
 801f56a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801f56c:	68bb      	ldr	r3, [r7, #8]
 801f56e:	695b      	ldr	r3, [r3, #20]
 801f570:	60bb      	str	r3, [r7, #8]
 801f572:	e006      	b.n	801f582 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801f574:	68fb      	ldr	r3, [r7, #12]
 801f576:	687a      	ldr	r2, [r7, #4]
 801f578:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801f57a:	687b      	ldr	r3, [r7, #4]
 801f57c:	68ba      	ldr	r2, [r7, #8]
 801f57e:	615a      	str	r2, [r3, #20]
        return;
 801f580:	e009      	b.n	801f596 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801f582:	68fb      	ldr	r3, [r7, #12]
 801f584:	695b      	ldr	r3, [r3, #20]
 801f586:	2b00      	cmp	r3, #0
 801f588:	d1e8      	bne.n	801f55c <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801f58a:	68fb      	ldr	r3, [r7, #12]
 801f58c:	687a      	ldr	r2, [r7, #4]
 801f58e:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801f590:	687b      	ldr	r3, [r7, #4]
 801f592:	2200      	movs	r2, #0
 801f594:	615a      	str	r2, [r3, #20]
}
 801f596:	3714      	adds	r7, #20
 801f598:	46bd      	mov	sp, r7
 801f59a:	bc80      	pop	{r7}
 801f59c:	4770      	bx	lr
 801f59e:	bf00      	nop
 801f5a0:	20002180 	.word	0x20002180

0801f5a4 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801f5a4:	b580      	push	{r7, lr}
 801f5a6:	b084      	sub	sp, #16
 801f5a8:	af00      	add	r7, sp, #0
 801f5aa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f5ac:	4b0b      	ldr	r3, [pc, #44]	@ (801f5dc <TimerInsertNewHeadTimer+0x38>)
 801f5ae:	681b      	ldr	r3, [r3, #0]
 801f5b0:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801f5b2:	68fb      	ldr	r3, [r7, #12]
 801f5b4:	2b00      	cmp	r3, #0
 801f5b6:	d002      	beq.n	801f5be <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801f5b8:	68fb      	ldr	r3, [r7, #12]
 801f5ba:	2200      	movs	r2, #0
 801f5bc:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801f5be:	687b      	ldr	r3, [r7, #4]
 801f5c0:	68fa      	ldr	r2, [r7, #12]
 801f5c2:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801f5c4:	4a05      	ldr	r2, [pc, #20]	@ (801f5dc <TimerInsertNewHeadTimer+0x38>)
 801f5c6:	687b      	ldr	r3, [r7, #4]
 801f5c8:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801f5ca:	4b04      	ldr	r3, [pc, #16]	@ (801f5dc <TimerInsertNewHeadTimer+0x38>)
 801f5cc:	681b      	ldr	r3, [r3, #0]
 801f5ce:	4618      	mov	r0, r3
 801f5d0:	f7ff ff8e 	bl	801f4f0 <TimerSetTimeout>
}
 801f5d4:	bf00      	nop
 801f5d6:	3710      	adds	r7, #16
 801f5d8:	46bd      	mov	sp, r7
 801f5da:	bd80      	pop	{r7, pc}
 801f5dc:	20002180 	.word	0x20002180

0801f5e0 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801f5e0:	b580      	push	{r7, lr}
 801f5e2:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801f5e4:	2218      	movs	r2, #24
 801f5e6:	2100      	movs	r1, #0
 801f5e8:	4807      	ldr	r0, [pc, #28]	@ (801f608 <UTIL_ADV_TRACE_Init+0x28>)
 801f5ea:	f7ff f862 	bl	801e6b2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801f5ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801f5f2:	2100      	movs	r1, #0
 801f5f4:	4805      	ldr	r0, [pc, #20]	@ (801f60c <UTIL_ADV_TRACE_Init+0x2c>)
 801f5f6:	f7ff f85c 	bl	801e6b2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801f5fa:	4b05      	ldr	r3, [pc, #20]	@ (801f610 <UTIL_ADV_TRACE_Init+0x30>)
 801f5fc:	681b      	ldr	r3, [r3, #0]
 801f5fe:	4805      	ldr	r0, [pc, #20]	@ (801f614 <UTIL_ADV_TRACE_Init+0x34>)
 801f600:	4798      	blx	r3
 801f602:	4603      	mov	r3, r0
}
 801f604:	4618      	mov	r0, r3
 801f606:	bd80      	pop	{r7, pc}
 801f608:	20002184 	.word	0x20002184
 801f60c:	2000219c 	.word	0x2000219c
 801f610:	08023638 	.word	0x08023638
 801f614:	0801f881 	.word	0x0801f881

0801f618 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801f618:	b480      	push	{r7}
 801f61a:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801f61c:	4b06      	ldr	r3, [pc, #24]	@ (801f638 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f61e:	8a5a      	ldrh	r2, [r3, #18]
 801f620:	4b05      	ldr	r3, [pc, #20]	@ (801f638 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f622:	8a1b      	ldrh	r3, [r3, #16]
 801f624:	429a      	cmp	r2, r3
 801f626:	d101      	bne.n	801f62c <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801f628:	2301      	movs	r3, #1
 801f62a:	e000      	b.n	801f62e <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801f62c:	2300      	movs	r3, #0
}
 801f62e:	4618      	mov	r0, r3
 801f630:	46bd      	mov	sp, r7
 801f632:	bc80      	pop	{r7}
 801f634:	4770      	bx	lr
 801f636:	bf00      	nop
 801f638:	20002184 	.word	0x20002184

0801f63c <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801f63c:	b408      	push	{r3}
 801f63e:	b580      	push	{r7, lr}
 801f640:	b08d      	sub	sp, #52	@ 0x34
 801f642:	af00      	add	r7, sp, #0
 801f644:	60f8      	str	r0, [r7, #12]
 801f646:	60b9      	str	r1, [r7, #8]
 801f648:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801f64a:	2300      	movs	r3, #0
 801f64c:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801f64e:	2300      	movs	r3, #0
 801f650:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801f652:	4b37      	ldr	r3, [pc, #220]	@ (801f730 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f654:	7a1b      	ldrb	r3, [r3, #8]
 801f656:	461a      	mov	r2, r3
 801f658:	68fb      	ldr	r3, [r7, #12]
 801f65a:	4293      	cmp	r3, r2
 801f65c:	d902      	bls.n	801f664 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801f65e:	f06f 0304 	mvn.w	r3, #4
 801f662:	e05e      	b.n	801f722 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801f664:	4b32      	ldr	r3, [pc, #200]	@ (801f730 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f666:	68da      	ldr	r2, [r3, #12]
 801f668:	68bb      	ldr	r3, [r7, #8]
 801f66a:	4013      	ands	r3, r2
 801f66c:	68ba      	ldr	r2, [r7, #8]
 801f66e:	429a      	cmp	r2, r3
 801f670:	d002      	beq.n	801f678 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801f672:	f06f 0305 	mvn.w	r3, #5
 801f676:	e054      	b.n	801f722 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801f678:	4b2d      	ldr	r3, [pc, #180]	@ (801f730 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f67a:	685b      	ldr	r3, [r3, #4]
 801f67c:	2b00      	cmp	r3, #0
 801f67e:	d00a      	beq.n	801f696 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801f680:	687b      	ldr	r3, [r7, #4]
 801f682:	2b00      	cmp	r3, #0
 801f684:	d007      	beq.n	801f696 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801f686:	4b2a      	ldr	r3, [pc, #168]	@ (801f730 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f688:	685b      	ldr	r3, [r3, #4]
 801f68a:	f107 0116 	add.w	r1, r7, #22
 801f68e:	f107 0218 	add.w	r2, r7, #24
 801f692:	4610      	mov	r0, r2
 801f694:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801f696:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801f69a:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801f69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f69e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801f6a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801f6a4:	4823      	ldr	r0, [pc, #140]	@ (801f734 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801f6a6:	f7ff fa2b 	bl	801eb00 <tiny_vsnprintf_like>
 801f6aa:	4603      	mov	r3, r0
 801f6ac:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801f6ae:	f000 f9f1 	bl	801fa94 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801f6b2:	8afa      	ldrh	r2, [r7, #22]
 801f6b4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801f6b6:	4413      	add	r3, r2
 801f6b8:	b29b      	uxth	r3, r3
 801f6ba:	f107 0214 	add.w	r2, r7, #20
 801f6be:	4611      	mov	r1, r2
 801f6c0:	4618      	mov	r0, r3
 801f6c2:	f000 f969 	bl	801f998 <TRACE_AllocateBufer>
 801f6c6:	4603      	mov	r3, r0
 801f6c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f6cc:	d025      	beq.n	801f71a <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801f6ce:	2300      	movs	r3, #0
 801f6d0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801f6d2:	e00e      	b.n	801f6f2 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801f6d4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801f6d6:	8aba      	ldrh	r2, [r7, #20]
 801f6d8:	3330      	adds	r3, #48	@ 0x30
 801f6da:	443b      	add	r3, r7
 801f6dc:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801f6e0:	4b15      	ldr	r3, [pc, #84]	@ (801f738 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801f6e2:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801f6e4:	8abb      	ldrh	r3, [r7, #20]
 801f6e6:	3301      	adds	r3, #1
 801f6e8:	b29b      	uxth	r3, r3
 801f6ea:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801f6ec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801f6ee:	3301      	adds	r3, #1
 801f6f0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801f6f2:	8afb      	ldrh	r3, [r7, #22]
 801f6f4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801f6f6:	429a      	cmp	r2, r3
 801f6f8:	d3ec      	bcc.n	801f6d4 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801f6fa:	8abb      	ldrh	r3, [r7, #20]
 801f6fc:	461a      	mov	r2, r3
 801f6fe:	4b0e      	ldr	r3, [pc, #56]	@ (801f738 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801f700:	18d0      	adds	r0, r2, r3
 801f702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f704:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801f706:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801f70a:	f7ff f9f9 	bl	801eb00 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801f70e:	f000 f9df 	bl	801fad0 <TRACE_UnLock>

    return TRACE_Send();
 801f712:	f000 f831 	bl	801f778 <TRACE_Send>
 801f716:	4603      	mov	r3, r0
 801f718:	e003      	b.n	801f722 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801f71a:	f000 f9d9 	bl	801fad0 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801f71e:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801f722:	4618      	mov	r0, r3
 801f724:	3734      	adds	r7, #52	@ 0x34
 801f726:	46bd      	mov	sp, r7
 801f728:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801f72c:	b001      	add	sp, #4
 801f72e:	4770      	bx	lr
 801f730:	20002184 	.word	0x20002184
 801f734:	2000259c 	.word	0x2000259c
 801f738:	2000219c 	.word	0x2000219c

0801f73c <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801f73c:	b480      	push	{r7}
 801f73e:	b083      	sub	sp, #12
 801f740:	af00      	add	r7, sp, #0
 801f742:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801f744:	4a03      	ldr	r2, [pc, #12]	@ (801f754 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801f746:	687b      	ldr	r3, [r7, #4]
 801f748:	6053      	str	r3, [r2, #4]
}
 801f74a:	bf00      	nop
 801f74c:	370c      	adds	r7, #12
 801f74e:	46bd      	mov	sp, r7
 801f750:	bc80      	pop	{r7}
 801f752:	4770      	bx	lr
 801f754:	20002184 	.word	0x20002184

0801f758 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801f758:	b480      	push	{r7}
 801f75a:	b083      	sub	sp, #12
 801f75c:	af00      	add	r7, sp, #0
 801f75e:	4603      	mov	r3, r0
 801f760:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801f762:	4a04      	ldr	r2, [pc, #16]	@ (801f774 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801f764:	79fb      	ldrb	r3, [r7, #7]
 801f766:	7213      	strb	r3, [r2, #8]
}
 801f768:	bf00      	nop
 801f76a:	370c      	adds	r7, #12
 801f76c:	46bd      	mov	sp, r7
 801f76e:	bc80      	pop	{r7}
 801f770:	4770      	bx	lr
 801f772:	bf00      	nop
 801f774:	20002184 	.word	0x20002184

0801f778 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801f778:	b580      	push	{r7, lr}
 801f77a:	b088      	sub	sp, #32
 801f77c:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801f77e:	2300      	movs	r3, #0
 801f780:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801f782:	2300      	movs	r3, #0
 801f784:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f786:	f3ef 8310 	mrs	r3, PRIMASK
 801f78a:	613b      	str	r3, [r7, #16]
  return(result);
 801f78c:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f78e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f790:	b672      	cpsid	i
}
 801f792:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801f794:	f000 f9ba 	bl	801fb0c <TRACE_IsLocked>
 801f798:	4603      	mov	r3, r0
 801f79a:	2b00      	cmp	r3, #0
 801f79c:	d15d      	bne.n	801f85a <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801f79e:	f000 f979 	bl	801fa94 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801f7a2:	4b34      	ldr	r3, [pc, #208]	@ (801f874 <TRACE_Send+0xfc>)
 801f7a4:	8a1a      	ldrh	r2, [r3, #16]
 801f7a6:	4b33      	ldr	r3, [pc, #204]	@ (801f874 <TRACE_Send+0xfc>)
 801f7a8:	8a5b      	ldrh	r3, [r3, #18]
 801f7aa:	429a      	cmp	r2, r3
 801f7ac:	d04d      	beq.n	801f84a <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801f7ae:	4b31      	ldr	r3, [pc, #196]	@ (801f874 <TRACE_Send+0xfc>)
 801f7b0:	789b      	ldrb	r3, [r3, #2]
 801f7b2:	2b01      	cmp	r3, #1
 801f7b4:	d117      	bne.n	801f7e6 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801f7b6:	4b2f      	ldr	r3, [pc, #188]	@ (801f874 <TRACE_Send+0xfc>)
 801f7b8:	881a      	ldrh	r2, [r3, #0]
 801f7ba:	4b2e      	ldr	r3, [pc, #184]	@ (801f874 <TRACE_Send+0xfc>)
 801f7bc:	8a1b      	ldrh	r3, [r3, #16]
 801f7be:	1ad3      	subs	r3, r2, r3
 801f7c0:	b29a      	uxth	r2, r3
 801f7c2:	4b2c      	ldr	r3, [pc, #176]	@ (801f874 <TRACE_Send+0xfc>)
 801f7c4:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801f7c6:	4b2b      	ldr	r3, [pc, #172]	@ (801f874 <TRACE_Send+0xfc>)
 801f7c8:	2202      	movs	r2, #2
 801f7ca:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801f7cc:	4b29      	ldr	r3, [pc, #164]	@ (801f874 <TRACE_Send+0xfc>)
 801f7ce:	2200      	movs	r2, #0
 801f7d0:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801f7d2:	4b28      	ldr	r3, [pc, #160]	@ (801f874 <TRACE_Send+0xfc>)
 801f7d4:	8a9b      	ldrh	r3, [r3, #20]
 801f7d6:	2b00      	cmp	r3, #0
 801f7d8:	d105      	bne.n	801f7e6 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f7da:	4b26      	ldr	r3, [pc, #152]	@ (801f874 <TRACE_Send+0xfc>)
 801f7dc:	2200      	movs	r2, #0
 801f7de:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f7e0:	4b24      	ldr	r3, [pc, #144]	@ (801f874 <TRACE_Send+0xfc>)
 801f7e2:	2200      	movs	r2, #0
 801f7e4:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801f7e6:	4b23      	ldr	r3, [pc, #140]	@ (801f874 <TRACE_Send+0xfc>)
 801f7e8:	789b      	ldrb	r3, [r3, #2]
 801f7ea:	2b00      	cmp	r3, #0
 801f7ec:	d115      	bne.n	801f81a <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f7ee:	4b21      	ldr	r3, [pc, #132]	@ (801f874 <TRACE_Send+0xfc>)
 801f7f0:	8a5a      	ldrh	r2, [r3, #18]
 801f7f2:	4b20      	ldr	r3, [pc, #128]	@ (801f874 <TRACE_Send+0xfc>)
 801f7f4:	8a1b      	ldrh	r3, [r3, #16]
 801f7f6:	429a      	cmp	r2, r3
 801f7f8:	d908      	bls.n	801f80c <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801f7fa:	4b1e      	ldr	r3, [pc, #120]	@ (801f874 <TRACE_Send+0xfc>)
 801f7fc:	8a5a      	ldrh	r2, [r3, #18]
 801f7fe:	4b1d      	ldr	r3, [pc, #116]	@ (801f874 <TRACE_Send+0xfc>)
 801f800:	8a1b      	ldrh	r3, [r3, #16]
 801f802:	1ad3      	subs	r3, r2, r3
 801f804:	b29a      	uxth	r2, r3
 801f806:	4b1b      	ldr	r3, [pc, #108]	@ (801f874 <TRACE_Send+0xfc>)
 801f808:	829a      	strh	r2, [r3, #20]
 801f80a:	e006      	b.n	801f81a <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801f80c:	4b19      	ldr	r3, [pc, #100]	@ (801f874 <TRACE_Send+0xfc>)
 801f80e:	8a1b      	ldrh	r3, [r3, #16]
 801f810:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f814:	b29a      	uxth	r2, r3
 801f816:	4b17      	ldr	r3, [pc, #92]	@ (801f874 <TRACE_Send+0xfc>)
 801f818:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801f81a:	4b16      	ldr	r3, [pc, #88]	@ (801f874 <TRACE_Send+0xfc>)
 801f81c:	8a1b      	ldrh	r3, [r3, #16]
 801f81e:	461a      	mov	r2, r3
 801f820:	4b15      	ldr	r3, [pc, #84]	@ (801f878 <TRACE_Send+0x100>)
 801f822:	4413      	add	r3, r2
 801f824:	61bb      	str	r3, [r7, #24]
 801f826:	697b      	ldr	r3, [r7, #20]
 801f828:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f82a:	68fb      	ldr	r3, [r7, #12]
 801f82c:	f383 8810 	msr	PRIMASK, r3
}
 801f830:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801f832:	f7e2 ff5b 	bl	80026ec <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801f836:	4b11      	ldr	r3, [pc, #68]	@ (801f87c <TRACE_Send+0x104>)
 801f838:	68db      	ldr	r3, [r3, #12]
 801f83a:	4a0e      	ldr	r2, [pc, #56]	@ (801f874 <TRACE_Send+0xfc>)
 801f83c:	8a92      	ldrh	r2, [r2, #20]
 801f83e:	4611      	mov	r1, r2
 801f840:	69b8      	ldr	r0, [r7, #24]
 801f842:	4798      	blx	r3
 801f844:	4603      	mov	r3, r0
 801f846:	77fb      	strb	r3, [r7, #31]
 801f848:	e00d      	b.n	801f866 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801f84a:	f000 f941 	bl	801fad0 <TRACE_UnLock>
 801f84e:	697b      	ldr	r3, [r7, #20]
 801f850:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f852:	68bb      	ldr	r3, [r7, #8]
 801f854:	f383 8810 	msr	PRIMASK, r3
}
 801f858:	e005      	b.n	801f866 <TRACE_Send+0xee>
 801f85a:	697b      	ldr	r3, [r7, #20]
 801f85c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f85e:	687b      	ldr	r3, [r7, #4]
 801f860:	f383 8810 	msr	PRIMASK, r3
}
 801f864:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801f866:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801f86a:	4618      	mov	r0, r3
 801f86c:	3720      	adds	r7, #32
 801f86e:	46bd      	mov	sp, r7
 801f870:	bd80      	pop	{r7, pc}
 801f872:	bf00      	nop
 801f874:	20002184 	.word	0x20002184
 801f878:	2000219c 	.word	0x2000219c
 801f87c:	08023638 	.word	0x08023638

0801f880 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801f880:	b580      	push	{r7, lr}
 801f882:	b088      	sub	sp, #32
 801f884:	af00      	add	r7, sp, #0
 801f886:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801f888:	2300      	movs	r3, #0
 801f88a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f88c:	f3ef 8310 	mrs	r3, PRIMASK
 801f890:	617b      	str	r3, [r7, #20]
  return(result);
 801f892:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f894:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801f896:	b672      	cpsid	i
}
 801f898:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801f89a:	4b3c      	ldr	r3, [pc, #240]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f89c:	789b      	ldrb	r3, [r3, #2]
 801f89e:	2b02      	cmp	r3, #2
 801f8a0:	d106      	bne.n	801f8b0 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f8a2:	4b3a      	ldr	r3, [pc, #232]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8a4:	2200      	movs	r2, #0
 801f8a6:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f8a8:	4b38      	ldr	r3, [pc, #224]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8aa:	2200      	movs	r2, #0
 801f8ac:	821a      	strh	r2, [r3, #16]
 801f8ae:	e00a      	b.n	801f8c6 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801f8b0:	4b36      	ldr	r3, [pc, #216]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8b2:	8a1a      	ldrh	r2, [r3, #16]
 801f8b4:	4b35      	ldr	r3, [pc, #212]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8b6:	8a9b      	ldrh	r3, [r3, #20]
 801f8b8:	4413      	add	r3, r2
 801f8ba:	b29b      	uxth	r3, r3
 801f8bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801f8c0:	b29a      	uxth	r2, r3
 801f8c2:	4b32      	ldr	r3, [pc, #200]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8c4:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801f8c6:	4b31      	ldr	r3, [pc, #196]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8c8:	8a1a      	ldrh	r2, [r3, #16]
 801f8ca:	4b30      	ldr	r3, [pc, #192]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8cc:	8a5b      	ldrh	r3, [r3, #18]
 801f8ce:	429a      	cmp	r2, r3
 801f8d0:	d04d      	beq.n	801f96e <TRACE_TxCpltCallback+0xee>
 801f8d2:	4b2e      	ldr	r3, [pc, #184]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8d4:	8adb      	ldrh	r3, [r3, #22]
 801f8d6:	2b01      	cmp	r3, #1
 801f8d8:	d149      	bne.n	801f96e <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801f8da:	4b2c      	ldr	r3, [pc, #176]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8dc:	789b      	ldrb	r3, [r3, #2]
 801f8de:	2b01      	cmp	r3, #1
 801f8e0:	d117      	bne.n	801f912 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801f8e2:	4b2a      	ldr	r3, [pc, #168]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8e4:	881a      	ldrh	r2, [r3, #0]
 801f8e6:	4b29      	ldr	r3, [pc, #164]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8e8:	8a1b      	ldrh	r3, [r3, #16]
 801f8ea:	1ad3      	subs	r3, r2, r3
 801f8ec:	b29a      	uxth	r2, r3
 801f8ee:	4b27      	ldr	r3, [pc, #156]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8f0:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801f8f2:	4b26      	ldr	r3, [pc, #152]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8f4:	2202      	movs	r2, #2
 801f8f6:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801f8f8:	4b24      	ldr	r3, [pc, #144]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f8fa:	2200      	movs	r2, #0
 801f8fc:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801f8fe:	4b23      	ldr	r3, [pc, #140]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f900:	8a9b      	ldrh	r3, [r3, #20]
 801f902:	2b00      	cmp	r3, #0
 801f904:	d105      	bne.n	801f912 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f906:	4b21      	ldr	r3, [pc, #132]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f908:	2200      	movs	r2, #0
 801f90a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f90c:	4b1f      	ldr	r3, [pc, #124]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f90e:	2200      	movs	r2, #0
 801f910:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801f912:	4b1e      	ldr	r3, [pc, #120]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f914:	789b      	ldrb	r3, [r3, #2]
 801f916:	2b00      	cmp	r3, #0
 801f918:	d115      	bne.n	801f946 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f91a:	4b1c      	ldr	r3, [pc, #112]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f91c:	8a5a      	ldrh	r2, [r3, #18]
 801f91e:	4b1b      	ldr	r3, [pc, #108]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f920:	8a1b      	ldrh	r3, [r3, #16]
 801f922:	429a      	cmp	r2, r3
 801f924:	d908      	bls.n	801f938 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801f926:	4b19      	ldr	r3, [pc, #100]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f928:	8a5a      	ldrh	r2, [r3, #18]
 801f92a:	4b18      	ldr	r3, [pc, #96]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f92c:	8a1b      	ldrh	r3, [r3, #16]
 801f92e:	1ad3      	subs	r3, r2, r3
 801f930:	b29a      	uxth	r2, r3
 801f932:	4b16      	ldr	r3, [pc, #88]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f934:	829a      	strh	r2, [r3, #20]
 801f936:	e006      	b.n	801f946 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801f938:	4b14      	ldr	r3, [pc, #80]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f93a:	8a1b      	ldrh	r3, [r3, #16]
 801f93c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f940:	b29a      	uxth	r2, r3
 801f942:	4b12      	ldr	r3, [pc, #72]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f944:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801f946:	4b11      	ldr	r3, [pc, #68]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f948:	8a1b      	ldrh	r3, [r3, #16]
 801f94a:	461a      	mov	r2, r3
 801f94c:	4b10      	ldr	r3, [pc, #64]	@ (801f990 <TRACE_TxCpltCallback+0x110>)
 801f94e:	4413      	add	r3, r2
 801f950:	61fb      	str	r3, [r7, #28]
 801f952:	69bb      	ldr	r3, [r7, #24]
 801f954:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f956:	693b      	ldr	r3, [r7, #16]
 801f958:	f383 8810 	msr	PRIMASK, r3
}
 801f95c:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801f95e:	4b0d      	ldr	r3, [pc, #52]	@ (801f994 <TRACE_TxCpltCallback+0x114>)
 801f960:	68db      	ldr	r3, [r3, #12]
 801f962:	4a0a      	ldr	r2, [pc, #40]	@ (801f98c <TRACE_TxCpltCallback+0x10c>)
 801f964:	8a92      	ldrh	r2, [r2, #20]
 801f966:	4611      	mov	r1, r2
 801f968:	69f8      	ldr	r0, [r7, #28]
 801f96a:	4798      	blx	r3
 801f96c:	e00a      	b.n	801f984 <TRACE_TxCpltCallback+0x104>
 801f96e:	69bb      	ldr	r3, [r7, #24]
 801f970:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f972:	68fb      	ldr	r3, [r7, #12]
 801f974:	f383 8810 	msr	PRIMASK, r3
}
 801f978:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801f97a:	f7e2 febf 	bl	80026fc <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801f97e:	f000 f8a7 	bl	801fad0 <TRACE_UnLock>
  }
}
 801f982:	bf00      	nop
 801f984:	bf00      	nop
 801f986:	3720      	adds	r7, #32
 801f988:	46bd      	mov	sp, r7
 801f98a:	bd80      	pop	{r7, pc}
 801f98c:	20002184 	.word	0x20002184
 801f990:	2000219c 	.word	0x2000219c
 801f994:	08023638 	.word	0x08023638

0801f998 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801f998:	b480      	push	{r7}
 801f99a:	b087      	sub	sp, #28
 801f99c:	af00      	add	r7, sp, #0
 801f99e:	4603      	mov	r3, r0
 801f9a0:	6039      	str	r1, [r7, #0]
 801f9a2:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801f9a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801f9a8:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f9aa:	f3ef 8310 	mrs	r3, PRIMASK
 801f9ae:	60fb      	str	r3, [r7, #12]
  return(result);
 801f9b0:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f9b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801f9b4:	b672      	cpsid	i
}
 801f9b6:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801f9b8:	4b35      	ldr	r3, [pc, #212]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9ba:	8a5a      	ldrh	r2, [r3, #18]
 801f9bc:	4b34      	ldr	r3, [pc, #208]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9be:	8a1b      	ldrh	r3, [r3, #16]
 801f9c0:	429a      	cmp	r2, r3
 801f9c2:	d11b      	bne.n	801f9fc <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801f9c4:	4b32      	ldr	r3, [pc, #200]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9c6:	8a5b      	ldrh	r3, [r3, #18]
 801f9c8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f9cc:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801f9ce:	88fa      	ldrh	r2, [r7, #6]
 801f9d0:	8afb      	ldrh	r3, [r7, #22]
 801f9d2:	429a      	cmp	r2, r3
 801f9d4:	d33a      	bcc.n	801fa4c <TRACE_AllocateBufer+0xb4>
 801f9d6:	4b2e      	ldr	r3, [pc, #184]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9d8:	8a1b      	ldrh	r3, [r3, #16]
 801f9da:	88fa      	ldrh	r2, [r7, #6]
 801f9dc:	429a      	cmp	r2, r3
 801f9de:	d235      	bcs.n	801fa4c <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801f9e0:	4b2b      	ldr	r3, [pc, #172]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9e2:	2201      	movs	r2, #1
 801f9e4:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801f9e6:	4b2a      	ldr	r3, [pc, #168]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9e8:	8a5a      	ldrh	r2, [r3, #18]
 801f9ea:	4b29      	ldr	r3, [pc, #164]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9ec:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801f9ee:	4b28      	ldr	r3, [pc, #160]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9f0:	8a1b      	ldrh	r3, [r3, #16]
 801f9f2:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801f9f4:	4b26      	ldr	r3, [pc, #152]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9f6:	2200      	movs	r2, #0
 801f9f8:	825a      	strh	r2, [r3, #18]
 801f9fa:	e027      	b.n	801fa4c <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f9fc:	4b24      	ldr	r3, [pc, #144]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801f9fe:	8a5a      	ldrh	r2, [r3, #18]
 801fa00:	4b23      	ldr	r3, [pc, #140]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa02:	8a1b      	ldrh	r3, [r3, #16]
 801fa04:	429a      	cmp	r2, r3
 801fa06:	d91b      	bls.n	801fa40 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801fa08:	4b21      	ldr	r3, [pc, #132]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa0a:	8a5b      	ldrh	r3, [r3, #18]
 801fa0c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801fa10:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801fa12:	88fa      	ldrh	r2, [r7, #6]
 801fa14:	8afb      	ldrh	r3, [r7, #22]
 801fa16:	429a      	cmp	r2, r3
 801fa18:	d318      	bcc.n	801fa4c <TRACE_AllocateBufer+0xb4>
 801fa1a:	4b1d      	ldr	r3, [pc, #116]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa1c:	8a1b      	ldrh	r3, [r3, #16]
 801fa1e:	88fa      	ldrh	r2, [r7, #6]
 801fa20:	429a      	cmp	r2, r3
 801fa22:	d213      	bcs.n	801fa4c <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801fa24:	4b1a      	ldr	r3, [pc, #104]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa26:	2201      	movs	r2, #1
 801fa28:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801fa2a:	4b19      	ldr	r3, [pc, #100]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa2c:	8a5a      	ldrh	r2, [r3, #18]
 801fa2e:	4b18      	ldr	r3, [pc, #96]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa30:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801fa32:	4b17      	ldr	r3, [pc, #92]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa34:	8a1b      	ldrh	r3, [r3, #16]
 801fa36:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801fa38:	4b15      	ldr	r3, [pc, #84]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa3a:	2200      	movs	r2, #0
 801fa3c:	825a      	strh	r2, [r3, #18]
 801fa3e:	e005      	b.n	801fa4c <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801fa40:	4b13      	ldr	r3, [pc, #76]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa42:	8a1a      	ldrh	r2, [r3, #16]
 801fa44:	4b12      	ldr	r3, [pc, #72]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa46:	8a5b      	ldrh	r3, [r3, #18]
 801fa48:	1ad3      	subs	r3, r2, r3
 801fa4a:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801fa4c:	8afa      	ldrh	r2, [r7, #22]
 801fa4e:	88fb      	ldrh	r3, [r7, #6]
 801fa50:	429a      	cmp	r2, r3
 801fa52:	d90f      	bls.n	801fa74 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801fa54:	4b0e      	ldr	r3, [pc, #56]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa56:	8a5a      	ldrh	r2, [r3, #18]
 801fa58:	683b      	ldr	r3, [r7, #0]
 801fa5a:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801fa5c:	4b0c      	ldr	r3, [pc, #48]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa5e:	8a5a      	ldrh	r2, [r3, #18]
 801fa60:	88fb      	ldrh	r3, [r7, #6]
 801fa62:	4413      	add	r3, r2
 801fa64:	b29b      	uxth	r3, r3
 801fa66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801fa6a:	b29a      	uxth	r2, r3
 801fa6c:	4b08      	ldr	r3, [pc, #32]	@ (801fa90 <TRACE_AllocateBufer+0xf8>)
 801fa6e:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801fa70:	2300      	movs	r3, #0
 801fa72:	82bb      	strh	r3, [r7, #20]
 801fa74:	693b      	ldr	r3, [r7, #16]
 801fa76:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fa78:	68bb      	ldr	r3, [r7, #8]
 801fa7a:	f383 8810 	msr	PRIMASK, r3
}
 801fa7e:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801fa80:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801fa84:	4618      	mov	r0, r3
 801fa86:	371c      	adds	r7, #28
 801fa88:	46bd      	mov	sp, r7
 801fa8a:	bc80      	pop	{r7}
 801fa8c:	4770      	bx	lr
 801fa8e:	bf00      	nop
 801fa90:	20002184 	.word	0x20002184

0801fa94 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801fa94:	b480      	push	{r7}
 801fa96:	b085      	sub	sp, #20
 801fa98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fa9a:	f3ef 8310 	mrs	r3, PRIMASK
 801fa9e:	607b      	str	r3, [r7, #4]
  return(result);
 801faa0:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801faa2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801faa4:	b672      	cpsid	i
}
 801faa6:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801faa8:	4b08      	ldr	r3, [pc, #32]	@ (801facc <TRACE_Lock+0x38>)
 801faaa:	8adb      	ldrh	r3, [r3, #22]
 801faac:	3301      	adds	r3, #1
 801faae:	b29a      	uxth	r2, r3
 801fab0:	4b06      	ldr	r3, [pc, #24]	@ (801facc <TRACE_Lock+0x38>)
 801fab2:	82da      	strh	r2, [r3, #22]
 801fab4:	68fb      	ldr	r3, [r7, #12]
 801fab6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fab8:	68bb      	ldr	r3, [r7, #8]
 801faba:	f383 8810 	msr	PRIMASK, r3
}
 801fabe:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801fac0:	bf00      	nop
 801fac2:	3714      	adds	r7, #20
 801fac4:	46bd      	mov	sp, r7
 801fac6:	bc80      	pop	{r7}
 801fac8:	4770      	bx	lr
 801faca:	bf00      	nop
 801facc:	20002184 	.word	0x20002184

0801fad0 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801fad0:	b480      	push	{r7}
 801fad2:	b085      	sub	sp, #20
 801fad4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fad6:	f3ef 8310 	mrs	r3, PRIMASK
 801fada:	607b      	str	r3, [r7, #4]
  return(result);
 801fadc:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801fade:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801fae0:	b672      	cpsid	i
}
 801fae2:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801fae4:	4b08      	ldr	r3, [pc, #32]	@ (801fb08 <TRACE_UnLock+0x38>)
 801fae6:	8adb      	ldrh	r3, [r3, #22]
 801fae8:	3b01      	subs	r3, #1
 801faea:	b29a      	uxth	r2, r3
 801faec:	4b06      	ldr	r3, [pc, #24]	@ (801fb08 <TRACE_UnLock+0x38>)
 801faee:	82da      	strh	r2, [r3, #22]
 801faf0:	68fb      	ldr	r3, [r7, #12]
 801faf2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801faf4:	68bb      	ldr	r3, [r7, #8]
 801faf6:	f383 8810 	msr	PRIMASK, r3
}
 801fafa:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801fafc:	bf00      	nop
 801fafe:	3714      	adds	r7, #20
 801fb00:	46bd      	mov	sp, r7
 801fb02:	bc80      	pop	{r7}
 801fb04:	4770      	bx	lr
 801fb06:	bf00      	nop
 801fb08:	20002184 	.word	0x20002184

0801fb0c <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801fb0c:	b480      	push	{r7}
 801fb0e:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801fb10:	4b05      	ldr	r3, [pc, #20]	@ (801fb28 <TRACE_IsLocked+0x1c>)
 801fb12:	8adb      	ldrh	r3, [r3, #22]
 801fb14:	2b00      	cmp	r3, #0
 801fb16:	bf14      	ite	ne
 801fb18:	2301      	movne	r3, #1
 801fb1a:	2300      	moveq	r3, #0
 801fb1c:	b2db      	uxtb	r3, r3
}
 801fb1e:	4618      	mov	r0, r3
 801fb20:	46bd      	mov	sp, r7
 801fb22:	bc80      	pop	{r7}
 801fb24:	4770      	bx	lr
 801fb26:	bf00      	nop
 801fb28:	20002184 	.word	0x20002184

0801fb2c <atof>:
 801fb2c:	2100      	movs	r1, #0
 801fb2e:	f000 bdfb 	b.w	8020728 <strtod>

0801fb32 <atol>:
 801fb32:	220a      	movs	r2, #10
 801fb34:	2100      	movs	r1, #0
 801fb36:	f000 be7d 	b.w	8020834 <strtol>

0801fb3a <sulp>:
 801fb3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fb3e:	460f      	mov	r7, r1
 801fb40:	4690      	mov	r8, r2
 801fb42:	f002 f807 	bl	8021b54 <__ulp>
 801fb46:	4604      	mov	r4, r0
 801fb48:	460d      	mov	r5, r1
 801fb4a:	f1b8 0f00 	cmp.w	r8, #0
 801fb4e:	d011      	beq.n	801fb74 <sulp+0x3a>
 801fb50:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801fb54:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801fb58:	2b00      	cmp	r3, #0
 801fb5a:	dd0b      	ble.n	801fb74 <sulp+0x3a>
 801fb5c:	051b      	lsls	r3, r3, #20
 801fb5e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801fb62:	2400      	movs	r4, #0
 801fb64:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801fb68:	4622      	mov	r2, r4
 801fb6a:	462b      	mov	r3, r5
 801fb6c:	f7e0 fdd0 	bl	8000710 <__aeabi_dmul>
 801fb70:	4604      	mov	r4, r0
 801fb72:	460d      	mov	r5, r1
 801fb74:	4620      	mov	r0, r4
 801fb76:	4629      	mov	r1, r5
 801fb78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fb7c:	0000      	movs	r0, r0
	...

0801fb80 <_strtod_l>:
 801fb80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fb84:	b09f      	sub	sp, #124	@ 0x7c
 801fb86:	460c      	mov	r4, r1
 801fb88:	9217      	str	r2, [sp, #92]	@ 0x5c
 801fb8a:	2200      	movs	r2, #0
 801fb8c:	921a      	str	r2, [sp, #104]	@ 0x68
 801fb8e:	9005      	str	r0, [sp, #20]
 801fb90:	f04f 0a00 	mov.w	sl, #0
 801fb94:	f04f 0b00 	mov.w	fp, #0
 801fb98:	460a      	mov	r2, r1
 801fb9a:	9219      	str	r2, [sp, #100]	@ 0x64
 801fb9c:	7811      	ldrb	r1, [r2, #0]
 801fb9e:	292b      	cmp	r1, #43	@ 0x2b
 801fba0:	d048      	beq.n	801fc34 <_strtod_l+0xb4>
 801fba2:	d836      	bhi.n	801fc12 <_strtod_l+0x92>
 801fba4:	290d      	cmp	r1, #13
 801fba6:	d830      	bhi.n	801fc0a <_strtod_l+0x8a>
 801fba8:	2908      	cmp	r1, #8
 801fbaa:	d830      	bhi.n	801fc0e <_strtod_l+0x8e>
 801fbac:	2900      	cmp	r1, #0
 801fbae:	d039      	beq.n	801fc24 <_strtod_l+0xa4>
 801fbb0:	2200      	movs	r2, #0
 801fbb2:	920b      	str	r2, [sp, #44]	@ 0x2c
 801fbb4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801fbb6:	782a      	ldrb	r2, [r5, #0]
 801fbb8:	2a30      	cmp	r2, #48	@ 0x30
 801fbba:	f040 80b1 	bne.w	801fd20 <_strtod_l+0x1a0>
 801fbbe:	786a      	ldrb	r2, [r5, #1]
 801fbc0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801fbc4:	2a58      	cmp	r2, #88	@ 0x58
 801fbc6:	d16c      	bne.n	801fca2 <_strtod_l+0x122>
 801fbc8:	9302      	str	r3, [sp, #8]
 801fbca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fbcc:	9301      	str	r3, [sp, #4]
 801fbce:	ab1a      	add	r3, sp, #104	@ 0x68
 801fbd0:	9300      	str	r3, [sp, #0]
 801fbd2:	4a8d      	ldr	r2, [pc, #564]	@ (801fe08 <_strtod_l+0x288>)
 801fbd4:	9805      	ldr	r0, [sp, #20]
 801fbd6:	ab1b      	add	r3, sp, #108	@ 0x6c
 801fbd8:	a919      	add	r1, sp, #100	@ 0x64
 801fbda:	f001 f8b7 	bl	8020d4c <__gethex>
 801fbde:	f010 060f 	ands.w	r6, r0, #15
 801fbe2:	4604      	mov	r4, r0
 801fbe4:	d005      	beq.n	801fbf2 <_strtod_l+0x72>
 801fbe6:	2e06      	cmp	r6, #6
 801fbe8:	d126      	bne.n	801fc38 <_strtod_l+0xb8>
 801fbea:	3501      	adds	r5, #1
 801fbec:	2300      	movs	r3, #0
 801fbee:	9519      	str	r5, [sp, #100]	@ 0x64
 801fbf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fbf2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801fbf4:	2b00      	cmp	r3, #0
 801fbf6:	f040 857e 	bne.w	80206f6 <_strtod_l+0xb76>
 801fbfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fbfc:	b1bb      	cbz	r3, 801fc2e <_strtod_l+0xae>
 801fbfe:	4650      	mov	r0, sl
 801fc00:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 801fc04:	b01f      	add	sp, #124	@ 0x7c
 801fc06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc0a:	2920      	cmp	r1, #32
 801fc0c:	d1d0      	bne.n	801fbb0 <_strtod_l+0x30>
 801fc0e:	3201      	adds	r2, #1
 801fc10:	e7c3      	b.n	801fb9a <_strtod_l+0x1a>
 801fc12:	292d      	cmp	r1, #45	@ 0x2d
 801fc14:	d1cc      	bne.n	801fbb0 <_strtod_l+0x30>
 801fc16:	2101      	movs	r1, #1
 801fc18:	910b      	str	r1, [sp, #44]	@ 0x2c
 801fc1a:	1c51      	adds	r1, r2, #1
 801fc1c:	9119      	str	r1, [sp, #100]	@ 0x64
 801fc1e:	7852      	ldrb	r2, [r2, #1]
 801fc20:	2a00      	cmp	r2, #0
 801fc22:	d1c7      	bne.n	801fbb4 <_strtod_l+0x34>
 801fc24:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801fc26:	9419      	str	r4, [sp, #100]	@ 0x64
 801fc28:	2b00      	cmp	r3, #0
 801fc2a:	f040 8562 	bne.w	80206f2 <_strtod_l+0xb72>
 801fc2e:	4650      	mov	r0, sl
 801fc30:	4659      	mov	r1, fp
 801fc32:	e7e7      	b.n	801fc04 <_strtod_l+0x84>
 801fc34:	2100      	movs	r1, #0
 801fc36:	e7ef      	b.n	801fc18 <_strtod_l+0x98>
 801fc38:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801fc3a:	b13a      	cbz	r2, 801fc4c <_strtod_l+0xcc>
 801fc3c:	2135      	movs	r1, #53	@ 0x35
 801fc3e:	a81c      	add	r0, sp, #112	@ 0x70
 801fc40:	f002 f87a 	bl	8021d38 <__copybits>
 801fc44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fc46:	9805      	ldr	r0, [sp, #20]
 801fc48:	f001 fc52 	bl	80214f0 <_Bfree>
 801fc4c:	3e01      	subs	r6, #1
 801fc4e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801fc50:	2e04      	cmp	r6, #4
 801fc52:	d806      	bhi.n	801fc62 <_strtod_l+0xe2>
 801fc54:	e8df f006 	tbb	[pc, r6]
 801fc58:	201d0314 	.word	0x201d0314
 801fc5c:	14          	.byte	0x14
 801fc5d:	00          	.byte	0x00
 801fc5e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801fc62:	05e1      	lsls	r1, r4, #23
 801fc64:	bf48      	it	mi
 801fc66:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801fc6a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801fc6e:	0d1b      	lsrs	r3, r3, #20
 801fc70:	051b      	lsls	r3, r3, #20
 801fc72:	2b00      	cmp	r3, #0
 801fc74:	d1bd      	bne.n	801fbf2 <_strtod_l+0x72>
 801fc76:	f000 ff75 	bl	8020b64 <__errno>
 801fc7a:	2322      	movs	r3, #34	@ 0x22
 801fc7c:	6003      	str	r3, [r0, #0]
 801fc7e:	e7b8      	b.n	801fbf2 <_strtod_l+0x72>
 801fc80:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801fc84:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801fc88:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801fc8c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801fc90:	e7e7      	b.n	801fc62 <_strtod_l+0xe2>
 801fc92:	f8df b178 	ldr.w	fp, [pc, #376]	@ 801fe0c <_strtod_l+0x28c>
 801fc96:	e7e4      	b.n	801fc62 <_strtod_l+0xe2>
 801fc98:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801fc9c:	f04f 3aff 	mov.w	sl, #4294967295
 801fca0:	e7df      	b.n	801fc62 <_strtod_l+0xe2>
 801fca2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fca4:	1c5a      	adds	r2, r3, #1
 801fca6:	9219      	str	r2, [sp, #100]	@ 0x64
 801fca8:	785b      	ldrb	r3, [r3, #1]
 801fcaa:	2b30      	cmp	r3, #48	@ 0x30
 801fcac:	d0f9      	beq.n	801fca2 <_strtod_l+0x122>
 801fcae:	2b00      	cmp	r3, #0
 801fcb0:	d09f      	beq.n	801fbf2 <_strtod_l+0x72>
 801fcb2:	2301      	movs	r3, #1
 801fcb4:	9309      	str	r3, [sp, #36]	@ 0x24
 801fcb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fcb8:	930c      	str	r3, [sp, #48]	@ 0x30
 801fcba:	2300      	movs	r3, #0
 801fcbc:	9308      	str	r3, [sp, #32]
 801fcbe:	930a      	str	r3, [sp, #40]	@ 0x28
 801fcc0:	461f      	mov	r7, r3
 801fcc2:	220a      	movs	r2, #10
 801fcc4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801fcc6:	7805      	ldrb	r5, [r0, #0]
 801fcc8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801fccc:	b2d9      	uxtb	r1, r3
 801fcce:	2909      	cmp	r1, #9
 801fcd0:	d928      	bls.n	801fd24 <_strtod_l+0x1a4>
 801fcd2:	494f      	ldr	r1, [pc, #316]	@ (801fe10 <_strtod_l+0x290>)
 801fcd4:	2201      	movs	r2, #1
 801fcd6:	f000 fec4 	bl	8020a62 <strncmp>
 801fcda:	2800      	cmp	r0, #0
 801fcdc:	d032      	beq.n	801fd44 <_strtod_l+0x1c4>
 801fcde:	2000      	movs	r0, #0
 801fce0:	462a      	mov	r2, r5
 801fce2:	4681      	mov	r9, r0
 801fce4:	463d      	mov	r5, r7
 801fce6:	4603      	mov	r3, r0
 801fce8:	2a65      	cmp	r2, #101	@ 0x65
 801fcea:	d001      	beq.n	801fcf0 <_strtod_l+0x170>
 801fcec:	2a45      	cmp	r2, #69	@ 0x45
 801fcee:	d114      	bne.n	801fd1a <_strtod_l+0x19a>
 801fcf0:	b91d      	cbnz	r5, 801fcfa <_strtod_l+0x17a>
 801fcf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fcf4:	4302      	orrs	r2, r0
 801fcf6:	d095      	beq.n	801fc24 <_strtod_l+0xa4>
 801fcf8:	2500      	movs	r5, #0
 801fcfa:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801fcfc:	1c62      	adds	r2, r4, #1
 801fcfe:	9219      	str	r2, [sp, #100]	@ 0x64
 801fd00:	7862      	ldrb	r2, [r4, #1]
 801fd02:	2a2b      	cmp	r2, #43	@ 0x2b
 801fd04:	d077      	beq.n	801fdf6 <_strtod_l+0x276>
 801fd06:	2a2d      	cmp	r2, #45	@ 0x2d
 801fd08:	d07b      	beq.n	801fe02 <_strtod_l+0x282>
 801fd0a:	f04f 0c00 	mov.w	ip, #0
 801fd0e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801fd12:	2909      	cmp	r1, #9
 801fd14:	f240 8082 	bls.w	801fe1c <_strtod_l+0x29c>
 801fd18:	9419      	str	r4, [sp, #100]	@ 0x64
 801fd1a:	f04f 0800 	mov.w	r8, #0
 801fd1e:	e0a2      	b.n	801fe66 <_strtod_l+0x2e6>
 801fd20:	2300      	movs	r3, #0
 801fd22:	e7c7      	b.n	801fcb4 <_strtod_l+0x134>
 801fd24:	2f08      	cmp	r7, #8
 801fd26:	bfd5      	itete	le
 801fd28:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801fd2a:	9908      	ldrgt	r1, [sp, #32]
 801fd2c:	fb02 3301 	mlale	r3, r2, r1, r3
 801fd30:	fb02 3301 	mlagt	r3, r2, r1, r3
 801fd34:	f100 0001 	add.w	r0, r0, #1
 801fd38:	bfd4      	ite	le
 801fd3a:	930a      	strle	r3, [sp, #40]	@ 0x28
 801fd3c:	9308      	strgt	r3, [sp, #32]
 801fd3e:	3701      	adds	r7, #1
 801fd40:	9019      	str	r0, [sp, #100]	@ 0x64
 801fd42:	e7bf      	b.n	801fcc4 <_strtod_l+0x144>
 801fd44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fd46:	1c5a      	adds	r2, r3, #1
 801fd48:	9219      	str	r2, [sp, #100]	@ 0x64
 801fd4a:	785a      	ldrb	r2, [r3, #1]
 801fd4c:	b37f      	cbz	r7, 801fdae <_strtod_l+0x22e>
 801fd4e:	4681      	mov	r9, r0
 801fd50:	463d      	mov	r5, r7
 801fd52:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801fd56:	2b09      	cmp	r3, #9
 801fd58:	d912      	bls.n	801fd80 <_strtod_l+0x200>
 801fd5a:	2301      	movs	r3, #1
 801fd5c:	e7c4      	b.n	801fce8 <_strtod_l+0x168>
 801fd5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fd60:	1c5a      	adds	r2, r3, #1
 801fd62:	9219      	str	r2, [sp, #100]	@ 0x64
 801fd64:	785a      	ldrb	r2, [r3, #1]
 801fd66:	3001      	adds	r0, #1
 801fd68:	2a30      	cmp	r2, #48	@ 0x30
 801fd6a:	d0f8      	beq.n	801fd5e <_strtod_l+0x1de>
 801fd6c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801fd70:	2b08      	cmp	r3, #8
 801fd72:	f200 84c5 	bhi.w	8020700 <_strtod_l+0xb80>
 801fd76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fd78:	930c      	str	r3, [sp, #48]	@ 0x30
 801fd7a:	4681      	mov	r9, r0
 801fd7c:	2000      	movs	r0, #0
 801fd7e:	4605      	mov	r5, r0
 801fd80:	3a30      	subs	r2, #48	@ 0x30
 801fd82:	f100 0301 	add.w	r3, r0, #1
 801fd86:	d02a      	beq.n	801fdde <_strtod_l+0x25e>
 801fd88:	4499      	add	r9, r3
 801fd8a:	eb00 0c05 	add.w	ip, r0, r5
 801fd8e:	462b      	mov	r3, r5
 801fd90:	210a      	movs	r1, #10
 801fd92:	4563      	cmp	r3, ip
 801fd94:	d10d      	bne.n	801fdb2 <_strtod_l+0x232>
 801fd96:	1c69      	adds	r1, r5, #1
 801fd98:	4401      	add	r1, r0
 801fd9a:	4428      	add	r0, r5
 801fd9c:	2808      	cmp	r0, #8
 801fd9e:	dc16      	bgt.n	801fdce <_strtod_l+0x24e>
 801fda0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801fda2:	230a      	movs	r3, #10
 801fda4:	fb03 2300 	mla	r3, r3, r0, r2
 801fda8:	930a      	str	r3, [sp, #40]	@ 0x28
 801fdaa:	2300      	movs	r3, #0
 801fdac:	e018      	b.n	801fde0 <_strtod_l+0x260>
 801fdae:	4638      	mov	r0, r7
 801fdb0:	e7da      	b.n	801fd68 <_strtod_l+0x1e8>
 801fdb2:	2b08      	cmp	r3, #8
 801fdb4:	f103 0301 	add.w	r3, r3, #1
 801fdb8:	dc03      	bgt.n	801fdc2 <_strtod_l+0x242>
 801fdba:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801fdbc:	434e      	muls	r6, r1
 801fdbe:	960a      	str	r6, [sp, #40]	@ 0x28
 801fdc0:	e7e7      	b.n	801fd92 <_strtod_l+0x212>
 801fdc2:	2b10      	cmp	r3, #16
 801fdc4:	bfde      	ittt	le
 801fdc6:	9e08      	ldrle	r6, [sp, #32]
 801fdc8:	434e      	mulle	r6, r1
 801fdca:	9608      	strle	r6, [sp, #32]
 801fdcc:	e7e1      	b.n	801fd92 <_strtod_l+0x212>
 801fdce:	280f      	cmp	r0, #15
 801fdd0:	dceb      	bgt.n	801fdaa <_strtod_l+0x22a>
 801fdd2:	9808      	ldr	r0, [sp, #32]
 801fdd4:	230a      	movs	r3, #10
 801fdd6:	fb03 2300 	mla	r3, r3, r0, r2
 801fdda:	9308      	str	r3, [sp, #32]
 801fddc:	e7e5      	b.n	801fdaa <_strtod_l+0x22a>
 801fdde:	4629      	mov	r1, r5
 801fde0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fde2:	1c50      	adds	r0, r2, #1
 801fde4:	9019      	str	r0, [sp, #100]	@ 0x64
 801fde6:	7852      	ldrb	r2, [r2, #1]
 801fde8:	4618      	mov	r0, r3
 801fdea:	460d      	mov	r5, r1
 801fdec:	e7b1      	b.n	801fd52 <_strtod_l+0x1d2>
 801fdee:	f04f 0900 	mov.w	r9, #0
 801fdf2:	2301      	movs	r3, #1
 801fdf4:	e77d      	b.n	801fcf2 <_strtod_l+0x172>
 801fdf6:	f04f 0c00 	mov.w	ip, #0
 801fdfa:	1ca2      	adds	r2, r4, #2
 801fdfc:	9219      	str	r2, [sp, #100]	@ 0x64
 801fdfe:	78a2      	ldrb	r2, [r4, #2]
 801fe00:	e785      	b.n	801fd0e <_strtod_l+0x18e>
 801fe02:	f04f 0c01 	mov.w	ip, #1
 801fe06:	e7f8      	b.n	801fdfa <_strtod_l+0x27a>
 801fe08:	08023cf0 	.word	0x08023cf0
 801fe0c:	7ff00000 	.word	0x7ff00000
 801fe10:	08023ccc 	.word	0x08023ccc
 801fe14:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fe16:	1c51      	adds	r1, r2, #1
 801fe18:	9119      	str	r1, [sp, #100]	@ 0x64
 801fe1a:	7852      	ldrb	r2, [r2, #1]
 801fe1c:	2a30      	cmp	r2, #48	@ 0x30
 801fe1e:	d0f9      	beq.n	801fe14 <_strtod_l+0x294>
 801fe20:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801fe24:	2908      	cmp	r1, #8
 801fe26:	f63f af78 	bhi.w	801fd1a <_strtod_l+0x19a>
 801fe2a:	3a30      	subs	r2, #48	@ 0x30
 801fe2c:	920e      	str	r2, [sp, #56]	@ 0x38
 801fe2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fe30:	920f      	str	r2, [sp, #60]	@ 0x3c
 801fe32:	f04f 080a 	mov.w	r8, #10
 801fe36:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fe38:	1c56      	adds	r6, r2, #1
 801fe3a:	9619      	str	r6, [sp, #100]	@ 0x64
 801fe3c:	7852      	ldrb	r2, [r2, #1]
 801fe3e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801fe42:	f1be 0f09 	cmp.w	lr, #9
 801fe46:	d939      	bls.n	801febc <_strtod_l+0x33c>
 801fe48:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801fe4a:	1a76      	subs	r6, r6, r1
 801fe4c:	2e08      	cmp	r6, #8
 801fe4e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801fe52:	dc03      	bgt.n	801fe5c <_strtod_l+0x2dc>
 801fe54:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801fe56:	4588      	cmp	r8, r1
 801fe58:	bfa8      	it	ge
 801fe5a:	4688      	movge	r8, r1
 801fe5c:	f1bc 0f00 	cmp.w	ip, #0
 801fe60:	d001      	beq.n	801fe66 <_strtod_l+0x2e6>
 801fe62:	f1c8 0800 	rsb	r8, r8, #0
 801fe66:	2d00      	cmp	r5, #0
 801fe68:	d14e      	bne.n	801ff08 <_strtod_l+0x388>
 801fe6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801fe6c:	4308      	orrs	r0, r1
 801fe6e:	f47f aec0 	bne.w	801fbf2 <_strtod_l+0x72>
 801fe72:	2b00      	cmp	r3, #0
 801fe74:	f47f aed6 	bne.w	801fc24 <_strtod_l+0xa4>
 801fe78:	2a69      	cmp	r2, #105	@ 0x69
 801fe7a:	d028      	beq.n	801fece <_strtod_l+0x34e>
 801fe7c:	dc25      	bgt.n	801feca <_strtod_l+0x34a>
 801fe7e:	2a49      	cmp	r2, #73	@ 0x49
 801fe80:	d025      	beq.n	801fece <_strtod_l+0x34e>
 801fe82:	2a4e      	cmp	r2, #78	@ 0x4e
 801fe84:	f47f aece 	bne.w	801fc24 <_strtod_l+0xa4>
 801fe88:	499a      	ldr	r1, [pc, #616]	@ (80200f4 <_strtod_l+0x574>)
 801fe8a:	a819      	add	r0, sp, #100	@ 0x64
 801fe8c:	f001 f980 	bl	8021190 <__match>
 801fe90:	2800      	cmp	r0, #0
 801fe92:	f43f aec7 	beq.w	801fc24 <_strtod_l+0xa4>
 801fe96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fe98:	781b      	ldrb	r3, [r3, #0]
 801fe9a:	2b28      	cmp	r3, #40	@ 0x28
 801fe9c:	d12e      	bne.n	801fefc <_strtod_l+0x37c>
 801fe9e:	4996      	ldr	r1, [pc, #600]	@ (80200f8 <_strtod_l+0x578>)
 801fea0:	aa1c      	add	r2, sp, #112	@ 0x70
 801fea2:	a819      	add	r0, sp, #100	@ 0x64
 801fea4:	f001 f988 	bl	80211b8 <__hexnan>
 801fea8:	2805      	cmp	r0, #5
 801feaa:	d127      	bne.n	801fefc <_strtod_l+0x37c>
 801feac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801feae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801feb2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801feb6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801feba:	e69a      	b.n	801fbf2 <_strtod_l+0x72>
 801febc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801febe:	fb08 2101 	mla	r1, r8, r1, r2
 801fec2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801fec6:	920e      	str	r2, [sp, #56]	@ 0x38
 801fec8:	e7b5      	b.n	801fe36 <_strtod_l+0x2b6>
 801feca:	2a6e      	cmp	r2, #110	@ 0x6e
 801fecc:	e7da      	b.n	801fe84 <_strtod_l+0x304>
 801fece:	498b      	ldr	r1, [pc, #556]	@ (80200fc <_strtod_l+0x57c>)
 801fed0:	a819      	add	r0, sp, #100	@ 0x64
 801fed2:	f001 f95d 	bl	8021190 <__match>
 801fed6:	2800      	cmp	r0, #0
 801fed8:	f43f aea4 	beq.w	801fc24 <_strtod_l+0xa4>
 801fedc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fede:	4988      	ldr	r1, [pc, #544]	@ (8020100 <_strtod_l+0x580>)
 801fee0:	3b01      	subs	r3, #1
 801fee2:	a819      	add	r0, sp, #100	@ 0x64
 801fee4:	9319      	str	r3, [sp, #100]	@ 0x64
 801fee6:	f001 f953 	bl	8021190 <__match>
 801feea:	b910      	cbnz	r0, 801fef2 <_strtod_l+0x372>
 801feec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801feee:	3301      	adds	r3, #1
 801fef0:	9319      	str	r3, [sp, #100]	@ 0x64
 801fef2:	f8df b210 	ldr.w	fp, [pc, #528]	@ 8020104 <_strtod_l+0x584>
 801fef6:	f04f 0a00 	mov.w	sl, #0
 801fefa:	e67a      	b.n	801fbf2 <_strtod_l+0x72>
 801fefc:	4882      	ldr	r0, [pc, #520]	@ (8020108 <_strtod_l+0x588>)
 801fefe:	f000 fe6d 	bl	8020bdc <nan>
 801ff02:	4682      	mov	sl, r0
 801ff04:	468b      	mov	fp, r1
 801ff06:	e674      	b.n	801fbf2 <_strtod_l+0x72>
 801ff08:	eba8 0309 	sub.w	r3, r8, r9
 801ff0c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801ff0e:	9309      	str	r3, [sp, #36]	@ 0x24
 801ff10:	2f00      	cmp	r7, #0
 801ff12:	bf08      	it	eq
 801ff14:	462f      	moveq	r7, r5
 801ff16:	2d10      	cmp	r5, #16
 801ff18:	462c      	mov	r4, r5
 801ff1a:	bfa8      	it	ge
 801ff1c:	2410      	movge	r4, #16
 801ff1e:	f7e0 fb7d 	bl	800061c <__aeabi_ui2d>
 801ff22:	2d09      	cmp	r5, #9
 801ff24:	4682      	mov	sl, r0
 801ff26:	468b      	mov	fp, r1
 801ff28:	dc11      	bgt.n	801ff4e <_strtod_l+0x3ce>
 801ff2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ff2c:	2b00      	cmp	r3, #0
 801ff2e:	f43f ae60 	beq.w	801fbf2 <_strtod_l+0x72>
 801ff32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ff34:	dd76      	ble.n	8020024 <_strtod_l+0x4a4>
 801ff36:	2b16      	cmp	r3, #22
 801ff38:	dc5d      	bgt.n	801fff6 <_strtod_l+0x476>
 801ff3a:	4974      	ldr	r1, [pc, #464]	@ (802010c <_strtod_l+0x58c>)
 801ff3c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ff40:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ff44:	4652      	mov	r2, sl
 801ff46:	465b      	mov	r3, fp
 801ff48:	f7e0 fbe2 	bl	8000710 <__aeabi_dmul>
 801ff4c:	e7d9      	b.n	801ff02 <_strtod_l+0x382>
 801ff4e:	4b6f      	ldr	r3, [pc, #444]	@ (802010c <_strtod_l+0x58c>)
 801ff50:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ff54:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801ff58:	f7e0 fbda 	bl	8000710 <__aeabi_dmul>
 801ff5c:	4682      	mov	sl, r0
 801ff5e:	9808      	ldr	r0, [sp, #32]
 801ff60:	468b      	mov	fp, r1
 801ff62:	f7e0 fb5b 	bl	800061c <__aeabi_ui2d>
 801ff66:	4602      	mov	r2, r0
 801ff68:	460b      	mov	r3, r1
 801ff6a:	4650      	mov	r0, sl
 801ff6c:	4659      	mov	r1, fp
 801ff6e:	f7e0 fa19 	bl	80003a4 <__adddf3>
 801ff72:	2d0f      	cmp	r5, #15
 801ff74:	4682      	mov	sl, r0
 801ff76:	468b      	mov	fp, r1
 801ff78:	ddd7      	ble.n	801ff2a <_strtod_l+0x3aa>
 801ff7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ff7c:	1b2c      	subs	r4, r5, r4
 801ff7e:	441c      	add	r4, r3
 801ff80:	2c00      	cmp	r4, #0
 801ff82:	f340 8096 	ble.w	80200b2 <_strtod_l+0x532>
 801ff86:	f014 030f 	ands.w	r3, r4, #15
 801ff8a:	d00a      	beq.n	801ffa2 <_strtod_l+0x422>
 801ff8c:	495f      	ldr	r1, [pc, #380]	@ (802010c <_strtod_l+0x58c>)
 801ff8e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ff92:	4652      	mov	r2, sl
 801ff94:	465b      	mov	r3, fp
 801ff96:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ff9a:	f7e0 fbb9 	bl	8000710 <__aeabi_dmul>
 801ff9e:	4682      	mov	sl, r0
 801ffa0:	468b      	mov	fp, r1
 801ffa2:	f034 040f 	bics.w	r4, r4, #15
 801ffa6:	d073      	beq.n	8020090 <_strtod_l+0x510>
 801ffa8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801ffac:	dd48      	ble.n	8020040 <_strtod_l+0x4c0>
 801ffae:	2400      	movs	r4, #0
 801ffb0:	46a0      	mov	r8, r4
 801ffb2:	940a      	str	r4, [sp, #40]	@ 0x28
 801ffb4:	46a1      	mov	r9, r4
 801ffb6:	9a05      	ldr	r2, [sp, #20]
 801ffb8:	f8df b148 	ldr.w	fp, [pc, #328]	@ 8020104 <_strtod_l+0x584>
 801ffbc:	2322      	movs	r3, #34	@ 0x22
 801ffbe:	6013      	str	r3, [r2, #0]
 801ffc0:	f04f 0a00 	mov.w	sl, #0
 801ffc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ffc6:	2b00      	cmp	r3, #0
 801ffc8:	f43f ae13 	beq.w	801fbf2 <_strtod_l+0x72>
 801ffcc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801ffce:	9805      	ldr	r0, [sp, #20]
 801ffd0:	f001 fa8e 	bl	80214f0 <_Bfree>
 801ffd4:	9805      	ldr	r0, [sp, #20]
 801ffd6:	4649      	mov	r1, r9
 801ffd8:	f001 fa8a 	bl	80214f0 <_Bfree>
 801ffdc:	9805      	ldr	r0, [sp, #20]
 801ffde:	4641      	mov	r1, r8
 801ffe0:	f001 fa86 	bl	80214f0 <_Bfree>
 801ffe4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801ffe6:	9805      	ldr	r0, [sp, #20]
 801ffe8:	f001 fa82 	bl	80214f0 <_Bfree>
 801ffec:	9805      	ldr	r0, [sp, #20]
 801ffee:	4621      	mov	r1, r4
 801fff0:	f001 fa7e 	bl	80214f0 <_Bfree>
 801fff4:	e5fd      	b.n	801fbf2 <_strtod_l+0x72>
 801fff6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fff8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801fffc:	4293      	cmp	r3, r2
 801fffe:	dbbc      	blt.n	801ff7a <_strtod_l+0x3fa>
 8020000:	4c42      	ldr	r4, [pc, #264]	@ (802010c <_strtod_l+0x58c>)
 8020002:	f1c5 050f 	rsb	r5, r5, #15
 8020006:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 802000a:	4652      	mov	r2, sl
 802000c:	465b      	mov	r3, fp
 802000e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8020012:	f7e0 fb7d 	bl	8000710 <__aeabi_dmul>
 8020016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020018:	1b5d      	subs	r5, r3, r5
 802001a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 802001e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8020022:	e791      	b.n	801ff48 <_strtod_l+0x3c8>
 8020024:	3316      	adds	r3, #22
 8020026:	dba8      	blt.n	801ff7a <_strtod_l+0x3fa>
 8020028:	4b38      	ldr	r3, [pc, #224]	@ (802010c <_strtod_l+0x58c>)
 802002a:	eba9 0808 	sub.w	r8, r9, r8
 802002e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8020032:	e9d8 2300 	ldrd	r2, r3, [r8]
 8020036:	4650      	mov	r0, sl
 8020038:	4659      	mov	r1, fp
 802003a:	f7e0 fc93 	bl	8000964 <__aeabi_ddiv>
 802003e:	e760      	b.n	801ff02 <_strtod_l+0x382>
 8020040:	4b33      	ldr	r3, [pc, #204]	@ (8020110 <_strtod_l+0x590>)
 8020042:	9308      	str	r3, [sp, #32]
 8020044:	2300      	movs	r3, #0
 8020046:	1124      	asrs	r4, r4, #4
 8020048:	4650      	mov	r0, sl
 802004a:	4659      	mov	r1, fp
 802004c:	461e      	mov	r6, r3
 802004e:	2c01      	cmp	r4, #1
 8020050:	dc21      	bgt.n	8020096 <_strtod_l+0x516>
 8020052:	b10b      	cbz	r3, 8020058 <_strtod_l+0x4d8>
 8020054:	4682      	mov	sl, r0
 8020056:	468b      	mov	fp, r1
 8020058:	492d      	ldr	r1, [pc, #180]	@ (8020110 <_strtod_l+0x590>)
 802005a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 802005e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8020062:	4652      	mov	r2, sl
 8020064:	465b      	mov	r3, fp
 8020066:	e9d1 0100 	ldrd	r0, r1, [r1]
 802006a:	f7e0 fb51 	bl	8000710 <__aeabi_dmul>
 802006e:	4b25      	ldr	r3, [pc, #148]	@ (8020104 <_strtod_l+0x584>)
 8020070:	460a      	mov	r2, r1
 8020072:	400b      	ands	r3, r1
 8020074:	4927      	ldr	r1, [pc, #156]	@ (8020114 <_strtod_l+0x594>)
 8020076:	428b      	cmp	r3, r1
 8020078:	4682      	mov	sl, r0
 802007a:	d898      	bhi.n	801ffae <_strtod_l+0x42e>
 802007c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8020080:	428b      	cmp	r3, r1
 8020082:	bf86      	itte	hi
 8020084:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8020118 <_strtod_l+0x598>
 8020088:	f04f 3aff 	movhi.w	sl, #4294967295
 802008c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8020090:	2300      	movs	r3, #0
 8020092:	9308      	str	r3, [sp, #32]
 8020094:	e07a      	b.n	802018c <_strtod_l+0x60c>
 8020096:	07e2      	lsls	r2, r4, #31
 8020098:	d505      	bpl.n	80200a6 <_strtod_l+0x526>
 802009a:	9b08      	ldr	r3, [sp, #32]
 802009c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80200a0:	f7e0 fb36 	bl	8000710 <__aeabi_dmul>
 80200a4:	2301      	movs	r3, #1
 80200a6:	9a08      	ldr	r2, [sp, #32]
 80200a8:	3208      	adds	r2, #8
 80200aa:	3601      	adds	r6, #1
 80200ac:	1064      	asrs	r4, r4, #1
 80200ae:	9208      	str	r2, [sp, #32]
 80200b0:	e7cd      	b.n	802004e <_strtod_l+0x4ce>
 80200b2:	d0ed      	beq.n	8020090 <_strtod_l+0x510>
 80200b4:	4264      	negs	r4, r4
 80200b6:	f014 020f 	ands.w	r2, r4, #15
 80200ba:	d00a      	beq.n	80200d2 <_strtod_l+0x552>
 80200bc:	4b13      	ldr	r3, [pc, #76]	@ (802010c <_strtod_l+0x58c>)
 80200be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80200c2:	4650      	mov	r0, sl
 80200c4:	4659      	mov	r1, fp
 80200c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80200ca:	f7e0 fc4b 	bl	8000964 <__aeabi_ddiv>
 80200ce:	4682      	mov	sl, r0
 80200d0:	468b      	mov	fp, r1
 80200d2:	1124      	asrs	r4, r4, #4
 80200d4:	d0dc      	beq.n	8020090 <_strtod_l+0x510>
 80200d6:	2c1f      	cmp	r4, #31
 80200d8:	dd20      	ble.n	802011c <_strtod_l+0x59c>
 80200da:	2400      	movs	r4, #0
 80200dc:	46a0      	mov	r8, r4
 80200de:	940a      	str	r4, [sp, #40]	@ 0x28
 80200e0:	46a1      	mov	r9, r4
 80200e2:	9a05      	ldr	r2, [sp, #20]
 80200e4:	2322      	movs	r3, #34	@ 0x22
 80200e6:	f04f 0a00 	mov.w	sl, #0
 80200ea:	f04f 0b00 	mov.w	fp, #0
 80200ee:	6013      	str	r3, [r2, #0]
 80200f0:	e768      	b.n	801ffc4 <_strtod_l+0x444>
 80200f2:	bf00      	nop
 80200f4:	08023cd7 	.word	0x08023cd7
 80200f8:	08023cdc 	.word	0x08023cdc
 80200fc:	08023cce 	.word	0x08023cce
 8020100:	08023cd1 	.word	0x08023cd1
 8020104:	7ff00000 	.word	0x7ff00000
 8020108:	08024053 	.word	0x08024053
 802010c:	08023f50 	.word	0x08023f50
 8020110:	08023f28 	.word	0x08023f28
 8020114:	7ca00000 	.word	0x7ca00000
 8020118:	7fefffff 	.word	0x7fefffff
 802011c:	f014 0310 	ands.w	r3, r4, #16
 8020120:	bf18      	it	ne
 8020122:	236a      	movne	r3, #106	@ 0x6a
 8020124:	4e77      	ldr	r6, [pc, #476]	@ (8020304 <_strtod_l+0x784>)
 8020126:	9308      	str	r3, [sp, #32]
 8020128:	4650      	mov	r0, sl
 802012a:	4659      	mov	r1, fp
 802012c:	2300      	movs	r3, #0
 802012e:	07e2      	lsls	r2, r4, #31
 8020130:	d504      	bpl.n	802013c <_strtod_l+0x5bc>
 8020132:	e9d6 2300 	ldrd	r2, r3, [r6]
 8020136:	f7e0 faeb 	bl	8000710 <__aeabi_dmul>
 802013a:	2301      	movs	r3, #1
 802013c:	1064      	asrs	r4, r4, #1
 802013e:	f106 0608 	add.w	r6, r6, #8
 8020142:	d1f4      	bne.n	802012e <_strtod_l+0x5ae>
 8020144:	b10b      	cbz	r3, 802014a <_strtod_l+0x5ca>
 8020146:	4682      	mov	sl, r0
 8020148:	468b      	mov	fp, r1
 802014a:	9b08      	ldr	r3, [sp, #32]
 802014c:	b1b3      	cbz	r3, 802017c <_strtod_l+0x5fc>
 802014e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8020152:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8020156:	2b00      	cmp	r3, #0
 8020158:	4659      	mov	r1, fp
 802015a:	dd0f      	ble.n	802017c <_strtod_l+0x5fc>
 802015c:	2b1f      	cmp	r3, #31
 802015e:	dd57      	ble.n	8020210 <_strtod_l+0x690>
 8020160:	2b34      	cmp	r3, #52	@ 0x34
 8020162:	bfde      	ittt	le
 8020164:	f04f 33ff 	movle.w	r3, #4294967295
 8020168:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 802016c:	4093      	lslle	r3, r2
 802016e:	f04f 0a00 	mov.w	sl, #0
 8020172:	bfcc      	ite	gt
 8020174:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8020178:	ea03 0b01 	andle.w	fp, r3, r1
 802017c:	2200      	movs	r2, #0
 802017e:	2300      	movs	r3, #0
 8020180:	4650      	mov	r0, sl
 8020182:	4659      	mov	r1, fp
 8020184:	f7e0 fd2c 	bl	8000be0 <__aeabi_dcmpeq>
 8020188:	2800      	cmp	r0, #0
 802018a:	d1a6      	bne.n	80200da <_strtod_l+0x55a>
 802018c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802018e:	9300      	str	r3, [sp, #0]
 8020190:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8020192:	9805      	ldr	r0, [sp, #20]
 8020194:	462b      	mov	r3, r5
 8020196:	463a      	mov	r2, r7
 8020198:	f001 fa12 	bl	80215c0 <__s2b>
 802019c:	900a      	str	r0, [sp, #40]	@ 0x28
 802019e:	2800      	cmp	r0, #0
 80201a0:	f43f af05 	beq.w	801ffae <_strtod_l+0x42e>
 80201a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80201a6:	2a00      	cmp	r2, #0
 80201a8:	eba9 0308 	sub.w	r3, r9, r8
 80201ac:	bfa8      	it	ge
 80201ae:	2300      	movge	r3, #0
 80201b0:	9312      	str	r3, [sp, #72]	@ 0x48
 80201b2:	2400      	movs	r4, #0
 80201b4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80201b8:	9316      	str	r3, [sp, #88]	@ 0x58
 80201ba:	46a0      	mov	r8, r4
 80201bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80201be:	9805      	ldr	r0, [sp, #20]
 80201c0:	6859      	ldr	r1, [r3, #4]
 80201c2:	f001 f955 	bl	8021470 <_Balloc>
 80201c6:	4681      	mov	r9, r0
 80201c8:	2800      	cmp	r0, #0
 80201ca:	f43f aef4 	beq.w	801ffb6 <_strtod_l+0x436>
 80201ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80201d0:	691a      	ldr	r2, [r3, #16]
 80201d2:	3202      	adds	r2, #2
 80201d4:	f103 010c 	add.w	r1, r3, #12
 80201d8:	0092      	lsls	r2, r2, #2
 80201da:	300c      	adds	r0, #12
 80201dc:	f000 fcef 	bl	8020bbe <memcpy>
 80201e0:	ab1c      	add	r3, sp, #112	@ 0x70
 80201e2:	9301      	str	r3, [sp, #4]
 80201e4:	ab1b      	add	r3, sp, #108	@ 0x6c
 80201e6:	9300      	str	r3, [sp, #0]
 80201e8:	9805      	ldr	r0, [sp, #20]
 80201ea:	4652      	mov	r2, sl
 80201ec:	465b      	mov	r3, fp
 80201ee:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80201f2:	f001 fd19 	bl	8021c28 <__d2b>
 80201f6:	901a      	str	r0, [sp, #104]	@ 0x68
 80201f8:	2800      	cmp	r0, #0
 80201fa:	f43f aedc 	beq.w	801ffb6 <_strtod_l+0x436>
 80201fe:	9805      	ldr	r0, [sp, #20]
 8020200:	2101      	movs	r1, #1
 8020202:	f001 fa73 	bl	80216ec <__i2b>
 8020206:	4680      	mov	r8, r0
 8020208:	b948      	cbnz	r0, 802021e <_strtod_l+0x69e>
 802020a:	f04f 0800 	mov.w	r8, #0
 802020e:	e6d2      	b.n	801ffb6 <_strtod_l+0x436>
 8020210:	f04f 32ff 	mov.w	r2, #4294967295
 8020214:	fa02 f303 	lsl.w	r3, r2, r3
 8020218:	ea03 0a0a 	and.w	sl, r3, sl
 802021c:	e7ae      	b.n	802017c <_strtod_l+0x5fc>
 802021e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8020220:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8020222:	2d00      	cmp	r5, #0
 8020224:	bfab      	itete	ge
 8020226:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8020228:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 802022a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 802022c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 802022e:	bfac      	ite	ge
 8020230:	18ef      	addge	r7, r5, r3
 8020232:	1b5e      	sublt	r6, r3, r5
 8020234:	9b08      	ldr	r3, [sp, #32]
 8020236:	1aed      	subs	r5, r5, r3
 8020238:	4415      	add	r5, r2
 802023a:	4b33      	ldr	r3, [pc, #204]	@ (8020308 <_strtod_l+0x788>)
 802023c:	3d01      	subs	r5, #1
 802023e:	429d      	cmp	r5, r3
 8020240:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8020244:	da50      	bge.n	80202e8 <_strtod_l+0x768>
 8020246:	1b5b      	subs	r3, r3, r5
 8020248:	2b1f      	cmp	r3, #31
 802024a:	eba2 0203 	sub.w	r2, r2, r3
 802024e:	f04f 0101 	mov.w	r1, #1
 8020252:	dc3d      	bgt.n	80202d0 <_strtod_l+0x750>
 8020254:	fa01 f303 	lsl.w	r3, r1, r3
 8020258:	9313      	str	r3, [sp, #76]	@ 0x4c
 802025a:	2300      	movs	r3, #0
 802025c:	9310      	str	r3, [sp, #64]	@ 0x40
 802025e:	18bd      	adds	r5, r7, r2
 8020260:	9b08      	ldr	r3, [sp, #32]
 8020262:	42af      	cmp	r7, r5
 8020264:	4416      	add	r6, r2
 8020266:	441e      	add	r6, r3
 8020268:	463b      	mov	r3, r7
 802026a:	bfa8      	it	ge
 802026c:	462b      	movge	r3, r5
 802026e:	42b3      	cmp	r3, r6
 8020270:	bfa8      	it	ge
 8020272:	4633      	movge	r3, r6
 8020274:	2b00      	cmp	r3, #0
 8020276:	bfc2      	ittt	gt
 8020278:	1aed      	subgt	r5, r5, r3
 802027a:	1af6      	subgt	r6, r6, r3
 802027c:	1aff      	subgt	r7, r7, r3
 802027e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8020280:	2b00      	cmp	r3, #0
 8020282:	dd16      	ble.n	80202b2 <_strtod_l+0x732>
 8020284:	4641      	mov	r1, r8
 8020286:	9805      	ldr	r0, [sp, #20]
 8020288:	461a      	mov	r2, r3
 802028a:	f001 faef 	bl	802186c <__pow5mult>
 802028e:	4680      	mov	r8, r0
 8020290:	2800      	cmp	r0, #0
 8020292:	d0ba      	beq.n	802020a <_strtod_l+0x68a>
 8020294:	4601      	mov	r1, r0
 8020296:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8020298:	9805      	ldr	r0, [sp, #20]
 802029a:	f001 fa3d 	bl	8021718 <__multiply>
 802029e:	900e      	str	r0, [sp, #56]	@ 0x38
 80202a0:	2800      	cmp	r0, #0
 80202a2:	f43f ae88 	beq.w	801ffb6 <_strtod_l+0x436>
 80202a6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80202a8:	9805      	ldr	r0, [sp, #20]
 80202aa:	f001 f921 	bl	80214f0 <_Bfree>
 80202ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80202b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80202b2:	2d00      	cmp	r5, #0
 80202b4:	dc1d      	bgt.n	80202f2 <_strtod_l+0x772>
 80202b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80202b8:	2b00      	cmp	r3, #0
 80202ba:	dd27      	ble.n	802030c <_strtod_l+0x78c>
 80202bc:	4649      	mov	r1, r9
 80202be:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80202c0:	9805      	ldr	r0, [sp, #20]
 80202c2:	f001 fad3 	bl	802186c <__pow5mult>
 80202c6:	4681      	mov	r9, r0
 80202c8:	bb00      	cbnz	r0, 802030c <_strtod_l+0x78c>
 80202ca:	f04f 0900 	mov.w	r9, #0
 80202ce:	e672      	b.n	801ffb6 <_strtod_l+0x436>
 80202d0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80202d4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80202d8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80202dc:	35e2      	adds	r5, #226	@ 0xe2
 80202de:	fa01 f305 	lsl.w	r3, r1, r5
 80202e2:	9310      	str	r3, [sp, #64]	@ 0x40
 80202e4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80202e6:	e7ba      	b.n	802025e <_strtod_l+0x6de>
 80202e8:	2300      	movs	r3, #0
 80202ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80202ec:	2301      	movs	r3, #1
 80202ee:	9313      	str	r3, [sp, #76]	@ 0x4c
 80202f0:	e7b5      	b.n	802025e <_strtod_l+0x6de>
 80202f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80202f4:	9805      	ldr	r0, [sp, #20]
 80202f6:	462a      	mov	r2, r5
 80202f8:	f001 fb12 	bl	8021920 <__lshift>
 80202fc:	901a      	str	r0, [sp, #104]	@ 0x68
 80202fe:	2800      	cmp	r0, #0
 8020300:	d1d9      	bne.n	80202b6 <_strtod_l+0x736>
 8020302:	e658      	b.n	801ffb6 <_strtod_l+0x436>
 8020304:	08023d08 	.word	0x08023d08
 8020308:	fffffc02 	.word	0xfffffc02
 802030c:	2e00      	cmp	r6, #0
 802030e:	dd07      	ble.n	8020320 <_strtod_l+0x7a0>
 8020310:	4649      	mov	r1, r9
 8020312:	9805      	ldr	r0, [sp, #20]
 8020314:	4632      	mov	r2, r6
 8020316:	f001 fb03 	bl	8021920 <__lshift>
 802031a:	4681      	mov	r9, r0
 802031c:	2800      	cmp	r0, #0
 802031e:	d0d4      	beq.n	80202ca <_strtod_l+0x74a>
 8020320:	2f00      	cmp	r7, #0
 8020322:	dd08      	ble.n	8020336 <_strtod_l+0x7b6>
 8020324:	4641      	mov	r1, r8
 8020326:	9805      	ldr	r0, [sp, #20]
 8020328:	463a      	mov	r2, r7
 802032a:	f001 faf9 	bl	8021920 <__lshift>
 802032e:	4680      	mov	r8, r0
 8020330:	2800      	cmp	r0, #0
 8020332:	f43f ae40 	beq.w	801ffb6 <_strtod_l+0x436>
 8020336:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020338:	9805      	ldr	r0, [sp, #20]
 802033a:	464a      	mov	r2, r9
 802033c:	f001 fb78 	bl	8021a30 <__mdiff>
 8020340:	4604      	mov	r4, r0
 8020342:	2800      	cmp	r0, #0
 8020344:	f43f ae37 	beq.w	801ffb6 <_strtod_l+0x436>
 8020348:	68c3      	ldr	r3, [r0, #12]
 802034a:	930f      	str	r3, [sp, #60]	@ 0x3c
 802034c:	2300      	movs	r3, #0
 802034e:	60c3      	str	r3, [r0, #12]
 8020350:	4641      	mov	r1, r8
 8020352:	f001 fb51 	bl	80219f8 <__mcmp>
 8020356:	2800      	cmp	r0, #0
 8020358:	da3d      	bge.n	80203d6 <_strtod_l+0x856>
 802035a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802035c:	ea53 030a 	orrs.w	r3, r3, sl
 8020360:	d163      	bne.n	802042a <_strtod_l+0x8aa>
 8020362:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8020366:	2b00      	cmp	r3, #0
 8020368:	d15f      	bne.n	802042a <_strtod_l+0x8aa>
 802036a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802036e:	0d1b      	lsrs	r3, r3, #20
 8020370:	051b      	lsls	r3, r3, #20
 8020372:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8020376:	d958      	bls.n	802042a <_strtod_l+0x8aa>
 8020378:	6963      	ldr	r3, [r4, #20]
 802037a:	b913      	cbnz	r3, 8020382 <_strtod_l+0x802>
 802037c:	6923      	ldr	r3, [r4, #16]
 802037e:	2b01      	cmp	r3, #1
 8020380:	dd53      	ble.n	802042a <_strtod_l+0x8aa>
 8020382:	4621      	mov	r1, r4
 8020384:	2201      	movs	r2, #1
 8020386:	9805      	ldr	r0, [sp, #20]
 8020388:	f001 faca 	bl	8021920 <__lshift>
 802038c:	4641      	mov	r1, r8
 802038e:	4604      	mov	r4, r0
 8020390:	f001 fb32 	bl	80219f8 <__mcmp>
 8020394:	2800      	cmp	r0, #0
 8020396:	dd48      	ble.n	802042a <_strtod_l+0x8aa>
 8020398:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802039c:	9a08      	ldr	r2, [sp, #32]
 802039e:	0d1b      	lsrs	r3, r3, #20
 80203a0:	051b      	lsls	r3, r3, #20
 80203a2:	2a00      	cmp	r2, #0
 80203a4:	d062      	beq.n	802046c <_strtod_l+0x8ec>
 80203a6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80203aa:	d85f      	bhi.n	802046c <_strtod_l+0x8ec>
 80203ac:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80203b0:	f67f ae97 	bls.w	80200e2 <_strtod_l+0x562>
 80203b4:	4ba4      	ldr	r3, [pc, #656]	@ (8020648 <_strtod_l+0xac8>)
 80203b6:	4650      	mov	r0, sl
 80203b8:	4659      	mov	r1, fp
 80203ba:	2200      	movs	r2, #0
 80203bc:	f7e0 f9a8 	bl	8000710 <__aeabi_dmul>
 80203c0:	4ba2      	ldr	r3, [pc, #648]	@ (802064c <_strtod_l+0xacc>)
 80203c2:	400b      	ands	r3, r1
 80203c4:	4682      	mov	sl, r0
 80203c6:	468b      	mov	fp, r1
 80203c8:	2b00      	cmp	r3, #0
 80203ca:	f47f adff 	bne.w	801ffcc <_strtod_l+0x44c>
 80203ce:	9a05      	ldr	r2, [sp, #20]
 80203d0:	2322      	movs	r3, #34	@ 0x22
 80203d2:	6013      	str	r3, [r2, #0]
 80203d4:	e5fa      	b.n	801ffcc <_strtod_l+0x44c>
 80203d6:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80203da:	d165      	bne.n	80204a8 <_strtod_l+0x928>
 80203dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80203de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80203e2:	b35a      	cbz	r2, 802043c <_strtod_l+0x8bc>
 80203e4:	4a9a      	ldr	r2, [pc, #616]	@ (8020650 <_strtod_l+0xad0>)
 80203e6:	4293      	cmp	r3, r2
 80203e8:	d12b      	bne.n	8020442 <_strtod_l+0x8c2>
 80203ea:	9b08      	ldr	r3, [sp, #32]
 80203ec:	4651      	mov	r1, sl
 80203ee:	b303      	cbz	r3, 8020432 <_strtod_l+0x8b2>
 80203f0:	4b96      	ldr	r3, [pc, #600]	@ (802064c <_strtod_l+0xacc>)
 80203f2:	465a      	mov	r2, fp
 80203f4:	4013      	ands	r3, r2
 80203f6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80203fa:	f04f 32ff 	mov.w	r2, #4294967295
 80203fe:	d81b      	bhi.n	8020438 <_strtod_l+0x8b8>
 8020400:	0d1b      	lsrs	r3, r3, #20
 8020402:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8020406:	fa02 f303 	lsl.w	r3, r2, r3
 802040a:	4299      	cmp	r1, r3
 802040c:	d119      	bne.n	8020442 <_strtod_l+0x8c2>
 802040e:	4b91      	ldr	r3, [pc, #580]	@ (8020654 <_strtod_l+0xad4>)
 8020410:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020412:	429a      	cmp	r2, r3
 8020414:	d102      	bne.n	802041c <_strtod_l+0x89c>
 8020416:	3101      	adds	r1, #1
 8020418:	f43f adcd 	beq.w	801ffb6 <_strtod_l+0x436>
 802041c:	4b8b      	ldr	r3, [pc, #556]	@ (802064c <_strtod_l+0xacc>)
 802041e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020420:	401a      	ands	r2, r3
 8020422:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8020426:	f04f 0a00 	mov.w	sl, #0
 802042a:	9b08      	ldr	r3, [sp, #32]
 802042c:	2b00      	cmp	r3, #0
 802042e:	d1c1      	bne.n	80203b4 <_strtod_l+0x834>
 8020430:	e5cc      	b.n	801ffcc <_strtod_l+0x44c>
 8020432:	f04f 33ff 	mov.w	r3, #4294967295
 8020436:	e7e8      	b.n	802040a <_strtod_l+0x88a>
 8020438:	4613      	mov	r3, r2
 802043a:	e7e6      	b.n	802040a <_strtod_l+0x88a>
 802043c:	ea53 030a 	orrs.w	r3, r3, sl
 8020440:	d0aa      	beq.n	8020398 <_strtod_l+0x818>
 8020442:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020444:	b1db      	cbz	r3, 802047e <_strtod_l+0x8fe>
 8020446:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020448:	4213      	tst	r3, r2
 802044a:	d0ee      	beq.n	802042a <_strtod_l+0x8aa>
 802044c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802044e:	9a08      	ldr	r2, [sp, #32]
 8020450:	4650      	mov	r0, sl
 8020452:	4659      	mov	r1, fp
 8020454:	b1bb      	cbz	r3, 8020486 <_strtod_l+0x906>
 8020456:	f7ff fb70 	bl	801fb3a <sulp>
 802045a:	4602      	mov	r2, r0
 802045c:	460b      	mov	r3, r1
 802045e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8020462:	f7df ff9f 	bl	80003a4 <__adddf3>
 8020466:	4682      	mov	sl, r0
 8020468:	468b      	mov	fp, r1
 802046a:	e7de      	b.n	802042a <_strtod_l+0x8aa>
 802046c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8020470:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8020474:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8020478:	f04f 3aff 	mov.w	sl, #4294967295
 802047c:	e7d5      	b.n	802042a <_strtod_l+0x8aa>
 802047e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020480:	ea13 0f0a 	tst.w	r3, sl
 8020484:	e7e1      	b.n	802044a <_strtod_l+0x8ca>
 8020486:	f7ff fb58 	bl	801fb3a <sulp>
 802048a:	4602      	mov	r2, r0
 802048c:	460b      	mov	r3, r1
 802048e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8020492:	f7df ff85 	bl	80003a0 <__aeabi_dsub>
 8020496:	2200      	movs	r2, #0
 8020498:	2300      	movs	r3, #0
 802049a:	4682      	mov	sl, r0
 802049c:	468b      	mov	fp, r1
 802049e:	f7e0 fb9f 	bl	8000be0 <__aeabi_dcmpeq>
 80204a2:	2800      	cmp	r0, #0
 80204a4:	d0c1      	beq.n	802042a <_strtod_l+0x8aa>
 80204a6:	e61c      	b.n	80200e2 <_strtod_l+0x562>
 80204a8:	4641      	mov	r1, r8
 80204aa:	4620      	mov	r0, r4
 80204ac:	f001 fc14 	bl	8021cd8 <__ratio>
 80204b0:	2200      	movs	r2, #0
 80204b2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80204b6:	4606      	mov	r6, r0
 80204b8:	460f      	mov	r7, r1
 80204ba:	f7e0 fba5 	bl	8000c08 <__aeabi_dcmple>
 80204be:	2800      	cmp	r0, #0
 80204c0:	d06d      	beq.n	802059e <_strtod_l+0xa1e>
 80204c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80204c4:	2b00      	cmp	r3, #0
 80204c6:	d178      	bne.n	80205ba <_strtod_l+0xa3a>
 80204c8:	f1ba 0f00 	cmp.w	sl, #0
 80204cc:	d156      	bne.n	802057c <_strtod_l+0x9fc>
 80204ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80204d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80204d4:	2b00      	cmp	r3, #0
 80204d6:	d158      	bne.n	802058a <_strtod_l+0xa0a>
 80204d8:	4b5f      	ldr	r3, [pc, #380]	@ (8020658 <_strtod_l+0xad8>)
 80204da:	2200      	movs	r2, #0
 80204dc:	4630      	mov	r0, r6
 80204de:	4639      	mov	r1, r7
 80204e0:	f7e0 fb88 	bl	8000bf4 <__aeabi_dcmplt>
 80204e4:	2800      	cmp	r0, #0
 80204e6:	d157      	bne.n	8020598 <_strtod_l+0xa18>
 80204e8:	4630      	mov	r0, r6
 80204ea:	4639      	mov	r1, r7
 80204ec:	4b5b      	ldr	r3, [pc, #364]	@ (802065c <_strtod_l+0xadc>)
 80204ee:	2200      	movs	r2, #0
 80204f0:	f7e0 f90e 	bl	8000710 <__aeabi_dmul>
 80204f4:	4606      	mov	r6, r0
 80204f6:	460f      	mov	r7, r1
 80204f8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80204fc:	9606      	str	r6, [sp, #24]
 80204fe:	9307      	str	r3, [sp, #28]
 8020500:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8020504:	4d51      	ldr	r5, [pc, #324]	@ (802064c <_strtod_l+0xacc>)
 8020506:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 802050a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802050c:	401d      	ands	r5, r3
 802050e:	4b54      	ldr	r3, [pc, #336]	@ (8020660 <_strtod_l+0xae0>)
 8020510:	429d      	cmp	r5, r3
 8020512:	f040 80ab 	bne.w	802066c <_strtod_l+0xaec>
 8020516:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020518:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 802051c:	4650      	mov	r0, sl
 802051e:	4659      	mov	r1, fp
 8020520:	f001 fb18 	bl	8021b54 <__ulp>
 8020524:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8020528:	f7e0 f8f2 	bl	8000710 <__aeabi_dmul>
 802052c:	4652      	mov	r2, sl
 802052e:	465b      	mov	r3, fp
 8020530:	f7df ff38 	bl	80003a4 <__adddf3>
 8020534:	460b      	mov	r3, r1
 8020536:	4945      	ldr	r1, [pc, #276]	@ (802064c <_strtod_l+0xacc>)
 8020538:	4a4a      	ldr	r2, [pc, #296]	@ (8020664 <_strtod_l+0xae4>)
 802053a:	4019      	ands	r1, r3
 802053c:	4291      	cmp	r1, r2
 802053e:	4682      	mov	sl, r0
 8020540:	d942      	bls.n	80205c8 <_strtod_l+0xa48>
 8020542:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8020544:	4b43      	ldr	r3, [pc, #268]	@ (8020654 <_strtod_l+0xad4>)
 8020546:	429a      	cmp	r2, r3
 8020548:	d103      	bne.n	8020552 <_strtod_l+0x9d2>
 802054a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802054c:	3301      	adds	r3, #1
 802054e:	f43f ad32 	beq.w	801ffb6 <_strtod_l+0x436>
 8020552:	f8df b100 	ldr.w	fp, [pc, #256]	@ 8020654 <_strtod_l+0xad4>
 8020556:	f04f 3aff 	mov.w	sl, #4294967295
 802055a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 802055c:	9805      	ldr	r0, [sp, #20]
 802055e:	f000 ffc7 	bl	80214f0 <_Bfree>
 8020562:	9805      	ldr	r0, [sp, #20]
 8020564:	4649      	mov	r1, r9
 8020566:	f000 ffc3 	bl	80214f0 <_Bfree>
 802056a:	9805      	ldr	r0, [sp, #20]
 802056c:	4641      	mov	r1, r8
 802056e:	f000 ffbf 	bl	80214f0 <_Bfree>
 8020572:	9805      	ldr	r0, [sp, #20]
 8020574:	4621      	mov	r1, r4
 8020576:	f000 ffbb 	bl	80214f0 <_Bfree>
 802057a:	e61f      	b.n	80201bc <_strtod_l+0x63c>
 802057c:	f1ba 0f01 	cmp.w	sl, #1
 8020580:	d103      	bne.n	802058a <_strtod_l+0xa0a>
 8020582:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020584:	2b00      	cmp	r3, #0
 8020586:	f43f adac 	beq.w	80200e2 <_strtod_l+0x562>
 802058a:	4b37      	ldr	r3, [pc, #220]	@ (8020668 <_strtod_l+0xae8>)
 802058c:	4f32      	ldr	r7, [pc, #200]	@ (8020658 <_strtod_l+0xad8>)
 802058e:	2200      	movs	r2, #0
 8020590:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8020594:	2600      	movs	r6, #0
 8020596:	e7b3      	b.n	8020500 <_strtod_l+0x980>
 8020598:	4f30      	ldr	r7, [pc, #192]	@ (802065c <_strtod_l+0xadc>)
 802059a:	2600      	movs	r6, #0
 802059c:	e7ac      	b.n	80204f8 <_strtod_l+0x978>
 802059e:	4b2f      	ldr	r3, [pc, #188]	@ (802065c <_strtod_l+0xadc>)
 80205a0:	4630      	mov	r0, r6
 80205a2:	4639      	mov	r1, r7
 80205a4:	2200      	movs	r2, #0
 80205a6:	f7e0 f8b3 	bl	8000710 <__aeabi_dmul>
 80205aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80205ac:	4606      	mov	r6, r0
 80205ae:	460f      	mov	r7, r1
 80205b0:	2b00      	cmp	r3, #0
 80205b2:	d0a1      	beq.n	80204f8 <_strtod_l+0x978>
 80205b4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80205b8:	e7a2      	b.n	8020500 <_strtod_l+0x980>
 80205ba:	4b27      	ldr	r3, [pc, #156]	@ (8020658 <_strtod_l+0xad8>)
 80205bc:	2200      	movs	r2, #0
 80205be:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80205c2:	4616      	mov	r6, r2
 80205c4:	461f      	mov	r7, r3
 80205c6:	e79b      	b.n	8020500 <_strtod_l+0x980>
 80205c8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80205cc:	9b08      	ldr	r3, [sp, #32]
 80205ce:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80205d2:	2b00      	cmp	r3, #0
 80205d4:	d1c1      	bne.n	802055a <_strtod_l+0x9da>
 80205d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80205da:	0d1b      	lsrs	r3, r3, #20
 80205dc:	051b      	lsls	r3, r3, #20
 80205de:	429d      	cmp	r5, r3
 80205e0:	d1bb      	bne.n	802055a <_strtod_l+0x9da>
 80205e2:	4630      	mov	r0, r6
 80205e4:	4639      	mov	r1, r7
 80205e6:	f7e0 fda7 	bl	8001138 <__aeabi_d2lz>
 80205ea:	f7e0 f863 	bl	80006b4 <__aeabi_l2d>
 80205ee:	4602      	mov	r2, r0
 80205f0:	460b      	mov	r3, r1
 80205f2:	4630      	mov	r0, r6
 80205f4:	4639      	mov	r1, r7
 80205f6:	f7df fed3 	bl	80003a0 <__aeabi_dsub>
 80205fa:	460b      	mov	r3, r1
 80205fc:	4602      	mov	r2, r0
 80205fe:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8020602:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8020606:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020608:	ea46 060a 	orr.w	r6, r6, sl
 802060c:	431e      	orrs	r6, r3
 802060e:	d06a      	beq.n	80206e6 <_strtod_l+0xb66>
 8020610:	a309      	add	r3, pc, #36	@ (adr r3, 8020638 <_strtod_l+0xab8>)
 8020612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020616:	f7e0 faed 	bl	8000bf4 <__aeabi_dcmplt>
 802061a:	2800      	cmp	r0, #0
 802061c:	f47f acd6 	bne.w	801ffcc <_strtod_l+0x44c>
 8020620:	a307      	add	r3, pc, #28	@ (adr r3, 8020640 <_strtod_l+0xac0>)
 8020622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020626:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 802062a:	f7e0 fb01 	bl	8000c30 <__aeabi_dcmpgt>
 802062e:	2800      	cmp	r0, #0
 8020630:	d093      	beq.n	802055a <_strtod_l+0x9da>
 8020632:	e4cb      	b.n	801ffcc <_strtod_l+0x44c>
 8020634:	f3af 8000 	nop.w
 8020638:	94a03595 	.word	0x94a03595
 802063c:	3fdfffff 	.word	0x3fdfffff
 8020640:	35afe535 	.word	0x35afe535
 8020644:	3fe00000 	.word	0x3fe00000
 8020648:	39500000 	.word	0x39500000
 802064c:	7ff00000 	.word	0x7ff00000
 8020650:	000fffff 	.word	0x000fffff
 8020654:	7fefffff 	.word	0x7fefffff
 8020658:	3ff00000 	.word	0x3ff00000
 802065c:	3fe00000 	.word	0x3fe00000
 8020660:	7fe00000 	.word	0x7fe00000
 8020664:	7c9fffff 	.word	0x7c9fffff
 8020668:	bff00000 	.word	0xbff00000
 802066c:	9b08      	ldr	r3, [sp, #32]
 802066e:	b323      	cbz	r3, 80206ba <_strtod_l+0xb3a>
 8020670:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8020674:	d821      	bhi.n	80206ba <_strtod_l+0xb3a>
 8020676:	a328      	add	r3, pc, #160	@ (adr r3, 8020718 <_strtod_l+0xb98>)
 8020678:	e9d3 2300 	ldrd	r2, r3, [r3]
 802067c:	4630      	mov	r0, r6
 802067e:	4639      	mov	r1, r7
 8020680:	f7e0 fac2 	bl	8000c08 <__aeabi_dcmple>
 8020684:	b1a0      	cbz	r0, 80206b0 <_strtod_l+0xb30>
 8020686:	4639      	mov	r1, r7
 8020688:	4630      	mov	r0, r6
 802068a:	f7e0 fb03 	bl	8000c94 <__aeabi_d2uiz>
 802068e:	2801      	cmp	r0, #1
 8020690:	bf38      	it	cc
 8020692:	2001      	movcc	r0, #1
 8020694:	f7df ffc2 	bl	800061c <__aeabi_ui2d>
 8020698:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802069a:	4606      	mov	r6, r0
 802069c:	460f      	mov	r7, r1
 802069e:	b9fb      	cbnz	r3, 80206e0 <_strtod_l+0xb60>
 80206a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80206a4:	9014      	str	r0, [sp, #80]	@ 0x50
 80206a6:	9315      	str	r3, [sp, #84]	@ 0x54
 80206a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80206ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80206b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80206b2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80206b6:	1b5b      	subs	r3, r3, r5
 80206b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80206ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80206be:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80206c2:	f001 fa47 	bl	8021b54 <__ulp>
 80206c6:	4602      	mov	r2, r0
 80206c8:	460b      	mov	r3, r1
 80206ca:	4650      	mov	r0, sl
 80206cc:	4659      	mov	r1, fp
 80206ce:	f7e0 f81f 	bl	8000710 <__aeabi_dmul>
 80206d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80206d6:	f7df fe65 	bl	80003a4 <__adddf3>
 80206da:	4682      	mov	sl, r0
 80206dc:	468b      	mov	fp, r1
 80206de:	e775      	b.n	80205cc <_strtod_l+0xa4c>
 80206e0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80206e4:	e7e0      	b.n	80206a8 <_strtod_l+0xb28>
 80206e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8020720 <_strtod_l+0xba0>)
 80206e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80206ec:	f7e0 fa82 	bl	8000bf4 <__aeabi_dcmplt>
 80206f0:	e79d      	b.n	802062e <_strtod_l+0xaae>
 80206f2:	2300      	movs	r3, #0
 80206f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80206f6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80206f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80206fa:	6013      	str	r3, [r2, #0]
 80206fc:	f7ff ba7d 	b.w	801fbfa <_strtod_l+0x7a>
 8020700:	2a65      	cmp	r2, #101	@ 0x65
 8020702:	f43f ab74 	beq.w	801fdee <_strtod_l+0x26e>
 8020706:	2a45      	cmp	r2, #69	@ 0x45
 8020708:	f43f ab71 	beq.w	801fdee <_strtod_l+0x26e>
 802070c:	2301      	movs	r3, #1
 802070e:	f7ff bbac 	b.w	801fe6a <_strtod_l+0x2ea>
 8020712:	bf00      	nop
 8020714:	f3af 8000 	nop.w
 8020718:	ffc00000 	.word	0xffc00000
 802071c:	41dfffff 	.word	0x41dfffff
 8020720:	94a03595 	.word	0x94a03595
 8020724:	3fcfffff 	.word	0x3fcfffff

08020728 <strtod>:
 8020728:	460a      	mov	r2, r1
 802072a:	4601      	mov	r1, r0
 802072c:	4802      	ldr	r0, [pc, #8]	@ (8020738 <strtod+0x10>)
 802072e:	4b03      	ldr	r3, [pc, #12]	@ (802073c <strtod+0x14>)
 8020730:	6800      	ldr	r0, [r0, #0]
 8020732:	f7ff ba25 	b.w	801fb80 <_strtod_l>
 8020736:	bf00      	nop
 8020738:	200002d4 	.word	0x200002d4
 802073c:	20000168 	.word	0x20000168

08020740 <_strtol_l.constprop.0>:
 8020740:	2b24      	cmp	r3, #36	@ 0x24
 8020742:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020746:	4686      	mov	lr, r0
 8020748:	4690      	mov	r8, r2
 802074a:	d801      	bhi.n	8020750 <_strtol_l.constprop.0+0x10>
 802074c:	2b01      	cmp	r3, #1
 802074e:	d106      	bne.n	802075e <_strtol_l.constprop.0+0x1e>
 8020750:	f000 fa08 	bl	8020b64 <__errno>
 8020754:	2316      	movs	r3, #22
 8020756:	6003      	str	r3, [r0, #0]
 8020758:	2000      	movs	r0, #0
 802075a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802075e:	4834      	ldr	r0, [pc, #208]	@ (8020830 <_strtol_l.constprop.0+0xf0>)
 8020760:	460d      	mov	r5, r1
 8020762:	462a      	mov	r2, r5
 8020764:	f815 4b01 	ldrb.w	r4, [r5], #1
 8020768:	5d06      	ldrb	r6, [r0, r4]
 802076a:	f016 0608 	ands.w	r6, r6, #8
 802076e:	d1f8      	bne.n	8020762 <_strtol_l.constprop.0+0x22>
 8020770:	2c2d      	cmp	r4, #45	@ 0x2d
 8020772:	d12d      	bne.n	80207d0 <_strtol_l.constprop.0+0x90>
 8020774:	782c      	ldrb	r4, [r5, #0]
 8020776:	2601      	movs	r6, #1
 8020778:	1c95      	adds	r5, r2, #2
 802077a:	f033 0210 	bics.w	r2, r3, #16
 802077e:	d109      	bne.n	8020794 <_strtol_l.constprop.0+0x54>
 8020780:	2c30      	cmp	r4, #48	@ 0x30
 8020782:	d12a      	bne.n	80207da <_strtol_l.constprop.0+0x9a>
 8020784:	782a      	ldrb	r2, [r5, #0]
 8020786:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 802078a:	2a58      	cmp	r2, #88	@ 0x58
 802078c:	d125      	bne.n	80207da <_strtol_l.constprop.0+0x9a>
 802078e:	786c      	ldrb	r4, [r5, #1]
 8020790:	2310      	movs	r3, #16
 8020792:	3502      	adds	r5, #2
 8020794:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8020798:	f10c 3cff 	add.w	ip, ip, #4294967295
 802079c:	2200      	movs	r2, #0
 802079e:	fbbc f9f3 	udiv	r9, ip, r3
 80207a2:	4610      	mov	r0, r2
 80207a4:	fb03 ca19 	mls	sl, r3, r9, ip
 80207a8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80207ac:	2f09      	cmp	r7, #9
 80207ae:	d81b      	bhi.n	80207e8 <_strtol_l.constprop.0+0xa8>
 80207b0:	463c      	mov	r4, r7
 80207b2:	42a3      	cmp	r3, r4
 80207b4:	dd27      	ble.n	8020806 <_strtol_l.constprop.0+0xc6>
 80207b6:	1c57      	adds	r7, r2, #1
 80207b8:	d007      	beq.n	80207ca <_strtol_l.constprop.0+0x8a>
 80207ba:	4581      	cmp	r9, r0
 80207bc:	d320      	bcc.n	8020800 <_strtol_l.constprop.0+0xc0>
 80207be:	d101      	bne.n	80207c4 <_strtol_l.constprop.0+0x84>
 80207c0:	45a2      	cmp	sl, r4
 80207c2:	db1d      	blt.n	8020800 <_strtol_l.constprop.0+0xc0>
 80207c4:	fb00 4003 	mla	r0, r0, r3, r4
 80207c8:	2201      	movs	r2, #1
 80207ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80207ce:	e7eb      	b.n	80207a8 <_strtol_l.constprop.0+0x68>
 80207d0:	2c2b      	cmp	r4, #43	@ 0x2b
 80207d2:	bf04      	itt	eq
 80207d4:	782c      	ldrbeq	r4, [r5, #0]
 80207d6:	1c95      	addeq	r5, r2, #2
 80207d8:	e7cf      	b.n	802077a <_strtol_l.constprop.0+0x3a>
 80207da:	2b00      	cmp	r3, #0
 80207dc:	d1da      	bne.n	8020794 <_strtol_l.constprop.0+0x54>
 80207de:	2c30      	cmp	r4, #48	@ 0x30
 80207e0:	bf0c      	ite	eq
 80207e2:	2308      	moveq	r3, #8
 80207e4:	230a      	movne	r3, #10
 80207e6:	e7d5      	b.n	8020794 <_strtol_l.constprop.0+0x54>
 80207e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80207ec:	2f19      	cmp	r7, #25
 80207ee:	d801      	bhi.n	80207f4 <_strtol_l.constprop.0+0xb4>
 80207f0:	3c37      	subs	r4, #55	@ 0x37
 80207f2:	e7de      	b.n	80207b2 <_strtol_l.constprop.0+0x72>
 80207f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80207f8:	2f19      	cmp	r7, #25
 80207fa:	d804      	bhi.n	8020806 <_strtol_l.constprop.0+0xc6>
 80207fc:	3c57      	subs	r4, #87	@ 0x57
 80207fe:	e7d8      	b.n	80207b2 <_strtol_l.constprop.0+0x72>
 8020800:	f04f 32ff 	mov.w	r2, #4294967295
 8020804:	e7e1      	b.n	80207ca <_strtol_l.constprop.0+0x8a>
 8020806:	1c53      	adds	r3, r2, #1
 8020808:	d108      	bne.n	802081c <_strtol_l.constprop.0+0xdc>
 802080a:	2322      	movs	r3, #34	@ 0x22
 802080c:	f8ce 3000 	str.w	r3, [lr]
 8020810:	4660      	mov	r0, ip
 8020812:	f1b8 0f00 	cmp.w	r8, #0
 8020816:	d0a0      	beq.n	802075a <_strtol_l.constprop.0+0x1a>
 8020818:	1e69      	subs	r1, r5, #1
 802081a:	e006      	b.n	802082a <_strtol_l.constprop.0+0xea>
 802081c:	b106      	cbz	r6, 8020820 <_strtol_l.constprop.0+0xe0>
 802081e:	4240      	negs	r0, r0
 8020820:	f1b8 0f00 	cmp.w	r8, #0
 8020824:	d099      	beq.n	802075a <_strtol_l.constprop.0+0x1a>
 8020826:	2a00      	cmp	r2, #0
 8020828:	d1f6      	bne.n	8020818 <_strtol_l.constprop.0+0xd8>
 802082a:	f8c8 1000 	str.w	r1, [r8]
 802082e:	e794      	b.n	802075a <_strtol_l.constprop.0+0x1a>
 8020830:	08023d31 	.word	0x08023d31

08020834 <strtol>:
 8020834:	4613      	mov	r3, r2
 8020836:	460a      	mov	r2, r1
 8020838:	4601      	mov	r1, r0
 802083a:	4802      	ldr	r0, [pc, #8]	@ (8020844 <strtol+0x10>)
 802083c:	6800      	ldr	r0, [r0, #0]
 802083e:	f7ff bf7f 	b.w	8020740 <_strtol_l.constprop.0>
 8020842:	bf00      	nop
 8020844:	200002d4 	.word	0x200002d4

08020848 <std>:
 8020848:	2300      	movs	r3, #0
 802084a:	b510      	push	{r4, lr}
 802084c:	4604      	mov	r4, r0
 802084e:	e9c0 3300 	strd	r3, r3, [r0]
 8020852:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8020856:	6083      	str	r3, [r0, #8]
 8020858:	8181      	strh	r1, [r0, #12]
 802085a:	6643      	str	r3, [r0, #100]	@ 0x64
 802085c:	81c2      	strh	r2, [r0, #14]
 802085e:	6183      	str	r3, [r0, #24]
 8020860:	4619      	mov	r1, r3
 8020862:	2208      	movs	r2, #8
 8020864:	305c      	adds	r0, #92	@ 0x5c
 8020866:	f000 f8f4 	bl	8020a52 <memset>
 802086a:	4b0d      	ldr	r3, [pc, #52]	@ (80208a0 <std+0x58>)
 802086c:	6263      	str	r3, [r4, #36]	@ 0x24
 802086e:	4b0d      	ldr	r3, [pc, #52]	@ (80208a4 <std+0x5c>)
 8020870:	62a3      	str	r3, [r4, #40]	@ 0x28
 8020872:	4b0d      	ldr	r3, [pc, #52]	@ (80208a8 <std+0x60>)
 8020874:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8020876:	4b0d      	ldr	r3, [pc, #52]	@ (80208ac <std+0x64>)
 8020878:	6323      	str	r3, [r4, #48]	@ 0x30
 802087a:	4b0d      	ldr	r3, [pc, #52]	@ (80208b0 <std+0x68>)
 802087c:	6224      	str	r4, [r4, #32]
 802087e:	429c      	cmp	r4, r3
 8020880:	d006      	beq.n	8020890 <std+0x48>
 8020882:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8020886:	4294      	cmp	r4, r2
 8020888:	d002      	beq.n	8020890 <std+0x48>
 802088a:	33d0      	adds	r3, #208	@ 0xd0
 802088c:	429c      	cmp	r4, r3
 802088e:	d105      	bne.n	802089c <std+0x54>
 8020890:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8020894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020898:	f000 b98e 	b.w	8020bb8 <__retarget_lock_init_recursive>
 802089c:	bd10      	pop	{r4, pc}
 802089e:	bf00      	nop
 80208a0:	080209cd 	.word	0x080209cd
 80208a4:	080209ef 	.word	0x080209ef
 80208a8:	08020a27 	.word	0x08020a27
 80208ac:	08020a4b 	.word	0x08020a4b
 80208b0:	2000279c 	.word	0x2000279c

080208b4 <stdio_exit_handler>:
 80208b4:	4a02      	ldr	r2, [pc, #8]	@ (80208c0 <stdio_exit_handler+0xc>)
 80208b6:	4903      	ldr	r1, [pc, #12]	@ (80208c4 <stdio_exit_handler+0x10>)
 80208b8:	4803      	ldr	r0, [pc, #12]	@ (80208c8 <stdio_exit_handler+0x14>)
 80208ba:	f000 b869 	b.w	8020990 <_fwalk_sglue>
 80208be:	bf00      	nop
 80208c0:	2000015c 	.word	0x2000015c
 80208c4:	08021edd 	.word	0x08021edd
 80208c8:	200002d8 	.word	0x200002d8

080208cc <cleanup_stdio>:
 80208cc:	6841      	ldr	r1, [r0, #4]
 80208ce:	4b0c      	ldr	r3, [pc, #48]	@ (8020900 <cleanup_stdio+0x34>)
 80208d0:	4299      	cmp	r1, r3
 80208d2:	b510      	push	{r4, lr}
 80208d4:	4604      	mov	r4, r0
 80208d6:	d001      	beq.n	80208dc <cleanup_stdio+0x10>
 80208d8:	f001 fb00 	bl	8021edc <_fflush_r>
 80208dc:	68a1      	ldr	r1, [r4, #8]
 80208de:	4b09      	ldr	r3, [pc, #36]	@ (8020904 <cleanup_stdio+0x38>)
 80208e0:	4299      	cmp	r1, r3
 80208e2:	d002      	beq.n	80208ea <cleanup_stdio+0x1e>
 80208e4:	4620      	mov	r0, r4
 80208e6:	f001 faf9 	bl	8021edc <_fflush_r>
 80208ea:	68e1      	ldr	r1, [r4, #12]
 80208ec:	4b06      	ldr	r3, [pc, #24]	@ (8020908 <cleanup_stdio+0x3c>)
 80208ee:	4299      	cmp	r1, r3
 80208f0:	d004      	beq.n	80208fc <cleanup_stdio+0x30>
 80208f2:	4620      	mov	r0, r4
 80208f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80208f8:	f001 baf0 	b.w	8021edc <_fflush_r>
 80208fc:	bd10      	pop	{r4, pc}
 80208fe:	bf00      	nop
 8020900:	2000279c 	.word	0x2000279c
 8020904:	20002804 	.word	0x20002804
 8020908:	2000286c 	.word	0x2000286c

0802090c <global_stdio_init.part.0>:
 802090c:	b510      	push	{r4, lr}
 802090e:	4b0b      	ldr	r3, [pc, #44]	@ (802093c <global_stdio_init.part.0+0x30>)
 8020910:	4c0b      	ldr	r4, [pc, #44]	@ (8020940 <global_stdio_init.part.0+0x34>)
 8020912:	4a0c      	ldr	r2, [pc, #48]	@ (8020944 <global_stdio_init.part.0+0x38>)
 8020914:	601a      	str	r2, [r3, #0]
 8020916:	4620      	mov	r0, r4
 8020918:	2200      	movs	r2, #0
 802091a:	2104      	movs	r1, #4
 802091c:	f7ff ff94 	bl	8020848 <std>
 8020920:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8020924:	2201      	movs	r2, #1
 8020926:	2109      	movs	r1, #9
 8020928:	f7ff ff8e 	bl	8020848 <std>
 802092c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8020930:	2202      	movs	r2, #2
 8020932:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020936:	2112      	movs	r1, #18
 8020938:	f7ff bf86 	b.w	8020848 <std>
 802093c:	200028d4 	.word	0x200028d4
 8020940:	2000279c 	.word	0x2000279c
 8020944:	080208b5 	.word	0x080208b5

08020948 <__sfp_lock_acquire>:
 8020948:	4801      	ldr	r0, [pc, #4]	@ (8020950 <__sfp_lock_acquire+0x8>)
 802094a:	f000 b936 	b.w	8020bba <__retarget_lock_acquire_recursive>
 802094e:	bf00      	nop
 8020950:	200028dd 	.word	0x200028dd

08020954 <__sfp_lock_release>:
 8020954:	4801      	ldr	r0, [pc, #4]	@ (802095c <__sfp_lock_release+0x8>)
 8020956:	f000 b931 	b.w	8020bbc <__retarget_lock_release_recursive>
 802095a:	bf00      	nop
 802095c:	200028dd 	.word	0x200028dd

08020960 <__sinit>:
 8020960:	b510      	push	{r4, lr}
 8020962:	4604      	mov	r4, r0
 8020964:	f7ff fff0 	bl	8020948 <__sfp_lock_acquire>
 8020968:	6a23      	ldr	r3, [r4, #32]
 802096a:	b11b      	cbz	r3, 8020974 <__sinit+0x14>
 802096c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020970:	f7ff bff0 	b.w	8020954 <__sfp_lock_release>
 8020974:	4b04      	ldr	r3, [pc, #16]	@ (8020988 <__sinit+0x28>)
 8020976:	6223      	str	r3, [r4, #32]
 8020978:	4b04      	ldr	r3, [pc, #16]	@ (802098c <__sinit+0x2c>)
 802097a:	681b      	ldr	r3, [r3, #0]
 802097c:	2b00      	cmp	r3, #0
 802097e:	d1f5      	bne.n	802096c <__sinit+0xc>
 8020980:	f7ff ffc4 	bl	802090c <global_stdio_init.part.0>
 8020984:	e7f2      	b.n	802096c <__sinit+0xc>
 8020986:	bf00      	nop
 8020988:	080208cd 	.word	0x080208cd
 802098c:	200028d4 	.word	0x200028d4

08020990 <_fwalk_sglue>:
 8020990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020994:	4607      	mov	r7, r0
 8020996:	4688      	mov	r8, r1
 8020998:	4614      	mov	r4, r2
 802099a:	2600      	movs	r6, #0
 802099c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80209a0:	f1b9 0901 	subs.w	r9, r9, #1
 80209a4:	d505      	bpl.n	80209b2 <_fwalk_sglue+0x22>
 80209a6:	6824      	ldr	r4, [r4, #0]
 80209a8:	2c00      	cmp	r4, #0
 80209aa:	d1f7      	bne.n	802099c <_fwalk_sglue+0xc>
 80209ac:	4630      	mov	r0, r6
 80209ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80209b2:	89ab      	ldrh	r3, [r5, #12]
 80209b4:	2b01      	cmp	r3, #1
 80209b6:	d907      	bls.n	80209c8 <_fwalk_sglue+0x38>
 80209b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80209bc:	3301      	adds	r3, #1
 80209be:	d003      	beq.n	80209c8 <_fwalk_sglue+0x38>
 80209c0:	4629      	mov	r1, r5
 80209c2:	4638      	mov	r0, r7
 80209c4:	47c0      	blx	r8
 80209c6:	4306      	orrs	r6, r0
 80209c8:	3568      	adds	r5, #104	@ 0x68
 80209ca:	e7e9      	b.n	80209a0 <_fwalk_sglue+0x10>

080209cc <__sread>:
 80209cc:	b510      	push	{r4, lr}
 80209ce:	460c      	mov	r4, r1
 80209d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80209d4:	f000 f8a2 	bl	8020b1c <_read_r>
 80209d8:	2800      	cmp	r0, #0
 80209da:	bfab      	itete	ge
 80209dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80209de:	89a3      	ldrhlt	r3, [r4, #12]
 80209e0:	181b      	addge	r3, r3, r0
 80209e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80209e6:	bfac      	ite	ge
 80209e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80209ea:	81a3      	strhlt	r3, [r4, #12]
 80209ec:	bd10      	pop	{r4, pc}

080209ee <__swrite>:
 80209ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80209f2:	461f      	mov	r7, r3
 80209f4:	898b      	ldrh	r3, [r1, #12]
 80209f6:	05db      	lsls	r3, r3, #23
 80209f8:	4605      	mov	r5, r0
 80209fa:	460c      	mov	r4, r1
 80209fc:	4616      	mov	r6, r2
 80209fe:	d505      	bpl.n	8020a0c <__swrite+0x1e>
 8020a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020a04:	2302      	movs	r3, #2
 8020a06:	2200      	movs	r2, #0
 8020a08:	f000 f876 	bl	8020af8 <_lseek_r>
 8020a0c:	89a3      	ldrh	r3, [r4, #12]
 8020a0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020a12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8020a16:	81a3      	strh	r3, [r4, #12]
 8020a18:	4632      	mov	r2, r6
 8020a1a:	463b      	mov	r3, r7
 8020a1c:	4628      	mov	r0, r5
 8020a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020a22:	f000 b88d 	b.w	8020b40 <_write_r>

08020a26 <__sseek>:
 8020a26:	b510      	push	{r4, lr}
 8020a28:	460c      	mov	r4, r1
 8020a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020a2e:	f000 f863 	bl	8020af8 <_lseek_r>
 8020a32:	1c43      	adds	r3, r0, #1
 8020a34:	89a3      	ldrh	r3, [r4, #12]
 8020a36:	bf15      	itete	ne
 8020a38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8020a3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8020a3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8020a42:	81a3      	strheq	r3, [r4, #12]
 8020a44:	bf18      	it	ne
 8020a46:	81a3      	strhne	r3, [r4, #12]
 8020a48:	bd10      	pop	{r4, pc}

08020a4a <__sclose>:
 8020a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020a4e:	f000 b843 	b.w	8020ad8 <_close_r>

08020a52 <memset>:
 8020a52:	4402      	add	r2, r0
 8020a54:	4603      	mov	r3, r0
 8020a56:	4293      	cmp	r3, r2
 8020a58:	d100      	bne.n	8020a5c <memset+0xa>
 8020a5a:	4770      	bx	lr
 8020a5c:	f803 1b01 	strb.w	r1, [r3], #1
 8020a60:	e7f9      	b.n	8020a56 <memset+0x4>

08020a62 <strncmp>:
 8020a62:	b510      	push	{r4, lr}
 8020a64:	b16a      	cbz	r2, 8020a82 <strncmp+0x20>
 8020a66:	3901      	subs	r1, #1
 8020a68:	1884      	adds	r4, r0, r2
 8020a6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020a6e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8020a72:	429a      	cmp	r2, r3
 8020a74:	d103      	bne.n	8020a7e <strncmp+0x1c>
 8020a76:	42a0      	cmp	r0, r4
 8020a78:	d001      	beq.n	8020a7e <strncmp+0x1c>
 8020a7a:	2a00      	cmp	r2, #0
 8020a7c:	d1f5      	bne.n	8020a6a <strncmp+0x8>
 8020a7e:	1ad0      	subs	r0, r2, r3
 8020a80:	bd10      	pop	{r4, pc}
 8020a82:	4610      	mov	r0, r2
 8020a84:	e7fc      	b.n	8020a80 <strncmp+0x1e>

08020a86 <strncpy>:
 8020a86:	b510      	push	{r4, lr}
 8020a88:	3901      	subs	r1, #1
 8020a8a:	4603      	mov	r3, r0
 8020a8c:	b132      	cbz	r2, 8020a9c <strncpy+0x16>
 8020a8e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8020a92:	f803 4b01 	strb.w	r4, [r3], #1
 8020a96:	3a01      	subs	r2, #1
 8020a98:	2c00      	cmp	r4, #0
 8020a9a:	d1f7      	bne.n	8020a8c <strncpy+0x6>
 8020a9c:	441a      	add	r2, r3
 8020a9e:	2100      	movs	r1, #0
 8020aa0:	4293      	cmp	r3, r2
 8020aa2:	d100      	bne.n	8020aa6 <strncpy+0x20>
 8020aa4:	bd10      	pop	{r4, pc}
 8020aa6:	f803 1b01 	strb.w	r1, [r3], #1
 8020aaa:	e7f9      	b.n	8020aa0 <strncpy+0x1a>

08020aac <strstr>:
 8020aac:	780a      	ldrb	r2, [r1, #0]
 8020aae:	b570      	push	{r4, r5, r6, lr}
 8020ab0:	b96a      	cbnz	r2, 8020ace <strstr+0x22>
 8020ab2:	bd70      	pop	{r4, r5, r6, pc}
 8020ab4:	429a      	cmp	r2, r3
 8020ab6:	d109      	bne.n	8020acc <strstr+0x20>
 8020ab8:	460c      	mov	r4, r1
 8020aba:	4605      	mov	r5, r0
 8020abc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8020ac0:	2b00      	cmp	r3, #0
 8020ac2:	d0f6      	beq.n	8020ab2 <strstr+0x6>
 8020ac4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8020ac8:	429e      	cmp	r6, r3
 8020aca:	d0f7      	beq.n	8020abc <strstr+0x10>
 8020acc:	3001      	adds	r0, #1
 8020ace:	7803      	ldrb	r3, [r0, #0]
 8020ad0:	2b00      	cmp	r3, #0
 8020ad2:	d1ef      	bne.n	8020ab4 <strstr+0x8>
 8020ad4:	4618      	mov	r0, r3
 8020ad6:	e7ec      	b.n	8020ab2 <strstr+0x6>

08020ad8 <_close_r>:
 8020ad8:	b538      	push	{r3, r4, r5, lr}
 8020ada:	4d06      	ldr	r5, [pc, #24]	@ (8020af4 <_close_r+0x1c>)
 8020adc:	2300      	movs	r3, #0
 8020ade:	4604      	mov	r4, r0
 8020ae0:	4608      	mov	r0, r1
 8020ae2:	602b      	str	r3, [r5, #0]
 8020ae4:	f7e1 feec 	bl	80028c0 <_close>
 8020ae8:	1c43      	adds	r3, r0, #1
 8020aea:	d102      	bne.n	8020af2 <_close_r+0x1a>
 8020aec:	682b      	ldr	r3, [r5, #0]
 8020aee:	b103      	cbz	r3, 8020af2 <_close_r+0x1a>
 8020af0:	6023      	str	r3, [r4, #0]
 8020af2:	bd38      	pop	{r3, r4, r5, pc}
 8020af4:	200028d8 	.word	0x200028d8

08020af8 <_lseek_r>:
 8020af8:	b538      	push	{r3, r4, r5, lr}
 8020afa:	4d07      	ldr	r5, [pc, #28]	@ (8020b18 <_lseek_r+0x20>)
 8020afc:	4604      	mov	r4, r0
 8020afe:	4608      	mov	r0, r1
 8020b00:	4611      	mov	r1, r2
 8020b02:	2200      	movs	r2, #0
 8020b04:	602a      	str	r2, [r5, #0]
 8020b06:	461a      	mov	r2, r3
 8020b08:	f7e1 fefe 	bl	8002908 <_lseek>
 8020b0c:	1c43      	adds	r3, r0, #1
 8020b0e:	d102      	bne.n	8020b16 <_lseek_r+0x1e>
 8020b10:	682b      	ldr	r3, [r5, #0]
 8020b12:	b103      	cbz	r3, 8020b16 <_lseek_r+0x1e>
 8020b14:	6023      	str	r3, [r4, #0]
 8020b16:	bd38      	pop	{r3, r4, r5, pc}
 8020b18:	200028d8 	.word	0x200028d8

08020b1c <_read_r>:
 8020b1c:	b538      	push	{r3, r4, r5, lr}
 8020b1e:	4d07      	ldr	r5, [pc, #28]	@ (8020b3c <_read_r+0x20>)
 8020b20:	4604      	mov	r4, r0
 8020b22:	4608      	mov	r0, r1
 8020b24:	4611      	mov	r1, r2
 8020b26:	2200      	movs	r2, #0
 8020b28:	602a      	str	r2, [r5, #0]
 8020b2a:	461a      	mov	r2, r3
 8020b2c:	f7e1 fe8f 	bl	800284e <_read>
 8020b30:	1c43      	adds	r3, r0, #1
 8020b32:	d102      	bne.n	8020b3a <_read_r+0x1e>
 8020b34:	682b      	ldr	r3, [r5, #0]
 8020b36:	b103      	cbz	r3, 8020b3a <_read_r+0x1e>
 8020b38:	6023      	str	r3, [r4, #0]
 8020b3a:	bd38      	pop	{r3, r4, r5, pc}
 8020b3c:	200028d8 	.word	0x200028d8

08020b40 <_write_r>:
 8020b40:	b538      	push	{r3, r4, r5, lr}
 8020b42:	4d07      	ldr	r5, [pc, #28]	@ (8020b60 <_write_r+0x20>)
 8020b44:	4604      	mov	r4, r0
 8020b46:	4608      	mov	r0, r1
 8020b48:	4611      	mov	r1, r2
 8020b4a:	2200      	movs	r2, #0
 8020b4c:	602a      	str	r2, [r5, #0]
 8020b4e:	461a      	mov	r2, r3
 8020b50:	f7e1 fe9a 	bl	8002888 <_write>
 8020b54:	1c43      	adds	r3, r0, #1
 8020b56:	d102      	bne.n	8020b5e <_write_r+0x1e>
 8020b58:	682b      	ldr	r3, [r5, #0]
 8020b5a:	b103      	cbz	r3, 8020b5e <_write_r+0x1e>
 8020b5c:	6023      	str	r3, [r4, #0]
 8020b5e:	bd38      	pop	{r3, r4, r5, pc}
 8020b60:	200028d8 	.word	0x200028d8

08020b64 <__errno>:
 8020b64:	4b01      	ldr	r3, [pc, #4]	@ (8020b6c <__errno+0x8>)
 8020b66:	6818      	ldr	r0, [r3, #0]
 8020b68:	4770      	bx	lr
 8020b6a:	bf00      	nop
 8020b6c:	200002d4 	.word	0x200002d4

08020b70 <__libc_init_array>:
 8020b70:	b570      	push	{r4, r5, r6, lr}
 8020b72:	4d0d      	ldr	r5, [pc, #52]	@ (8020ba8 <__libc_init_array+0x38>)
 8020b74:	4c0d      	ldr	r4, [pc, #52]	@ (8020bac <__libc_init_array+0x3c>)
 8020b76:	1b64      	subs	r4, r4, r5
 8020b78:	10a4      	asrs	r4, r4, #2
 8020b7a:	2600      	movs	r6, #0
 8020b7c:	42a6      	cmp	r6, r4
 8020b7e:	d109      	bne.n	8020b94 <__libc_init_array+0x24>
 8020b80:	4d0b      	ldr	r5, [pc, #44]	@ (8020bb0 <__libc_init_array+0x40>)
 8020b82:	4c0c      	ldr	r4, [pc, #48]	@ (8020bb4 <__libc_init_array+0x44>)
 8020b84:	f001 fee0 	bl	8022948 <_init>
 8020b88:	1b64      	subs	r4, r4, r5
 8020b8a:	10a4      	asrs	r4, r4, #2
 8020b8c:	2600      	movs	r6, #0
 8020b8e:	42a6      	cmp	r6, r4
 8020b90:	d105      	bne.n	8020b9e <__libc_init_array+0x2e>
 8020b92:	bd70      	pop	{r4, r5, r6, pc}
 8020b94:	f855 3b04 	ldr.w	r3, [r5], #4
 8020b98:	4798      	blx	r3
 8020b9a:	3601      	adds	r6, #1
 8020b9c:	e7ee      	b.n	8020b7c <__libc_init_array+0xc>
 8020b9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8020ba2:	4798      	blx	r3
 8020ba4:	3601      	adds	r6, #1
 8020ba6:	e7f2      	b.n	8020b8e <__libc_init_array+0x1e>
 8020ba8:	08024168 	.word	0x08024168
 8020bac:	08024168 	.word	0x08024168
 8020bb0:	08024168 	.word	0x08024168
 8020bb4:	0802416c 	.word	0x0802416c

08020bb8 <__retarget_lock_init_recursive>:
 8020bb8:	4770      	bx	lr

08020bba <__retarget_lock_acquire_recursive>:
 8020bba:	4770      	bx	lr

08020bbc <__retarget_lock_release_recursive>:
 8020bbc:	4770      	bx	lr

08020bbe <memcpy>:
 8020bbe:	440a      	add	r2, r1
 8020bc0:	4291      	cmp	r1, r2
 8020bc2:	f100 33ff 	add.w	r3, r0, #4294967295
 8020bc6:	d100      	bne.n	8020bca <memcpy+0xc>
 8020bc8:	4770      	bx	lr
 8020bca:	b510      	push	{r4, lr}
 8020bcc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8020bd0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8020bd4:	4291      	cmp	r1, r2
 8020bd6:	d1f9      	bne.n	8020bcc <memcpy+0xe>
 8020bd8:	bd10      	pop	{r4, pc}
	...

08020bdc <nan>:
 8020bdc:	4901      	ldr	r1, [pc, #4]	@ (8020be4 <nan+0x8>)
 8020bde:	2000      	movs	r0, #0
 8020be0:	4770      	bx	lr
 8020be2:	bf00      	nop
 8020be4:	7ff80000 	.word	0x7ff80000

08020be8 <_free_r>:
 8020be8:	b538      	push	{r3, r4, r5, lr}
 8020bea:	4605      	mov	r5, r0
 8020bec:	2900      	cmp	r1, #0
 8020bee:	d041      	beq.n	8020c74 <_free_r+0x8c>
 8020bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020bf4:	1f0c      	subs	r4, r1, #4
 8020bf6:	2b00      	cmp	r3, #0
 8020bf8:	bfb8      	it	lt
 8020bfa:	18e4      	addlt	r4, r4, r3
 8020bfc:	f000 fc2c 	bl	8021458 <__malloc_lock>
 8020c00:	4a1d      	ldr	r2, [pc, #116]	@ (8020c78 <_free_r+0x90>)
 8020c02:	6813      	ldr	r3, [r2, #0]
 8020c04:	b933      	cbnz	r3, 8020c14 <_free_r+0x2c>
 8020c06:	6063      	str	r3, [r4, #4]
 8020c08:	6014      	str	r4, [r2, #0]
 8020c0a:	4628      	mov	r0, r5
 8020c0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020c10:	f000 bc28 	b.w	8021464 <__malloc_unlock>
 8020c14:	42a3      	cmp	r3, r4
 8020c16:	d908      	bls.n	8020c2a <_free_r+0x42>
 8020c18:	6820      	ldr	r0, [r4, #0]
 8020c1a:	1821      	adds	r1, r4, r0
 8020c1c:	428b      	cmp	r3, r1
 8020c1e:	bf01      	itttt	eq
 8020c20:	6819      	ldreq	r1, [r3, #0]
 8020c22:	685b      	ldreq	r3, [r3, #4]
 8020c24:	1809      	addeq	r1, r1, r0
 8020c26:	6021      	streq	r1, [r4, #0]
 8020c28:	e7ed      	b.n	8020c06 <_free_r+0x1e>
 8020c2a:	461a      	mov	r2, r3
 8020c2c:	685b      	ldr	r3, [r3, #4]
 8020c2e:	b10b      	cbz	r3, 8020c34 <_free_r+0x4c>
 8020c30:	42a3      	cmp	r3, r4
 8020c32:	d9fa      	bls.n	8020c2a <_free_r+0x42>
 8020c34:	6811      	ldr	r1, [r2, #0]
 8020c36:	1850      	adds	r0, r2, r1
 8020c38:	42a0      	cmp	r0, r4
 8020c3a:	d10b      	bne.n	8020c54 <_free_r+0x6c>
 8020c3c:	6820      	ldr	r0, [r4, #0]
 8020c3e:	4401      	add	r1, r0
 8020c40:	1850      	adds	r0, r2, r1
 8020c42:	4283      	cmp	r3, r0
 8020c44:	6011      	str	r1, [r2, #0]
 8020c46:	d1e0      	bne.n	8020c0a <_free_r+0x22>
 8020c48:	6818      	ldr	r0, [r3, #0]
 8020c4a:	685b      	ldr	r3, [r3, #4]
 8020c4c:	6053      	str	r3, [r2, #4]
 8020c4e:	4408      	add	r0, r1
 8020c50:	6010      	str	r0, [r2, #0]
 8020c52:	e7da      	b.n	8020c0a <_free_r+0x22>
 8020c54:	d902      	bls.n	8020c5c <_free_r+0x74>
 8020c56:	230c      	movs	r3, #12
 8020c58:	602b      	str	r3, [r5, #0]
 8020c5a:	e7d6      	b.n	8020c0a <_free_r+0x22>
 8020c5c:	6820      	ldr	r0, [r4, #0]
 8020c5e:	1821      	adds	r1, r4, r0
 8020c60:	428b      	cmp	r3, r1
 8020c62:	bf04      	itt	eq
 8020c64:	6819      	ldreq	r1, [r3, #0]
 8020c66:	685b      	ldreq	r3, [r3, #4]
 8020c68:	6063      	str	r3, [r4, #4]
 8020c6a:	bf04      	itt	eq
 8020c6c:	1809      	addeq	r1, r1, r0
 8020c6e:	6021      	streq	r1, [r4, #0]
 8020c70:	6054      	str	r4, [r2, #4]
 8020c72:	e7ca      	b.n	8020c0a <_free_r+0x22>
 8020c74:	bd38      	pop	{r3, r4, r5, pc}
 8020c76:	bf00      	nop
 8020c78:	200028e4 	.word	0x200028e4

08020c7c <rshift>:
 8020c7c:	6903      	ldr	r3, [r0, #16]
 8020c7e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8020c82:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8020c86:	ea4f 1261 	mov.w	r2, r1, asr #5
 8020c8a:	f100 0414 	add.w	r4, r0, #20
 8020c8e:	dd45      	ble.n	8020d1c <rshift+0xa0>
 8020c90:	f011 011f 	ands.w	r1, r1, #31
 8020c94:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8020c98:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8020c9c:	d10c      	bne.n	8020cb8 <rshift+0x3c>
 8020c9e:	f100 0710 	add.w	r7, r0, #16
 8020ca2:	4629      	mov	r1, r5
 8020ca4:	42b1      	cmp	r1, r6
 8020ca6:	d334      	bcc.n	8020d12 <rshift+0x96>
 8020ca8:	1a9b      	subs	r3, r3, r2
 8020caa:	009b      	lsls	r3, r3, #2
 8020cac:	1eea      	subs	r2, r5, #3
 8020cae:	4296      	cmp	r6, r2
 8020cb0:	bf38      	it	cc
 8020cb2:	2300      	movcc	r3, #0
 8020cb4:	4423      	add	r3, r4
 8020cb6:	e015      	b.n	8020ce4 <rshift+0x68>
 8020cb8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8020cbc:	f1c1 0820 	rsb	r8, r1, #32
 8020cc0:	40cf      	lsrs	r7, r1
 8020cc2:	f105 0e04 	add.w	lr, r5, #4
 8020cc6:	46a1      	mov	r9, r4
 8020cc8:	4576      	cmp	r6, lr
 8020cca:	46f4      	mov	ip, lr
 8020ccc:	d815      	bhi.n	8020cfa <rshift+0x7e>
 8020cce:	1a9a      	subs	r2, r3, r2
 8020cd0:	0092      	lsls	r2, r2, #2
 8020cd2:	3a04      	subs	r2, #4
 8020cd4:	3501      	adds	r5, #1
 8020cd6:	42ae      	cmp	r6, r5
 8020cd8:	bf38      	it	cc
 8020cda:	2200      	movcc	r2, #0
 8020cdc:	18a3      	adds	r3, r4, r2
 8020cde:	50a7      	str	r7, [r4, r2]
 8020ce0:	b107      	cbz	r7, 8020ce4 <rshift+0x68>
 8020ce2:	3304      	adds	r3, #4
 8020ce4:	1b1a      	subs	r2, r3, r4
 8020ce6:	42a3      	cmp	r3, r4
 8020ce8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8020cec:	bf08      	it	eq
 8020cee:	2300      	moveq	r3, #0
 8020cf0:	6102      	str	r2, [r0, #16]
 8020cf2:	bf08      	it	eq
 8020cf4:	6143      	streq	r3, [r0, #20]
 8020cf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020cfa:	f8dc c000 	ldr.w	ip, [ip]
 8020cfe:	fa0c fc08 	lsl.w	ip, ip, r8
 8020d02:	ea4c 0707 	orr.w	r7, ip, r7
 8020d06:	f849 7b04 	str.w	r7, [r9], #4
 8020d0a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8020d0e:	40cf      	lsrs	r7, r1
 8020d10:	e7da      	b.n	8020cc8 <rshift+0x4c>
 8020d12:	f851 cb04 	ldr.w	ip, [r1], #4
 8020d16:	f847 cf04 	str.w	ip, [r7, #4]!
 8020d1a:	e7c3      	b.n	8020ca4 <rshift+0x28>
 8020d1c:	4623      	mov	r3, r4
 8020d1e:	e7e1      	b.n	8020ce4 <rshift+0x68>

08020d20 <__hexdig_fun>:
 8020d20:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8020d24:	2b09      	cmp	r3, #9
 8020d26:	d802      	bhi.n	8020d2e <__hexdig_fun+0xe>
 8020d28:	3820      	subs	r0, #32
 8020d2a:	b2c0      	uxtb	r0, r0
 8020d2c:	4770      	bx	lr
 8020d2e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8020d32:	2b05      	cmp	r3, #5
 8020d34:	d801      	bhi.n	8020d3a <__hexdig_fun+0x1a>
 8020d36:	3847      	subs	r0, #71	@ 0x47
 8020d38:	e7f7      	b.n	8020d2a <__hexdig_fun+0xa>
 8020d3a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8020d3e:	2b05      	cmp	r3, #5
 8020d40:	d801      	bhi.n	8020d46 <__hexdig_fun+0x26>
 8020d42:	3827      	subs	r0, #39	@ 0x27
 8020d44:	e7f1      	b.n	8020d2a <__hexdig_fun+0xa>
 8020d46:	2000      	movs	r0, #0
 8020d48:	4770      	bx	lr
	...

08020d4c <__gethex>:
 8020d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020d50:	b085      	sub	sp, #20
 8020d52:	468a      	mov	sl, r1
 8020d54:	9302      	str	r3, [sp, #8]
 8020d56:	680b      	ldr	r3, [r1, #0]
 8020d58:	9001      	str	r0, [sp, #4]
 8020d5a:	4690      	mov	r8, r2
 8020d5c:	1c9c      	adds	r4, r3, #2
 8020d5e:	46a1      	mov	r9, r4
 8020d60:	f814 0b01 	ldrb.w	r0, [r4], #1
 8020d64:	2830      	cmp	r0, #48	@ 0x30
 8020d66:	d0fa      	beq.n	8020d5e <__gethex+0x12>
 8020d68:	eba9 0303 	sub.w	r3, r9, r3
 8020d6c:	f1a3 0b02 	sub.w	fp, r3, #2
 8020d70:	f7ff ffd6 	bl	8020d20 <__hexdig_fun>
 8020d74:	4605      	mov	r5, r0
 8020d76:	2800      	cmp	r0, #0
 8020d78:	d168      	bne.n	8020e4c <__gethex+0x100>
 8020d7a:	49a0      	ldr	r1, [pc, #640]	@ (8020ffc <__gethex+0x2b0>)
 8020d7c:	2201      	movs	r2, #1
 8020d7e:	4648      	mov	r0, r9
 8020d80:	f7ff fe6f 	bl	8020a62 <strncmp>
 8020d84:	4607      	mov	r7, r0
 8020d86:	2800      	cmp	r0, #0
 8020d88:	d167      	bne.n	8020e5a <__gethex+0x10e>
 8020d8a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8020d8e:	4626      	mov	r6, r4
 8020d90:	f7ff ffc6 	bl	8020d20 <__hexdig_fun>
 8020d94:	2800      	cmp	r0, #0
 8020d96:	d062      	beq.n	8020e5e <__gethex+0x112>
 8020d98:	4623      	mov	r3, r4
 8020d9a:	7818      	ldrb	r0, [r3, #0]
 8020d9c:	2830      	cmp	r0, #48	@ 0x30
 8020d9e:	4699      	mov	r9, r3
 8020da0:	f103 0301 	add.w	r3, r3, #1
 8020da4:	d0f9      	beq.n	8020d9a <__gethex+0x4e>
 8020da6:	f7ff ffbb 	bl	8020d20 <__hexdig_fun>
 8020daa:	fab0 f580 	clz	r5, r0
 8020dae:	096d      	lsrs	r5, r5, #5
 8020db0:	f04f 0b01 	mov.w	fp, #1
 8020db4:	464a      	mov	r2, r9
 8020db6:	4616      	mov	r6, r2
 8020db8:	3201      	adds	r2, #1
 8020dba:	7830      	ldrb	r0, [r6, #0]
 8020dbc:	f7ff ffb0 	bl	8020d20 <__hexdig_fun>
 8020dc0:	2800      	cmp	r0, #0
 8020dc2:	d1f8      	bne.n	8020db6 <__gethex+0x6a>
 8020dc4:	498d      	ldr	r1, [pc, #564]	@ (8020ffc <__gethex+0x2b0>)
 8020dc6:	2201      	movs	r2, #1
 8020dc8:	4630      	mov	r0, r6
 8020dca:	f7ff fe4a 	bl	8020a62 <strncmp>
 8020dce:	2800      	cmp	r0, #0
 8020dd0:	d13f      	bne.n	8020e52 <__gethex+0x106>
 8020dd2:	b944      	cbnz	r4, 8020de6 <__gethex+0x9a>
 8020dd4:	1c74      	adds	r4, r6, #1
 8020dd6:	4622      	mov	r2, r4
 8020dd8:	4616      	mov	r6, r2
 8020dda:	3201      	adds	r2, #1
 8020ddc:	7830      	ldrb	r0, [r6, #0]
 8020dde:	f7ff ff9f 	bl	8020d20 <__hexdig_fun>
 8020de2:	2800      	cmp	r0, #0
 8020de4:	d1f8      	bne.n	8020dd8 <__gethex+0x8c>
 8020de6:	1ba4      	subs	r4, r4, r6
 8020de8:	00a7      	lsls	r7, r4, #2
 8020dea:	7833      	ldrb	r3, [r6, #0]
 8020dec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8020df0:	2b50      	cmp	r3, #80	@ 0x50
 8020df2:	d13e      	bne.n	8020e72 <__gethex+0x126>
 8020df4:	7873      	ldrb	r3, [r6, #1]
 8020df6:	2b2b      	cmp	r3, #43	@ 0x2b
 8020df8:	d033      	beq.n	8020e62 <__gethex+0x116>
 8020dfa:	2b2d      	cmp	r3, #45	@ 0x2d
 8020dfc:	d034      	beq.n	8020e68 <__gethex+0x11c>
 8020dfe:	1c71      	adds	r1, r6, #1
 8020e00:	2400      	movs	r4, #0
 8020e02:	7808      	ldrb	r0, [r1, #0]
 8020e04:	f7ff ff8c 	bl	8020d20 <__hexdig_fun>
 8020e08:	1e43      	subs	r3, r0, #1
 8020e0a:	b2db      	uxtb	r3, r3
 8020e0c:	2b18      	cmp	r3, #24
 8020e0e:	d830      	bhi.n	8020e72 <__gethex+0x126>
 8020e10:	f1a0 0210 	sub.w	r2, r0, #16
 8020e14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8020e18:	f7ff ff82 	bl	8020d20 <__hexdig_fun>
 8020e1c:	f100 3cff 	add.w	ip, r0, #4294967295
 8020e20:	fa5f fc8c 	uxtb.w	ip, ip
 8020e24:	f1bc 0f18 	cmp.w	ip, #24
 8020e28:	f04f 030a 	mov.w	r3, #10
 8020e2c:	d91e      	bls.n	8020e6c <__gethex+0x120>
 8020e2e:	b104      	cbz	r4, 8020e32 <__gethex+0xe6>
 8020e30:	4252      	negs	r2, r2
 8020e32:	4417      	add	r7, r2
 8020e34:	f8ca 1000 	str.w	r1, [sl]
 8020e38:	b1ed      	cbz	r5, 8020e76 <__gethex+0x12a>
 8020e3a:	f1bb 0f00 	cmp.w	fp, #0
 8020e3e:	bf0c      	ite	eq
 8020e40:	2506      	moveq	r5, #6
 8020e42:	2500      	movne	r5, #0
 8020e44:	4628      	mov	r0, r5
 8020e46:	b005      	add	sp, #20
 8020e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020e4c:	2500      	movs	r5, #0
 8020e4e:	462c      	mov	r4, r5
 8020e50:	e7b0      	b.n	8020db4 <__gethex+0x68>
 8020e52:	2c00      	cmp	r4, #0
 8020e54:	d1c7      	bne.n	8020de6 <__gethex+0x9a>
 8020e56:	4627      	mov	r7, r4
 8020e58:	e7c7      	b.n	8020dea <__gethex+0x9e>
 8020e5a:	464e      	mov	r6, r9
 8020e5c:	462f      	mov	r7, r5
 8020e5e:	2501      	movs	r5, #1
 8020e60:	e7c3      	b.n	8020dea <__gethex+0x9e>
 8020e62:	2400      	movs	r4, #0
 8020e64:	1cb1      	adds	r1, r6, #2
 8020e66:	e7cc      	b.n	8020e02 <__gethex+0xb6>
 8020e68:	2401      	movs	r4, #1
 8020e6a:	e7fb      	b.n	8020e64 <__gethex+0x118>
 8020e6c:	fb03 0002 	mla	r0, r3, r2, r0
 8020e70:	e7ce      	b.n	8020e10 <__gethex+0xc4>
 8020e72:	4631      	mov	r1, r6
 8020e74:	e7de      	b.n	8020e34 <__gethex+0xe8>
 8020e76:	eba6 0309 	sub.w	r3, r6, r9
 8020e7a:	3b01      	subs	r3, #1
 8020e7c:	4629      	mov	r1, r5
 8020e7e:	2b07      	cmp	r3, #7
 8020e80:	dc0a      	bgt.n	8020e98 <__gethex+0x14c>
 8020e82:	9801      	ldr	r0, [sp, #4]
 8020e84:	f000 faf4 	bl	8021470 <_Balloc>
 8020e88:	4604      	mov	r4, r0
 8020e8a:	b940      	cbnz	r0, 8020e9e <__gethex+0x152>
 8020e8c:	4b5c      	ldr	r3, [pc, #368]	@ (8021000 <__gethex+0x2b4>)
 8020e8e:	4602      	mov	r2, r0
 8020e90:	21e4      	movs	r1, #228	@ 0xe4
 8020e92:	485c      	ldr	r0, [pc, #368]	@ (8021004 <__gethex+0x2b8>)
 8020e94:	f001 f85a 	bl	8021f4c <__assert_func>
 8020e98:	3101      	adds	r1, #1
 8020e9a:	105b      	asrs	r3, r3, #1
 8020e9c:	e7ef      	b.n	8020e7e <__gethex+0x132>
 8020e9e:	f100 0a14 	add.w	sl, r0, #20
 8020ea2:	2300      	movs	r3, #0
 8020ea4:	4655      	mov	r5, sl
 8020ea6:	469b      	mov	fp, r3
 8020ea8:	45b1      	cmp	r9, r6
 8020eaa:	d337      	bcc.n	8020f1c <__gethex+0x1d0>
 8020eac:	f845 bb04 	str.w	fp, [r5], #4
 8020eb0:	eba5 050a 	sub.w	r5, r5, sl
 8020eb4:	10ad      	asrs	r5, r5, #2
 8020eb6:	6125      	str	r5, [r4, #16]
 8020eb8:	4658      	mov	r0, fp
 8020eba:	f000 fbcb 	bl	8021654 <__hi0bits>
 8020ebe:	016d      	lsls	r5, r5, #5
 8020ec0:	f8d8 6000 	ldr.w	r6, [r8]
 8020ec4:	1a2d      	subs	r5, r5, r0
 8020ec6:	42b5      	cmp	r5, r6
 8020ec8:	dd54      	ble.n	8020f74 <__gethex+0x228>
 8020eca:	1bad      	subs	r5, r5, r6
 8020ecc:	4629      	mov	r1, r5
 8020ece:	4620      	mov	r0, r4
 8020ed0:	f000 ff55 	bl	8021d7e <__any_on>
 8020ed4:	4681      	mov	r9, r0
 8020ed6:	b178      	cbz	r0, 8020ef8 <__gethex+0x1ac>
 8020ed8:	1e6b      	subs	r3, r5, #1
 8020eda:	1159      	asrs	r1, r3, #5
 8020edc:	f003 021f 	and.w	r2, r3, #31
 8020ee0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8020ee4:	f04f 0901 	mov.w	r9, #1
 8020ee8:	fa09 f202 	lsl.w	r2, r9, r2
 8020eec:	420a      	tst	r2, r1
 8020eee:	d003      	beq.n	8020ef8 <__gethex+0x1ac>
 8020ef0:	454b      	cmp	r3, r9
 8020ef2:	dc36      	bgt.n	8020f62 <__gethex+0x216>
 8020ef4:	f04f 0902 	mov.w	r9, #2
 8020ef8:	4629      	mov	r1, r5
 8020efa:	4620      	mov	r0, r4
 8020efc:	f7ff febe 	bl	8020c7c <rshift>
 8020f00:	442f      	add	r7, r5
 8020f02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8020f06:	42bb      	cmp	r3, r7
 8020f08:	da42      	bge.n	8020f90 <__gethex+0x244>
 8020f0a:	9801      	ldr	r0, [sp, #4]
 8020f0c:	4621      	mov	r1, r4
 8020f0e:	f000 faef 	bl	80214f0 <_Bfree>
 8020f12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020f14:	2300      	movs	r3, #0
 8020f16:	6013      	str	r3, [r2, #0]
 8020f18:	25a3      	movs	r5, #163	@ 0xa3
 8020f1a:	e793      	b.n	8020e44 <__gethex+0xf8>
 8020f1c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8020f20:	2a2e      	cmp	r2, #46	@ 0x2e
 8020f22:	d012      	beq.n	8020f4a <__gethex+0x1fe>
 8020f24:	2b20      	cmp	r3, #32
 8020f26:	d104      	bne.n	8020f32 <__gethex+0x1e6>
 8020f28:	f845 bb04 	str.w	fp, [r5], #4
 8020f2c:	f04f 0b00 	mov.w	fp, #0
 8020f30:	465b      	mov	r3, fp
 8020f32:	7830      	ldrb	r0, [r6, #0]
 8020f34:	9303      	str	r3, [sp, #12]
 8020f36:	f7ff fef3 	bl	8020d20 <__hexdig_fun>
 8020f3a:	9b03      	ldr	r3, [sp, #12]
 8020f3c:	f000 000f 	and.w	r0, r0, #15
 8020f40:	4098      	lsls	r0, r3
 8020f42:	ea4b 0b00 	orr.w	fp, fp, r0
 8020f46:	3304      	adds	r3, #4
 8020f48:	e7ae      	b.n	8020ea8 <__gethex+0x15c>
 8020f4a:	45b1      	cmp	r9, r6
 8020f4c:	d8ea      	bhi.n	8020f24 <__gethex+0x1d8>
 8020f4e:	492b      	ldr	r1, [pc, #172]	@ (8020ffc <__gethex+0x2b0>)
 8020f50:	9303      	str	r3, [sp, #12]
 8020f52:	2201      	movs	r2, #1
 8020f54:	4630      	mov	r0, r6
 8020f56:	f7ff fd84 	bl	8020a62 <strncmp>
 8020f5a:	9b03      	ldr	r3, [sp, #12]
 8020f5c:	2800      	cmp	r0, #0
 8020f5e:	d1e1      	bne.n	8020f24 <__gethex+0x1d8>
 8020f60:	e7a2      	b.n	8020ea8 <__gethex+0x15c>
 8020f62:	1ea9      	subs	r1, r5, #2
 8020f64:	4620      	mov	r0, r4
 8020f66:	f000 ff0a 	bl	8021d7e <__any_on>
 8020f6a:	2800      	cmp	r0, #0
 8020f6c:	d0c2      	beq.n	8020ef4 <__gethex+0x1a8>
 8020f6e:	f04f 0903 	mov.w	r9, #3
 8020f72:	e7c1      	b.n	8020ef8 <__gethex+0x1ac>
 8020f74:	da09      	bge.n	8020f8a <__gethex+0x23e>
 8020f76:	1b75      	subs	r5, r6, r5
 8020f78:	4621      	mov	r1, r4
 8020f7a:	9801      	ldr	r0, [sp, #4]
 8020f7c:	462a      	mov	r2, r5
 8020f7e:	f000 fccf 	bl	8021920 <__lshift>
 8020f82:	1b7f      	subs	r7, r7, r5
 8020f84:	4604      	mov	r4, r0
 8020f86:	f100 0a14 	add.w	sl, r0, #20
 8020f8a:	f04f 0900 	mov.w	r9, #0
 8020f8e:	e7b8      	b.n	8020f02 <__gethex+0x1b6>
 8020f90:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8020f94:	42bd      	cmp	r5, r7
 8020f96:	dd6f      	ble.n	8021078 <__gethex+0x32c>
 8020f98:	1bed      	subs	r5, r5, r7
 8020f9a:	42ae      	cmp	r6, r5
 8020f9c:	dc34      	bgt.n	8021008 <__gethex+0x2bc>
 8020f9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8020fa2:	2b02      	cmp	r3, #2
 8020fa4:	d022      	beq.n	8020fec <__gethex+0x2a0>
 8020fa6:	2b03      	cmp	r3, #3
 8020fa8:	d024      	beq.n	8020ff4 <__gethex+0x2a8>
 8020faa:	2b01      	cmp	r3, #1
 8020fac:	d115      	bne.n	8020fda <__gethex+0x28e>
 8020fae:	42ae      	cmp	r6, r5
 8020fb0:	d113      	bne.n	8020fda <__gethex+0x28e>
 8020fb2:	2e01      	cmp	r6, #1
 8020fb4:	d10b      	bne.n	8020fce <__gethex+0x282>
 8020fb6:	9a02      	ldr	r2, [sp, #8]
 8020fb8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8020fbc:	6013      	str	r3, [r2, #0]
 8020fbe:	2301      	movs	r3, #1
 8020fc0:	6123      	str	r3, [r4, #16]
 8020fc2:	f8ca 3000 	str.w	r3, [sl]
 8020fc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020fc8:	2562      	movs	r5, #98	@ 0x62
 8020fca:	601c      	str	r4, [r3, #0]
 8020fcc:	e73a      	b.n	8020e44 <__gethex+0xf8>
 8020fce:	1e71      	subs	r1, r6, #1
 8020fd0:	4620      	mov	r0, r4
 8020fd2:	f000 fed4 	bl	8021d7e <__any_on>
 8020fd6:	2800      	cmp	r0, #0
 8020fd8:	d1ed      	bne.n	8020fb6 <__gethex+0x26a>
 8020fda:	9801      	ldr	r0, [sp, #4]
 8020fdc:	4621      	mov	r1, r4
 8020fde:	f000 fa87 	bl	80214f0 <_Bfree>
 8020fe2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020fe4:	2300      	movs	r3, #0
 8020fe6:	6013      	str	r3, [r2, #0]
 8020fe8:	2550      	movs	r5, #80	@ 0x50
 8020fea:	e72b      	b.n	8020e44 <__gethex+0xf8>
 8020fec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020fee:	2b00      	cmp	r3, #0
 8020ff0:	d1f3      	bne.n	8020fda <__gethex+0x28e>
 8020ff2:	e7e0      	b.n	8020fb6 <__gethex+0x26a>
 8020ff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020ff6:	2b00      	cmp	r3, #0
 8020ff8:	d1dd      	bne.n	8020fb6 <__gethex+0x26a>
 8020ffa:	e7ee      	b.n	8020fda <__gethex+0x28e>
 8020ffc:	08023ccc 	.word	0x08023ccc
 8021000:	08023e39 	.word	0x08023e39
 8021004:	08023e4a 	.word	0x08023e4a
 8021008:	1e6f      	subs	r7, r5, #1
 802100a:	f1b9 0f00 	cmp.w	r9, #0
 802100e:	d130      	bne.n	8021072 <__gethex+0x326>
 8021010:	b127      	cbz	r7, 802101c <__gethex+0x2d0>
 8021012:	4639      	mov	r1, r7
 8021014:	4620      	mov	r0, r4
 8021016:	f000 feb2 	bl	8021d7e <__any_on>
 802101a:	4681      	mov	r9, r0
 802101c:	117a      	asrs	r2, r7, #5
 802101e:	2301      	movs	r3, #1
 8021020:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8021024:	f007 071f 	and.w	r7, r7, #31
 8021028:	40bb      	lsls	r3, r7
 802102a:	4213      	tst	r3, r2
 802102c:	4629      	mov	r1, r5
 802102e:	4620      	mov	r0, r4
 8021030:	bf18      	it	ne
 8021032:	f049 0902 	orrne.w	r9, r9, #2
 8021036:	f7ff fe21 	bl	8020c7c <rshift>
 802103a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 802103e:	1b76      	subs	r6, r6, r5
 8021040:	2502      	movs	r5, #2
 8021042:	f1b9 0f00 	cmp.w	r9, #0
 8021046:	d047      	beq.n	80210d8 <__gethex+0x38c>
 8021048:	f8d8 300c 	ldr.w	r3, [r8, #12]
 802104c:	2b02      	cmp	r3, #2
 802104e:	d015      	beq.n	802107c <__gethex+0x330>
 8021050:	2b03      	cmp	r3, #3
 8021052:	d017      	beq.n	8021084 <__gethex+0x338>
 8021054:	2b01      	cmp	r3, #1
 8021056:	d109      	bne.n	802106c <__gethex+0x320>
 8021058:	f019 0f02 	tst.w	r9, #2
 802105c:	d006      	beq.n	802106c <__gethex+0x320>
 802105e:	f8da 3000 	ldr.w	r3, [sl]
 8021062:	ea49 0903 	orr.w	r9, r9, r3
 8021066:	f019 0f01 	tst.w	r9, #1
 802106a:	d10e      	bne.n	802108a <__gethex+0x33e>
 802106c:	f045 0510 	orr.w	r5, r5, #16
 8021070:	e032      	b.n	80210d8 <__gethex+0x38c>
 8021072:	f04f 0901 	mov.w	r9, #1
 8021076:	e7d1      	b.n	802101c <__gethex+0x2d0>
 8021078:	2501      	movs	r5, #1
 802107a:	e7e2      	b.n	8021042 <__gethex+0x2f6>
 802107c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802107e:	f1c3 0301 	rsb	r3, r3, #1
 8021082:	930f      	str	r3, [sp, #60]	@ 0x3c
 8021084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021086:	2b00      	cmp	r3, #0
 8021088:	d0f0      	beq.n	802106c <__gethex+0x320>
 802108a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 802108e:	f104 0314 	add.w	r3, r4, #20
 8021092:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8021096:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 802109a:	f04f 0c00 	mov.w	ip, #0
 802109e:	4618      	mov	r0, r3
 80210a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80210a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80210a8:	d01b      	beq.n	80210e2 <__gethex+0x396>
 80210aa:	3201      	adds	r2, #1
 80210ac:	6002      	str	r2, [r0, #0]
 80210ae:	2d02      	cmp	r5, #2
 80210b0:	f104 0314 	add.w	r3, r4, #20
 80210b4:	d13c      	bne.n	8021130 <__gethex+0x3e4>
 80210b6:	f8d8 2000 	ldr.w	r2, [r8]
 80210ba:	3a01      	subs	r2, #1
 80210bc:	42b2      	cmp	r2, r6
 80210be:	d109      	bne.n	80210d4 <__gethex+0x388>
 80210c0:	1171      	asrs	r1, r6, #5
 80210c2:	2201      	movs	r2, #1
 80210c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80210c8:	f006 061f 	and.w	r6, r6, #31
 80210cc:	fa02 f606 	lsl.w	r6, r2, r6
 80210d0:	421e      	tst	r6, r3
 80210d2:	d13a      	bne.n	802114a <__gethex+0x3fe>
 80210d4:	f045 0520 	orr.w	r5, r5, #32
 80210d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80210da:	601c      	str	r4, [r3, #0]
 80210dc:	9b02      	ldr	r3, [sp, #8]
 80210de:	601f      	str	r7, [r3, #0]
 80210e0:	e6b0      	b.n	8020e44 <__gethex+0xf8>
 80210e2:	4299      	cmp	r1, r3
 80210e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80210e8:	d8d9      	bhi.n	802109e <__gethex+0x352>
 80210ea:	68a3      	ldr	r3, [r4, #8]
 80210ec:	459b      	cmp	fp, r3
 80210ee:	db17      	blt.n	8021120 <__gethex+0x3d4>
 80210f0:	6861      	ldr	r1, [r4, #4]
 80210f2:	9801      	ldr	r0, [sp, #4]
 80210f4:	3101      	adds	r1, #1
 80210f6:	f000 f9bb 	bl	8021470 <_Balloc>
 80210fa:	4681      	mov	r9, r0
 80210fc:	b918      	cbnz	r0, 8021106 <__gethex+0x3ba>
 80210fe:	4b1a      	ldr	r3, [pc, #104]	@ (8021168 <__gethex+0x41c>)
 8021100:	4602      	mov	r2, r0
 8021102:	2184      	movs	r1, #132	@ 0x84
 8021104:	e6c5      	b.n	8020e92 <__gethex+0x146>
 8021106:	6922      	ldr	r2, [r4, #16]
 8021108:	3202      	adds	r2, #2
 802110a:	f104 010c 	add.w	r1, r4, #12
 802110e:	0092      	lsls	r2, r2, #2
 8021110:	300c      	adds	r0, #12
 8021112:	f7ff fd54 	bl	8020bbe <memcpy>
 8021116:	4621      	mov	r1, r4
 8021118:	9801      	ldr	r0, [sp, #4]
 802111a:	f000 f9e9 	bl	80214f0 <_Bfree>
 802111e:	464c      	mov	r4, r9
 8021120:	6923      	ldr	r3, [r4, #16]
 8021122:	1c5a      	adds	r2, r3, #1
 8021124:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8021128:	6122      	str	r2, [r4, #16]
 802112a:	2201      	movs	r2, #1
 802112c:	615a      	str	r2, [r3, #20]
 802112e:	e7be      	b.n	80210ae <__gethex+0x362>
 8021130:	6922      	ldr	r2, [r4, #16]
 8021132:	455a      	cmp	r2, fp
 8021134:	dd0b      	ble.n	802114e <__gethex+0x402>
 8021136:	2101      	movs	r1, #1
 8021138:	4620      	mov	r0, r4
 802113a:	f7ff fd9f 	bl	8020c7c <rshift>
 802113e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8021142:	3701      	adds	r7, #1
 8021144:	42bb      	cmp	r3, r7
 8021146:	f6ff aee0 	blt.w	8020f0a <__gethex+0x1be>
 802114a:	2501      	movs	r5, #1
 802114c:	e7c2      	b.n	80210d4 <__gethex+0x388>
 802114e:	f016 061f 	ands.w	r6, r6, #31
 8021152:	d0fa      	beq.n	802114a <__gethex+0x3fe>
 8021154:	4453      	add	r3, sl
 8021156:	f1c6 0620 	rsb	r6, r6, #32
 802115a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 802115e:	f000 fa79 	bl	8021654 <__hi0bits>
 8021162:	42b0      	cmp	r0, r6
 8021164:	dbe7      	blt.n	8021136 <__gethex+0x3ea>
 8021166:	e7f0      	b.n	802114a <__gethex+0x3fe>
 8021168:	08023e39 	.word	0x08023e39

0802116c <L_shift>:
 802116c:	f1c2 0208 	rsb	r2, r2, #8
 8021170:	0092      	lsls	r2, r2, #2
 8021172:	b570      	push	{r4, r5, r6, lr}
 8021174:	f1c2 0620 	rsb	r6, r2, #32
 8021178:	6843      	ldr	r3, [r0, #4]
 802117a:	6804      	ldr	r4, [r0, #0]
 802117c:	fa03 f506 	lsl.w	r5, r3, r6
 8021180:	432c      	orrs	r4, r5
 8021182:	40d3      	lsrs	r3, r2
 8021184:	6004      	str	r4, [r0, #0]
 8021186:	f840 3f04 	str.w	r3, [r0, #4]!
 802118a:	4288      	cmp	r0, r1
 802118c:	d3f4      	bcc.n	8021178 <L_shift+0xc>
 802118e:	bd70      	pop	{r4, r5, r6, pc}

08021190 <__match>:
 8021190:	b530      	push	{r4, r5, lr}
 8021192:	6803      	ldr	r3, [r0, #0]
 8021194:	3301      	adds	r3, #1
 8021196:	f811 4b01 	ldrb.w	r4, [r1], #1
 802119a:	b914      	cbnz	r4, 80211a2 <__match+0x12>
 802119c:	6003      	str	r3, [r0, #0]
 802119e:	2001      	movs	r0, #1
 80211a0:	bd30      	pop	{r4, r5, pc}
 80211a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80211a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80211aa:	2d19      	cmp	r5, #25
 80211ac:	bf98      	it	ls
 80211ae:	3220      	addls	r2, #32
 80211b0:	42a2      	cmp	r2, r4
 80211b2:	d0f0      	beq.n	8021196 <__match+0x6>
 80211b4:	2000      	movs	r0, #0
 80211b6:	e7f3      	b.n	80211a0 <__match+0x10>

080211b8 <__hexnan>:
 80211b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80211bc:	680b      	ldr	r3, [r1, #0]
 80211be:	6801      	ldr	r1, [r0, #0]
 80211c0:	115e      	asrs	r6, r3, #5
 80211c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80211c6:	f013 031f 	ands.w	r3, r3, #31
 80211ca:	b087      	sub	sp, #28
 80211cc:	bf18      	it	ne
 80211ce:	3604      	addne	r6, #4
 80211d0:	2500      	movs	r5, #0
 80211d2:	1f37      	subs	r7, r6, #4
 80211d4:	4682      	mov	sl, r0
 80211d6:	4690      	mov	r8, r2
 80211d8:	9301      	str	r3, [sp, #4]
 80211da:	f846 5c04 	str.w	r5, [r6, #-4]
 80211de:	46b9      	mov	r9, r7
 80211e0:	463c      	mov	r4, r7
 80211e2:	9502      	str	r5, [sp, #8]
 80211e4:	46ab      	mov	fp, r5
 80211e6:	784a      	ldrb	r2, [r1, #1]
 80211e8:	1c4b      	adds	r3, r1, #1
 80211ea:	9303      	str	r3, [sp, #12]
 80211ec:	b342      	cbz	r2, 8021240 <__hexnan+0x88>
 80211ee:	4610      	mov	r0, r2
 80211f0:	9105      	str	r1, [sp, #20]
 80211f2:	9204      	str	r2, [sp, #16]
 80211f4:	f7ff fd94 	bl	8020d20 <__hexdig_fun>
 80211f8:	2800      	cmp	r0, #0
 80211fa:	d151      	bne.n	80212a0 <__hexnan+0xe8>
 80211fc:	9a04      	ldr	r2, [sp, #16]
 80211fe:	9905      	ldr	r1, [sp, #20]
 8021200:	2a20      	cmp	r2, #32
 8021202:	d818      	bhi.n	8021236 <__hexnan+0x7e>
 8021204:	9b02      	ldr	r3, [sp, #8]
 8021206:	459b      	cmp	fp, r3
 8021208:	dd13      	ble.n	8021232 <__hexnan+0x7a>
 802120a:	454c      	cmp	r4, r9
 802120c:	d206      	bcs.n	802121c <__hexnan+0x64>
 802120e:	2d07      	cmp	r5, #7
 8021210:	dc04      	bgt.n	802121c <__hexnan+0x64>
 8021212:	462a      	mov	r2, r5
 8021214:	4649      	mov	r1, r9
 8021216:	4620      	mov	r0, r4
 8021218:	f7ff ffa8 	bl	802116c <L_shift>
 802121c:	4544      	cmp	r4, r8
 802121e:	d952      	bls.n	80212c6 <__hexnan+0x10e>
 8021220:	2300      	movs	r3, #0
 8021222:	f1a4 0904 	sub.w	r9, r4, #4
 8021226:	f844 3c04 	str.w	r3, [r4, #-4]
 802122a:	f8cd b008 	str.w	fp, [sp, #8]
 802122e:	464c      	mov	r4, r9
 8021230:	461d      	mov	r5, r3
 8021232:	9903      	ldr	r1, [sp, #12]
 8021234:	e7d7      	b.n	80211e6 <__hexnan+0x2e>
 8021236:	2a29      	cmp	r2, #41	@ 0x29
 8021238:	d157      	bne.n	80212ea <__hexnan+0x132>
 802123a:	3102      	adds	r1, #2
 802123c:	f8ca 1000 	str.w	r1, [sl]
 8021240:	f1bb 0f00 	cmp.w	fp, #0
 8021244:	d051      	beq.n	80212ea <__hexnan+0x132>
 8021246:	454c      	cmp	r4, r9
 8021248:	d206      	bcs.n	8021258 <__hexnan+0xa0>
 802124a:	2d07      	cmp	r5, #7
 802124c:	dc04      	bgt.n	8021258 <__hexnan+0xa0>
 802124e:	462a      	mov	r2, r5
 8021250:	4649      	mov	r1, r9
 8021252:	4620      	mov	r0, r4
 8021254:	f7ff ff8a 	bl	802116c <L_shift>
 8021258:	4544      	cmp	r4, r8
 802125a:	d936      	bls.n	80212ca <__hexnan+0x112>
 802125c:	f1a8 0204 	sub.w	r2, r8, #4
 8021260:	4623      	mov	r3, r4
 8021262:	f853 1b04 	ldr.w	r1, [r3], #4
 8021266:	f842 1f04 	str.w	r1, [r2, #4]!
 802126a:	429f      	cmp	r7, r3
 802126c:	d2f9      	bcs.n	8021262 <__hexnan+0xaa>
 802126e:	1b3b      	subs	r3, r7, r4
 8021270:	f023 0303 	bic.w	r3, r3, #3
 8021274:	3304      	adds	r3, #4
 8021276:	3401      	adds	r4, #1
 8021278:	3e03      	subs	r6, #3
 802127a:	42b4      	cmp	r4, r6
 802127c:	bf88      	it	hi
 802127e:	2304      	movhi	r3, #4
 8021280:	4443      	add	r3, r8
 8021282:	2200      	movs	r2, #0
 8021284:	f843 2b04 	str.w	r2, [r3], #4
 8021288:	429f      	cmp	r7, r3
 802128a:	d2fb      	bcs.n	8021284 <__hexnan+0xcc>
 802128c:	683b      	ldr	r3, [r7, #0]
 802128e:	b91b      	cbnz	r3, 8021298 <__hexnan+0xe0>
 8021290:	4547      	cmp	r7, r8
 8021292:	d128      	bne.n	80212e6 <__hexnan+0x12e>
 8021294:	2301      	movs	r3, #1
 8021296:	603b      	str	r3, [r7, #0]
 8021298:	2005      	movs	r0, #5
 802129a:	b007      	add	sp, #28
 802129c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80212a0:	3501      	adds	r5, #1
 80212a2:	2d08      	cmp	r5, #8
 80212a4:	f10b 0b01 	add.w	fp, fp, #1
 80212a8:	dd06      	ble.n	80212b8 <__hexnan+0x100>
 80212aa:	4544      	cmp	r4, r8
 80212ac:	d9c1      	bls.n	8021232 <__hexnan+0x7a>
 80212ae:	2300      	movs	r3, #0
 80212b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80212b4:	2501      	movs	r5, #1
 80212b6:	3c04      	subs	r4, #4
 80212b8:	6822      	ldr	r2, [r4, #0]
 80212ba:	f000 000f 	and.w	r0, r0, #15
 80212be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80212c2:	6020      	str	r0, [r4, #0]
 80212c4:	e7b5      	b.n	8021232 <__hexnan+0x7a>
 80212c6:	2508      	movs	r5, #8
 80212c8:	e7b3      	b.n	8021232 <__hexnan+0x7a>
 80212ca:	9b01      	ldr	r3, [sp, #4]
 80212cc:	2b00      	cmp	r3, #0
 80212ce:	d0dd      	beq.n	802128c <__hexnan+0xd4>
 80212d0:	f1c3 0320 	rsb	r3, r3, #32
 80212d4:	f04f 32ff 	mov.w	r2, #4294967295
 80212d8:	40da      	lsrs	r2, r3
 80212da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80212de:	4013      	ands	r3, r2
 80212e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80212e4:	e7d2      	b.n	802128c <__hexnan+0xd4>
 80212e6:	3f04      	subs	r7, #4
 80212e8:	e7d0      	b.n	802128c <__hexnan+0xd4>
 80212ea:	2004      	movs	r0, #4
 80212ec:	e7d5      	b.n	802129a <__hexnan+0xe2>
	...

080212f0 <sbrk_aligned>:
 80212f0:	b570      	push	{r4, r5, r6, lr}
 80212f2:	4e0f      	ldr	r6, [pc, #60]	@ (8021330 <sbrk_aligned+0x40>)
 80212f4:	460c      	mov	r4, r1
 80212f6:	6831      	ldr	r1, [r6, #0]
 80212f8:	4605      	mov	r5, r0
 80212fa:	b911      	cbnz	r1, 8021302 <sbrk_aligned+0x12>
 80212fc:	f000 fe16 	bl	8021f2c <_sbrk_r>
 8021300:	6030      	str	r0, [r6, #0]
 8021302:	4621      	mov	r1, r4
 8021304:	4628      	mov	r0, r5
 8021306:	f000 fe11 	bl	8021f2c <_sbrk_r>
 802130a:	1c43      	adds	r3, r0, #1
 802130c:	d103      	bne.n	8021316 <sbrk_aligned+0x26>
 802130e:	f04f 34ff 	mov.w	r4, #4294967295
 8021312:	4620      	mov	r0, r4
 8021314:	bd70      	pop	{r4, r5, r6, pc}
 8021316:	1cc4      	adds	r4, r0, #3
 8021318:	f024 0403 	bic.w	r4, r4, #3
 802131c:	42a0      	cmp	r0, r4
 802131e:	d0f8      	beq.n	8021312 <sbrk_aligned+0x22>
 8021320:	1a21      	subs	r1, r4, r0
 8021322:	4628      	mov	r0, r5
 8021324:	f000 fe02 	bl	8021f2c <_sbrk_r>
 8021328:	3001      	adds	r0, #1
 802132a:	d1f2      	bne.n	8021312 <sbrk_aligned+0x22>
 802132c:	e7ef      	b.n	802130e <sbrk_aligned+0x1e>
 802132e:	bf00      	nop
 8021330:	200028e0 	.word	0x200028e0

08021334 <_malloc_r>:
 8021334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021338:	1ccd      	adds	r5, r1, #3
 802133a:	f025 0503 	bic.w	r5, r5, #3
 802133e:	3508      	adds	r5, #8
 8021340:	2d0c      	cmp	r5, #12
 8021342:	bf38      	it	cc
 8021344:	250c      	movcc	r5, #12
 8021346:	2d00      	cmp	r5, #0
 8021348:	4606      	mov	r6, r0
 802134a:	db01      	blt.n	8021350 <_malloc_r+0x1c>
 802134c:	42a9      	cmp	r1, r5
 802134e:	d904      	bls.n	802135a <_malloc_r+0x26>
 8021350:	230c      	movs	r3, #12
 8021352:	6033      	str	r3, [r6, #0]
 8021354:	2000      	movs	r0, #0
 8021356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802135a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8021430 <_malloc_r+0xfc>
 802135e:	f000 f87b 	bl	8021458 <__malloc_lock>
 8021362:	f8d8 3000 	ldr.w	r3, [r8]
 8021366:	461c      	mov	r4, r3
 8021368:	bb44      	cbnz	r4, 80213bc <_malloc_r+0x88>
 802136a:	4629      	mov	r1, r5
 802136c:	4630      	mov	r0, r6
 802136e:	f7ff ffbf 	bl	80212f0 <sbrk_aligned>
 8021372:	1c43      	adds	r3, r0, #1
 8021374:	4604      	mov	r4, r0
 8021376:	d158      	bne.n	802142a <_malloc_r+0xf6>
 8021378:	f8d8 4000 	ldr.w	r4, [r8]
 802137c:	4627      	mov	r7, r4
 802137e:	2f00      	cmp	r7, #0
 8021380:	d143      	bne.n	802140a <_malloc_r+0xd6>
 8021382:	2c00      	cmp	r4, #0
 8021384:	d04b      	beq.n	802141e <_malloc_r+0xea>
 8021386:	6823      	ldr	r3, [r4, #0]
 8021388:	4639      	mov	r1, r7
 802138a:	4630      	mov	r0, r6
 802138c:	eb04 0903 	add.w	r9, r4, r3
 8021390:	f000 fdcc 	bl	8021f2c <_sbrk_r>
 8021394:	4581      	cmp	r9, r0
 8021396:	d142      	bne.n	802141e <_malloc_r+0xea>
 8021398:	6821      	ldr	r1, [r4, #0]
 802139a:	1a6d      	subs	r5, r5, r1
 802139c:	4629      	mov	r1, r5
 802139e:	4630      	mov	r0, r6
 80213a0:	f7ff ffa6 	bl	80212f0 <sbrk_aligned>
 80213a4:	3001      	adds	r0, #1
 80213a6:	d03a      	beq.n	802141e <_malloc_r+0xea>
 80213a8:	6823      	ldr	r3, [r4, #0]
 80213aa:	442b      	add	r3, r5
 80213ac:	6023      	str	r3, [r4, #0]
 80213ae:	f8d8 3000 	ldr.w	r3, [r8]
 80213b2:	685a      	ldr	r2, [r3, #4]
 80213b4:	bb62      	cbnz	r2, 8021410 <_malloc_r+0xdc>
 80213b6:	f8c8 7000 	str.w	r7, [r8]
 80213ba:	e00f      	b.n	80213dc <_malloc_r+0xa8>
 80213bc:	6822      	ldr	r2, [r4, #0]
 80213be:	1b52      	subs	r2, r2, r5
 80213c0:	d420      	bmi.n	8021404 <_malloc_r+0xd0>
 80213c2:	2a0b      	cmp	r2, #11
 80213c4:	d917      	bls.n	80213f6 <_malloc_r+0xc2>
 80213c6:	1961      	adds	r1, r4, r5
 80213c8:	42a3      	cmp	r3, r4
 80213ca:	6025      	str	r5, [r4, #0]
 80213cc:	bf18      	it	ne
 80213ce:	6059      	strne	r1, [r3, #4]
 80213d0:	6863      	ldr	r3, [r4, #4]
 80213d2:	bf08      	it	eq
 80213d4:	f8c8 1000 	streq.w	r1, [r8]
 80213d8:	5162      	str	r2, [r4, r5]
 80213da:	604b      	str	r3, [r1, #4]
 80213dc:	4630      	mov	r0, r6
 80213de:	f000 f841 	bl	8021464 <__malloc_unlock>
 80213e2:	f104 000b 	add.w	r0, r4, #11
 80213e6:	1d23      	adds	r3, r4, #4
 80213e8:	f020 0007 	bic.w	r0, r0, #7
 80213ec:	1ac2      	subs	r2, r0, r3
 80213ee:	bf1c      	itt	ne
 80213f0:	1a1b      	subne	r3, r3, r0
 80213f2:	50a3      	strne	r3, [r4, r2]
 80213f4:	e7af      	b.n	8021356 <_malloc_r+0x22>
 80213f6:	6862      	ldr	r2, [r4, #4]
 80213f8:	42a3      	cmp	r3, r4
 80213fa:	bf0c      	ite	eq
 80213fc:	f8c8 2000 	streq.w	r2, [r8]
 8021400:	605a      	strne	r2, [r3, #4]
 8021402:	e7eb      	b.n	80213dc <_malloc_r+0xa8>
 8021404:	4623      	mov	r3, r4
 8021406:	6864      	ldr	r4, [r4, #4]
 8021408:	e7ae      	b.n	8021368 <_malloc_r+0x34>
 802140a:	463c      	mov	r4, r7
 802140c:	687f      	ldr	r7, [r7, #4]
 802140e:	e7b6      	b.n	802137e <_malloc_r+0x4a>
 8021410:	461a      	mov	r2, r3
 8021412:	685b      	ldr	r3, [r3, #4]
 8021414:	42a3      	cmp	r3, r4
 8021416:	d1fb      	bne.n	8021410 <_malloc_r+0xdc>
 8021418:	2300      	movs	r3, #0
 802141a:	6053      	str	r3, [r2, #4]
 802141c:	e7de      	b.n	80213dc <_malloc_r+0xa8>
 802141e:	230c      	movs	r3, #12
 8021420:	6033      	str	r3, [r6, #0]
 8021422:	4630      	mov	r0, r6
 8021424:	f000 f81e 	bl	8021464 <__malloc_unlock>
 8021428:	e794      	b.n	8021354 <_malloc_r+0x20>
 802142a:	6005      	str	r5, [r0, #0]
 802142c:	e7d6      	b.n	80213dc <_malloc_r+0xa8>
 802142e:	bf00      	nop
 8021430:	200028e4 	.word	0x200028e4

08021434 <__ascii_mbtowc>:
 8021434:	b082      	sub	sp, #8
 8021436:	b901      	cbnz	r1, 802143a <__ascii_mbtowc+0x6>
 8021438:	a901      	add	r1, sp, #4
 802143a:	b142      	cbz	r2, 802144e <__ascii_mbtowc+0x1a>
 802143c:	b14b      	cbz	r3, 8021452 <__ascii_mbtowc+0x1e>
 802143e:	7813      	ldrb	r3, [r2, #0]
 8021440:	600b      	str	r3, [r1, #0]
 8021442:	7812      	ldrb	r2, [r2, #0]
 8021444:	1e10      	subs	r0, r2, #0
 8021446:	bf18      	it	ne
 8021448:	2001      	movne	r0, #1
 802144a:	b002      	add	sp, #8
 802144c:	4770      	bx	lr
 802144e:	4610      	mov	r0, r2
 8021450:	e7fb      	b.n	802144a <__ascii_mbtowc+0x16>
 8021452:	f06f 0001 	mvn.w	r0, #1
 8021456:	e7f8      	b.n	802144a <__ascii_mbtowc+0x16>

08021458 <__malloc_lock>:
 8021458:	4801      	ldr	r0, [pc, #4]	@ (8021460 <__malloc_lock+0x8>)
 802145a:	f7ff bbae 	b.w	8020bba <__retarget_lock_acquire_recursive>
 802145e:	bf00      	nop
 8021460:	200028dc 	.word	0x200028dc

08021464 <__malloc_unlock>:
 8021464:	4801      	ldr	r0, [pc, #4]	@ (802146c <__malloc_unlock+0x8>)
 8021466:	f7ff bba9 	b.w	8020bbc <__retarget_lock_release_recursive>
 802146a:	bf00      	nop
 802146c:	200028dc 	.word	0x200028dc

08021470 <_Balloc>:
 8021470:	b570      	push	{r4, r5, r6, lr}
 8021472:	69c6      	ldr	r6, [r0, #28]
 8021474:	4604      	mov	r4, r0
 8021476:	460d      	mov	r5, r1
 8021478:	b976      	cbnz	r6, 8021498 <_Balloc+0x28>
 802147a:	2010      	movs	r0, #16
 802147c:	f000 fd98 	bl	8021fb0 <malloc>
 8021480:	4602      	mov	r2, r0
 8021482:	61e0      	str	r0, [r4, #28]
 8021484:	b920      	cbnz	r0, 8021490 <_Balloc+0x20>
 8021486:	4b18      	ldr	r3, [pc, #96]	@ (80214e8 <_Balloc+0x78>)
 8021488:	4818      	ldr	r0, [pc, #96]	@ (80214ec <_Balloc+0x7c>)
 802148a:	216b      	movs	r1, #107	@ 0x6b
 802148c:	f000 fd5e 	bl	8021f4c <__assert_func>
 8021490:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8021494:	6006      	str	r6, [r0, #0]
 8021496:	60c6      	str	r6, [r0, #12]
 8021498:	69e6      	ldr	r6, [r4, #28]
 802149a:	68f3      	ldr	r3, [r6, #12]
 802149c:	b183      	cbz	r3, 80214c0 <_Balloc+0x50>
 802149e:	69e3      	ldr	r3, [r4, #28]
 80214a0:	68db      	ldr	r3, [r3, #12]
 80214a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80214a6:	b9b8      	cbnz	r0, 80214d8 <_Balloc+0x68>
 80214a8:	2101      	movs	r1, #1
 80214aa:	fa01 f605 	lsl.w	r6, r1, r5
 80214ae:	1d72      	adds	r2, r6, #5
 80214b0:	0092      	lsls	r2, r2, #2
 80214b2:	4620      	mov	r0, r4
 80214b4:	f000 fd68 	bl	8021f88 <_calloc_r>
 80214b8:	b160      	cbz	r0, 80214d4 <_Balloc+0x64>
 80214ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80214be:	e00e      	b.n	80214de <_Balloc+0x6e>
 80214c0:	2221      	movs	r2, #33	@ 0x21
 80214c2:	2104      	movs	r1, #4
 80214c4:	4620      	mov	r0, r4
 80214c6:	f000 fd5f 	bl	8021f88 <_calloc_r>
 80214ca:	69e3      	ldr	r3, [r4, #28]
 80214cc:	60f0      	str	r0, [r6, #12]
 80214ce:	68db      	ldr	r3, [r3, #12]
 80214d0:	2b00      	cmp	r3, #0
 80214d2:	d1e4      	bne.n	802149e <_Balloc+0x2e>
 80214d4:	2000      	movs	r0, #0
 80214d6:	bd70      	pop	{r4, r5, r6, pc}
 80214d8:	6802      	ldr	r2, [r0, #0]
 80214da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80214de:	2300      	movs	r3, #0
 80214e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80214e4:	e7f7      	b.n	80214d6 <_Balloc+0x66>
 80214e6:	bf00      	nop
 80214e8:	08023eaa 	.word	0x08023eaa
 80214ec:	08023ec1 	.word	0x08023ec1

080214f0 <_Bfree>:
 80214f0:	b570      	push	{r4, r5, r6, lr}
 80214f2:	69c6      	ldr	r6, [r0, #28]
 80214f4:	4605      	mov	r5, r0
 80214f6:	460c      	mov	r4, r1
 80214f8:	b976      	cbnz	r6, 8021518 <_Bfree+0x28>
 80214fa:	2010      	movs	r0, #16
 80214fc:	f000 fd58 	bl	8021fb0 <malloc>
 8021500:	4602      	mov	r2, r0
 8021502:	61e8      	str	r0, [r5, #28]
 8021504:	b920      	cbnz	r0, 8021510 <_Bfree+0x20>
 8021506:	4b09      	ldr	r3, [pc, #36]	@ (802152c <_Bfree+0x3c>)
 8021508:	4809      	ldr	r0, [pc, #36]	@ (8021530 <_Bfree+0x40>)
 802150a:	218f      	movs	r1, #143	@ 0x8f
 802150c:	f000 fd1e 	bl	8021f4c <__assert_func>
 8021510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8021514:	6006      	str	r6, [r0, #0]
 8021516:	60c6      	str	r6, [r0, #12]
 8021518:	b13c      	cbz	r4, 802152a <_Bfree+0x3a>
 802151a:	69eb      	ldr	r3, [r5, #28]
 802151c:	6862      	ldr	r2, [r4, #4]
 802151e:	68db      	ldr	r3, [r3, #12]
 8021520:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8021524:	6021      	str	r1, [r4, #0]
 8021526:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802152a:	bd70      	pop	{r4, r5, r6, pc}
 802152c:	08023eaa 	.word	0x08023eaa
 8021530:	08023ec1 	.word	0x08023ec1

08021534 <__multadd>:
 8021534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021538:	690d      	ldr	r5, [r1, #16]
 802153a:	4607      	mov	r7, r0
 802153c:	460c      	mov	r4, r1
 802153e:	461e      	mov	r6, r3
 8021540:	f101 0c14 	add.w	ip, r1, #20
 8021544:	2000      	movs	r0, #0
 8021546:	f8dc 3000 	ldr.w	r3, [ip]
 802154a:	b299      	uxth	r1, r3
 802154c:	fb02 6101 	mla	r1, r2, r1, r6
 8021550:	0c1e      	lsrs	r6, r3, #16
 8021552:	0c0b      	lsrs	r3, r1, #16
 8021554:	fb02 3306 	mla	r3, r2, r6, r3
 8021558:	b289      	uxth	r1, r1
 802155a:	3001      	adds	r0, #1
 802155c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8021560:	4285      	cmp	r5, r0
 8021562:	f84c 1b04 	str.w	r1, [ip], #4
 8021566:	ea4f 4613 	mov.w	r6, r3, lsr #16
 802156a:	dcec      	bgt.n	8021546 <__multadd+0x12>
 802156c:	b30e      	cbz	r6, 80215b2 <__multadd+0x7e>
 802156e:	68a3      	ldr	r3, [r4, #8]
 8021570:	42ab      	cmp	r3, r5
 8021572:	dc19      	bgt.n	80215a8 <__multadd+0x74>
 8021574:	6861      	ldr	r1, [r4, #4]
 8021576:	4638      	mov	r0, r7
 8021578:	3101      	adds	r1, #1
 802157a:	f7ff ff79 	bl	8021470 <_Balloc>
 802157e:	4680      	mov	r8, r0
 8021580:	b928      	cbnz	r0, 802158e <__multadd+0x5a>
 8021582:	4602      	mov	r2, r0
 8021584:	4b0c      	ldr	r3, [pc, #48]	@ (80215b8 <__multadd+0x84>)
 8021586:	480d      	ldr	r0, [pc, #52]	@ (80215bc <__multadd+0x88>)
 8021588:	21ba      	movs	r1, #186	@ 0xba
 802158a:	f000 fcdf 	bl	8021f4c <__assert_func>
 802158e:	6922      	ldr	r2, [r4, #16]
 8021590:	3202      	adds	r2, #2
 8021592:	f104 010c 	add.w	r1, r4, #12
 8021596:	0092      	lsls	r2, r2, #2
 8021598:	300c      	adds	r0, #12
 802159a:	f7ff fb10 	bl	8020bbe <memcpy>
 802159e:	4621      	mov	r1, r4
 80215a0:	4638      	mov	r0, r7
 80215a2:	f7ff ffa5 	bl	80214f0 <_Bfree>
 80215a6:	4644      	mov	r4, r8
 80215a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80215ac:	3501      	adds	r5, #1
 80215ae:	615e      	str	r6, [r3, #20]
 80215b0:	6125      	str	r5, [r4, #16]
 80215b2:	4620      	mov	r0, r4
 80215b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80215b8:	08023e39 	.word	0x08023e39
 80215bc:	08023ec1 	.word	0x08023ec1

080215c0 <__s2b>:
 80215c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80215c4:	460c      	mov	r4, r1
 80215c6:	4615      	mov	r5, r2
 80215c8:	461f      	mov	r7, r3
 80215ca:	2209      	movs	r2, #9
 80215cc:	3308      	adds	r3, #8
 80215ce:	4606      	mov	r6, r0
 80215d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80215d4:	2100      	movs	r1, #0
 80215d6:	2201      	movs	r2, #1
 80215d8:	429a      	cmp	r2, r3
 80215da:	db09      	blt.n	80215f0 <__s2b+0x30>
 80215dc:	4630      	mov	r0, r6
 80215de:	f7ff ff47 	bl	8021470 <_Balloc>
 80215e2:	b940      	cbnz	r0, 80215f6 <__s2b+0x36>
 80215e4:	4602      	mov	r2, r0
 80215e6:	4b19      	ldr	r3, [pc, #100]	@ (802164c <__s2b+0x8c>)
 80215e8:	4819      	ldr	r0, [pc, #100]	@ (8021650 <__s2b+0x90>)
 80215ea:	21d3      	movs	r1, #211	@ 0xd3
 80215ec:	f000 fcae 	bl	8021f4c <__assert_func>
 80215f0:	0052      	lsls	r2, r2, #1
 80215f2:	3101      	adds	r1, #1
 80215f4:	e7f0      	b.n	80215d8 <__s2b+0x18>
 80215f6:	9b08      	ldr	r3, [sp, #32]
 80215f8:	6143      	str	r3, [r0, #20]
 80215fa:	2d09      	cmp	r5, #9
 80215fc:	f04f 0301 	mov.w	r3, #1
 8021600:	6103      	str	r3, [r0, #16]
 8021602:	dd16      	ble.n	8021632 <__s2b+0x72>
 8021604:	f104 0909 	add.w	r9, r4, #9
 8021608:	46c8      	mov	r8, r9
 802160a:	442c      	add	r4, r5
 802160c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8021610:	4601      	mov	r1, r0
 8021612:	3b30      	subs	r3, #48	@ 0x30
 8021614:	220a      	movs	r2, #10
 8021616:	4630      	mov	r0, r6
 8021618:	f7ff ff8c 	bl	8021534 <__multadd>
 802161c:	45a0      	cmp	r8, r4
 802161e:	d1f5      	bne.n	802160c <__s2b+0x4c>
 8021620:	f1a5 0408 	sub.w	r4, r5, #8
 8021624:	444c      	add	r4, r9
 8021626:	1b2d      	subs	r5, r5, r4
 8021628:	1963      	adds	r3, r4, r5
 802162a:	42bb      	cmp	r3, r7
 802162c:	db04      	blt.n	8021638 <__s2b+0x78>
 802162e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021632:	340a      	adds	r4, #10
 8021634:	2509      	movs	r5, #9
 8021636:	e7f6      	b.n	8021626 <__s2b+0x66>
 8021638:	f814 3b01 	ldrb.w	r3, [r4], #1
 802163c:	4601      	mov	r1, r0
 802163e:	3b30      	subs	r3, #48	@ 0x30
 8021640:	220a      	movs	r2, #10
 8021642:	4630      	mov	r0, r6
 8021644:	f7ff ff76 	bl	8021534 <__multadd>
 8021648:	e7ee      	b.n	8021628 <__s2b+0x68>
 802164a:	bf00      	nop
 802164c:	08023e39 	.word	0x08023e39
 8021650:	08023ec1 	.word	0x08023ec1

08021654 <__hi0bits>:
 8021654:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8021658:	4603      	mov	r3, r0
 802165a:	bf36      	itet	cc
 802165c:	0403      	lslcc	r3, r0, #16
 802165e:	2000      	movcs	r0, #0
 8021660:	2010      	movcc	r0, #16
 8021662:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8021666:	bf3c      	itt	cc
 8021668:	021b      	lslcc	r3, r3, #8
 802166a:	3008      	addcc	r0, #8
 802166c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8021670:	bf3c      	itt	cc
 8021672:	011b      	lslcc	r3, r3, #4
 8021674:	3004      	addcc	r0, #4
 8021676:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802167a:	bf3c      	itt	cc
 802167c:	009b      	lslcc	r3, r3, #2
 802167e:	3002      	addcc	r0, #2
 8021680:	2b00      	cmp	r3, #0
 8021682:	db05      	blt.n	8021690 <__hi0bits+0x3c>
 8021684:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8021688:	f100 0001 	add.w	r0, r0, #1
 802168c:	bf08      	it	eq
 802168e:	2020      	moveq	r0, #32
 8021690:	4770      	bx	lr

08021692 <__lo0bits>:
 8021692:	6803      	ldr	r3, [r0, #0]
 8021694:	4602      	mov	r2, r0
 8021696:	f013 0007 	ands.w	r0, r3, #7
 802169a:	d00b      	beq.n	80216b4 <__lo0bits+0x22>
 802169c:	07d9      	lsls	r1, r3, #31
 802169e:	d421      	bmi.n	80216e4 <__lo0bits+0x52>
 80216a0:	0798      	lsls	r0, r3, #30
 80216a2:	bf49      	itett	mi
 80216a4:	085b      	lsrmi	r3, r3, #1
 80216a6:	089b      	lsrpl	r3, r3, #2
 80216a8:	2001      	movmi	r0, #1
 80216aa:	6013      	strmi	r3, [r2, #0]
 80216ac:	bf5c      	itt	pl
 80216ae:	6013      	strpl	r3, [r2, #0]
 80216b0:	2002      	movpl	r0, #2
 80216b2:	4770      	bx	lr
 80216b4:	b299      	uxth	r1, r3
 80216b6:	b909      	cbnz	r1, 80216bc <__lo0bits+0x2a>
 80216b8:	0c1b      	lsrs	r3, r3, #16
 80216ba:	2010      	movs	r0, #16
 80216bc:	b2d9      	uxtb	r1, r3
 80216be:	b909      	cbnz	r1, 80216c4 <__lo0bits+0x32>
 80216c0:	3008      	adds	r0, #8
 80216c2:	0a1b      	lsrs	r3, r3, #8
 80216c4:	0719      	lsls	r1, r3, #28
 80216c6:	bf04      	itt	eq
 80216c8:	091b      	lsreq	r3, r3, #4
 80216ca:	3004      	addeq	r0, #4
 80216cc:	0799      	lsls	r1, r3, #30
 80216ce:	bf04      	itt	eq
 80216d0:	089b      	lsreq	r3, r3, #2
 80216d2:	3002      	addeq	r0, #2
 80216d4:	07d9      	lsls	r1, r3, #31
 80216d6:	d403      	bmi.n	80216e0 <__lo0bits+0x4e>
 80216d8:	085b      	lsrs	r3, r3, #1
 80216da:	f100 0001 	add.w	r0, r0, #1
 80216de:	d003      	beq.n	80216e8 <__lo0bits+0x56>
 80216e0:	6013      	str	r3, [r2, #0]
 80216e2:	4770      	bx	lr
 80216e4:	2000      	movs	r0, #0
 80216e6:	4770      	bx	lr
 80216e8:	2020      	movs	r0, #32
 80216ea:	4770      	bx	lr

080216ec <__i2b>:
 80216ec:	b510      	push	{r4, lr}
 80216ee:	460c      	mov	r4, r1
 80216f0:	2101      	movs	r1, #1
 80216f2:	f7ff febd 	bl	8021470 <_Balloc>
 80216f6:	4602      	mov	r2, r0
 80216f8:	b928      	cbnz	r0, 8021706 <__i2b+0x1a>
 80216fa:	4b05      	ldr	r3, [pc, #20]	@ (8021710 <__i2b+0x24>)
 80216fc:	4805      	ldr	r0, [pc, #20]	@ (8021714 <__i2b+0x28>)
 80216fe:	f240 1145 	movw	r1, #325	@ 0x145
 8021702:	f000 fc23 	bl	8021f4c <__assert_func>
 8021706:	2301      	movs	r3, #1
 8021708:	6144      	str	r4, [r0, #20]
 802170a:	6103      	str	r3, [r0, #16]
 802170c:	bd10      	pop	{r4, pc}
 802170e:	bf00      	nop
 8021710:	08023e39 	.word	0x08023e39
 8021714:	08023ec1 	.word	0x08023ec1

08021718 <__multiply>:
 8021718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802171c:	4614      	mov	r4, r2
 802171e:	690a      	ldr	r2, [r1, #16]
 8021720:	6923      	ldr	r3, [r4, #16]
 8021722:	429a      	cmp	r2, r3
 8021724:	bfa8      	it	ge
 8021726:	4623      	movge	r3, r4
 8021728:	460f      	mov	r7, r1
 802172a:	bfa4      	itt	ge
 802172c:	460c      	movge	r4, r1
 802172e:	461f      	movge	r7, r3
 8021730:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8021734:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8021738:	68a3      	ldr	r3, [r4, #8]
 802173a:	6861      	ldr	r1, [r4, #4]
 802173c:	eb0a 0609 	add.w	r6, sl, r9
 8021740:	42b3      	cmp	r3, r6
 8021742:	b085      	sub	sp, #20
 8021744:	bfb8      	it	lt
 8021746:	3101      	addlt	r1, #1
 8021748:	f7ff fe92 	bl	8021470 <_Balloc>
 802174c:	b930      	cbnz	r0, 802175c <__multiply+0x44>
 802174e:	4602      	mov	r2, r0
 8021750:	4b44      	ldr	r3, [pc, #272]	@ (8021864 <__multiply+0x14c>)
 8021752:	4845      	ldr	r0, [pc, #276]	@ (8021868 <__multiply+0x150>)
 8021754:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8021758:	f000 fbf8 	bl	8021f4c <__assert_func>
 802175c:	f100 0514 	add.w	r5, r0, #20
 8021760:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8021764:	462b      	mov	r3, r5
 8021766:	2200      	movs	r2, #0
 8021768:	4543      	cmp	r3, r8
 802176a:	d321      	bcc.n	80217b0 <__multiply+0x98>
 802176c:	f107 0114 	add.w	r1, r7, #20
 8021770:	f104 0214 	add.w	r2, r4, #20
 8021774:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8021778:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 802177c:	9302      	str	r3, [sp, #8]
 802177e:	1b13      	subs	r3, r2, r4
 8021780:	3b15      	subs	r3, #21
 8021782:	f023 0303 	bic.w	r3, r3, #3
 8021786:	3304      	adds	r3, #4
 8021788:	f104 0715 	add.w	r7, r4, #21
 802178c:	42ba      	cmp	r2, r7
 802178e:	bf38      	it	cc
 8021790:	2304      	movcc	r3, #4
 8021792:	9301      	str	r3, [sp, #4]
 8021794:	9b02      	ldr	r3, [sp, #8]
 8021796:	9103      	str	r1, [sp, #12]
 8021798:	428b      	cmp	r3, r1
 802179a:	d80c      	bhi.n	80217b6 <__multiply+0x9e>
 802179c:	2e00      	cmp	r6, #0
 802179e:	dd03      	ble.n	80217a8 <__multiply+0x90>
 80217a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80217a4:	2b00      	cmp	r3, #0
 80217a6:	d05a      	beq.n	802185e <__multiply+0x146>
 80217a8:	6106      	str	r6, [r0, #16]
 80217aa:	b005      	add	sp, #20
 80217ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80217b0:	f843 2b04 	str.w	r2, [r3], #4
 80217b4:	e7d8      	b.n	8021768 <__multiply+0x50>
 80217b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80217ba:	f1ba 0f00 	cmp.w	sl, #0
 80217be:	d023      	beq.n	8021808 <__multiply+0xf0>
 80217c0:	f104 0e14 	add.w	lr, r4, #20
 80217c4:	46a9      	mov	r9, r5
 80217c6:	f04f 0c00 	mov.w	ip, #0
 80217ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80217ce:	f8d9 3000 	ldr.w	r3, [r9]
 80217d2:	fa1f fb87 	uxth.w	fp, r7
 80217d6:	b29b      	uxth	r3, r3
 80217d8:	fb0a 330b 	mla	r3, sl, fp, r3
 80217dc:	4463      	add	r3, ip
 80217de:	f8d9 c000 	ldr.w	ip, [r9]
 80217e2:	0c3f      	lsrs	r7, r7, #16
 80217e4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80217e8:	fb0a c707 	mla	r7, sl, r7, ip
 80217ec:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80217f0:	b29b      	uxth	r3, r3
 80217f2:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80217f6:	4572      	cmp	r2, lr
 80217f8:	f849 3b04 	str.w	r3, [r9], #4
 80217fc:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8021800:	d8e3      	bhi.n	80217ca <__multiply+0xb2>
 8021802:	9b01      	ldr	r3, [sp, #4]
 8021804:	f845 c003 	str.w	ip, [r5, r3]
 8021808:	9b03      	ldr	r3, [sp, #12]
 802180a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 802180e:	3104      	adds	r1, #4
 8021810:	f1b9 0f00 	cmp.w	r9, #0
 8021814:	d021      	beq.n	802185a <__multiply+0x142>
 8021816:	682b      	ldr	r3, [r5, #0]
 8021818:	f104 0c14 	add.w	ip, r4, #20
 802181c:	46ae      	mov	lr, r5
 802181e:	f04f 0a00 	mov.w	sl, #0
 8021822:	f8bc b000 	ldrh.w	fp, [ip]
 8021826:	f8be 7002 	ldrh.w	r7, [lr, #2]
 802182a:	fb09 770b 	mla	r7, r9, fp, r7
 802182e:	4457      	add	r7, sl
 8021830:	b29b      	uxth	r3, r3
 8021832:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8021836:	f84e 3b04 	str.w	r3, [lr], #4
 802183a:	f85c 3b04 	ldr.w	r3, [ip], #4
 802183e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8021842:	f8be 3000 	ldrh.w	r3, [lr]
 8021846:	fb09 330a 	mla	r3, r9, sl, r3
 802184a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 802184e:	4562      	cmp	r2, ip
 8021850:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8021854:	d8e5      	bhi.n	8021822 <__multiply+0x10a>
 8021856:	9f01      	ldr	r7, [sp, #4]
 8021858:	51eb      	str	r3, [r5, r7]
 802185a:	3504      	adds	r5, #4
 802185c:	e79a      	b.n	8021794 <__multiply+0x7c>
 802185e:	3e01      	subs	r6, #1
 8021860:	e79c      	b.n	802179c <__multiply+0x84>
 8021862:	bf00      	nop
 8021864:	08023e39 	.word	0x08023e39
 8021868:	08023ec1 	.word	0x08023ec1

0802186c <__pow5mult>:
 802186c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021870:	4615      	mov	r5, r2
 8021872:	f012 0203 	ands.w	r2, r2, #3
 8021876:	4607      	mov	r7, r0
 8021878:	460e      	mov	r6, r1
 802187a:	d007      	beq.n	802188c <__pow5mult+0x20>
 802187c:	4c25      	ldr	r4, [pc, #148]	@ (8021914 <__pow5mult+0xa8>)
 802187e:	3a01      	subs	r2, #1
 8021880:	2300      	movs	r3, #0
 8021882:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8021886:	f7ff fe55 	bl	8021534 <__multadd>
 802188a:	4606      	mov	r6, r0
 802188c:	10ad      	asrs	r5, r5, #2
 802188e:	d03d      	beq.n	802190c <__pow5mult+0xa0>
 8021890:	69fc      	ldr	r4, [r7, #28]
 8021892:	b97c      	cbnz	r4, 80218b4 <__pow5mult+0x48>
 8021894:	2010      	movs	r0, #16
 8021896:	f000 fb8b 	bl	8021fb0 <malloc>
 802189a:	4602      	mov	r2, r0
 802189c:	61f8      	str	r0, [r7, #28]
 802189e:	b928      	cbnz	r0, 80218ac <__pow5mult+0x40>
 80218a0:	4b1d      	ldr	r3, [pc, #116]	@ (8021918 <__pow5mult+0xac>)
 80218a2:	481e      	ldr	r0, [pc, #120]	@ (802191c <__pow5mult+0xb0>)
 80218a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80218a8:	f000 fb50 	bl	8021f4c <__assert_func>
 80218ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80218b0:	6004      	str	r4, [r0, #0]
 80218b2:	60c4      	str	r4, [r0, #12]
 80218b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80218b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80218bc:	b94c      	cbnz	r4, 80218d2 <__pow5mult+0x66>
 80218be:	f240 2171 	movw	r1, #625	@ 0x271
 80218c2:	4638      	mov	r0, r7
 80218c4:	f7ff ff12 	bl	80216ec <__i2b>
 80218c8:	2300      	movs	r3, #0
 80218ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80218ce:	4604      	mov	r4, r0
 80218d0:	6003      	str	r3, [r0, #0]
 80218d2:	f04f 0900 	mov.w	r9, #0
 80218d6:	07eb      	lsls	r3, r5, #31
 80218d8:	d50a      	bpl.n	80218f0 <__pow5mult+0x84>
 80218da:	4631      	mov	r1, r6
 80218dc:	4622      	mov	r2, r4
 80218de:	4638      	mov	r0, r7
 80218e0:	f7ff ff1a 	bl	8021718 <__multiply>
 80218e4:	4631      	mov	r1, r6
 80218e6:	4680      	mov	r8, r0
 80218e8:	4638      	mov	r0, r7
 80218ea:	f7ff fe01 	bl	80214f0 <_Bfree>
 80218ee:	4646      	mov	r6, r8
 80218f0:	106d      	asrs	r5, r5, #1
 80218f2:	d00b      	beq.n	802190c <__pow5mult+0xa0>
 80218f4:	6820      	ldr	r0, [r4, #0]
 80218f6:	b938      	cbnz	r0, 8021908 <__pow5mult+0x9c>
 80218f8:	4622      	mov	r2, r4
 80218fa:	4621      	mov	r1, r4
 80218fc:	4638      	mov	r0, r7
 80218fe:	f7ff ff0b 	bl	8021718 <__multiply>
 8021902:	6020      	str	r0, [r4, #0]
 8021904:	f8c0 9000 	str.w	r9, [r0]
 8021908:	4604      	mov	r4, r0
 802190a:	e7e4      	b.n	80218d6 <__pow5mult+0x6a>
 802190c:	4630      	mov	r0, r6
 802190e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021912:	bf00      	nop
 8021914:	08023f1c 	.word	0x08023f1c
 8021918:	08023eaa 	.word	0x08023eaa
 802191c:	08023ec1 	.word	0x08023ec1

08021920 <__lshift>:
 8021920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021924:	460c      	mov	r4, r1
 8021926:	6849      	ldr	r1, [r1, #4]
 8021928:	6923      	ldr	r3, [r4, #16]
 802192a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 802192e:	68a3      	ldr	r3, [r4, #8]
 8021930:	4607      	mov	r7, r0
 8021932:	4691      	mov	r9, r2
 8021934:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8021938:	f108 0601 	add.w	r6, r8, #1
 802193c:	42b3      	cmp	r3, r6
 802193e:	db0b      	blt.n	8021958 <__lshift+0x38>
 8021940:	4638      	mov	r0, r7
 8021942:	f7ff fd95 	bl	8021470 <_Balloc>
 8021946:	4605      	mov	r5, r0
 8021948:	b948      	cbnz	r0, 802195e <__lshift+0x3e>
 802194a:	4602      	mov	r2, r0
 802194c:	4b28      	ldr	r3, [pc, #160]	@ (80219f0 <__lshift+0xd0>)
 802194e:	4829      	ldr	r0, [pc, #164]	@ (80219f4 <__lshift+0xd4>)
 8021950:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8021954:	f000 fafa 	bl	8021f4c <__assert_func>
 8021958:	3101      	adds	r1, #1
 802195a:	005b      	lsls	r3, r3, #1
 802195c:	e7ee      	b.n	802193c <__lshift+0x1c>
 802195e:	2300      	movs	r3, #0
 8021960:	f100 0114 	add.w	r1, r0, #20
 8021964:	f100 0210 	add.w	r2, r0, #16
 8021968:	4618      	mov	r0, r3
 802196a:	4553      	cmp	r3, sl
 802196c:	db33      	blt.n	80219d6 <__lshift+0xb6>
 802196e:	6920      	ldr	r0, [r4, #16]
 8021970:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8021974:	f104 0314 	add.w	r3, r4, #20
 8021978:	f019 091f 	ands.w	r9, r9, #31
 802197c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8021980:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8021984:	d02b      	beq.n	80219de <__lshift+0xbe>
 8021986:	f1c9 0e20 	rsb	lr, r9, #32
 802198a:	468a      	mov	sl, r1
 802198c:	2200      	movs	r2, #0
 802198e:	6818      	ldr	r0, [r3, #0]
 8021990:	fa00 f009 	lsl.w	r0, r0, r9
 8021994:	4310      	orrs	r0, r2
 8021996:	f84a 0b04 	str.w	r0, [sl], #4
 802199a:	f853 2b04 	ldr.w	r2, [r3], #4
 802199e:	459c      	cmp	ip, r3
 80219a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80219a4:	d8f3      	bhi.n	802198e <__lshift+0x6e>
 80219a6:	ebac 0304 	sub.w	r3, ip, r4
 80219aa:	3b15      	subs	r3, #21
 80219ac:	f023 0303 	bic.w	r3, r3, #3
 80219b0:	3304      	adds	r3, #4
 80219b2:	f104 0015 	add.w	r0, r4, #21
 80219b6:	4584      	cmp	ip, r0
 80219b8:	bf38      	it	cc
 80219ba:	2304      	movcc	r3, #4
 80219bc:	50ca      	str	r2, [r1, r3]
 80219be:	b10a      	cbz	r2, 80219c4 <__lshift+0xa4>
 80219c0:	f108 0602 	add.w	r6, r8, #2
 80219c4:	3e01      	subs	r6, #1
 80219c6:	4638      	mov	r0, r7
 80219c8:	612e      	str	r6, [r5, #16]
 80219ca:	4621      	mov	r1, r4
 80219cc:	f7ff fd90 	bl	80214f0 <_Bfree>
 80219d0:	4628      	mov	r0, r5
 80219d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80219d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80219da:	3301      	adds	r3, #1
 80219dc:	e7c5      	b.n	802196a <__lshift+0x4a>
 80219de:	3904      	subs	r1, #4
 80219e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80219e4:	f841 2f04 	str.w	r2, [r1, #4]!
 80219e8:	459c      	cmp	ip, r3
 80219ea:	d8f9      	bhi.n	80219e0 <__lshift+0xc0>
 80219ec:	e7ea      	b.n	80219c4 <__lshift+0xa4>
 80219ee:	bf00      	nop
 80219f0:	08023e39 	.word	0x08023e39
 80219f4:	08023ec1 	.word	0x08023ec1

080219f8 <__mcmp>:
 80219f8:	690a      	ldr	r2, [r1, #16]
 80219fa:	4603      	mov	r3, r0
 80219fc:	6900      	ldr	r0, [r0, #16]
 80219fe:	1a80      	subs	r0, r0, r2
 8021a00:	b530      	push	{r4, r5, lr}
 8021a02:	d10e      	bne.n	8021a22 <__mcmp+0x2a>
 8021a04:	3314      	adds	r3, #20
 8021a06:	3114      	adds	r1, #20
 8021a08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8021a0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8021a10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8021a14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8021a18:	4295      	cmp	r5, r2
 8021a1a:	d003      	beq.n	8021a24 <__mcmp+0x2c>
 8021a1c:	d205      	bcs.n	8021a2a <__mcmp+0x32>
 8021a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8021a22:	bd30      	pop	{r4, r5, pc}
 8021a24:	42a3      	cmp	r3, r4
 8021a26:	d3f3      	bcc.n	8021a10 <__mcmp+0x18>
 8021a28:	e7fb      	b.n	8021a22 <__mcmp+0x2a>
 8021a2a:	2001      	movs	r0, #1
 8021a2c:	e7f9      	b.n	8021a22 <__mcmp+0x2a>
	...

08021a30 <__mdiff>:
 8021a30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021a34:	4689      	mov	r9, r1
 8021a36:	4606      	mov	r6, r0
 8021a38:	4611      	mov	r1, r2
 8021a3a:	4648      	mov	r0, r9
 8021a3c:	4614      	mov	r4, r2
 8021a3e:	f7ff ffdb 	bl	80219f8 <__mcmp>
 8021a42:	1e05      	subs	r5, r0, #0
 8021a44:	d112      	bne.n	8021a6c <__mdiff+0x3c>
 8021a46:	4629      	mov	r1, r5
 8021a48:	4630      	mov	r0, r6
 8021a4a:	f7ff fd11 	bl	8021470 <_Balloc>
 8021a4e:	4602      	mov	r2, r0
 8021a50:	b928      	cbnz	r0, 8021a5e <__mdiff+0x2e>
 8021a52:	4b3e      	ldr	r3, [pc, #248]	@ (8021b4c <__mdiff+0x11c>)
 8021a54:	f240 2137 	movw	r1, #567	@ 0x237
 8021a58:	483d      	ldr	r0, [pc, #244]	@ (8021b50 <__mdiff+0x120>)
 8021a5a:	f000 fa77 	bl	8021f4c <__assert_func>
 8021a5e:	2301      	movs	r3, #1
 8021a60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8021a64:	4610      	mov	r0, r2
 8021a66:	b003      	add	sp, #12
 8021a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021a6c:	bfbc      	itt	lt
 8021a6e:	464b      	movlt	r3, r9
 8021a70:	46a1      	movlt	r9, r4
 8021a72:	4630      	mov	r0, r6
 8021a74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8021a78:	bfba      	itte	lt
 8021a7a:	461c      	movlt	r4, r3
 8021a7c:	2501      	movlt	r5, #1
 8021a7e:	2500      	movge	r5, #0
 8021a80:	f7ff fcf6 	bl	8021470 <_Balloc>
 8021a84:	4602      	mov	r2, r0
 8021a86:	b918      	cbnz	r0, 8021a90 <__mdiff+0x60>
 8021a88:	4b30      	ldr	r3, [pc, #192]	@ (8021b4c <__mdiff+0x11c>)
 8021a8a:	f240 2145 	movw	r1, #581	@ 0x245
 8021a8e:	e7e3      	b.n	8021a58 <__mdiff+0x28>
 8021a90:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8021a94:	6926      	ldr	r6, [r4, #16]
 8021a96:	60c5      	str	r5, [r0, #12]
 8021a98:	f109 0310 	add.w	r3, r9, #16
 8021a9c:	f109 0514 	add.w	r5, r9, #20
 8021aa0:	f104 0e14 	add.w	lr, r4, #20
 8021aa4:	f100 0b14 	add.w	fp, r0, #20
 8021aa8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8021aac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8021ab0:	9301      	str	r3, [sp, #4]
 8021ab2:	46d9      	mov	r9, fp
 8021ab4:	f04f 0c00 	mov.w	ip, #0
 8021ab8:	9b01      	ldr	r3, [sp, #4]
 8021aba:	f85e 0b04 	ldr.w	r0, [lr], #4
 8021abe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8021ac2:	9301      	str	r3, [sp, #4]
 8021ac4:	b281      	uxth	r1, r0
 8021ac6:	fa1f f38a 	uxth.w	r3, sl
 8021aca:	1a5b      	subs	r3, r3, r1
 8021acc:	0c00      	lsrs	r0, r0, #16
 8021ace:	4463      	add	r3, ip
 8021ad0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8021ad4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8021ad8:	b29b      	uxth	r3, r3
 8021ada:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8021ade:	4576      	cmp	r6, lr
 8021ae0:	f849 3b04 	str.w	r3, [r9], #4
 8021ae4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8021ae8:	d8e6      	bhi.n	8021ab8 <__mdiff+0x88>
 8021aea:	1b33      	subs	r3, r6, r4
 8021aec:	3b15      	subs	r3, #21
 8021aee:	f023 0303 	bic.w	r3, r3, #3
 8021af2:	3415      	adds	r4, #21
 8021af4:	3304      	adds	r3, #4
 8021af6:	42a6      	cmp	r6, r4
 8021af8:	bf38      	it	cc
 8021afa:	2304      	movcc	r3, #4
 8021afc:	441d      	add	r5, r3
 8021afe:	445b      	add	r3, fp
 8021b00:	461e      	mov	r6, r3
 8021b02:	462c      	mov	r4, r5
 8021b04:	4544      	cmp	r4, r8
 8021b06:	d30e      	bcc.n	8021b26 <__mdiff+0xf6>
 8021b08:	f108 0103 	add.w	r1, r8, #3
 8021b0c:	1b49      	subs	r1, r1, r5
 8021b0e:	f021 0103 	bic.w	r1, r1, #3
 8021b12:	3d03      	subs	r5, #3
 8021b14:	45a8      	cmp	r8, r5
 8021b16:	bf38      	it	cc
 8021b18:	2100      	movcc	r1, #0
 8021b1a:	440b      	add	r3, r1
 8021b1c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8021b20:	b191      	cbz	r1, 8021b48 <__mdiff+0x118>
 8021b22:	6117      	str	r7, [r2, #16]
 8021b24:	e79e      	b.n	8021a64 <__mdiff+0x34>
 8021b26:	f854 1b04 	ldr.w	r1, [r4], #4
 8021b2a:	46e6      	mov	lr, ip
 8021b2c:	0c08      	lsrs	r0, r1, #16
 8021b2e:	fa1c fc81 	uxtah	ip, ip, r1
 8021b32:	4471      	add	r1, lr
 8021b34:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8021b38:	b289      	uxth	r1, r1
 8021b3a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8021b3e:	f846 1b04 	str.w	r1, [r6], #4
 8021b42:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8021b46:	e7dd      	b.n	8021b04 <__mdiff+0xd4>
 8021b48:	3f01      	subs	r7, #1
 8021b4a:	e7e7      	b.n	8021b1c <__mdiff+0xec>
 8021b4c:	08023e39 	.word	0x08023e39
 8021b50:	08023ec1 	.word	0x08023ec1

08021b54 <__ulp>:
 8021b54:	4b0e      	ldr	r3, [pc, #56]	@ (8021b90 <__ulp+0x3c>)
 8021b56:	400b      	ands	r3, r1
 8021b58:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8021b5c:	2b00      	cmp	r3, #0
 8021b5e:	dc08      	bgt.n	8021b72 <__ulp+0x1e>
 8021b60:	425b      	negs	r3, r3
 8021b62:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8021b66:	ea4f 5223 	mov.w	r2, r3, asr #20
 8021b6a:	da04      	bge.n	8021b76 <__ulp+0x22>
 8021b6c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8021b70:	4113      	asrs	r3, r2
 8021b72:	2200      	movs	r2, #0
 8021b74:	e008      	b.n	8021b88 <__ulp+0x34>
 8021b76:	f1a2 0314 	sub.w	r3, r2, #20
 8021b7a:	2b1e      	cmp	r3, #30
 8021b7c:	bfda      	itte	le
 8021b7e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8021b82:	40da      	lsrle	r2, r3
 8021b84:	2201      	movgt	r2, #1
 8021b86:	2300      	movs	r3, #0
 8021b88:	4619      	mov	r1, r3
 8021b8a:	4610      	mov	r0, r2
 8021b8c:	4770      	bx	lr
 8021b8e:	bf00      	nop
 8021b90:	7ff00000 	.word	0x7ff00000

08021b94 <__b2d>:
 8021b94:	6902      	ldr	r2, [r0, #16]
 8021b96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021b98:	f100 0614 	add.w	r6, r0, #20
 8021b9c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8021ba0:	4f20      	ldr	r7, [pc, #128]	@ (8021c24 <__b2d+0x90>)
 8021ba2:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8021ba6:	4620      	mov	r0, r4
 8021ba8:	f7ff fd54 	bl	8021654 <__hi0bits>
 8021bac:	4603      	mov	r3, r0
 8021bae:	2b0a      	cmp	r3, #10
 8021bb0:	f1c0 0020 	rsb	r0, r0, #32
 8021bb4:	f1a2 0504 	sub.w	r5, r2, #4
 8021bb8:	6008      	str	r0, [r1, #0]
 8021bba:	dc13      	bgt.n	8021be4 <__b2d+0x50>
 8021bbc:	42ae      	cmp	r6, r5
 8021bbe:	bf38      	it	cc
 8021bc0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8021bc4:	f1c3 0c0b 	rsb	ip, r3, #11
 8021bc8:	bf28      	it	cs
 8021bca:	2200      	movcs	r2, #0
 8021bcc:	3315      	adds	r3, #21
 8021bce:	fa24 fe0c 	lsr.w	lr, r4, ip
 8021bd2:	fa04 f303 	lsl.w	r3, r4, r3
 8021bd6:	fa22 f20c 	lsr.w	r2, r2, ip
 8021bda:	ea4e 0107 	orr.w	r1, lr, r7
 8021bde:	431a      	orrs	r2, r3
 8021be0:	4610      	mov	r0, r2
 8021be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021be4:	42ae      	cmp	r6, r5
 8021be6:	bf36      	itet	cc
 8021be8:	f1a2 0508 	subcc.w	r5, r2, #8
 8021bec:	2200      	movcs	r2, #0
 8021bee:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8021bf2:	3b0b      	subs	r3, #11
 8021bf4:	d012      	beq.n	8021c1c <__b2d+0x88>
 8021bf6:	f1c3 0720 	rsb	r7, r3, #32
 8021bfa:	fa22 f107 	lsr.w	r1, r2, r7
 8021bfe:	409c      	lsls	r4, r3
 8021c00:	430c      	orrs	r4, r1
 8021c02:	42b5      	cmp	r5, r6
 8021c04:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8021c08:	bf8c      	ite	hi
 8021c0a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8021c0e:	2400      	movls	r4, #0
 8021c10:	409a      	lsls	r2, r3
 8021c12:	40fc      	lsrs	r4, r7
 8021c14:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8021c18:	4322      	orrs	r2, r4
 8021c1a:	e7e1      	b.n	8021be0 <__b2d+0x4c>
 8021c1c:	ea44 0107 	orr.w	r1, r4, r7
 8021c20:	e7de      	b.n	8021be0 <__b2d+0x4c>
 8021c22:	bf00      	nop
 8021c24:	3ff00000 	.word	0x3ff00000

08021c28 <__d2b>:
 8021c28:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8021c2c:	2101      	movs	r1, #1
 8021c2e:	9e08      	ldr	r6, [sp, #32]
 8021c30:	4690      	mov	r8, r2
 8021c32:	4699      	mov	r9, r3
 8021c34:	f7ff fc1c 	bl	8021470 <_Balloc>
 8021c38:	4604      	mov	r4, r0
 8021c3a:	b930      	cbnz	r0, 8021c4a <__d2b+0x22>
 8021c3c:	4602      	mov	r2, r0
 8021c3e:	4b24      	ldr	r3, [pc, #144]	@ (8021cd0 <__d2b+0xa8>)
 8021c40:	4824      	ldr	r0, [pc, #144]	@ (8021cd4 <__d2b+0xac>)
 8021c42:	f240 310f 	movw	r1, #783	@ 0x30f
 8021c46:	f000 f981 	bl	8021f4c <__assert_func>
 8021c4a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8021c4e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8021c52:	b10d      	cbz	r5, 8021c58 <__d2b+0x30>
 8021c54:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8021c58:	9301      	str	r3, [sp, #4]
 8021c5a:	f1b8 0300 	subs.w	r3, r8, #0
 8021c5e:	d024      	beq.n	8021caa <__d2b+0x82>
 8021c60:	4668      	mov	r0, sp
 8021c62:	9300      	str	r3, [sp, #0]
 8021c64:	f7ff fd15 	bl	8021692 <__lo0bits>
 8021c68:	e9dd 1200 	ldrd	r1, r2, [sp]
 8021c6c:	b1d8      	cbz	r0, 8021ca6 <__d2b+0x7e>
 8021c6e:	f1c0 0320 	rsb	r3, r0, #32
 8021c72:	fa02 f303 	lsl.w	r3, r2, r3
 8021c76:	430b      	orrs	r3, r1
 8021c78:	40c2      	lsrs	r2, r0
 8021c7a:	6163      	str	r3, [r4, #20]
 8021c7c:	9201      	str	r2, [sp, #4]
 8021c7e:	9b01      	ldr	r3, [sp, #4]
 8021c80:	61a3      	str	r3, [r4, #24]
 8021c82:	2b00      	cmp	r3, #0
 8021c84:	bf0c      	ite	eq
 8021c86:	2201      	moveq	r2, #1
 8021c88:	2202      	movne	r2, #2
 8021c8a:	6122      	str	r2, [r4, #16]
 8021c8c:	b1ad      	cbz	r5, 8021cba <__d2b+0x92>
 8021c8e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8021c92:	4405      	add	r5, r0
 8021c94:	6035      	str	r5, [r6, #0]
 8021c96:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8021c9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021c9c:	6018      	str	r0, [r3, #0]
 8021c9e:	4620      	mov	r0, r4
 8021ca0:	b002      	add	sp, #8
 8021ca2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8021ca6:	6161      	str	r1, [r4, #20]
 8021ca8:	e7e9      	b.n	8021c7e <__d2b+0x56>
 8021caa:	a801      	add	r0, sp, #4
 8021cac:	f7ff fcf1 	bl	8021692 <__lo0bits>
 8021cb0:	9b01      	ldr	r3, [sp, #4]
 8021cb2:	6163      	str	r3, [r4, #20]
 8021cb4:	3020      	adds	r0, #32
 8021cb6:	2201      	movs	r2, #1
 8021cb8:	e7e7      	b.n	8021c8a <__d2b+0x62>
 8021cba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8021cbe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8021cc2:	6030      	str	r0, [r6, #0]
 8021cc4:	6918      	ldr	r0, [r3, #16]
 8021cc6:	f7ff fcc5 	bl	8021654 <__hi0bits>
 8021cca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8021cce:	e7e4      	b.n	8021c9a <__d2b+0x72>
 8021cd0:	08023e39 	.word	0x08023e39
 8021cd4:	08023ec1 	.word	0x08023ec1

08021cd8 <__ratio>:
 8021cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021cdc:	b085      	sub	sp, #20
 8021cde:	e9cd 1000 	strd	r1, r0, [sp]
 8021ce2:	a902      	add	r1, sp, #8
 8021ce4:	f7ff ff56 	bl	8021b94 <__b2d>
 8021ce8:	468b      	mov	fp, r1
 8021cea:	4606      	mov	r6, r0
 8021cec:	460f      	mov	r7, r1
 8021cee:	9800      	ldr	r0, [sp, #0]
 8021cf0:	a903      	add	r1, sp, #12
 8021cf2:	f7ff ff4f 	bl	8021b94 <__b2d>
 8021cf6:	9b01      	ldr	r3, [sp, #4]
 8021cf8:	4689      	mov	r9, r1
 8021cfa:	460d      	mov	r5, r1
 8021cfc:	6919      	ldr	r1, [r3, #16]
 8021cfe:	9b00      	ldr	r3, [sp, #0]
 8021d00:	691b      	ldr	r3, [r3, #16]
 8021d02:	1ac9      	subs	r1, r1, r3
 8021d04:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8021d08:	1a9b      	subs	r3, r3, r2
 8021d0a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8021d0e:	2b00      	cmp	r3, #0
 8021d10:	bfcd      	iteet	gt
 8021d12:	463a      	movgt	r2, r7
 8021d14:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8021d18:	462a      	movle	r2, r5
 8021d1a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8021d1e:	bfd8      	it	le
 8021d20:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8021d24:	4604      	mov	r4, r0
 8021d26:	4622      	mov	r2, r4
 8021d28:	464b      	mov	r3, r9
 8021d2a:	4630      	mov	r0, r6
 8021d2c:	4659      	mov	r1, fp
 8021d2e:	f7de fe19 	bl	8000964 <__aeabi_ddiv>
 8021d32:	b005      	add	sp, #20
 8021d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08021d38 <__copybits>:
 8021d38:	3901      	subs	r1, #1
 8021d3a:	b570      	push	{r4, r5, r6, lr}
 8021d3c:	1149      	asrs	r1, r1, #5
 8021d3e:	6914      	ldr	r4, [r2, #16]
 8021d40:	3101      	adds	r1, #1
 8021d42:	f102 0314 	add.w	r3, r2, #20
 8021d46:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8021d4a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8021d4e:	1f05      	subs	r5, r0, #4
 8021d50:	42a3      	cmp	r3, r4
 8021d52:	d30c      	bcc.n	8021d6e <__copybits+0x36>
 8021d54:	1aa3      	subs	r3, r4, r2
 8021d56:	3b11      	subs	r3, #17
 8021d58:	f023 0303 	bic.w	r3, r3, #3
 8021d5c:	3211      	adds	r2, #17
 8021d5e:	42a2      	cmp	r2, r4
 8021d60:	bf88      	it	hi
 8021d62:	2300      	movhi	r3, #0
 8021d64:	4418      	add	r0, r3
 8021d66:	2300      	movs	r3, #0
 8021d68:	4288      	cmp	r0, r1
 8021d6a:	d305      	bcc.n	8021d78 <__copybits+0x40>
 8021d6c:	bd70      	pop	{r4, r5, r6, pc}
 8021d6e:	f853 6b04 	ldr.w	r6, [r3], #4
 8021d72:	f845 6f04 	str.w	r6, [r5, #4]!
 8021d76:	e7eb      	b.n	8021d50 <__copybits+0x18>
 8021d78:	f840 3b04 	str.w	r3, [r0], #4
 8021d7c:	e7f4      	b.n	8021d68 <__copybits+0x30>

08021d7e <__any_on>:
 8021d7e:	f100 0214 	add.w	r2, r0, #20
 8021d82:	6900      	ldr	r0, [r0, #16]
 8021d84:	114b      	asrs	r3, r1, #5
 8021d86:	4298      	cmp	r0, r3
 8021d88:	b510      	push	{r4, lr}
 8021d8a:	db11      	blt.n	8021db0 <__any_on+0x32>
 8021d8c:	dd0a      	ble.n	8021da4 <__any_on+0x26>
 8021d8e:	f011 011f 	ands.w	r1, r1, #31
 8021d92:	d007      	beq.n	8021da4 <__any_on+0x26>
 8021d94:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8021d98:	fa24 f001 	lsr.w	r0, r4, r1
 8021d9c:	fa00 f101 	lsl.w	r1, r0, r1
 8021da0:	428c      	cmp	r4, r1
 8021da2:	d10b      	bne.n	8021dbc <__any_on+0x3e>
 8021da4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8021da8:	4293      	cmp	r3, r2
 8021daa:	d803      	bhi.n	8021db4 <__any_on+0x36>
 8021dac:	2000      	movs	r0, #0
 8021dae:	bd10      	pop	{r4, pc}
 8021db0:	4603      	mov	r3, r0
 8021db2:	e7f7      	b.n	8021da4 <__any_on+0x26>
 8021db4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8021db8:	2900      	cmp	r1, #0
 8021dba:	d0f5      	beq.n	8021da8 <__any_on+0x2a>
 8021dbc:	2001      	movs	r0, #1
 8021dbe:	e7f6      	b.n	8021dae <__any_on+0x30>

08021dc0 <__ascii_wctomb>:
 8021dc0:	4603      	mov	r3, r0
 8021dc2:	4608      	mov	r0, r1
 8021dc4:	b141      	cbz	r1, 8021dd8 <__ascii_wctomb+0x18>
 8021dc6:	2aff      	cmp	r2, #255	@ 0xff
 8021dc8:	d904      	bls.n	8021dd4 <__ascii_wctomb+0x14>
 8021dca:	228a      	movs	r2, #138	@ 0x8a
 8021dcc:	601a      	str	r2, [r3, #0]
 8021dce:	f04f 30ff 	mov.w	r0, #4294967295
 8021dd2:	4770      	bx	lr
 8021dd4:	700a      	strb	r2, [r1, #0]
 8021dd6:	2001      	movs	r0, #1
 8021dd8:	4770      	bx	lr
	...

08021ddc <__sflush_r>:
 8021ddc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8021de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021de2:	0716      	lsls	r6, r2, #28
 8021de4:	4605      	mov	r5, r0
 8021de6:	460c      	mov	r4, r1
 8021de8:	d454      	bmi.n	8021e94 <__sflush_r+0xb8>
 8021dea:	684b      	ldr	r3, [r1, #4]
 8021dec:	2b00      	cmp	r3, #0
 8021dee:	dc02      	bgt.n	8021df6 <__sflush_r+0x1a>
 8021df0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8021df2:	2b00      	cmp	r3, #0
 8021df4:	dd48      	ble.n	8021e88 <__sflush_r+0xac>
 8021df6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8021df8:	2e00      	cmp	r6, #0
 8021dfa:	d045      	beq.n	8021e88 <__sflush_r+0xac>
 8021dfc:	2300      	movs	r3, #0
 8021dfe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8021e02:	682f      	ldr	r7, [r5, #0]
 8021e04:	6a21      	ldr	r1, [r4, #32]
 8021e06:	602b      	str	r3, [r5, #0]
 8021e08:	d030      	beq.n	8021e6c <__sflush_r+0x90>
 8021e0a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8021e0c:	89a3      	ldrh	r3, [r4, #12]
 8021e0e:	0759      	lsls	r1, r3, #29
 8021e10:	d505      	bpl.n	8021e1e <__sflush_r+0x42>
 8021e12:	6863      	ldr	r3, [r4, #4]
 8021e14:	1ad2      	subs	r2, r2, r3
 8021e16:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8021e18:	b10b      	cbz	r3, 8021e1e <__sflush_r+0x42>
 8021e1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8021e1c:	1ad2      	subs	r2, r2, r3
 8021e1e:	2300      	movs	r3, #0
 8021e20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8021e22:	6a21      	ldr	r1, [r4, #32]
 8021e24:	4628      	mov	r0, r5
 8021e26:	47b0      	blx	r6
 8021e28:	1c43      	adds	r3, r0, #1
 8021e2a:	89a3      	ldrh	r3, [r4, #12]
 8021e2c:	d106      	bne.n	8021e3c <__sflush_r+0x60>
 8021e2e:	6829      	ldr	r1, [r5, #0]
 8021e30:	291d      	cmp	r1, #29
 8021e32:	d82b      	bhi.n	8021e8c <__sflush_r+0xb0>
 8021e34:	4a28      	ldr	r2, [pc, #160]	@ (8021ed8 <__sflush_r+0xfc>)
 8021e36:	410a      	asrs	r2, r1
 8021e38:	07d6      	lsls	r6, r2, #31
 8021e3a:	d427      	bmi.n	8021e8c <__sflush_r+0xb0>
 8021e3c:	2200      	movs	r2, #0
 8021e3e:	6062      	str	r2, [r4, #4]
 8021e40:	04d9      	lsls	r1, r3, #19
 8021e42:	6922      	ldr	r2, [r4, #16]
 8021e44:	6022      	str	r2, [r4, #0]
 8021e46:	d504      	bpl.n	8021e52 <__sflush_r+0x76>
 8021e48:	1c42      	adds	r2, r0, #1
 8021e4a:	d101      	bne.n	8021e50 <__sflush_r+0x74>
 8021e4c:	682b      	ldr	r3, [r5, #0]
 8021e4e:	b903      	cbnz	r3, 8021e52 <__sflush_r+0x76>
 8021e50:	6560      	str	r0, [r4, #84]	@ 0x54
 8021e52:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8021e54:	602f      	str	r7, [r5, #0]
 8021e56:	b1b9      	cbz	r1, 8021e88 <__sflush_r+0xac>
 8021e58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8021e5c:	4299      	cmp	r1, r3
 8021e5e:	d002      	beq.n	8021e66 <__sflush_r+0x8a>
 8021e60:	4628      	mov	r0, r5
 8021e62:	f7fe fec1 	bl	8020be8 <_free_r>
 8021e66:	2300      	movs	r3, #0
 8021e68:	6363      	str	r3, [r4, #52]	@ 0x34
 8021e6a:	e00d      	b.n	8021e88 <__sflush_r+0xac>
 8021e6c:	2301      	movs	r3, #1
 8021e6e:	4628      	mov	r0, r5
 8021e70:	47b0      	blx	r6
 8021e72:	4602      	mov	r2, r0
 8021e74:	1c50      	adds	r0, r2, #1
 8021e76:	d1c9      	bne.n	8021e0c <__sflush_r+0x30>
 8021e78:	682b      	ldr	r3, [r5, #0]
 8021e7a:	2b00      	cmp	r3, #0
 8021e7c:	d0c6      	beq.n	8021e0c <__sflush_r+0x30>
 8021e7e:	2b1d      	cmp	r3, #29
 8021e80:	d001      	beq.n	8021e86 <__sflush_r+0xaa>
 8021e82:	2b16      	cmp	r3, #22
 8021e84:	d11d      	bne.n	8021ec2 <__sflush_r+0xe6>
 8021e86:	602f      	str	r7, [r5, #0]
 8021e88:	2000      	movs	r0, #0
 8021e8a:	e021      	b.n	8021ed0 <__sflush_r+0xf4>
 8021e8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021e90:	b21b      	sxth	r3, r3
 8021e92:	e01a      	b.n	8021eca <__sflush_r+0xee>
 8021e94:	690f      	ldr	r7, [r1, #16]
 8021e96:	2f00      	cmp	r7, #0
 8021e98:	d0f6      	beq.n	8021e88 <__sflush_r+0xac>
 8021e9a:	0793      	lsls	r3, r2, #30
 8021e9c:	680e      	ldr	r6, [r1, #0]
 8021e9e:	bf08      	it	eq
 8021ea0:	694b      	ldreq	r3, [r1, #20]
 8021ea2:	600f      	str	r7, [r1, #0]
 8021ea4:	bf18      	it	ne
 8021ea6:	2300      	movne	r3, #0
 8021ea8:	1bf6      	subs	r6, r6, r7
 8021eaa:	608b      	str	r3, [r1, #8]
 8021eac:	2e00      	cmp	r6, #0
 8021eae:	ddeb      	ble.n	8021e88 <__sflush_r+0xac>
 8021eb0:	6a21      	ldr	r1, [r4, #32]
 8021eb2:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8021eb6:	4633      	mov	r3, r6
 8021eb8:	463a      	mov	r2, r7
 8021eba:	4628      	mov	r0, r5
 8021ebc:	47e0      	blx	ip
 8021ebe:	2800      	cmp	r0, #0
 8021ec0:	dc07      	bgt.n	8021ed2 <__sflush_r+0xf6>
 8021ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021ec6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021eca:	81a3      	strh	r3, [r4, #12]
 8021ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8021ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021ed2:	4407      	add	r7, r0
 8021ed4:	1a36      	subs	r6, r6, r0
 8021ed6:	e7e9      	b.n	8021eac <__sflush_r+0xd0>
 8021ed8:	dfbffffe 	.word	0xdfbffffe

08021edc <_fflush_r>:
 8021edc:	b538      	push	{r3, r4, r5, lr}
 8021ede:	690b      	ldr	r3, [r1, #16]
 8021ee0:	4605      	mov	r5, r0
 8021ee2:	460c      	mov	r4, r1
 8021ee4:	b913      	cbnz	r3, 8021eec <_fflush_r+0x10>
 8021ee6:	2500      	movs	r5, #0
 8021ee8:	4628      	mov	r0, r5
 8021eea:	bd38      	pop	{r3, r4, r5, pc}
 8021eec:	b118      	cbz	r0, 8021ef6 <_fflush_r+0x1a>
 8021eee:	6a03      	ldr	r3, [r0, #32]
 8021ef0:	b90b      	cbnz	r3, 8021ef6 <_fflush_r+0x1a>
 8021ef2:	f7fe fd35 	bl	8020960 <__sinit>
 8021ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021efa:	2b00      	cmp	r3, #0
 8021efc:	d0f3      	beq.n	8021ee6 <_fflush_r+0xa>
 8021efe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8021f00:	07d0      	lsls	r0, r2, #31
 8021f02:	d404      	bmi.n	8021f0e <_fflush_r+0x32>
 8021f04:	0599      	lsls	r1, r3, #22
 8021f06:	d402      	bmi.n	8021f0e <_fflush_r+0x32>
 8021f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021f0a:	f7fe fe56 	bl	8020bba <__retarget_lock_acquire_recursive>
 8021f0e:	4628      	mov	r0, r5
 8021f10:	4621      	mov	r1, r4
 8021f12:	f7ff ff63 	bl	8021ddc <__sflush_r>
 8021f16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021f18:	07da      	lsls	r2, r3, #31
 8021f1a:	4605      	mov	r5, r0
 8021f1c:	d4e4      	bmi.n	8021ee8 <_fflush_r+0xc>
 8021f1e:	89a3      	ldrh	r3, [r4, #12]
 8021f20:	059b      	lsls	r3, r3, #22
 8021f22:	d4e1      	bmi.n	8021ee8 <_fflush_r+0xc>
 8021f24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021f26:	f7fe fe49 	bl	8020bbc <__retarget_lock_release_recursive>
 8021f2a:	e7dd      	b.n	8021ee8 <_fflush_r+0xc>

08021f2c <_sbrk_r>:
 8021f2c:	b538      	push	{r3, r4, r5, lr}
 8021f2e:	4d06      	ldr	r5, [pc, #24]	@ (8021f48 <_sbrk_r+0x1c>)
 8021f30:	2300      	movs	r3, #0
 8021f32:	4604      	mov	r4, r0
 8021f34:	4608      	mov	r0, r1
 8021f36:	602b      	str	r3, [r5, #0]
 8021f38:	f7e0 fcf2 	bl	8002920 <_sbrk>
 8021f3c:	1c43      	adds	r3, r0, #1
 8021f3e:	d102      	bne.n	8021f46 <_sbrk_r+0x1a>
 8021f40:	682b      	ldr	r3, [r5, #0]
 8021f42:	b103      	cbz	r3, 8021f46 <_sbrk_r+0x1a>
 8021f44:	6023      	str	r3, [r4, #0]
 8021f46:	bd38      	pop	{r3, r4, r5, pc}
 8021f48:	200028d8 	.word	0x200028d8

08021f4c <__assert_func>:
 8021f4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8021f4e:	4614      	mov	r4, r2
 8021f50:	461a      	mov	r2, r3
 8021f52:	4b09      	ldr	r3, [pc, #36]	@ (8021f78 <__assert_func+0x2c>)
 8021f54:	681b      	ldr	r3, [r3, #0]
 8021f56:	4605      	mov	r5, r0
 8021f58:	68d8      	ldr	r0, [r3, #12]
 8021f5a:	b954      	cbnz	r4, 8021f72 <__assert_func+0x26>
 8021f5c:	4b07      	ldr	r3, [pc, #28]	@ (8021f7c <__assert_func+0x30>)
 8021f5e:	461c      	mov	r4, r3
 8021f60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8021f64:	9100      	str	r1, [sp, #0]
 8021f66:	462b      	mov	r3, r5
 8021f68:	4905      	ldr	r1, [pc, #20]	@ (8021f80 <__assert_func+0x34>)
 8021f6a:	f000 f829 	bl	8021fc0 <fiprintf>
 8021f6e:	f000 f839 	bl	8021fe4 <abort>
 8021f72:	4b04      	ldr	r3, [pc, #16]	@ (8021f84 <__assert_func+0x38>)
 8021f74:	e7f4      	b.n	8021f60 <__assert_func+0x14>
 8021f76:	bf00      	nop
 8021f78:	200002d4 	.word	0x200002d4
 8021f7c:	08024053 	.word	0x08024053
 8021f80:	08024025 	.word	0x08024025
 8021f84:	08024018 	.word	0x08024018

08021f88 <_calloc_r>:
 8021f88:	b570      	push	{r4, r5, r6, lr}
 8021f8a:	fba1 5402 	umull	r5, r4, r1, r2
 8021f8e:	b93c      	cbnz	r4, 8021fa0 <_calloc_r+0x18>
 8021f90:	4629      	mov	r1, r5
 8021f92:	f7ff f9cf 	bl	8021334 <_malloc_r>
 8021f96:	4606      	mov	r6, r0
 8021f98:	b928      	cbnz	r0, 8021fa6 <_calloc_r+0x1e>
 8021f9a:	2600      	movs	r6, #0
 8021f9c:	4630      	mov	r0, r6
 8021f9e:	bd70      	pop	{r4, r5, r6, pc}
 8021fa0:	220c      	movs	r2, #12
 8021fa2:	6002      	str	r2, [r0, #0]
 8021fa4:	e7f9      	b.n	8021f9a <_calloc_r+0x12>
 8021fa6:	462a      	mov	r2, r5
 8021fa8:	4621      	mov	r1, r4
 8021faa:	f7fe fd52 	bl	8020a52 <memset>
 8021fae:	e7f5      	b.n	8021f9c <_calloc_r+0x14>

08021fb0 <malloc>:
 8021fb0:	4b02      	ldr	r3, [pc, #8]	@ (8021fbc <malloc+0xc>)
 8021fb2:	4601      	mov	r1, r0
 8021fb4:	6818      	ldr	r0, [r3, #0]
 8021fb6:	f7ff b9bd 	b.w	8021334 <_malloc_r>
 8021fba:	bf00      	nop
 8021fbc:	200002d4 	.word	0x200002d4

08021fc0 <fiprintf>:
 8021fc0:	b40e      	push	{r1, r2, r3}
 8021fc2:	b503      	push	{r0, r1, lr}
 8021fc4:	4601      	mov	r1, r0
 8021fc6:	ab03      	add	r3, sp, #12
 8021fc8:	4805      	ldr	r0, [pc, #20]	@ (8021fe0 <fiprintf+0x20>)
 8021fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8021fce:	6800      	ldr	r0, [r0, #0]
 8021fd0:	9301      	str	r3, [sp, #4]
 8021fd2:	f000 f835 	bl	8022040 <_vfiprintf_r>
 8021fd6:	b002      	add	sp, #8
 8021fd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8021fdc:	b003      	add	sp, #12
 8021fde:	4770      	bx	lr
 8021fe0:	200002d4 	.word	0x200002d4

08021fe4 <abort>:
 8021fe4:	b508      	push	{r3, lr}
 8021fe6:	2006      	movs	r0, #6
 8021fe8:	f000 fb8c 	bl	8022704 <raise>
 8021fec:	2001      	movs	r0, #1
 8021fee:	f7e0 fc23 	bl	8002838 <_exit>

08021ff2 <__sfputc_r>:
 8021ff2:	6893      	ldr	r3, [r2, #8]
 8021ff4:	3b01      	subs	r3, #1
 8021ff6:	2b00      	cmp	r3, #0
 8021ff8:	b410      	push	{r4}
 8021ffa:	6093      	str	r3, [r2, #8]
 8021ffc:	da07      	bge.n	802200e <__sfputc_r+0x1c>
 8021ffe:	6994      	ldr	r4, [r2, #24]
 8022000:	42a3      	cmp	r3, r4
 8022002:	db01      	blt.n	8022008 <__sfputc_r+0x16>
 8022004:	290a      	cmp	r1, #10
 8022006:	d102      	bne.n	802200e <__sfputc_r+0x1c>
 8022008:	bc10      	pop	{r4}
 802200a:	f000 babf 	b.w	802258c <__swbuf_r>
 802200e:	6813      	ldr	r3, [r2, #0]
 8022010:	1c58      	adds	r0, r3, #1
 8022012:	6010      	str	r0, [r2, #0]
 8022014:	7019      	strb	r1, [r3, #0]
 8022016:	4608      	mov	r0, r1
 8022018:	bc10      	pop	{r4}
 802201a:	4770      	bx	lr

0802201c <__sfputs_r>:
 802201c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802201e:	4606      	mov	r6, r0
 8022020:	460f      	mov	r7, r1
 8022022:	4614      	mov	r4, r2
 8022024:	18d5      	adds	r5, r2, r3
 8022026:	42ac      	cmp	r4, r5
 8022028:	d101      	bne.n	802202e <__sfputs_r+0x12>
 802202a:	2000      	movs	r0, #0
 802202c:	e007      	b.n	802203e <__sfputs_r+0x22>
 802202e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022032:	463a      	mov	r2, r7
 8022034:	4630      	mov	r0, r6
 8022036:	f7ff ffdc 	bl	8021ff2 <__sfputc_r>
 802203a:	1c43      	adds	r3, r0, #1
 802203c:	d1f3      	bne.n	8022026 <__sfputs_r+0xa>
 802203e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08022040 <_vfiprintf_r>:
 8022040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022044:	460d      	mov	r5, r1
 8022046:	b09d      	sub	sp, #116	@ 0x74
 8022048:	4614      	mov	r4, r2
 802204a:	4698      	mov	r8, r3
 802204c:	4606      	mov	r6, r0
 802204e:	b118      	cbz	r0, 8022058 <_vfiprintf_r+0x18>
 8022050:	6a03      	ldr	r3, [r0, #32]
 8022052:	b90b      	cbnz	r3, 8022058 <_vfiprintf_r+0x18>
 8022054:	f7fe fc84 	bl	8020960 <__sinit>
 8022058:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802205a:	07d9      	lsls	r1, r3, #31
 802205c:	d405      	bmi.n	802206a <_vfiprintf_r+0x2a>
 802205e:	89ab      	ldrh	r3, [r5, #12]
 8022060:	059a      	lsls	r2, r3, #22
 8022062:	d402      	bmi.n	802206a <_vfiprintf_r+0x2a>
 8022064:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022066:	f7fe fda8 	bl	8020bba <__retarget_lock_acquire_recursive>
 802206a:	89ab      	ldrh	r3, [r5, #12]
 802206c:	071b      	lsls	r3, r3, #28
 802206e:	d501      	bpl.n	8022074 <_vfiprintf_r+0x34>
 8022070:	692b      	ldr	r3, [r5, #16]
 8022072:	b99b      	cbnz	r3, 802209c <_vfiprintf_r+0x5c>
 8022074:	4629      	mov	r1, r5
 8022076:	4630      	mov	r0, r6
 8022078:	f000 fac6 	bl	8022608 <__swsetup_r>
 802207c:	b170      	cbz	r0, 802209c <_vfiprintf_r+0x5c>
 802207e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8022080:	07dc      	lsls	r4, r3, #31
 8022082:	d504      	bpl.n	802208e <_vfiprintf_r+0x4e>
 8022084:	f04f 30ff 	mov.w	r0, #4294967295
 8022088:	b01d      	add	sp, #116	@ 0x74
 802208a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802208e:	89ab      	ldrh	r3, [r5, #12]
 8022090:	0598      	lsls	r0, r3, #22
 8022092:	d4f7      	bmi.n	8022084 <_vfiprintf_r+0x44>
 8022094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022096:	f7fe fd91 	bl	8020bbc <__retarget_lock_release_recursive>
 802209a:	e7f3      	b.n	8022084 <_vfiprintf_r+0x44>
 802209c:	2300      	movs	r3, #0
 802209e:	9309      	str	r3, [sp, #36]	@ 0x24
 80220a0:	2320      	movs	r3, #32
 80220a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80220a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80220aa:	2330      	movs	r3, #48	@ 0x30
 80220ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 802225c <_vfiprintf_r+0x21c>
 80220b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80220b4:	f04f 0901 	mov.w	r9, #1
 80220b8:	4623      	mov	r3, r4
 80220ba:	469a      	mov	sl, r3
 80220bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80220c0:	b10a      	cbz	r2, 80220c6 <_vfiprintf_r+0x86>
 80220c2:	2a25      	cmp	r2, #37	@ 0x25
 80220c4:	d1f9      	bne.n	80220ba <_vfiprintf_r+0x7a>
 80220c6:	ebba 0b04 	subs.w	fp, sl, r4
 80220ca:	d00b      	beq.n	80220e4 <_vfiprintf_r+0xa4>
 80220cc:	465b      	mov	r3, fp
 80220ce:	4622      	mov	r2, r4
 80220d0:	4629      	mov	r1, r5
 80220d2:	4630      	mov	r0, r6
 80220d4:	f7ff ffa2 	bl	802201c <__sfputs_r>
 80220d8:	3001      	adds	r0, #1
 80220da:	f000 80a7 	beq.w	802222c <_vfiprintf_r+0x1ec>
 80220de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80220e0:	445a      	add	r2, fp
 80220e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80220e4:	f89a 3000 	ldrb.w	r3, [sl]
 80220e8:	2b00      	cmp	r3, #0
 80220ea:	f000 809f 	beq.w	802222c <_vfiprintf_r+0x1ec>
 80220ee:	2300      	movs	r3, #0
 80220f0:	f04f 32ff 	mov.w	r2, #4294967295
 80220f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80220f8:	f10a 0a01 	add.w	sl, sl, #1
 80220fc:	9304      	str	r3, [sp, #16]
 80220fe:	9307      	str	r3, [sp, #28]
 8022100:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8022104:	931a      	str	r3, [sp, #104]	@ 0x68
 8022106:	4654      	mov	r4, sl
 8022108:	2205      	movs	r2, #5
 802210a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802210e:	4853      	ldr	r0, [pc, #332]	@ (802225c <_vfiprintf_r+0x21c>)
 8022110:	f7de f83e 	bl	8000190 <memchr>
 8022114:	9a04      	ldr	r2, [sp, #16]
 8022116:	b9d8      	cbnz	r0, 8022150 <_vfiprintf_r+0x110>
 8022118:	06d1      	lsls	r1, r2, #27
 802211a:	bf44      	itt	mi
 802211c:	2320      	movmi	r3, #32
 802211e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8022122:	0713      	lsls	r3, r2, #28
 8022124:	bf44      	itt	mi
 8022126:	232b      	movmi	r3, #43	@ 0x2b
 8022128:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802212c:	f89a 3000 	ldrb.w	r3, [sl]
 8022130:	2b2a      	cmp	r3, #42	@ 0x2a
 8022132:	d015      	beq.n	8022160 <_vfiprintf_r+0x120>
 8022134:	9a07      	ldr	r2, [sp, #28]
 8022136:	4654      	mov	r4, sl
 8022138:	2000      	movs	r0, #0
 802213a:	f04f 0c0a 	mov.w	ip, #10
 802213e:	4621      	mov	r1, r4
 8022140:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022144:	3b30      	subs	r3, #48	@ 0x30
 8022146:	2b09      	cmp	r3, #9
 8022148:	d94b      	bls.n	80221e2 <_vfiprintf_r+0x1a2>
 802214a:	b1b0      	cbz	r0, 802217a <_vfiprintf_r+0x13a>
 802214c:	9207      	str	r2, [sp, #28]
 802214e:	e014      	b.n	802217a <_vfiprintf_r+0x13a>
 8022150:	eba0 0308 	sub.w	r3, r0, r8
 8022154:	fa09 f303 	lsl.w	r3, r9, r3
 8022158:	4313      	orrs	r3, r2
 802215a:	9304      	str	r3, [sp, #16]
 802215c:	46a2      	mov	sl, r4
 802215e:	e7d2      	b.n	8022106 <_vfiprintf_r+0xc6>
 8022160:	9b03      	ldr	r3, [sp, #12]
 8022162:	1d19      	adds	r1, r3, #4
 8022164:	681b      	ldr	r3, [r3, #0]
 8022166:	9103      	str	r1, [sp, #12]
 8022168:	2b00      	cmp	r3, #0
 802216a:	bfbb      	ittet	lt
 802216c:	425b      	neglt	r3, r3
 802216e:	f042 0202 	orrlt.w	r2, r2, #2
 8022172:	9307      	strge	r3, [sp, #28]
 8022174:	9307      	strlt	r3, [sp, #28]
 8022176:	bfb8      	it	lt
 8022178:	9204      	strlt	r2, [sp, #16]
 802217a:	7823      	ldrb	r3, [r4, #0]
 802217c:	2b2e      	cmp	r3, #46	@ 0x2e
 802217e:	d10a      	bne.n	8022196 <_vfiprintf_r+0x156>
 8022180:	7863      	ldrb	r3, [r4, #1]
 8022182:	2b2a      	cmp	r3, #42	@ 0x2a
 8022184:	d132      	bne.n	80221ec <_vfiprintf_r+0x1ac>
 8022186:	9b03      	ldr	r3, [sp, #12]
 8022188:	1d1a      	adds	r2, r3, #4
 802218a:	681b      	ldr	r3, [r3, #0]
 802218c:	9203      	str	r2, [sp, #12]
 802218e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8022192:	3402      	adds	r4, #2
 8022194:	9305      	str	r3, [sp, #20]
 8022196:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8022260 <_vfiprintf_r+0x220>
 802219a:	7821      	ldrb	r1, [r4, #0]
 802219c:	2203      	movs	r2, #3
 802219e:	4650      	mov	r0, sl
 80221a0:	f7dd fff6 	bl	8000190 <memchr>
 80221a4:	b138      	cbz	r0, 80221b6 <_vfiprintf_r+0x176>
 80221a6:	9b04      	ldr	r3, [sp, #16]
 80221a8:	eba0 000a 	sub.w	r0, r0, sl
 80221ac:	2240      	movs	r2, #64	@ 0x40
 80221ae:	4082      	lsls	r2, r0
 80221b0:	4313      	orrs	r3, r2
 80221b2:	3401      	adds	r4, #1
 80221b4:	9304      	str	r3, [sp, #16]
 80221b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80221ba:	482a      	ldr	r0, [pc, #168]	@ (8022264 <_vfiprintf_r+0x224>)
 80221bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80221c0:	2206      	movs	r2, #6
 80221c2:	f7dd ffe5 	bl	8000190 <memchr>
 80221c6:	2800      	cmp	r0, #0
 80221c8:	d03f      	beq.n	802224a <_vfiprintf_r+0x20a>
 80221ca:	4b27      	ldr	r3, [pc, #156]	@ (8022268 <_vfiprintf_r+0x228>)
 80221cc:	bb1b      	cbnz	r3, 8022216 <_vfiprintf_r+0x1d6>
 80221ce:	9b03      	ldr	r3, [sp, #12]
 80221d0:	3307      	adds	r3, #7
 80221d2:	f023 0307 	bic.w	r3, r3, #7
 80221d6:	3308      	adds	r3, #8
 80221d8:	9303      	str	r3, [sp, #12]
 80221da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80221dc:	443b      	add	r3, r7
 80221de:	9309      	str	r3, [sp, #36]	@ 0x24
 80221e0:	e76a      	b.n	80220b8 <_vfiprintf_r+0x78>
 80221e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80221e6:	460c      	mov	r4, r1
 80221e8:	2001      	movs	r0, #1
 80221ea:	e7a8      	b.n	802213e <_vfiprintf_r+0xfe>
 80221ec:	2300      	movs	r3, #0
 80221ee:	3401      	adds	r4, #1
 80221f0:	9305      	str	r3, [sp, #20]
 80221f2:	4619      	mov	r1, r3
 80221f4:	f04f 0c0a 	mov.w	ip, #10
 80221f8:	4620      	mov	r0, r4
 80221fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80221fe:	3a30      	subs	r2, #48	@ 0x30
 8022200:	2a09      	cmp	r2, #9
 8022202:	d903      	bls.n	802220c <_vfiprintf_r+0x1cc>
 8022204:	2b00      	cmp	r3, #0
 8022206:	d0c6      	beq.n	8022196 <_vfiprintf_r+0x156>
 8022208:	9105      	str	r1, [sp, #20]
 802220a:	e7c4      	b.n	8022196 <_vfiprintf_r+0x156>
 802220c:	fb0c 2101 	mla	r1, ip, r1, r2
 8022210:	4604      	mov	r4, r0
 8022212:	2301      	movs	r3, #1
 8022214:	e7f0      	b.n	80221f8 <_vfiprintf_r+0x1b8>
 8022216:	ab03      	add	r3, sp, #12
 8022218:	9300      	str	r3, [sp, #0]
 802221a:	462a      	mov	r2, r5
 802221c:	4b13      	ldr	r3, [pc, #76]	@ (802226c <_vfiprintf_r+0x22c>)
 802221e:	a904      	add	r1, sp, #16
 8022220:	4630      	mov	r0, r6
 8022222:	f3af 8000 	nop.w
 8022226:	4607      	mov	r7, r0
 8022228:	1c78      	adds	r0, r7, #1
 802222a:	d1d6      	bne.n	80221da <_vfiprintf_r+0x19a>
 802222c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802222e:	07d9      	lsls	r1, r3, #31
 8022230:	d405      	bmi.n	802223e <_vfiprintf_r+0x1fe>
 8022232:	89ab      	ldrh	r3, [r5, #12]
 8022234:	059a      	lsls	r2, r3, #22
 8022236:	d402      	bmi.n	802223e <_vfiprintf_r+0x1fe>
 8022238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802223a:	f7fe fcbf 	bl	8020bbc <__retarget_lock_release_recursive>
 802223e:	89ab      	ldrh	r3, [r5, #12]
 8022240:	065b      	lsls	r3, r3, #25
 8022242:	f53f af1f 	bmi.w	8022084 <_vfiprintf_r+0x44>
 8022246:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022248:	e71e      	b.n	8022088 <_vfiprintf_r+0x48>
 802224a:	ab03      	add	r3, sp, #12
 802224c:	9300      	str	r3, [sp, #0]
 802224e:	462a      	mov	r2, r5
 8022250:	4b06      	ldr	r3, [pc, #24]	@ (802226c <_vfiprintf_r+0x22c>)
 8022252:	a904      	add	r1, sp, #16
 8022254:	4630      	mov	r0, r6
 8022256:	f000 f879 	bl	802234c <_printf_i>
 802225a:	e7e4      	b.n	8022226 <_vfiprintf_r+0x1e6>
 802225c:	08024054 	.word	0x08024054
 8022260:	0802405a 	.word	0x0802405a
 8022264:	0802405e 	.word	0x0802405e
 8022268:	00000000 	.word	0x00000000
 802226c:	0802201d 	.word	0x0802201d

08022270 <_printf_common>:
 8022270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022274:	4616      	mov	r6, r2
 8022276:	4698      	mov	r8, r3
 8022278:	688a      	ldr	r2, [r1, #8]
 802227a:	690b      	ldr	r3, [r1, #16]
 802227c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8022280:	4293      	cmp	r3, r2
 8022282:	bfb8      	it	lt
 8022284:	4613      	movlt	r3, r2
 8022286:	6033      	str	r3, [r6, #0]
 8022288:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 802228c:	4607      	mov	r7, r0
 802228e:	460c      	mov	r4, r1
 8022290:	b10a      	cbz	r2, 8022296 <_printf_common+0x26>
 8022292:	3301      	adds	r3, #1
 8022294:	6033      	str	r3, [r6, #0]
 8022296:	6823      	ldr	r3, [r4, #0]
 8022298:	0699      	lsls	r1, r3, #26
 802229a:	bf42      	ittt	mi
 802229c:	6833      	ldrmi	r3, [r6, #0]
 802229e:	3302      	addmi	r3, #2
 80222a0:	6033      	strmi	r3, [r6, #0]
 80222a2:	6825      	ldr	r5, [r4, #0]
 80222a4:	f015 0506 	ands.w	r5, r5, #6
 80222a8:	d106      	bne.n	80222b8 <_printf_common+0x48>
 80222aa:	f104 0a19 	add.w	sl, r4, #25
 80222ae:	68e3      	ldr	r3, [r4, #12]
 80222b0:	6832      	ldr	r2, [r6, #0]
 80222b2:	1a9b      	subs	r3, r3, r2
 80222b4:	42ab      	cmp	r3, r5
 80222b6:	dc26      	bgt.n	8022306 <_printf_common+0x96>
 80222b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80222bc:	6822      	ldr	r2, [r4, #0]
 80222be:	3b00      	subs	r3, #0
 80222c0:	bf18      	it	ne
 80222c2:	2301      	movne	r3, #1
 80222c4:	0692      	lsls	r2, r2, #26
 80222c6:	d42b      	bmi.n	8022320 <_printf_common+0xb0>
 80222c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80222cc:	4641      	mov	r1, r8
 80222ce:	4638      	mov	r0, r7
 80222d0:	47c8      	blx	r9
 80222d2:	3001      	adds	r0, #1
 80222d4:	d01e      	beq.n	8022314 <_printf_common+0xa4>
 80222d6:	6823      	ldr	r3, [r4, #0]
 80222d8:	6922      	ldr	r2, [r4, #16]
 80222da:	f003 0306 	and.w	r3, r3, #6
 80222de:	2b04      	cmp	r3, #4
 80222e0:	bf02      	ittt	eq
 80222e2:	68e5      	ldreq	r5, [r4, #12]
 80222e4:	6833      	ldreq	r3, [r6, #0]
 80222e6:	1aed      	subeq	r5, r5, r3
 80222e8:	68a3      	ldr	r3, [r4, #8]
 80222ea:	bf0c      	ite	eq
 80222ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80222f0:	2500      	movne	r5, #0
 80222f2:	4293      	cmp	r3, r2
 80222f4:	bfc4      	itt	gt
 80222f6:	1a9b      	subgt	r3, r3, r2
 80222f8:	18ed      	addgt	r5, r5, r3
 80222fa:	2600      	movs	r6, #0
 80222fc:	341a      	adds	r4, #26
 80222fe:	42b5      	cmp	r5, r6
 8022300:	d11a      	bne.n	8022338 <_printf_common+0xc8>
 8022302:	2000      	movs	r0, #0
 8022304:	e008      	b.n	8022318 <_printf_common+0xa8>
 8022306:	2301      	movs	r3, #1
 8022308:	4652      	mov	r2, sl
 802230a:	4641      	mov	r1, r8
 802230c:	4638      	mov	r0, r7
 802230e:	47c8      	blx	r9
 8022310:	3001      	adds	r0, #1
 8022312:	d103      	bne.n	802231c <_printf_common+0xac>
 8022314:	f04f 30ff 	mov.w	r0, #4294967295
 8022318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802231c:	3501      	adds	r5, #1
 802231e:	e7c6      	b.n	80222ae <_printf_common+0x3e>
 8022320:	18e1      	adds	r1, r4, r3
 8022322:	1c5a      	adds	r2, r3, #1
 8022324:	2030      	movs	r0, #48	@ 0x30
 8022326:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 802232a:	4422      	add	r2, r4
 802232c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8022330:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8022334:	3302      	adds	r3, #2
 8022336:	e7c7      	b.n	80222c8 <_printf_common+0x58>
 8022338:	2301      	movs	r3, #1
 802233a:	4622      	mov	r2, r4
 802233c:	4641      	mov	r1, r8
 802233e:	4638      	mov	r0, r7
 8022340:	47c8      	blx	r9
 8022342:	3001      	adds	r0, #1
 8022344:	d0e6      	beq.n	8022314 <_printf_common+0xa4>
 8022346:	3601      	adds	r6, #1
 8022348:	e7d9      	b.n	80222fe <_printf_common+0x8e>
	...

0802234c <_printf_i>:
 802234c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8022350:	7e0f      	ldrb	r7, [r1, #24]
 8022352:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8022354:	2f78      	cmp	r7, #120	@ 0x78
 8022356:	4691      	mov	r9, r2
 8022358:	4680      	mov	r8, r0
 802235a:	460c      	mov	r4, r1
 802235c:	469a      	mov	sl, r3
 802235e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8022362:	d807      	bhi.n	8022374 <_printf_i+0x28>
 8022364:	2f62      	cmp	r7, #98	@ 0x62
 8022366:	d80a      	bhi.n	802237e <_printf_i+0x32>
 8022368:	2f00      	cmp	r7, #0
 802236a:	f000 80d2 	beq.w	8022512 <_printf_i+0x1c6>
 802236e:	2f58      	cmp	r7, #88	@ 0x58
 8022370:	f000 80b9 	beq.w	80224e6 <_printf_i+0x19a>
 8022374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8022378:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 802237c:	e03a      	b.n	80223f4 <_printf_i+0xa8>
 802237e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8022382:	2b15      	cmp	r3, #21
 8022384:	d8f6      	bhi.n	8022374 <_printf_i+0x28>
 8022386:	a101      	add	r1, pc, #4	@ (adr r1, 802238c <_printf_i+0x40>)
 8022388:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 802238c:	080223e5 	.word	0x080223e5
 8022390:	080223f9 	.word	0x080223f9
 8022394:	08022375 	.word	0x08022375
 8022398:	08022375 	.word	0x08022375
 802239c:	08022375 	.word	0x08022375
 80223a0:	08022375 	.word	0x08022375
 80223a4:	080223f9 	.word	0x080223f9
 80223a8:	08022375 	.word	0x08022375
 80223ac:	08022375 	.word	0x08022375
 80223b0:	08022375 	.word	0x08022375
 80223b4:	08022375 	.word	0x08022375
 80223b8:	080224f9 	.word	0x080224f9
 80223bc:	08022423 	.word	0x08022423
 80223c0:	080224b3 	.word	0x080224b3
 80223c4:	08022375 	.word	0x08022375
 80223c8:	08022375 	.word	0x08022375
 80223cc:	0802251b 	.word	0x0802251b
 80223d0:	08022375 	.word	0x08022375
 80223d4:	08022423 	.word	0x08022423
 80223d8:	08022375 	.word	0x08022375
 80223dc:	08022375 	.word	0x08022375
 80223e0:	080224bb 	.word	0x080224bb
 80223e4:	6833      	ldr	r3, [r6, #0]
 80223e6:	1d1a      	adds	r2, r3, #4
 80223e8:	681b      	ldr	r3, [r3, #0]
 80223ea:	6032      	str	r2, [r6, #0]
 80223ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80223f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80223f4:	2301      	movs	r3, #1
 80223f6:	e09d      	b.n	8022534 <_printf_i+0x1e8>
 80223f8:	6833      	ldr	r3, [r6, #0]
 80223fa:	6820      	ldr	r0, [r4, #0]
 80223fc:	1d19      	adds	r1, r3, #4
 80223fe:	6031      	str	r1, [r6, #0]
 8022400:	0606      	lsls	r6, r0, #24
 8022402:	d501      	bpl.n	8022408 <_printf_i+0xbc>
 8022404:	681d      	ldr	r5, [r3, #0]
 8022406:	e003      	b.n	8022410 <_printf_i+0xc4>
 8022408:	0645      	lsls	r5, r0, #25
 802240a:	d5fb      	bpl.n	8022404 <_printf_i+0xb8>
 802240c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8022410:	2d00      	cmp	r5, #0
 8022412:	da03      	bge.n	802241c <_printf_i+0xd0>
 8022414:	232d      	movs	r3, #45	@ 0x2d
 8022416:	426d      	negs	r5, r5
 8022418:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802241c:	4859      	ldr	r0, [pc, #356]	@ (8022584 <_printf_i+0x238>)
 802241e:	230a      	movs	r3, #10
 8022420:	e011      	b.n	8022446 <_printf_i+0xfa>
 8022422:	6821      	ldr	r1, [r4, #0]
 8022424:	6833      	ldr	r3, [r6, #0]
 8022426:	0608      	lsls	r0, r1, #24
 8022428:	f853 5b04 	ldr.w	r5, [r3], #4
 802242c:	d402      	bmi.n	8022434 <_printf_i+0xe8>
 802242e:	0649      	lsls	r1, r1, #25
 8022430:	bf48      	it	mi
 8022432:	b2ad      	uxthmi	r5, r5
 8022434:	2f6f      	cmp	r7, #111	@ 0x6f
 8022436:	4853      	ldr	r0, [pc, #332]	@ (8022584 <_printf_i+0x238>)
 8022438:	6033      	str	r3, [r6, #0]
 802243a:	bf14      	ite	ne
 802243c:	230a      	movne	r3, #10
 802243e:	2308      	moveq	r3, #8
 8022440:	2100      	movs	r1, #0
 8022442:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8022446:	6866      	ldr	r6, [r4, #4]
 8022448:	60a6      	str	r6, [r4, #8]
 802244a:	2e00      	cmp	r6, #0
 802244c:	bfa2      	ittt	ge
 802244e:	6821      	ldrge	r1, [r4, #0]
 8022450:	f021 0104 	bicge.w	r1, r1, #4
 8022454:	6021      	strge	r1, [r4, #0]
 8022456:	b90d      	cbnz	r5, 802245c <_printf_i+0x110>
 8022458:	2e00      	cmp	r6, #0
 802245a:	d04b      	beq.n	80224f4 <_printf_i+0x1a8>
 802245c:	4616      	mov	r6, r2
 802245e:	fbb5 f1f3 	udiv	r1, r5, r3
 8022462:	fb03 5711 	mls	r7, r3, r1, r5
 8022466:	5dc7      	ldrb	r7, [r0, r7]
 8022468:	f806 7d01 	strb.w	r7, [r6, #-1]!
 802246c:	462f      	mov	r7, r5
 802246e:	42bb      	cmp	r3, r7
 8022470:	460d      	mov	r5, r1
 8022472:	d9f4      	bls.n	802245e <_printf_i+0x112>
 8022474:	2b08      	cmp	r3, #8
 8022476:	d10b      	bne.n	8022490 <_printf_i+0x144>
 8022478:	6823      	ldr	r3, [r4, #0]
 802247a:	07df      	lsls	r7, r3, #31
 802247c:	d508      	bpl.n	8022490 <_printf_i+0x144>
 802247e:	6923      	ldr	r3, [r4, #16]
 8022480:	6861      	ldr	r1, [r4, #4]
 8022482:	4299      	cmp	r1, r3
 8022484:	bfde      	ittt	le
 8022486:	2330      	movle	r3, #48	@ 0x30
 8022488:	f806 3c01 	strble.w	r3, [r6, #-1]
 802248c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8022490:	1b92      	subs	r2, r2, r6
 8022492:	6122      	str	r2, [r4, #16]
 8022494:	f8cd a000 	str.w	sl, [sp]
 8022498:	464b      	mov	r3, r9
 802249a:	aa03      	add	r2, sp, #12
 802249c:	4621      	mov	r1, r4
 802249e:	4640      	mov	r0, r8
 80224a0:	f7ff fee6 	bl	8022270 <_printf_common>
 80224a4:	3001      	adds	r0, #1
 80224a6:	d14a      	bne.n	802253e <_printf_i+0x1f2>
 80224a8:	f04f 30ff 	mov.w	r0, #4294967295
 80224ac:	b004      	add	sp, #16
 80224ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80224b2:	6823      	ldr	r3, [r4, #0]
 80224b4:	f043 0320 	orr.w	r3, r3, #32
 80224b8:	6023      	str	r3, [r4, #0]
 80224ba:	4833      	ldr	r0, [pc, #204]	@ (8022588 <_printf_i+0x23c>)
 80224bc:	2778      	movs	r7, #120	@ 0x78
 80224be:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80224c2:	6823      	ldr	r3, [r4, #0]
 80224c4:	6831      	ldr	r1, [r6, #0]
 80224c6:	061f      	lsls	r7, r3, #24
 80224c8:	f851 5b04 	ldr.w	r5, [r1], #4
 80224cc:	d402      	bmi.n	80224d4 <_printf_i+0x188>
 80224ce:	065f      	lsls	r7, r3, #25
 80224d0:	bf48      	it	mi
 80224d2:	b2ad      	uxthmi	r5, r5
 80224d4:	6031      	str	r1, [r6, #0]
 80224d6:	07d9      	lsls	r1, r3, #31
 80224d8:	bf44      	itt	mi
 80224da:	f043 0320 	orrmi.w	r3, r3, #32
 80224de:	6023      	strmi	r3, [r4, #0]
 80224e0:	b11d      	cbz	r5, 80224ea <_printf_i+0x19e>
 80224e2:	2310      	movs	r3, #16
 80224e4:	e7ac      	b.n	8022440 <_printf_i+0xf4>
 80224e6:	4827      	ldr	r0, [pc, #156]	@ (8022584 <_printf_i+0x238>)
 80224e8:	e7e9      	b.n	80224be <_printf_i+0x172>
 80224ea:	6823      	ldr	r3, [r4, #0]
 80224ec:	f023 0320 	bic.w	r3, r3, #32
 80224f0:	6023      	str	r3, [r4, #0]
 80224f2:	e7f6      	b.n	80224e2 <_printf_i+0x196>
 80224f4:	4616      	mov	r6, r2
 80224f6:	e7bd      	b.n	8022474 <_printf_i+0x128>
 80224f8:	6833      	ldr	r3, [r6, #0]
 80224fa:	6825      	ldr	r5, [r4, #0]
 80224fc:	6961      	ldr	r1, [r4, #20]
 80224fe:	1d18      	adds	r0, r3, #4
 8022500:	6030      	str	r0, [r6, #0]
 8022502:	062e      	lsls	r6, r5, #24
 8022504:	681b      	ldr	r3, [r3, #0]
 8022506:	d501      	bpl.n	802250c <_printf_i+0x1c0>
 8022508:	6019      	str	r1, [r3, #0]
 802250a:	e002      	b.n	8022512 <_printf_i+0x1c6>
 802250c:	0668      	lsls	r0, r5, #25
 802250e:	d5fb      	bpl.n	8022508 <_printf_i+0x1bc>
 8022510:	8019      	strh	r1, [r3, #0]
 8022512:	2300      	movs	r3, #0
 8022514:	6123      	str	r3, [r4, #16]
 8022516:	4616      	mov	r6, r2
 8022518:	e7bc      	b.n	8022494 <_printf_i+0x148>
 802251a:	6833      	ldr	r3, [r6, #0]
 802251c:	1d1a      	adds	r2, r3, #4
 802251e:	6032      	str	r2, [r6, #0]
 8022520:	681e      	ldr	r6, [r3, #0]
 8022522:	6862      	ldr	r2, [r4, #4]
 8022524:	2100      	movs	r1, #0
 8022526:	4630      	mov	r0, r6
 8022528:	f7dd fe32 	bl	8000190 <memchr>
 802252c:	b108      	cbz	r0, 8022532 <_printf_i+0x1e6>
 802252e:	1b80      	subs	r0, r0, r6
 8022530:	6060      	str	r0, [r4, #4]
 8022532:	6863      	ldr	r3, [r4, #4]
 8022534:	6123      	str	r3, [r4, #16]
 8022536:	2300      	movs	r3, #0
 8022538:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802253c:	e7aa      	b.n	8022494 <_printf_i+0x148>
 802253e:	6923      	ldr	r3, [r4, #16]
 8022540:	4632      	mov	r2, r6
 8022542:	4649      	mov	r1, r9
 8022544:	4640      	mov	r0, r8
 8022546:	47d0      	blx	sl
 8022548:	3001      	adds	r0, #1
 802254a:	d0ad      	beq.n	80224a8 <_printf_i+0x15c>
 802254c:	6823      	ldr	r3, [r4, #0]
 802254e:	079b      	lsls	r3, r3, #30
 8022550:	d413      	bmi.n	802257a <_printf_i+0x22e>
 8022552:	68e0      	ldr	r0, [r4, #12]
 8022554:	9b03      	ldr	r3, [sp, #12]
 8022556:	4298      	cmp	r0, r3
 8022558:	bfb8      	it	lt
 802255a:	4618      	movlt	r0, r3
 802255c:	e7a6      	b.n	80224ac <_printf_i+0x160>
 802255e:	2301      	movs	r3, #1
 8022560:	4632      	mov	r2, r6
 8022562:	4649      	mov	r1, r9
 8022564:	4640      	mov	r0, r8
 8022566:	47d0      	blx	sl
 8022568:	3001      	adds	r0, #1
 802256a:	d09d      	beq.n	80224a8 <_printf_i+0x15c>
 802256c:	3501      	adds	r5, #1
 802256e:	68e3      	ldr	r3, [r4, #12]
 8022570:	9903      	ldr	r1, [sp, #12]
 8022572:	1a5b      	subs	r3, r3, r1
 8022574:	42ab      	cmp	r3, r5
 8022576:	dcf2      	bgt.n	802255e <_printf_i+0x212>
 8022578:	e7eb      	b.n	8022552 <_printf_i+0x206>
 802257a:	2500      	movs	r5, #0
 802257c:	f104 0619 	add.w	r6, r4, #25
 8022580:	e7f5      	b.n	802256e <_printf_i+0x222>
 8022582:	bf00      	nop
 8022584:	08024065 	.word	0x08024065
 8022588:	08024076 	.word	0x08024076

0802258c <__swbuf_r>:
 802258c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802258e:	460e      	mov	r6, r1
 8022590:	4614      	mov	r4, r2
 8022592:	4605      	mov	r5, r0
 8022594:	b118      	cbz	r0, 802259e <__swbuf_r+0x12>
 8022596:	6a03      	ldr	r3, [r0, #32]
 8022598:	b90b      	cbnz	r3, 802259e <__swbuf_r+0x12>
 802259a:	f7fe f9e1 	bl	8020960 <__sinit>
 802259e:	69a3      	ldr	r3, [r4, #24]
 80225a0:	60a3      	str	r3, [r4, #8]
 80225a2:	89a3      	ldrh	r3, [r4, #12]
 80225a4:	071a      	lsls	r2, r3, #28
 80225a6:	d501      	bpl.n	80225ac <__swbuf_r+0x20>
 80225a8:	6923      	ldr	r3, [r4, #16]
 80225aa:	b943      	cbnz	r3, 80225be <__swbuf_r+0x32>
 80225ac:	4621      	mov	r1, r4
 80225ae:	4628      	mov	r0, r5
 80225b0:	f000 f82a 	bl	8022608 <__swsetup_r>
 80225b4:	b118      	cbz	r0, 80225be <__swbuf_r+0x32>
 80225b6:	f04f 37ff 	mov.w	r7, #4294967295
 80225ba:	4638      	mov	r0, r7
 80225bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80225be:	6823      	ldr	r3, [r4, #0]
 80225c0:	6922      	ldr	r2, [r4, #16]
 80225c2:	1a98      	subs	r0, r3, r2
 80225c4:	6963      	ldr	r3, [r4, #20]
 80225c6:	b2f6      	uxtb	r6, r6
 80225c8:	4283      	cmp	r3, r0
 80225ca:	4637      	mov	r7, r6
 80225cc:	dc05      	bgt.n	80225da <__swbuf_r+0x4e>
 80225ce:	4621      	mov	r1, r4
 80225d0:	4628      	mov	r0, r5
 80225d2:	f7ff fc83 	bl	8021edc <_fflush_r>
 80225d6:	2800      	cmp	r0, #0
 80225d8:	d1ed      	bne.n	80225b6 <__swbuf_r+0x2a>
 80225da:	68a3      	ldr	r3, [r4, #8]
 80225dc:	3b01      	subs	r3, #1
 80225de:	60a3      	str	r3, [r4, #8]
 80225e0:	6823      	ldr	r3, [r4, #0]
 80225e2:	1c5a      	adds	r2, r3, #1
 80225e4:	6022      	str	r2, [r4, #0]
 80225e6:	701e      	strb	r6, [r3, #0]
 80225e8:	6962      	ldr	r2, [r4, #20]
 80225ea:	1c43      	adds	r3, r0, #1
 80225ec:	429a      	cmp	r2, r3
 80225ee:	d004      	beq.n	80225fa <__swbuf_r+0x6e>
 80225f0:	89a3      	ldrh	r3, [r4, #12]
 80225f2:	07db      	lsls	r3, r3, #31
 80225f4:	d5e1      	bpl.n	80225ba <__swbuf_r+0x2e>
 80225f6:	2e0a      	cmp	r6, #10
 80225f8:	d1df      	bne.n	80225ba <__swbuf_r+0x2e>
 80225fa:	4621      	mov	r1, r4
 80225fc:	4628      	mov	r0, r5
 80225fe:	f7ff fc6d 	bl	8021edc <_fflush_r>
 8022602:	2800      	cmp	r0, #0
 8022604:	d0d9      	beq.n	80225ba <__swbuf_r+0x2e>
 8022606:	e7d6      	b.n	80225b6 <__swbuf_r+0x2a>

08022608 <__swsetup_r>:
 8022608:	b538      	push	{r3, r4, r5, lr}
 802260a:	4b29      	ldr	r3, [pc, #164]	@ (80226b0 <__swsetup_r+0xa8>)
 802260c:	4605      	mov	r5, r0
 802260e:	6818      	ldr	r0, [r3, #0]
 8022610:	460c      	mov	r4, r1
 8022612:	b118      	cbz	r0, 802261c <__swsetup_r+0x14>
 8022614:	6a03      	ldr	r3, [r0, #32]
 8022616:	b90b      	cbnz	r3, 802261c <__swsetup_r+0x14>
 8022618:	f7fe f9a2 	bl	8020960 <__sinit>
 802261c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022620:	0719      	lsls	r1, r3, #28
 8022622:	d422      	bmi.n	802266a <__swsetup_r+0x62>
 8022624:	06da      	lsls	r2, r3, #27
 8022626:	d407      	bmi.n	8022638 <__swsetup_r+0x30>
 8022628:	2209      	movs	r2, #9
 802262a:	602a      	str	r2, [r5, #0]
 802262c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8022630:	81a3      	strh	r3, [r4, #12]
 8022632:	f04f 30ff 	mov.w	r0, #4294967295
 8022636:	e033      	b.n	80226a0 <__swsetup_r+0x98>
 8022638:	0758      	lsls	r0, r3, #29
 802263a:	d512      	bpl.n	8022662 <__swsetup_r+0x5a>
 802263c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802263e:	b141      	cbz	r1, 8022652 <__swsetup_r+0x4a>
 8022640:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8022644:	4299      	cmp	r1, r3
 8022646:	d002      	beq.n	802264e <__swsetup_r+0x46>
 8022648:	4628      	mov	r0, r5
 802264a:	f7fe facd 	bl	8020be8 <_free_r>
 802264e:	2300      	movs	r3, #0
 8022650:	6363      	str	r3, [r4, #52]	@ 0x34
 8022652:	89a3      	ldrh	r3, [r4, #12]
 8022654:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8022658:	81a3      	strh	r3, [r4, #12]
 802265a:	2300      	movs	r3, #0
 802265c:	6063      	str	r3, [r4, #4]
 802265e:	6923      	ldr	r3, [r4, #16]
 8022660:	6023      	str	r3, [r4, #0]
 8022662:	89a3      	ldrh	r3, [r4, #12]
 8022664:	f043 0308 	orr.w	r3, r3, #8
 8022668:	81a3      	strh	r3, [r4, #12]
 802266a:	6923      	ldr	r3, [r4, #16]
 802266c:	b94b      	cbnz	r3, 8022682 <__swsetup_r+0x7a>
 802266e:	89a3      	ldrh	r3, [r4, #12]
 8022670:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8022674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8022678:	d003      	beq.n	8022682 <__swsetup_r+0x7a>
 802267a:	4621      	mov	r1, r4
 802267c:	4628      	mov	r0, r5
 802267e:	f000 f883 	bl	8022788 <__smakebuf_r>
 8022682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022686:	f013 0201 	ands.w	r2, r3, #1
 802268a:	d00a      	beq.n	80226a2 <__swsetup_r+0x9a>
 802268c:	2200      	movs	r2, #0
 802268e:	60a2      	str	r2, [r4, #8]
 8022690:	6962      	ldr	r2, [r4, #20]
 8022692:	4252      	negs	r2, r2
 8022694:	61a2      	str	r2, [r4, #24]
 8022696:	6922      	ldr	r2, [r4, #16]
 8022698:	b942      	cbnz	r2, 80226ac <__swsetup_r+0xa4>
 802269a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802269e:	d1c5      	bne.n	802262c <__swsetup_r+0x24>
 80226a0:	bd38      	pop	{r3, r4, r5, pc}
 80226a2:	0799      	lsls	r1, r3, #30
 80226a4:	bf58      	it	pl
 80226a6:	6962      	ldrpl	r2, [r4, #20]
 80226a8:	60a2      	str	r2, [r4, #8]
 80226aa:	e7f4      	b.n	8022696 <__swsetup_r+0x8e>
 80226ac:	2000      	movs	r0, #0
 80226ae:	e7f7      	b.n	80226a0 <__swsetup_r+0x98>
 80226b0:	200002d4 	.word	0x200002d4

080226b4 <_raise_r>:
 80226b4:	291f      	cmp	r1, #31
 80226b6:	b538      	push	{r3, r4, r5, lr}
 80226b8:	4605      	mov	r5, r0
 80226ba:	460c      	mov	r4, r1
 80226bc:	d904      	bls.n	80226c8 <_raise_r+0x14>
 80226be:	2316      	movs	r3, #22
 80226c0:	6003      	str	r3, [r0, #0]
 80226c2:	f04f 30ff 	mov.w	r0, #4294967295
 80226c6:	bd38      	pop	{r3, r4, r5, pc}
 80226c8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80226ca:	b112      	cbz	r2, 80226d2 <_raise_r+0x1e>
 80226cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80226d0:	b94b      	cbnz	r3, 80226e6 <_raise_r+0x32>
 80226d2:	4628      	mov	r0, r5
 80226d4:	f000 f830 	bl	8022738 <_getpid_r>
 80226d8:	4622      	mov	r2, r4
 80226da:	4601      	mov	r1, r0
 80226dc:	4628      	mov	r0, r5
 80226de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80226e2:	f000 b817 	b.w	8022714 <_kill_r>
 80226e6:	2b01      	cmp	r3, #1
 80226e8:	d00a      	beq.n	8022700 <_raise_r+0x4c>
 80226ea:	1c59      	adds	r1, r3, #1
 80226ec:	d103      	bne.n	80226f6 <_raise_r+0x42>
 80226ee:	2316      	movs	r3, #22
 80226f0:	6003      	str	r3, [r0, #0]
 80226f2:	2001      	movs	r0, #1
 80226f4:	e7e7      	b.n	80226c6 <_raise_r+0x12>
 80226f6:	2100      	movs	r1, #0
 80226f8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80226fc:	4620      	mov	r0, r4
 80226fe:	4798      	blx	r3
 8022700:	2000      	movs	r0, #0
 8022702:	e7e0      	b.n	80226c6 <_raise_r+0x12>

08022704 <raise>:
 8022704:	4b02      	ldr	r3, [pc, #8]	@ (8022710 <raise+0xc>)
 8022706:	4601      	mov	r1, r0
 8022708:	6818      	ldr	r0, [r3, #0]
 802270a:	f7ff bfd3 	b.w	80226b4 <_raise_r>
 802270e:	bf00      	nop
 8022710:	200002d4 	.word	0x200002d4

08022714 <_kill_r>:
 8022714:	b538      	push	{r3, r4, r5, lr}
 8022716:	4d07      	ldr	r5, [pc, #28]	@ (8022734 <_kill_r+0x20>)
 8022718:	2300      	movs	r3, #0
 802271a:	4604      	mov	r4, r0
 802271c:	4608      	mov	r0, r1
 802271e:	4611      	mov	r1, r2
 8022720:	602b      	str	r3, [r5, #0]
 8022722:	f7e0 f879 	bl	8002818 <_kill>
 8022726:	1c43      	adds	r3, r0, #1
 8022728:	d102      	bne.n	8022730 <_kill_r+0x1c>
 802272a:	682b      	ldr	r3, [r5, #0]
 802272c:	b103      	cbz	r3, 8022730 <_kill_r+0x1c>
 802272e:	6023      	str	r3, [r4, #0]
 8022730:	bd38      	pop	{r3, r4, r5, pc}
 8022732:	bf00      	nop
 8022734:	200028d8 	.word	0x200028d8

08022738 <_getpid_r>:
 8022738:	f7e0 b867 	b.w	800280a <_getpid>

0802273c <__swhatbuf_r>:
 802273c:	b570      	push	{r4, r5, r6, lr}
 802273e:	460c      	mov	r4, r1
 8022740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8022744:	2900      	cmp	r1, #0
 8022746:	b096      	sub	sp, #88	@ 0x58
 8022748:	4615      	mov	r5, r2
 802274a:	461e      	mov	r6, r3
 802274c:	da0d      	bge.n	802276a <__swhatbuf_r+0x2e>
 802274e:	89a3      	ldrh	r3, [r4, #12]
 8022750:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8022754:	f04f 0100 	mov.w	r1, #0
 8022758:	bf14      	ite	ne
 802275a:	2340      	movne	r3, #64	@ 0x40
 802275c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8022760:	2000      	movs	r0, #0
 8022762:	6031      	str	r1, [r6, #0]
 8022764:	602b      	str	r3, [r5, #0]
 8022766:	b016      	add	sp, #88	@ 0x58
 8022768:	bd70      	pop	{r4, r5, r6, pc}
 802276a:	466a      	mov	r2, sp
 802276c:	f000 f848 	bl	8022800 <_fstat_r>
 8022770:	2800      	cmp	r0, #0
 8022772:	dbec      	blt.n	802274e <__swhatbuf_r+0x12>
 8022774:	9901      	ldr	r1, [sp, #4]
 8022776:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 802277a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 802277e:	4259      	negs	r1, r3
 8022780:	4159      	adcs	r1, r3
 8022782:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8022786:	e7eb      	b.n	8022760 <__swhatbuf_r+0x24>

08022788 <__smakebuf_r>:
 8022788:	898b      	ldrh	r3, [r1, #12]
 802278a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802278c:	079d      	lsls	r5, r3, #30
 802278e:	4606      	mov	r6, r0
 8022790:	460c      	mov	r4, r1
 8022792:	d507      	bpl.n	80227a4 <__smakebuf_r+0x1c>
 8022794:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8022798:	6023      	str	r3, [r4, #0]
 802279a:	6123      	str	r3, [r4, #16]
 802279c:	2301      	movs	r3, #1
 802279e:	6163      	str	r3, [r4, #20]
 80227a0:	b003      	add	sp, #12
 80227a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80227a4:	ab01      	add	r3, sp, #4
 80227a6:	466a      	mov	r2, sp
 80227a8:	f7ff ffc8 	bl	802273c <__swhatbuf_r>
 80227ac:	9f00      	ldr	r7, [sp, #0]
 80227ae:	4605      	mov	r5, r0
 80227b0:	4639      	mov	r1, r7
 80227b2:	4630      	mov	r0, r6
 80227b4:	f7fe fdbe 	bl	8021334 <_malloc_r>
 80227b8:	b948      	cbnz	r0, 80227ce <__smakebuf_r+0x46>
 80227ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80227be:	059a      	lsls	r2, r3, #22
 80227c0:	d4ee      	bmi.n	80227a0 <__smakebuf_r+0x18>
 80227c2:	f023 0303 	bic.w	r3, r3, #3
 80227c6:	f043 0302 	orr.w	r3, r3, #2
 80227ca:	81a3      	strh	r3, [r4, #12]
 80227cc:	e7e2      	b.n	8022794 <__smakebuf_r+0xc>
 80227ce:	89a3      	ldrh	r3, [r4, #12]
 80227d0:	6020      	str	r0, [r4, #0]
 80227d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80227d6:	81a3      	strh	r3, [r4, #12]
 80227d8:	9b01      	ldr	r3, [sp, #4]
 80227da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80227de:	b15b      	cbz	r3, 80227f8 <__smakebuf_r+0x70>
 80227e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80227e4:	4630      	mov	r0, r6
 80227e6:	f000 f81d 	bl	8022824 <_isatty_r>
 80227ea:	b128      	cbz	r0, 80227f8 <__smakebuf_r+0x70>
 80227ec:	89a3      	ldrh	r3, [r4, #12]
 80227ee:	f023 0303 	bic.w	r3, r3, #3
 80227f2:	f043 0301 	orr.w	r3, r3, #1
 80227f6:	81a3      	strh	r3, [r4, #12]
 80227f8:	89a3      	ldrh	r3, [r4, #12]
 80227fa:	431d      	orrs	r5, r3
 80227fc:	81a5      	strh	r5, [r4, #12]
 80227fe:	e7cf      	b.n	80227a0 <__smakebuf_r+0x18>

08022800 <_fstat_r>:
 8022800:	b538      	push	{r3, r4, r5, lr}
 8022802:	4d07      	ldr	r5, [pc, #28]	@ (8022820 <_fstat_r+0x20>)
 8022804:	2300      	movs	r3, #0
 8022806:	4604      	mov	r4, r0
 8022808:	4608      	mov	r0, r1
 802280a:	4611      	mov	r1, r2
 802280c:	602b      	str	r3, [r5, #0]
 802280e:	f7e0 f862 	bl	80028d6 <_fstat>
 8022812:	1c43      	adds	r3, r0, #1
 8022814:	d102      	bne.n	802281c <_fstat_r+0x1c>
 8022816:	682b      	ldr	r3, [r5, #0]
 8022818:	b103      	cbz	r3, 802281c <_fstat_r+0x1c>
 802281a:	6023      	str	r3, [r4, #0]
 802281c:	bd38      	pop	{r3, r4, r5, pc}
 802281e:	bf00      	nop
 8022820:	200028d8 	.word	0x200028d8

08022824 <_isatty_r>:
 8022824:	b538      	push	{r3, r4, r5, lr}
 8022826:	4d06      	ldr	r5, [pc, #24]	@ (8022840 <_isatty_r+0x1c>)
 8022828:	2300      	movs	r3, #0
 802282a:	4604      	mov	r4, r0
 802282c:	4608      	mov	r0, r1
 802282e:	602b      	str	r3, [r5, #0]
 8022830:	f7e0 f860 	bl	80028f4 <_isatty>
 8022834:	1c43      	adds	r3, r0, #1
 8022836:	d102      	bne.n	802283e <_isatty_r+0x1a>
 8022838:	682b      	ldr	r3, [r5, #0]
 802283a:	b103      	cbz	r3, 802283e <_isatty_r+0x1a>
 802283c:	6023      	str	r3, [r4, #0]
 802283e:	bd38      	pop	{r3, r4, r5, pc}
 8022840:	200028d8 	.word	0x200028d8
 8022844:	00000000 	.word	0x00000000

08022848 <floor>:
 8022848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802284c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8022850:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8022854:	2e13      	cmp	r6, #19
 8022856:	4602      	mov	r2, r0
 8022858:	460b      	mov	r3, r1
 802285a:	460c      	mov	r4, r1
 802285c:	4605      	mov	r5, r0
 802285e:	4680      	mov	r8, r0
 8022860:	dc35      	bgt.n	80228ce <floor+0x86>
 8022862:	2e00      	cmp	r6, #0
 8022864:	da17      	bge.n	8022896 <floor+0x4e>
 8022866:	a334      	add	r3, pc, #208	@ (adr r3, 8022938 <floor+0xf0>)
 8022868:	e9d3 2300 	ldrd	r2, r3, [r3]
 802286c:	f7dd fd9a 	bl	80003a4 <__adddf3>
 8022870:	2200      	movs	r2, #0
 8022872:	2300      	movs	r3, #0
 8022874:	f7de f9dc 	bl	8000c30 <__aeabi_dcmpgt>
 8022878:	b150      	cbz	r0, 8022890 <floor+0x48>
 802287a:	2c00      	cmp	r4, #0
 802287c:	da57      	bge.n	802292e <floor+0xe6>
 802287e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8022882:	432c      	orrs	r4, r5
 8022884:	2500      	movs	r5, #0
 8022886:	42ac      	cmp	r4, r5
 8022888:	4c2d      	ldr	r4, [pc, #180]	@ (8022940 <floor+0xf8>)
 802288a:	bf08      	it	eq
 802288c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8022890:	4623      	mov	r3, r4
 8022892:	462a      	mov	r2, r5
 8022894:	e024      	b.n	80228e0 <floor+0x98>
 8022896:	4f2b      	ldr	r7, [pc, #172]	@ (8022944 <floor+0xfc>)
 8022898:	4137      	asrs	r7, r6
 802289a:	ea01 0c07 	and.w	ip, r1, r7
 802289e:	ea5c 0c00 	orrs.w	ip, ip, r0
 80228a2:	d01d      	beq.n	80228e0 <floor+0x98>
 80228a4:	a324      	add	r3, pc, #144	@ (adr r3, 8022938 <floor+0xf0>)
 80228a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228aa:	f7dd fd7b 	bl	80003a4 <__adddf3>
 80228ae:	2200      	movs	r2, #0
 80228b0:	2300      	movs	r3, #0
 80228b2:	f7de f9bd 	bl	8000c30 <__aeabi_dcmpgt>
 80228b6:	2800      	cmp	r0, #0
 80228b8:	d0ea      	beq.n	8022890 <floor+0x48>
 80228ba:	2c00      	cmp	r4, #0
 80228bc:	bfbe      	ittt	lt
 80228be:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80228c2:	4133      	asrlt	r3, r6
 80228c4:	18e4      	addlt	r4, r4, r3
 80228c6:	ea24 0407 	bic.w	r4, r4, r7
 80228ca:	2500      	movs	r5, #0
 80228cc:	e7e0      	b.n	8022890 <floor+0x48>
 80228ce:	2e33      	cmp	r6, #51	@ 0x33
 80228d0:	dd0a      	ble.n	80228e8 <floor+0xa0>
 80228d2:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80228d6:	d103      	bne.n	80228e0 <floor+0x98>
 80228d8:	f7dd fd64 	bl	80003a4 <__adddf3>
 80228dc:	4602      	mov	r2, r0
 80228de:	460b      	mov	r3, r1
 80228e0:	4610      	mov	r0, r2
 80228e2:	4619      	mov	r1, r3
 80228e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80228e8:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 80228ec:	f04f 3cff 	mov.w	ip, #4294967295
 80228f0:	fa2c f707 	lsr.w	r7, ip, r7
 80228f4:	4207      	tst	r7, r0
 80228f6:	d0f3      	beq.n	80228e0 <floor+0x98>
 80228f8:	a30f      	add	r3, pc, #60	@ (adr r3, 8022938 <floor+0xf0>)
 80228fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228fe:	f7dd fd51 	bl	80003a4 <__adddf3>
 8022902:	2200      	movs	r2, #0
 8022904:	2300      	movs	r3, #0
 8022906:	f7de f993 	bl	8000c30 <__aeabi_dcmpgt>
 802290a:	2800      	cmp	r0, #0
 802290c:	d0c0      	beq.n	8022890 <floor+0x48>
 802290e:	2c00      	cmp	r4, #0
 8022910:	da0a      	bge.n	8022928 <floor+0xe0>
 8022912:	2e14      	cmp	r6, #20
 8022914:	d101      	bne.n	802291a <floor+0xd2>
 8022916:	3401      	adds	r4, #1
 8022918:	e006      	b.n	8022928 <floor+0xe0>
 802291a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 802291e:	2301      	movs	r3, #1
 8022920:	40b3      	lsls	r3, r6
 8022922:	441d      	add	r5, r3
 8022924:	4545      	cmp	r5, r8
 8022926:	d3f6      	bcc.n	8022916 <floor+0xce>
 8022928:	ea25 0507 	bic.w	r5, r5, r7
 802292c:	e7b0      	b.n	8022890 <floor+0x48>
 802292e:	2500      	movs	r5, #0
 8022930:	462c      	mov	r4, r5
 8022932:	e7ad      	b.n	8022890 <floor+0x48>
 8022934:	f3af 8000 	nop.w
 8022938:	8800759c 	.word	0x8800759c
 802293c:	7e37e43c 	.word	0x7e37e43c
 8022940:	bff00000 	.word	0xbff00000
 8022944:	000fffff 	.word	0x000fffff

08022948 <_init>:
 8022948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802294a:	bf00      	nop
 802294c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802294e:	bc08      	pop	{r3}
 8022950:	469e      	mov	lr, r3
 8022952:	4770      	bx	lr

08022954 <_fini>:
 8022954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022956:	bf00      	nop
 8022958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802295a:	bc08      	pop	{r3}
 802295c:	469e      	mov	lr, r3
 802295e:	4770      	bx	lr
