Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 12 14:12:58 2025
| Host         : 102-039 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_2_state_timing_summary_routed.rpt -pb stopwatch_2_state_timing_summary_routed.pb -rpx stopwatch_2_state_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_2_state
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     9           
LUTAR-1    Warning           LUT drives async reset alert    8           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: din[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_1hz1/sig_out_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_4hz1/sig_out_i_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sig_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.586        0.000                      0                  130        0.101        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.586        0.000                      0                  130        0.101        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.932ns (24.795%)  route 2.827ns (75.205%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.836     9.401    clk_4hz1/sig_out_i
    SLICE_X111Y55        FDRE                                         r  clk_4hz1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y55        FDRE                                         r  clk_4hz1/counter_reg[29]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y55        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.932ns (24.795%)  route 2.827ns (75.205%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.836     9.401    clk_4hz1/sig_out_i
    SLICE_X111Y55        FDRE                                         r  clk_4hz1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y55        FDRE                                         r  clk_4hz1/counter_reg[30]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y55        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.932ns (24.795%)  route 2.827ns (75.205%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.836     9.401    clk_4hz1/sig_out_i
    SLICE_X111Y55        FDRE                                         r  clk_4hz1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y55        FDRE                                         r  clk_4hz1/counter_reg[31]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y55        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.932ns (24.796%)  route 2.827ns (75.204%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.836     9.401    clk_4hz1/sig_out_i
    SLICE_X111Y54        FDRE                                         r  clk_4hz1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y54        FDRE                                         r  clk_4hz1/counter_reg[25]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.932ns (24.796%)  route 2.827ns (75.204%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.836     9.401    clk_4hz1/sig_out_i
    SLICE_X111Y54        FDRE                                         r  clk_4hz1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y54        FDRE                                         r  clk_4hz1/counter_reg[26]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.932ns (24.796%)  route 2.827ns (75.204%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.836     9.401    clk_4hz1/sig_out_i
    SLICE_X111Y54        FDRE                                         r  clk_4hz1/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y54        FDRE                                         r  clk_4hz1/counter_reg[27]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.932ns (24.796%)  route 2.827ns (75.204%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.836     9.401    clk_4hz1/sig_out_i
    SLICE_X111Y54        FDRE                                         r  clk_4hz1/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y54        FDRE                                         r  clk_4hz1/counter_reg[28]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.932ns (25.769%)  route 2.685ns (74.231%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.694     9.259    clk_4hz1/sig_out_i
    SLICE_X111Y53        FDRE                                         r  clk_4hz1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y53        FDRE                                         r  clk_4hz1/counter_reg[21]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.932ns (25.769%)  route 2.685ns (74.231%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.694     9.259    clk_4hz1/sig_out_i
    SLICE_X111Y53        FDRE                                         r  clk_4hz1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y53        FDRE                                         r  clk_4hz1/counter_reg[22]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 clk_4hz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.932ns (25.769%)  route 2.685ns (74.231%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.880     5.642    clk_4hz1/CLK
    SLICE_X110Y48        FDRE                                         r  clk_4hz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y48        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  clk_4hz1/counter_reg[0]/Q
                         net (fo=3, routed)           1.045     7.143    clk_4hz1/counter_reg_n_0_[0]
    SLICE_X110Y48        LUT2 (Prop_lut2_I0_O)        0.150     7.293 r  clk_4hz1/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.946     8.239    clk_4hz1/counter[31]_i_2__0_n_0
    SLICE_X110Y51        LUT6 (Prop_lut6_I0_O)        0.326     8.565 r  clk_4hz1/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.694     9.259    clk_4hz1/sig_out_i
    SLICE_X111Y53        FDRE                                         r  clk_4hz1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.689    15.171    clk_4hz1/CLK
    SLICE_X111Y53        FDRE                                         r  clk_4hz1/counter_reg[23]/C
                         clock pessimism              0.280    15.451    
                         clock uncertainty           -0.035    15.416    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    14.987    clk_4hz1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  clk_4hz1/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.064    clk_4hz1/counter0_carry__1_n_7
    SLICE_X111Y50        FDRE                                         r  clk_4hz1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y50        FDRE                                         r  clk_4hz1/counter_reg[9]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.075 r  clk_4hz1/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.075    clk_4hz1/counter0_carry__1_n_5
    SLICE_X111Y50        FDRE                                         r  clk_4hz1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y50        FDRE                                         r  clk_4hz1/counter_reg[11]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.100 r  clk_4hz1/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.100    clk_4hz1/counter0_carry__1_n_6
    SLICE_X111Y50        FDRE                                         r  clk_4hz1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y50        FDRE                                         r  clk_4hz1/counter_reg[10]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.100 r  clk_4hz1/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.100    clk_4hz1/counter0_carry__1_n_4
    SLICE_X111Y50        FDRE                                         r  clk_4hz1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y50        FDRE                                         r  clk_4hz1/counter_reg[12]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.049 r  clk_4hz1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.049    clk_4hz1/counter0_carry__1_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.103 r  clk_4hz1/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.103    clk_4hz1/counter0_carry__2_n_7
    SLICE_X111Y51        FDRE                                         r  clk_4hz1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y51        FDRE                                         r  clk_4hz1/counter_reg[13]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.049 r  clk_4hz1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.049    clk_4hz1/counter0_carry__1_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.114 r  clk_4hz1/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.114    clk_4hz1/counter0_carry__2_n_5
    SLICE_X111Y51        FDRE                                         r  clk_4hz1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y51        FDRE                                         r  clk_4hz1/counter_reg[15]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.049 r  clk_4hz1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.049    clk_4hz1/counter0_carry__1_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.139 r  clk_4hz1/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.139    clk_4hz1/counter0_carry__2_n_6
    SLICE_X111Y51        FDRE                                         r  clk_4hz1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y51        FDRE                                         r  clk_4hz1/counter_reg[14]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.049 r  clk_4hz1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.049    clk_4hz1/counter0_carry__1_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.139 r  clk_4hz1/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.139    clk_4hz1/counter0_carry__2_n_4
    SLICE_X111Y51        FDRE                                         r  clk_4hz1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y51        FDRE                                         r  clk_4hz1/counter_reg[16]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.049 r  clk_4hz1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.049    clk_4hz1/counter0_carry__1_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.088 r  clk_4hz1/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.088    clk_4hz1/counter0_carry__2_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.142 r  clk_4hz1/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.142    clk_4hz1/counter0_carry__3_n_7
    SLICE_X111Y52        FDRE                                         r  clk_4hz1/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y52        FDRE                                         r  clk_4hz1/counter_reg[17]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y52        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 clk_4hz1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_4hz1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.641     1.588    clk_4hz1/CLK
    SLICE_X111Y49        FDRE                                         r  clk_4hz1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  clk_4hz1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.849    clk_4hz1/counter_reg_n_0_[8]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.009 r  clk_4hz1/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    clk_4hz1/counter0_carry__0_n_0
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.049 r  clk_4hz1/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.049    clk_4hz1/counter0_carry__1_n_0
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.088 r  clk_4hz1/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.088    clk_4hz1/counter0_carry__2_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.153 r  clk_4hz1/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.153    clk_4hz1/counter0_carry__3_n_5
    SLICE_X111Y52        FDRE                                         r  clk_4hz1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.911     2.105    clk_4hz1/CLK
    SLICE_X111Y52        FDRE                                         r  clk_4hz1/counter_reg[19]/C
                         clock pessimism             -0.247     1.858    
    SLICE_X111Y52        FDRE (Hold_fdre_C_D)         0.105     1.963    clk_4hz1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y53  clk_1hz1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y54  clk_1hz1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y54  clk_1hz1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y54  clk_1hz1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y55  clk_1hz1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y55  clk_1hz1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y55  clk_1hz1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y55  clk_1hz1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y56  clk_1hz1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y53  clk_1hz1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y53  clk_1hz1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y55  clk_1hz1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y55  clk_1hz1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y53  clk_1hz1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y53  clk_1hz1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y54  clk_1hz1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y55  clk_1hz1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y55  clk_1hz1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 6.133ns (48.828%)  route 6.427ns (51.172%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 f  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    H22                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  din_IBUF[2]_inst/O
                         net (fo=2, routed)           2.885     4.341    din_IBUF[2]
    SLICE_X110Y56        LUT2 (Prop_lut2_I0_O)        0.124     4.465 r  counter_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.526     4.991    counter_reg[2]_LDC_i_2_n_0
    SLICE_X108Y56        LDCE (SetClr_ldce_CLR_Q)     0.898     5.889 f  counter_reg[2]_LDC/Q
                         net (fo=2, routed)           0.939     6.829    counter_reg[2]_LDC_n_0
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     6.953 r  output[2]_INST_0_i_1/O
                         net (fo=2, routed)           2.077     9.029    output_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    12.561 r  output[2]_INST_0/O
                         net (fo=0)                   0.000    12.561    output[2]
    U22                                                               r  output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.464ns  (logic 6.167ns (49.480%)  route 6.297ns (50.520%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    F21                  IBUF (Prop_ibuf_I_O)         1.504     1.504 f  din_IBUF[3]_inst/O
                         net (fo=2, routed)           2.885     4.389    din_IBUF[3]
    SLICE_X110Y57        LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  counter_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.547     5.060    counter_reg[3]_LDC_i_2_n_0
    SLICE_X109Y57        LDCE (SetClr_ldce_CLR_Q)     0.885     5.945 f  counter_reg[3]_LDC/Q
                         net (fo=2, routed)           0.949     6.894    counter_reg[3]_LDC_n_0
    SLICE_X110Y56        LUT3 (Prop_lut3_I1_O)        0.124     7.018 r  output[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.916     8.934    output_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    12.464 r  output[3]_INST_0/O
                         net (fo=0)                   0.000    12.464    output[3]
    U21                                                               r  output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.056ns  (logic 6.370ns (52.836%)  route 5.686ns (47.164%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  din_IBUF[0]_inst/O
                         net (fo=2, routed)           2.183     3.670    din_IBUF[0]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     3.820 r  counter_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.634     4.454    counter_reg[0]_LDC_i_2_n_0
    SLICE_X113Y57        LDCE (SetClr_ldce_CLR_Q)     1.087     5.541 f  counter_reg[0]_LDC/Q
                         net (fo=4, routed)           0.961     6.502    counter_reg[0]_LDC_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I1_O)        0.124     6.626 r  output[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.908     8.534    output_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    12.056 r  output[0]_INST_0/O
                         net (fo=0)                   0.000    12.056    output[0]
    T22                                                               r  output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.535ns  (logic 6.116ns (53.024%)  route 5.419ns (46.976%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  din_IBUF[1]_inst/O
                         net (fo=2, routed)           2.183     3.653    din_IBUF[1]
    SLICE_X113Y55        LUT2 (Prop_lut2_I0_O)        0.124     3.777 r  counter_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           1.020     4.796    counter_reg[1]_LDC_i_2_n_0
    SLICE_X109Y54        LDCE (SetClr_ldce_CLR_Q)     0.885     5.681 f  counter_reg[1]_LDC/Q
                         net (fo=3, routed)           0.318     5.999    counter_reg[1]_LDC_n_0
    SLICE_X110Y54        LUT3 (Prop_lut3_I1_O)        0.124     6.123 r  output[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.898     8.021    output_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.535 r  output[1]_INST_0/O
                         net (fo=0)                   0.000    11.535    output[1]
    T21                                                               r  output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            counter_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 2.752ns (33.580%)  route 5.444ns (66.420%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  din_IBUF[1]_inst/O
                         net (fo=2, routed)           2.183     3.653    din_IBUF[1]
    SLICE_X113Y55        LUT2 (Prop_lut2_I0_O)        0.124     3.777 r  counter_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           1.020     4.796    counter_reg[1]_LDC_i_2_n_0
    SLICE_X109Y54        LDCE (SetClr_ldce_CLR_Q)     0.885     5.681 f  counter_reg[1]_LDC/Q
                         net (fo=3, routed)           0.958     6.639    counter_reg[1]_LDC_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     6.763 r  counter[3]_C_i_2/O
                         net (fo=2, routed)           0.733     7.496    counter[3]_C_i_2_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.150     7.646 r  counter[3]_C_i_1/O
                         net (fo=2, routed)           0.550     8.197    plusOp[3]
    SLICE_X110Y57        FDCE                                         r  counter_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            counter_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.160ns  (logic 2.752ns (33.731%)  route 5.407ns (66.269%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  din_IBUF[1]_inst/O
                         net (fo=2, routed)           2.183     3.653    din_IBUF[1]
    SLICE_X113Y55        LUT2 (Prop_lut2_I0_O)        0.124     3.777 r  counter_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           1.020     4.796    counter_reg[1]_LDC_i_2_n_0
    SLICE_X109Y54        LDCE (SetClr_ldce_CLR_Q)     0.885     5.681 f  counter_reg[1]_LDC/Q
                         net (fo=3, routed)           0.958     6.639    counter_reg[1]_LDC_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     6.763 r  counter[3]_C_i_2/O
                         net (fo=2, routed)           0.733     7.496    counter[3]_C_i_2_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.150     7.646 r  counter[3]_C_i_1/O
                         net (fo=2, routed)           0.514     8.160    plusOp[3]
    SLICE_X109Y56        FDPE                                         r  counter_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            counter_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.149ns  (logic 2.752ns (33.777%)  route 5.396ns (66.223%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  din_IBUF[1]_inst/O
                         net (fo=2, routed)           2.183     3.653    din_IBUF[1]
    SLICE_X113Y55        LUT2 (Prop_lut2_I0_O)        0.124     3.777 r  counter_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           1.020     4.796    counter_reg[1]_LDC_i_2_n_0
    SLICE_X109Y54        LDCE (SetClr_ldce_CLR_Q)     0.885     5.681 f  counter_reg[1]_LDC/Q
                         net (fo=3, routed)           0.958     6.639    counter_reg[1]_LDC_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     6.763 r  counter[3]_C_i_2/O
                         net (fo=2, routed)           0.744     7.507    counter[3]_C_i_2_n_0
    SLICE_X110Y56        LUT4 (Prop_lut4_I0_O)        0.150     7.657 r  counter[2]_C_i_1/O
                         net (fo=2, routed)           0.491     8.149    plusOp[2]
    SLICE_X110Y55        FDPE                                         r  counter_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            counter_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 2.752ns (35.944%)  route 4.905ns (64.056%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    G22                  IBUF (Prop_ibuf_I_O)         1.469     1.469 f  din_IBUF[1]_inst/O
                         net (fo=2, routed)           2.183     3.653    din_IBUF[1]
    SLICE_X113Y55        LUT2 (Prop_lut2_I0_O)        0.124     3.777 r  counter_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           1.020     4.796    counter_reg[1]_LDC_i_2_n_0
    SLICE_X109Y54        LDCE (SetClr_ldce_CLR_Q)     0.885     5.681 f  counter_reg[1]_LDC/Q
                         net (fo=3, routed)           0.958     6.639    counter_reg[1]_LDC_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     6.763 r  counter[3]_C_i_2/O
                         net (fo=2, routed)           0.744     7.507    counter[3]_C_i_2_n_0
    SLICE_X110Y56        LUT4 (Prop_lut4_I0_O)        0.150     7.657 r  counter[2]_C_i_1/O
                         net (fo=2, routed)           0.000     7.657    plusOp[2]
    SLICE_X110Y56        FDCE                                         r  counter_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            counter_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 2.848ns (39.110%)  route 4.434ns (60.890%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  din_IBUF[0]_inst/O
                         net (fo=2, routed)           2.183     3.670    din_IBUF[0]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     3.820 r  counter_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.634     4.454    counter_reg[0]_LDC_i_2_n_0
    SLICE_X113Y57        LDCE (SetClr_ldce_CLR_Q)     1.087     5.541 f  counter_reg[0]_LDC/Q
                         net (fo=4, routed)           0.961     6.502    counter_reg[0]_LDC_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.124     6.626 r  counter[1]_C_i_1/O
                         net (fo=2, routed)           0.656     7.281    plusOp[1]
    SLICE_X110Y54        FDPE                                         r  counter_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            counter_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.187ns  (logic 2.876ns (40.016%)  route 4.311ns (59.984%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 f  din_IBUF[0]_inst/O
                         net (fo=2, routed)           2.183     3.670    din_IBUF[0]
    SLICE_X113Y57        LUT2 (Prop_lut2_I0_O)        0.150     3.820 r  counter_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.634     4.454    counter_reg[0]_LDC_i_2_n_0
    SLICE_X113Y57        LDCE (SetClr_ldce_CLR_Q)     1.087     5.541 f  counter_reg[0]_LDC/Q
                         net (fo=4, routed)           0.961     6.502    counter_reg[0]_LDC_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I1_O)        0.152     6.654 r  counter[0]_C_i_1/O
                         net (fo=2, routed)           0.533     7.187    plusOp[0]
    SLICE_X113Y55        FDCE                                         r  counter_reg[0]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.189ns (54.702%)  route 0.157ns (45.298%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDPE                         0.000     0.000 r  counter_reg[2]_P/C
    SLICE_X110Y55        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_reg[2]_P/Q
                         net (fo=2, routed)           0.157     0.298    counter_reg[2]_P_n_0
    SLICE_X110Y56        LUT4 (Prop_lut4_I3_O)        0.048     0.346 r  counter[2]_C_i_1/O
                         net (fo=2, routed)           0.000     0.346    plusOp[2]
    SLICE_X110Y56        FDCE                                         r  counter_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE                         0.000     0.000 r  sig_state_reg/C
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sig_state_reg/Q
                         net (fo=10, routed)          0.190     0.354    state_OBUF
    SLICE_X112Y51        LUT2 (Prop_lut2_I1_O)        0.045     0.399 r  sig_state_i_1/O
                         net (fo=1, routed)           0.000     0.399    sig_state_i_1_n_0
    SLICE_X112Y51        FDRE                                         r  sig_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.454%)  route 0.242ns (56.546%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDPE                         0.000     0.000 r  counter_reg[1]_P/C
    SLICE_X110Y54        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_reg[1]_P/Q
                         net (fo=3, routed)           0.119     0.260    counter_reg[1]_P_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I5_O)        0.045     0.305 r  counter[1]_C_i_1/O
                         net (fo=2, routed)           0.123     0.428    plusOp[1]
    SLICE_X113Y54        FDCE                                         r  counter_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.189ns (36.078%)  route 0.335ns (63.922%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDPE                         0.000     0.000 r  counter_reg[2]_P/C
    SLICE_X110Y55        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_reg[2]_P/Q
                         net (fo=2, routed)           0.157     0.298    counter_reg[2]_P_n_0
    SLICE_X110Y56        LUT4 (Prop_lut4_I3_O)        0.048     0.346 r  counter[2]_C_i_1/O
                         net (fo=2, routed)           0.178     0.524    plusOp[2]
    SLICE_X110Y55        FDPE                                         r  counter_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.186ns (33.479%)  route 0.370ns (66.521%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDPE                         0.000     0.000 r  counter_reg[1]_P/C
    SLICE_X110Y54        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  counter_reg[1]_P/Q
                         net (fo=3, routed)           0.119     0.260    counter_reg[1]_P_n_0
    SLICE_X113Y54        LUT6 (Prop_lut6_I5_O)        0.045     0.305 r  counter[1]_C_i_1/O
                         net (fo=2, routed)           0.251     0.556    plusOp[1]
    SLICE_X110Y54        FDPE                                         r  counter_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.187ns (32.397%)  route 0.390ns (67.603%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDPE                         0.000     0.000 r  counter_reg[0]_P/C
    SLICE_X113Y56        FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.214     0.355    counter_reg[0]_P_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I2_O)        0.046     0.401 r  counter[0]_C_i_1/O
                         net (fo=2, routed)           0.176     0.577    plusOp[0]
    SLICE_X113Y56        FDPE                                         r  counter_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.187ns (31.987%)  route 0.398ns (68.013%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDPE                         0.000     0.000 r  counter_reg[0]_P/C
    SLICE_X113Y56        FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  counter_reg[0]_P/Q
                         net (fo=4, routed)           0.214     0.355    counter_reg[0]_P_n_0
    SLICE_X113Y54        LUT3 (Prop_lut3_I2_O)        0.046     0.401 r  counter[0]_C_i_1/O
                         net (fo=2, routed)           0.184     0.585    plusOp[0]
    SLICE_X113Y55        FDCE                                         r  counter_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.184ns (30.856%)  route 0.412ns (69.144%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE                         0.000     0.000 r  counter_reg[3]_C/C
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[3]_C/Q
                         net (fo=2, routed)           0.216     0.357    counter_reg[3]_C_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I2_O)        0.043     0.400 r  counter[3]_C_i_1/O
                         net (fo=2, routed)           0.197     0.596    plusOp[3]
    SLICE_X109Y56        FDPE                                         r  counter_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.184ns (30.663%)  route 0.416ns (69.337%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE                         0.000     0.000 r  counter_reg[3]_C/C
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[3]_C/Q
                         net (fo=2, routed)           0.216     0.357    counter_reg[3]_C_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I2_O)        0.043     0.400 r  counter[3]_C_i_1/O
                         net (fo=2, routed)           0.200     0.600    plusOp[3]
    SLICE_X110Y57        FDCE                                         r  counter_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.209ns (27.701%)  route 0.545ns (72.299%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE                         0.000     0.000 r  sig_state_reg/C
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sig_state_reg/Q
                         net (fo=10, routed)          0.357     0.521    state_OBUF
    SLICE_X110Y57        LUT2 (Prop_lut2_I1_O)        0.045     0.566 f  counter_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.754    counter_reg[3]_LDC_i_2_n_0
    SLICE_X110Y57        FDCE                                         f  counter_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------





