<profile>

<section name = "Vitis HLS Report for 'PE_606'" level="0">
<item name = "Date">Tue Sep  5 11:40:54 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.268 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16, 16, 0.160 us, 0.160 us, 16, 16, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_LOOP">14, 14, 4, 1, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 77, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 38, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 150, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_24s_24s_40_1_1_U2826">mul_24s_24s_40_1_1, 0, 1, 0, 38, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_76_fu_100_p2">+, 0, 0, 13, 4, 1</column>
<column name="ret_V_fu_134_p2">+, 0, 0, 47, 40, 40</column>
<column name="ap_condition_142">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln7_fu_94_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_fifo_2_3_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_2_4_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_3_2_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_3_3_blk_n">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 24, 48</column>
<column name="ap_sig_allocacmp_k">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_lhs_load">9, 2, 24, 48</column>
<column name="k_02_fu_50">9, 2, 4, 8</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_V_reg_175">24, 0, 24, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">24, 0, 24, 0</column>
<column name="b_V_reg_180">24, 0, 24, 0</column>
<column name="icmp_ln7_reg_171">1, 0, 1, 0</column>
<column name="icmp_ln7_reg_171_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="k_02_fu_50">4, 0, 4, 0</column>
<column name="lhs_fu_54">24, 0, 24, 0</column>
<column name="mul_ln1393_reg_185">40, 0, 40, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, PE.606, return value</column>
<column name="ap_return">out, 24, ap_ctrl_hs, PE.606, return value</column>
<column name="A_fifo_2_3_dout">in, 24, ap_fifo, A_fifo_2_3, pointer</column>
<column name="A_fifo_2_3_num_data_valid">in, 2, ap_fifo, A_fifo_2_3, pointer</column>
<column name="A_fifo_2_3_fifo_cap">in, 2, ap_fifo, A_fifo_2_3, pointer</column>
<column name="A_fifo_2_3_empty_n">in, 1, ap_fifo, A_fifo_2_3, pointer</column>
<column name="A_fifo_2_3_read">out, 1, ap_fifo, A_fifo_2_3, pointer</column>
<column name="B_fifo_3_2_dout">in, 24, ap_fifo, B_fifo_3_2, pointer</column>
<column name="B_fifo_3_2_num_data_valid">in, 2, ap_fifo, B_fifo_3_2, pointer</column>
<column name="B_fifo_3_2_fifo_cap">in, 2, ap_fifo, B_fifo_3_2, pointer</column>
<column name="B_fifo_3_2_empty_n">in, 1, ap_fifo, B_fifo_3_2, pointer</column>
<column name="B_fifo_3_2_read">out, 1, ap_fifo, B_fifo_3_2, pointer</column>
<column name="A_fifo_2_4_din">out, 24, ap_fifo, A_fifo_2_4, pointer</column>
<column name="A_fifo_2_4_num_data_valid">in, 2, ap_fifo, A_fifo_2_4, pointer</column>
<column name="A_fifo_2_4_fifo_cap">in, 2, ap_fifo, A_fifo_2_4, pointer</column>
<column name="A_fifo_2_4_full_n">in, 1, ap_fifo, A_fifo_2_4, pointer</column>
<column name="A_fifo_2_4_write">out, 1, ap_fifo, A_fifo_2_4, pointer</column>
<column name="B_fifo_3_3_din">out, 24, ap_fifo, B_fifo_3_3, pointer</column>
<column name="B_fifo_3_3_num_data_valid">in, 2, ap_fifo, B_fifo_3_3, pointer</column>
<column name="B_fifo_3_3_fifo_cap">in, 2, ap_fifo, B_fifo_3_3, pointer</column>
<column name="B_fifo_3_3_full_n">in, 1, ap_fifo, B_fifo_3_3, pointer</column>
<column name="B_fifo_3_3_write">out, 1, ap_fifo, B_fifo_3_3, pointer</column>
</table>
</item>
</section>
</profile>
