#ifndef H_CORE_CONFIG
	#define H_CORE_CONFIG  1
	#define _TOOL_CONFIG_VER 10072
	#define core_config_cir_identity    0x00000044
	#define core_config_cir_identity_chipid 0
	#define core_config_cir_identity_arcnum 0
	#define core_config_cir_identity_arcver 68
	#define core_config_cir_identity_family 4
	#define core_config_cir_identity_corever    4
	#define core_config_cir_aux_dccm    0x80000000
	#define core_config_bcr_bcr_ver 0x00000002
	#define core_config_bcr_bcr_ver_version 2
	#define core_config_bcr_vecbase_ac_build    0x00000010
	#define core_config_bcr_vecbase_ac_build_version    4
	#define core_config_bcr_vecbase_ac_build_vector_config  0
	#define core_config_bcr_vecbase_ac_build_addr   0
	#define core_config_bcr_mpu_build   0x00001002
	#define core_config_bcr_mpu_build_i 0
	#define core_config_bcr_mpu_build_s 0
	#define core_config_bcr_mpu_build_regions   16
	#define core_config_bcr_mpu_build_version   2
	#define core_config_bcr_rf_build    0x0000c902
	#define core_config_bcr_rf_build_version    2
	#define core_config_bcr_rf_build_p  1
	#define core_config_bcr_rf_build_e  0
	#define core_config_bcr_rf_build_r  0
	#define core_config_bcr_rf_build_b  1
	#define core_config_bcr_rf_build_d  3
	#define core_config_bcr_d_cache_build   0x00215104
	#define core_config_bcr_d_cache_build_version   4
	#define core_config_bcr_d_cache_build_assoc 1
	#define core_config_bcr_d_cache_build_capacity  5
	#define core_config_bcr_d_cache_build_bsize 1
	#define core_config_bcr_d_cache_build_fl    2
	#define core_config_bcr_d_cache_build_ioc   0
	#define core_config_bcr_d_cache_build_cp    0
	#define core_config_bcr_d_cache_build_u 0
	#define core_config_bcr_d_cache_build_cycles    0
	#define core_config_bcr_dccm_build  0x00000904
	#define core_config_bcr_dccm_build_w    0
	#define core_config_bcr_dccm_build_cycles   0
	#define core_config_bcr_dccm_build_interleave   0
	#define core_config_bcr_dccm_build_size1    0
	#define core_config_bcr_dccm_build_size0    9
	#define core_config_bcr_dccm_build_version  4
	#define core_config_bcr_timer_build 0x00010504
	#define core_config_bcr_timer_build_sp1 0
	#define core_config_bcr_timer_build_sp0 0
	#define core_config_bcr_timer_build_p1  0
	#define core_config_bcr_timer_build_p0  1
	#define core_config_bcr_timer_build_st1 0
	#define core_config_bcr_timer_build_st0 0
	#define core_config_bcr_timer_build_rtc 1
	#define core_config_bcr_timer_build_rtsc_ver    1
	#define core_config_bcr_timer_build_rtsc    0
	#define core_config_bcr_timer_build_t0  1
	#define core_config_bcr_timer_build_t1  0
	#define core_config_bcr_timer_build_version 4
	#define core_config_bcr_ap_build    0x00000605
	#define core_config_bcr_ap_build_version    5
	#define core_config_bcr_ap_build_type   6
	#define core_config_bcr_i_cache_build   0x00135104
	#define core_config_bcr_i_cache_build_assoc 1
	#define core_config_bcr_i_cache_build_version   4
	#define core_config_bcr_i_cache_build_capacity  5
	#define core_config_bcr_i_cache_build_bsize 3
	#define core_config_bcr_i_cache_build_fl    1
	#define core_config_bcr_i_cache_build_d 0
	#define core_config_bcr_iccm_build  0x00000904
	#define core_config_bcr_iccm_build_w0   0
	#define core_config_bcr_iccm_build_iccm1_size1  0
	#define core_config_bcr_iccm_build_iccm0_size1  0
	#define core_config_bcr_iccm_build_iccm1_size0  0
	#define core_config_bcr_iccm_build_iccm0_size0  9
	#define core_config_bcr_iccm_build_version  4
	#define core_config_bcr_xy_build    0x00002220
	#define core_config_bcr_xy_build_memsize    2
	#define core_config_bcr_xy_build_interleaved    0
	#define core_config_bcr_xy_build_config 2
	#define core_config_bcr_xy_build_version    32
	#define core_config_bcr_dsp_build   0x00003521
	#define core_config_bcr_dsp_build_wide  0
	#define core_config_bcr_dsp_build_itu_pa    1
	#define core_config_bcr_dsp_build_acc_shift 2
	#define core_config_bcr_dsp_build_comp  1
	#define core_config_bcr_dsp_build_divsqrt   1
	#define core_config_bcr_dsp_build_version   33
	#define core_config_bcr_multiply_build  0x00022206
	#define core_config_bcr_multiply_build_version16x16 2
	#define core_config_bcr_multiply_build_dsp  2
	#define core_config_bcr_multiply_build_cyc  0
	#define core_config_bcr_multiply_build_type 2
	#define core_config_bcr_multiply_build_version32x32 6
	#define core_config_bcr_swap_build  0x00000003
	#define core_config_bcr_swap_build_version  3
	#define core_config_bcr_norm_build  0x00000003
	#define core_config_bcr_norm_build_version  3
	#define core_config_bcr_minmax_build    0x00000002
	#define core_config_bcr_minmax_build_version    2
	#define core_config_bcr_barrel_build    0x00000303
	#define core_config_bcr_barrel_build_version    3
	#define core_config_bcr_barrel_build_shift_option   3
	#define core_config_bcr_isa_config  0x12447402
	#define core_config_bcr_isa_config_res1 0
	#define core_config_bcr_isa_config_d    1
	#define core_config_bcr_isa_config_res2 0
	#define core_config_bcr_isa_config_f    0
	#define core_config_bcr_isa_config_c    2
	#define core_config_bcr_isa_config_l    0
	#define core_config_bcr_isa_config_n    1
	#define core_config_bcr_isa_config_a    0
	#define core_config_bcr_isa_config_b    0
	#define core_config_bcr_isa_config_addr_size    4
	#define core_config_bcr_isa_config_lpc_size 7
	#define core_config_bcr_isa_config_pc_size  4
	#define core_config_bcr_isa_config_version  2
	#define core_config_bcr_dmp_pp_build    0xf0000012
	#define core_config_bcr_stack_region_build  0x00000002
	#define core_config_bcr_erp_build   0x50000004
	#define core_config_bcr_erp_build_l 0
	#define core_config_bcr_erp_build_wd    2
	#define core_config_bcr_erp_build_c 1
	#define core_config_bcr_erp_build_mmu   0
	#define core_config_bcr_erp_build_rf    0
	#define core_config_bcr_erp_build_pc    0
	#define core_config_bcr_erp_build_ic    0
	#define core_config_bcr_erp_build_dc    0
	#define core_config_bcr_erp_build_ip    0
	#define core_config_bcr_erp_build_dp    0
	#define core_config_bcr_erp_build_version   4
	#define core_config_bcr_fpu_build   0x01004f03
	#define core_config_bcr_fpu_build_da    1
	#define core_config_bcr_fpu_build_dd    0
	#define core_config_bcr_fpu_build_dc    0
	#define core_config_bcr_fpu_build_df    0
	#define core_config_bcr_fpu_build_dp    0
	#define core_config_bcr_fpu_build_fd_v1 2
	#define core_config_bcr_fpu_build_pi    1
	#define core_config_bcr_fpu_build_fd    0
	#define core_config_bcr_fpu_build_fm    0
	#define core_config_bcr_fpu_build_sd    1
	#define core_config_bcr_fpu_build_sc    1
	#define core_config_bcr_fpu_build_sf    1
	#define core_config_bcr_fpu_build_sp    1
	#define core_config_bcr_fpu_build_version   3
	#define core_config_bcr_bs_build    0x00000002
	#define core_config_bcr_bs_build_version    2
	#define core_config_bcr_agu_build   0x01988c02
	#define core_config_bcr_agu_build_accordian 1
	#define core_config_bcr_agu_build_wb_size   4
	#define core_config_bcr_agu_build_num_modifier  24
	#define core_config_bcr_agu_build_num_offset    8
	#define core_config_bcr_agu_build_num_addr  12
	#define core_config_bcr_agu_build_version   2
	#define core_config_bcr_dmac_build  0x00120f02
	#define core_config_bcr_dmac_build_int_cfg  2
	#define core_config_bcr_dmac_build_fifo 1
	#define core_config_bcr_dmac_build_chan_mem 0
	#define core_config_bcr_dmac_build_channels 15
	#define core_config_bcr_dmac_build_version  2
	#define core_config_bcr_subsys_build    0x00101063
	#define core_config_bcr_subsys_build_version_major  0
	#define core_config_bcr_subsys_build_version_minor  2
	#define core_config_bcr_subsys_build_version_build  6
	#define core_config_bcr_subsys_build_type   3
	#define core_config_bcr_core_config 0x00000001
	#define core_config_bcr_core_config_turbo_boost 0
	#define core_config_bcr_core_config_version 1
	#define core_config_bcr_rtt_build   0x00000503
	#define core_config_bcr_rtt_build_prod_src_num  0
	#define core_config_bcr_rtt_build_fl    2
	#define core_config_bcr_rtt_build_pi    1
	#define core_config_bcr_rtt_build_version   3
	#define core_config_bcr_irq_build   0x134d6001
	#define core_config_bcr_irq_build_raz   0
	#define core_config_bcr_irq_build_nmi   0
	#define core_config_bcr_irq_build_f 1
	#define core_config_bcr_irq_build_p 3
	#define core_config_bcr_irq_build_exts  77
	#define core_config_bcr_irq_build_irqs  96
	#define core_config_bcr_irq_build_version   1
	#define core_config_bcr_pct_build   0x08080104
	#define core_config_bcr_pct_build_version   4
	#define core_config_bcr_pct_build_s 1
	#define core_config_bcr_pct_build_i 0
	#define core_config_bcr_pct_build_c 8
	#define core_config_bcr_cc_build    0x006f0004
	#define core_config_bcr_cc_build_version    4
	#define core_config_bcr_cc_build_cc 111
	#define core_config_bcr_smart_build 0x00002003
	#define core_config_bcr_smart_build_version 3
	#define core_config_bcr_smart_build_stack_size  8
	#define core_config_cir_aux_iccm    0x60000000
	#define core_config_cir_xccm_base   0x90000000
	#define core_config_cir_yccm_base   0xa0000000
	#define core_config_cir_subsys_dsp_0_build  0x00001000
	#define core_config_cir_subsys_io_0_build   0x171700f0
	#define core_config_cir_subsys_io_1_build   0x00000007
	#define core_config_cir_subsys_io_2_build   0x00000111
	#define core_config_cir_subsys_uaux_offset  0x00100000
	#define core_config_cir_subsys_apex_offset  0x80000000
	#define core_config_family  4
	#define core_config_core_version    4
	#define core_config_family_name "arcv2em"
	#define core_config_rgf_num_banks   2
	#define core_config_rgf_banked_regs 32
	#define core_config_rgf_num_wr_ports    2
	#define core_config_endian  "little"
	#define core_config_endian_little   1
	#define core_config_endian_big  0
	#define core_config_lpc_size    32
	#define core_config_pc_size 32
	#define core_config_addr_size   32
	#define core_config_unaligned   1
	#define core_config_code_density    1
	#define core_config_div_rem "radix2"
	#define core_config_div_rem_radix2  1
	#define core_config_swap    1
	#define core_config_bitscan 1
	#define core_config_mpy_option  "mpyd"
	#define core_config_mpy_option_num  8
	#define core_config_shift_assist    1
	#define core_config_barrel_shifter  1
	#define core_config_dsp 1
	#define core_config_dsp2    1
	#define core_config_dsp_complex 1
	#define core_config_dsp_divsqrt "radix2"
	#define core_config_dsp_divsqrt_radix2  1
	#define core_config_dsp_itu 1
	#define core_config_dsp_accshift    "full"
	#define core_config_dsp_accshift_full   1
	#define core_config_agu_large   1
	#define core_config_agu_wb_depth    4
	#define core_config_agu_accord  1
	#define core_config_xy  1
	#define core_config_xy_config   "dccm_x_y"
	#define core_config_xy_config_dccm_x_y  1
	#define core_config_xy_size 16384
	#define core_config_xy_size_KM  "16K"
	#define core_config_xy_x_base   0x90000000
	#define core_config_xy_y_base   0xa0000000
	#define core_config_bitstream   1
	#define core_config_fpus_div    1
	#define core_config_fpu_mac 1
	#define core_config_fpuda   1
	#define core_config_fpus_mpy_slow   1
	#define core_config_fpus_div_slow   1
	#define core_config_fpu_pipe_impl   1
	#define core_config_timer0  1
	#define core_config_timer0_level    1
	#define core_config_timer0_vector   16
	#define core_config_rtc 1
	#define core_config_action_points   8
	#define core_config_stack_check 1
	#define core_config_smart_stack_entries 8
	#define core_config_mpu_present 1
	#define core_config_mpu 1
	#define core_config_mpu_regions 16
	#define core_config_interrupts_present  1
	#define core_config_interrupts_number   96
	#define core_config_interrupts_priorities   4
	#define core_config_interrupts_externals    77
	#define core_config_interrupts  96
	#define core_config_interrupt_priorities    4
	#define core_config_ext_interrupts  77
	#define core_config_interrupts_firq 1
	#define core_config_interrupts_base 0x0
	#define core_config_dcache_present  1
	#define core_config_dcache_size 16384
	#define core_config_dcache_line_size    32
	#define core_config_dcache_ways 2
	#define core_config_dcache_feature  2
	#define core_config_icache_present  1
	#define core_config_icache_size 16384
	#define core_config_icache_line_size    64
	#define core_config_icache_ways 2
	#define core_config_icache_feature  1
	#define core_config_dccm_present    1
	#define core_config_dccm_size   0x20000
	#define core_config_dccm_base   0x80000000
	#define core_config_iccm_present    1
	#define core_config_iccm0_present   1
	#define core_config_iccm_size   0x20000
	#define core_config_iccm0_size  0x20000
	#define core_config_iccm_base   0x60000000
	#define core_config_iccm0_base  0x60000000
	#define core_config_error_prot_ver  4
	#define core_config_ccm_prot_pipelined  1
	#define core_config_watchdog    1
	#define core_config_watchdog_size   32
	#define core_config_pct_counters    8
	#define core_config_dmac    1
	#define core_config_dmac_channels   16
	#define core_config_dmac_registers  0
	#define core_config_dmac_fifo_depth 2
	#define core_config_dmac_int_config "multiple_internal"
	#define core_config_clock_speed 10
#endif /* H_CORE_CONFIG */
