// Seed: 4024335851
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_2 = (id_1);
  wire ["" : -1 'h0] id_3;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd48,
    parameter id_2 = 32'd47
) (
    input  wor   _id_0,
    input  wire  id_1,
    input  uwire _id_2,
    output logic id_3,
    input  tri0  id_4,
    input  wire  id_5
);
  for (id_7 = -1 == -1; -1; id_3 = -1)
  always begin : LABEL_0
    id_7 <= -1 == (-1) <= id_0;
  end
  localparam id_8#(
      .id_9 (-1),
      .id_10(id_8[(id_0)==~id_2] == id_9),
      .id_11(id_10),
      .id_12(id_11),
      .id_13(1'b0),
      .id_14(id_9)
  ) = -1;
  reg id_15, id_16, id_17;
  module_0 modCall_1 (
      id_8,
      id_12
  );
  always_latch while (id_12) @(id_11) id_15 <= "";
endmodule
