Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  5 17:21:54 2025
| Host         : LAPTOP-PGUMC0OJ running 64-bit major release  (build 9200)
| Command      : report_drc -file debug_module_wrapper_drc_routed.rpt -pb debug_module_wrapper_drc_routed.pb -rpx debug_module_wrapper_drc_routed.rpx
| Design       : debug_module_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 2          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net debug_module_i/echo_analyzer_0/U0/counter_reset_reg_i_2_n_0 is a gated clock net sourced by a combinational pin debug_module_i/echo_analyzer_0/U0/counter_reset_reg_i_2/O, cell debug_module_i/echo_analyzer_0/U0/counter_reset_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net debug_module_i/echo_analyzer_0/U0/reg is a gated clock net sourced by a combinational pin debug_module_i/echo_analyzer_0/U0/reg_reg[15]_i_1/O, cell debug_module_i/echo_analyzer_0/U0/reg_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


