<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-tul169-boot.info - hw/chiptod.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hw</a> - chiptod.c<span style="font-size: 80%;"> (source / <a href="chiptod.c.func.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-tul169-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">183</td>
            <td class="headerCovTableEntry">292</td>
            <td class="headerCovTableEntryLo">62.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2015-02-25</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">16</td>
            <td class="headerCovTableEntry">20</td>
            <td class="headerCovTableEntryMed">80.0 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">66</td>
            <td class="headerCovTableEntry">148</td>
            <td class="headerCovTableEntryLo">44.6 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : /* Copyright 2013-2014 IBM Corp.</a>
<span class="lineNum">       2 </span>                :            :  *
<span class="lineNum">       3 </span>                :            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
<span class="lineNum">       4 </span>                :            :  * you may not use this file except in compliance with the License.
<span class="lineNum">       5 </span>                :            :  * You may obtain a copy of the License at
<span class="lineNum">       6 </span>                :            :  *
<span class="lineNum">       7 </span>                :            :  *      http://www.apache.org/licenses/LICENSE-2.0
<span class="lineNum">       8 </span>                :            :  *
<span class="lineNum">       9 </span>                :            :  * Unless required by applicable law or agreed to in writing, software
<span class="lineNum">      10 </span>                :            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
<span class="lineNum">      11 </span>                :            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
<span class="lineNum">      12 </span>                :            :  * implied.
<span class="lineNum">      13 </span>                :            :  * See the License for the specific language governing permissions and
<span class="lineNum">      14 </span>                :            :  * limitations under the License.
<span class="lineNum">      15 </span>                :            :  */
<span class="lineNum">      16 </span>                :            : 
<span class="lineNum">      17 </span>                :            : /*
<span class="lineNum">      18 </span>                :            :  * Handle ChipTOD chip &amp; configure core timebases
<span class="lineNum">      19 </span>                :            :  */
<span class="lineNum">      20 </span>                :            : #include &lt;skiboot.h&gt;
<span class="lineNum">      21 </span>                :            : #include &lt;chiptod.h&gt;
<span class="lineNum">      22 </span>                :            : #include &lt;chip.h&gt;
<span class="lineNum">      23 </span>                :            : #include &lt;xscom.h&gt;
<span class="lineNum">      24 </span>                :            : #include &lt;io.h&gt;
<span class="lineNum">      25 </span>                :            : #include &lt;cpu.h&gt;
<span class="lineNum">      26 </span>                :            : #include &lt;timebase.h&gt;
<span class="lineNum">      27 </span>                :            : #include &lt;opal-api.h&gt;
<span class="lineNum">      28 </span>                :            : 
<span class="lineNum">      29 </span>                :            : /* TOD chip XSCOM addresses */
<span class="lineNum">      30 </span>                :            : #define TOD_TTYPE_0                     0x00040011
<span class="lineNum">      31 </span>                :            : #define TOD_TTYPE_1                     0x00040012 /* PSS switch */
<span class="lineNum">      32 </span>                :            : #define TOD_TTYPE_2                     0x00040013 /* Enable step checkers */
<span class="lineNum">      33 </span>                :            : #define TOD_TTYPE_3                     0x00040014 /* Request TOD */
<span class="lineNum">      34 </span>                :            : #define TOD_TTYPE_4                     0x00040015 /* Send TOD */
<span class="lineNum">      35 </span>                :            : #define TOD_TTYPE_5                     0x00040016 /* Invalidate TOD */
<span class="lineNum">      36 </span>                :            : #define TOD_CHIPTOD_TO_TB               0x00040017
<span class="lineNum">      37 </span>                :            : #define TOD_LOAD_TOD_MOD                0x00040018
<span class="lineNum">      38 </span>                :            : #define TOD_CHIPTOD_VALUE               0x00040020
<span class="lineNum">      39 </span>                :            : #define TOD_CHIPTOD_LOAD_TB             0x00040021
<span class="lineNum">      40 </span>                :            : #define TOD_CHIPTOD_FSM                 0x00040024
<span class="lineNum">      41 </span>                :            : 
<span class="lineNum">      42 </span>                :            : /* -- TOD PIB Master reg -- */
<span class="lineNum">      43 </span>                :            : #define TOD_PIB_MASTER                  0x00040027
<span class="lineNum">      44 </span>                :            : #define   TOD_PIBM_ADDR_CFG_MCAST       PPC_BIT(25)
<span class="lineNum">      45 </span>                :            : #define   TOD_PIBM_ADDR_CFG_SLADDR      PPC_BITMASK(26,31)
<span class="lineNum">      46 </span>                :            : 
<span class="lineNum">      47 </span>                :            : /* -- TOD Error interrupt register -- */
<span class="lineNum">      48 </span>                :            : #define TOD_ERROR                       0x00040030
<span class="lineNum">      49 </span>                :            : /* SYNC errors */
<span class="lineNum">      50 </span>                :            : #define   TOD_ERR_CRMO_PARITY           PPC_BIT(0)
<span class="lineNum">      51 </span>                :            : #define   TOD_ERR_OSC0_PARITY           PPC_BIT(1)
<span class="lineNum">      52 </span>                :            : #define   TOD_ERR_OSC1_PARITY           PPC_BIT(2)
<span class="lineNum">      53 </span>                :            : #define   TOD_ERR_CRITC_PARITY          PPC_BIT(13)
<span class="lineNum">      54 </span>                :            : #define   TOD_ERR_PSS_HAMMING_DISTANCE  PPC_BIT(18)
<span class="lineNum">      55 </span>                :            : #define   TOD_ERR_DELAY_COMPL_PARITY    PPC_BIT(22)
<span class="lineNum">      56 </span>                :            : /* CNTR errors */
<span class="lineNum">      57 </span>                :            : #define   TOD_ERR_CTCR_PARITY           PPC_BIT(32)
<span class="lineNum">      58 </span>                :            : #define   TOD_ERR_TOD_SYNC_CHECK        PPC_BIT(33)
<span class="lineNum">      59 </span>                :            : #define   TOD_ERR_TOD_FSM_PARITY        PPC_BIT(34)
<span class="lineNum">      60 </span>                :            : #define   TOD_ERR_TOD_REGISTER_PARITY   PPC_BIT(35)
<span class="lineNum">      61 </span>                :            : #define   TOD_ERR_OVERFLOW_YR2042       PPC_BIT(36)
<span class="lineNum">      62 </span>                :            : #define   TOD_ERR_TOD_WOF_LSTEP_PARITY  PPC_BIT(37)
<span class="lineNum">      63 </span>                :            : #define   TOD_ERR_TTYPE0_RECVD          PPC_BIT(38)
<span class="lineNum">      64 </span>                :            : #define   TOD_ERR_TTYPE1_RECVD          PPC_BIT(39)
<span class="lineNum">      65 </span>                :            : #define   TOD_ERR_TTYPE2_RECVD          PPC_BIT(40)
<span class="lineNum">      66 </span>                :            : #define   TOD_ERR_TTYPE3_RECVD          PPC_BIT(41)
<span class="lineNum">      67 </span>                :            : #define   TOD_ERR_TTYPE4_RECVD          PPC_BIT(42)
<span class="lineNum">      68 </span>                :            : #define   TOD_ERR_TTYPE5_RECVD          PPC_BIT(43)
<span class="lineNum">      69 </span>                :            : 
<span class="lineNum">      70 </span>                :            : /* Magic TB value. One step cycle ahead of sync */
<span class="lineNum">      71 </span>                :            : #define INIT_TB 0x000000000001ff0
<span class="lineNum">      72 </span>                :            : 
<span class="lineNum">      73 </span>                :            : /* Number of iterations for the various timeouts */
<span class="lineNum">      74 </span>                :            : #define TIMEOUT_LOOPS           20000000
<span class="lineNum">      75 </span>                :            : 
<span class="lineNum">      76 </span>                :            : static enum chiptod_type {
<span class="lineNum">      77 </span>                :            :         chiptod_unknown,
<span class="lineNum">      78 </span>                :            :         chiptod_p7,
<span class="lineNum">      79 </span>                :            :         chiptod_p8
<span class="lineNum">      80 </span>                :            : } chiptod_type;
<span class="lineNum">      81 </span>                :            : 
<span class="lineNum">      82 </span>                :            : static int32_t chiptod_primary = -1;
<span class="lineNum">      83 </span>                :            : static int32_t chiptod_secondary = -1;
<span class="lineNum">      84 </span>                :            : 
<span class="lineNum">      85 </span>                :            : /* The base TFMR value is the same for the whole machine
<span class="lineNum">      86 </span>                :            :  * for now as far as I can tell
<span class="lineNum">      87 </span>                :            :  */
<span class="lineNum">      88 </span>                :            : static uint64_t base_tfmr;
<span class="lineNum">      89 </span>                :            : 
<span class="lineNum">      90 </span>                :            : /*
<span class="lineNum">      91 </span>                :            :  * For now, we use a global lock for runtime chiptod operations,
<span class="lineNum">      92 </span>                :            :  * eventually make this a per-core lock for wakeup rsync and
<span class="lineNum">      93 </span>                :            :  * take all of them for RAS cases.
<span class="lineNum">      94 </span>                :            :  */
<a name="95"><span class="lineNum">      95 </span>                :            : static struct lock chiptod_lock = LOCK_UNLOCKED;</a>
<span class="lineNum">      96 </span>                :            : 
<span class="lineNum">      97 </span>                :<span class="lineCov">          1 : static void chiptod_setup_base_tfmr(void)</span>
<span class="lineNum">      98 </span>                :            : {
<span class="lineNum">      99 </span>                :<span class="lineCov">          1 :         struct dt_node *cpu = this_cpu()-&gt;node;</span>
<span class="lineNum">     100 </span>                :            :         uint64_t core_freq, tod_freq;
<span class="lineNum">     101 </span>                :            :         uint64_t mcbs;
<span class="lineNum">     102 </span>                :            : 
<span class="lineNum">     103 </span>                :<span class="lineCov">          1 :         base_tfmr = SPR_TFMR_TB_ECLIPZ;</span>
<span class="lineNum">     104 </span>                :            : 
<span class="lineNum">     105 </span>                :            :         /* Get CPU and TOD freqs in Hz */
<span class="lineNum">     106 </span>        [<span class="branchCov" title="Branch 1 was taken 1 time"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          1 :         if (dt_has_node_property(cpu,&quot;ibm,extended-clock-frequency&quot;, NULL))</span>
<span class="lineNum">     107 </span>                :<span class="lineCov">          1 :                 core_freq = dt_prop_get_u64(cpu,&quot;ibm,extended-clock-frequency&quot;);</span>
<span class="lineNum">     108 </span>                :            :         else
<span class="lineNum">     109 </span>                :<span class="lineNoCov">          0 :                 core_freq = dt_prop_get_u32(cpu, &quot;clock-frequency&quot;);</span>
<span class="lineNum">     110 </span>                :<span class="lineCov">          1 :         tod_freq = 32000000;</span>
<span class="lineNum">     111 </span>                :            : 
<span class="lineNum">     112 </span>                :            :         /* Calculate the &quot;Max Cycles Between Steps&quot; value according
<span class="lineNum">     113 </span>                :            :          * to the magic formula:
<span class="lineNum">     114 </span>                :            :          *
<span class="lineNum">     115 </span>                :            :          * mcbs = (core_freq * max_jitter_factor) / (4 * tod_freq) / 100;
<span class="lineNum">     116 </span>                :            :          *
<span class="lineNum">     117 </span>                :            :          * The max jitter factor is set to 240 based on what pHyp uses.
<span class="lineNum">     118 </span>                :            :          */
<span class="lineNum">     119 </span>                :<span class="lineCov">          1 :         mcbs = (core_freq * 240) / (4 * tod_freq) / 100;</span>
<span class="lineNum">     120 </span>                :<span class="lineCov">          1 :         prlog(PR_INFO, &quot;CHIPTOD: Calculated MCBS is 0x%llx&quot;</span>
<span class="lineNum">     121 </span>                :            :               &quot; (Cfreq=%lld Tfreq=%lld)\n&quot;,
<span class="lineNum">     122 </span>                :            :               mcbs, core_freq, tod_freq);
<span class="lineNum">     123 </span>                :            : 
<span class="lineNum">     124 </span>                :            :         /* Bake that all into TFMR */
<span class="lineNum">     125 </span>                :<span class="lineCov">          1 :         base_tfmr = SETFIELD(SPR_TFMR_MAX_CYC_BET_STEPS, base_tfmr, mcbs);</span>
<span class="lineNum">     126 </span>                :<span class="lineCov">          1 :         base_tfmr = SETFIELD(SPR_TFMR_N_CLKS_PER_STEP, base_tfmr, 0);</span>
<span class="lineNum">     127 </span>                :<span class="lineCov">          1 :         base_tfmr = SETFIELD(SPR_TFMR_SYNC_BIT_SEL, base_tfmr, 4);</span>
<a name="128"><span class="lineNum">     128 </span>                :<span class="lineCov">          1 : }</span></a>
<span class="lineNum">     129 </span>                :            : 
<span class="lineNum">     130 </span>                :<span class="lineCov">       2890 : static bool chiptod_mod_tb(void)</span>
<span class="lineNum">     131 </span>                :            : {
<span class="lineNum">     132 </span>                :<span class="lineCov">       2890 :         uint64_t tfmr = base_tfmr;</span>
<span class="lineNum">     133 </span>                :<span class="lineCov">       2890 :         uint64_t timeout = 0;</span>
<span class="lineNum">     134 </span>                :            : 
<span class="lineNum">     135 </span>                :            :         /* Switch timebase to &quot;Not Set&quot; state */
<span class="lineNum">     136 </span>                :<span class="lineCov">       2890 :         mtspr(SPR_TFMR, tfmr | SPR_TFMR_LOAD_TOD_MOD);</span>
<span class="lineNum">     137 </span>                :            :         do {
<span class="lineNum">     138 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :                 if (++timeout &gt;= (TIMEOUT_LOOPS*2)) {</span>
<span class="lineNum">     139 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: TB \&quot;Not Set\&quot; timeout\n&quot;);</span>
<span class="lineNum">     140 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     141 </span>                :            :                 }
<span class="lineNum">     142 </span>                :<span class="lineCov">       2890 :                 tfmr = mfspr(SPR_TFMR);</span>
<span class="lineNum">     143 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :                 if (tfmr &amp; SPR_TFMR_TFMR_CORRUPT) {</span>
<span class="lineNum">     144 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: TB \&quot;Not Set\&quot; TFMR corrupt\n&quot;);</span>
<span class="lineNum">     145 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     146 </span>                :            :                 }
<span class="lineNum">     147 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :                 if (GETFIELD(SPR_TFMR_TBST_ENCODED, tfmr) == 9) {</span>
<span class="lineNum">     148 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: TB \&quot;Not Set\&quot; TOD in error state\n&quot;);</span>
<span class="lineNum">     149 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     150 </span>                :            :                 }
<span class="lineNum">     151 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :         } while(tfmr &amp; SPR_TFMR_LOAD_TOD_MOD);</span>
<span class="lineNum">     152 </span>                :            : 
<span class="lineNum">     153 </span>                :            :         return true;
<a name="154"><span class="lineNum">     154 </span>                :            : }</a>
<span class="lineNum">     155 </span>                :            : 
<span class="lineNum">     156 </span>                :<span class="lineCov">          4 : static bool chiptod_interrupt_check(void)</span>
<span class="lineNum">     157 </span>                :            : {
<span class="lineNum">     158 </span>                :<span class="lineCov">          4 :         uint64_t tfmr = mfspr(SPR_TFMR);</span>
<span class="lineNum">     159 </span>                :<span class="lineCov">          4 :         uint64_t timeout = 0;</span>
<span class="lineNum">     160 </span>                :            : 
<span class="lineNum">     161 </span>                :            :         do {
<span class="lineNum">     162 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 4 times"> + </span>]:<span class="lineCov">          4 :                 if (++timeout &gt;= TIMEOUT_LOOPS) {</span>
<span class="lineNum">     163 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: Interrupt check fail\n&quot;);</span>
<span class="lineNum">     164 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     165 </span>                :            :                 }
<span class="lineNum">     166 </span>                :<span class="lineCov">          4 :                 tfmr = mfspr(SPR_TFMR);</span>
<span class="lineNum">     167 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 4 times"> + </span>]:<span class="lineCov">          4 :                 if (tfmr &amp; SPR_TFMR_TFMR_CORRUPT) {</span>
<span class="lineNum">     168 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: Interrupt check TFMR corrupt !\n&quot;);</span>
<span class="lineNum">     169 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     170 </span>                :            :                 }
<span class="lineNum">     171 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 4 times"> + </span>]:<span class="lineCov">          4 :         } while(tfmr &amp; SPR_TFMR_CHIP_TOD_INTERRUPT);</span>
<span class="lineNum">     172 </span>                :            : 
<span class="lineNum">     173 </span>                :            :         return true;
<a name="174"><span class="lineNum">     174 </span>                :            : }</a>
<span class="lineNum">     175 </span>                :            : 
<span class="lineNum">     176 </span>                :<span class="lineNoCov">          0 : static bool chiptod_running_check(void)</span>
<span class="lineNum">     177 </span>                :            : {
<span class="lineNum">     178 </span>                :            :         uint64_t tval;
<span class="lineNum">     179 </span>                :            : 
<span class="lineNum">     180 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (xscom_readme(TOD_CHIPTOD_FSM, &amp;tval) != 0) {</span>
<span class="lineNum">     181 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error polling run\n&quot;);</span>
<span class="lineNum">     182 </span>                :<span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     183 </span>                :            :         }
<span class="lineNum">     184 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tval &amp; 0x0800000000000000UL)</span>
<span class="lineNum">     185 </span>                :            :                 return true;
<span class="lineNum">     186 </span>                :            :         else
<span class="lineNum">     187 </span>                :<span class="lineNoCov">          0 :                 return false;</span>
<a name="188"><span class="lineNum">     188 </span>                :            : }</a>
<span class="lineNum">     189 </span>                :            : 
<span class="lineNum">     190 </span>                :<span class="lineCov">          4 : static bool chiptod_poll_running(void)</span>
<span class="lineNum">     191 </span>                :            : {
<span class="lineNum">     192 </span>                :<span class="lineCov">          4 :         uint64_t timeout = 0;</span>
<span class="lineNum">     193 </span>                :            :         uint64_t tval;
<span class="lineNum">     194 </span>                :            : 
<span class="lineNum">     195 </span>                :            :         /* Chip TOD running check */
<span class="lineNum">     196 </span>                :            :         do {
<span class="lineNum">     197 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 4 times"> + </span>]:<span class="lineCov">          4 :                 if (++timeout &gt;= TIMEOUT_LOOPS) {</span>
<span class="lineNum">     198 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: Running check fail timeout\n&quot;);</span>
<span class="lineNum">     199 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     200 </span>                :            :                 }
<span class="lineNum">     201 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 4 times"> + </span>]:<span class="lineCov">          4 :                 if (xscom_readme(TOD_CHIPTOD_FSM, &amp;tval) != 0) {</span>
<span class="lineNum">     202 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: XSCOM error polling run\n&quot;);</span>
<span class="lineNum">     203 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     204 </span>                :            :                 }
<span class="lineNum">     205 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 4 times"> + </span>]:<span class="lineCov">          4 :         } while(!(tval &amp; 0x0800000000000000UL));</span>
<span class="lineNum">     206 </span>                :            : 
<span class="lineNum">     207 </span>                :            :         return true;
<a name="208"><span class="lineNum">     208 </span>                :            : }</a>
<span class="lineNum">     209 </span>                :            : 
<span class="lineNum">     210 </span>                :<span class="lineCov">       2890 : static bool chiptod_to_tb(void)</span>
<span class="lineNum">     211 </span>                :            : {
<span class="lineNum">     212 </span>                :            :         uint64_t tval, tfmr, tvbits;
<span class="lineNum">     213 </span>                :<span class="lineCov">       2890 :         uint64_t timeout = 0;</span>
<span class="lineNum">     214 </span>                :            : 
<span class="lineNum">     215 </span>                :            :         /* Tell the ChipTOD about our fabric address
<span class="lineNum">     216 </span>                :            :          *
<span class="lineNum">     217 </span>                :            :          * The pib_master value is calculated from the CPU core ID, given in
<span class="lineNum">     218 </span>                :            :          * the PIR. Because we have different core/thread arrangements in the
<span class="lineNum">     219 </span>                :            :          * PIR between p7 and p8, we need to do the calculation differently.
<span class="lineNum">     220 </span>                :            :          *
<span class="lineNum">     221 </span>                :            :          * p7: 0b00001 || 3-bit core id
<span class="lineNum">     222 </span>                :            :          * p8: 0b0001 || 4-bit core id
<span class="lineNum">     223 </span>                :            :          */
<span class="lineNum">     224 </span>                :            : 
<span class="lineNum">     225 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :         if (xscom_readme(TOD_PIB_MASTER, &amp;tval) != 0) {</span>
<span class="lineNum">     226 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error reading PIB_MASTER\n&quot;);</span>
<span class="lineNum">     227 </span>                :<span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     228 </span>                :            :         }
<span class="lineNum">     229 </span>        [<span class="branchCov" title="Branch 0 was taken 2890 times"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span>]:<span class="lineCov">       2890 :         if (chiptod_type == chiptod_p8) {</span>
<span class="lineNum">     230 </span>                :<span class="lineCov">       2890 :                 tvbits = (this_cpu()-&gt;pir &gt;&gt; 3) &amp; 0xf;</span>
<span class="lineNum">     231 </span>                :<span class="lineCov">       2890 :                 tvbits |= 0x10;</span>
<span class="lineNum">     232 </span>                :            :         } else {
<span class="lineNum">     233 </span>                :<span class="lineNoCov">          0 :                 tvbits = (this_cpu()-&gt;pir &gt;&gt; 2) &amp; 0x7;</span>
<span class="lineNum">     234 </span>                :<span class="lineNoCov">          0 :                 tvbits |= 0x08;</span>
<span class="lineNum">     235 </span>                :            :         }
<span class="lineNum">     236 </span>                :<span class="lineCov">       2890 :         tval &amp;= ~TOD_PIBM_ADDR_CFG_MCAST;</span>
<span class="lineNum">     237 </span>                :<span class="lineCov">       2890 :         tval = SETFIELD(TOD_PIBM_ADDR_CFG_SLADDR, tval, tvbits);</span>
<span class="lineNum">     238 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :         if (xscom_writeme(TOD_PIB_MASTER, tval) != 0) {</span>
<span class="lineNum">     239 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error writing PIB_MASTER\n&quot;);</span>
<span class="lineNum">     240 </span>                :<span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     241 </span>                :            :         }
<span class="lineNum">     242 </span>                :            : 
<span class="lineNum">     243 </span>                :            :         /* Make us ready to get the TB from the chipTOD */
<span class="lineNum">     244 </span>                :<span class="lineCov">       2890 :         mtspr(SPR_TFMR, base_tfmr | SPR_TFMR_MOVE_CHIP_TOD_TO_TB);</span>
<span class="lineNum">     245 </span>                :            : 
<span class="lineNum">     246 </span>                :            :         /* Tell the ChipTOD to send it */
<span class="lineNum">     247 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :         if (xscom_writeme(TOD_CHIPTOD_TO_TB, (1ULL &lt;&lt; 63)) != 0) {</span>
<span class="lineNum">     248 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error writing CHIPTOD_TO_TB\n&quot;);</span>
<span class="lineNum">     249 </span>                :<span class="lineCov">       2890 :                 return false;</span>
<span class="lineNum">     250 </span>                :            :         }
<span class="lineNum">     251 </span>                :            : 
<span class="lineNum">     252 </span>                :            :         /* Wait for it to complete */
<span class="lineNum">     253 </span>                :            :         timeout = 0;
<span class="lineNum">     254 </span>                :            :         do {
<span class="lineNum">     255 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 1204842 times"> + </span>]:<span class="lineCov">    1204842 :                 if (++timeout &gt;= TIMEOUT_LOOPS) {</span>
<span class="lineNum">     256 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: Chip to TB timeout\n&quot;);</span>
<span class="lineNum">     257 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     258 </span>                :            :                 }
<span class="lineNum">     259 </span>                :<span class="lineCov">    1204842 :                 tfmr = mfspr(SPR_TFMR);</span>
<span class="lineNum">     260 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 1204842 times"> + </span>]:<span class="lineCov">    1204842 :                 if (tfmr &amp; SPR_TFMR_TFMR_CORRUPT) {</span>
<span class="lineNum">     261 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: MoveToTB: corrupt TFMR !\n&quot;);</span>
<span class="lineNum">     262 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     263 </span>                :            :                 }
<span class="lineNum">     264 </span>        [<span class="branchCov" title="Branch 0 was taken 1201952 times"> + </span><span class="branchCov" title="Branch 1 was taken 2890 times"> + </span>]:<span class="lineCov">    1204842 :         } while(tfmr &amp; SPR_TFMR_MOVE_CHIP_TOD_TO_TB);</span>
<span class="lineNum">     265 </span>                :            : 
<span class="lineNum">     266 </span>                :            :         return true;
<a name="267"><span class="lineNum">     267 </span>                :            : }</a>
<span class="lineNum">     268 </span>                :            : 
<span class="lineNum">     269 </span>                :<span class="lineCov">          4 : static bool chiptod_check_tb_running(void)</span>
<span class="lineNum">     270 </span>                :            : {
<span class="lineNum">     271 </span>                :            :         /* We used to wait for two SYNC pulses in TFMR but that
<span class="lineNum">     272 </span>                :            :          * doesn't seem to occur in sim, so instead we use a
<span class="lineNum">     273 </span>                :            :          * method similar to what pHyp does which is to check for
<span class="lineNum">     274 </span>                :            :          * TFMR SPR_TFMR_TB_VALID and not SPR_TFMR_TFMR_CORRUPT
<span class="lineNum">     275 </span>                :            :          */
<span class="lineNum">     276 </span>                :            : #if 0
<span class="lineNum">     277 </span>                :            :         uint64_t tfmr, timeout;
<span class="lineNum">     278 </span>                :            :         unsigned int i;
<span class="lineNum">     279 </span>                :            : 
<span class="lineNum">     280 </span>                :            :         for (i = 0; i &lt; 2; i++) {
<span class="lineNum">     281 </span>                :            :                 tfmr = mfspr(SPR_TFMR);
<span class="lineNum">     282 </span>                :            :                 tfmr &amp;= ~SPR_TFMR_TB_SYNC_OCCURED;
<span class="lineNum">     283 </span>                :            :                 mtspr(SPR_TFMR, tfmr);
<span class="lineNum">     284 </span>                :            :                 timeout = 0;
<span class="lineNum">     285 </span>                :            :                 do {
<span class="lineNum">     286 </span>                :            :                         if (++timeout &gt;= TIMEOUT_LOOPS) {
<span class="lineNum">     287 </span>                :            :                                 prerror(&quot;CHIPTOD: No sync pulses\n&quot;);
<span class="lineNum">     288 </span>                :            :                                 return false;
<span class="lineNum">     289 </span>                :            :                         }
<span class="lineNum">     290 </span>                :            :                         tfmr = mfspr(SPR_TFMR);
<span class="lineNum">     291 </span>                :            :                 } while(!(tfmr &amp; SPR_TFMR_TB_SYNC_OCCURED));
<span class="lineNum">     292 </span>                :            :         }
<span class="lineNum">     293 </span>                :            : #else
<span class="lineNum">     294 </span>                :<span class="lineCov">          4 :         uint64_t tfmr = mfspr(SPR_TFMR);</span>
<span class="lineNum">     295 </span>                :            : 
<span class="lineNum">     296 </span>                :<span class="lineCov">          4 :         return (tfmr &amp; SPR_TFMR_TB_VALID) &amp;&amp;</span>
<span class="lineNum">     297 </span>                :            :                 !(tfmr &amp; SPR_TFMR_TFMR_CORRUPT);
<span class="lineNum">     298 </span>                :            : #endif
<span class="lineNum">     299 </span>                :            :         return true;
<a name="300"><span class="lineNum">     300 </span>                :            : }</a>
<span class="lineNum">     301 </span>                :            : 
<span class="lineNum">     302 </span>                :<span class="lineCov">       2890 : static bool chiptod_reset_tb_errors(void)</span>
<span class="lineNum">     303 </span>                :            : {
<span class="lineNum">     304 </span>                :            :         uint64_t tfmr;
<span class="lineNum">     305 </span>                :<span class="lineCov">       2890 :         unsigned long timeout = 0;</span>
<span class="lineNum">     306 </span>                :            : 
<span class="lineNum">     307 </span>                :            :         /* Ask for automatic clear of errors */
<span class="lineNum">     308 </span>                :<span class="lineCov">       2890 :         tfmr = base_tfmr | SPR_TFMR_CLEAR_TB_ERRORS;</span>
<span class="lineNum">     309 </span>                :            : 
<span class="lineNum">     310 </span>                :            :         /* Additionally pHyp sets these (write-1-to-clear ?) */
<span class="lineNum">     311 </span>                :<span class="lineCov">       2890 :         tfmr |= SPR_TFMR_TB_MISSING_SYNC;</span>
<span class="lineNum">     312 </span>                :<span class="lineCov">       2890 :         tfmr |= SPR_TFMR_TB_MISSING_STEP;</span>
<span class="lineNum">     313 </span>                :<span class="lineCov">       2890 :         tfmr |= SPR_TFMR_TB_RESIDUE_ERR;</span>
<span class="lineNum">     314 </span>                :<span class="lineCov">       2890 :         tfmr |= SPR_TFMR_FW_CONTROL_ERR;</span>
<span class="lineNum">     315 </span>                :<span class="lineCov">       2890 :         tfmr |= SPR_TFMR_CHIP_TOD_PARITY_ERR;</span>
<span class="lineNum">     316 </span>                :            :         mtspr(SPR_TFMR, tfmr);
<span class="lineNum">     317 </span>                :            : 
<span class="lineNum">     318 </span>                :            :         /* We have to write &quot;Clear TB Errors&quot; again */
<span class="lineNum">     319 </span>                :<span class="lineCov">       2890 :         tfmr = base_tfmr | SPR_TFMR_CLEAR_TB_ERRORS;</span>
<span class="lineNum">     320 </span>                :            :         mtspr(SPR_TFMR, tfmr);
<span class="lineNum">     321 </span>                :            : 
<span class="lineNum">     322 </span>                :            :         do {
<span class="lineNum">     323 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :                 if (++timeout &gt;= TIMEOUT_LOOPS) {</span>
<span class="lineNum">     324 </span>                :            :                         /* Don't actually do anything on error for
<span class="lineNum">     325 </span>                :            :                          * now ... not much we can do, panic maybe ?
<span class="lineNum">     326 </span>                :            :                          */
<span class="lineNum">     327 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: TB error reset timeout !\n&quot;);</span>
<span class="lineNum">     328 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     329 </span>                :            :                 }
<span class="lineNum">     330 </span>                :<span class="lineCov">       2890 :                 tfmr = mfspr(SPR_TFMR);</span>
<span class="lineNum">     331 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :                 if (tfmr &amp; SPR_TFMR_TFMR_CORRUPT) {</span>
<span class="lineNum">     332 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: TB error reset: corrupt TFMR !\n&quot;);</span>
<span class="lineNum">     333 </span>                :<span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     334 </span>                :            :                 }
<span class="lineNum">     335 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 2890 times"> + </span>]:<span class="lineCov">       2890 :         } while(tfmr &amp; SPR_TFMR_CLEAR_TB_ERRORS);</span>
<span class="lineNum">     336 </span>                :            :         return true;
<a name="337"><span class="lineNum">     337 </span>                :            : }</a>
<span class="lineNum">     338 </span>                :            : 
<span class="lineNum">     339 </span>                :<span class="lineCov">       2918 : static void chiptod_cleanup_thread_tfmr(void)</span>
<span class="lineNum">     340 </span>                :            : {
<span class="lineNum">     341 </span>                :<span class="lineCov">       2918 :         uint64_t tfmr = base_tfmr;</span>
<span class="lineNum">     342 </span>                :            : 
<span class="lineNum">     343 </span>                :<span class="lineCov">       2918 :         tfmr |= SPR_TFMR_PURR_PARITY_ERR;</span>
<span class="lineNum">     344 </span>                :<span class="lineCov">       2918 :         tfmr |= SPR_TFMR_SPURR_PARITY_ERR;</span>
<span class="lineNum">     345 </span>                :<span class="lineCov">       2918 :         tfmr |= SPR_TFMR_DEC_PARITY_ERR;</span>
<span class="lineNum">     346 </span>                :<span class="lineCov">       2918 :         tfmr |= SPR_TFMR_TFMR_CORRUPT;</span>
<span class="lineNum">     347 </span>                :<span class="lineCov">       2918 :         tfmr |= SPR_TFMR_PURR_OVERFLOW;</span>
<span class="lineNum">     348 </span>                :<span class="lineCov">       2918 :         tfmr |= SPR_TFMR_SPURR_OVERFLOW;</span>
<span class="lineNum">     349 </span>                :            :         mtspr(SPR_TFMR, tfmr);
<a name="350"><span class="lineNum">     350 </span>                :<span class="lineCov">       2918 : }</span></a>
<span class="lineNum">     351 </span>                :            : 
<span class="lineNum">     352 </span>                :<span class="lineCov">          1 : static void chiptod_reset_tod_errors(void)</span>
<span class="lineNum">     353 </span>                :            : {
<span class="lineNum">     354 </span>                :            :         uint64_t terr;
<span class="lineNum">     355 </span>                :            : 
<span class="lineNum">     356 </span>                :            :         /*
<span class="lineNum">     357 </span>                :            :          * At boot, we clear the errors that the firmware is
<span class="lineNum">     358 </span>                :            :          * supposed to handle. List provided by the pHyp folks.
<span class="lineNum">     359 </span>                :            :          */
<span class="lineNum">     360 </span>                :            :         
<span class="lineNum">     361 </span>                :<span class="lineCov">          1 :         terr = TOD_ERR_CRITC_PARITY;</span>
<span class="lineNum">     362 </span>                :<span class="lineCov">          1 :         terr |= TOD_ERR_PSS_HAMMING_DISTANCE;</span>
<span class="lineNum">     363 </span>                :<span class="lineCov">          1 :         terr |= TOD_ERR_DELAY_COMPL_PARITY;</span>
<span class="lineNum">     364 </span>                :<span class="lineCov">          1 :         terr |= TOD_ERR_CTCR_PARITY;</span>
<span class="lineNum">     365 </span>                :<span class="lineCov">          1 :         terr |= TOD_ERR_TOD_SYNC_CHECK;</span>
<span class="lineNum">     366 </span>                :<span class="lineCov">          1 :         terr |= TOD_ERR_TOD_FSM_PARITY;</span>
<span class="lineNum">     367 </span>                :<span class="lineCov">          1 :         terr |= TOD_ERR_TOD_REGISTER_PARITY;</span>
<span class="lineNum">     368 </span>                :            : 
<span class="lineNum">     369 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         if (xscom_writeme(TOD_ERROR, terr) != 0) {</span>
<span class="lineNum">     370 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error writing TOD_ERROR !\n&quot;);</span>
<span class="lineNum">     371 </span>                :            :                 /* Not much we can do here ... abort ? */
<span class="lineNum">     372 </span>                :            :         }
<a name="373"><span class="lineNum">     373 </span>                :<span class="lineCov">          1 : }</span></a>
<span class="lineNum">     374 </span>                :            : 
<span class="lineNum">     375 </span>                :<span class="lineCov">          1 : static void chiptod_sync_master(void *data)</span>
<span class="lineNum">     376 </span>                :            : {
<span class="lineNum">     377 </span>                :<span class="lineCov">          1 :         bool *result = data;</span>
<span class="lineNum">     378 </span>                :            : 
<span class="lineNum">     379 </span>                :<span class="lineCov">          1 :         prlog(PR_DEBUG, &quot;CHIPTOD: Master sync on CPU PIR 0x%04x...\n&quot;,</span>
<span class="lineNum">     380 </span>                :            :               this_cpu()-&gt;pir);
<span class="lineNum">     381 </span>                :            : 
<span class="lineNum">     382 </span>                :            :         /* Apply base tfmr */
<span class="lineNum">     383 </span>                :<span class="lineCov">          1 :         mtspr(SPR_TFMR, base_tfmr);</span>
<span class="lineNum">     384 </span>                :            : 
<span class="lineNum">     385 </span>                :            :         /* From recipe provided by pHyp folks, reset various errors
<span class="lineNum">     386 </span>                :            :          * before attempting the sync
<span class="lineNum">     387 </span>                :            :          */
<span class="lineNum">     388 </span>                :<span class="lineCov">          1 :         chiptod_reset_tb_errors();</span>
<span class="lineNum">     389 </span>                :            : 
<span class="lineNum">     390 </span>                :            :         /* Cleanup thread tfmr bits */
<span class="lineNum">     391 </span>                :<span class="lineCov">          1 :         chiptod_cleanup_thread_tfmr();</span>
<span class="lineNum">     392 </span>                :            : 
<span class="lineNum">     393 </span>                :            :         /* Reset errors in the chiptod itself */
<span class="lineNum">     394 </span>                :<span class="lineCov">          1 :         chiptod_reset_tod_errors();</span>
<span class="lineNum">     395 </span>                :            : 
<span class="lineNum">     396 </span>                :            :         /* Switch timebase to &quot;Not Set&quot; state */
<span class="lineNum">     397 </span>        [<span class="branchCov" title="Branch 1 was taken 1 time"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          1 :         if (!chiptod_mod_tb())</span>
<span class="lineNum">     398 </span>                :            :                 goto error;
<span class="lineNum">     399 </span>                :<span class="lineCov">          1 :         prlog(PR_INSANE, &quot;SYNC MASTER Step 2 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     400 </span>                :            : 
<span class="lineNum">     401 </span>                :            :         /* Chip TOD step checkers enable */
<span class="lineNum">     402 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         if (xscom_writeme(TOD_TTYPE_2, (1UL &lt;&lt; 63)) != 0) {</span>
<span class="lineNum">     403 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error enabling steppers\n&quot;);</span>
<span class="lineNum">     404 </span>                :<span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">     405 </span>                :            :         }
<span class="lineNum">     406 </span>                :            : 
<span class="lineNum">     407 </span>                :<span class="lineCov">          1 :         prlog(PR_INSANE, &quot;SYNC MASTER Step 3 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     408 </span>                :            : 
<span class="lineNum">     409 </span>                :            :         /* Chip TOD interrupt check */
<span class="lineNum">     410 </span>        [<span class="branchCov" title="Branch 1 was taken 1 time"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          1 :         if (!chiptod_interrupt_check())</span>
<span class="lineNum">     411 </span>                :            :                 goto error;     
<span class="lineNum">     412 </span>                :<span class="lineCov">          1 :         prlog(PR_INSANE, &quot;SYNC MASTER Step 4 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     413 </span>                :            : 
<span class="lineNum">     414 </span>                :            :         /* Switch local chiptod to &quot;Not Set&quot; state */
<span class="lineNum">     415 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         if (xscom_writeme(TOD_LOAD_TOD_MOD, (1UL &lt;&lt; 63)) != 0) {</span>
<span class="lineNum">     416 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error sending LOAD_TOD_MOD\n&quot;);</span>
<span class="lineNum">     417 </span>                :<span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">     418 </span>                :            :         }
<span class="lineNum">     419 </span>                :            : 
<span class="lineNum">     420 </span>                :            :         /* Switch all remote chiptod to &quot;Not Set&quot; state */
<span class="lineNum">     421 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         if (xscom_writeme(TOD_TTYPE_5, (1UL &lt;&lt; 63)) != 0) {</span>
<span class="lineNum">     422 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error sending TTYPE_5\n&quot;);</span>
<span class="lineNum">     423 </span>                :<span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">     424 </span>                :            :         }
<span class="lineNum">     425 </span>                :            : 
<span class="lineNum">     426 </span>                :            :         /* Chip TOD load initial value */
<span class="lineNum">     427 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         if (xscom_writeme(TOD_CHIPTOD_LOAD_TB, INIT_TB) != 0) {</span>
<span class="lineNum">     428 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error setting init TB\n&quot;);</span>
<span class="lineNum">     429 </span>                :<span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">     430 </span>                :            :         }
<span class="lineNum">     431 </span>                :            : 
<span class="lineNum">     432 </span>                :<span class="lineCov">          1 :         prlog(PR_INSANE, &quot;SYNC MASTER Step 5 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     433 </span>                :            : 
<span class="lineNum">     434 </span>        [<span class="branchCov" title="Branch 1 was taken 1 time"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          1 :         if (!chiptod_poll_running())</span>
<span class="lineNum">     435 </span>                :            :                 goto error;
<span class="lineNum">     436 </span>                :<span class="lineCov">          1 :         prlog(PR_INSANE, &quot;SYNC MASTER Step 6 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     437 </span>                :            : 
<span class="lineNum">     438 </span>                :            :         /* Move chiptod value to core TB */
<span class="lineNum">     439 </span>        [<span class="branchCov" title="Branch 1 was taken 1 time"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          1 :         if (!chiptod_to_tb())</span>
<span class="lineNum">     440 </span>                :            :                 goto error;
<span class="lineNum">     441 </span>                :<span class="lineCov">          1 :         prlog(PR_INSANE, &quot;SYNC MASTER Step 7 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     442 </span>                :            : 
<span class="lineNum">     443 </span>                :            :         /* Send local chip TOD to all chips TOD */
<span class="lineNum">     444 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         if (xscom_writeme(TOD_TTYPE_4, (1ULL &lt;&lt; 63)) != 0) {</span>
<span class="lineNum">     445 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error sending TTYPE_4\n&quot;);</span>
<span class="lineNum">     446 </span>                :<span class="lineNoCov">          0 :                 goto error;</span>
<span class="lineNum">     447 </span>                :            :         }
<span class="lineNum">     448 </span>                :            : 
<span class="lineNum">     449 </span>                :            :         /* Check if TB is running */
<span class="lineNum">     450 </span>        [<span class="branchCov" title="Branch 1 was taken 1 time"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          1 :         if (!chiptod_check_tb_running())</span>
<span class="lineNum">     451 </span>                :            :                 goto error;
<span class="lineNum">     452 </span>                :            : 
<span class="lineNum">     453 </span>                :<span class="lineCov">          1 :         prlog(PR_INSANE, &quot;Master sync completed, TB=%lx\n&quot;, mfspr(SPR_TBRL));</span>
<span class="lineNum">     454 </span>                :            : 
<span class="lineNum">     455 </span>                :            :         /*
<span class="lineNum">     456 </span>                :            :          * A little delay to make sure the remote chips get up to
<span class="lineNum">     457 </span>                :            :          * speed before we start syncing them.
<span class="lineNum">     458 </span>                :            :          *
<span class="lineNum">     459 </span>                :            :          * We have to do it here because we know our TB is running
<span class="lineNum">     460 </span>                :            :          * while the boot thread TB might not yet.
<span class="lineNum">     461 </span>                :            :          */
<span class="lineNum">     462 </span>                :<span class="lineCov">          1 :         time_wait_ms(1);</span>
<span class="lineNum">     463 </span>                :            : 
<span class="lineNum">     464 </span>                :<span class="lineCov">          1 :         *result = true;</span>
<span class="lineNum">     465 </span>                :<span class="lineCov">          1 :         return;</span>
<span class="lineNum">     466 </span>                :            :  error:
<span class="lineNum">     467 </span>                :<span class="lineNoCov">          0 :         prerror(&quot;CHIPTOD: Master sync failed! TFMR=0x%016lx\n&quot;,</span>
<span class="lineNum">     468 </span>                :            :                 mfspr(SPR_TFMR));
<span class="lineNum">     469 </span>                :<span class="lineNoCov">          0 :         *result = false;</span>
<a name="470"><span class="lineNum">     470 </span>                :            : }</a>
<span class="lineNum">     471 </span>                :            : 
<span class="lineNum">     472 </span>                :<span class="lineCov">         31 : static void chiptod_sync_slave(void *data)</span>
<span class="lineNum">     473 </span>                :            : {
<span class="lineNum">     474 </span>                :<span class="lineCov">         31 :         bool *result = data;</span>
<span class="lineNum">     475 </span>                :            : 
<span class="lineNum">     476 </span>                :            :         /* Only get primaries, not threads */
<span class="lineNum">     477 </span>        [<span class="branchCov" title="Branch 0 was taken 28 times"> + </span><span class="branchCov" title="Branch 1 was taken 3 times"> + </span>]:<span class="lineCov">         31 :         if (this_cpu()-&gt;is_secondary) {</span>
<span class="lineNum">     478 </span>                :            :                 /* On secondaries we just cleanup the TFMR */
<span class="lineNum">     479 </span>                :<span class="lineCov">         28 :                 chiptod_cleanup_thread_tfmr();</span>
<span class="lineNum">     480 </span>                :<span class="lineCov">         28 :                 *result = true;</span>
<span class="lineNum">     481 </span>                :<span class="lineCov">         28 :                 return;</span>
<span class="lineNum">     482 </span>                :            :         }
<span class="lineNum">     483 </span>                :            : 
<span class="lineNum">     484 </span>                :<span class="lineCov">          3 :         prlog(PR_DEBUG, &quot;CHIPTOD: Slave sync on CPU PIR 0x%04x...\n&quot;,</span>
<span class="lineNum">     485 </span>                :            :               this_cpu()-&gt;pir);
<span class="lineNum">     486 </span>                :            : 
<span class="lineNum">     487 </span>                :            :         /* Apply base tfmr */
<span class="lineNum">     488 </span>                :<span class="lineCov">          3 :         mtspr(SPR_TFMR, base_tfmr);</span>
<span class="lineNum">     489 </span>                :            : 
<span class="lineNum">     490 </span>                :            :         /* From recipe provided by pHyp folks, reset various errors
<span class="lineNum">     491 </span>                :            :          * before attempting the sync
<span class="lineNum">     492 </span>                :            :          */
<span class="lineNum">     493 </span>                :<span class="lineCov">          3 :         chiptod_reset_tb_errors();</span>
<span class="lineNum">     494 </span>                :            : 
<span class="lineNum">     495 </span>                :            :         /* Cleanup thread tfmr bits */
<span class="lineNum">     496 </span>                :<span class="lineCov">          3 :         chiptod_cleanup_thread_tfmr();</span>
<span class="lineNum">     497 </span>                :            : 
<span class="lineNum">     498 </span>                :            :         /* Switch timebase to &quot;Not Set&quot; state */
<span class="lineNum">     499 </span>        [<span class="branchCov" title="Branch 1 was taken 3 times"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          3 :         if (!chiptod_mod_tb())</span>
<span class="lineNum">     500 </span>                :            :                 goto error;
<span class="lineNum">     501 </span>                :<span class="lineCov">          3 :         prlog(PR_INSANE, &quot;SYNC SLAVE Step 2 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     502 </span>                :            : 
<span class="lineNum">     503 </span>                :            :         /* Chip TOD running check */
<span class="lineNum">     504 </span>        [<span class="branchCov" title="Branch 1 was taken 3 times"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          3 :         if (!chiptod_poll_running())</span>
<span class="lineNum">     505 </span>                :            :                 goto error;
<span class="lineNum">     506 </span>                :<span class="lineCov">          3 :         prlog(PR_INSANE, &quot;SYNC SLAVE Step 3 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     507 </span>                :            : 
<span class="lineNum">     508 </span>                :            :         /* Chip TOD interrupt check */
<span class="lineNum">     509 </span>        [<span class="branchCov" title="Branch 1 was taken 3 times"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          3 :         if (!chiptod_interrupt_check())</span>
<span class="lineNum">     510 </span>                :            :                 goto error;
<span class="lineNum">     511 </span>                :<span class="lineCov">          3 :         prlog(PR_INSANE, &quot;SYNC SLAVE Step 4 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     512 </span>                :            : 
<span class="lineNum">     513 </span>                :            :         /* Move chiptod value to core TB */
<span class="lineNum">     514 </span>        [<span class="branchCov" title="Branch 1 was taken 3 times"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          3 :         if (!chiptod_to_tb())</span>
<span class="lineNum">     515 </span>                :            :                 goto error;
<span class="lineNum">     516 </span>                :<span class="lineCov">          3 :         prlog(PR_INSANE, &quot;SYNC SLAVE Step 5 TFMR=0x%016lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     517 </span>                :            : 
<span class="lineNum">     518 </span>                :            :         /* Check if TB is running */
<span class="lineNum">     519 </span>        [<span class="branchCov" title="Branch 1 was taken 3 times"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          3 :         if (!chiptod_check_tb_running())</span>
<span class="lineNum">     520 </span>                :            :                 goto error;
<span class="lineNum">     521 </span>                :            : 
<span class="lineNum">     522 </span>                :<span class="lineCov">          3 :         prlog(PR_INSANE, &quot;Slave sync completed, TB=%lx\n&quot;, mfspr(SPR_TBRL));</span>
<span class="lineNum">     523 </span>                :            : 
<span class="lineNum">     524 </span>                :<span class="lineCov">          3 :         *result = true;</span>
<span class="lineNum">     525 </span>                :<span class="lineCov">          3 :         return;</span>
<span class="lineNum">     526 </span>                :            :  error:
<span class="lineNum">     527 </span>                :<span class="lineNoCov">          0 :         prerror(&quot;CHIPTOD: Slave sync failed ! TFMR=0x%016lx\n&quot;,</span>
<span class="lineNum">     528 </span>                :            :                 mfspr(SPR_TFMR));
<span class="lineNum">     529 </span>                :<span class="lineNoCov">          0 :         *result = false;</span>
<a name="530"><span class="lineNum">     530 </span>                :            : }</a>
<span class="lineNum">     531 </span>                :            : 
<span class="lineNum">     532 </span>                :<span class="lineCov">       2867 : bool chiptod_wakeup_resync(void)</span>
<span class="lineNum">     533 </span>                :            : {
<span class="lineNum">     534 </span>        [<span class="branchCov" title="Branch 0 was taken 2865 times"> + </span><span class="branchCov" title="Branch 1 was taken 2 times"> + </span>]:<span class="lineCov">       2867 :         if (chiptod_primary &lt; 0)</span>
<span class="lineNum">     535 </span>                :            :                 return 0;
<span class="lineNum">     536 </span>                :            : 
<span class="lineNum">     537 </span>                :<span class="lineCov">       2865 :         lock(&amp;chiptod_lock);</span>
<span class="lineNum">     538 </span>                :            : 
<span class="lineNum">     539 </span>                :            :         /* Apply base tfmr */
<span class="lineNum">     540 </span>                :<span class="lineCov">       2886 :         mtspr(SPR_TFMR, base_tfmr);</span>
<span class="lineNum">     541 </span>                :            : 
<span class="lineNum">     542 </span>                :            :         /* From recipe provided by pHyp folks, reset various errors
<span class="lineNum">     543 </span>                :            :          * before attempting the sync
<span class="lineNum">     544 </span>                :            :          */
<span class="lineNum">     545 </span>                :<span class="lineCov">       2886 :         chiptod_reset_tb_errors();</span>
<span class="lineNum">     546 </span>                :            : 
<span class="lineNum">     547 </span>                :            :         /* Cleanup thread tfmr bits */
<span class="lineNum">     548 </span>                :<span class="lineCov">       2886 :         chiptod_cleanup_thread_tfmr();</span>
<span class="lineNum">     549 </span>                :            : 
<span class="lineNum">     550 </span>                :            :         /* Switch timebase to &quot;Not Set&quot; state */
<span class="lineNum">     551 </span>        [<span class="branchCov" title="Branch 1 was taken 2886 times"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">       2886 :         if (!chiptod_mod_tb())</span>
<span class="lineNum">     552 </span>                :            :                 goto error;
<span class="lineNum">     553 </span>                :            : 
<span class="lineNum">     554 </span>                :            :         /* Move chiptod value to core TB */
<span class="lineNum">     555 </span>        [<span class="branchCov" title="Branch 1 was taken 2886 times"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">       2886 :         if (!chiptod_to_tb())</span>
<span class="lineNum">     556 </span>                :            :                 goto error;
<span class="lineNum">     557 </span>                :            : 
<span class="lineNum">     558 </span>                :<span class="lineCov">       2886 :         unlock(&amp;chiptod_lock);</span>
<span class="lineNum">     559 </span>                :            : 
<span class="lineNum">     560 </span>                :<span class="lineCov">       2886 :         return true;</span>
<span class="lineNum">     561 </span>                :            :  error:
<span class="lineNum">     562 </span>                :<span class="lineNoCov">          0 :         prerror(&quot;CHIPTOD: Resync failed ! TFMR=0x%16lx\n&quot;, mfspr(SPR_TFMR));</span>
<span class="lineNum">     563 </span>                :<span class="lineNoCov">          0 :         unlock(&amp;chiptod_lock);</span>
<span class="lineNum">     564 </span>                :<span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">     565 </span>                :            : }
<a name="566"><span class="lineNum">     566 </span>                :            : </a>
<span class="lineNum">     567 </span>                :            : 
<span class="lineNum">     568 </span>                :<span class="lineNoCov">          0 : static int chiptod_recover_tod_errors(void)</span>
<span class="lineNum">     569 </span>                :            : {
<span class="lineNum">     570 </span>                :            :         uint64_t terr;
<span class="lineNum">     571 </span>                :            : 
<span class="lineNum">     572 </span>                :            :         /* Read TOD error register */
<span class="lineNum">     573 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (xscom_readme(TOD_ERROR, &amp;terr) != 0) {</span>
<span class="lineNum">     574 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error reading TOD_ERROR reg\n&quot;);</span>
<span class="lineNum">     575 </span>                :<span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     576 </span>                :            :         }
<span class="lineNum">     577 </span>                :            :         /* Check for sync check error and recover */
<span class="lineNum">     578 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if ((terr &amp; TOD_ERR_TOD_SYNC_CHECK) ||</span>
<span class="lineNum">     579 </span>                :            :                 (terr &amp; TOD_ERR_TOD_FSM_PARITY) ||
<span class="lineNum">     580 </span>                :            :                 (terr &amp; TOD_ERR_CTCR_PARITY) ||
<span class="lineNum">     581 </span>                :            :                 (terr &amp; TOD_ERR_PSS_HAMMING_DISTANCE) ||
<span class="lineNum">     582 </span>                :<span class="lineNoCov">          0 :                 (terr &amp; TOD_ERR_DELAY_COMPL_PARITY) ||</span>
<span class="lineNum">     583 </span>                :            :                 (terr &amp; TOD_ERR_TOD_REGISTER_PARITY)) {
<span class="lineNum">     584 </span>                :<span class="lineNoCov">          0 :                 chiptod_reset_tod_errors();</span>
<span class="lineNum">     585 </span>                :<span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">     586 </span>                :            :         }
<span class="lineNum">     587 </span>                :            :         return 0;
<span class="lineNum">     588 </span>                :            : }
<span class="lineNum">     589 </span>                :            : 
<span class="lineNum">     590 </span>                :            : /*
<span class="lineNum">     591 </span>                :            :  * Sync up TOD with other chips and get TOD in running state.
<span class="lineNum">     592 </span>                :            :  * For non-master, we request TOD value from another chip.
<a name="593"><span class="lineNum">     593 </span>                :            :  * For master chip, Switch the topology to recover.</a>
<span class="lineNum">     594 </span>                :            :  */
<span class="lineNum">     595 </span>                :<span class="lineNoCov">          0 : static int chiptod_start_tod(void)</span>
<span class="lineNum">     596 </span>                :            : {
<span class="lineNum">     597 </span>                :            :         /*  Handle TOD recovery on master chip. */
<span class="lineNum">     598 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (this_cpu()-&gt;chip_id == chiptod_primary) {</span>
<span class="lineNum">     599 </span>                :            :                 /*
<span class="lineNum">     600 </span>                :            :                  * TOD is not running on master chip. We need to sync with
<span class="lineNum">     601 </span>                :            :                  * secondary chip TOD. But before we do that we need to
<span class="lineNum">     602 </span>                :            :                  * switch topology to make backup master as the new
<span class="lineNum">     603 </span>                :            :                  * active master. Once we switch the topology we can
<span class="lineNum">     604 </span>                :            :                  * then request TOD value from new master chip TOD.
<span class="lineNum">     605 </span>                :            :                  * But make sure we move local chiptod to Not Set before
<span class="lineNum">     606 </span>                :            :                  * request TOD value.
<span class="lineNum">     607 </span>                :            :                  */
<span class="lineNum">     608 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (xscom_writeme(TOD_TTYPE_1, (1UL &lt;&lt; 63)) != 0) {</span>
<span class="lineNum">     609 </span>                :<span class="lineNoCov">          0 :                         prerror(&quot;CHIPTOD: XSCOM error switching primary/secondary\n&quot;);</span>
<span class="lineNum">     610 </span>                :<span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">     611 </span>                :            :                 }
<span class="lineNum">     612 </span>                :<span class="lineNoCov">          0 :                 chiptod_primary = chiptod_secondary;</span>
<span class="lineNum">     613 </span>                :<span class="lineNoCov">          0 :                 chiptod_secondary = this_cpu()-&gt;chip_id;</span>
<span class="lineNum">     614 </span>                :            :         }
<span class="lineNum">     615 </span>                :            : 
<span class="lineNum">     616 </span>                :            :         /* Switch local chiptod to &quot;Not Set&quot; state */
<span class="lineNum">     617 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (xscom_writeme(TOD_LOAD_TOD_MOD, (1UL &lt;&lt; 63)) != 0) {</span>
<span class="lineNum">     618 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error sending LOAD_TOD_MOD\n&quot;);</span>
<span class="lineNum">     619 </span>                :<span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     620 </span>                :            :         }
<span class="lineNum">     621 </span>                :            : 
<span class="lineNum">     622 </span>                :            :         /*
<span class="lineNum">     623 </span>                :            :          * Request the current TOD value from another chip.
<span class="lineNum">     624 </span>                :            :          * This will move TOD in running state
<span class="lineNum">     625 </span>                :            :          */
<span class="lineNum">     626 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (xscom_writeme(TOD_TTYPE_3, (1UL &lt;&lt; 63)) != 0) {</span>
<span class="lineNum">     627 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: XSCOM error sending TTYPE_3\n&quot;);</span>
<span class="lineNum">     628 </span>                :<span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     629 </span>                :            :         }
<span class="lineNum">     630 </span>                :            : 
<span class="lineNum">     631 </span>                :            :         /* Check if chip TOD is running. */
<span class="lineNum">     632 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!chiptod_poll_running())</span>
<span class="lineNum">     633 </span>                :            :                 return 0;
<span class="lineNum">     634 </span>                :            : 
<span class="lineNum">     635 </span>                :<span class="lineNoCov">          0 :         return 1;</span>
<span class="lineNum">     636 </span>                :            : }
<span class="lineNum">     637 </span>                :            : 
<span class="lineNum">     638 </span>                :            : /*
<span class="lineNum">     639 </span>                :            :  * Recover from TB and TOD errors.
<span class="lineNum">     640 </span>                :            :  * Timebase register is per core and first thread that gets chance to
<span class="lineNum">     641 </span>                :            :  * handle interrupt would fix actual TFAC errors and rest of the threads
<span class="lineNum">     642 </span>                :            :  * from same core would see no errors. Return -1 if no errors have been
<span class="lineNum">     643 </span>                :            :  * found. The caller (handle_hmi_exception) of this function would not
<span class="lineNum">     644 </span>                :            :  * send an HMI event to host if return value is -1.
<span class="lineNum">     645 </span>                :            :  *
<span class="lineNum">     646 </span>                :            :  * Return values:
<span class="lineNum">     647 </span>                :            :  *      0       &lt;= Failed to recover from errors
<span class="lineNum">     648 </span>                :            :  *      1       &lt;= Successfully recovered from errors
<a name="649"><span class="lineNum">     649 </span>                :            :  *      -1      &lt;= No errors found. Errors are already been fixed.</a>
<span class="lineNum">     650 </span>                :            :  */
<span class="lineNum">     651 </span>                :<span class="lineNoCov">          0 : int chiptod_recover_tb_errors(void)</span>
<span class="lineNum">     652 </span>                :            : {
<span class="lineNum">     653 </span>                :            :         uint64_t tfmr;
<span class="lineNum">     654 </span>                :<span class="lineNoCov">          0 :         int rc = -1;</span>
<span class="lineNum">     655 </span>                :            : 
<span class="lineNum">     656 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (chiptod_primary &lt; 0)</span>
<span class="lineNum">     657 </span>                :            :                 return 0;
<span class="lineNum">     658 </span>                :            : 
<span class="lineNum">     659 </span>                :<span class="lineNoCov">          0 :         lock(&amp;chiptod_lock);</span>
<span class="lineNum">     660 </span>                :            : 
<span class="lineNum">     661 </span>                :            :         /* Get fresh copy of TFMR */
<span class="lineNum">     662 </span>                :<span class="lineNoCov">          0 :         tfmr = mfspr(SPR_TFMR);</span>
<span class="lineNum">     663 </span>                :            : 
<span class="lineNum">     664 </span>                :            :         /*
<span class="lineNum">     665 </span>                :            :          * Check for TB errors.
<span class="lineNum">     666 </span>                :            :          * On Sync check error, bit 44 of TFMR is set. Check for it and
<span class="lineNum">     667 </span>                :            :          * clear it.
<span class="lineNum">     668 </span>                :            :          */
<span class="lineNum">     669 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if ((tfmr &amp; SPR_TFMR_TB_MISSING_STEP) ||</span>
<span class="lineNum">     670 </span>                :            :                 (tfmr &amp; SPR_TFMR_TB_RESIDUE_ERR) ||
<span class="lineNum">     671 </span>                :            :                 (tfmr &amp; SPR_TFMR_FW_CONTROL_ERR) ||
<span class="lineNum">     672 </span>                :<span class="lineNoCov">          0 :                 (tfmr &amp; SPR_TFMR_CHIP_TOD_PARITY_ERR) ||</span>
<span class="lineNum">     673 </span>                :            :                 (tfmr &amp; SPR_TFMR_TB_MISSING_SYNC)) {
<span class="lineNum">     674 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (!chiptod_reset_tb_errors()) {</span>
<span class="lineNum">     675 </span>                :            :                         rc = 0;
<span class="lineNum">     676 </span>                :            :                         goto error_out;
<span class="lineNum">     677 </span>                :            :                 }
<span class="lineNum">     678 </span>                :            :         }
<span class="lineNum">     679 </span>                :            : 
<span class="lineNum">     680 </span>                :            :         /*
<span class="lineNum">     681 </span>                :            :          * Check for TOD sync check error.
<span class="lineNum">     682 </span>                :            :          * On TOD errors, bit 51 of TFMR is set. If this bit is on then we
<span class="lineNum">     683 </span>                :            :          * need to fetch TOD error register and recover from TOD errors.
<span class="lineNum">     684 </span>                :            :          * Bit 33 of TOD error register indicates sync check error.
<span class="lineNum">     685 </span>                :            :          */
<span class="lineNum">     686 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (tfmr &amp; SPR_TFMR_CHIP_TOD_INTERRUPT)</span>
<span class="lineNum">     687 </span>                :<span class="lineNoCov">          0 :                 rc = chiptod_recover_tod_errors();</span>
<span class="lineNum">     688 </span>                :            : 
<span class="lineNum">     689 </span>                :            :         /* Check if TB is running. If not then we need to get it running. */
<span class="lineNum">     690 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!(tfmr &amp; SPR_TFMR_TB_VALID)) {</span>
<span class="lineNum">     691 </span>                :<span class="lineNoCov">          0 :                 rc = 0;</span>
<span class="lineNum">     692 </span>                :            : 
<span class="lineNum">     693 </span>                :            :                 /* Place TB in Notset state. */
<span class="lineNum">     694 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (!chiptod_mod_tb())</span>
<span class="lineNum">     695 </span>                :            :                         goto error_out;
<span class="lineNum">     696 </span>                :            : 
<span class="lineNum">     697 </span>                :            :                 /*
<span class="lineNum">     698 </span>                :            :                  * Before we move TOD to core TB check if TOD is running.
<span class="lineNum">     699 </span>                :            :                  * If not, then get TOD in running state.
<span class="lineNum">     700 </span>                :            :                  */
<span class="lineNum">     701 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (!chiptod_running_check())</span>
<span class="lineNum">     702 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                         if (!chiptod_start_tod())</span>
<span class="lineNum">     703 </span>                :            :                                 goto error_out;
<span class="lineNum">     704 </span>                :            : 
<span class="lineNum">     705 </span>                :            :                 /* Move chiptod value to core TB */
<span class="lineNum">     706 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 if (!chiptod_to_tb())</span>
<span class="lineNum">     707 </span>                :            :                         goto error_out;
<span class="lineNum">     708 </span>                :            : 
<span class="lineNum">     709 </span>                :            :                 /* We have successfully able to get TB running. */
<span class="lineNum">     710 </span>                :<span class="lineNoCov">          0 :                 rc = 1;</span>
<span class="lineNum">     711 </span>                :            :         }
<span class="lineNum">     712 </span>                :            : error_out:
<span class="lineNum">     713 </span>                :<span class="lineNoCov">          0 :         unlock(&amp;chiptod_lock);</span>
<span class="lineNum">     714 </span>                :<span class="lineNoCov">          0 :         return rc;</span>
<a name="715"><span class="lineNum">     715 </span>                :            : }</a>
<span class="lineNum">     716 </span>                :            : 
<span class="lineNum">     717 </span>                :<span class="lineCov">       2867 : static int64_t opal_resync_timebase(void)</span>
<span class="lineNum">     718 </span>                :            : {
<span class="lineNum">     719 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 2886 times"> + </span>]:<span class="lineCov">       2867 :        if (!chiptod_wakeup_resync()) {</span>
<span class="lineNum">     720 </span>                :<span class="lineNoCov">          0 :                prerror(&quot;OPAL: Resync timebase failed on CPU 0x%04x\n&quot;,</span>
<span class="lineNum">     721 </span>                :            :                       this_cpu()-&gt;pir);
<span class="lineNum">     722 </span>                :<span class="lineNoCov">          0 :                return OPAL_HARDWARE;</span>
<span class="lineNum">     723 </span>                :            :        }
<span class="lineNum">     724 </span>                :            :        return OPAL_SUCCESS;
<span class="lineNum">     725 </span>                :            : }
<a name="726"><span class="lineNum">     726 </span>                :            : opal_call(OPAL_RESYNC_TIMEBASE, opal_resync_timebase, 0);</a>
<span class="lineNum">     727 </span>                :            : 
<span class="lineNum">     728 </span>                :<span class="lineCov">          4 : static void chiptod_print_tb(void *data __unused)</span>
<span class="lineNum">     729 </span>                :            : {
<span class="lineNum">     730 </span>                :<span class="lineCov">          4 :         prlog(PR_DEBUG, &quot;CHIPTOD: PIR 0x%04x TB=%lx\n&quot;,</span>
<span class="lineNum">     731 </span>                :            :               this_cpu()-&gt;pir, mfspr(SPR_TBRL));
<a name="732"><span class="lineNum">     732 </span>                :<span class="lineCov">          4 : }</span></a>
<span class="lineNum">     733 </span>                :            : 
<span class="lineNum">     734 </span>                :<span class="lineCov">          1 : static bool chiptod_probe(void)</span>
<span class="lineNum">     735 </span>                :            : {
<span class="lineNum">     736 </span>                :            :         struct dt_node *np;
<span class="lineNum">     737 </span>                :            : 
<span class="lineNum">     738 </span>        [<span class="branchCov" title="Branch 1 was taken 2 times"> + </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          3 :         dt_for_each_compatible(dt_root, np, &quot;ibm,power-chiptod&quot;) {</span>
<span class="lineNum">     739 </span>                :            :                 uint32_t chip;
<span class="lineNum">     740 </span>                :            : 
<span class="lineNum">     741 </span>                :            :                 /* Old DT has chip-id in chiptod node, newer only in the
<span class="lineNum">     742 </span>                :            :                  * parent xscom bridge
<span class="lineNum">     743 </span>                :            :                  */
<span class="lineNum">     744 </span>                :<span class="lineCov">          2 :                 chip = dt_get_chip_id(np);</span>
<span class="lineNum">     745 </span>                :            : 
<span class="lineNum">     746 </span>        [<span class="branchCov" title="Branch 1 was taken 1 time"> + </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          2 :                 if (dt_has_node_property(np, &quot;primary&quot;, NULL)) {</span>
<span class="lineNum">     747 </span>                :<span class="lineCov">          1 :                     chiptod_primary = chip;</span>
<span class="lineNum">     748 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          1 :                     if (dt_node_is_compatible(np,&quot;ibm,power7-chiptod&quot;))</span>
<span class="lineNum">     749 </span>                :<span class="lineNoCov">          0 :                             chiptod_type = chiptod_p7;</span>
<span class="lineNum">     750 </span>        [<span class="branchCov" title="Branch 1 was taken 1 time"> + </span><span class="branchNoCov" title="Branch 2 was not taken"> - </span>]:<span class="lineCov">          1 :                     if (dt_node_is_compatible(np,&quot;ibm,power8-chiptod&quot;))</span>
<span class="lineNum">     751 </span>                :<span class="lineCov">          1 :                             chiptod_type = chiptod_p8;</span>
<span class="lineNum">     752 </span>                :            :                 }
<span class="lineNum">     753 </span>                :            : 
<span class="lineNum">     754 </span>        [<span class="branchCov" title="Branch 1 was taken 1 time"> + </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          2 :                 if (dt_has_node_property(np, &quot;secondary&quot;, NULL))</span>
<span class="lineNum">     755 </span>                :<span class="lineCov">          2 :                     chiptod_secondary = chip;</span>
<span class="lineNum">     756 </span>                :            : 
<span class="lineNum">     757 </span>                :            :         }
<span class="lineNum">     758 </span>                :            : 
<span class="lineNum">     759 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         if (chiptod_type == chiptod_unknown) {</span>
<span class="lineNum">     760 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: Unknown TOD type !\n&quot;);</span>
<span class="lineNum">     761 </span>                :<span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     762 </span>                :            :         }
<span class="lineNum">     763 </span>                :            : 
<span class="lineNum">     764 </span>                :            :         return true;
<a name="765"><span class="lineNum">     765 </span>                :            : }</a>
<span class="lineNum">     766 </span>                :            : 
<span class="lineNum">     767 </span>                :<span class="lineCov">          1 : void chiptod_init(void)</span>
<span class="lineNum">     768 </span>                :            : {
<span class="lineNum">     769 </span>                :            :         struct cpu_thread *cpu0, *cpu;
<span class="lineNum">     770 </span>                :            :         bool sres;
<span class="lineNum">     771 </span>                :            : 
<span class="lineNum">     772 </span>                :            :         /* Mambo and qemu doesn't simulate the chiptod */
<span class="lineNum">     773 </span>        [<span class="branchCov" title="Branch 0 was taken 1 time"> + </span><span class="branchNoCov" title="Branch 1 was not taken"> - </span>]:<span class="lineCov">          1 :         if (chip_quirk(QUIRK_NO_CHIPTOD))</span>
<span class="lineNum">     774 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     775 </span>                :            : 
<span class="lineNum">     776 </span>                :<span class="lineCov">          1 :         op_display(OP_LOG, OP_MOD_CHIPTOD, 0);</span>
<span class="lineNum">     777 </span>                :            : 
<span class="lineNum">     778 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         if (!chiptod_probe()) {</span>
<span class="lineNum">     779 </span>                :<span class="lineNoCov">          0 :                 prerror(&quot;CHIPTOD: Failed ChipTOD detection !\n&quot;);</span>
<span class="lineNum">     780 </span>                :<span class="lineNoCov">          0 :                 op_display(OP_FATAL, OP_MOD_CHIPTOD, 0);</span>
<span class="lineNum">     781 </span>                :<span class="lineNoCov">          0 :                 abort();</span>
<span class="lineNum">     782 </span>                :            :         }
<span class="lineNum">     783 </span>                :            : 
<span class="lineNum">     784 </span>                :<span class="lineCov">          1 :         op_display(OP_LOG, OP_MOD_CHIPTOD, 1);</span>
<span class="lineNum">     785 </span>                :            : 
<span class="lineNum">     786 </span>                :            :         /* Pick somebody on the primary */
<span class="lineNum">     787 </span>                :<span class="lineCov">          1 :         cpu0 = find_cpu_by_chip_id(chiptod_primary);</span>
<span class="lineNum">     788 </span>                :            : 
<span class="lineNum">     789 </span>                :            :         /* Calculate the base TFMR value used for everybody */
<span class="lineNum">     790 </span>                :<span class="lineCov">          1 :         chiptod_setup_base_tfmr();</span>
<span class="lineNum">     791 </span>                :            : 
<span class="lineNum">     792 </span>                :<span class="lineCov">          1 :         prlog(PR_DEBUG, &quot;CHIPTOD: Base TFMR=0x%016llx\n&quot;, base_tfmr);</span>
<span class="lineNum">     793 </span>                :            : 
<span class="lineNum">     794 </span>                :            :         /* Schedule master sync */
<span class="lineNum">     795 </span>                :<span class="lineCov">          1 :         sres = false;</span>
<span class="lineNum">     796 </span>                :<span class="lineCov">          1 :         cpu_wait_job(cpu_queue_job(cpu0, chiptod_sync_master, &amp;sres), true);</span>
<span class="lineNum">     797 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         if (!sres) {</span>
<span class="lineNum">     798 </span>                :<span class="lineNoCov">          0 :                 op_display(OP_FATAL, OP_MOD_CHIPTOD, 2);</span>
<span class="lineNum">     799 </span>                :<span class="lineNoCov">          0 :                 abort();</span>
<span class="lineNum">     800 </span>                :            :         }
<span class="lineNum">     801 </span>                :            : 
<span class="lineNum">     802 </span>                :<span class="lineCov">          1 :         op_display(OP_LOG, OP_MOD_CHIPTOD, 2);</span>
<span class="lineNum">     803 </span>                :            : 
<span class="lineNum">     804 </span>                :            :         /* Schedule slave sync */
<span class="lineNum">     805 </span>        [<span class="branchCov" title="Branch 2 was taken 32 times"> + </span><span class="branchCov" title="Branch 3 was taken 1 time"> + </span>]:<span class="lineCov">         33 :         for_each_available_cpu(cpu) {</span>
<span class="lineNum">     806 </span>                :            :                 /* Skip master */
<span class="lineNum">     807 </span>        [<span class="branchCov" title="Branch 0 was taken 1 time"> + </span><span class="branchCov" title="Branch 1 was taken 31 times"> + </span>]:<span class="lineCov">         32 :                 if (cpu == cpu0)</span>
<span class="lineNum">     808 </span>                :<span class="lineCov">          1 :                         continue;</span>
<span class="lineNum">     809 </span>                :            : 
<span class="lineNum">     810 </span>                :            :                 /* Queue job */
<span class="lineNum">     811 </span>                :<span class="lineCov">         31 :                 sres = false;</span>
<span class="lineNum">     812 </span>                :<span class="lineCov">         31 :                 cpu_wait_job(cpu_queue_job(cpu, chiptod_sync_slave, &amp;sres),</span>
<span class="lineNum">     813 </span>                :            :                              true);
<span class="lineNum">     814 </span>        [<span class="branchNoCov" title="Branch 0 was not taken"> - </span><span class="branchCov" title="Branch 1 was taken 31 times"> + </span>]:<span class="lineCov">         31 :                 if (!sres) {</span>
<span class="lineNum">     815 </span>                :<span class="lineNoCov">          0 :                         op_display(OP_WARN, OP_MOD_CHIPTOD, 3|(cpu-&gt;pir &lt;&lt; 8));</span>
<span class="lineNum">     816 </span>                :            : 
<span class="lineNum">     817 </span>                :            :                         /* Disable threads */
<span class="lineNum">     818 </span>                :<span class="lineNoCov">          0 :                         cpu_disable_all_threads(cpu);</span>
<span class="lineNum">     819 </span>                :            :                 }
<span class="lineNum">     820 </span>                :<span class="lineCov">         31 :                 op_display(OP_LOG, OP_MOD_CHIPTOD, 3|(cpu-&gt;pir &lt;&lt; 8));</span>
<span class="lineNum">     821 </span>                :            :         }
<span class="lineNum">     822 </span>                :            : 
<span class="lineNum">     823 </span>                :            :         /* Display TBs */
<span class="lineNum">     824 </span>        [<span class="branchCov" title="Branch 2 was taken 32 times"> + </span><span class="branchCov" title="Branch 3 was taken 1 time"> + </span>]:<span class="lineCov">         33 :         for_each_available_cpu(cpu) {</span>
<span class="lineNum">     825 </span>                :            :                 /* Only do primaries, not threads */
<span class="lineNum">     826 </span>        [<span class="branchCov" title="Branch 0 was taken 28 times"> + </span><span class="branchCov" title="Branch 1 was taken 4 times"> + </span>]:<span class="lineCov">         32 :                 if (cpu-&gt;is_secondary)</span>
<span class="lineNum">     827 </span>                :<span class="lineCov">         28 :                         continue;</span>
<span class="lineNum">     828 </span>                :<span class="lineCov">          4 :                 cpu_wait_job(cpu_queue_job(cpu, chiptod_print_tb, NULL), true);</span>
<span class="lineNum">     829 </span>                :            :         }
<span class="lineNum">     830 </span>                :            : 
<span class="lineNum">     831 </span>                :<span class="lineCov">          1 :         op_display(OP_LOG, OP_MOD_CHIPTOD, 4);</span>
<span class="lineNum">     832 </span>                :            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.9</a></td></tr>
  </table>
  <br>

</body>
</html>
