# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/uart_parity.vhd" \
"../../../../../../../Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/uart_tx.vhd" \
"../../../../../../../Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/uart_rx.vhd" \
"../../../../../../../Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/uart.vhd" \
"../../../../FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd" \
"../../../../../../../Downloads/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master/VHDL/Voice_Recognition.vhd" \

# Do not sort compile order
nosort
