INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sources_1/new/piporeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piporeg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sources_1/new/shreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/RestoringDiv/RestoringDiv.srcs/sources_1/new/shregn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shregn
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/RestoringDiv/RestoringDiv.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sources_1/new/NRACPN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NRACPN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sources_1/new/NRADP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NRADP
INFO: [VRFC 10-2458] undeclared symbol din, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sources_1/new/NRADP.v:27]
INFO: [VRFC 10-2458] undeclared symbol Z, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sources_1/new/NRADP.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NRATB
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2458] undeclared symbol ams, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2458] undeclared symbol ldQ, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2458] undeclared symbol ldM, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2458] undeclared symbol ldA, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2458] undeclared symbol sh, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2458] undeclared symbol sel1, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2458] undeclared symbol ldcn, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2458] undeclared symbol ldb, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2458] undeclared symbol enct, assumed default net type wire [E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.srcs/sim_1/new/NRATB.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Sem-2/HW-SW/SOC-lab-vivado/NonRestoringDiv/NonRestoringDiv.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
