## Part A - 8-Bit Array Multiplier
#### Elaborated Design Schematic
##### Full Multiplier
![[Pasted image 20240430160230.png]]
##### `sign_magnitude` Component
![[Pasted image 20240430160319.png]]
#### FPGA Resource Utilization
![[Pasted image 20240430160351.png]]
#### Board Test
![[20240430_161615.jpg]]
#### Questions
12. Why is the latency different than the throughput in this implementation?
	- 
## Part B-  8-Bit Serial Multiplier
#### Elaborated Design Schematic
##### Full Multiplier
![[Pasted image 20240430162451.png]]
##### `dataflow` Component
![[Pasted image 20240430162539.png]]
##### `controller` Component
![[Pasted image 20240430162736.png]]
##### `sign_magnitude_f` Component
![[Pasted image 20240430162847.png]]
#### FPGA Resource Utilization

## Part C - Prioritization Activity
