// Seed: 2062571121
module module_0;
  assign id_1 = 1'b0 * id_1;
  assign id_1 = id_1;
  always #id_2
    if (id_1) id_1 = id_2;
    else if (1) wait (1) id_2 <= id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0();
  assign id_2 = 1;
  if (1) assign id_2 = 1'b0;
  else wire id_4;
  wire id_5, id_6;
  assign id_4 = id_4;
endmodule
