
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1517.039 ; gain = 58.000 ; free physical = 122112 ; free virtual = 129193
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/users/manabe/2018/lfif/src/device/kc705/top.v:3]
	Parameter HORIZONTAL_ACTIVE_TIME bound to: 720 - type: integer 
	Parameter HORIZONTAL_BLANKING_TIME bound to: 138 - type: integer 
	Parameter HORIZONTAL_SYNC_OFFSET bound to: 16 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE_WIDTH bound to: 62 - type: integer 
	Parameter VERTICAL_ACTIVE_TIME bound to: 480 - type: integer 
	Parameter VERTICAL_BLANKING_TIME bound to: 45 - type: integer 
	Parameter VERTICAL_SYNC_OFFSET bound to: 9 - type: integer 
	Parameter VERTICAL_SYNC_PULSE_WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 858 - type: integer 
	Parameter HEIGHT bound to: 525 - type: integer 
	Parameter W_WIDTH bound to: 640 - type: integer 
	Parameter W_HEIGHT bound to: 480 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:311]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:311]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:311]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:311]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:311]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:311]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:311]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:311]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/device/kc705/top.v:313]
INFO: [Synth 8-6157] synthesizing module 'cam_if_lvds_rx' [/home/users/manabe/2018/lfif/src/hdl/cam_if/rx/cam_if_lvds_rx.v:12]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter TRAINING_PATTERN bound to: 8'b00100111 
INFO: [Synth 8-6157] synthesizing module 'serdes_1_to_8_clk_mmcm_s8_sdr' [/home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_clk_mmcm_s8_sdr.v:14]
	Parameter MMCM_MULT bound to: 3 - type: integer 
	Parameter CLKIN_PERIOD bound to: 37.037037 - type: float 
	Parameter DIFF_TERM bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 24.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 37.037037 - type: float 
	Parameter CLKIN2_PERIOD bound to: 37.037037 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 3.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.100000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'serdes_1_to_8_clk_mmcm_s8_sdr' (4#1) [/home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_clk_mmcm_s8_sdr.v:14]
INFO: [Synth 8-6157] synthesizing module 'serdes_1_to_8_sdr' [/home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_sdr.v:13]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter TRAINING_PATTERN bound to: 8'b00100111 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (5#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25967]
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (6#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25967]
INFO: [Synth 8-6157] synthesizing module 'bitslip8' [/home/users/manabe/2018/lfif/src/hdl/cam_if/rx/bitslip8.v:13]
	Parameter TRAINING_PATTERN bound to: 8'b00100111 
	Parameter WAIT bound to: 8'b00000101 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_SLIP bound to: 2'b01 
	Parameter STATE_WAIT bound to: 2'b10 
	Parameter STATE_DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'bitslip8' (7#1) [/home/users/manabe/2018/lfif/src/hdl/cam_if/rx/bitslip8.v:13]
INFO: [Synth 8-6155] done synthesizing module 'serdes_1_to_8_sdr' (8#1) [/home/users/manabe/2018/lfif/src/hdl/cam_if/rx/serdes_1_to_8_sdr.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cam_if_lvds_rx' (9#1) [/home/users/manabe/2018/lfif/src/hdl/cam_if/rx/cam_if_lvds_rx.v:12]
INFO: [Synth 8-6157] synthesizing module 'sync_dff' [/home/users/manabe/2018/lfif/src/hdl/util/sync_dff.v:5]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_dff' (10#1) [/home/users/manabe/2018/lfif/src/hdl/util/sync_dff.v:5]
INFO: [Synth 8-6157] synthesizing module 'vcxo_clock_manager' [/home/users/manabe/2018/lfif/src/hdl/clock/vcxo_clock_manager.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS__parameterized0' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS__parameterized0' (10#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20866]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
	Parameter BUFR_DIVIDE bound to: 2 - type: integer 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (11#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
INFO: [Synth 8-6155] done synthesizing module 'vcxo_clock_manager' (12#1) [/home/users/manabe/2018/lfif/src/hdl/clock/vcxo_clock_manager.v:3]
INFO: [Synth 8-6157] synthesizing module 'cam_calibration' [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:13]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:241]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:243]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:241]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BLANK_PATTERN bound to: 8'b00000000 
	Parameter WIDTH bound to: 858 - type: integer 
	Parameter HEIGHT bound to: 525 - type: integer 
	Parameter W_WIDTH bound to: 640 - type: integer 
	Parameter W_HEIGHT bound to: 480 - type: integer 
	Parameter HCOUNT_WIDTH bound to: 10 - type: integer 
	Parameter VCOUNT_WIDTH bound to: 10 - type: integer 
	Parameter BLANK_H_LENGTH_LOWER bound to: 213 - type: integer 
	Parameter BLANK_V_LENGTH_LOWER bound to: 40 - type: integer 
	Parameter BLANK_H_LENGTH_UPPER bound to: 223 - type: integer 
	Parameter BLANK_V_LENGTH_UPPER bound to: 50 - type: integer 
	Parameter STATE_INIT bound to: 2'b00 
	Parameter STATE_H_LOCKED bound to: 2'b01 
	Parameter STATE_LOCKED bound to: 2'b10 
	Parameter STATE_WAIT bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element is_h_blanking_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:192]
WARNING: [Synth 8-6014] Unused sequential element is_v_blanking_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:204]
INFO: [Synth 8-6155] done synthesizing module 'cam_calibration' (13#1) [/home/users/manabe/2018/lfif/src/hdl/cam_if/cam_calibration.v:13]
INFO: [Synth 8-6157] synthesizing module 'bayer_to_rgb' [/home/users/manabe/2018/lfif/src/hdl/filter/color_conv/bayer_to_rgb.v:13]
	Parameter TYPE bound to: BILINER - type: string 
	Parameter WIDTH bound to: 858 - type: integer 
	Parameter HEIGHT bound to: 525 - type: integer 
	Parameter W_WIDTH bound to: 640 - type: integer 
	Parameter W_HEIGHT bound to: 480 - type: integer 
	Parameter HCOUNT_WIDTH bound to: 10 - type: integer 
	Parameter VCOUNT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bayer_to_rgb_biliner' [/home/users/manabe/2018/lfif/src/hdl/filter/color_conv/bayer_to_rgb.v:110]
	Parameter WIDTH bound to: 858 - type: integer 
	Parameter HEIGHT bound to: 525 - type: integer 
	Parameter W_WIDTH bound to: 640 - type: integer 
	Parameter W_HEIGHT bound to: 480 - type: integer 
	Parameter HCOUNT_WIDTH bound to: 10 - type: integer 
	Parameter VCOUNT_WIDTH bound to: 10 - type: integer 
	Parameter LINE0 bound to: 0 - type: integer 
	Parameter LINE1 bound to: 8 - type: integer 
	Parameter LINE2 bound to: 16 - type: integer 
	Parameter LINE3 bound to: 24 - type: integer 
	Parameter LINE4 bound to: 32 - type: integer 
	Parameter LINE5 bound to: 40 - type: integer 
	Parameter LINE6 bound to: 48 - type: integer 
	Parameter LINE7 bound to: 56 - type: integer 
	Parameter LINE8 bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'srl_template' [/home/users/manabe/2018/lfif/src/hdl/util/srl_template.v:1]
	Parameter DATA_BITWIDTH bound to: 8 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter ACTIVE_FRAME_WIDTH bound to: 3 - type: integer 
	Parameter ACTIVE_FRAME_HEIGHT bound to: 3 - type: integer 
	Parameter ACTIVE_FRAME_WIDTH_CENTER bound to: 1 - type: integer 
	Parameter ACTIVE_FRAME_HEIGHT_CENTER bound to: 1 - type: integer 
	Parameter FRAME_WIDTH_BITWIDTH bound to: 10 - type: integer 
	Parameter FRAME_HEIGHT_BITWIDTH bound to: 10 - type: integer 
	Parameter SRL_BITWIDTH bound to: 72 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter FIFO_IN_TOP bound to: 63 - type: integer 
	Parameter FIFO_IN_TAIL bound to: 48 - type: integer 
	Parameter HCNT_WIDTH bound to: 20 - type: integer 
	Parameter CENTER_OFFSET bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_fifo_template' [/home/users/manabe/2018/lfif/src/hdl/util/srl_template.v:102]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 855 - type: integer 
	Parameter FIFO_SIZE_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_template_with_reset' [/home/users/manabe/2018/lfif/src/hdl/util/bram_template_with_reset.v:13]
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter DATA_NUM bound to: 855 - type: integer 
	Parameter ACTUAL_DATA_NUM bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_template_with_reset' (14#1) [/home/users/manabe/2018/lfif/src/hdl/util/bram_template_with_reset.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bram_fifo_template' (15#1) [/home/users/manabe/2018/lfif/src/hdl/util/srl_template.v:102]
INFO: [Synth 8-6155] done synthesizing module 'srl_template' (16#1) [/home/users/manabe/2018/lfif/src/hdl/util/srl_template.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bayer_to_rgb_biliner' (17#1) [/home/users/manabe/2018/lfif/src/hdl/filter/color_conv/bayer_to_rgb.v:110]
INFO: [Synth 8-6155] done synthesizing module 'bayer_to_rgb' (18#1) [/home/users/manabe/2018/lfif/src/hdl/filter/color_conv/bayer_to_rgb.v:13]
INFO: [Synth 8-6157] synthesizing module 'user_filter' [/home/users/manabe/2018/lfif/kc705_simple_lsd/user_filter.v:3]
	Parameter WIDTH bound to: 858 - type: integer 
	Parameter HEIGHT bound to: 525 - type: integer 
	Parameter W_WIDTH bound to: 640 - type: integer 
	Parameter W_HEIGHT bound to: 480 - type: integer 
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simple_lsd' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:13]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 640 - type: integer 
	Parameter IMAGE_WIDTH bound to: 480 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter ANGLE_BITW bound to: 8 - type: integer 
	Parameter START_VCNT bound to: 0 - type: integer 
	Parameter ATAN_LATENCY bound to: 4 - type: integer 
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter TAU bound to: 16 - type: integer 
	Parameter RHO bound to: 655 - type: integer 
	Parameter THRES bound to: 10 - type: integer 
	Parameter RAM_SIZE bound to: 16384 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter COUNT_BITW bound to: 19 - type: integer 
	Parameter WORD_SIZE bound to: 76 - type: integer 
	Parameter EXPAND bound to: 8'b00000000 
	Parameter SEGID_THRES bound to: 16384 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/rgb2ycbcr.v:16]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter FRAC_BITW bound to: 10 - type: integer 
	Parameter SUM_BITW bound to: 21 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter BIAS bound to: 9'sb010000000 
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 3 - type: integer 
	Parameter V_LATENCY bound to: 0 - type: integer 
	Parameter H_LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster' (19#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (20#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/rgb2ycbcr.v:16]
INFO: [Synth 8-6157] synthesizing module 'gaussian' [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:14]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 640 - type: integer 
	Parameter IMAGE_WIDTH bound to: 480 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter PATCH_SIZE bound to: 3 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 9 - type: integer 
	Parameter PATCH_PIXS bound to: 9 - type: integer 
	Parameter PATCH_BITW bound to: 72 - type: integer 
	Parameter CENTER bound to: 1 - type: integer 
	Parameter SUM_BITW bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_patch' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 640 - type: integer 
	Parameter IMAGE_WIDTH bound to: 480 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter PATCH_HEIGHT bound to: 3 - type: integer 
	Parameter PATCH_WIDTH bound to: 3 - type: integer 
	Parameter CENTER_V bound to: 1 - type: integer 
	Parameter CENTER_H bound to: 1 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_BITW bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY bound to: 855 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 855 - type: integer 
	Parameter INITIAL_SIZE bound to: 854 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter RAM_SIZE bound to: 855 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc' (21#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc' (22#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay' (23#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter LATENCY bound to: 860 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 859 - type: integer 
	Parameter V_LATENCY bound to: 1 - type: integer 
	Parameter H_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster__parameterized0' (23#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
WARNING: [Synth 8-5856] 3D RAM patch_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'stream_patch' (24#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
WARNING: [Synth 8-689] width (9) of port connection 'out_hcnt' does not match port width (10) of module 'stream_patch' [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:57]
INFO: [Synth 8-6157] synthesizing module 'tree_adder' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/tree_adder.v:14]
	Parameter IN_NUM bound to: 9 - type: integer 
	Parameter BIT_WIDTH bound to: 12 - type: integer 
	Parameter ADD_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tree_adder' (25#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/tree_adder.v:14]
WARNING: [Synth 8-689] width (9) of port connection 'out_hcnt' does not match port width (10) of module 'coord_adjuster' [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:110]
INFO: [Synth 8-6155] done synthesizing module 'gaussian' (26#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:14]
WARNING: [Synth 8-689] width (10) of port connection 'in_hcnt' does not match port width (9) of module 'gaussian' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:80]
WARNING: [Synth 8-689] width (10) of port connection 'out_hcnt' does not match port width (9) of module 'gaussian' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:81]
INFO: [Synth 8-6157] synthesizing module 'stream_patch__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 640 - type: integer 
	Parameter IMAGE_WIDTH bound to: 480 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter PATCH_HEIGHT bound to: 2 - type: integer 
	Parameter PATCH_WIDTH bound to: 2 - type: integer 
	Parameter CENTER_V bound to: 0 - type: integer 
	Parameter CENTER_H bound to: 0 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_BITW bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY bound to: 856 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 856 - type: integer 
	Parameter INITIAL_SIZE bound to: 855 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter RAM_SIZE bound to: 856 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized0' (26#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized0' (26#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (26#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
WARNING: [Synth 8-5856] 3D RAM patch_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'stream_patch__parameterized0' (26#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_SIZE bound to: 3 - type: integer 
	Parameter INITIAL_SIZE bound to: 2 - type: integer 
	Parameter ADDR_BITW bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 1 - type: integer 
	Parameter RAM_SIZE bound to: 3 - type: integer 
	Parameter ADDR_BITW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized1' (26#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized1' (26#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (26#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
INFO: [Synth 8-6157] synthesizing module 'arctan_calc' [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:2]
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accurate_atan' [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'din_x_tmp_reg' and it is trimmed from '9' to '8' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'din_x_inv_reg' and it is trimmed from '9' to '8' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'din_y_tmp_reg' and it is trimmed from '9' to '8' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'din_y_inv_reg' and it is trimmed from '9' to '8' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'accurate_atan' (27#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'arctan_calc' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:2]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter LATENCY bound to: 5 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 4 - type: integer 
	Parameter V_LATENCY bound to: 0 - type: integer 
	Parameter H_LATENCY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster__parameterized1' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
INFO: [Synth 8-6157] synthesizing module 'stream_patch__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 640 - type: integer 
	Parameter IMAGE_WIDTH bound to: 480 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter PATCH_HEIGHT bound to: 2 - type: integer 
	Parameter PATCH_WIDTH bound to: 4 - type: integer 
	Parameter CENTER_V bound to: 1 - type: integer 
	Parameter CENTER_H bound to: 1 - type: integer 
	Parameter PADDING bound to: 0 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_BITW bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
	Parameter LATENCY bound to: 854 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
	Parameter FIFO_SIZE bound to: 854 - type: integer 
	Parameter INITIAL_SIZE bound to: 853 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 9 - type: integer 
	Parameter RAM_SIZE bound to: 854 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized2' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized2' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized2' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 858 - type: integer 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 2 - type: integer 
	Parameter V_LATENCY bound to: 0 - type: integer 
	Parameter H_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster__parameterized2' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
WARNING: [Synth 8-5856] 3D RAM patch_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'stream_patch__parameterized1' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 15 - type: integer 
	Parameter LATENCY bound to: 855 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 15 - type: integer 
	Parameter FIFO_SIZE bound to: 855 - type: integer 
	Parameter INITIAL_SIZE bound to: 854 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 15 - type: integer 
	Parameter RAM_SIZE bound to: 855 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized3' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized3' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized3' (28#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'in_data' does not match port width (15) of module 'delay__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:247]
INFO: [Synth 8-6157] synthesizing module 'ram_sc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_sc.v:15]
	Parameter WORD_SIZE bound to: 76 - type: integer 
	Parameter RAM_SIZE bound to: 16384 - type: integer 
	Parameter ADDR_BITW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_sc' (29#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_sc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'simple_lsd' (30#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'user_filter' (31#1) [/home/users/manabe/2018/lfif/kc705_simple_lsd/user_filter.v:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi16_tx' [/home/users/manabe/2018/lfif/src/hdl/hdmi/hdmi16_tx.v:3]
	Parameter WIDTH bound to: 858 - type: integer 
	Parameter HEIGHT bound to: 525 - type: integer 
	Parameter HORIZONTAL_ACTIVE_TIME bound to: 720 - type: integer 
	Parameter HORIZONTAL_BLANKING_TIME bound to: 138 - type: integer 
	Parameter HORIZONTAL_SYNC_OFFSET bound to: 16 - type: integer 
	Parameter HORIZONTAL_SYNC_PULSE_WIDTH bound to: 62 - type: integer 
	Parameter VERTICAL_ACTIVE_TIME bound to: 480 - type: integer 
	Parameter VERTICAL_BLANKING_TIME bound to: 45 - type: integer 
	Parameter VERTICAL_SYNC_OFFSET bound to: 9 - type: integer 
	Parameter VERTICAL_SYNC_PULSE_WIDTH bound to: 6 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter OUT_CLK_POLARITY bound to: 0 - type: integer 
	Parameter HORIZONTAL_COUNT bound to: 16'b0000001101011010 
	Parameter HORIZONTAL_SYNC_MIN bound to: 16'b0000001011100000 
	Parameter HORIZONTAL_SYNC_MAX bound to: 16'b0000001100011110 
	Parameter VERTICAL_COUNT bound to: 16'b0000001000001101 
	Parameter VERTICAL_SYNC_MIN bound to: 16'b0000000111101001 
	Parameter VERTICAL_SYNC_MAX bound to: 16'b0000000111101111 
	Parameter XILINX_7SERIES bound to: 0 - type: integer 
	Parameter XILINX_ULTRASCALE bound to: 1 - type: integer 
	Parameter ALTERA_5SERIES bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (32#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_core' [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:37]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_RGB2CrYCb' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_RGB2CrYCb.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1.v:37]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_mul' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:40]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 9 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (33#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (34#1) [/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_mul' (35#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:40]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_mul__parameterized0' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:40]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_mul__parameterized0' (35#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:40]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_add' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_add' (36#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1' (37#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1.v:37]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1__parameterized0' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1.v:37]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_add__parameterized0' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_add__parameterized0' (37#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1__parameterized0' (37#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_RGB2CrYCb' (38#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_RGB2CrYCb.v:42]
INFO: [Synth 8-6157] synthesizing module 'ad_ss_444to422' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_ss_444to422.v:37]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_ss_444to422' (39#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_ss_444to422.v:37]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_es' [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_es.v:37]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_es' (40#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_es.v:37]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_hsync_data_e_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:325]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_vsync_data_e_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:326]
WARNING: [Synth 8-6014] Unused sequential element hdmi_16_hsync_data_e_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:332]
WARNING: [Synth 8-6014] Unused sequential element hdmi_16_vsync_data_e_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:333]
INFO: [Synth 8-4471] merging register 'hdmi_24_hsync_reg' into 'hdmi_36_hsync_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:323]
INFO: [Synth 8-4471] merging register 'hdmi_24_vsync_reg' into 'hdmi_36_vsync_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:324]
INFO: [Synth 8-4471] merging register 'hdmi_24_data_e_reg' into 'hdmi_36_data_e_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:327]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_hsync_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:323]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_vsync_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:324]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_data_e_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:327]
INFO: [Synth 8-4471] merging register 'hdmi_enable_reg' into 'hdmi_status_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:175]
WARNING: [Synth 8-6014] Unused sequential element hdmi_enable_reg was removed.  [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:175]
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_core' (41#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/axi_hdmi_tx_core.v:37]
INFO: [Synth 8-6155] done synthesizing module 'hdmi16_tx' (42#1) [/home/users/manabe/2018/lfif/src/hdl/hdmi/hdmi16_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'adv7511_i2c_init' [/home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_i2c_init.v:3]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BUS_FREQ bound to: 10000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adv7511_command' [/home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_command.v:12]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_OUTPUT bound to: 1 - type: integer 
	Parameter STATE_WAIT bound to: 2 - type: integer 
	Parameter STATE_WAIT_ONE bound to: 3 - type: integer 
	Parameter STATE_WAIT_SEC bound to: 4 - type: integer 
	Parameter STATE_WAIT_LONG bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adv7511_command_rom' [/home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_command.v:125]
	Parameter DATA_NUM bound to: 256 - type: integer 
	Parameter DATA_BITWIDTH bound to: 23 - type: integer 
	Parameter ACTUAL_DATA_NUM bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adv7511_command_rom' (43#1) [/home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_command.v:125]
INFO: [Synth 8-6155] done synthesizing module 'adv7511_command' (44#1) [/home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_command.v:12]
INFO: [Synth 8-6157] synthesizing module 'adv7511_write_one' [/home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_write_one.v:13]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BUS_FREQ bound to: 10000 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_DEV bound to: 3'b001 
	Parameter STATE_DEV_WAIT bound to: 3'b010 
	Parameter STATE_DATA0 bound to: 3'b011 
	Parameter STATE_DATA0_WAIT bound to: 3'b100 
	Parameter STATE_DATA1 bound to: 3'b101 
	Parameter STATE_DATA1_WAIT bound to: 3'b110 
	Parameter I2C_WRITE_COMMAND bound to: 1'b0 
	Parameter I2C_READ_COMMAND bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_write' [/home/users/manabe/2018/lfif/src/hdl/i2c/i2c_master_write.v:13]
	Parameter CLK bound to: 100000000 - type: integer 
	Parameter SCL bound to: 10000 - type: integer 
	Parameter CLK_COUNT bound to: 5000 - type: integer 
	Parameter CLK_COUNT_HALF bound to: 2500 - type: integer 
	Parameter CLK_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_S_CONDITION bound to: 3'b001 
	Parameter STATE_WRITE bound to: 3'b010 
	Parameter STATE_ACK bound to: 3'b011 
	Parameter STATE_E_CONDITION bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_write' (45#1) [/home/users/manabe/2018/lfif/src/hdl/i2c/i2c_master_write.v:13]
INFO: [Synth 8-6155] done synthesizing module 'adv7511_write_one' (46#1) [/home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_write_one.v:13]
INFO: [Synth 8-6155] done synthesizing module 'adv7511_i2c_init' (47#1) [/home/users/manabe/2018/lfif/src/hdl/adv7511_init/adv7511_i2c_init.v:3]
WARNING: [Synth 8-3848] Net USB_RX in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:12]
WARNING: [Synth 8-3848] Net HDMI_R_CLK in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:13]
WARNING: [Synth 8-3848] Net HDMI_R_HSYNC in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:14]
WARNING: [Synth 8-3848] Net HDMI_R_VSYNC in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:15]
WARNING: [Synth 8-3848] Net HDMI_R_DE in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:16]
WARNING: [Synth 8-3848] Net HDMI_R_D0 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:17]
WARNING: [Synth 8-3848] Net HDMI_R_D1 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:18]
WARNING: [Synth 8-3848] Net HDMI_R_D2 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:19]
WARNING: [Synth 8-3848] Net HDMI_R_D3 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:20]
WARNING: [Synth 8-3848] Net HDMI_R_D4 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:21]
WARNING: [Synth 8-3848] Net HDMI_R_D5 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:22]
WARNING: [Synth 8-3848] Net HDMI_R_D6 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:23]
WARNING: [Synth 8-3848] Net HDMI_R_D7 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:24]
WARNING: [Synth 8-3848] Net HDMI_R_D8 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:25]
WARNING: [Synth 8-3848] Net HDMI_R_D9 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:26]
WARNING: [Synth 8-3848] Net HDMI_R_D10 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:27]
WARNING: [Synth 8-3848] Net HDMI_R_D11 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:28]
WARNING: [Synth 8-3848] Net HDMI_R_D12 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:29]
WARNING: [Synth 8-3848] Net HDMI_R_D13 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:30]
WARNING: [Synth 8-3848] Net HDMI_R_D14 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:31]
WARNING: [Synth 8-3848] Net HDMI_R_D15 in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:32]
WARNING: [Synth 8-3848] Net GPIO_LED_0_LS in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:35]
WARNING: [Synth 8-3848] Net GPIO_LED_1_LS in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:36]
WARNING: [Synth 8-3848] Net GPIO_LED_2_LS in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:37]
WARNING: [Synth 8-3848] Net GPIO_LED_3_LS in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:38]
WARNING: [Synth 8-3848] Net GPIO_LED_4_LS in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:39]
WARNING: [Synth 8-3848] Net GPIO_LED_5_LS in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:40]
WARNING: [Synth 8-3848] Net GPIO_LED_6_LS in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:41]
WARNING: [Synth 8-3848] Net GPIO_LED_7_LS in module/entity top does not have driver. [/home/users/manabe/2018/lfif/src/device/kc705/top.v:42]
INFO: [Synth 8-6155] done synthesizing module 'top' (48#1) [/home/users/manabe/2018/lfif/src/device/kc705/top.v:3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_width[0]
WARNING: [Synth 8-3331] design top has unconnected port USB_RX
WARNING: [Synth 8-3331] design top has unconnected port USB_TX
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1601.539 ; gain = 142.500 ; free physical = 122102 ; free virtual = 129184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1601.539 ; gain = 142.500 ; free physical = 122110 ; free virtual = 129192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1601.539 ; gain = 142.500 ; free physical = 122110 ; free virtual = 129192
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1928.523 ; gain = 0.000 ; free physical = 121783 ; free virtual = 128866
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  DSP48E => DSP48E1: 9 instances
  IBUFGDS => IBUFDS: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1928.523 ; gain = 0.000 ; free physical = 121783 ; free virtual = 128866
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1929.523 ; gain = 1.000 ; free physical = 121782 ; free virtual = 128865
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.523 ; gain = 470.484 ; free physical = 121909 ; free virtual = 128992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.523 ; gain = 470.484 ; free physical = 121909 ; free virtual = 128992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.523 ; gain = 470.484 ; free physical = 121910 ; free virtual = 128993
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bitslip8'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "isPattern" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "locked" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "locked" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_sync_check_point" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:368]
INFO: [Synth 8-5544] ROM "ram_wr_en0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'simple_lsd'
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "scl_cnt" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "status" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "scl_cnt" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               11
*
                 iSTATE2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bitslip8'
INFO: [Synth 8-6430] The Block RAM ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               11
*
                 iSTATE1 |                               01 |                               00
                  iSTATE |                               10 |                               01
                 iSTATE0 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'simple_lsd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1929.523 ; gain = 470.484 ; free physical = 121886 ; free virtual = 128970
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 21    
	   3 Input     21 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 30    
	   4 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 14    
	   5 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 19    
	   3 Input      8 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	               76 Bit    Registers := 3     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 21    
	               24 Bit    Registers := 8     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 11    
	               10 Bit    Registers := 41    
	                9 Bit    Registers := 25    
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 123   
+---RAMs : 
	            1216K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	              12K Bit         RAMs := 1     
	               7K Bit         RAMs := 1     
	               6K Bit         RAMs := 3     
	                3 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 3     
	   4 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 14    
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 5     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 15    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 77    
	   3 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 14    
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bitslip8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module serdes_1_to_8_sdr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync_dff 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module vcxo_clock_manager 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cam_calibration 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module bram_template_with_reset 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module bram_fifo_template 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module srl_template 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module bayer_to_rgb_biliner 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
Module coord_adjuster 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module rgb2ycbcr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     21 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3     
Module coord_adjuster__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module ram_dc 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module fifo_dc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module stream_patch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 18    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 8     
Module tree_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 8     
+---Registers : 
	               12 Bit    Registers := 11    
Module gaussian 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
Module ram_dc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module fifo_dc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module stream_patch__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module ram_dc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                3 Bit         RAMs := 1     
Module fifo_dc__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module accurate_atan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
Module coord_adjuster__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module coord_adjuster__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module ram_dc__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module fifo_dc__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module stream_patch__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 16    
Module ram_dc__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module fifo_dc__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module ram_sc 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	            1216K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
Module simple_lsd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 14    
	   2 Input      8 Bit       Adders := 14    
+---Registers : 
	               76 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     76 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 44    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module user_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
Module ad_csc_1_mul 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module ad_csc_1_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_csc_1_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_ss_444to422 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module axi_hdmi_tx_es 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
Module axi_hdmi_tx_core 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module adv7511_command_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module adv7511_command 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module i2c_master_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module adv7511_write_one 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module adv7511_i2c_init 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP s2_y_g_reg, operation Mode is: ((A:0x2dc)*B2)'.
DSP Report: register B is absorbed into DSP s2_y_g_reg.
DSP Report: register s2_y_g_reg is absorbed into DSP s2_y_g_reg.
DSP Report: operator s2_y_g0 is absorbed into DSP s2_y_g_reg.
INFO: [Synth 8-4471] merging register 'stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg' into 'stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'ca_0/out_hcnt_reg' and it is trimmed from '10' to '9' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'stp_0/out_hcnt_reg' and it is trimmed from '10' to '9' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:126]
INFO: [Synth 8-4471] merging register 'gy_reg[8:0]' into 'gy_reg[8:0]' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:104]
INFO: [Synth 8-4471] merging register 'gx_reg[8:0]' into 'gx_reg[8:0]' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:102]
INFO: [Synth 8-4471] merging register 'gy_reg[8:0]' into 'gy_reg[8:0]' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:104]
INFO: [Synth 8-4471] merging register 'gx_reg[8:0]' into 'gx_reg[8:0]' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:102]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/sign_p_reg' into 'i_csc_1_Cr/i_mul_c2/sign_p_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/sign_p_reg' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/sign_p_reg' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/sign_p_reg' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/ddata_out_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:75]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/sign_p_reg' into 'i_csc_1_Cr/i_mul_c2/sign_p_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/sign_p_reg' into 'i_csc_1_Cr/i_mul_c2/sign_p_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/sign_p_reg' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/ddata_out_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/sign_p_reg' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_mul.v:75]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_add_c4/p1_ddata_reg[0:0]' into 'i_csc_1_Y/i_add_c4/p1_ddata_reg[0:0]' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v:108]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_add_c4/p2_ddata_reg[0:0]' into 'i_csc_1_Y/i_add_c4/p2_ddata_reg[0:0]' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v:118]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_add_c4/p3_ddata_reg[0:0]' into 'i_csc_1_Y/i_add_c4/p3_ddata_reg[0:0]' [/home/users/manabe/2018/lfif/src/hdl/hdmi/ad_csc_1_add.v:126]
INFO: [Synth 8-5546] ROM "cam_if_lvds_rx_inst/serdes_1_to_8_sdr_0/bitslip8_0/isPattern" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_if_lvds_rx_inst/serdes_1_to_8_sdr_0/bitslip8_0/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_calibration_inst/v_sync_check_point" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cam_calibration_inst/vcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv7511_i2c_init_inst/adv7511_command_0/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "adv7511_i2c_init_inst/adv7511_write_one_0/i2c/scl_cnt" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_width[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM bayer_to_rgb_inst/bayer_to_rgb_biliner_0/srl0/bram_fifo0/bram_template0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bayer_to_rgb_inst/bayer_to_rgb_biliner_0/srl0/bram_fifo0/bram_template0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM bayer_to_rgb_inst/bayer_to_rgb_biliner_0/srl0/bram_fifo0/bram_template0/ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bayer_to_rgb_inst/bayer_to_rgb_biliner_0/srl0/bram_fifo0/bram_template0/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM stp_0/stp_delay_v[2].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM delay_use_fifo.fifo_0/ram_0/memory_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 38 RAM instances of RAM memory_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bayer_to_rgb_inst/bayer_to_rgb_biliner_0/srl0/bram_fifo0/bram_template0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[0]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[1]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[2]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[3]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[4]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[5]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[6]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[7]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[8]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[17]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[18]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[19]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[0]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[1]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[2]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[3]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[4]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[5]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[6]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[7]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[8]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[17]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[18]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[19]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_filter_0/lsd_0 /r2y_0/\s2_y_b_reg[0] )
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[9]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cb_b_reg[9]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/r2y_0/s2_cr_r_reg[10]' (FD) to 'user_filter_0/lsd_0/r2y_0/s2_y_r_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_filter_0/lsd_0 /gau_0/\stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/gau_0/tad_0/itg_add_d[0].add_p[4].sum_reg[0]' (FD) to 'user_filter_0/lsd_0/gau_0/tad_0/itg_add_d[1].add_p[0].sum_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_filter_0/lsd_0 /gau_0/\tad_0/itg_add_d[1].add_p[0].sum_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_filter_0/lsd_0 /stp_0/\stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_filter_0/lsd_0 /\dly_norm/delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[24] )
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][8]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[45]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[63]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_filter_0/lsd_0 /stp_1/\stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][0]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[62]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][0]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[53]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][1]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[61]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][1]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[52]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][2]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[60]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][2]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[51]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][3]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[59]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][3]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[50]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][4]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[49]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][5]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[57]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][5]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[48]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][6]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[56]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][6]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][7]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[55]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[0].patch_reg[1][0][7]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[46]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][4]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[58]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[54]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[1].patch_reg[1][1][8]'
INFO: [Synth 8-3886] merging instance 'adv7511_i2c_init_inst/adv7511_write_one_0/r_slave_addr_reg[0]' (FDRE) to 'adv7511_i2c_init_inst/adv7511_write_one_0/r_slave_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[16]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[17]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[1]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[18]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[19]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[20]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[4]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[21]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[5]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[22]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[6]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[23]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\user_filter_0/lsd_0 /dly_0/\delay_use_fifo.fifo_0/rd_en_buf_reg )
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][0]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[26]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][1]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[25]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][2]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[24]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][3]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[23]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][4]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[22]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][5]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[21]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][6]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[20]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[1].patch_reg[0][1][7]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[2].out_patch_reg[19]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[71]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][0]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][0]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[35]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[70]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][1]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][1]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[34]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[69]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][2]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][2]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[33]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[68]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][3]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][3]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[32]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][4]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[31]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[66]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][5]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][5]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[30]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[65]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][6]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][6]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[29]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[64]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][7]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[2].patch_reg[0][2][7]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[3].out_patch_reg[28]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[3].out_patch_reg[67]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_patch_v[1].stp_patch_h[2].patch_reg[1][2][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adv7511_i2c_init_inst/adv7511_write_one_0/r_slave_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[24] )
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[16]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[17]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[18]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[19]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[20]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[21]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[22]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[23]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][0]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[17]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][1]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[16]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][2]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[15]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][3]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[14]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][4]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[13]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][5]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[12]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][6]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[11]'
INFO: [Synth 8-3886] merging instance 'user_filter_0/lsd_0/stp_1/stp_patch_v[0].stp_patch_h[0].patch_reg[0][0][7]' (FD) to 'user_filter_0/lsd_0/stp_1/stp_pad_v[0].stp_pad_h[1].out_patch_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[24] )
INFO: [Synth 8-3886] merging instance 'adv7511_i2c_init_inst/adv7511_write_one_0/r_slave_addr_reg[2]' (FDRE) to 'adv7511_i2c_init_inst/adv7511_write_one_0/r_slave_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[8]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[0]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[9]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[1]'
INFO: [Synth 8-3886] merging instance 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[10]' (FD) to 'hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_rgb_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/sign_p_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmi16_tx_inst/axi_hdmi_tx_core_inst/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_filter_0/lsd_0 /r2y_0/\s2_y_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\user_filter_0/lsd_0 /\gy2_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1929.523 ; gain = 470.484 ; free physical = 121852 ; free virtual = 128945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|arctan_calc | accurate1/adr_reg | 16384x8       | Block RAM      | 
+------------+-------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_template_with_reset: | ram_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_dc:                   | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc:                   | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized0:   | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2:   | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized3:   | memory_reg | 1 K x 15(NO_CHANGE)    | W |   | 1 K x 15(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_sc:                   | memory_reg | 16 K x 76(READ_FIRST)  | W |   | 16 K x 76(WRITE_FIRST) |   | R | Port A and B     | 0      | 38     | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+-------------------------------------------------+-----------+----------------------+----------------+
|Module Name           | RTL Object                                      | Inference | Size (Depth x Width) | Primitives     | 
+----------------------+-------------------------------------------------+-----------+----------------------+----------------+
|\user_filter_0/lsd_0  | dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
+----------------------+-------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|rgb2ycbcr   | ((A:0x2dc)*B2)' | 9      | 11     | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/bayer_to_rgb_inst/bayer_to_rgb_biliner_0/srl0/bram_fifo0/bram_template0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/atan_0/i_0/accurate1/adr_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/atan_0/i_0/accurate1/adr_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/atan_0/i_0/accurate1/adr_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/atan_0/i_0/accurate1/adr_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/dly_0/delay_use_fifo.fifo_0i_0/delay_use_fifo.fifo_0/ram_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/i_1/memory_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.516 ; gain = 490.477 ; free physical = 121702 ; free virtual = 128794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1952.516 ; gain = 493.477 ; free physical = 121698 ; free virtual = 128791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_template_with_reset: | ram_reg    | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_dc:                   | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc:                   | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized0:   | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized2:   | memory_reg | 1 K x 9(NO_CHANGE)     | W |   | 1 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ram_dc__parameterized3:   | memory_reg | 1 K x 15(NO_CHANGE)    | W |   | 1 K x 15(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_sc:                   | memory_reg | 16 K x 76(READ_FIRST)  | W |   | 16 K x 76(WRITE_FIRST) |   | R | Port A and B     | 0      | 38     | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------+-------------------------------------------------+-----------+----------------------+----------------+
|Module Name           | RTL Object                                      | Inference | Size (Depth x Width) | Primitives     | 
+----------------------+-------------------------------------------------+-----------+----------------------+----------------+
|\user_filter_0/lsd_0  | dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg | Implied   | 4 x 1                | RAM16X1D x 1   | 
+----------------------+-------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance bayer_to_rgb_inst/bayer_to_rgb_biliner_0/srl0/bram_fifo0/bram_template0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance user_filter_0/lsd_0/ram_0/memory_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1993.625 ; gain = 534.586 ; free physical = 121695 ; free virtual = 128787
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \user_filter_0/lsd_0/ram_wr_en_reg_n_0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \user_filter_0/lsd_0/ram_wr_en_reg_rep__1_n_0  is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \user_filter_0/lsd_0/ram_wr_en_reg_rep__0_n_0  is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \user_filter_0/lsd_0/ram_wr_en_reg_rep_n_0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1993.629 ; gain = 534.590 ; free physical = 121693 ; free virtual = 128785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1993.629 ; gain = 534.590 ; free physical = 121693 ; free virtual = 128785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1993.629 ; gain = 534.590 ; free physical = 121693 ; free virtual = 128785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1993.629 ; gain = 534.590 ; free physical = 121693 ; free virtual = 128785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1993.629 ; gain = 534.590 ; free physical = 121694 ; free virtual = 128786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1993.629 ; gain = 534.590 ; free physical = 121694 ; free virtual = 128786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | user_filter_0/lsd_0/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[7]      | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | user_filter_0/lsd_0/stp_1/out_hcnt_reg[0]                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[45] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | user_filter_0/lsd_0/stp_1/stp_pad_v[1].stp_pad_h[2].out_patch_reg[62] | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|top         | hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_clip_de_d_reg               | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_16_hsync_reg                | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_16_vsync_reg                | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | hdmi16_tx_inst/axi_hdmi_tx_core_inst/hdmi_16_data_e_reg               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         9|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__2  |     1|
|4     |DSP48E__3  |     1|
|5     |DSP48E__4  |     1|
|6     |DSP48E__5  |     1|
|7     |DSP48E__6  |     1|
|8     |DSP48E__7  |     1|
|9     |DSP48E__8  |     1|
|10    |BUFG       |     4|
|11    |BUFR       |     1|
|12    |CARRY4     |   331|
|13    |DSP48E1_1  |     1|
|14    |ISERDESE2  |     1|
|15    |LUT1       |   159|
|16    |LUT2       |   646|
|17    |LUT3       |   541|
|18    |LUT4       |   481|
|19    |LUT5       |   362|
|20    |LUT6       |   738|
|21    |MMCME2_ADV |     1|
|22    |ODDR       |     1|
|23    |RAM16X1D   |     1|
|24    |RAMB18E1   |     1|
|25    |RAMB18E1_2 |     5|
|26    |RAMB36E1_4 |    38|
|27    |RAMB36E1_5 |     1|
|28    |RAMB36E1_6 |     1|
|29    |RAMB36E1_7 |     1|
|30    |RAMB36E1_8 |     1|
|31    |SRL16E     |    22|
|32    |FDCE       |    32|
|33    |FDRE       |  2112|
|34    |FDSE       |    53|
|35    |IBUFDS     |     1|
|36    |IBUFGDS    |     2|
|37    |IOBUF      |     2|
|38    |OBUF       |    28|
|39    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------------+------+
|      |Instance                            |Module                           |Cells |
+------+------------------------------------+---------------------------------+------+
|1     |top                                 |                                 |  6955|
|2     |  adv7511_i2c_init_inst             |adv7511_i2c_init                 |   447|
|3     |    adv7511_command_0               |adv7511_command                  |   121|
|4     |      adv7511_command_ram_0         |adv7511_command_rom              |    52|
|5     |    adv7511_write_one_0             |adv7511_write_one                |   325|
|6     |      i2c                           |i2c_master_write                 |   300|
|7     |  bayer_to_rgb_inst                 |bayer_to_rgb                     |   275|
|8     |    bayer_to_rgb_biliner_0          |bayer_to_rgb_biliner             |   275|
|9     |      srl0                          |srl_template                     |   245|
|10    |        bram_fifo0                  |bram_fifo_template               |    76|
|11    |          bram_template0            |bram_template_with_reset         |    17|
|12    |  cam_calibration_inst              |cam_calibration                  |   136|
|13    |  cam_if_lvds_rx_inst               |cam_if_lvds_rx                   |    49|
|14    |    serdes_1_to_8_sdr_0             |serdes_1_to_8_sdr                |    44|
|15    |      bitslip8_0                    |bitslip8                         |    41|
|16    |    serdes_1_to_n_clk_pll_s8_diff_0 |serdes_1_to_8_clk_mmcm_s8_sdr    |     5|
|17    |  hdmi16_tx_inst                    |hdmi16_tx                        |  2598|
|18    |    axi_hdmi_tx_core_inst           |axi_hdmi_tx_core                 |  2597|
|19    |      i_ss_444to422                 |ad_ss_444to422                   |   153|
|20    |      i_csc_RGB2CrYCb               |ad_csc_RGB2CrYCb                 |  2266|
|21    |        i_csc_1_Cb                  |ad_csc_1__parameterized0         |   745|
|22    |          i_add_c4                  |ad_csc_1_add__parameterized0_15  |   281|
|23    |          i_mul_c1                  |ad_csc_1_mul_16                  |   155|
|24    |            i_mult_macro            |MULT_MACRO_21                    |   155|
|25    |          i_mul_c2                  |ad_csc_1_mul_17                  |   155|
|26    |            i_mult_macro            |MULT_MACRO_20                    |   155|
|27    |          i_mul_c3                  |ad_csc_1_mul_18                  |   154|
|28    |            i_mult_macro            |MULT_MACRO_19                    |   154|
|29    |        i_csc_1_Cr                  |ad_csc_1                         |   744|
|30    |          i_add_c4                  |ad_csc_1_add                     |   278|
|31    |          i_mul_c1                  |ad_csc_1_mul_10                  |   154|
|32    |            i_mult_macro            |MULT_MACRO_14                    |   154|
|33    |          i_mul_c2                  |ad_csc_1_mul_11                  |   157|
|34    |            i_mult_macro            |MULT_MACRO_13                    |   155|
|35    |          i_mul_c3                  |ad_csc_1_mul__parameterized0     |   155|
|36    |            i_mult_macro            |MULT_MACRO_12                    |   155|
|37    |        i_csc_1_Y                   |ad_csc_1__parameterized0_5       |   681|
|38    |          i_add_c4                  |ad_csc_1_add__parameterized0     |   219|
|39    |          i_mul_c1                  |ad_csc_1_mul                     |   154|
|40    |            i_mult_macro            |MULT_MACRO_9                     |   154|
|41    |          i_mul_c2                  |ad_csc_1_mul_6                   |   154|
|42    |            i_mult_macro            |MULT_MACRO_8                     |   154|
|43    |          i_mul_c3                  |ad_csc_1_mul_7                   |   154|
|44    |            i_mult_macro            |MULT_MACRO                       |   154|
|45    |  sync_dff_clk_cam_inst             |sync_dff                         |    18|
|46    |  user_filter_0                     |user_filter                      |  3363|
|47    |    lsd_0                           |simple_lsd                       |  3271|
|48    |      atan_0                        |arctan_calc                      |    82|
|49    |        accurate1                   |accurate_atan                    |    82|
|50    |      cda_0                         |coord_adjuster__parameterized1   |    48|
|51    |      dly_0                         |delay__parameterized3            |    51|
|52    |        \delay_use_fifo.fifo_0      |fifo_dc__parameterized3          |    51|
|53    |          ram_0                     |ram_dc__parameterized3           |     1|
|54    |      dly_norm                      |delay__parameterized1            |    29|
|55    |        \delay_use_fifo.fifo_0      |fifo_dc__parameterized1          |    29|
|56    |          ram_0                     |ram_dc__parameterized1           |    23|
|57    |      gau_0                         |gaussian                         |   735|
|58    |        ca_0                        |coord_adjuster_0                 |    62|
|59    |        stp_0                       |stream_patch                     |   477|
|60    |          ca_0                      |coord_adjuster__parameterized0_1 |   203|
|61    |          \stp_delay_v[1].dly_0     |delay                            |    51|
|62    |            \delay_use_fifo.fifo_0  |fifo_dc_3                        |    51|
|63    |              ram_0                 |ram_dc_4                         |     1|
|64    |          \stp_delay_v[2].dly_0     |delay_2                          |    51|
|65    |            \delay_use_fifo.fifo_0  |fifo_dc                          |    51|
|66    |              ram_0                 |ram_dc                           |     1|
|67    |        tad_0                       |tree_adder                       |   192|
|68    |      r2y_0                         |rgb2ycbcr                        |   291|
|69    |        ca_0                        |coord_adjuster                   |    93|
|70    |      ram_0                         |ram_sc                           |   407|
|71    |      stp_0                         |stream_patch__parameterized0     |   279|
|72    |        ca_0                        |coord_adjuster__parameterized0   |    72|
|73    |        \stp_delay_v[1].dly_0       |delay__parameterized0            |    47|
|74    |          \delay_use_fifo.fifo_0    |fifo_dc__parameterized0          |    47|
|75    |            ram_0                   |ram_dc__parameterized0           |     1|
|76    |      stp_1                         |stream_patch__parameterized1     |   582|
|77    |        ca_0                        |coord_adjuster__parameterized2   |    20|
|78    |        \stp_delay_v[1].dly_0       |delay__parameterized2            |    51|
|79    |          \delay_use_fifo.fifo_0    |fifo_dc__parameterized2          |    51|
|80    |            ram_0                   |ram_dc__parameterized2           |     1|
|81    |  vcxo_clock_manager_inst           |vcxo_clock_manager               |    37|
+------+------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1993.629 ; gain = 534.590 ; free physical = 121694 ; free virtual = 128786
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1993.629 ; gain = 206.605 ; free physical = 121760 ; free virtual = 128852
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 1993.633 ; gain = 534.590 ; free physical = 121770 ; free virtual = 128863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2025.645 ; gain = 0.000 ; free physical = 121705 ; free virtual = 128798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  DSP48E => DSP48E1: 9 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
532 Infos, 254 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 2025.645 ; gain = 566.605 ; free physical = 121772 ; free virtual = 128864
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2025.645 ; gain = 0.000 ; free physical = 121772 ; free virtual = 128864
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 12:52:31 2019...
