[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3488171 heartbeat IPC: 2.867 cumulative IPC: 2.867 (Simulation time: 00 hr 01 min 33 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 3488171 cumulative IPC: 2.867 (Simulation time: 00 hr 01 min 33 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 3488171 cumulative IPC: 2.867 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 44947367 heartbeat IPC: 0.2412 cumulative IPC: 0.2412 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 86367140 heartbeat IPC: 0.2414 cumulative IPC: 0.2413 (Simulation time: 00 hr 16 min 32 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 127832037 heartbeat IPC: 0.2412 cumulative IPC: 0.2413 (Simulation time: 00 hr 30 min 20 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 169253079 heartbeat IPC: 0.2414 cumulative IPC: 0.2413 (Simulation time: 00 hr 37 min 45 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 207216850 cumulative IPC: 0.2413 (Simulation time: 00 hr 45 min 30 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 207216850 cumulative IPC: 0.2413 (Simulation time: 00 hr 45 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2413 instructions: 50000004 cycles: 207216850
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      16343 HIT:       1124 MISS:      15219 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      16343 HIT:       1124 MISS:      15219 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 672.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1229315 HIT:     320959 MISS:     908356 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1206977 HIT:     317215 MISS:     889762 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        396 HIT:          0 MISS:        396 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       3153 HIT:       3153 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      18789 HIT:        591 MISS:      18198 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 159.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:        381 HIT:        381 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:        381 HIT:        381 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14953514 HIT:   12838294 MISS:    2115220 MSHR_MERGE:     889059
cpu0->cpu0_L1D LOAD         ACCESS:   10607341 HIT:    8511306 MISS:    2096035 MSHR_MERGE:     889059
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4315581 HIT:    4315185 MISS:        396 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      30592 HIT:      11803 MISS:      18789 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 127.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:        288 HIT:        288 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:        288 HIT:        288 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14535221 HIT:   14504881 MISS:      30340 MSHR_MERGE:      13997
cpu0->cpu0_DTLB LOAD         ACCESS:   14535221 HIT:   14504881 MISS:      30340 MSHR_MERGE:      13997
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 632.1 cycles
cpu0->LLC TOTAL        ACCESS:     909608 HIT:       2624 MISS:     906984 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     889762 HIT:       1283 MISS:     888479 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        396 HIT:          0 MISS:        396 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1252 HIT:       1251 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      18198 HIT:         90 MISS:      18108 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 144.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     217404
  ROW_BUFFER_MISS:     689579
  AVG DBUS CONGESTED CYCLE: 20.56
Channel 0 WQ ROW_BUFFER_HIT:        330
  ROW_BUFFER_MISS:        937
  FULL:          0
Channel 0 REFRESHES ISSUED:      17268
