-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "05/31/2021 10:15:25"

-- 
-- Device: Altera EP4CE15F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Microcomputer IS
    PORT (
	n_reset : IN std_logic;
	clk : IN std_logic;
	n_LED7 : OUT std_logic;
	n_LED9 : OUT std_logic;
	vduffd0 : IN std_logic;
	sramData : INOUT std_logic_vector(7 DOWNTO 0);
	sramAddress : OUT std_logic_vector(19 DOWNTO 0);
	n_sRamWE : OUT std_logic;
	n_sRamCS : OUT std_logic;
	n_sRamOE : OUT std_logic;
	n_sdRamCas : OUT std_logic;
	n_sdRamRas : OUT std_logic;
	n_sdRamWe : OUT std_logic;
	n_sdRamCe : OUT std_logic;
	sdRamClk : OUT std_logic;
	sdRamClkEn : OUT std_logic;
	sdRamAddr : OUT std_logic_vector(14 DOWNTO 0);
	sdRamData : IN std_logic_vector(15 DOWNTO 0);
	rxd1 : IN std_logic;
	txd1 : OUT std_logic;
	rts1 : OUT std_logic;
	cts1 : IN std_logic;
	videoR0 : OUT std_logic;
	videoG0 : OUT std_logic;
	videoB0 : OUT std_logic;
	videoR1 : OUT std_logic;
	videoG1 : OUT std_logic;
	videoB1 : OUT std_logic;
	hSync : OUT std_logic;
	vSync : OUT std_logic;
	ps2Clk : INOUT std_logic;
	ps2Data : INOUT std_logic;
	gpio0 : INOUT std_logic_vector(2 DOWNTO 0);
	gpio2 : INOUT std_logic_vector(7 DOWNTO 0);
	sdCS : OUT std_logic;
	sdMOSI : OUT std_logic;
	sdMISO : IN std_logic;
	sdSCLK : OUT std_logic;
	driveLED : OUT std_logic
	);
END Microcomputer;

-- Design Ports Information
-- n_LED7	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_LED9	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[0]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[2]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[3]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[4]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[5]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[6]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[8]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[9]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[10]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[11]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[12]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[13]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[14]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[15]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[16]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[17]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[18]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramAddress[19]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_sRamWE	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_sRamCS	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_sRamOE	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_sdRamCas	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_sdRamRas	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_sdRamWe	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- n_sdRamCe	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamClk	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamClkEn	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[0]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[3]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[5]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[6]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[7]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[9]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[10]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[11]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[12]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[13]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamAddr[14]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdRamData[0]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[1]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[2]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[5]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[6]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[7]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[8]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[9]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[10]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[12]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[13]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdRamData[15]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- txd1	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- rts1	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- videoR0	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- videoG0	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- videoB0	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- videoR1	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- videoG1	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- videoB1	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- hSync	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vSync	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdCS	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdMOSI	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sdSCLK	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- driveLED	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramData[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramData[1]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramData[2]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramData[3]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramData[4]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramData[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramData[6]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- sramData[7]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ps2Clk	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ps2Data	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio0[0]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio0[1]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio0[2]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio2[0]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio2[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio2[2]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio2[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio2[4]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio2[5]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio2[6]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- gpio2[7]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vduffd0	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- n_reset	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- cts1	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sdMISO	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rxd1	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Microcomputer IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_n_reset : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_n_LED7 : std_logic;
SIGNAL ww_n_LED9 : std_logic;
SIGNAL ww_vduffd0 : std_logic;
SIGNAL ww_sramAddress : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_n_sRamWE : std_logic;
SIGNAL ww_n_sRamCS : std_logic;
SIGNAL ww_n_sRamOE : std_logic;
SIGNAL ww_n_sdRamCas : std_logic;
SIGNAL ww_n_sdRamRas : std_logic;
SIGNAL ww_n_sdRamWe : std_logic;
SIGNAL ww_n_sdRamCe : std_logic;
SIGNAL ww_sdRamClk : std_logic;
SIGNAL ww_sdRamClkEn : std_logic;
SIGNAL ww_sdRamAddr : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_sdRamData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rxd1 : std_logic;
SIGNAL ww_txd1 : std_logic;
SIGNAL ww_rts1 : std_logic;
SIGNAL ww_cts1 : std_logic;
SIGNAL ww_videoR0 : std_logic;
SIGNAL ww_videoG0 : std_logic;
SIGNAL ww_videoB0 : std_logic;
SIGNAL ww_videoR1 : std_logic;
SIGNAL ww_videoG1 : std_logic;
SIGNAL ww_videoB1 : std_logic;
SIGNAL ww_hSync : std_logic;
SIGNAL ww_vSync : std_logic;
SIGNAL ww_sdCS : std_logic;
SIGNAL ww_sdMOSI : std_logic;
SIGNAL ww_sdMISO : std_logic;
SIGNAL ww_sdSCLK : std_logic;
SIGNAL ww_driveLED : std_logic;
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \n_WR_sd~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \n_RD_vdu~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \n_RD_uart~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \n_WR_uart~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|func_reset~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \n_WR_vdu~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd1|wr_cmd_reg~3clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sdRamData[0]~input_o\ : std_logic;
SIGNAL \sdRamData[1]~input_o\ : std_logic;
SIGNAL \sdRamData[2]~input_o\ : std_logic;
SIGNAL \sdRamData[3]~input_o\ : std_logic;
SIGNAL \sdRamData[4]~input_o\ : std_logic;
SIGNAL \sdRamData[5]~input_o\ : std_logic;
SIGNAL \sdRamData[6]~input_o\ : std_logic;
SIGNAL \sdRamData[7]~input_o\ : std_logic;
SIGNAL \sdRamData[8]~input_o\ : std_logic;
SIGNAL \sdRamData[9]~input_o\ : std_logic;
SIGNAL \sdRamData[10]~input_o\ : std_logic;
SIGNAL \sdRamData[11]~input_o\ : std_logic;
SIGNAL \sdRamData[12]~input_o\ : std_logic;
SIGNAL \sdRamData[13]~input_o\ : std_logic;
SIGNAL \sdRamData[14]~input_o\ : std_logic;
SIGNAL \sdRamData[15]~input_o\ : std_logic;
SIGNAL \sramData[0]~output_o\ : std_logic;
SIGNAL \sramData[1]~output_o\ : std_logic;
SIGNAL \sramData[2]~output_o\ : std_logic;
SIGNAL \sramData[3]~output_o\ : std_logic;
SIGNAL \sramData[4]~output_o\ : std_logic;
SIGNAL \sramData[5]~output_o\ : std_logic;
SIGNAL \sramData[6]~output_o\ : std_logic;
SIGNAL \sramData[7]~output_o\ : std_logic;
SIGNAL \ps2Clk~output_o\ : std_logic;
SIGNAL \ps2Data~output_o\ : std_logic;
SIGNAL \gpio0[0]~output_o\ : std_logic;
SIGNAL \gpio0[1]~output_o\ : std_logic;
SIGNAL \gpio0[2]~output_o\ : std_logic;
SIGNAL \gpio2[0]~output_o\ : std_logic;
SIGNAL \gpio2[1]~output_o\ : std_logic;
SIGNAL \gpio2[2]~output_o\ : std_logic;
SIGNAL \gpio2[3]~output_o\ : std_logic;
SIGNAL \gpio2[4]~output_o\ : std_logic;
SIGNAL \gpio2[5]~output_o\ : std_logic;
SIGNAL \gpio2[6]~output_o\ : std_logic;
SIGNAL \gpio2[7]~output_o\ : std_logic;
SIGNAL \n_LED7~output_o\ : std_logic;
SIGNAL \n_LED9~output_o\ : std_logic;
SIGNAL \sramAddress[0]~output_o\ : std_logic;
SIGNAL \sramAddress[1]~output_o\ : std_logic;
SIGNAL \sramAddress[2]~output_o\ : std_logic;
SIGNAL \sramAddress[3]~output_o\ : std_logic;
SIGNAL \sramAddress[4]~output_o\ : std_logic;
SIGNAL \sramAddress[5]~output_o\ : std_logic;
SIGNAL \sramAddress[6]~output_o\ : std_logic;
SIGNAL \sramAddress[7]~output_o\ : std_logic;
SIGNAL \sramAddress[8]~output_o\ : std_logic;
SIGNAL \sramAddress[9]~output_o\ : std_logic;
SIGNAL \sramAddress[10]~output_o\ : std_logic;
SIGNAL \sramAddress[11]~output_o\ : std_logic;
SIGNAL \sramAddress[12]~output_o\ : std_logic;
SIGNAL \sramAddress[13]~output_o\ : std_logic;
SIGNAL \sramAddress[14]~output_o\ : std_logic;
SIGNAL \sramAddress[15]~output_o\ : std_logic;
SIGNAL \sramAddress[16]~output_o\ : std_logic;
SIGNAL \sramAddress[17]~output_o\ : std_logic;
SIGNAL \sramAddress[18]~output_o\ : std_logic;
SIGNAL \sramAddress[19]~output_o\ : std_logic;
SIGNAL \n_sRamWE~output_o\ : std_logic;
SIGNAL \n_sRamCS~output_o\ : std_logic;
SIGNAL \n_sRamOE~output_o\ : std_logic;
SIGNAL \n_sdRamCas~output_o\ : std_logic;
SIGNAL \n_sdRamRas~output_o\ : std_logic;
SIGNAL \n_sdRamWe~output_o\ : std_logic;
SIGNAL \n_sdRamCe~output_o\ : std_logic;
SIGNAL \sdRamClk~output_o\ : std_logic;
SIGNAL \sdRamClkEn~output_o\ : std_logic;
SIGNAL \sdRamAddr[0]~output_o\ : std_logic;
SIGNAL \sdRamAddr[1]~output_o\ : std_logic;
SIGNAL \sdRamAddr[2]~output_o\ : std_logic;
SIGNAL \sdRamAddr[3]~output_o\ : std_logic;
SIGNAL \sdRamAddr[4]~output_o\ : std_logic;
SIGNAL \sdRamAddr[5]~output_o\ : std_logic;
SIGNAL \sdRamAddr[6]~output_o\ : std_logic;
SIGNAL \sdRamAddr[7]~output_o\ : std_logic;
SIGNAL \sdRamAddr[8]~output_o\ : std_logic;
SIGNAL \sdRamAddr[9]~output_o\ : std_logic;
SIGNAL \sdRamAddr[10]~output_o\ : std_logic;
SIGNAL \sdRamAddr[11]~output_o\ : std_logic;
SIGNAL \sdRamAddr[12]~output_o\ : std_logic;
SIGNAL \sdRamAddr[13]~output_o\ : std_logic;
SIGNAL \sdRamAddr[14]~output_o\ : std_logic;
SIGNAL \txd1~output_o\ : std_logic;
SIGNAL \rts1~output_o\ : std_logic;
SIGNAL \videoR0~output_o\ : std_logic;
SIGNAL \videoG0~output_o\ : std_logic;
SIGNAL \videoB0~output_o\ : std_logic;
SIGNAL \videoR1~output_o\ : std_logic;
SIGNAL \videoG1~output_o\ : std_logic;
SIGNAL \videoB1~output_o\ : std_logic;
SIGNAL \hSync~output_o\ : std_logic;
SIGNAL \vSync~output_o\ : std_logic;
SIGNAL \sdCS~output_o\ : std_logic;
SIGNAL \sdMOSI~output_o\ : std_logic;
SIGNAL \sdSCLK~output_o\ : std_logic;
SIGNAL \driveLED~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \vduffd0~input_o\ : std_logic;
SIGNAL \cpu1|state~341_combout\ : std_logic;
SIGNAL \n_reset~input_o\ : std_logic;
SIGNAL \state~1_combout\ : std_logic;
SIGNAL \cpu1|state~312_combout\ : std_logic;
SIGNAL \cpu1|state~391_combout\ : std_logic;
SIGNAL \cpu1|state.decode1_state~q\ : std_logic;
SIGNAL \io1|ps2ClkFilter[0]~6_combout\ : std_logic;
SIGNAL \ps2Clk~input_o\ : std_logic;
SIGNAL \io1|ps2ClkFilter~8_combout\ : std_logic;
SIGNAL \io1|ps2ClkFilter[0]~7\ : std_logic;
SIGNAL \io1|ps2ClkFilter[1]~10\ : std_logic;
SIGNAL \io1|ps2ClkFilter[2]~11_combout\ : std_logic;
SIGNAL \io1|ps2ClkFilter[2]~12\ : std_logic;
SIGNAL \io1|ps2ClkFilter[3]~13_combout\ : std_logic;
SIGNAL \io1|ps2ClkFilter[3]~14\ : std_logic;
SIGNAL \io1|ps2ClkFilter[4]~15_combout\ : std_logic;
SIGNAL \io1|ps2ClkFilter[4]~16\ : std_logic;
SIGNAL \io1|ps2ClkFilter[5]~17_combout\ : std_logic;
SIGNAL \io1|Equal9~0_combout\ : std_logic;
SIGNAL \io1|Equal10~0_combout\ : std_logic;
SIGNAL \io1|kbd_filter~0_combout\ : std_logic;
SIGNAL \io1|ps2ClkFilter[1]~9_combout\ : std_logic;
SIGNAL \io1|Equal9~1_combout\ : std_logic;
SIGNAL \io1|ps2ClkFiltered~0_combout\ : std_logic;
SIGNAL \io1|ps2ClkFiltered~q\ : std_logic;
SIGNAL \io1|ps2PrevClk~feeder_combout\ : std_logic;
SIGNAL \io1|ps2PrevClk~q\ : std_logic;
SIGNAL \io1|Add21~0_combout\ : std_logic;
SIGNAL \io1|ps2ClkCount~0_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[0]~26_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[0]~29_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer~81_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[0]~30\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[1]~31_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[1]~32\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[2]~33_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[2]~34\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[3]~35_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[3]~36\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[4]~37_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[4]~38\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[5]~39_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[5]~40\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[6]~41_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[6]~42\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[7]~43_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[7]~44\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[8]~45_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[8]~46\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[9]~47_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[9]~48\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[10]~49_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[10]~50\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[11]~51_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[11]~52\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[12]~53_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[12]~54\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[13]~55_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[13]~56\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[14]~57_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[14]~58\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[15]~59_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[15]~60\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[16]~61_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[16]~62\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[17]~63_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[17]~64\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[18]~65_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[18]~66\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[19]~67_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[19]~68\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[20]~69_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[20]~70\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[21]~71_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[21]~72\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[22]~73_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[22]~74\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[23]~75_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[23]~76\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[24]~77_combout\ : std_logic;
SIGNAL \io1|LessThan28~8_combout\ : std_logic;
SIGNAL \io1|LessThan28~7_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[24]~78\ : std_logic;
SIGNAL \io1|kbWatchdogTimer[25]~79_combout\ : std_logic;
SIGNAL \io1|LessThan28~0_combout\ : std_logic;
SIGNAL \io1|LessThan28~1_combout\ : std_logic;
SIGNAL \io1|LessThan28~2_combout\ : std_logic;
SIGNAL \io1|LessThan28~3_combout\ : std_logic;
SIGNAL \io1|LessThan28~4_combout\ : std_logic;
SIGNAL \io1|LessThan28~5_combout\ : std_logic;
SIGNAL \io1|LessThan28~6_combout\ : std_logic;
SIGNAL \io1|kbWatchdogTimer~28_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer~63_combout\ : std_logic;
SIGNAL \io1|Equal17~2_combout\ : std_logic;
SIGNAL \io1|ps2Byte~0_combout\ : std_logic;
SIGNAL \io1|ps2Byte[0]~1_combout\ : std_logic;
SIGNAL \io1|ps2Byte~6_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~6_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~7_combout\ : std_logic;
SIGNAL \io1|Equal17~1_combout\ : std_logic;
SIGNAL \io1|Equal17~3_combout\ : std_logic;
SIGNAL \io1|ps2PreviousByte[0]~2_combout\ : std_logic;
SIGNAL \io1|n_kbWR~5_combout\ : std_logic;
SIGNAL \io1|Equal18~0_combout\ : std_logic;
SIGNAL \io1|Mux7~0_combout\ : std_logic;
SIGNAL \io1|Equal18~1_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[4]~62_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[4]~64_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[0]~27\ : std_logic;
SIGNAL \io1|kbWriteTimer[1]~28_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[1]~29\ : std_logic;
SIGNAL \io1|kbWriteTimer[2]~30_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[2]~31\ : std_logic;
SIGNAL \io1|kbWriteTimer[3]~32_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[3]~33\ : std_logic;
SIGNAL \io1|kbWriteTimer[4]~34_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[4]~35\ : std_logic;
SIGNAL \io1|kbWriteTimer[5]~36_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[5]~37\ : std_logic;
SIGNAL \io1|kbWriteTimer[6]~38_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[6]~39\ : std_logic;
SIGNAL \io1|kbWriteTimer[7]~40_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[7]~41\ : std_logic;
SIGNAL \io1|kbWriteTimer[8]~42_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[8]~43\ : std_logic;
SIGNAL \io1|kbWriteTimer[9]~44_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[9]~45\ : std_logic;
SIGNAL \io1|kbWriteTimer[10]~46_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[10]~47\ : std_logic;
SIGNAL \io1|kbWriteTimer[11]~48_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[11]~49\ : std_logic;
SIGNAL \io1|kbWriteTimer[12]~50_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[12]~51\ : std_logic;
SIGNAL \io1|kbWriteTimer[13]~52_combout\ : std_logic;
SIGNAL \io1|LessThan17~0_combout\ : std_logic;
SIGNAL \io1|LessThan17~1_combout\ : std_logic;
SIGNAL \io1|LessThan17~2_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[13]~53\ : std_logic;
SIGNAL \io1|kbWriteTimer[14]~54_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[14]~55\ : std_logic;
SIGNAL \io1|kbWriteTimer[15]~56_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[15]~57\ : std_logic;
SIGNAL \io1|kbWriteTimer[16]~58_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[16]~59\ : std_logic;
SIGNAL \io1|kbWriteTimer[17]~60_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[17]~61\ : std_logic;
SIGNAL \io1|kbWriteTimer[18]~65_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[18]~66\ : std_logic;
SIGNAL \io1|kbWriteTimer[19]~67_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[19]~68\ : std_logic;
SIGNAL \io1|kbWriteTimer[20]~69_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[20]~70\ : std_logic;
SIGNAL \io1|kbWriteTimer[21]~71_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[21]~72\ : std_logic;
SIGNAL \io1|kbWriteTimer[22]~73_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[22]~74\ : std_logic;
SIGNAL \io1|kbWriteTimer[23]~75_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[23]~76\ : std_logic;
SIGNAL \io1|kbWriteTimer[24]~77_combout\ : std_logic;
SIGNAL \io1|Equal11~1_combout\ : std_logic;
SIGNAL \io1|kbWriteTimer[24]~78\ : std_logic;
SIGNAL \io1|kbWriteTimer[25]~79_combout\ : std_logic;
SIGNAL \io1|Equal11~0_combout\ : std_logic;
SIGNAL \io1|Equal11~2_combout\ : std_logic;
SIGNAL \io1|Equal11~4_combout\ : std_logic;
SIGNAL \io1|LessThan17~3_combout\ : std_logic;
SIGNAL \io1|Equal11~3_combout\ : std_logic;
SIGNAL \io1|LessThan16~0_combout\ : std_logic;
SIGNAL \io1|LessThan16~1_combout\ : std_logic;
SIGNAL \io1|LessThan16~2_combout\ : std_logic;
SIGNAL \io1|LessThan14~0_combout\ : std_logic;
SIGNAL \io1|LessThan15~0_combout\ : std_logic;
SIGNAL \io1|LessThan15~1_combout\ : std_logic;
SIGNAL \io1|LessThan15~2_combout\ : std_logic;
SIGNAL \io1|LessThan15~3_combout\ : std_logic;
SIGNAL \io1|Equal11~5_combout\ : std_logic;
SIGNAL \io1|Equal11~6_combout\ : std_logic;
SIGNAL \io1|Equal11~7_combout\ : std_logic;
SIGNAL \io1|Equal11~8_combout\ : std_logic;
SIGNAL \io1|LessThan14~4_combout\ : std_logic;
SIGNAL \io1|LessThan14~1_combout\ : std_logic;
SIGNAL \io1|LessThan14~2_combout\ : std_logic;
SIGNAL \io1|LessThan14~3_combout\ : std_logic;
SIGNAL \io1|LessThan14~5_combout\ : std_logic;
SIGNAL \io1|n_kbWR~3_combout\ : std_logic;
SIGNAL \io1|n_kbWR~4_combout\ : std_logic;
SIGNAL \io1|kbBuffer~102_combout\ : std_logic;
SIGNAL \io1|ps2ClkCount[0]~1_combout\ : std_logic;
SIGNAL \io1|ps2Byte~3_combout\ : std_logic;
SIGNAL \io1|ps2Byte~5_combout\ : std_logic;
SIGNAL \io1|ps2Byte~4_combout\ : std_logic;
SIGNAL \io1|ps2Byte~7_combout\ : std_logic;
SIGNAL \io1|ps2Byte~2_combout\ : std_logic;
SIGNAL \io1|Mux3~2_combout\ : std_logic;
SIGNAL \io1|Mux2~0_combout\ : std_logic;
SIGNAL \io1|Equal19~0_combout\ : std_logic;
SIGNAL \io1|Equal19~1_combout\ : std_logic;
SIGNAL \io1|Equal17~0_combout\ : std_logic;
SIGNAL \io1|Equal21~0_combout\ : std_logic;
SIGNAL \io1|Equal21~1_combout\ : std_logic;
SIGNAL \io1|Equal20~0_combout\ : std_logic;
SIGNAL \io1|Equal20~1_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte~2_combout\ : std_logic;
SIGNAL \io1|ps2PreviousByte[5]~feeder_combout\ : std_logic;
SIGNAL \io1|ps2PreviousByte[7]~feeder_combout\ : std_logic;
SIGNAL \io1|ps2PreviousByte[1]~feeder_combout\ : std_logic;
SIGNAL \io1|ps2PreviousByte[2]~feeder_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~4_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~5_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte[0]~10_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~12_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~24_combout\ : std_logic;
SIGNAL \io1|Equal14~0_combout\ : std_logic;
SIGNAL \io1|Mux1~12_combout\ : std_logic;
SIGNAL \io1|ps2Shift~0_combout\ : std_logic;
SIGNAL \io1|ps2Shift~q\ : std_logic;
SIGNAL \io1|Mux1~1_combout\ : std_logic;
SIGNAL \io1|Mux1~0_combout\ : std_logic;
SIGNAL \io1|Mux1~3_combout\ : std_logic;
SIGNAL \io1|Mux1~2_combout\ : std_logic;
SIGNAL \io1|Mux1~4_combout\ : std_logic;
SIGNAL \io1|Mux1~5_combout\ : std_logic;
SIGNAL \io1|Mux1~6_combout\ : std_logic;
SIGNAL \io1|Mux1~7_combout\ : std_logic;
SIGNAL \io1|Mux1~8_combout\ : std_logic;
SIGNAL \io1|Mux1~9_combout\ : std_logic;
SIGNAL \io1|Mux1~10_combout\ : std_logic;
SIGNAL \io1|Mux1~11_combout\ : std_logic;
SIGNAL \io1|Mux1~13_combout\ : std_logic;
SIGNAL \io1|ps2ConvertedByte~6_combout\ : std_logic;
SIGNAL \io1|ps2ConvertedByte[6]~1_combout\ : std_logic;
SIGNAL \io1|Mux2~1_combout\ : std_logic;
SIGNAL \io1|Mux2~2_combout\ : std_logic;
SIGNAL \io1|Mux2~3_combout\ : std_logic;
SIGNAL \io1|Mux2~4_combout\ : std_logic;
SIGNAL \io1|Mux2~19_combout\ : std_logic;
SIGNAL \io1|Mux2~20_combout\ : std_logic;
SIGNAL \io1|Mux2~21_combout\ : std_logic;
SIGNAL \io1|Mux2~18_combout\ : std_logic;
SIGNAL \io1|Mux2~9_combout\ : std_logic;
SIGNAL \io1|Mux2~22_combout\ : std_logic;
SIGNAL \io1|Mux2~15_combout\ : std_logic;
SIGNAL \io1|Mux2~12_combout\ : std_logic;
SIGNAL \io1|Mux2~13_combout\ : std_logic;
SIGNAL \io1|Mux2~14_combout\ : std_logic;
SIGNAL \io1|Mux2~11_combout\ : std_logic;
SIGNAL \io1|Mux2~16_combout\ : std_logic;
SIGNAL \io1|Mux2~6_combout\ : std_logic;
SIGNAL \io1|Mux2~7_combout\ : std_logic;
SIGNAL \io1|Mux2~8_combout\ : std_logic;
SIGNAL \io1|Mux2~5_combout\ : std_logic;
SIGNAL \io1|Mux2~10_combout\ : std_logic;
SIGNAL \io1|Mux2~17_combout\ : std_logic;
SIGNAL \io1|Mux2~23_combout\ : std_logic;
SIGNAL \io1|ps2ConvertedByte~5_combout\ : std_logic;
SIGNAL \io1|Mux3~3_combout\ : std_logic;
SIGNAL \io1|Mux3~17_combout\ : std_logic;
SIGNAL \io1|Mux3~16_combout\ : std_logic;
SIGNAL \io1|Mux3~18_combout\ : std_logic;
SIGNAL \io1|Mux3~20_combout\ : std_logic;
SIGNAL \io1|Mux3~9_combout\ : std_logic;
SIGNAL \io1|Mux3~10_combout\ : std_logic;
SIGNAL \io1|Mux3~11_combout\ : std_logic;
SIGNAL \io1|Mux3~12_combout\ : std_logic;
SIGNAL \io1|Mux3~13_combout\ : std_logic;
SIGNAL \io1|Mux3~14_combout\ : std_logic;
SIGNAL \io1|Mux3~15_combout\ : std_logic;
SIGNAL \io1|Mux3~7_combout\ : std_logic;
SIGNAL \io1|Mux3~5_combout\ : std_logic;
SIGNAL \io1|Mux3~6_combout\ : std_logic;
SIGNAL \io1|Mux3~4_combout\ : std_logic;
SIGNAL \io1|Mux3~8_combout\ : std_logic;
SIGNAL \io1|Mux3~19_combout\ : std_logic;
SIGNAL \io1|Mux7~1_combout\ : std_logic;
SIGNAL \io1|ps2ConvertedByte~7_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~1_combout\ : std_logic;
SIGNAL \io1|Mux6~8_combout\ : std_logic;
SIGNAL \io1|Mux6~9_combout\ : std_logic;
SIGNAL \io1|Mux6~10_combout\ : std_logic;
SIGNAL \io1|Mux6~2_combout\ : std_logic;
SIGNAL \io1|Mux6~3_combout\ : std_logic;
SIGNAL \io1|Mux6~5_combout\ : std_logic;
SIGNAL \io1|Mux6~4_combout\ : std_logic;
SIGNAL \io1|Mux6~6_combout\ : std_logic;
SIGNAL \io1|Mux6~7_combout\ : std_logic;
SIGNAL \io1|Mux6~1_combout\ : std_logic;
SIGNAL \io1|Mux6~0_combout\ : std_logic;
SIGNAL \io1|Mux6~12_combout\ : std_logic;
SIGNAL \io1|Mux6~13_combout\ : std_logic;
SIGNAL \io1|Mux6~11_combout\ : std_logic;
SIGNAL \io1|ps2ConvertedByte~4_combout\ : std_logic;
SIGNAL \io1|Mux7~16_combout\ : std_logic;
SIGNAL \io1|Mux7~17_combout\ : std_logic;
SIGNAL \io1|Mux7~18_combout\ : std_logic;
SIGNAL \io1|Mux7~8_combout\ : std_logic;
SIGNAL \io1|Mux7~9_combout\ : std_logic;
SIGNAL \io1|Mux7~10_combout\ : std_logic;
SIGNAL \io1|Mux7~11_combout\ : std_logic;
SIGNAL \io1|Mux7~12_combout\ : std_logic;
SIGNAL \io1|Mux7~13_combout\ : std_logic;
SIGNAL \io1|Mux7~14_combout\ : std_logic;
SIGNAL \io1|Mux7~15_combout\ : std_logic;
SIGNAL \io1|Mux7~6_combout\ : std_logic;
SIGNAL \io1|Mux7~2_combout\ : std_logic;
SIGNAL \io1|Mux7~4_combout\ : std_logic;
SIGNAL \io1|Mux7~3_combout\ : std_logic;
SIGNAL \io1|Mux7~5_combout\ : std_logic;
SIGNAL \io1|Mux7~7_combout\ : std_logic;
SIGNAL \io1|Mux7~19_combout\ : std_logic;
SIGNAL \io1|ps2ConvertedByte~3_combout\ : std_logic;
SIGNAL \io1|Mux4~8_combout\ : std_logic;
SIGNAL \io1|Mux4~9_combout\ : std_logic;
SIGNAL \io1|Mux4~10_combout\ : std_logic;
SIGNAL \io1|Mux4~3_combout\ : std_logic;
SIGNAL \io1|Mux4~2_combout\ : std_logic;
SIGNAL \io1|Mux4~12_combout\ : std_logic;
SIGNAL \io1|Mux4~5_combout\ : std_logic;
SIGNAL \io1|Mux4~4_combout\ : std_logic;
SIGNAL \io1|Mux4~6_combout\ : std_logic;
SIGNAL \io1|Mux4~13_combout\ : std_logic;
SIGNAL \io1|Mux4~14_combout\ : std_logic;
SIGNAL \io1|Mux4~7_combout\ : std_logic;
SIGNAL \io1|Mux4~11_combout\ : std_logic;
SIGNAL \io1|ps2ConvertedByte~0_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~0_combout\ : std_logic;
SIGNAL \io1|ps2Num~0_combout\ : std_logic;
SIGNAL \io1|ps2Scroll~0_combout\ : std_logic;
SIGNAL \io1|ps2Scroll~q\ : std_logic;
SIGNAL \io1|ps2WriteByte2~13_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~14_combout\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[0]~6_combout\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[2]~11\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[3]~12_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~11_combout\ : std_logic;
SIGNAL \io1|kbWRParity~3_combout\ : std_logic;
SIGNAL \io1|kbWRParity~6_combout\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[2]~17_combout\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[3]~13\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[4]~14_combout\ : std_logic;
SIGNAL \io1|ps2WriteClkCount~5_combout\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[2]~16_combout\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[0]~7\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[1]~8_combout\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[1]~9\ : std_logic;
SIGNAL \io1|ps2WriteClkCount[2]~10_combout\ : std_logic;
SIGNAL \io1|Equal29~0_combout\ : std_logic;
SIGNAL \io1|Equal29~1_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte~4_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2[2]~11_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte~3_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte[0]~5_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~23_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~25_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte~8_combout\ : std_logic;
SIGNAL \io1|Equal20~2_combout\ : std_logic;
SIGNAL \io1|ps2Num~1_combout\ : std_logic;
SIGNAL \io1|ps2Num~q\ : std_logic;
SIGNAL \io1|ps2WriteByte2~15_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~16_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~17_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte~6_combout\ : std_logic;
SIGNAL \io1|ps2Caps~0_combout\ : std_logic;
SIGNAL \io1|ps2Caps~q\ : std_logic;
SIGNAL \io1|ps2WriteByte2~10_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~21_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~18_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~19_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~20_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte2~22_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte~7_combout\ : std_logic;
SIGNAL \io1|n_kbWR~7_combout\ : std_logic;
SIGNAL \io1|ps2WriteByte~9_combout\ : std_logic;
SIGNAL \io1|Equal22~0_combout\ : std_logic;
SIGNAL \io1|n_kbWR~8_combout\ : std_logic;
SIGNAL \io1|n_kbWR~9_combout\ : std_logic;
SIGNAL \io1|n_kbWR~11_combout\ : std_logic;
SIGNAL \io1|n_kbWR~6_combout\ : std_logic;
SIGNAL \io1|n_kbWR~10_combout\ : std_logic;
SIGNAL \io1|n_kbWR~q\ : std_logic;
SIGNAL \io1|kbd_ctl~3_combout\ : std_logic;
SIGNAL \io1|kbBuffer~103_combout\ : std_logic;
SIGNAL \io1|ps2ClkCount~2_combout\ : std_logic;
SIGNAL \io1|Add21~1_combout\ : std_logic;
SIGNAL \io1|ps2ClkCount~3_combout\ : std_logic;
SIGNAL \io1|Equal12~0_combout\ : std_logic;
SIGNAL \io1|ps2ClkCount~4_combout\ : std_logic;
SIGNAL \ps2Data~input_o\ : std_logic;
SIGNAL \io1|ps2Byte~8_combout\ : std_logic;
SIGNAL \io1|LessThan19~0_combout\ : std_logic;
SIGNAL \io1|Mux5~10_combout\ : std_logic;
SIGNAL \io1|Mux5~9_combout\ : std_logic;
SIGNAL \io1|Mux5~11_combout\ : std_logic;
SIGNAL \io1|Mux5~1_combout\ : std_logic;
SIGNAL \io1|Mux5~0_combout\ : std_logic;
SIGNAL \io1|Mux5~2_combout\ : std_logic;
SIGNAL \io1|Mux5~3_combout\ : std_logic;
SIGNAL \io1|Mux5~13_combout\ : std_logic;
SIGNAL \io1|Mux5~14_combout\ : std_logic;
SIGNAL \io1|Mux5~4_combout\ : std_logic;
SIGNAL \io1|Mux5~5_combout\ : std_logic;
SIGNAL \io1|Mux5~6_combout\ : std_logic;
SIGNAL \io1|Mux5~7_combout\ : std_logic;
SIGNAL \io1|Mux5~8_combout\ : std_logic;
SIGNAL \io1|Mux5~12_combout\ : std_logic;
SIGNAL \io1|ps2ConvertedByte~2_combout\ : std_logic;
SIGNAL \io1|kbBuffer~71_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~2_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~8_combout\ : std_logic;
SIGNAL \io1|n_kbWR~2_combout\ : std_logic;
SIGNAL \io1|kbBuffer~72_combout\ : std_logic;
SIGNAL \io1|kbBuffer~73_combout\ : std_logic;
SIGNAL \io1|kbInPointer~10_combout\ : std_logic;
SIGNAL \io1|kbInPointer~14_combout\ : std_logic;
SIGNAL \n_sRamWE~0_combout\ : std_logic;
SIGNAL \n_WR~feeder_combout\ : std_logic;
SIGNAL \cpu1|saved_state~153_combout\ : std_logic;
SIGNAL \cpu1|saved_state.reset_state~q\ : std_logic;
SIGNAL \cpu1|state~353_combout\ : std_logic;
SIGNAL \cpu1|state~355_combout\ : std_logic;
SIGNAL \cpu1|state.postincr2_state~q\ : std_logic;
SIGNAL \cpu1|state~354_combout\ : std_logic;
SIGNAL \cpu1|state.postincr1_state~q\ : std_logic;
SIGNAL \cpu1|Selector580~5_combout\ : std_logic;
SIGNAL \cpu1|WideOr87~2_combout\ : std_logic;
SIGNAL \cpu1|Mux28~0_combout\ : std_logic;
SIGNAL \n_WR_vdu~clkctrl_outclk\ : std_logic;
SIGNAL \cpu1|Mux28~12_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~9_combout\ : std_logic;
SIGNAL \io1|kbd_ctl~10_combout\ : std_logic;
SIGNAL \io1|kbBuffer~115_combout\ : std_logic;
SIGNAL \io1|kbBuffer~57feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~105_combout\ : std_logic;
SIGNAL \io1|kbInPointer~13_combout\ : std_logic;
SIGNAL \io1|kbBuffer~110_combout\ : std_logic;
SIGNAL \io1|kbBuffer~57_q\ : std_logic;
SIGNAL \io1|kbBuffer~111_combout\ : std_logic;
SIGNAL \io1|kbBuffer~43_q\ : std_logic;
SIGNAL \io1|kbBuffer~90_combout\ : std_logic;
SIGNAL \io1|kbBuffer~50feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~109_combout\ : std_logic;
SIGNAL \io1|kbBuffer~50_q\ : std_logic;
SIGNAL \io1|kbBuffer~64feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~121_combout\ : std_logic;
SIGNAL \io1|kbBuffer~64_q\ : std_logic;
SIGNAL \io1|kbBuffer~91_combout\ : std_logic;
SIGNAL \cpu1|state~313_combout\ : std_logic;
SIGNAL \cpu1|fic~q\ : std_logic;
SIGNAL \cpu1|Mux572~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr20~3_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_tfr~1_combout\ : std_logic;
SIGNAL \cpu1|Mux28~5_combout\ : std_logic;
SIGNAL \cpu1|Mux28~10_combout\ : std_logic;
SIGNAL \cpu1|Selector371~2_combout\ : std_logic;
SIGNAL \cpu1|Mux28~9_combout\ : std_logic;
SIGNAL \cpu1|WideOr20~2_combout\ : std_logic;
SIGNAL \cpu1|Selector388~5_combout\ : std_logic;
SIGNAL \cpu1|pre_code[4]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Selector310~0_combout\ : std_logic;
SIGNAL \io1|kbBuffer~114_combout\ : std_logic;
SIGNAL \io1|kbBuffer~108_combout\ : std_logic;
SIGNAL \io1|kbBuffer~14_q\ : std_logic;
SIGNAL \io1|kbBuffer~21feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~107_combout\ : std_logic;
SIGNAL \io1|kbBuffer~21_q\ : std_logic;
SIGNAL \io1|kbBuffer~88_combout\ : std_logic;
SIGNAL \io1|kbBuffer~120_combout\ : std_logic;
SIGNAL \io1|kbBuffer~35_q\ : std_logic;
SIGNAL \io1|kbBuffer~28feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~106_combout\ : std_logic;
SIGNAL \io1|kbBuffer~28_q\ : std_logic;
SIGNAL \io1|kbBuffer~89_combout\ : std_logic;
SIGNAL \io1|Add17~0_combout\ : std_logic;
SIGNAL \io1|Equal7~3_combout\ : std_logic;
SIGNAL \io1|kbReadPointer[3]~7_combout\ : std_logic;
SIGNAL \io1|func_reset~clkctrl_outclk\ : std_logic;
SIGNAL \io1|kbReadPointer[3]~3_combout\ : std_logic;
SIGNAL \io1|kbReadPointer[2]~6_combout\ : std_logic;
SIGNAL \io1|kbBuffer~63feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~63_q\ : std_logic;
SIGNAL \io1|kbBuffer~56feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~56_q\ : std_logic;
SIGNAL \io1|kbBuffer~42_q\ : std_logic;
SIGNAL \io1|kbBuffer~86_combout\ : std_logic;
SIGNAL \io1|kbBuffer~49feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~49_q\ : std_logic;
SIGNAL \io1|kbBuffer~87_combout\ : std_logic;
SIGNAL \io1|dataOut~3_combout\ : std_logic;
SIGNAL \io2|rxFilter[0]~6_combout\ : std_logic;
SIGNAL \rxd1~input_o\ : std_logic;
SIGNAL \io2|rxFilter~8_combout\ : std_logic;
SIGNAL \io2|rxFilter[0]~7\ : std_logic;
SIGNAL \io2|rxFilter[1]~9_combout\ : std_logic;
SIGNAL \io2|rxFilter[1]~10\ : std_logic;
SIGNAL \io2|rxFilter[2]~11_combout\ : std_logic;
SIGNAL \io2|rxFilter[2]~12\ : std_logic;
SIGNAL \io2|rxFilter[3]~13_combout\ : std_logic;
SIGNAL \io2|Equal2~0_combout\ : std_logic;
SIGNAL \io2|rxFilter[3]~14\ : std_logic;
SIGNAL \io2|rxFilter[4]~16\ : std_logic;
SIGNAL \io2|rxFilter[5]~17_combout\ : std_logic;
SIGNAL \io2|Equal3~0_combout\ : std_logic;
SIGNAL \io2|process_2~0_combout\ : std_logic;
SIGNAL \io2|rxFilter[4]~15_combout\ : std_logic;
SIGNAL \io2|Equal2~1_combout\ : std_logic;
SIGNAL \io2|rxdFiltered~0_combout\ : std_logic;
SIGNAL \io2|rxdFiltered~q\ : std_logic;
SIGNAL \io2|rxCurrentByteBuffer[7]~4_combout\ : std_logic;
SIGNAL \serialClkCount[4]~0_combout\ : std_logic;
SIGNAL \serialClkCount_d[4]~1_cout\ : std_logic;
SIGNAL \serialClkCount_d[5]~2_combout\ : std_logic;
SIGNAL \serialClkCount_d[5]~3\ : std_logic;
SIGNAL \serialClkCount_d[6]~4_combout\ : std_logic;
SIGNAL \serialClkCount_d[6]~5\ : std_logic;
SIGNAL \serialClkCount_d[7]~6_combout\ : std_logic;
SIGNAL \serialClkCount_d[7]~7\ : std_logic;
SIGNAL \serialClkCount_d[8]~8_combout\ : std_logic;
SIGNAL \serialClkCount_d[8]~9\ : std_logic;
SIGNAL \serialClkCount_d[9]~10_combout\ : std_logic;
SIGNAL \serialClkCount_d[9]~11\ : std_logic;
SIGNAL \serialClkCount_d[10]~12_combout\ : std_logic;
SIGNAL \serialClkCount_d[10]~13\ : std_logic;
SIGNAL \serialClkCount_d[11]~14_combout\ : std_logic;
SIGNAL \serialClkCount_d[11]~15\ : std_logic;
SIGNAL \serialClkCount_d[12]~16_combout\ : std_logic;
SIGNAL \serialClkCount_d[12]~17\ : std_logic;
SIGNAL \serialClkCount_d[13]~18_combout\ : std_logic;
SIGNAL \serialClkCount_d[13]~19\ : std_logic;
SIGNAL \serialClkCount_d[14]~20_combout\ : std_logic;
SIGNAL \serialClkCount_d[14]~21\ : std_logic;
SIGNAL \serialClkCount_d[15]~22_combout\ : std_logic;
SIGNAL \clk_gen~0_combout\ : std_logic;
SIGNAL \serialClkEn~q\ : std_logic;
SIGNAL \n_WR_uart~combout\ : std_logic;
SIGNAL \io1|kbBuffer~104_combout\ : std_logic;
SIGNAL \io1|kbBuffer~61feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~61_q\ : std_logic;
SIGNAL \io1|kbBuffer~54feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~54_q\ : std_logic;
SIGNAL \io1|kbBuffer~40_q\ : std_logic;
SIGNAL \io1|kbBuffer~76_combout\ : std_logic;
SIGNAL \io1|kbBuffer~47feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~47_q\ : std_logic;
SIGNAL \io1|kbBuffer~77_combout\ : std_logic;
SIGNAL \io1|kbBuffer~12_q\ : std_logic;
SIGNAL \io1|kbBuffer~19feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~19_q\ : std_logic;
SIGNAL \io1|kbBuffer~74_combout\ : std_logic;
SIGNAL \io1|kbBuffer~33feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~33_q\ : std_logic;
SIGNAL \io1|kbBuffer~26feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~26_q\ : std_logic;
SIGNAL \io1|kbBuffer~75_combout\ : std_logic;
SIGNAL \io1|dataOut[1]~0_combout\ : std_logic;
SIGNAL \cpu1|Mux28~14_combout\ : std_logic;
SIGNAL \cpu1|state~348_combout\ : std_logic;
SIGNAL \cpu1|state.puls_state~q\ : std_logic;
SIGNAL \cpu1|state~450_combout\ : std_logic;
SIGNAL \cpu1|state.puls_cc_state~feeder_combout\ : std_logic;
SIGNAL \cpu1|state.puls_cc_state~q\ : std_logic;
SIGNAL \cpu1|Mux28~11_combout\ : std_logic;
SIGNAL \cpu1|state~458_combout\ : std_logic;
SIGNAL \cpu1|state.rti_cc_state~q\ : std_logic;
SIGNAL \cpu1|state~352_combout\ : std_logic;
SIGNAL \cpu1|state.rti_entire_state~q\ : std_logic;
SIGNAL \cpu1|state~454_combout\ : std_logic;
SIGNAL \cpu1|state.rti_acca_state~q\ : std_logic;
SIGNAL \cpu1|state~456_combout\ : std_logic;
SIGNAL \cpu1|state.rti_accb_state~q\ : std_logic;
SIGNAL \cpu1|state~457_combout\ : std_logic;
SIGNAL \cpu1|state.rti_dp_state~q\ : std_logic;
SIGNAL \cpu1|state~446_combout\ : std_logic;
SIGNAL \cpu1|state.rti_ixh_state~q\ : std_logic;
SIGNAL \cpu1|state~444_combout\ : std_logic;
SIGNAL \cpu1|state.rti_ixl_state~q\ : std_logic;
SIGNAL \cpu1|state~447_combout\ : std_logic;
SIGNAL \cpu1|state.rti_iyh_state~q\ : std_logic;
SIGNAL \cpu1|state~448_combout\ : std_logic;
SIGNAL \cpu1|state.rti_iyl_state~q\ : std_logic;
SIGNAL \cpu1|Selector314~3_combout\ : std_logic;
SIGNAL \cpu1|pre_code[1]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Selector313~0_combout\ : std_logic;
SIGNAL \cpu1|Mux147~1_combout\ : std_logic;
SIGNAL \cpu1|pre_code[5]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Selector309~0_combout\ : std_logic;
SIGNAL \cpu1|pre_code[6]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Selector308~0_combout\ : std_logic;
SIGNAL \cpu1|Selector312~2_combout\ : std_logic;
SIGNAL \cpu1|pre_code[7]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Selector307~0_combout\ : std_logic;
SIGNAL \cpu1|Mux147~0_combout\ : std_logic;
SIGNAL \cpu1|Mux147~2_combout\ : std_logic;
SIGNAL \cpu1|Mux138~0_combout\ : std_logic;
SIGNAL \cpu1|Mux28~13_combout\ : std_logic;
SIGNAL \cpu1|iy_ctrl.pull_hi_iy~0_combout\ : std_logic;
SIGNAL \cpu1|Selector544~0_combout\ : std_logic;
SIGNAL \cpu1|Mux490~0_combout\ : std_logic;
SIGNAL \cpu1|Mux524~3_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_st8~6_combout\ : std_logic;
SIGNAL \cpu1|Mux394~0_combout\ : std_logic;
SIGNAL \cpu1|Mux522~2_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_st8~7_combout\ : std_logic;
SIGNAL \cpu1|Equal2~3_combout\ : std_logic;
SIGNAL \cpu1|Mux122~0_combout\ : std_logic;
SIGNAL \cpu1|Equal2~1_combout\ : std_logic;
SIGNAL \cpu1|state~390_combout\ : std_logic;
SIGNAL \cpu1|state.decode2_state~q\ : std_logic;
SIGNAL \cpu1|Selector482~0_combout\ : std_logic;
SIGNAL \cpu1|state.lbranch_state~q\ : std_logic;
SIGNAL \cpu1|Selector487~3_combout\ : std_logic;
SIGNAL \cpu1|Mux35~0_combout\ : std_logic;
SIGNAL \cpu1|Selector427~2_combout\ : std_logic;
SIGNAL \cpu1|Selector428~1_combout\ : std_logic;
SIGNAL \cpu1|Mux115~0_combout\ : std_logic;
SIGNAL \cpu1|Selector4~0_combout\ : std_logic;
SIGNAL \cpu1|Selector427~0_combout\ : std_logic;
SIGNAL \cpu1|Selector427~3_combout\ : std_logic;
SIGNAL \cpu1|Mux15~0_combout\ : std_logic;
SIGNAL \cpu1|Mux98~0_combout\ : std_logic;
SIGNAL \cpu1|Selector487~0_combout\ : std_logic;
SIGNAL \cpu1|Mux98~1_combout\ : std_logic;
SIGNAL \cpu1|Selector427~1_combout\ : std_logic;
SIGNAL \cpu1|Selector427~4_combout\ : std_logic;
SIGNAL \cpu1|Selector28~1_combout\ : std_logic;
SIGNAL \cpu1|Selector437~2_combout\ : std_logic;
SIGNAL \cpu1|Selector28~0_combout\ : std_logic;
SIGNAL \cpu1|Selector28~2_combout\ : std_logic;
SIGNAL \cpu1|saved_state.dual_op_read16_state~q\ : std_logic;
SIGNAL \cpu1|Selector457~3_combout\ : std_logic;
SIGNAL \cpu1|Selector280~7_combout\ : std_logic;
SIGNAL \cpu1|Selector280~4_combout\ : std_logic;
SIGNAL \cpu1|Selector280~6_combout\ : std_logic;
SIGNAL \cpu1|WideOr87~3_combout\ : std_logic;
SIGNAL \cpu1|WideOr87~5_combout\ : std_logic;
SIGNAL \cpu1|Selector30~0_combout\ : std_logic;
SIGNAL \cpu1|Mux36~0_combout\ : std_logic;
SIGNAL \cpu1|Selector27~0_combout\ : std_logic;
SIGNAL \cpu1|saved_state.dual_op_read8_state~q\ : std_logic;
SIGNAL \cpu1|Selector459~1_combout\ : std_logic;
SIGNAL \cpu1|Selector456~0_combout\ : std_logic;
SIGNAL \cpu1|state.dual_op_read8_state~q\ : std_logic;
SIGNAL \cpu1|state~462_combout\ : std_logic;
SIGNAL \cpu1|state.indirect_state~q\ : std_logic;
SIGNAL \cpu1|Selector56~0_combout\ : std_logic;
SIGNAL \cpu1|Mux0~0_combout\ : std_logic;
SIGNAL \cpu1|Selector24~1_combout\ : std_logic;
SIGNAL \cpu1|Selector24~2_combout\ : std_logic;
SIGNAL \cpu1|saved_state.single_op_read_state~q\ : std_logic;
SIGNAL \cpu1|Selector454~0_combout\ : std_logic;
SIGNAL \cpu1|state~368_combout\ : std_logic;
SIGNAL \cpu1|state~377_combout\ : std_logic;
SIGNAL \cpu1|state.single_op_read_state~q\ : std_logic;
SIGNAL \cpu1|WideOr87~6_combout\ : std_logic;
SIGNAL \cpu1|WideOr87~7_combout\ : std_logic;
SIGNAL \cpu1|WideOr87~8_combout\ : std_logic;
SIGNAL \cpu1|Mux143~0_combout\ : std_logic;
SIGNAL \cpu1|Selector424~0_combout\ : std_logic;
SIGNAL \cpu1|md[14]~3_combout\ : std_logic;
SIGNAL \cpu1|Selector433~1_combout\ : std_logic;
SIGNAL \cpu1|Selector460~0_combout\ : std_logic;
SIGNAL \cpu1|state~460_combout\ : std_logic;
SIGNAL \cpu1|state~395_combout\ : std_logic;
SIGNAL \cpu1|state.indexaddr_state~q\ : std_logic;
SIGNAL \cpu1|state~370_combout\ : std_logic;
SIGNAL \cpu1|state.indexaddr2_state~q\ : std_logic;
SIGNAL \cpu1|Mux28~4_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_com~0_combout\ : std_logic;
SIGNAL \cpu1|state~326_combout\ : std_logic;
SIGNAL \cpu1|state.tfr_state~q\ : std_logic;
SIGNAL \cpu1|WideOr227~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_sex~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_st8~8_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_st8~9_combout\ : std_logic;
SIGNAL \cpu1|WideOr23~2_combout\ : std_logic;
SIGNAL \cpu1|Mux28~3_combout\ : std_logic;
SIGNAL \cpu1|WideOr23~3_combout\ : std_logic;
SIGNAL \cpu1|state~336_combout\ : std_logic;
SIGNAL \cpu1|state.mulea_state~q\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_st16~0_combout\ : std_logic;
SIGNAL \cpu1|Mux523~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_st16~1_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_st16~2_combout\ : std_logic;
SIGNAL \cpu1|Selector41~1_combout\ : std_logic;
SIGNAL \cpu1|Selector84~0_combout\ : std_logic;
SIGNAL \cpu1|saved_state.int_swimask_state~q\ : std_logic;
SIGNAL \cpu1|state~334_combout\ : std_logic;
SIGNAL \cpu1|state.int_swimask_state~q\ : std_logic;
SIGNAL \cpu1|Selector396~0_combout\ : std_logic;
SIGNAL \cpu1|state~331_combout\ : std_logic;
SIGNAL \cpu1|state~350_combout\ : std_logic;
SIGNAL \cpu1|state.int_irq_state~q\ : std_logic;
SIGNAL \cpu1|state~360_combout\ : std_logic;
SIGNAL \cpu1|state.int_irq1_state~q\ : std_logic;
SIGNAL \cpu1|Selector85~0_combout\ : std_logic;
SIGNAL \cpu1|saved_state.int_irqmask_state~q\ : std_logic;
SIGNAL \cpu1|state~332_combout\ : std_logic;
SIGNAL \cpu1|state.int_irqmask_state~q\ : std_logic;
SIGNAL \cpu1|Selector286~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr34~0_combout\ : std_logic;
SIGNAL \cpu1|Mux123~0_combout\ : std_logic;
SIGNAL \cpu1|Selector496~0_combout\ : std_logic;
SIGNAL \cpu1|state.int_entire_state~q\ : std_logic;
SIGNAL \cpu1|Mux140~0_combout\ : std_logic;
SIGNAL \cpu1|Selector594~1_combout\ : std_logic;
SIGNAL \cpu1|Selector614~2_combout\ : std_logic;
SIGNAL \cpu1|Mux330~0_combout\ : std_logic;
SIGNAL \cpu1|Mux331~0_combout\ : std_logic;
SIGNAL \cpu1|Selector581~3_combout\ : std_logic;
SIGNAL \cpu1|Selector461~0_combout\ : std_logic;
SIGNAL \cpu1|state.sync_state~q\ : std_logic;
SIGNAL \cpu1|state~461_combout\ : std_logic;
SIGNAL \cpu1|state.int_nmi_state~q\ : std_logic;
SIGNAL \cpu1|Selector580~3_combout\ : std_logic;
SIGNAL \cpu1|Selector580~4_combout\ : std_logic;
SIGNAL \cpu1|state~430_combout\ : std_logic;
SIGNAL \cpu1|state.int_pcl_state~q\ : std_logic;
SIGNAL \cpu1|state~429_combout\ : std_logic;
SIGNAL \cpu1|state.int_pch_state~q\ : std_logic;
SIGNAL \cpu1|state~432_combout\ : std_logic;
SIGNAL \cpu1|state.int_upl_state~q\ : std_logic;
SIGNAL \cpu1|state~435_combout\ : std_logic;
SIGNAL \cpu1|state.int_uph_state~q\ : std_logic;
SIGNAL \cpu1|state~433_combout\ : std_logic;
SIGNAL \cpu1|state.int_iyl_state~q\ : std_logic;
SIGNAL \cpu1|state~436_combout\ : std_logic;
SIGNAL \cpu1|state.int_iyh_state~q\ : std_logic;
SIGNAL \cpu1|state~434_combout\ : std_logic;
SIGNAL \cpu1|state.int_ixl_state~q\ : std_logic;
SIGNAL \cpu1|state~437_combout\ : std_logic;
SIGNAL \cpu1|state.int_ixh_state~q\ : std_logic;
SIGNAL \cpu1|state~438_combout\ : std_logic;
SIGNAL \cpu1|state.int_dp_state~q\ : std_logic;
SIGNAL \cpu1|state~439_combout\ : std_logic;
SIGNAL \cpu1|state.int_accb_state~q\ : std_logic;
SIGNAL \cpu1|state~440_combout\ : std_logic;
SIGNAL \cpu1|state.int_acca_state~q\ : std_logic;
SIGNAL \cpu1|Selector509~0_combout\ : std_logic;
SIGNAL \cpu1|state.int_cc_state~q\ : std_logic;
SIGNAL \cpu1|Selector487~1_combout\ : std_logic;
SIGNAL \cpu1|Selector487~2_combout\ : std_logic;
SIGNAL \cpu1|Selector487~4_combout\ : std_logic;
SIGNAL \cpu1|state.push_return_lo_state~q\ : std_logic;
SIGNAL \cpu1|state~459_combout\ : std_logic;
SIGNAL \cpu1|state.push_return_hi_state~q\ : std_logic;
SIGNAL \cpu1|Selector596~6_combout\ : std_logic;
SIGNAL \cpu1|Selector438~0_combout\ : std_logic;
SIGNAL \cpu1|Selector452~0_combout\ : std_logic;
SIGNAL \cpu1|Selector452~1_combout\ : std_logic;
SIGNAL \cpu1|state.extended_state~q\ : std_logic;
SIGNAL \cpu1|state~378_combout\ : std_logic;
SIGNAL \cpu1|state.single_op_write_state~q\ : std_logic;
SIGNAL \cpu1|Selector596~3_combout\ : std_logic;
SIGNAL \cpu1|Selector594~0_combout\ : std_logic;
SIGNAL \cpu1|Selector601~0_combout\ : std_logic;
SIGNAL \cpu1|Selector2~0_combout\ : std_logic;
SIGNAL \cpu1|saved_state.vect_hi_state~q\ : std_logic;
SIGNAL \cpu1|Selector431~0_combout\ : std_logic;
SIGNAL \cpu1|state.vect_hi_state~q\ : std_logic;
SIGNAL \cpu1|Mux28~6_combout\ : std_logic;
SIGNAL \cpu1|WideOr18~0_combout\ : std_logic;
SIGNAL \cpu1|Selector595~0_combout\ : std_logic;
SIGNAL \cpu1|Mux370~9_combout\ : std_logic;
SIGNAL \cpu1|Selector368~1_combout\ : std_logic;
SIGNAL \cpu1|right_ctrl.accb_right~1_combout\ : std_logic;
SIGNAL \cpu1|Mux370~4_combout\ : std_logic;
SIGNAL \cpu1|right_ctrl.accb_right~0_combout\ : std_logic;
SIGNAL \cpu1|right_ctrl.accb_right~2_combout\ : std_logic;
SIGNAL \cpu1|Mux370~6_combout\ : std_logic;
SIGNAL \cpu1|right~0_combout\ : std_logic;
SIGNAL \cpu1|state~364_combout\ : std_logic;
SIGNAL \cpu1|state~365_combout\ : std_logic;
SIGNAL \cpu1|state.pcrel8_state~q\ : std_logic;
SIGNAL \cpu1|state~361_combout\ : std_logic;
SIGNAL \cpu1|state~362_combout\ : std_logic;
SIGNAL \cpu1|state.index8_state~q\ : std_logic;
SIGNAL \cpu1|state~394_combout\ : std_logic;
SIGNAL \cpu1|state.pcrel16_state~q\ : std_logic;
SIGNAL \cpu1|state~366_combout\ : std_logic;
SIGNAL \cpu1|state.pcrel16_2_state~q\ : std_logic;
SIGNAL \cpu1|Mux535~2_combout\ : std_logic;
SIGNAL \cpu1|Mux535~1_combout\ : std_logic;
SIGNAL \cpu1|state~345_combout\ : std_logic;
SIGNAL \cpu1|state.mul5_state~q\ : std_logic;
SIGNAL \cpu1|state~346_combout\ : std_logic;
SIGNAL \cpu1|state.mul6_state~q\ : std_logic;
SIGNAL \cpu1|Mux28~7_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_ld8~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_ld8~1_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_ora~2_combout\ : std_logic;
SIGNAL \cpu1|Selector387~3_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_ld16~2_combout\ : std_logic;
SIGNAL \cpu1|Selector460~2_combout\ : std_logic;
SIGNAL \cpu1|Selector56~1_combout\ : std_logic;
SIGNAL \cpu1|Selector56~2_combout\ : std_logic;
SIGNAL \cpu1|Selector56~3_combout\ : std_logic;
SIGNAL \cpu1|saved_state.jmp_state~q\ : std_logic;
SIGNAL \cpu1|state~369_combout\ : std_logic;
SIGNAL \cpu1|state.jmp_state~q\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_ld16~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_ld16~1_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_ld16~3_combout\ : std_logic;
SIGNAL \cpu1|Selector41~0_combout\ : std_logic;
SIGNAL \cpu1|Selector41~2_combout\ : std_logic;
SIGNAL \cpu1|saved_state.lea_state~q\ : std_logic;
SIGNAL \cpu1|state~367_combout\ : std_logic;
SIGNAL \cpu1|state.lea_state~q\ : std_logic;
SIGNAL \cpu1|Selector387~4_combout\ : std_logic;
SIGNAL \cpu1|Mux370~10_combout\ : std_logic;
SIGNAL \cpu1|right_ctrl.acca_right~2_combout\ : std_logic;
SIGNAL \cpu1|Mux580~1_combout\ : std_logic;
SIGNAL \cpu1|Equal2~2_combout\ : std_logic;
SIGNAL \cpu1|Mux580~0_combout\ : std_logic;
SIGNAL \cpu1|Mux580~2_combout\ : std_logic;
SIGNAL \cpu1|Mux517~4_combout\ : std_logic;
SIGNAL \cpu1|Mux580~3_combout\ : std_logic;
SIGNAL \cpu1|Selector276~0_combout\ : std_logic;
SIGNAL \cpu1|Selector276~1_combout\ : std_logic;
SIGNAL \cpu1|Mux349~2_combout\ : std_logic;
SIGNAL \cpu1|Selector405~2_combout\ : std_logic;
SIGNAL \cpu1|Selector405~1_combout\ : std_logic;
SIGNAL \cpu1|Mux580~4_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_neg~0_combout\ : std_logic;
SIGNAL \cpu1|Selector355~4_combout\ : std_logic;
SIGNAL \cpu1|md[13]~6_combout\ : std_logic;
SIGNAL \cpu1|Selector426~2_combout\ : std_logic;
SIGNAL \cpu1|md[13]~4_combout\ : std_logic;
SIGNAL \cpu1|md[13]~5_combout\ : std_logic;
SIGNAL \cpu1|Selector274~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_and~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_eor~2_combout\ : std_logic;
SIGNAL \cpu1|right_ctrl.ea_right~0_combout\ : std_logic;
SIGNAL \cpu1|Selector545~0_combout\ : std_logic;
SIGNAL \cpu1|Selector545~1_combout\ : std_logic;
SIGNAL \cpu1|Selector545~2_combout\ : std_logic;
SIGNAL \cpu1|state.puls_dp_state~q\ : std_logic;
SIGNAL \cpu1|Selector571~0_combout\ : std_logic;
SIGNAL \cpu1|state~384_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_cc_state~q\ : std_logic;
SIGNAL \cpu1|Selector569~0_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_acca_state~q\ : std_logic;
SIGNAL \cpu1|Selector571~1_combout\ : std_logic;
SIGNAL \cpu1|Selector571~2_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_dp_state~q\ : std_logic;
SIGNAL \cpu1|WideOr56~1_combout\ : std_logic;
SIGNAL \cpu1|Mux349~6_combout\ : std_logic;
SIGNAL \cpu1|dp[0]~2_combout\ : std_logic;
SIGNAL \cpu1|Selector298~0_combout\ : std_logic;
SIGNAL \cpu1|dp[5]~4_combout\ : std_logic;
SIGNAL \cpu1|WideOr56~2_combout\ : std_logic;
SIGNAL \cpu1|dp[5]~3_combout\ : std_logic;
SIGNAL \cpu1|Selector177~0_combout\ : std_logic;
SIGNAL \cpu1|Selector177~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr82~3_combout\ : std_logic;
SIGNAL \cpu1|ea[0]~0_combout\ : std_logic;
SIGNAL \cpu1|Selector404~1_combout\ : std_logic;
SIGNAL \cpu1|Mux370~5_combout\ : std_logic;
SIGNAL \cpu1|Mux349~5_combout\ : std_logic;
SIGNAL \cpu1|Selector404~0_combout\ : std_logic;
SIGNAL \cpu1|Selector404~2_combout\ : std_logic;
SIGNAL \cpu1|Mux463~0_combout\ : std_logic;
SIGNAL \cpu1|Mux579~1_combout\ : std_logic;
SIGNAL \cpu1|Mux579~0_combout\ : std_logic;
SIGNAL \cpu1|acca[0]~1_combout\ : std_logic;
SIGNAL \cpu1|acca[5]~0_combout\ : std_logic;
SIGNAL \cpu1|Mux581~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr49~0_combout\ : std_logic;
SIGNAL \cpu1|Selector188~0_combout\ : std_logic;
SIGNAL \cpu1|Selector193~0_combout\ : std_logic;
SIGNAL \cpu1|Selector193~1_combout\ : std_logic;
SIGNAL \cpu1|Selector406~0_combout\ : std_logic;
SIGNAL \cpu1|Mux156~0_combout\ : std_logic;
SIGNAL \cpu1|Selector406~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr43~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr52~0_combout\ : std_logic;
SIGNAL \cpu1|Mux110~0_combout\ : std_logic;
SIGNAL \cpu1|Selector406~2_combout\ : std_logic;
SIGNAL \cpu1|Mux93~4_combout\ : std_logic;
SIGNAL \cpu1|Selector406~3_combout\ : std_logic;
SIGNAL \cpu1|Selector406~4_combout\ : std_logic;
SIGNAL \cpu1|acca[5]~2_combout\ : std_logic;
SIGNAL \cpu1|right_ctrl.accd_right~3_combout\ : std_logic;
SIGNAL \cpu1|Selector362~0_combout\ : std_logic;
SIGNAL \cpu1|Selector355~0_combout\ : std_logic;
SIGNAL \cpu1|Selector355~1_combout\ : std_logic;
SIGNAL \cpu1|Selector355~2_combout\ : std_logic;
SIGNAL \cpu1|Selector356~0_combout\ : std_logic;
SIGNAL \cpu1|Selector362~1_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl~0_combout\ : std_logic;
SIGNAL \cpu1|Selector601~2_combout\ : std_logic;
SIGNAL \cpu1|ix_ctrl.load_ix~7_combout\ : std_logic;
SIGNAL \cpu1|Mux370~0_combout\ : std_logic;
SIGNAL \cpu1|ix_ctrl.load_ix~5_combout\ : std_logic;
SIGNAL \cpu1|Mux349~0_combout\ : std_logic;
SIGNAL \cpu1|ix_ctrl.load_ix~4_combout\ : std_logic;
SIGNAL \cpu1|ix_ctrl.pull_lo_ix~0_combout\ : std_logic;
SIGNAL \cpu1|ix_ctrl.load_ix~6_combout\ : std_logic;
SIGNAL \cpu1|ix_ctrl.pull_hi_ix~0_combout\ : std_logic;
SIGNAL \cpu1|Selector209~2_combout\ : std_logic;
SIGNAL \cpu1|ix_ctrl.pull_lo_ix~1_combout\ : std_logic;
SIGNAL \cpu1|Selector412~6_combout\ : std_logic;
SIGNAL \cpu1|Selector412~5_combout\ : std_logic;
SIGNAL \cpu1|Selector412~7_combout\ : std_logic;
SIGNAL \cpu1|WideOr61~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr61~1_combout\ : std_logic;
SIGNAL \cpu1|Selector412~8_combout\ : std_logic;
SIGNAL \cpu1|Selector415~4_combout\ : std_logic;
SIGNAL \cpu1|Selector415~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr68~4_combout\ : std_logic;
SIGNAL \cpu1|Selector412~4_combout\ : std_logic;
SIGNAL \cpu1|xreg[5]~0_combout\ : std_logic;
SIGNAL \cpu1|xreg[13]~2_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~1_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.pull_hi_sp~0_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~5_combout\ : std_logic;
SIGNAL \cpu1|Mux76~0_combout\ : std_logic;
SIGNAL \cpu1|Selector596~8_combout\ : std_logic;
SIGNAL \cpu1|Selector596~9_combout\ : std_logic;
SIGNAL \cpu1|Mux76~1_combout\ : std_logic;
SIGNAL \cpu1|Selector601~1_combout\ : std_logic;
SIGNAL \cpu1|Mux28~8_combout\ : std_logic;
SIGNAL \cpu1|state~356_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_state~q\ : std_logic;
SIGNAL \cpu1|state~431_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_pcl_state~q\ : std_logic;
SIGNAL \cpu1|state~425_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_pch_state~q\ : std_logic;
SIGNAL \cpu1|Selector531~0_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_upl_state~q\ : std_logic;
SIGNAL \cpu1|state~426_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_uph_state~q\ : std_logic;
SIGNAL \cpu1|Selector533~0_combout\ : std_logic;
SIGNAL \cpu1|Selector537~0_combout\ : std_logic;
SIGNAL \cpu1|Selector533~1_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_iyl_state~q\ : std_logic;
SIGNAL \cpu1|state~427_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_iyh_state~q\ : std_logic;
SIGNAL \cpu1|Selector535~0_combout\ : std_logic;
SIGNAL \cpu1|Selector535~1_combout\ : std_logic;
SIGNAL \cpu1|Selector535~2_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_ixl_state~q\ : std_logic;
SIGNAL \cpu1|state~428_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_ixh_state~q\ : std_logic;
SIGNAL \cpu1|Selector539~0_combout\ : std_logic;
SIGNAL \cpu1|Selector537~1_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_dp_state~q\ : std_logic;
SIGNAL \cpu1|Selector540~0_combout\ : std_logic;
SIGNAL \cpu1|Selector538~0_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_acca_state~q\ : std_logic;
SIGNAL \cpu1|state~403_combout\ : std_logic;
SIGNAL \cpu1|lic~13_combout\ : std_logic;
SIGNAL \cpu1|lic~9_combout\ : std_logic;
SIGNAL \cpu1|Equal4~1_combout\ : std_logic;
SIGNAL \cpu1|state~402_combout\ : std_logic;
SIGNAL \cpu1|state~404_combout\ : std_logic;
SIGNAL \cpu1|Selector591~5_combout\ : std_logic;
SIGNAL \cpu1|Mux370~1_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~1_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~0_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~3_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~2_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~4_combout\ : std_logic;
SIGNAL \cpu1|Mux349~1_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~7_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~8_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~9_combout\ : std_logic;
SIGNAL \cpu1|Equal4~2_combout\ : std_logic;
SIGNAL \cpu1|Equal5~4_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~6_combout\ : std_logic;
SIGNAL \cpu1|Selector418~0_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~10_combout\ : std_logic;
SIGNAL \cpu1|state~455_combout\ : std_logic;
SIGNAL \cpu1|state.pull_return_hi_state~q\ : std_logic;
SIGNAL \cpu1|state~451_combout\ : std_logic;
SIGNAL \cpu1|state.pull_return_lo_state~q\ : std_logic;
SIGNAL \cpu1|Selector553~0_combout\ : std_logic;
SIGNAL \cpu1|Selector551~2_combout\ : std_logic;
SIGNAL \cpu1|Selector551~1_combout\ : std_logic;
SIGNAL \cpu1|state.puls_uph_state~q\ : std_logic;
SIGNAL \cpu1|state~442_combout\ : std_logic;
SIGNAL \cpu1|state.puls_upl_state~q\ : std_logic;
SIGNAL \cpu1|Selector553~1_combout\ : std_logic;
SIGNAL \cpu1|state.puls_pch_state~q\ : std_logic;
SIGNAL \cpu1|state~453_combout\ : std_logic;
SIGNAL \cpu1|state.puls_pcl_state~q\ : std_logic;
SIGNAL \cpu1|state~443_combout\ : std_logic;
SIGNAL \cpu1|state.rti_uph_state~q\ : std_logic;
SIGNAL \cpu1|state~441_combout\ : std_logic;
SIGNAL \cpu1|state.rti_upl_state~q\ : std_logic;
SIGNAL \cpu1|Selector527~0_combout\ : std_logic;
SIGNAL \cpu1|state.rti_pch_state~q\ : std_logic;
SIGNAL \cpu1|state~452_combout\ : std_logic;
SIGNAL \cpu1|state.rti_pcl_state~q\ : std_logic;
SIGNAL \cpu1|WideOr78~0_combout\ : std_logic;
SIGNAL \cpu1|addr~5_combout\ : std_logic;
SIGNAL \cpu1|addr~6_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~7_combout\ : std_logic;
SIGNAL \cpu1|WideOr66~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr68~2_combout\ : std_logic;
SIGNAL \cpu1|addr~4_combout\ : std_logic;
SIGNAL \cpu1|addr~7_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.load_sp~11_combout\ : std_logic;
SIGNAL \cpu1|Selector241~0_combout\ : std_logic;
SIGNAL \cpu1|Selector241~1_combout\ : std_logic;
SIGNAL \cpu1|Selector417~4_combout\ : std_logic;
SIGNAL \cpu1|Selector417~3_combout\ : std_logic;
SIGNAL \cpu1|Selector417~5_combout\ : std_logic;
SIGNAL \cpu1|WideOr72~5_combout\ : std_logic;
SIGNAL \cpu1|WideOr72~4_combout\ : std_logic;
SIGNAL \cpu1|Selector417~0_combout\ : std_logic;
SIGNAL \cpu1|Equal6~2_combout\ : std_logic;
SIGNAL \cpu1|Selector417~1_combout\ : std_logic;
SIGNAL \cpu1|Selector591~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~5_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~6_combout\ : std_logic;
SIGNAL \cpu1|Selector591~2_combout\ : std_logic;
SIGNAL \cpu1|Selector417~2_combout\ : std_logic;
SIGNAL \cpu1|Selector417~6_combout\ : std_logic;
SIGNAL \cpu1|Selector417~7_combout\ : std_logic;
SIGNAL \cpu1|Selector417~8_combout\ : std_logic;
SIGNAL \cpu1|Selector417~9_combout\ : std_logic;
SIGNAL \cpu1|Selector417~10_combout\ : std_logic;
SIGNAL \cpu1|sp_ctrl.latch_sp~0_combout\ : std_logic;
SIGNAL \cpu1|sp[8]~1_combout\ : std_logic;
SIGNAL \cpu1|Mux523~3_combout\ : std_logic;
SIGNAL \cpu1|Mux523~4_combout\ : std_logic;
SIGNAL \cpu1|Mux523~5_combout\ : std_logic;
SIGNAL \cpu1|Mux523~6_combout\ : std_logic;
SIGNAL \cpu1|Selector591~3_combout\ : std_logic;
SIGNAL \cpu1|Selector600~2_combout\ : std_logic;
SIGNAL \cpu1|Selector591~0_combout\ : std_logic;
SIGNAL \cpu1|Selector591~4_combout\ : std_logic;
SIGNAL \cpu1|Selector591~6_combout\ : std_logic;
SIGNAL \cpu1|Selector591~7_combout\ : std_logic;
SIGNAL \cpu1|Selector629~0_combout\ : std_logic;
SIGNAL \cpu1|Mux523~1_combout\ : std_logic;
SIGNAL \cpu1|Mux523~2_combout\ : std_logic;
SIGNAL \cpu1|Mux523~7_combout\ : std_logic;
SIGNAL \cpu1|Mux520~2_combout\ : std_logic;
SIGNAL \cpu1|Mux520~3_combout\ : std_logic;
SIGNAL \cpu1|Selector588~0_combout\ : std_logic;
SIGNAL \cpu1|Mux520~4_combout\ : std_logic;
SIGNAL \cpu1|Selector590~0_combout\ : std_logic;
SIGNAL \cpu1|Selector588~1_combout\ : std_logic;
SIGNAL \cpu1|Mux520~5_combout\ : std_logic;
SIGNAL \cpu1|Mux520~6_combout\ : std_logic;
SIGNAL \cpu1|Mux520~9_combout\ : std_logic;
SIGNAL \cpu1|Mux520~7_combout\ : std_logic;
SIGNAL \cpu1|Mux520~8_combout\ : std_logic;
SIGNAL \cpu1|Selector346~0_combout\ : std_logic;
SIGNAL \cpu1|state~357_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_state~q\ : std_logic;
SIGNAL \cpu1|state~383_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_pcl_state~q\ : std_logic;
SIGNAL \cpu1|state~379_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_pch_state~q\ : std_logic;
SIGNAL \cpu1|Selector557~0_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_spl_state~q\ : std_logic;
SIGNAL \cpu1|state~380_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_sph_state~q\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~3_combout\ : std_logic;
SIGNAL \cpu1|Selector559~0_combout\ : std_logic;
SIGNAL \cpu1|Selector559~1_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_iyl_state~q\ : std_logic;
SIGNAL \cpu1|state~381_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_iyh_state~q\ : std_logic;
SIGNAL \cpu1|Selector561~1_combout\ : std_logic;
SIGNAL \cpu1|Selector561~0_combout\ : std_logic;
SIGNAL \cpu1|Selector561~2_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_ixl_state~q\ : std_logic;
SIGNAL \cpu1|state~382_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_ixh_state~q\ : std_logic;
SIGNAL \cpu1|Selector563~0_combout\ : std_logic;
SIGNAL \cpu1|Selector565~0_combout\ : std_logic;
SIGNAL \cpu1|Selector563~1_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_dp_state~q\ : std_logic;
SIGNAL \cpu1|Selector566~0_combout\ : std_logic;
SIGNAL \cpu1|Selector565~1_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_accb_state~q\ : std_logic;
SIGNAL \cpu1|Selector564~1_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_acca_state~q\ : std_logic;
SIGNAL \cpu1|state~373_combout\ : std_logic;
SIGNAL \cpu1|state~372_combout\ : std_logic;
SIGNAL \cpu1|state~374_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~4_combout\ : std_logic;
SIGNAL \cpu1|Mux349~9_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~5_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~0_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~6_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~7_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~3_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~4_combout\ : std_logic;
SIGNAL \cpu1|state~388_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_pcl_state~q\ : std_logic;
SIGNAL \cpu1|WideOr68~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr68~1_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~2_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~8_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.load_up~9_combout\ : std_logic;
SIGNAL \cpu1|Selector258~0_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.pull_hi_up~0_combout\ : std_logic;
SIGNAL \cpu1|Selector258~1_combout\ : std_logic;
SIGNAL \cpu1|Selector415~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr68~3_combout\ : std_logic;
SIGNAL \cpu1|Selector415~2_combout\ : std_logic;
SIGNAL \cpu1|Selector415~7_combout\ : std_logic;
SIGNAL \cpu1|Selector415~5_combout\ : std_logic;
SIGNAL \cpu1|Selector415~6_combout\ : std_logic;
SIGNAL \cpu1|Selector415~9_combout\ : std_logic;
SIGNAL \cpu1|Selector415~8_combout\ : std_logic;
SIGNAL \cpu1|Selector415~10_combout\ : std_logic;
SIGNAL \cpu1|Selector415~3_combout\ : std_logic;
SIGNAL \cpu1|Selector415~11_combout\ : std_logic;
SIGNAL \cpu1|up[8]~4_combout\ : std_logic;
SIGNAL \cpu1|up[8]~6_combout\ : std_logic;
SIGNAL \cpu1|Selector589~1_combout\ : std_logic;
SIGNAL \cpu1|Selector589~0_combout\ : std_logic;
SIGNAL \cpu1|Mux370~8_combout\ : std_logic;
SIGNAL \cpu1|Mux349~8_combout\ : std_logic;
SIGNAL \cpu1|Mux521~4_combout\ : std_logic;
SIGNAL \cpu1|Mux521~5_combout\ : std_logic;
SIGNAL \cpu1|Mux521~6_combout\ : std_logic;
SIGNAL \cpu1|Mux410~0_combout\ : std_logic;
SIGNAL \cpu1|Mux521~8_combout\ : std_logic;
SIGNAL \cpu1|Mux521~7_combout\ : std_logic;
SIGNAL \cpu1|Selector590~1_combout\ : std_logic;
SIGNAL \cpu1|Selector590~2_combout\ : std_logic;
SIGNAL \cpu1|Selector590~3_combout\ : std_logic;
SIGNAL \cpu1|Mux522~4_combout\ : std_logic;
SIGNAL \cpu1|Selector627~0_combout\ : std_logic;
SIGNAL \cpu1|Mux522~3_combout\ : std_logic;
SIGNAL \cpu1|Mux522~5_combout\ : std_logic;
SIGNAL \cpu1|iy_ctrl.pull_hi_iy~1_combout\ : std_logic;
SIGNAL \cpu1|iy_ctrl.load_iy~0_combout\ : std_logic;
SIGNAL \cpu1|iy_ctrl.load_iy~1_combout\ : std_logic;
SIGNAL \cpu1|iy_ctrl.load_iy~2_combout\ : std_logic;
SIGNAL \cpu1|Selector225~2_combout\ : std_logic;
SIGNAL \cpu1|Selector414~2_combout\ : std_logic;
SIGNAL \cpu1|Selector414~4_combout\ : std_logic;
SIGNAL \cpu1|Selector414~3_combout\ : std_logic;
SIGNAL \cpu1|WideOr66~1_combout\ : std_logic;
SIGNAL \cpu1|yreg[5]~0_combout\ : std_logic;
SIGNAL \cpu1|yreg[13]~2_combout\ : std_logic;
SIGNAL \cpu1|Selector346~1_combout\ : std_logic;
SIGNAL \cpu1|Mux524~2_combout\ : std_logic;
SIGNAL \cpu1|Selector346~2_combout\ : std_logic;
SIGNAL \cpu1|Mux12~0_combout\ : std_logic;
SIGNAL \cpu1|Mux37~1_combout\ : std_logic;
SIGNAL \cpu1|Mux3~0_combout\ : std_logic;
SIGNAL \cpu1|Mux37~0_combout\ : std_logic;
SIGNAL \cpu1|Selector421~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr76~0_combout\ : std_logic;
SIGNAL \cpu1|Selector581~2_combout\ : std_logic;
SIGNAL \cpu1|Selector437~3_combout\ : std_logic;
SIGNAL \cpu1|state.imm16_state~q\ : std_logic;
SIGNAL \cpu1|Selector581~4_combout\ : std_logic;
SIGNAL \cpu1|Mux116~0_combout\ : std_logic;
SIGNAL \cpu1|Selector421~1_combout\ : std_logic;
SIGNAL \cpu1|Selector421~2_combout\ : std_logic;
SIGNAL \cpu1|Selector483~0_combout\ : std_logic;
SIGNAL \cpu1|Selector54~0_combout\ : std_logic;
SIGNAL \cpu1|Selector54~1_combout\ : std_logic;
SIGNAL \cpu1|saved_state.sbranch_state~q\ : std_logic;
SIGNAL \cpu1|Selector483~1_combout\ : std_logic;
SIGNAL \cpu1|Selector483~2_combout\ : std_logic;
SIGNAL \cpu1|state.sbranch_state~q\ : std_logic;
SIGNAL \cpu1|Mux349~4_combout\ : std_logic;
SIGNAL \cpu1|Selector420~0_combout\ : std_logic;
SIGNAL \cpu1|Selector420~1_combout\ : std_logic;
SIGNAL \cpu1|Mux349~7_combout\ : std_logic;
SIGNAL \cpu1|Mux31~0_combout\ : std_logic;
SIGNAL \cpu1|Mux575~2_combout\ : std_logic;
SIGNAL \cpu1|Mux575~1_combout\ : std_logic;
SIGNAL \cpu1|Mux575~3_combout\ : std_logic;
SIGNAL \cpu1|Mux93~6_combout\ : std_logic;
SIGNAL \cpu1|Mux93~5_combout\ : std_logic;
SIGNAL \cpu1|state~328_combout\ : std_logic;
SIGNAL \cpu1|state.orcc_state~q\ : std_logic;
SIGNAL \cpu1|Selector593~0_combout\ : std_logic;
SIGNAL \cpu1|Mux575~0_combout\ : std_logic;
SIGNAL \cpu1|Mux575~4_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_lea~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_abx~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_mul~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr15~1_combout\ : std_logic;
SIGNAL \cpu1|Selector390~0_combout\ : std_logic;
SIGNAL \cpu1|Selector287~0_combout\ : std_logic;
SIGNAL \cpu1|cc_ctrl.pull_cc~0_combout\ : std_logic;
SIGNAL \cpu1|Selector287~2_combout\ : std_logic;
SIGNAL \cpu1|Selector600~3_combout\ : std_logic;
SIGNAL \cpu1|Selector600~4_combout\ : std_logic;
SIGNAL \cpu1|WideOr82~0_combout\ : std_logic;
SIGNAL \cpu1|Selector600~6_combout\ : std_logic;
SIGNAL \cpu1|Selector600~5_combout\ : std_logic;
SIGNAL \cpu1|Mux540~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr267~1_combout\ : std_logic;
SIGNAL \cpu1|Selector601~3_combout\ : std_logic;
SIGNAL \cpu1|Mux541~4_combout\ : std_logic;
SIGNAL \cpu1|Mux541~5_combout\ : std_logic;
SIGNAL \cpu1|Mux541~6_combout\ : std_logic;
SIGNAL \cpu1|Mux541~8_combout\ : std_logic;
SIGNAL \cpu1|WideOr27~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_daa~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr29~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr29~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr24~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr23~5_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_inc~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr23~6_combout\ : std_logic;
SIGNAL \cpu1|WideOr29~3_combout\ : std_logic;
SIGNAL \cpu1|WideOr17~4_combout\ : std_logic;
SIGNAL \cpu1|WideOr29~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr29~4_combout\ : std_logic;
SIGNAL \cpu1|Selector380~9_combout\ : std_logic;
SIGNAL \cpu1|Selector195~0_combout\ : std_logic;
SIGNAL \cpu1|Mux353~0_combout\ : std_logic;
SIGNAL \cpu1|Mux110~1_combout\ : std_logic;
SIGNAL \cpu1|Selector408~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr52~1_combout\ : std_logic;
SIGNAL \cpu1|Selector408~1_combout\ : std_logic;
SIGNAL \cpu1|accb[5]~0_combout\ : std_logic;
SIGNAL \cpu1|state~389_combout\ : std_logic;
SIGNAL \cpu1|state.vect_lo_state~q\ : std_logic;
SIGNAL \cpu1|WideOr78~combout\ : std_logic;
SIGNAL \cpu1|Selector169~5_combout\ : std_logic;
SIGNAL \cpu1|Selector169~8_combout\ : std_logic;
SIGNAL \cpu1|Selector169~7_combout\ : std_logic;
SIGNAL \cpu1|Selector168~0_combout\ : std_logic;
SIGNAL \cpu1|Add0~0_combout\ : std_logic;
SIGNAL \cpu1|Selector169~4_combout\ : std_logic;
SIGNAL \cpu1|Selector169~6_combout\ : std_logic;
SIGNAL \cpu1|pc[8]~6_combout\ : std_logic;
SIGNAL \cpu1|pc[8]~7_combout\ : std_logic;
SIGNAL \cpu1|pc[8]~8_combout\ : std_logic;
SIGNAL \cpu1|Selector419~0_combout\ : std_logic;
SIGNAL \cpu1|Selector582~6_combout\ : std_logic;
SIGNAL \cpu1|Selector582~7_combout\ : std_logic;
SIGNAL \cpu1|WideOr76~3_combout\ : std_logic;
SIGNAL \cpu1|Selector329~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr76~2_combout\ : std_logic;
SIGNAL \cpu1|pc[8]~4_combout\ : std_logic;
SIGNAL \cpu1|pc[8]~5_combout\ : std_logic;
SIGNAL \cpu1|pc[8]~9_combout\ : std_logic;
SIGNAL \cpu1|pc[0]~10_combout\ : std_logic;
SIGNAL \cpu1|Add0~1\ : std_logic;
SIGNAL \cpu1|Add0~2_combout\ : std_logic;
SIGNAL \cpu1|Selector168~1_combout\ : std_logic;
SIGNAL \cpu1|Add0~3\ : std_logic;
SIGNAL \cpu1|Add0~4_combout\ : std_logic;
SIGNAL \cpu1|Selector167~0_combout\ : std_logic;
SIGNAL \cpu1|Selector167~1_combout\ : std_logic;
SIGNAL \cpu1|Add0~5\ : std_logic;
SIGNAL \cpu1|Add0~6_combout\ : std_logic;
SIGNAL \cpu1|Selector166~0_combout\ : std_logic;
SIGNAL \cpu1|Selector166~1_combout\ : std_logic;
SIGNAL \cpu1|Add0~7\ : std_logic;
SIGNAL \cpu1|Add0~8_combout\ : std_logic;
SIGNAL \cpu1|Selector165~0_combout\ : std_logic;
SIGNAL \cpu1|Selector165~1_combout\ : std_logic;
SIGNAL \cpu1|Add0~9\ : std_logic;
SIGNAL \cpu1|Add0~10_combout\ : std_logic;
SIGNAL \cpu1|Selector164~0_combout\ : std_logic;
SIGNAL \cpu1|Selector164~1_combout\ : std_logic;
SIGNAL \cpu1|Add0~11\ : std_logic;
SIGNAL \cpu1|Add0~12_combout\ : std_logic;
SIGNAL \cpu1|Selector163~0_combout\ : std_logic;
SIGNAL \cpu1|Selector163~1_combout\ : std_logic;
SIGNAL \cpu1|Mux20~0_combout\ : std_logic;
SIGNAL \cpu1|Mux90~0_combout\ : std_logic;
SIGNAL \cpu1|Selector594~6_combout\ : std_logic;
SIGNAL \cpu1|Selector594~7_combout\ : std_logic;
SIGNAL \cpu1|Selector594~2_combout\ : std_logic;
SIGNAL \cpu1|Mux498~0_combout\ : std_logic;
SIGNAL \cpu1|Selector594~3_combout\ : std_logic;
SIGNAL \cpu1|Mux8~0_combout\ : std_logic;
SIGNAL \cpu1|Selector594~4_combout\ : std_logic;
SIGNAL \cpu1|Selector594~5_combout\ : std_logic;
SIGNAL \cpu1|Selector596~0_combout\ : std_logic;
SIGNAL \cpu1|Selector594~8_combout\ : std_logic;
SIGNAL \cpu1|Selector594~9_combout\ : std_logic;
SIGNAL \cpu1|Mux526~0_combout\ : std_logic;
SIGNAL \cpu1|Selector348~1_combout\ : std_logic;
SIGNAL \cpu1|Selector227~2_combout\ : std_logic;
SIGNAL \cpu1|yreg[5]~1_combout\ : std_logic;
SIGNAL \cpu1|Selector266~0_combout\ : std_logic;
SIGNAL \cpu1|up_ctrl.pull_lo_up~0_combout\ : std_logic;
SIGNAL \cpu1|Selector260~0_combout\ : std_logic;
SIGNAL \cpu1|up[0]~5_combout\ : std_logic;
SIGNAL \cpu1|Selector348~5_combout\ : std_logic;
SIGNAL \cpu1|Selector292~0_combout\ : std_logic;
SIGNAL \cpu1|Selector593~2_combout\ : std_logic;
SIGNAL \cpu1|Selector593~1_combout\ : std_logic;
SIGNAL \cpu1|Selector593~3_combout\ : std_logic;
SIGNAL \cpu1|Mux525~0_combout\ : std_logic;
SIGNAL \cpu1|left_ctrl.dp_left~0_combout\ : std_logic;
SIGNAL \cpu1|left_ctrl.dp_left~1_combout\ : std_logic;
SIGNAL \cpu1|Selector348~3_combout\ : std_logic;
SIGNAL \cpu1|Selector203~2_combout\ : std_logic;
SIGNAL \cpu1|Selector235~0_combout\ : std_logic;
SIGNAL \cpu1|Mux523~8_combout\ : std_logic;
SIGNAL \cpu1|Selector340~0_combout\ : std_logic;
SIGNAL \cpu1|Selector161~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr17~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr17~3_combout\ : std_logic;
SIGNAL \cpu1|Selector293~0_combout\ : std_logic;
SIGNAL \cpu1|Selector172~0_combout\ : std_logic;
SIGNAL \cpu1|Selector172~1_combout\ : std_logic;
SIGNAL \cpu1|Selector188~1_combout\ : std_logic;
SIGNAL \cpu1|Selector188~2_combout\ : std_logic;
SIGNAL \cpu1|Selector357~0_combout\ : std_logic;
SIGNAL \cpu1|Selector357~1_combout\ : std_logic;
SIGNAL \cpu1|Selector204~2_combout\ : std_logic;
SIGNAL \cpu1|Selector236~0_combout\ : std_logic;
SIGNAL \cpu1|Selector341~0_combout\ : std_logic;
SIGNAL \cpu1|Selector341~2_combout\ : std_logic;
SIGNAL \cpu1|left_ctrl.ea_left~0_combout\ : std_logic;
SIGNAL \cpu1|left_ctrl.ea_left~1_combout\ : std_logic;
SIGNAL \cpu1|left_ctrl.ea_left~2_combout\ : std_logic;
SIGNAL \cpu1|Selector341~3_combout\ : std_logic;
SIGNAL \cpu1|Selector341~4_combout\ : std_logic;
SIGNAL \cpu1|Selector253~0_combout\ : std_logic;
SIGNAL \cpu1|Selector220~2_combout\ : std_logic;
SIGNAL \cpu1|Selector341~1_combout\ : std_logic;
SIGNAL \cpu1|Selector341~5_combout\ : std_logic;
SIGNAL \cpu1|Selector242~2_combout\ : std_logic;
SIGNAL \cpu1|sp[1]~0_combout\ : std_logic;
SIGNAL \cpu1|Selector210~2_combout\ : std_logic;
SIGNAL \cpu1|xreg[5]~1_combout\ : std_logic;
SIGNAL \cpu1|Selector347~4_combout\ : std_logic;
SIGNAL \cpu1|Selector378~5_combout\ : std_logic;
SIGNAL \cpu1|Selector190~0_combout\ : std_logic;
SIGNAL \cpu1|Selector190~1_combout\ : std_logic;
SIGNAL \cpu1|Selector359~0_combout\ : std_logic;
SIGNAL \cpu1|Selector295~0_combout\ : std_logic;
SIGNAL \cpu1|Selector174~0_combout\ : std_logic;
SIGNAL \cpu1|Selector174~1_combout\ : std_logic;
SIGNAL \cpu1|Selector359~1_combout\ : std_logic;
SIGNAL \cpu1|Selector376~3_combout\ : std_logic;
SIGNAL \cpu1|WideOr23~9_combout\ : std_logic;
SIGNAL \cpu1|Selector379~0_combout\ : std_logic;
SIGNAL \cpu1|Selector376~4_combout\ : std_logic;
SIGNAL \cpu1|Selector296~0_combout\ : std_logic;
SIGNAL \cpu1|Selector175~0_combout\ : std_logic;
SIGNAL \cpu1|Selector175~1_combout\ : std_logic;
SIGNAL \cpu1|Selector191~0_combout\ : std_logic;
SIGNAL \cpu1|Selector191~1_combout\ : std_logic;
SIGNAL \cpu1|Selector360~0_combout\ : std_logic;
SIGNAL \cpu1|Selector360~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr23~4_combout\ : std_logic;
SIGNAL \cpu1|Selector377~5_combout\ : std_logic;
SIGNAL \cpu1|Selector377~4_combout\ : std_logic;
SIGNAL \cpu1|Selector377~6_combout\ : std_logic;
SIGNAL \cpu1|Add0~13\ : std_logic;
SIGNAL \cpu1|Add0~14_combout\ : std_logic;
SIGNAL \cpu1|Selector162~0_combout\ : std_logic;
SIGNAL \cpu1|Selector162~1_combout\ : std_logic;
SIGNAL \cpu1|Add0~15\ : std_logic;
SIGNAL \cpu1|Add0~17\ : std_logic;
SIGNAL \cpu1|Add0~18_combout\ : std_logic;
SIGNAL \cpu1|WideOr79~combout\ : std_logic;
SIGNAL \cpu1|Selector378~6_combout\ : std_logic;
SIGNAL \cpu1|Selector192~0_combout\ : std_logic;
SIGNAL \cpu1|Selector192~1_combout\ : std_logic;
SIGNAL \cpu1|Selector361~0_combout\ : std_logic;
SIGNAL \cpu1|Selector297~0_combout\ : std_logic;
SIGNAL \cpu1|Selector176~0_combout\ : std_logic;
SIGNAL \cpu1|Selector176~1_combout\ : std_logic;
SIGNAL \cpu1|Selector361~1_combout\ : std_logic;
SIGNAL \cpu1|Selector378~7_combout\ : std_logic;
SIGNAL \cpu1|Selector378~8_combout\ : std_logic;
SIGNAL \cpu1|Selector378~0_combout\ : std_logic;
SIGNAL \cpu1|Selector259~0_combout\ : std_logic;
SIGNAL \cpu1|Selector226~2_combout\ : std_logic;
SIGNAL \cpu1|Selector347~5_combout\ : std_logic;
SIGNAL \cpu1|Selector291~0_combout\ : std_logic;
SIGNAL \cpu1|Selector347~0_combout\ : std_logic;
SIGNAL \cpu1|Mux517~2_combout\ : std_logic;
SIGNAL \cpu1|Selector585~4_combout\ : std_logic;
SIGNAL \cpu1|Selector585~3_combout\ : std_logic;
SIGNAL \cpu1|Mux517~0_combout\ : std_logic;
SIGNAL \cpu1|Selector585~2_combout\ : std_logic;
SIGNAL \cpu1|Mux517~1_combout\ : std_logic;
SIGNAL \cpu1|Mux517~3_combout\ : std_logic;
SIGNAL \cpu1|left_ctrl.cc_left~0_combout\ : std_logic;
SIGNAL \cpu1|left_ctrl.cc_left~1_combout\ : std_logic;
SIGNAL \cpu1|Selector347~1_combout\ : std_logic;
SIGNAL \cpu1|Selector347~2_combout\ : std_logic;
SIGNAL \cpu1|Selector347~7_combout\ : std_logic;
SIGNAL \cpu1|Selector364~0_combout\ : std_logic;
SIGNAL \cpu1|Selector364~1_combout\ : std_logic;
SIGNAL \cpu1|Selector364~2_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_tfr~0_combout\ : std_logic;
SIGNAL \cpu1|Selector392~1_combout\ : std_logic;
SIGNAL \cpu1|Selector392~3_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_orcc~0_combout\ : std_logic;
SIGNAL \cpu1|Selector392~4_combout\ : std_logic;
SIGNAL \cpu1|Selector392~5_combout\ : std_logic;
SIGNAL \cpu1|Selector285~0_combout\ : std_logic;
SIGNAL \cpu1|cc_out~2_combout\ : std_logic;
SIGNAL \cpu1|Selector351~3_combout\ : std_logic;
SIGNAL \cpu1|Selector351~2_combout\ : std_logic;
SIGNAL \cpu1|Selector351~4_combout\ : std_logic;
SIGNAL \cpu1|Selector198~0_combout\ : std_logic;
SIGNAL \cpu1|Selector351~1_combout\ : std_logic;
SIGNAL \cpu1|Selector263~0_combout\ : std_logic;
SIGNAL \cpu1|Selector230~2_combout\ : std_logic;
SIGNAL \cpu1|Selector351~5_combout\ : std_logic;
SIGNAL \cpu1|Selector214~2_combout\ : std_logic;
SIGNAL \cpu1|Selector246~2_combout\ : std_logic;
SIGNAL \cpu1|Selector351~0_combout\ : std_logic;
SIGNAL \cpu1|Selector351~6_combout\ : std_logic;
SIGNAL \cpu1|Selector392~2_combout\ : std_logic;
SIGNAL \cpu1|Selector285~1_combout\ : std_logic;
SIGNAL \cpu1|Selector349~2_combout\ : std_logic;
SIGNAL \cpu1|Selector349~3_combout\ : std_logic;
SIGNAL \cpu1|Selector349~4_combout\ : std_logic;
SIGNAL \cpu1|Selector212~2_combout\ : std_logic;
SIGNAL \cpu1|Selector244~2_combout\ : std_logic;
SIGNAL \cpu1|Selector349~0_combout\ : std_logic;
SIGNAL \cpu1|Selector196~1_combout\ : std_logic;
SIGNAL \cpu1|Selector349~1_combout\ : std_logic;
SIGNAL \cpu1|Selector228~2_combout\ : std_logic;
SIGNAL \cpu1|Selector261~0_combout\ : std_logic;
SIGNAL \cpu1|Selector349~5_combout\ : std_logic;
SIGNAL \cpu1|Selector349~6_combout\ : std_logic;
SIGNAL \cpu1|Selector365~0_combout\ : std_logic;
SIGNAL \cpu1|Selector365~1_combout\ : std_logic;
SIGNAL \cpu1|Selector365~2_combout\ : std_logic;
SIGNAL \cpu1|Selector199~0_combout\ : std_logic;
SIGNAL \cpu1|Selector368~0_combout\ : std_logic;
SIGNAL \cpu1|Selector368~5_combout\ : std_logic;
SIGNAL \cpu1|Selector368~combout\ : std_logic;
SIGNAL \cpu1|Selector369~5_combout\ : std_logic;
SIGNAL \cpu1|Selector369~2_combout\ : std_logic;
SIGNAL \cpu1|Selector200~0_combout\ : std_logic;
SIGNAL \cpu1|Selector369~3_combout\ : std_logic;
SIGNAL \cpu1|Selector369~4_combout\ : std_logic;
SIGNAL \cpu1|Selector266~1_combout\ : std_logic;
SIGNAL \cpu1|Selector233~2_combout\ : std_logic;
SIGNAL \cpu1|Selector354~5_combout\ : std_logic;
SIGNAL \cpu1|Selector354~3_combout\ : std_logic;
SIGNAL \cpu1|Selector354~2_combout\ : std_logic;
SIGNAL \cpu1|Selector354~4_combout\ : std_logic;
SIGNAL \cpu1|Selector217~2_combout\ : std_logic;
SIGNAL \cpu1|Selector354~0_combout\ : std_logic;
SIGNAL \cpu1|Selector201~0_combout\ : std_logic;
SIGNAL \cpu1|Selector354~1_combout\ : std_logic;
SIGNAL \cpu1|Selector354~6_combout\ : std_logic;
SIGNAL \cpu1|Selector370~1_combout\ : std_logic;
SIGNAL \cpu1|Selector370~0_combout\ : std_logic;
SIGNAL \cpu1|Selector370~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr43~0_combout\ : std_logic;
SIGNAL \cpu1|Selector580~1_combout\ : std_logic;
SIGNAL \cpu1|Selector596~1_combout\ : std_logic;
SIGNAL \cpu1|Selector596~12_combout\ : std_logic;
SIGNAL \cpu1|Mux24~0_combout\ : std_logic;
SIGNAL \cpu1|Selector596~10_combout\ : std_logic;
SIGNAL \cpu1|Selector596~11_combout\ : std_logic;
SIGNAL \cpu1|Selector596~13_combout\ : std_logic;
SIGNAL \cpu1|Selector370~3_combout\ : std_logic;
SIGNAL \cpu1|Add5~1\ : std_logic;
SIGNAL \cpu1|Add5~3\ : std_logic;
SIGNAL \cpu1|Add5~5\ : std_logic;
SIGNAL \cpu1|Add5~7\ : std_logic;
SIGNAL \cpu1|Add5~9\ : std_logic;
SIGNAL \cpu1|Add5~11\ : std_logic;
SIGNAL \cpu1|Add5~13\ : std_logic;
SIGNAL \cpu1|Add5~15\ : std_logic;
SIGNAL \cpu1|Add5~17\ : std_logic;
SIGNAL \cpu1|Add5~18_combout\ : std_logic;
SIGNAL \cpu1|Selector378~1_combout\ : std_logic;
SIGNAL \cpu1|Selector371~0_combout\ : std_logic;
SIGNAL \cpu1|Selector371~1_combout\ : std_logic;
SIGNAL \cpu1|Add3~1_cout\ : std_logic;
SIGNAL \cpu1|Add3~3\ : std_logic;
SIGNAL \cpu1|Add3~5\ : std_logic;
SIGNAL \cpu1|Add3~8\ : std_logic;
SIGNAL \cpu1|Add3~10\ : std_logic;
SIGNAL \cpu1|Add3~12\ : std_logic;
SIGNAL \cpu1|Add3~14\ : std_logic;
SIGNAL \cpu1|Add3~16\ : std_logic;
SIGNAL \cpu1|Add3~18\ : std_logic;
SIGNAL \cpu1|Add3~20\ : std_logic;
SIGNAL \cpu1|Add3~21_combout\ : std_logic;
SIGNAL \cpu1|Add1~1_cout\ : std_logic;
SIGNAL \cpu1|Add1~3\ : std_logic;
SIGNAL \cpu1|Add1~5\ : std_logic;
SIGNAL \cpu1|Add1~7\ : std_logic;
SIGNAL \cpu1|Add1~9\ : std_logic;
SIGNAL \cpu1|Add1~11\ : std_logic;
SIGNAL \cpu1|Add1~13\ : std_logic;
SIGNAL \cpu1|Add1~15\ : std_logic;
SIGNAL \cpu1|Add1~17\ : std_logic;
SIGNAL \cpu1|Add1~20\ : std_logic;
SIGNAL \cpu1|Add1~22_combout\ : std_logic;
SIGNAL \cpu1|WideOr16~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr16~combout\ : std_logic;
SIGNAL \cpu1|Selector378~3_combout\ : std_logic;
SIGNAL \cpu1|Add6~1\ : std_logic;
SIGNAL \cpu1|Add6~3\ : std_logic;
SIGNAL \cpu1|Add6~5\ : std_logic;
SIGNAL \cpu1|Add6~7\ : std_logic;
SIGNAL \cpu1|Add6~9\ : std_logic;
SIGNAL \cpu1|Add6~11\ : std_logic;
SIGNAL \cpu1|Add6~13\ : std_logic;
SIGNAL \cpu1|Add6~15\ : std_logic;
SIGNAL \cpu1|Add6~17\ : std_logic;
SIGNAL \cpu1|Add6~18_combout\ : std_logic;
SIGNAL \cpu1|Selector349~7_combout\ : std_logic;
SIGNAL \cpu1|Selector349~8_combout\ : std_logic;
SIGNAL \cpu1|Selector211~2_combout\ : std_logic;
SIGNAL \cpu1|Selector243~2_combout\ : std_logic;
SIGNAL \cpu1|Selector348~0_combout\ : std_logic;
SIGNAL \cpu1|Selector393~0_combout\ : std_logic;
SIGNAL \cpu1|Selector393~1_combout\ : std_logic;
SIGNAL \cpu1|Selector350~3_combout\ : std_logic;
SIGNAL \cpu1|Selector229~2_combout\ : std_logic;
SIGNAL \cpu1|Selector262~0_combout\ : std_logic;
SIGNAL \cpu1|Selector350~10_combout\ : std_logic;
SIGNAL \cpu1|Selector350~11_combout\ : std_logic;
SIGNAL \cpu1|Selector213~2_combout\ : std_logic;
SIGNAL \cpu1|Selector245~2_combout\ : std_logic;
SIGNAL \cpu1|Selector350~2_combout\ : std_logic;
SIGNAL \cpu1|alu:daa_reg[6]~0_combout\ : std_logic;
SIGNAL \cpu1|alu:daa_reg[6]~1_combout\ : std_logic;
SIGNAL \cpu1|alu:daa_reg[6]~2_combout\ : std_logic;
SIGNAL \cpu1|daa_reg~0_combout\ : std_logic;
SIGNAL \cpu1|Add7~1\ : std_logic;
SIGNAL \cpu1|Add7~3\ : std_logic;
SIGNAL \cpu1|Add7~5\ : std_logic;
SIGNAL \cpu1|Add7~7\ : std_logic;
SIGNAL \cpu1|Add7~9\ : std_logic;
SIGNAL \cpu1|Add7~11\ : std_logic;
SIGNAL \cpu1|Add7~13\ : std_logic;
SIGNAL \cpu1|Add7~15\ : std_logic;
SIGNAL \cpu1|Add7~16_combout\ : std_logic;
SIGNAL \cpu1|Selector378~2_combout\ : std_logic;
SIGNAL \cpu1|Selector378~4_combout\ : std_logic;
SIGNAL \cpu1|Selector378~9_combout\ : std_logic;
SIGNAL \cpu1|Selector160~0_combout\ : std_logic;
SIGNAL \cpu1|Selector160~1_combout\ : std_logic;
SIGNAL \cpu1|pc[8]~11_combout\ : std_logic;
SIGNAL \cpu1|Selector345~2_combout\ : std_logic;
SIGNAL \cpu1|Mux524~4_combout\ : std_logic;
SIGNAL \cpu1|Selector345~3_combout\ : std_logic;
SIGNAL \cpu1|Selector345~4_combout\ : std_logic;
SIGNAL \cpu1|Selector240~0_combout\ : std_logic;
SIGNAL \cpu1|Selector208~2_combout\ : std_logic;
SIGNAL \cpu1|Selector345~0_combout\ : std_logic;
SIGNAL \cpu1|Selector257~0_combout\ : std_logic;
SIGNAL \cpu1|Selector224~2_combout\ : std_logic;
SIGNAL \cpu1|Selector345~1_combout\ : std_logic;
SIGNAL \cpu1|Selector345~5_combout\ : std_logic;
SIGNAL \cpu1|Add5~19\ : std_logic;
SIGNAL \cpu1|Add5~20_combout\ : std_logic;
SIGNAL \cpu1|Add7~17\ : std_logic;
SIGNAL \cpu1|Add7~18_combout\ : std_logic;
SIGNAL \cpu1|Selector377~1_combout\ : std_logic;
SIGNAL \cpu1|Add3~22\ : std_logic;
SIGNAL \cpu1|Add3~23_combout\ : std_logic;
SIGNAL \cpu1|Add1~23\ : std_logic;
SIGNAL \cpu1|Add1~24_combout\ : std_logic;
SIGNAL \cpu1|Selector377~2_combout\ : std_logic;
SIGNAL \cpu1|Add6~19\ : std_logic;
SIGNAL \cpu1|Add6~20_combout\ : std_logic;
SIGNAL \cpu1|Selector377~0_combout\ : std_logic;
SIGNAL \cpu1|Selector377~3_combout\ : std_logic;
SIGNAL \cpu1|Selector377~7_combout\ : std_logic;
SIGNAL \cpu1|Selector207~2_combout\ : std_logic;
SIGNAL \cpu1|Add0~19\ : std_logic;
SIGNAL \cpu1|Add0~20_combout\ : std_logic;
SIGNAL \cpu1|Selector159~0_combout\ : std_logic;
SIGNAL \cpu1|Selector159~1_combout\ : std_logic;
SIGNAL \cpu1|Selector344~2_combout\ : std_logic;
SIGNAL \cpu1|Selector344~3_combout\ : std_logic;
SIGNAL \cpu1|Selector256~0_combout\ : std_logic;
SIGNAL \cpu1|Selector223~2_combout\ : std_logic;
SIGNAL \cpu1|Selector344~1_combout\ : std_logic;
SIGNAL \cpu1|Selector344~4_combout\ : std_logic;
SIGNAL \cpu1|Selector239~0_combout\ : std_logic;
SIGNAL \cpu1|Selector344~0_combout\ : std_logic;
SIGNAL \cpu1|Selector344~5_combout\ : std_logic;
SIGNAL \cpu1|Add6~21\ : std_logic;
SIGNAL \cpu1|Add6~22_combout\ : std_logic;
SIGNAL \cpu1|Selector376~2_combout\ : std_logic;
SIGNAL \cpu1|Selector376~5_combout\ : std_logic;
SIGNAL \cpu1|Add3~24\ : std_logic;
SIGNAL \cpu1|Add3~25_combout\ : std_logic;
SIGNAL \cpu1|Add7~19\ : std_logic;
SIGNAL \cpu1|Add7~20_combout\ : std_logic;
SIGNAL \cpu1|Selector376~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~25\ : std_logic;
SIGNAL \cpu1|Add1~26_combout\ : std_logic;
SIGNAL \cpu1|Add5~21\ : std_logic;
SIGNAL \cpu1|Add5~22_combout\ : std_logic;
SIGNAL \cpu1|Selector376~0_combout\ : std_logic;
SIGNAL \cpu1|Selector376~6_combout\ : std_logic;
SIGNAL \cpu1|Selector206~2_combout\ : std_logic;
SIGNAL \cpu1|Selector238~0_combout\ : std_logic;
SIGNAL \cpu1|Selector343~0_combout\ : std_logic;
SIGNAL \cpu1|Add0~21\ : std_logic;
SIGNAL \cpu1|Add0~22_combout\ : std_logic;
SIGNAL \cpu1|Selector158~0_combout\ : std_logic;
SIGNAL \cpu1|Selector158~1_combout\ : std_logic;
SIGNAL \cpu1|Selector343~2_combout\ : std_logic;
SIGNAL \cpu1|Selector343~3_combout\ : std_logic;
SIGNAL \cpu1|Selector222~2_combout\ : std_logic;
SIGNAL \cpu1|Selector255~0_combout\ : std_logic;
SIGNAL \cpu1|Selector343~1_combout\ : std_logic;
SIGNAL \cpu1|Selector343~4_combout\ : std_logic;
SIGNAL \cpu1|Selector343~5_combout\ : std_logic;
SIGNAL \cpu1|Add5~23\ : std_logic;
SIGNAL \cpu1|Add5~24_combout\ : std_logic;
SIGNAL \cpu1|Selector358~0_combout\ : std_logic;
SIGNAL \cpu1|Selector294~0_combout\ : std_logic;
SIGNAL \cpu1|Selector173~0_combout\ : std_logic;
SIGNAL \cpu1|Selector173~1_combout\ : std_logic;
SIGNAL \cpu1|Selector358~1_combout\ : std_logic;
SIGNAL \cpu1|Add6~23\ : std_logic;
SIGNAL \cpu1|Add6~24_combout\ : std_logic;
SIGNAL \cpu1|Selector375~2_combout\ : std_logic;
SIGNAL \cpu1|Selector375~5_combout\ : std_logic;
SIGNAL \cpu1|Selector375~9_combout\ : std_logic;
SIGNAL \cpu1|Add7~21\ : std_logic;
SIGNAL \cpu1|Add7~22_combout\ : std_logic;
SIGNAL \cpu1|Selector375~6_combout\ : std_logic;
SIGNAL \cpu1|Add3~26\ : std_logic;
SIGNAL \cpu1|Add3~27_combout\ : std_logic;
SIGNAL \cpu1|Selector375~3_combout\ : std_logic;
SIGNAL \cpu1|Selector375~4_combout\ : std_logic;
SIGNAL \cpu1|Add1~27\ : std_logic;
SIGNAL \cpu1|Add1~28_combout\ : std_logic;
SIGNAL \cpu1|Selector375~7_combout\ : std_logic;
SIGNAL \cpu1|Selector375~8_combout\ : std_logic;
SIGNAL \cpu1|Selector221~2_combout\ : std_logic;
SIGNAL \cpu1|Selector254~0_combout\ : std_logic;
SIGNAL \cpu1|Selector342~1_combout\ : std_logic;
SIGNAL \cpu1|Selector237~0_combout\ : std_logic;
SIGNAL \cpu1|Selector205~2_combout\ : std_logic;
SIGNAL \cpu1|Selector342~0_combout\ : std_logic;
SIGNAL \cpu1|Selector342~3_combout\ : std_logic;
SIGNAL \cpu1|Selector342~4_combout\ : std_logic;
SIGNAL \cpu1|Add0~23\ : std_logic;
SIGNAL \cpu1|Add0~24_combout\ : std_logic;
SIGNAL \cpu1|Selector157~0_combout\ : std_logic;
SIGNAL \cpu1|Selector157~1_combout\ : std_logic;
SIGNAL \cpu1|Selector342~2_combout\ : std_logic;
SIGNAL \cpu1|Selector342~5_combout\ : std_logic;
SIGNAL \cpu1|Add3~28\ : std_logic;
SIGNAL \cpu1|Add3~29_combout\ : std_logic;
SIGNAL \cpu1|Selector374~8_combout\ : std_logic;
SIGNAL \cpu1|Selector374~10_combout\ : std_logic;
SIGNAL \cpu1|Add6~25\ : std_logic;
SIGNAL \cpu1|Add6~26_combout\ : std_logic;
SIGNAL \cpu1|Selector374~5_combout\ : std_logic;
SIGNAL \cpu1|Selector374~6_combout\ : std_logic;
SIGNAL \cpu1|Add5~25\ : std_logic;
SIGNAL \cpu1|Add5~26_combout\ : std_logic;
SIGNAL \cpu1|Selector374~3_combout\ : std_logic;
SIGNAL \cpu1|Selector374~2_combout\ : std_logic;
SIGNAL \cpu1|Selector374~4_combout\ : std_logic;
SIGNAL \cpu1|Add1~29\ : std_logic;
SIGNAL \cpu1|Add1~30_combout\ : std_logic;
SIGNAL \cpu1|Add7~23\ : std_logic;
SIGNAL \cpu1|Add7~24_combout\ : std_logic;
SIGNAL \cpu1|Selector374~7_combout\ : std_logic;
SIGNAL \cpu1|Selector374~9_combout\ : std_logic;
SIGNAL \cpu1|Add0~25\ : std_logic;
SIGNAL \cpu1|Add0~26_combout\ : std_logic;
SIGNAL \cpu1|Selector156~0_combout\ : std_logic;
SIGNAL \cpu1|Selector156~1_combout\ : std_logic;
SIGNAL \cpu1|Add0~27\ : std_logic;
SIGNAL \cpu1|Add0~28_combout\ : std_logic;
SIGNAL \cpu1|Selector155~0_combout\ : std_logic;
SIGNAL \cpu1|Selector155~1_combout\ : std_logic;
SIGNAL \cpu1|Selector171~0_combout\ : std_logic;
SIGNAL \cpu1|Selector171~1_combout\ : std_logic;
SIGNAL \cpu1|Selector340~2_combout\ : std_logic;
SIGNAL \cpu1|Selector340~3_combout\ : std_logic;
SIGNAL \cpu1|Selector252~0_combout\ : std_logic;
SIGNAL \cpu1|Selector219~2_combout\ : std_logic;
SIGNAL \cpu1|Selector340~1_combout\ : std_logic;
SIGNAL \cpu1|Selector340~4_combout\ : std_logic;
SIGNAL \cpu1|Selector340~5_combout\ : std_logic;
SIGNAL \cpu1|Add5~27\ : std_logic;
SIGNAL \cpu1|Add5~28_combout\ : std_logic;
SIGNAL \cpu1|Selector356~1_combout\ : std_logic;
SIGNAL \cpu1|Selector356~2_combout\ : std_logic;
SIGNAL \cpu1|Add6~27\ : std_logic;
SIGNAL \cpu1|Add6~28_combout\ : std_logic;
SIGNAL \cpu1|Selector373~0_combout\ : std_logic;
SIGNAL \cpu1|Add7~25\ : std_logic;
SIGNAL \cpu1|Add7~26_combout\ : std_logic;
SIGNAL \cpu1|Selector373~8_combout\ : std_logic;
SIGNAL \cpu1|Selector373~3_combout\ : std_logic;
SIGNAL \cpu1|Selector373~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~31\ : std_logic;
SIGNAL \cpu1|Add1~32_combout\ : std_logic;
SIGNAL \cpu1|Selector373~2_combout\ : std_logic;
SIGNAL \cpu1|Selector373~4_combout\ : std_logic;
SIGNAL \cpu1|Selector373~5_combout\ : std_logic;
SIGNAL \cpu1|Selector373~6_combout\ : std_logic;
SIGNAL \cpu1|Add3~30\ : std_logic;
SIGNAL \cpu1|Add3~31_combout\ : std_logic;
SIGNAL \cpu1|Selector373~7_combout\ : std_logic;
SIGNAL \cpu1|Selector373~9_combout\ : std_logic;
SIGNAL \cpu1|Selector187~0_combout\ : std_logic;
SIGNAL \cpu1|Selector187~1_combout\ : std_logic;
SIGNAL \cpu1|Selector348~2_combout\ : std_logic;
SIGNAL \cpu1|Selector348~4_combout\ : std_logic;
SIGNAL \cpu1|Selector348~6_combout\ : std_logic;
SIGNAL \cpu1|Selector380~4_combout\ : std_logic;
SIGNAL \cpu1|Add7~12_combout\ : std_logic;
SIGNAL \cpu1|Add1~16_combout\ : std_logic;
SIGNAL \cpu1|Add1~18_combout\ : std_logic;
SIGNAL \cpu1|Add5~14_combout\ : std_logic;
SIGNAL \cpu1|Add6~14_combout\ : std_logic;
SIGNAL \cpu1|Selector380~5_combout\ : std_logic;
SIGNAL \cpu1|Selector380~6_combout\ : std_logic;
SIGNAL \cpu1|Add3~17_combout\ : std_logic;
SIGNAL \cpu1|Selector380~7_combout\ : std_logic;
SIGNAL \cpu1|Selector380~0_combout\ : std_logic;
SIGNAL \cpu1|Selector380~1_combout\ : std_logic;
SIGNAL \cpu1|Selector380~2_combout\ : std_logic;
SIGNAL \cpu1|Selector380~3_combout\ : std_logic;
SIGNAL \cpu1|Selector287~3_combout\ : std_logic;
SIGNAL \cpu1|Selector287~4_combout\ : std_logic;
SIGNAL \cpu1|Selector287~1_combout\ : std_logic;
SIGNAL \cpu1|Selector287~5_combout\ : std_logic;
SIGNAL \cpu1|Mux341~2_combout\ : std_logic;
SIGNAL \cpu1|Selector234~0_combout\ : std_logic;
SIGNAL \cpu1|Selector218~2_combout\ : std_logic;
SIGNAL \cpu1|Selector251~0_combout\ : std_logic;
SIGNAL \cpu1|Selector339~0_combout\ : std_logic;
SIGNAL \cpu1|Selector202~2_combout\ : std_logic;
SIGNAL \cpu1|Selector339~2_combout\ : std_logic;
SIGNAL \cpu1|Selector170~0_combout\ : std_logic;
SIGNAL \cpu1|Selector170~1_combout\ : std_logic;
SIGNAL \cpu1|Selector339~1_combout\ : std_logic;
SIGNAL \cpu1|Selector339~3_combout\ : std_logic;
SIGNAL \cpu1|Selector339~4_combout\ : std_logic;
SIGNAL \cpu1|Selector393~7_combout\ : std_logic;
SIGNAL \cpu1|Selector393~9_combout\ : std_logic;
SIGNAL \cpu1|Selector393~10_combout\ : std_logic;
SIGNAL \cpu1|Selector393~13_combout\ : std_logic;
SIGNAL \cpu1|Selector393~14_combout\ : std_logic;
SIGNAL \cpu1|Selector393~15_combout\ : std_logic;
SIGNAL \cpu1|Selector393~16_combout\ : std_logic;
SIGNAL \cpu1|Selector393~11_combout\ : std_logic;
SIGNAL \cpu1|Selector393~12_combout\ : std_logic;
SIGNAL \cpu1|Selector393~17_combout\ : std_logic;
SIGNAL \cpu1|Selector393~8_combout\ : std_logic;
SIGNAL \cpu1|Selector393~18_combout\ : std_logic;
SIGNAL \cpu1|Selector393~19_combout\ : std_logic;
SIGNAL \cpu1|Selector393~2_combout\ : std_logic;
SIGNAL \cpu1|Selector393~3_combout\ : std_logic;
SIGNAL \cpu1|Selector393~4_combout\ : std_logic;
SIGNAL \cpu1|Selector393~5_combout\ : std_logic;
SIGNAL \cpu1|Selector393~6_combout\ : std_logic;
SIGNAL \cpu1|Selector289~0_combout\ : std_logic;
SIGNAL \cpu1|Selector289~1_combout\ : std_logic;
SIGNAL \cpu1|Mux341~1_combout\ : std_logic;
SIGNAL \cpu1|Mux341~4_combout\ : std_logic;
SIGNAL \cpu1|Mux341~3_combout\ : std_logic;
SIGNAL \cpu1|Mux341~0_combout\ : std_logic;
SIGNAL \cpu1|Mux341~5_combout\ : std_logic;
SIGNAL \cpu1|Selector420~2_combout\ : std_logic;
SIGNAL \cpu1|Selector161~6_combout\ : std_logic;
SIGNAL \cpu1|Add0~16_combout\ : std_logic;
SIGNAL \cpu1|Selector161~3_combout\ : std_logic;
SIGNAL \cpu1|Selector161~4_combout\ : std_logic;
SIGNAL \cpu1|Selector346~3_combout\ : std_logic;
SIGNAL \cpu1|Selector346~4_combout\ : std_logic;
SIGNAL \cpu1|Selector346~5_combout\ : std_logic;
SIGNAL \cpu1|Selector379~1_combout\ : std_logic;
SIGNAL \cpu1|Selector379~2_combout\ : std_logic;
SIGNAL \cpu1|Selector379~3_combout\ : std_logic;
SIGNAL \cpu1|Add3~19_combout\ : std_logic;
SIGNAL \cpu1|Add1~19_combout\ : std_logic;
SIGNAL \cpu1|Add1~21_combout\ : std_logic;
SIGNAL \cpu1|Add7~14_combout\ : std_logic;
SIGNAL \cpu1|Add6~16_combout\ : std_logic;
SIGNAL \cpu1|Add5~16_combout\ : std_logic;
SIGNAL \cpu1|Selector379~4_combout\ : std_logic;
SIGNAL \cpu1|Selector379~5_combout\ : std_logic;
SIGNAL \cpu1|Selector379~6_combout\ : std_logic;
SIGNAL \cpu1|Selector379~7_combout\ : std_logic;
SIGNAL \cpu1|Selector274~1_combout\ : std_logic;
SIGNAL \cpu1|Selector274~2_combout\ : std_logic;
SIGNAL \cpu1|Selector273~0_combout\ : std_logic;
SIGNAL \cpu1|Selector273~1_combout\ : std_logic;
SIGNAL \cpu1|Selector273~2_combout\ : std_logic;
SIGNAL \cpu1|Selector272~0_combout\ : std_logic;
SIGNAL \cpu1|Selector272~1_combout\ : std_logic;
SIGNAL \cpu1|Selector272~2_combout\ : std_logic;
SIGNAL \cpu1|Selector271~0_combout\ : std_logic;
SIGNAL \cpu1|Selector271~1_combout\ : std_logic;
SIGNAL \cpu1|Selector271~2_combout\ : std_logic;
SIGNAL \cpu1|Selector270~0_combout\ : std_logic;
SIGNAL \cpu1|Selector270~1_combout\ : std_logic;
SIGNAL \cpu1|Selector270~2_combout\ : std_logic;
SIGNAL \cpu1|Selector269~0_combout\ : std_logic;
SIGNAL \cpu1|Selector269~1_combout\ : std_logic;
SIGNAL \cpu1|Selector269~2_combout\ : std_logic;
SIGNAL \cpu1|Selector268~0_combout\ : std_logic;
SIGNAL \cpu1|Selector268~1_combout\ : std_logic;
SIGNAL \cpu1|Selector268~2_combout\ : std_logic;
SIGNAL \cpu1|Selector267~0_combout\ : std_logic;
SIGNAL \cpu1|Selector267~1_combout\ : std_logic;
SIGNAL \cpu1|Selector267~2_combout\ : std_logic;
SIGNAL \cpu1|Selector355~3_combout\ : std_logic;
SIGNAL \cpu1|right_ctrl.accd_right~2_combout\ : std_logic;
SIGNAL \cpu1|Selector355~5_combout\ : std_logic;
SIGNAL \cpu1|Selector372~3_combout\ : std_logic;
SIGNAL \cpu1|Add6~29\ : std_logic;
SIGNAL \cpu1|Add6~30_combout\ : std_logic;
SIGNAL \cpu1|Selector372~2_combout\ : std_logic;
SIGNAL \cpu1|Selector372~4_combout\ : std_logic;
SIGNAL \cpu1|Mux541~7_combout\ : std_logic;
SIGNAL \cpu1|Add3~32\ : std_logic;
SIGNAL \cpu1|Add3~33_combout\ : std_logic;
SIGNAL \cpu1|Selector372~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~33\ : std_logic;
SIGNAL \cpu1|Add1~34_combout\ : std_logic;
SIGNAL \cpu1|Add7~27\ : std_logic;
SIGNAL \cpu1|Add7~28_combout\ : std_logic;
SIGNAL \cpu1|Selector372~0_combout\ : std_logic;
SIGNAL \cpu1|Selector372~5_combout\ : std_logic;
SIGNAL \cpu1|Selector372~7_combout\ : std_logic;
SIGNAL \cpu1|Add5~29\ : std_logic;
SIGNAL \cpu1|Add5~30_combout\ : std_logic;
SIGNAL \cpu1|Selector372~6_combout\ : std_logic;
SIGNAL \cpu1|Selector372~8_combout\ : std_logic;
SIGNAL \cpu1|Selector372~9_combout\ : std_logic;
SIGNAL \cpu1|Selector186~0_combout\ : std_logic;
SIGNAL \cpu1|Selector186~1_combout\ : std_logic;
SIGNAL \cpu1|Selector363~0_combout\ : std_logic;
SIGNAL \cpu1|Selector363~1_combout\ : std_logic;
SIGNAL \cpu1|Selector363~2_combout\ : std_logic;
SIGNAL \cpu1|Selector380~8_combout\ : std_logic;
SIGNAL \cpu1|Selector178~0_combout\ : std_logic;
SIGNAL \cpu1|state~347_combout\ : std_logic;
SIGNAL \cpu1|state.mul7_state~q\ : std_logic;
SIGNAL \cpu1|Mux535~3_combout\ : std_logic;
SIGNAL \cpu1|Mux535~4_combout\ : std_logic;
SIGNAL \cpu1|Mux535~5_combout\ : std_logic;
SIGNAL \cpu1|Mux535~0_combout\ : std_logic;
SIGNAL \cpu1|Mux535~6_combout\ : std_logic;
SIGNAL \cpu1|WideOr10~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr10~combout\ : std_logic;
SIGNAL \cpu1|Selector368~3_combout\ : std_logic;
SIGNAL \cpu1|Selector595~4_combout\ : std_logic;
SIGNAL \cpu1|Selector595~3_combout\ : std_logic;
SIGNAL \cpu1|Selector595~5_combout\ : std_logic;
SIGNAL \cpu1|Mux7~0_combout\ : std_logic;
SIGNAL \cpu1|Selector595~1_combout\ : std_logic;
SIGNAL \cpu1|Selector595~2_combout\ : std_logic;
SIGNAL \cpu1|Mux167~0_combout\ : std_logic;
SIGNAL \cpu1|Selector595~8_combout\ : std_logic;
SIGNAL \cpu1|Selector595~7_combout\ : std_logic;
SIGNAL \cpu1|Selector595~9_combout\ : std_logic;
SIGNAL \cpu1|Selector595~6_combout\ : std_logic;
SIGNAL \cpu1|Selector595~10_combout\ : std_logic;
SIGNAL \cpu1|Selector595~11_combout\ : std_logic;
SIGNAL \cpu1|Selector368~2_combout\ : std_logic;
SIGNAL \cpu1|Selector368~4_combout\ : std_logic;
SIGNAL \cpu1|Selector367~0_combout\ : std_logic;
SIGNAL \cpu1|Selector367~combout\ : std_logic;
SIGNAL \cpu1|Selector384~6_combout\ : std_logic;
SIGNAL \cpu1|WideOr24~1_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_asr8~0_combout\ : std_logic;
SIGNAL \cpu1|Selector350~7_combout\ : std_logic;
SIGNAL \cpu1|Selector350~8_combout\ : std_logic;
SIGNAL \cpu1|Selector384~2_combout\ : std_logic;
SIGNAL \cpu1|Selector384~0_combout\ : std_logic;
SIGNAL \cpu1|Selector384~1_combout\ : std_logic;
SIGNAL \cpu1|Add3~9_combout\ : std_logic;
SIGNAL \cpu1|Add1~8_combout\ : std_logic;
SIGNAL \cpu1|Selector384~4_combout\ : std_logic;
SIGNAL \cpu1|Add7~4_combout\ : std_logic;
SIGNAL \cpu1|Add5~6_combout\ : std_logic;
SIGNAL \cpu1|Add6~6_combout\ : std_logic;
SIGNAL \cpu1|Selector384~3_combout\ : std_logic;
SIGNAL \cpu1|Selector384~5_combout\ : std_logic;
SIGNAL \cpu1|Selector384~7_combout\ : std_logic;
SIGNAL \cpu1|Selector182~0_combout\ : std_logic;
SIGNAL \cpu1|Selector539~1_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_accb_state~q\ : std_logic;
SIGNAL \cpu1|Selector538~1_combout\ : std_logic;
SIGNAL \cpu1|Selector540~1_combout\ : std_logic;
SIGNAL \cpu1|state.pshs_cc_state~q\ : std_logic;
SIGNAL \cpu1|Selector564~0_combout\ : std_logic;
SIGNAL \cpu1|Selector566~1_combout\ : std_logic;
SIGNAL \cpu1|state.pshu_cc_state~q\ : std_logic;
SIGNAL \cpu1|Selector30~1_combout\ : std_logic;
SIGNAL \cpu1|saved_state.dual_op_write8_state~q\ : std_logic;
SIGNAL \cpu1|Selector459~2_combout\ : std_logic;
SIGNAL \cpu1|Selector459~3_combout\ : std_logic;
SIGNAL \cpu1|state.dual_op_write8_state~q\ : std_logic;
SIGNAL \cpu1|Selector596~4_combout\ : std_logic;
SIGNAL \cpu1|Selector596~5_combout\ : std_logic;
SIGNAL \cpu1|Selector596~7_combout\ : std_logic;
SIGNAL \cpu1|Selector614~3_combout\ : std_logic;
SIGNAL \cpu1|Selector614~0_combout\ : std_logic;
SIGNAL \cpu1|Selector614~1_combout\ : std_logic;
SIGNAL \cpu1|Selector614~4_combout\ : std_logic;
SIGNAL \cpu1|WideOr15~0_combout\ : std_logic;
SIGNAL \cpu1|Selector392~0_combout\ : std_logic;
SIGNAL \cpu1|Selector387~2_combout\ : std_logic;
SIGNAL \cpu1|Selector386~0_combout\ : std_logic;
SIGNAL \cpu1|Selector382~0_combout\ : std_logic;
SIGNAL \cpu1|Selector382~1_combout\ : std_logic;
SIGNAL \cpu1|Selector382~6_combout\ : std_logic;
SIGNAL \cpu1|Add3~13_combout\ : std_logic;
SIGNAL \cpu1|Add1~12_combout\ : std_logic;
SIGNAL \cpu1|Selector382~4_combout\ : std_logic;
SIGNAL \cpu1|Add7~8_combout\ : std_logic;
SIGNAL \cpu1|Add5~10_combout\ : std_logic;
SIGNAL \cpu1|Add6~10_combout\ : std_logic;
SIGNAL \cpu1|Selector382~3_combout\ : std_logic;
SIGNAL \cpu1|Selector382~5_combout\ : std_logic;
SIGNAL \cpu1|Selector382~2_combout\ : std_logic;
SIGNAL \cpu1|Selector382~7_combout\ : std_logic;
SIGNAL \cpu1|Selector277~0_combout\ : std_logic;
SIGNAL \cpu1|Selector277~1_combout\ : std_logic;
SIGNAL \cpu1|Mux374~0_combout\ : std_logic;
SIGNAL \cpu1|Mux584~3_combout\ : std_logic;
SIGNAL \cpu1|Mux584~4_combout\ : std_logic;
SIGNAL \cpu1|Selector196~0_combout\ : std_logic;
SIGNAL \cpu1|Selector197~0_combout\ : std_logic;
SIGNAL \cpu1|Selector366~0_combout\ : std_logic;
SIGNAL \cpu1|Selector366~combout\ : std_logic;
SIGNAL \cpu1|Selector383~0_combout\ : std_logic;
SIGNAL \cpu1|Selector383~1_combout\ : std_logic;
SIGNAL \cpu1|Selector383~2_combout\ : std_logic;
SIGNAL \cpu1|Selector383~3_combout\ : std_logic;
SIGNAL \cpu1|Selector383~7_combout\ : std_logic;
SIGNAL \cpu1|Add7~6_combout\ : std_logic;
SIGNAL \cpu1|Add1~10_combout\ : std_logic;
SIGNAL \cpu1|Add3~11_combout\ : std_logic;
SIGNAL \cpu1|Selector383~5_combout\ : std_logic;
SIGNAL \cpu1|Add6~8_combout\ : std_logic;
SIGNAL \cpu1|Add5~8_combout\ : std_logic;
SIGNAL \cpu1|Selector383~4_combout\ : std_logic;
SIGNAL \cpu1|Selector383~6_combout\ : std_logic;
SIGNAL \cpu1|Selector383~8_combout\ : std_logic;
SIGNAL \cpu1|Selector181~0_combout\ : std_logic;
SIGNAL \cpu1|state~318_combout\ : std_logic;
SIGNAL \cpu1|Selector433~0_combout\ : std_logic;
SIGNAL \cpu1|Selector459~0_combout\ : std_logic;
SIGNAL \cpu1|Selector460~1_combout\ : std_logic;
SIGNAL \cpu1|Selector457~2_combout\ : std_logic;
SIGNAL \cpu1|state.dual_op_read16_state~q\ : std_logic;
SIGNAL \cpu1|state~375_combout\ : std_logic;
SIGNAL \cpu1|state.dual_op_read16_2_state~q\ : std_logic;
SIGNAL \cpu1|state~376_combout\ : std_logic;
SIGNAL \cpu1|state.indirect2_state~q\ : std_logic;
SIGNAL \cpu1|WideOr87~4_combout\ : std_logic;
SIGNAL \cpu1|md~2_combout\ : std_logic;
SIGNAL \cpu1|Selector281~2_combout\ : std_logic;
SIGNAL \cpu1|Selector281~3_combout\ : std_logic;
SIGNAL \cpu1|Selector281~4_combout\ : std_logic;
SIGNAL \cpu1|Mux370~2_combout\ : std_logic;
SIGNAL \cpu1|Selector592~0_combout\ : std_logic;
SIGNAL \cpu1|Mux524~0_combout\ : std_logic;
SIGNAL \cpu1|Mux524~1_combout\ : std_logic;
SIGNAL \cpu1|Mux370~3_combout\ : std_logic;
SIGNAL \cpu1|Mux349~3_combout\ : std_logic;
SIGNAL \cpu1|Selector586~4_combout\ : std_logic;
SIGNAL \cpu1|Selector586~2_combout\ : std_logic;
SIGNAL \cpu1|Selector586~3_combout\ : std_logic;
SIGNAL \cpu1|Mux487~0_combout\ : std_logic;
SIGNAL \cpu1|left~0_combout\ : std_logic;
SIGNAL \cpu1|left~1_combout\ : std_logic;
SIGNAL \cpu1|Selector352~1_combout\ : std_logic;
SIGNAL \cpu1|Selector352~2_combout\ : std_logic;
SIGNAL \cpu1|Selector352~3_combout\ : std_logic;
SIGNAL \cpu1|Selector352~4_combout\ : std_logic;
SIGNAL \cpu1|Selector264~0_combout\ : std_logic;
SIGNAL \cpu1|Selector231~2_combout\ : std_logic;
SIGNAL \cpu1|Selector352~5_combout\ : std_logic;
SIGNAL \cpu1|Selector215~2_combout\ : std_logic;
SIGNAL \cpu1|Selector247~2_combout\ : std_logic;
SIGNAL \cpu1|Selector352~0_combout\ : std_logic;
SIGNAL \cpu1|Selector352~6_combout\ : std_logic;
SIGNAL \cpu1|Selector385~0_combout\ : std_logic;
SIGNAL \cpu1|Selector385~1_combout\ : std_logic;
SIGNAL \cpu1|Selector385~2_combout\ : std_logic;
SIGNAL \cpu1|Selector385~6_combout\ : std_logic;
SIGNAL \cpu1|Add7~2_combout\ : std_logic;
SIGNAL \cpu1|Add3~7_combout\ : std_logic;
SIGNAL \cpu1|Add1~6_combout\ : std_logic;
SIGNAL \cpu1|Selector385~4_combout\ : std_logic;
SIGNAL \cpu1|Add5~4_combout\ : std_logic;
SIGNAL \cpu1|Add6~4_combout\ : std_logic;
SIGNAL \cpu1|Selector385~3_combout\ : std_logic;
SIGNAL \cpu1|Selector385~5_combout\ : std_logic;
SIGNAL \cpu1|Selector385~7_combout\ : std_logic;
SIGNAL \cpu1|Selector183~0_combout\ : std_logic;
SIGNAL \cpu1|Selector544~1_combout\ : std_logic;
SIGNAL \cpu1|state.puls_accb_state~q\ : std_logic;
SIGNAL \cpu1|Selector547~0_combout\ : std_logic;
SIGNAL \cpu1|Selector551~0_combout\ : std_logic;
SIGNAL \cpu1|Selector547~1_combout\ : std_logic;
SIGNAL \cpu1|state.puls_ixh_state~q\ : std_logic;
SIGNAL \cpu1|state~445_combout\ : std_logic;
SIGNAL \cpu1|state.puls_ixl_state~q\ : std_logic;
SIGNAL \cpu1|Selector549~0_combout\ : std_logic;
SIGNAL \cpu1|state.puls_iyh_state~q\ : std_logic;
SIGNAL \cpu1|state~449_combout\ : std_logic;
SIGNAL \cpu1|state.puls_iyl_state~q\ : std_logic;
SIGNAL \cpu1|iy_ctrl.pull_lo_iy~0_combout\ : std_logic;
SIGNAL \cpu1|Selector232~2_combout\ : std_logic;
SIGNAL \cpu1|Selector265~0_combout\ : std_logic;
SIGNAL \cpu1|Selector353~5_combout\ : std_logic;
SIGNAL \cpu1|Selector353~1_combout\ : std_logic;
SIGNAL \cpu1|Selector216~2_combout\ : std_logic;
SIGNAL \cpu1|Selector353~0_combout\ : std_logic;
SIGNAL \cpu1|Selector353~2_combout\ : std_logic;
SIGNAL \cpu1|Selector353~3_combout\ : std_logic;
SIGNAL \cpu1|Selector353~4_combout\ : std_logic;
SIGNAL \cpu1|Selector353~6_combout\ : std_logic;
SIGNAL \cpu1|Selector386~1_combout\ : std_logic;
SIGNAL \cpu1|Selector386~2_combout\ : std_logic;
SIGNAL \cpu1|Selector386~7_combout\ : std_logic;
SIGNAL \cpu1|Add7~0_combout\ : std_logic;
SIGNAL \cpu1|Add1~4_combout\ : std_logic;
SIGNAL \cpu1|Add3~4_combout\ : std_logic;
SIGNAL \cpu1|Selector386~5_combout\ : std_logic;
SIGNAL \cpu1|Add5~2_combout\ : std_logic;
SIGNAL \cpu1|Add6~2_combout\ : std_logic;
SIGNAL \cpu1|Selector386~4_combout\ : std_logic;
SIGNAL \cpu1|Selector386~6_combout\ : std_logic;
SIGNAL \cpu1|Selector386~3_combout\ : std_logic;
SIGNAL \cpu1|Selector386~8_combout\ : std_logic;
SIGNAL \cpu1|Selector184~0_combout\ : std_logic;
SIGNAL \cpu1|Selector543~0_combout\ : std_logic;
SIGNAL \cpu1|state.puls_acca_state~feeder_combout\ : std_logic;
SIGNAL \cpu1|state.puls_acca_state~q\ : std_logic;
SIGNAL \cpu1|Mux581~1_combout\ : std_logic;
SIGNAL \cpu1|Selector189~0_combout\ : std_logic;
SIGNAL \cpu1|Selector189~1_combout\ : std_logic;
SIGNAL \cpu1|Selector350~5_combout\ : std_logic;
SIGNAL \cpu1|Selector350~12_combout\ : std_logic;
SIGNAL \cpu1|Selector350~4_combout\ : std_logic;
SIGNAL \cpu1|Selector350~6_combout\ : std_logic;
SIGNAL \cpu1|Selector350~9_combout\ : std_logic;
SIGNAL \cpu1|Selector286~2_combout\ : std_logic;
SIGNAL \cpu1|Selector286~3_combout\ : std_logic;
SIGNAL \cpu1|Selector286~1_combout\ : std_logic;
SIGNAL \cpu1|Selector286~4_combout\ : std_logic;
SIGNAL \cpu1|Selector630~2_combout\ : std_logic;
SIGNAL \cpu1|Selector629~1_combout\ : std_logic;
SIGNAL \cpu1|Selector334~0_combout\ : std_logic;
SIGNAL \cpu1|Selector628~0_combout\ : std_logic;
SIGNAL \cpu1|Selector628~1_combout\ : std_logic;
SIGNAL \cpu1|Selector627~1_combout\ : std_logic;
SIGNAL \cpu1|Selector627~2_combout\ : std_logic;
SIGNAL \cpu1|Selector334~1_combout\ : std_logic;
SIGNAL \cpu1|Selector624~0_combout\ : std_logic;
SIGNAL \cpu1|Selector624~1_combout\ : std_logic;
SIGNAL \cpu1|Selector623~0_combout\ : std_logic;
SIGNAL \cpu1|Selector623~1_combout\ : std_logic;
SIGNAL \cpu1|Selector334~3_combout\ : std_logic;
SIGNAL \cpu1|dout_ctrl.md_hi_dout~0_combout\ : std_logic;
SIGNAL \cpu1|Selector621~0_combout\ : std_logic;
SIGNAL \cpu1|Selector621~1_combout\ : std_logic;
SIGNAL \cpu1|Selector621~2_combout\ : std_logic;
SIGNAL \cpu1|Selector621~3_combout\ : std_logic;
SIGNAL \cpu1|Selector334~4_combout\ : std_logic;
SIGNAL \cpu1|addr~1_combout\ : std_logic;
SIGNAL \cpu1|Selector631~0_combout\ : std_logic;
SIGNAL \cpu1|Selector631~1_combout\ : std_logic;
SIGNAL \cpu1|Selector631~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr286~0_combout\ : std_logic;
SIGNAL \cpu1|Mux153~0_combout\ : std_logic;
SIGNAL \cpu1|Selector622~0_combout\ : std_logic;
SIGNAL \cpu1|Selector334~6_combout\ : std_logic;
SIGNAL \cpu1|WideOr272~combout\ : std_logic;
SIGNAL \cpu1|WideOr285~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr285~combout\ : std_logic;
SIGNAL \cpu1|Selector334~5_combout\ : std_logic;
SIGNAL \cpu1|Selector334~7_combout\ : std_logic;
SIGNAL \cpu1|Selector334~8_combout\ : std_logic;
SIGNAL \cpu1|Selector625~0_combout\ : std_logic;
SIGNAL \cpu1|Selector625~1_combout\ : std_logic;
SIGNAL \cpu1|Selector626~0_combout\ : std_logic;
SIGNAL \cpu1|Selector626~1_combout\ : std_logic;
SIGNAL \cpu1|Selector334~2_combout\ : std_logic;
SIGNAL \cpu1|Selector334~9_combout\ : std_logic;
SIGNAL \cpu1|Selector334~10_combout\ : std_logic;
SIGNAL \io1|dispByteWritten~0_combout\ : std_logic;
SIGNAL \io1|dispByteWritten~q\ : std_logic;
SIGNAL \io1|dispByteLatch[7]~2_combout\ : std_logic;
SIGNAL \cpu1|Selector333~0_combout\ : std_logic;
SIGNAL \cpu1|Selector333~2_combout\ : std_logic;
SIGNAL \cpu1|Selector333~1_combout\ : std_logic;
SIGNAL \cpu1|Selector333~5_combout\ : std_logic;
SIGNAL \cpu1|Selector333~6_combout\ : std_logic;
SIGNAL \cpu1|Selector333~7_combout\ : std_logic;
SIGNAL \cpu1|Selector333~4_combout\ : std_logic;
SIGNAL \cpu1|Selector333~8_combout\ : std_logic;
SIGNAL \cpu1|Selector333~3_combout\ : std_logic;
SIGNAL \cpu1|Selector333~9_combout\ : std_logic;
SIGNAL \cpu1|Selector333~10_combout\ : std_logic;
SIGNAL \io1|Equal45~0_combout\ : std_logic;
SIGNAL \io1|display_store~10_combout\ : std_logic;
SIGNAL \cpu1|Selector335~0_combout\ : std_logic;
SIGNAL \cpu1|Selector335~3_combout\ : std_logic;
SIGNAL \cpu1|Selector335~1_combout\ : std_logic;
SIGNAL \cpu1|Selector335~5_combout\ : std_logic;
SIGNAL \cpu1|Selector335~6_combout\ : std_logic;
SIGNAL \cpu1|Selector335~7_combout\ : std_logic;
SIGNAL \cpu1|Selector335~4_combout\ : std_logic;
SIGNAL \cpu1|Selector335~8_combout\ : std_logic;
SIGNAL \cpu1|Selector335~2_combout\ : std_logic;
SIGNAL \cpu1|Selector335~9_combout\ : std_logic;
SIGNAL \cpu1|Selector335~10_combout\ : std_logic;
SIGNAL \io1|Equal34~0_combout\ : std_logic;
SIGNAL \io1|Equal31~0_combout\ : std_logic;
SIGNAL \io1|Equal44~0_combout\ : std_logic;
SIGNAL \io1|Equal33~0_combout\ : std_logic;
SIGNAL \io1|Equal42~0_combout\ : std_logic;
SIGNAL \io1|param1~14_combout\ : std_logic;
SIGNAL \io1|Equal31~1_combout\ : std_logic;
SIGNAL \io1|display_store~12_combout\ : std_logic;
SIGNAL \io1|Equal33~1_combout\ : std_logic;
SIGNAL \io1|display_store~23_combout\ : std_logic;
SIGNAL \io1|display_store~24_combout\ : std_logic;
SIGNAL \io1|Equal33~2_combout\ : std_logic;
SIGNAL \io1|display_store~39_combout\ : std_logic;
SIGNAL \io1|display_store~38_combout\ : std_logic;
SIGNAL \io1|escState~11_combout\ : std_logic;
SIGNAL \io1|display_store~25_combout\ : std_logic;
SIGNAL \io1|Equal52~0_combout\ : std_logic;
SIGNAL \io1|display_store~26_combout\ : std_logic;
SIGNAL \io1|escState~12_combout\ : std_logic;
SIGNAL \io1|Equal35~0_combout\ : std_logic;
SIGNAL \io1|param1[1]~8_combout\ : std_logic;
SIGNAL \io1|param4[6]~6_combout\ : std_logic;
SIGNAL \io1|display_store~14_combout\ : std_logic;
SIGNAL \io1|Equal30~1_combout\ : std_logic;
SIGNAL \io1|Equal30~0_combout\ : std_logic;
SIGNAL \io1|Equal30~2_combout\ : std_logic;
SIGNAL \io1|display_store~8_combout\ : std_logic;
SIGNAL \io1|cursorVert~4_combout\ : std_logic;
SIGNAL \io1|display_store~41_combout\ : std_logic;
SIGNAL \io1|display_store~33_combout\ : std_logic;
SIGNAL \io1|cursorVertRestore~11_combout\ : std_logic;
SIGNAL \io1|Selector32~0_combout\ : std_logic;
SIGNAL \io1|Selector32~1_combout\ : std_logic;
SIGNAL \io1|display_store~27_combout\ : std_logic;
SIGNAL \io1|Add26~1\ : std_logic;
SIGNAL \io1|Add26~2_combout\ : std_logic;
SIGNAL \io1|param1[1]~9\ : std_logic;
SIGNAL \io1|param1[2]~11\ : std_logic;
SIGNAL \io1|param1[3]~13\ : std_logic;
SIGNAL \io1|param1[4]~17_combout\ : std_logic;
SIGNAL \io1|param2[1]~11\ : std_logic;
SIGNAL \io1|param2[2]~12_combout\ : std_logic;
SIGNAL \io1|param3[1]~11_combout\ : std_logic;
SIGNAL \io1|param4[1]~9_combout\ : std_logic;
SIGNAL \io1|param3~6_combout\ : std_logic;
SIGNAL \io1|param3~8_combout\ : std_logic;
SIGNAL \io1|param3[6]~9_combout\ : std_logic;
SIGNAL \io1|param3[1]~12\ : std_logic;
SIGNAL \io1|param3[2]~13_combout\ : std_logic;
SIGNAL \io1|param4[1]~10\ : std_logic;
SIGNAL \io1|param4[2]~11_combout\ : std_logic;
SIGNAL \io1|param2~7_combout\ : std_logic;
SIGNAL \io1|param2[6]~8_combout\ : std_logic;
SIGNAL \io1|Add29~0_combout\ : std_logic;
SIGNAL \io1|param2[2]~13\ : std_logic;
SIGNAL \io1|param2[3]~14_combout\ : std_logic;
SIGNAL \io1|Add31~0_combout\ : std_logic;
SIGNAL \io1|param3[2]~14\ : std_logic;
SIGNAL \io1|param3[3]~15_combout\ : std_logic;
SIGNAL \io1|Add33~0_combout\ : std_logic;
SIGNAL \io1|param4[2]~12\ : std_logic;
SIGNAL \io1|param4[3]~13_combout\ : std_logic;
SIGNAL \io1|Add29~1\ : std_logic;
SIGNAL \io1|Add29~2_combout\ : std_logic;
SIGNAL \io1|param2[3]~15\ : std_logic;
SIGNAL \io1|param2[4]~16_combout\ : std_logic;
SIGNAL \io1|Add31~1\ : std_logic;
SIGNAL \io1|Add31~2_combout\ : std_logic;
SIGNAL \io1|param3[3]~16\ : std_logic;
SIGNAL \io1|param3[4]~17_combout\ : std_logic;
SIGNAL \io1|Add33~1\ : std_logic;
SIGNAL \io1|Add33~2_combout\ : std_logic;
SIGNAL \io1|param4[3]~14\ : std_logic;
SIGNAL \io1|param4[4]~15_combout\ : std_logic;
SIGNAL \io1|Add27~0_combout\ : std_logic;
SIGNAL \io1|Add26~3\ : std_logic;
SIGNAL \io1|Add26~4_combout\ : std_logic;
SIGNAL \io1|param1[4]~18\ : std_logic;
SIGNAL \io1|param1[5]~21_combout\ : std_logic;
SIGNAL \io1|Add29~3\ : std_logic;
SIGNAL \io1|Add29~4_combout\ : std_logic;
SIGNAL \io1|param2[4]~17\ : std_logic;
SIGNAL \io1|param2[5]~18_combout\ : std_logic;
SIGNAL \io1|Add31~3\ : std_logic;
SIGNAL \io1|Add31~4_combout\ : std_logic;
SIGNAL \io1|param3[4]~18\ : std_logic;
SIGNAL \io1|param3[5]~19_combout\ : std_logic;
SIGNAL \io1|Add33~3\ : std_logic;
SIGNAL \io1|Add33~4_combout\ : std_logic;
SIGNAL \io1|param4[4]~16\ : std_logic;
SIGNAL \io1|param4[5]~17_combout\ : std_logic;
SIGNAL \io1|Add27~1_combout\ : std_logic;
SIGNAL \io1|Add26~5\ : std_logic;
SIGNAL \io1|Add26~6_combout\ : std_logic;
SIGNAL \io1|param1[5]~22\ : std_logic;
SIGNAL \io1|param1[6]~23_combout\ : std_logic;
SIGNAL \io1|Add29~5\ : std_logic;
SIGNAL \io1|Add29~6_combout\ : std_logic;
SIGNAL \io1|param2[5]~19\ : std_logic;
SIGNAL \io1|param2[6]~20_combout\ : std_logic;
SIGNAL \io1|Add31~5\ : std_logic;
SIGNAL \io1|Add31~6_combout\ : std_logic;
SIGNAL \io1|param3[5]~20\ : std_logic;
SIGNAL \io1|param3[6]~21_combout\ : std_logic;
SIGNAL \io1|Add33~5\ : std_logic;
SIGNAL \io1|Add33~6_combout\ : std_logic;
SIGNAL \io1|param4[5]~18\ : std_logic;
SIGNAL \io1|param4[6]~19_combout\ : std_logic;
SIGNAL \io1|Equal47~2_combout\ : std_logic;
SIGNAL \io1|display_store~29_combout\ : std_logic;
SIGNAL \io1|display_store~30_combout\ : std_logic;
SIGNAL \io1|display_store~31_combout\ : std_logic;
SIGNAL \io1|Selector12~2_combout\ : std_logic;
SIGNAL \io1|Selector40~0_combout\ : std_logic;
SIGNAL \io1|dispState~32_combout\ : std_logic;
SIGNAL \io1|display_store~20_combout\ : std_logic;
SIGNAL \io1|Equal34~1_combout\ : std_logic;
SIGNAL \io1|cursorVert~15_combout\ : std_logic;
SIGNAL \io1|cursorVert~5_combout\ : std_logic;
SIGNAL \io1|Selector8~14_combout\ : std_logic;
SIGNAL \io1|Selector8~15_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \io1|charHoriz[0]~8_combout\ : std_logic;
SIGNAL \io1|horizCount[0]~12_combout\ : std_logic;
SIGNAL \io1|horizCount[0]~13\ : std_logic;
SIGNAL \io1|horizCount[1]~14_combout\ : std_logic;
SIGNAL \io1|horizCount[1]~15\ : std_logic;
SIGNAL \io1|horizCount[2]~16_combout\ : std_logic;
SIGNAL \io1|horizCount[2]~17\ : std_logic;
SIGNAL \io1|horizCount[3]~18_combout\ : std_logic;
SIGNAL \io1|horizCount[3]~19\ : std_logic;
SIGNAL \io1|horizCount[4]~20_combout\ : std_logic;
SIGNAL \io1|horizCount[4]~21\ : std_logic;
SIGNAL \io1|horizCount[5]~22_combout\ : std_logic;
SIGNAL \io1|horizCount[5]~23\ : std_logic;
SIGNAL \io1|horizCount[6]~24_combout\ : std_logic;
SIGNAL \io1|horizCount[6]~25\ : std_logic;
SIGNAL \io1|horizCount[7]~26_combout\ : std_logic;
SIGNAL \io1|horizCount[7]~27\ : std_logic;
SIGNAL \io1|horizCount[8]~28_combout\ : std_logic;
SIGNAL \io1|horizCount[8]~29\ : std_logic;
SIGNAL \io1|horizCount[9]~30_combout\ : std_logic;
SIGNAL \io1|LessThan0~0_combout\ : std_logic;
SIGNAL \io1|horizCount[9]~31\ : std_logic;
SIGNAL \io1|horizCount[10]~32_combout\ : std_logic;
SIGNAL \io1|horizCount[10]~33\ : std_logic;
SIGNAL \io1|horizCount[11]~34_combout\ : std_logic;
SIGNAL \io1|LessThan0~1_combout\ : std_logic;
SIGNAL \io1|hActive~0_combout\ : std_logic;
SIGNAL \io1|hActive~1_combout\ : std_logic;
SIGNAL \io1|hActive~2_combout\ : std_logic;
SIGNAL \io1|hActive~q\ : std_logic;
SIGNAL \io1|vertLineCount[0]~10_combout\ : std_logic;
SIGNAL \io1|vertLineCount[0]~11\ : std_logic;
SIGNAL \io1|vertLineCount[1]~12_combout\ : std_logic;
SIGNAL \io1|vertLineCount[1]~13\ : std_logic;
SIGNAL \io1|vertLineCount[2]~14_combout\ : std_logic;
SIGNAL \io1|vertLineCount[2]~15\ : std_logic;
SIGNAL \io1|vertLineCount[3]~16_combout\ : std_logic;
SIGNAL \io1|vertLineCount[3]~17\ : std_logic;
SIGNAL \io1|vertLineCount[4]~18_combout\ : std_logic;
SIGNAL \io1|vertLineCount[4]~19\ : std_logic;
SIGNAL \io1|vertLineCount[5]~20_combout\ : std_logic;
SIGNAL \io1|vertLineCount[5]~21\ : std_logic;
SIGNAL \io1|vertLineCount[6]~22_combout\ : std_logic;
SIGNAL \io1|vertLineCount[6]~23\ : std_logic;
SIGNAL \io1|vertLineCount[7]~24_combout\ : std_logic;
SIGNAL \io1|vertLineCount[7]~25\ : std_logic;
SIGNAL \io1|vertLineCount[8]~26_combout\ : std_logic;
SIGNAL \io1|vertLineCount[8]~27\ : std_logic;
SIGNAL \io1|vertLineCount[9]~28_combout\ : std_logic;
SIGNAL \io1|LessThan3~0_combout\ : std_logic;
SIGNAL \io1|vActive~0_combout\ : std_logic;
SIGNAL \io1|screen_render~11_combout\ : std_logic;
SIGNAL \io1|screen_render~12_combout\ : std_logic;
SIGNAL \io1|screen_render~13_combout\ : std_logic;
SIGNAL \io1|vActive~1_combout\ : std_logic;
SIGNAL \io1|vActive~q\ : std_logic;
SIGNAL \io1|screen_render~0_combout\ : std_logic;
SIGNAL \io1|videoB0~1_combout\ : std_logic;
SIGNAL \io1|pixelClockCount[0]~0_combout\ : std_logic;
SIGNAL \io1|charHoriz~7_combout\ : std_logic;
SIGNAL \io1|pixelCount[2]~5_combout\ : std_logic;
SIGNAL \io1|pixelCount~4_combout\ : std_logic;
SIGNAL \io1|Add12~0_combout\ : std_logic;
SIGNAL \io1|pixelCount~6_combout\ : std_logic;
SIGNAL \io1|charHoriz~10_combout\ : std_logic;
SIGNAL \io1|charHoriz[2]~11_combout\ : std_logic;
SIGNAL \io1|charHoriz[0]~9\ : std_logic;
SIGNAL \io1|charHoriz[1]~12_combout\ : std_logic;
SIGNAL \io1|startAddr[4]~9_combout\ : std_logic;
SIGNAL \io1|LessThan51~0_combout\ : std_logic;
SIGNAL \io1|escState~13_combout\ : std_logic;
SIGNAL \io1|dispState~33_combout\ : std_logic;
SIGNAL \io1|dispState.dispWrite~q\ : std_logic;
SIGNAL \io1|Selector13~0_combout\ : std_logic;
SIGNAL \io1|dispState.clearS2~q\ : std_logic;
SIGNAL \io1|Selector36~4_combout\ : std_logic;
SIGNAL \io1|Selector36~2_combout\ : std_logic;
SIGNAL \io1|Selector36~3_combout\ : std_logic;
SIGNAL \io1|dispState.clearScreen~q\ : std_logic;
SIGNAL \io1|Equal63~1_combout\ : std_logic;
SIGNAL \io1|dispState.ins3~q\ : std_logic;
SIGNAL \io1|charHoriz[1]~13\ : std_logic;
SIGNAL \io1|charHoriz[2]~14_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\ : std_logic;
SIGNAL \io1|charVert[0]~6_combout\ : std_logic;
SIGNAL \io1|charScanLine[2]~0_combout\ : std_logic;
SIGNAL \io1|charScanLine[2]~1_combout\ : std_logic;
SIGNAL \io1|charScanLine[2]~2_combout\ : std_logic;
SIGNAL \io1|charScanLine[0]~3_combout\ : std_logic;
SIGNAL \io1|charScanLine[0]~6_combout\ : std_logic;
SIGNAL \io1|charScanLine[1]~7_combout\ : std_logic;
SIGNAL \io1|Add8~0_combout\ : std_logic;
SIGNAL \io1|charScanLine[2]~5_combout\ : std_logic;
SIGNAL \io1|screen_render~1_combout\ : std_logic;
SIGNAL \io1|charScanLine[3]~4_combout\ : std_logic;
SIGNAL \io1|charVert[0]~5_combout\ : std_logic;
SIGNAL \io1|charVert[4]~10_combout\ : std_logic;
SIGNAL \io1|charVert[0]~7\ : std_logic;
SIGNAL \io1|charVert[1]~8_combout\ : std_logic;
SIGNAL \io1|charVert[1]~9\ : std_logic;
SIGNAL \io1|charVert[2]~11_combout\ : std_logic;
SIGNAL \io1|charVert[2]~12\ : std_logic;
SIGNAL \io1|charVert[3]~13_combout\ : std_logic;
SIGNAL \io1|charVert[3]~14\ : std_logic;
SIGNAL \io1|charVert[4]~15_combout\ : std_logic;
SIGNAL \io1|Add1~1\ : std_logic;
SIGNAL \io1|Add1~3\ : std_logic;
SIGNAL \io1|Add1~5\ : std_logic;
SIGNAL \io1|Add1~7\ : std_logic;
SIGNAL \io1|Add1~9\ : std_logic;
SIGNAL \io1|Add1~10_combout\ : std_logic;
SIGNAL \io1|Add1~8_combout\ : std_logic;
SIGNAL \io1|charHoriz[2]~15\ : std_logic;
SIGNAL \io1|charHoriz[3]~16_combout\ : std_logic;
SIGNAL \io1|charHoriz[3]~17\ : std_logic;
SIGNAL \io1|charHoriz[4]~18_combout\ : std_logic;
SIGNAL \io1|charHoriz[4]~19\ : std_logic;
SIGNAL \io1|charHoriz[5]~20_combout\ : std_logic;
SIGNAL \io1|charHoriz[5]~21\ : std_logic;
SIGNAL \io1|charHoriz[6]~22_combout\ : std_logic;
SIGNAL \io1|Add0~1\ : std_logic;
SIGNAL \io1|Add0~3\ : std_logic;
SIGNAL \io1|Add0~5\ : std_logic;
SIGNAL \io1|Add0~7\ : std_logic;
SIGNAL \io1|Add0~9\ : std_logic;
SIGNAL \io1|Add0~11\ : std_logic;
SIGNAL \io1|Add0~12_combout\ : std_logic;
SIGNAL \io1|Add0~10_combout\ : std_logic;
SIGNAL \io1|Add1~6_combout\ : std_logic;
SIGNAL \io1|Add1~4_combout\ : std_logic;
SIGNAL \io1|Add0~8_combout\ : std_logic;
SIGNAL \io1|Add1~2_combout\ : std_logic;
SIGNAL \io1|Add0~6_combout\ : std_logic;
SIGNAL \io1|Add0~4_combout\ : std_logic;
SIGNAL \io1|Add1~0_combout\ : std_logic;
SIGNAL \io1|Add0~2_combout\ : std_logic;
SIGNAL \io1|Add0~0_combout\ : std_logic;
SIGNAL \io1|Add2~1\ : std_logic;
SIGNAL \io1|Add2~3\ : std_logic;
SIGNAL \io1|Add2~5\ : std_logic;
SIGNAL \io1|Add2~7\ : std_logic;
SIGNAL \io1|Add2~9\ : std_logic;
SIGNAL \io1|Add2~11\ : std_logic;
SIGNAL \io1|Add2~13\ : std_logic;
SIGNAL \io1|Add2~14_combout\ : std_logic;
SIGNAL \io1|Add2~12_combout\ : std_logic;
SIGNAL \io1|Add2~10_combout\ : std_logic;
SIGNAL \io1|Add2~8_combout\ : std_logic;
SIGNAL \io1|Add2~6_combout\ : std_logic;
SIGNAL \io1|Add2~4_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\ : std_logic;
SIGNAL \io1|Add2~2_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\ : std_logic;
SIGNAL \io1|Add2~0_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ : std_logic;
SIGNAL \io1|dispState.clearL2~q\ : std_logic;
SIGNAL \io1|cursorVert[2]~17_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~5_combout\ : std_logic;
SIGNAL \io1|dispState.del2~q\ : std_logic;
SIGNAL \io1|dispState.del3~q\ : std_logic;
SIGNAL \io1|WideOr3~0_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~6_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~7_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~9_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~8_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~11_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~12_combout\ : std_logic;
SIGNAL \io1|Selector30~0_combout\ : std_logic;
SIGNAL \io1|Selector8~2_combout\ : std_logic;
SIGNAL \io1|cursorVertRestore[0]~12_combout\ : std_logic;
SIGNAL \io1|Equal45~1_combout\ : std_logic;
SIGNAL \io1|escState~10_combout\ : std_logic;
SIGNAL \io1|cursorVertRestore[0]~6_combout\ : std_logic;
SIGNAL \io1|cursorVertRestore[0]~8_combout\ : std_logic;
SIGNAL \io1|cursorVertRestore[0]~9_combout\ : std_logic;
SIGNAL \io1|cursorHorizRestore[6]~0_combout\ : std_logic;
SIGNAL \io1|Add46~1\ : std_logic;
SIGNAL \io1|Add46~2_combout\ : std_logic;
SIGNAL \io1|Add48~1\ : std_logic;
SIGNAL \io1|Add48~2_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~14_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~15_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~13_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~16_combout\ : std_logic;
SIGNAL \io1|attInverse~4_combout\ : std_logic;
SIGNAL \io1|savedCursorVert[4]~0_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~18_combout\ : std_logic;
SIGNAL \io1|Add44~1\ : std_logic;
SIGNAL \io1|Add44~2_combout\ : std_logic;
SIGNAL \io1|Selector26~0_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~10_combout\ : std_logic;
SIGNAL \io1|Selector29~0_combout\ : std_logic;
SIGNAL \io1|Add45~1\ : std_logic;
SIGNAL \io1|Add45~3\ : std_logic;
SIGNAL \io1|Add45~4_combout\ : std_logic;
SIGNAL \io1|Selector17~0_combout\ : std_logic;
SIGNAL \io1|Add43~1\ : std_logic;
SIGNAL \io1|Add43~3\ : std_logic;
SIGNAL \io1|Add43~4_combout\ : std_logic;
SIGNAL \io1|Add46~3\ : std_logic;
SIGNAL \io1|Add46~4_combout\ : std_logic;
SIGNAL \io1|Add48~3\ : std_logic;
SIGNAL \io1|Add48~4_combout\ : std_logic;
SIGNAL \io1|Add44~3\ : std_logic;
SIGNAL \io1|Add44~4_combout\ : std_logic;
SIGNAL \io1|Add44~12_combout\ : std_logic;
SIGNAL \io1|Add44~5\ : std_logic;
SIGNAL \io1|Add44~7\ : std_logic;
SIGNAL \io1|Add44~9\ : std_logic;
SIGNAL \io1|Add44~10_combout\ : std_logic;
SIGNAL \io1|Add44~0_combout\ : std_logic;
SIGNAL \io1|Add44~6_combout\ : std_logic;
SIGNAL \io1|LessThan45~0_combout\ : std_logic;
SIGNAL \io1|Add44~8_combout\ : std_logic;
SIGNAL \io1|LessThan45~1_combout\ : std_logic;
SIGNAL \io1|Selector13~1_combout\ : std_logic;
SIGNAL \io1|Selector17~1_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~19_combout\ : std_logic;
SIGNAL \io1|Selector17~2_combout\ : std_logic;
SIGNAL \io1|Selector17~3_combout\ : std_logic;
SIGNAL \io1|Selector17~4_combout\ : std_logic;
SIGNAL \io1|Selector17~5_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~22_combout\ : std_logic;
SIGNAL \io1|Selector11~5_combout\ : std_logic;
SIGNAL \io1|Selector11~6_combout\ : std_logic;
SIGNAL \io1|Add41~0_combout\ : std_logic;
SIGNAL \io1|Selector23~0_combout\ : std_logic;
SIGNAL \io1|cursorVertRestore[0]~10_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~4_combout\ : std_logic;
SIGNAL \io1|Selector12~7_combout\ : std_logic;
SIGNAL \io1|Selector11~7_combout\ : std_logic;
SIGNAL \io1|Selector11~8_combout\ : std_logic;
SIGNAL \io1|Selector11~9_combout\ : std_logic;
SIGNAL \io1|Selector11~3_combout\ : std_logic;
SIGNAL \io1|WideOr2~combout\ : std_logic;
SIGNAL \io1|Selector12~13_combout\ : std_logic;
SIGNAL \io1|Selector12~14_combout\ : std_logic;
SIGNAL \io1|Selector11~13_combout\ : std_logic;
SIGNAL \io1|Selector11~4_combout\ : std_logic;
SIGNAL \io1|cursorVert~21_combout\ : std_logic;
SIGNAL \io1|Selector11~10_combout\ : std_logic;
SIGNAL \io1|Selector8~3_combout\ : std_logic;
SIGNAL \io1|Selector11~11_combout\ : std_logic;
SIGNAL \io1|cursorVert~12_combout\ : std_logic;
SIGNAL \io1|cursorVert~32_combout\ : std_logic;
SIGNAL \io1|cursorVert~30_combout\ : std_logic;
SIGNAL \io1|Selector10~4_combout\ : std_logic;
SIGNAL \io1|Selector10~5_combout\ : std_logic;
SIGNAL \io1|Selector10~10_combout\ : std_logic;
SIGNAL \io1|Add47~1\ : std_logic;
SIGNAL \io1|Add47~2_combout\ : std_logic;
SIGNAL \io1|cursorVert~25_combout\ : std_logic;
SIGNAL \io1|Add42~1\ : std_logic;
SIGNAL \io1|Add42~3\ : std_logic;
SIGNAL \io1|Add42~5\ : std_logic;
SIGNAL \io1|Add42~7\ : std_logic;
SIGNAL \io1|Add42~9\ : std_logic;
SIGNAL \io1|Add42~11\ : std_logic;
SIGNAL \io1|Add42~12_combout\ : std_logic;
SIGNAL \io1|Add42~6_combout\ : std_logic;
SIGNAL \io1|Add42~10_combout\ : std_logic;
SIGNAL \io1|Add42~8_combout\ : std_logic;
SIGNAL \io1|LessThan44~0_combout\ : std_logic;
SIGNAL \io1|Add42~13\ : std_logic;
SIGNAL \io1|Add42~14_combout\ : std_logic;
SIGNAL \io1|LessThan44~1_combout\ : std_logic;
SIGNAL \io1|Add42~2_combout\ : std_logic;
SIGNAL \io1|display_store~22_combout\ : std_logic;
SIGNAL \io1|cursorVert~24_combout\ : std_logic;
SIGNAL \io1|cursorVert~26_combout\ : std_logic;
SIGNAL \io1|LessThan42~0_combout\ : std_logic;
SIGNAL \io1|LessThan42~1_combout\ : std_logic;
SIGNAL \io1|LessThan42~2_combout\ : std_logic;
SIGNAL \io1|Selector9~0_combout\ : std_logic;
SIGNAL \io1|Add40~1\ : std_logic;
SIGNAL \io1|Add40~2_combout\ : std_logic;
SIGNAL \io1|cursorVert~27_combout\ : std_logic;
SIGNAL \io1|cursorVert~28_combout\ : std_logic;
SIGNAL \io1|cursorVert~29_combout\ : std_logic;
SIGNAL \io1|cursorVert~23_combout\ : std_logic;
SIGNAL \io1|cursorVert~31_combout\ : std_logic;
SIGNAL \io1|cursorVert~33_combout\ : std_logic;
SIGNAL \io1|Selector11~12_combout\ : std_logic;
SIGNAL \io1|LessThan41~0_combout\ : std_logic;
SIGNAL \io1|LessThan41~1_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~29_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~30_combout\ : std_logic;
SIGNAL \io1|Equal52~1_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[6]~24_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[6]~25_combout\ : std_logic;
SIGNAL \io1|paramCount[1]~0_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[6]~26_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[6]~27_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[6]~28_combout\ : std_logic;
SIGNAL \io1|WideOr3~1_combout\ : std_logic;
SIGNAL \io1|WideOr3~2_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[6]~31_combout\ : std_logic;
SIGNAL \io1|Add45~5\ : std_logic;
SIGNAL \io1|Add45~6_combout\ : std_logic;
SIGNAL \io1|Add43~5\ : std_logic;
SIGNAL \io1|Add43~6_combout\ : std_logic;
SIGNAL \io1|Selector16~0_combout\ : std_logic;
SIGNAL \io1|Add48~5\ : std_logic;
SIGNAL \io1|Add48~6_combout\ : std_logic;
SIGNAL \io1|Add46~5\ : std_logic;
SIGNAL \io1|Add46~6_combout\ : std_logic;
SIGNAL \io1|Selector16~1_combout\ : std_logic;
SIGNAL \io1|Selector16~2_combout\ : std_logic;
SIGNAL \io1|Selector16~3_combout\ : std_logic;
SIGNAL \io1|Selector28~0_combout\ : std_logic;
SIGNAL \io1|Selector16~4_combout\ : std_logic;
SIGNAL \io1|Selector16~5_combout\ : std_logic;
SIGNAL \io1|Add43~7\ : std_logic;
SIGNAL \io1|Add43~8_combout\ : std_logic;
SIGNAL \io1|Selector27~0_combout\ : std_logic;
SIGNAL \io1|Add45~7\ : std_logic;
SIGNAL \io1|Add45~8_combout\ : std_logic;
SIGNAL \io1|Selector15~0_combout\ : std_logic;
SIGNAL \io1|Add48~7\ : std_logic;
SIGNAL \io1|Add48~8_combout\ : std_logic;
SIGNAL \io1|Selector15~1_combout\ : std_logic;
SIGNAL \io1|Selector15~2_combout\ : std_logic;
SIGNAL \io1|Add46~7\ : std_logic;
SIGNAL \io1|Add46~8_combout\ : std_logic;
SIGNAL \io1|Selector15~3_combout\ : std_logic;
SIGNAL \io1|Selector15~4_combout\ : std_logic;
SIGNAL \io1|Selector14~8_combout\ : std_logic;
SIGNAL \io1|Selector15~5_combout\ : std_logic;
SIGNAL \io1|Add43~9\ : std_logic;
SIGNAL \io1|Add43~10_combout\ : std_logic;
SIGNAL \io1|Add45~9\ : std_logic;
SIGNAL \io1|Add45~10_combout\ : std_logic;
SIGNAL \io1|Selector14~2_combout\ : std_logic;
SIGNAL \io1|Add48~9\ : std_logic;
SIGNAL \io1|Add48~10_combout\ : std_logic;
SIGNAL \io1|Add46~9\ : std_logic;
SIGNAL \io1|Add46~10_combout\ : std_logic;
SIGNAL \io1|Selector14~3_combout\ : std_logic;
SIGNAL \io1|Selector14~4_combout\ : std_logic;
SIGNAL \io1|Selector14~5_combout\ : std_logic;
SIGNAL \io1|Selector14~6_combout\ : std_logic;
SIGNAL \io1|Selector14~7_combout\ : std_logic;
SIGNAL \io1|Add44~11\ : std_logic;
SIGNAL \io1|Add44~13\ : std_logic;
SIGNAL \io1|Add44~14_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~17_combout\ : std_logic;
SIGNAL \io1|Selector18~1_combout\ : std_logic;
SIGNAL \io1|Selector18~2_combout\ : std_logic;
SIGNAL \io1|Selector18~3_combout\ : std_logic;
SIGNAL \io1|Add45~2_combout\ : std_logic;
SIGNAL \io1|Add43~2_combout\ : std_logic;
SIGNAL \io1|Selector18~0_combout\ : std_logic;
SIGNAL \io1|Selector18~4_combout\ : std_logic;
SIGNAL \io1|Selector18~5_combout\ : std_logic;
SIGNAL \io1|Add3~0_combout\ : std_logic;
SIGNAL \io1|Add5~0_combout\ : std_logic;
SIGNAL \io1|Add4~1\ : std_logic;
SIGNAL \io1|Add4~3\ : std_logic;
SIGNAL \io1|Add4~5\ : std_logic;
SIGNAL \io1|Add4~7\ : std_logic;
SIGNAL \io1|Add4~9\ : std_logic;
SIGNAL \io1|Add4~10_combout\ : std_logic;
SIGNAL \io1|Add3~1\ : std_logic;
SIGNAL \io1|Add3~3\ : std_logic;
SIGNAL \io1|Add3~5\ : std_logic;
SIGNAL \io1|Add3~7\ : std_logic;
SIGNAL \io1|Add3~9\ : std_logic;
SIGNAL \io1|Add3~11\ : std_logic;
SIGNAL \io1|Add3~13\ : std_logic;
SIGNAL \io1|Add3~14_combout\ : std_logic;
SIGNAL \io1|Add3~12_combout\ : std_logic;
SIGNAL \io1|Add4~8_combout\ : std_logic;
SIGNAL \io1|Add4~6_combout\ : std_logic;
SIGNAL \io1|Add3~10_combout\ : std_logic;
SIGNAL \io1|Add3~8_combout\ : std_logic;
SIGNAL \io1|Add4~4_combout\ : std_logic;
SIGNAL \io1|Add4~2_combout\ : std_logic;
SIGNAL \io1|Add3~6_combout\ : std_logic;
SIGNAL \io1|Add3~4_combout\ : std_logic;
SIGNAL \io1|Add4~0_combout\ : std_logic;
SIGNAL \io1|Add3~2_combout\ : std_logic;
SIGNAL \io1|Add5~1\ : std_logic;
SIGNAL \io1|Add5~3\ : std_logic;
SIGNAL \io1|Add5~5\ : std_logic;
SIGNAL \io1|Add5~7\ : std_logic;
SIGNAL \io1|Add5~9\ : std_logic;
SIGNAL \io1|Add5~11\ : std_logic;
SIGNAL \io1|Add5~13\ : std_logic;
SIGNAL \io1|Add5~15\ : std_logic;
SIGNAL \io1|Add5~16_combout\ : std_logic;
SIGNAL \io1|Add5~14_combout\ : std_logic;
SIGNAL \io1|Add5~12_combout\ : std_logic;
SIGNAL \io1|Add5~10_combout\ : std_logic;
SIGNAL \io1|Add5~8_combout\ : std_logic;
SIGNAL \io1|Add5~6_combout\ : std_logic;
SIGNAL \io1|Add5~4_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\ : std_logic;
SIGNAL \io1|Add5~2_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[146]~72_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[146]~73_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[154]~90_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[153]~91_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[152]~92_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[151]~93_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[150]~94_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[149]~95_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[148]~96_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~5\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~9\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~13\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~15_cout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~17_cout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[160]~83_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[161]~84_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[162]~85_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[163]~86_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[164]~87_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ : std_logic;
SIGNAL \io1|Mod1|auto_generated|divider|divider|StageOut[166]~89_combout\ : std_logic;
SIGNAL \io1|Selector7~0_combout\ : std_logic;
SIGNAL \io1|WideOr2~0_combout\ : std_logic;
SIGNAL \io1|dispCharWRData[7]~0_combout\ : std_logic;
SIGNAL \io1|Equal57~0_combout\ : std_logic;
SIGNAL \io1|cursorVertRestore[0]~7_combout\ : std_logic;
SIGNAL \io1|Selector20~0_combout\ : std_logic;
SIGNAL \io1|Selector21~0_combout\ : std_logic;
SIGNAL \io1|Selector22~0_combout\ : std_logic;
SIGNAL \io1|Selector24~0_combout\ : std_logic;
SIGNAL \io1|Add50~1\ : std_logic;
SIGNAL \io1|Add50~3\ : std_logic;
SIGNAL \io1|Add50~5\ : std_logic;
SIGNAL \io1|Add50~7\ : std_logic;
SIGNAL \io1|Add50~8_combout\ : std_logic;
SIGNAL \io1|Add50~4_combout\ : std_logic;
SIGNAL \io1|Add50~2_combout\ : std_logic;
SIGNAL \io1|Equal62~1_combout\ : std_logic;
SIGNAL \io1|Add50~6_combout\ : std_logic;
SIGNAL \io1|Equal62~2_combout\ : std_logic;
SIGNAL \io1|Add50~0_combout\ : std_logic;
SIGNAL \io1|Equal62~0_combout\ : std_logic;
SIGNAL \io1|Equal62~3_combout\ : std_logic;
SIGNAL \io1|Selector12~11_combout\ : std_logic;
SIGNAL \io1|Selector12~12_combout\ : std_logic;
SIGNAL \io1|Selector12~15_combout\ : std_logic;
SIGNAL \io1|Add47~0_combout\ : std_logic;
SIGNAL \io1|cursorVert~8_combout\ : std_logic;
SIGNAL \io1|Add42~0_combout\ : std_logic;
SIGNAL \io1|cursorVert~7_combout\ : std_logic;
SIGNAL \io1|cursorVert~9_combout\ : std_logic;
SIGNAL \io1|Add40~0_combout\ : std_logic;
SIGNAL \io1|cursorVert~6_combout\ : std_logic;
SIGNAL \io1|cursorVert~10_combout\ : std_logic;
SIGNAL \io1|cursorVert~11_combout\ : std_logic;
SIGNAL \io1|cursorVert~13_combout\ : std_logic;
SIGNAL \io1|cursorVert~14_combout\ : std_logic;
SIGNAL \io1|cursorVert~16_combout\ : std_logic;
SIGNAL \io1|Selector12~3_combout\ : std_logic;
SIGNAL \io1|Selector12~6_combout\ : std_logic;
SIGNAL \io1|Selector12~8_combout\ : std_logic;
SIGNAL \io1|Selector12~17_combout\ : std_logic;
SIGNAL \io1|Selector12~9_combout\ : std_logic;
SIGNAL \io1|Selector12~4_combout\ : std_logic;
SIGNAL \io1|Selector12~5_combout\ : std_logic;
SIGNAL \io1|Selector12~10_combout\ : std_logic;
SIGNAL \io1|Selector12~16_combout\ : std_logic;
SIGNAL \io1|Selector34~1_combout\ : std_logic;
SIGNAL \io1|Selector34~2_combout\ : std_logic;
SIGNAL \io1|Selector34~3_combout\ : std_logic;
SIGNAL \io1|Selector34~4_combout\ : std_logic;
SIGNAL \io1|Selector34~5_combout\ : std_logic;
SIGNAL \io1|dispState.clearLine~q\ : std_logic;
SIGNAL \io1|WideOr1~0_combout\ : std_logic;
SIGNAL \io1|Selector4~0_combout\ : std_logic;
SIGNAL \io1|Selector1~0_combout\ : std_logic;
SIGNAL \io1|Selector2~0_combout\ : std_logic;
SIGNAL \io1|Selector3~0_combout\ : std_logic;
SIGNAL \io1|Equal56~0_combout\ : std_logic;
SIGNAL \io1|display_store~34_combout\ : std_logic;
SIGNAL \io1|display_store~35_combout\ : std_logic;
SIGNAL \io1|display_store~36_combout\ : std_logic;
SIGNAL \io1|display_store~37_combout\ : std_logic;
SIGNAL \io1|Selector33~0_combout\ : std_logic;
SIGNAL \io1|dispState.dispNextLoc~q\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~32_combout\ : std_logic;
SIGNAL \io1|LessThan46~1_cout\ : std_logic;
SIGNAL \io1|LessThan46~3_cout\ : std_logic;
SIGNAL \io1|LessThan46~5_cout\ : std_logic;
SIGNAL \io1|LessThan46~7_cout\ : std_logic;
SIGNAL \io1|LessThan46~9_cout\ : std_logic;
SIGNAL \io1|LessThan46~11_cout\ : std_logic;
SIGNAL \io1|LessThan46~12_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~22_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~23_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~33_combout\ : std_logic;
SIGNAL \io1|Add43~0_combout\ : std_logic;
SIGNAL \io1|Add45~0_combout\ : std_logic;
SIGNAL \io1|Selector31~0_combout\ : std_logic;
SIGNAL \io1|Selector19~0_combout\ : std_logic;
SIGNAL \io1|Add48~0_combout\ : std_logic;
SIGNAL \io1|Add46~0_combout\ : std_logic;
SIGNAL \io1|Selector19~1_combout\ : std_logic;
SIGNAL \io1|Selector19~2_combout\ : std_logic;
SIGNAL \io1|Selector19~3_combout\ : std_logic;
SIGNAL \io1|Selector19~4_combout\ : std_logic;
SIGNAL \io1|Selector19~5_combout\ : std_logic;
SIGNAL \io1|cursorVert~19_combout\ : std_logic;
SIGNAL \io1|cursorVert~20_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~20_combout\ : std_logic;
SIGNAL \io1|cursorHoriz[5]~21_combout\ : std_logic;
SIGNAL \io1|Add43~11\ : std_logic;
SIGNAL \io1|Add43~12_combout\ : std_logic;
SIGNAL \io1|Selector13~3_combout\ : std_logic;
SIGNAL \io1|Selector13~4_combout\ : std_logic;
SIGNAL \io1|Add46~11\ : std_logic;
SIGNAL \io1|Add46~12_combout\ : std_logic;
SIGNAL \io1|Add48~11\ : std_logic;
SIGNAL \io1|Add48~12_combout\ : std_logic;
SIGNAL \io1|Selector13~5_combout\ : std_logic;
SIGNAL \io1|Add45~11\ : std_logic;
SIGNAL \io1|Add45~12_combout\ : std_logic;
SIGNAL \io1|Selector25~0_combout\ : std_logic;
SIGNAL \io1|Selector13~2_combout\ : std_logic;
SIGNAL \io1|Selector13~6_combout\ : std_logic;
SIGNAL \io1|Selector13~7_combout\ : std_logic;
SIGNAL \io1|LessThan53~0_combout\ : std_logic;
SIGNAL \io1|LessThan53~1_combout\ : std_logic;
SIGNAL \io1|startAddr[6]~24_combout\ : std_logic;
SIGNAL \io1|Selector34~0_combout\ : std_logic;
SIGNAL \io1|startAddr[6]~23_combout\ : std_logic;
SIGNAL \io1|startAddr[4]~10\ : std_logic;
SIGNAL \io1|startAddr[5]~11_combout\ : std_logic;
SIGNAL \io1|startAddr[5]~12\ : std_logic;
SIGNAL \io1|startAddr[6]~13_combout\ : std_logic;
SIGNAL \io1|startAddr[6]~14\ : std_logic;
SIGNAL \io1|startAddr[7]~15_combout\ : std_logic;
SIGNAL \io1|startAddr[7]~16\ : std_logic;
SIGNAL \io1|startAddr[8]~17_combout\ : std_logic;
SIGNAL \io1|startAddr[8]~18\ : std_logic;
SIGNAL \io1|startAddr[9]~19_combout\ : std_logic;
SIGNAL \io1|startAddr[9]~20\ : std_logic;
SIGNAL \io1|startAddr[10]~21_combout\ : std_logic;
SIGNAL \io1|Add0~13\ : std_logic;
SIGNAL \io1|Add0~14_combout\ : std_logic;
SIGNAL \io1|Add2~15\ : std_logic;
SIGNAL \io1|Add2~16_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \io1|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ : std_logic;
SIGNAL \io1|Selector0~0_combout\ : std_logic;
SIGNAL \io1|Equal56~1_combout\ : std_logic;
SIGNAL \io1|Equal56~2_combout\ : std_logic;
SIGNAL \io1|Selector11~2_combout\ : std_logic;
SIGNAL \io1|Selector8~16_combout\ : std_logic;
SIGNAL \io1|Selector8~17_combout\ : std_logic;
SIGNAL \io1|Selector8~4_combout\ : std_logic;
SIGNAL \io1|Add41~1_combout\ : std_logic;
SIGNAL \io1|Add41~3_combout\ : std_logic;
SIGNAL \io1|Add40~3\ : std_logic;
SIGNAL \io1|Add40~5\ : std_logic;
SIGNAL \io1|Add40~7\ : std_logic;
SIGNAL \io1|Add40~8_combout\ : std_logic;
SIGNAL \io1|Add39~0_combout\ : std_logic;
SIGNAL \io1|Add39~1_combout\ : std_logic;
SIGNAL \io1|cursorVert~73_combout\ : std_logic;
SIGNAL \io1|cursorVert~69_combout\ : std_logic;
SIGNAL \io1|LessThan48~0_combout\ : std_logic;
SIGNAL \io1|Add47~3\ : std_logic;
SIGNAL \io1|Add47~5\ : std_logic;
SIGNAL \io1|Add47~7\ : std_logic;
SIGNAL \io1|Add47~8_combout\ : std_logic;
SIGNAL \io1|cursorVert~70_combout\ : std_logic;
SIGNAL \io1|cursorVert~71_combout\ : std_logic;
SIGNAL \io1|cursorVert~72_combout\ : std_logic;
SIGNAL \io1|cursorVert~74_combout\ : std_logic;
SIGNAL \io1|cursorVert~75_combout\ : std_logic;
SIGNAL \io1|Selector8~5_combout\ : std_logic;
SIGNAL \io1|Selector8~6_combout\ : std_logic;
SIGNAL \io1|Selector8~11_combout\ : std_logic;
SIGNAL \io1|Selector8~19_combout\ : std_logic;
SIGNAL \io1|Selector8~10_combout\ : std_logic;
SIGNAL \io1|Selector8~12_combout\ : std_logic;
SIGNAL \io1|Selector8~7_combout\ : std_logic;
SIGNAL \io1|Selector8~8_combout\ : std_logic;
SIGNAL \io1|Selector8~9_combout\ : std_logic;
SIGNAL \io1|Selector8~13_combout\ : std_logic;
SIGNAL \io1|Selector8~18_combout\ : std_logic;
SIGNAL \io1|display_store~21_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~34_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~51_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~52_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~36_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~35_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~37_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~76_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~38_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~39_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~40_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~41_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~44_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~42_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~43_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~45_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~46_combout\ : std_logic;
SIGNAL \io1|Add42~4_combout\ : std_logic;
SIGNAL \io1|Selector10~6_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~47_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~48_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~49_combout\ : std_logic;
SIGNAL \io1|Add40~4_combout\ : std_logic;
SIGNAL \io1|Selector10~7_combout\ : std_logic;
SIGNAL \io1|Add47~4_combout\ : std_logic;
SIGNAL \io1|Selector10~11_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~50_combout\ : std_logic;
SIGNAL \io1|Selector10~8_combout\ : std_logic;
SIGNAL \io1|Selector10~9_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~53_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~62_combout\ : std_logic;
SIGNAL \io1|Equal63~0_combout\ : std_logic;
SIGNAL \io1|Selector43~3_combout\ : std_logic;
SIGNAL \io1|Selector43~2_combout\ : std_logic;
SIGNAL \io1|dispState.deleteLine~q\ : std_logic;
SIGNAL \io1|Selector65~0_combout\ : std_logic;
SIGNAL \io1|Selector65~1_combout\ : std_logic;
SIGNAL \io1|dispWR~q\ : std_logic;
SIGNAL \io1|Selector6~0_combout\ : std_logic;
SIGNAL \io1|Equal58~0_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~77_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~55_combout\ : std_logic;
SIGNAL \io1|cursorVert[3]~54_combout\ : std_logic;
SIGNAL \io1|cursorVert[3]~56_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~57_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~58_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~59_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~60_combout\ : std_logic;
SIGNAL \io1|cursorVert[3]~61_combout\ : std_logic;
SIGNAL \io1|cursorVert[3]~64_combout\ : std_logic;
SIGNAL \io1|Add51~0_combout\ : std_logic;
SIGNAL \io1|cursorVert[3]~65_combout\ : std_logic;
SIGNAL \io1|cursorVert[3]~66_combout\ : std_logic;
SIGNAL \io1|cursorVert[3]~67_combout\ : std_logic;
SIGNAL \io1|Add40~6_combout\ : std_logic;
SIGNAL \io1|Selector9~1_combout\ : std_logic;
SIGNAL \io1|Selector9~2_combout\ : std_logic;
SIGNAL \io1|Add47~6_combout\ : std_logic;
SIGNAL \io1|Equal47~3_combout\ : std_logic;
SIGNAL \io1|Selector9~3_combout\ : std_logic;
SIGNAL \io1|Selector9~4_combout\ : std_logic;
SIGNAL \io1|Selector9~5_combout\ : std_logic;
SIGNAL \io1|Add41~2_combout\ : std_logic;
SIGNAL \io1|cursorVert[3]~63_combout\ : std_logic;
SIGNAL \io1|cursorVert[3]~68_combout\ : std_logic;
SIGNAL \io1|LessThan43~0_combout\ : std_logic;
SIGNAL \io1|Selector40~1_combout\ : std_logic;
SIGNAL \io1|dispState.insertLine~q\ : std_logic;
SIGNAL \io1|dispState.ins2~q\ : std_logic;
SIGNAL \io1|dispAttWRData~12_combout\ : std_logic;
SIGNAL \io1|Selector5~0_combout\ : std_logic;
SIGNAL \io1|cursorVert[2]~18_combout\ : std_logic;
SIGNAL \io1|Selector38~0_combout\ : std_logic;
SIGNAL \io1|dispState.clearChar~q\ : std_logic;
SIGNAL \io1|dispState.clearC2~q\ : std_logic;
SIGNAL \io1|Selector32~3_combout\ : std_logic;
SIGNAL \io1|Selector32~2_combout\ : std_logic;
SIGNAL \io1|Selector32~4_combout\ : std_logic;
SIGNAL \io1|dispState.idle~q\ : std_logic;
SIGNAL \io1|paramCount[2]~1_combout\ : std_logic;
SIGNAL \io1|param4[6]~7_combout\ : std_logic;
SIGNAL \io1|param4[0]~8_combout\ : std_logic;
SIGNAL \io1|param3[0]~7_combout\ : std_logic;
SIGNAL \io1|param3[0]~10_combout\ : std_logic;
SIGNAL \io1|param2[0]~6_combout\ : std_logic;
SIGNAL \io1|param2[0]~9_combout\ : std_logic;
SIGNAL \io1|param2[1]~10_combout\ : std_logic;
SIGNAL \io1|param1[2]~10_combout\ : std_logic;
SIGNAL \io1|Add26~0_combout\ : std_logic;
SIGNAL \io1|param1[3]~12_combout\ : std_logic;
SIGNAL \io1|Equal47~0_combout\ : std_logic;
SIGNAL \io1|display_store~32_combout\ : std_logic;
SIGNAL \io1|display_store~40_combout\ : std_logic;
SIGNAL \io1|param1[6]~6_combout\ : std_logic;
SIGNAL \io1|param1[6]~7_combout\ : std_logic;
SIGNAL \io1|escState.processingAdditionalParams~2_combout\ : std_logic;
SIGNAL \io1|escState.waitForLeftBracket~q\ : std_logic;
SIGNAL \io1|display_store~13_combout\ : std_logic;
SIGNAL \io1|param1[6]~15_combout\ : std_logic;
SIGNAL \io1|param1[6]~16_combout\ : std_logic;
SIGNAL \io1|param1[0]~19_combout\ : std_logic;
SIGNAL \io1|param1[0]~20_combout\ : std_logic;
SIGNAL \io1|Equal47~1_combout\ : std_logic;
SIGNAL \io1|display_store~28_combout\ : std_logic;
SIGNAL \io1|paramCount[1]~9_combout\ : std_logic;
SIGNAL \io1|paramCount[1]~10_combout\ : std_logic;
SIGNAL \io1|paramCount[0]~3_combout\ : std_logic;
SIGNAL \io1|paramCount[1]~11_combout\ : std_logic;
SIGNAL \io1|display_store~17_combout\ : std_logic;
SIGNAL \io1|display_store~18_combout\ : std_logic;
SIGNAL \io1|display_store~19_combout\ : std_logic;
SIGNAL \io1|escState.processingAdditionalParams~1_combout\ : std_logic;
SIGNAL \io1|paramCount[0]~2_combout\ : std_logic;
SIGNAL \io1|paramCount[0]~4_combout\ : std_logic;
SIGNAL \io1|paramCount[0]~5_combout\ : std_logic;
SIGNAL \io1|display_store~15_combout\ : std_logic;
SIGNAL \io1|display_store~16_combout\ : std_logic;
SIGNAL \io1|paramCount[2]~6_combout\ : std_logic;
SIGNAL \io1|paramCount[2]~7_combout\ : std_logic;
SIGNAL \io1|paramCount[2]~8_combout\ : std_logic;
SIGNAL \io1|display_store~9_combout\ : std_logic;
SIGNAL \io1|display_store~11_combout\ : std_logic;
SIGNAL \io1|escState.processingAdditionalParams~0_combout\ : std_logic;
SIGNAL \io1|escState.processingAdditionalParams~q\ : std_logic;
SIGNAL \io1|dispByteSent~0_combout\ : std_logic;
SIGNAL \io1|dispByteSent~1_combout\ : std_logic;
SIGNAL \io1|dispByteSent~q\ : std_logic;
SIGNAL \io1|display_store~2_combout\ : std_logic;
SIGNAL \io2|rxCurrentByteBuffer[1]~feeder_combout\ : std_logic;
SIGNAL \io2|rxBuffer~15feeder_combout\ : std_logic;
SIGNAL \io2|rxClockCount[0]~6_combout\ : std_logic;
SIGNAL \io2|rxClockCount[3]~13\ : std_logic;
SIGNAL \io2|rxClockCount[4]~16_combout\ : std_logic;
SIGNAL \io2|Equal5~0_combout\ : std_logic;
SIGNAL \io2|rxClockCount[4]~17\ : std_logic;
SIGNAL \io2|rxClockCount[5]~18_combout\ : std_logic;
SIGNAL \io2|rxState.dataBit~0_combout\ : std_logic;
SIGNAL \io2|rxState.stopBit~0_combout\ : std_logic;
SIGNAL \io2|Selector3~0_combout\ : std_logic;
SIGNAL \io2|rxCurrentByteBuffer[0]~2_combout\ : std_logic;
SIGNAL \io2|rxBitCount[0]~0_combout\ : std_logic;
SIGNAL \io2|Selector2~0_combout\ : std_logic;
SIGNAL \io2|Selector1~0_combout\ : std_logic;
SIGNAL \io2|rxState.stopBit~2_combout\ : std_logic;
SIGNAL \io2|Selector0~0_combout\ : std_logic;
SIGNAL \io2|rxState.stopBit~3_combout\ : std_logic;
SIGNAL \io2|rxState.stopBit~1_combout\ : std_logic;
SIGNAL \io2|rxState.stopBit~4_combout\ : std_logic;
SIGNAL \io2|rxState.dataBit~q\ : std_logic;
SIGNAL \io2|rxState.stopBit~q\ : std_logic;
SIGNAL \io2|rxState.idle~0_combout\ : std_logic;
SIGNAL \io2|rxState.idle~q\ : std_logic;
SIGNAL \io2|rxClockCount[0]~14_combout\ : std_logic;
SIGNAL \io2|rxClockCount[0]~15_combout\ : std_logic;
SIGNAL \io2|rxClockCount[0]~7\ : std_logic;
SIGNAL \io2|rxClockCount[1]~8_combout\ : std_logic;
SIGNAL \io2|rxClockCount[1]~9\ : std_logic;
SIGNAL \io2|rxClockCount[2]~10_combout\ : std_logic;
SIGNAL \io2|rxClockCount[2]~11\ : std_logic;
SIGNAL \io2|rxClockCount[3]~12_combout\ : std_logic;
SIGNAL \io2|rxInPointer[5]~10_combout\ : std_logic;
SIGNAL \io2|rxInPointer[5]~11_combout\ : std_logic;
SIGNAL \io2|rxInPointer[0]~6_combout\ : std_logic;
SIGNAL \io2|rxInPointer[0]~feeder_combout\ : std_logic;
SIGNAL \io2|rxInPointer[1]~9\ : std_logic;
SIGNAL \io2|rxInPointer[2]~12_combout\ : std_logic;
SIGNAL \io2|rxInPointer[2]~feeder_combout\ : std_logic;
SIGNAL \io2|rxInPointer[2]~13\ : std_logic;
SIGNAL \io2|rxInPointer[3]~14_combout\ : std_logic;
SIGNAL \io2|rxInPointer[3]~feeder_combout\ : std_logic;
SIGNAL \io2|rxInPointer[3]~15\ : std_logic;
SIGNAL \io2|rxInPointer[4]~16_combout\ : std_logic;
SIGNAL \io2|LessThan4~0_combout\ : std_logic;
SIGNAL \io2|rxInPointer[4]~17\ : std_logic;
SIGNAL \io2|rxInPointer[5]~18_combout\ : std_logic;
SIGNAL \io2|LessThan4~1_combout\ : std_logic;
SIGNAL \io2|rxInPointer[0]~7\ : std_logic;
SIGNAL \io2|rxInPointer[1]~8_combout\ : std_logic;
SIGNAL \io2|rxInPointer[1]~feeder_combout\ : std_logic;
SIGNAL \io2|rxBuffer~22_combout\ : std_logic;
SIGNAL \io2|rxBuffer~23_combout\ : std_logic;
SIGNAL \io2|rxBuffer~15_q\ : std_logic;
SIGNAL \io2|rxBuffer~24_combout\ : std_logic;
SIGNAL \io2|Add5~0_combout\ : std_logic;
SIGNAL \io2|rxReadPointer[0]~1_combout\ : std_logic;
SIGNAL \io2|Add5~1\ : std_logic;
SIGNAL \io2|Add5~2_combout\ : std_logic;
SIGNAL \io2|rxReadPointer[1]~2_combout\ : std_logic;
SIGNAL \io2|Add5~3\ : std_logic;
SIGNAL \io2|Add5~4_combout\ : std_logic;
SIGNAL \io2|rxReadPointer[2]~3_combout\ : std_logic;
SIGNAL \io2|Add5~5\ : std_logic;
SIGNAL \io2|Add5~6_combout\ : std_logic;
SIGNAL \io2|rxReadPointer[3]~4_combout\ : std_logic;
SIGNAL \io2|Add5~7\ : std_logic;
SIGNAL \io2|Add5~9\ : std_logic;
SIGNAL \io2|Add5~10_combout\ : std_logic;
SIGNAL \io2|rxReadPointer[5]~6_combout\ : std_logic;
SIGNAL \io2|LessThan3~0_combout\ : std_logic;
SIGNAL \io2|LessThan3~1_combout\ : std_logic;
SIGNAL \io2|Add5~8_combout\ : std_logic;
SIGNAL \io2|rxReadPointer[4]~5_combout\ : std_logic;
SIGNAL \io2|Equal0~2_combout\ : std_logic;
SIGNAL \io2|Equal0~0_combout\ : std_logic;
SIGNAL \io2|Equal0~1_combout\ : std_logic;
SIGNAL \io2|rxReadPointer[0]~0_combout\ : std_logic;
SIGNAL \io2|rxReadPointer[0]~0_wirecell_combout\ : std_logic;
SIGNAL \io2|rxCurrentByteBuffer[0]~feeder_combout\ : std_logic;
SIGNAL \io2|Add5~12_combout\ : std_logic;
SIGNAL \io2|Add5~13_combout\ : std_logic;
SIGNAL \io2|Add5~14_combout\ : std_logic;
SIGNAL \io2|Add5~15_combout\ : std_logic;
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \io2|rxBuffer~25_combout\ : std_logic;
SIGNAL \io2|rxBuffer~13_q\ : std_logic;
SIGNAL \io2|dataOut[1]~0_combout\ : std_logic;
SIGNAL \n_WR_uart~clkctrl_outclk\ : std_logic;
SIGNAL \io2|txState.dataBit~0_combout\ : std_logic;
SIGNAL \io2|txClockCount[0]~6_combout\ : std_logic;
SIGNAL \io2|txd~4_combout\ : std_logic;
SIGNAL \io2|txClockCount[0]~7\ : std_logic;
SIGNAL \io2|txClockCount[1]~9_combout\ : std_logic;
SIGNAL \io2|txClockCount[1]~10\ : std_logic;
SIGNAL \io2|txClockCount[2]~11_combout\ : std_logic;
SIGNAL \io2|txClockCount[2]~12\ : std_logic;
SIGNAL \io2|txClockCount[3]~13_combout\ : std_logic;
SIGNAL \io2|txClockCount[3]~14\ : std_logic;
SIGNAL \io2|txClockCount[4]~15_combout\ : std_logic;
SIGNAL \io2|txClockCount[4]~16\ : std_logic;
SIGNAL \io2|txClockCount[5]~17_combout\ : std_logic;
SIGNAL \io2|Equal7~1_combout\ : std_logic;
SIGNAL \cts1~input_o\ : std_logic;
SIGNAL \io2|txd~1_combout\ : std_logic;
SIGNAL \io2|txClockCount[0]~8_combout\ : std_logic;
SIGNAL \io2|Equal7~0_combout\ : std_logic;
SIGNAL \io2|Selector25~0_combout\ : std_logic;
SIGNAL \io2|txBitCount[0]~0_combout\ : std_logic;
SIGNAL \io2|txBitCount[0]~2_combout\ : std_logic;
SIGNAL \io2|txBitCount[1]~3_combout\ : std_logic;
SIGNAL \io2|Add9~1_combout\ : std_logic;
SIGNAL \io2|txBitCount[2]~4_combout\ : std_logic;
SIGNAL \io2|Add9~0_combout\ : std_logic;
SIGNAL \io2|txBitCount[3]~1_combout\ : std_logic;
SIGNAL \io2|Equal8~0_combout\ : std_logic;
SIGNAL \io2|txState.idle~0_combout\ : std_logic;
SIGNAL \io2|txState.idle~1_combout\ : std_logic;
SIGNAL \io2|txState.dataBit~q\ : std_logic;
SIGNAL \io2|txState.stopBit~q\ : std_logic;
SIGNAL \io2|txState.idle~2_combout\ : std_logic;
SIGNAL \io2|txState.idle~q\ : std_logic;
SIGNAL \io2|txByteSent~0_combout\ : std_logic;
SIGNAL \io2|txByteSent~1_combout\ : std_logic;
SIGNAL \io2|txByteSent~q\ : std_logic;
SIGNAL \io2|txByteWritten~0_combout\ : std_logic;
SIGNAL \io2|txByteWritten~q\ : std_logic;
SIGNAL \io2|tx_fsm~0_combout\ : std_logic;
SIGNAL \cpu1|addr~3_combout\ : std_logic;
SIGNAL \cpu1|addr~0_combout\ : std_logic;
SIGNAL \cpu1|addr~2_combout\ : std_logic;
SIGNAL \cpu1|Selector327~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr221~0_combout\ : std_logic;
SIGNAL \cpu1|addr~8_combout\ : std_logic;
SIGNAL \cpu1|Selector581~5_combout\ : std_logic;
SIGNAL \cpu1|Selector151~0_combout\ : std_logic;
SIGNAL \cpu1|Selector151~1_combout\ : std_logic;
SIGNAL \cpu1|Selector151~2_combout\ : std_logic;
SIGNAL \cpu1|Selector327~0_combout\ : std_logic;
SIGNAL \cpu1|Selector327~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr6~combout\ : std_logic;
SIGNAL \cpu1|WideOr221~combout\ : std_logic;
SIGNAL \cpu1|Selector316~6_combout\ : std_logic;
SIGNAL \cpu1|Selector316~0_combout\ : std_logic;
SIGNAL \cpu1|Selector323~3_combout\ : std_logic;
SIGNAL \cpu1|Selector323~4_combout\ : std_logic;
SIGNAL \cpu1|Selector324~3_combout\ : std_logic;
SIGNAL \cpu1|Selector324~4_combout\ : std_logic;
SIGNAL \cpu1|Selector322~3_combout\ : std_logic;
SIGNAL \cpu1|Selector322~4_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \cpu1|Selector326~3_combout\ : std_logic;
SIGNAL \cpu1|Selector326~4_combout\ : std_logic;
SIGNAL \cpu1|Selector325~3_combout\ : std_logic;
SIGNAL \cpu1|Selector325~4_combout\ : std_logic;
SIGNAL \Equal3~1_combout\ : std_logic;
SIGNAL \cpu1|Selector319~3_combout\ : std_logic;
SIGNAL \cpu1|Selector319~4_combout\ : std_logic;
SIGNAL \cpu1|Selector318~3_combout\ : std_logic;
SIGNAL \cpu1|Selector318~4_combout\ : std_logic;
SIGNAL \cpu1|Selector321~3_combout\ : std_logic;
SIGNAL \cpu1|Selector321~4_combout\ : std_logic;
SIGNAL \cpu1|Selector320~3_combout\ : std_logic;
SIGNAL \cpu1|Selector320~4_combout\ : std_logic;
SIGNAL \mm1|amap~0_combout\ : std_logic;
SIGNAL \mm1|amap~1_combout\ : std_logic;
SIGNAL \Equal6~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_byte~0_combout\ : std_logic;
SIGNAL \n_RD~2_combout\ : std_logic;
SIGNAL \n_RD~q\ : std_logic;
SIGNAL \n_RD_sd~combout\ : std_logic;
SIGNAL \n_WR_sd~combout\ : std_logic;
SIGNAL \n_WR_sd~clkctrl_outclk\ : std_logic;
SIGNAL \cpu1|Selector153~0_combout\ : std_logic;
SIGNAL \cpu1|Selector153~1_combout\ : std_logic;
SIGNAL \cpu1|Selector329~1_combout\ : std_logic;
SIGNAL \cpu1|Selector329~2_combout\ : std_logic;
SIGNAL \cpu1|Selector329~3_combout\ : std_logic;
SIGNAL \mm1|proc_reg~2_combout\ : std_logic;
SIGNAL \sd1|wr_cmd_reg~0_combout\ : std_logic;
SIGNAL \sd1|wr_cmd_reg~1_combout\ : std_logic;
SIGNAL \sd1|wr_cmd_reg~2_combout\ : std_logic;
SIGNAL \sd1|block_read~0_combout\ : std_logic;
SIGNAL \sd1|Selector103~0_combout\ : std_logic;
SIGNAL \sd1|clkCount[0]~6_combout\ : std_logic;
SIGNAL \sd1|clkCount[4]~15\ : std_logic;
SIGNAL \sd1|clkCount[5]~16_combout\ : std_logic;
SIGNAL \sd1|LessThan0~0_combout\ : std_logic;
SIGNAL \sd1|clkCount[0]~7\ : std_logic;
SIGNAL \sd1|clkCount[1]~8_combout\ : std_logic;
SIGNAL \sd1|clkCount[1]~9\ : std_logic;
SIGNAL \sd1|clkCount[2]~10_combout\ : std_logic;
SIGNAL \sd1|clkCount[2]~11\ : std_logic;
SIGNAL \sd1|clkCount[3]~12_combout\ : std_logic;
SIGNAL \sd1|clkCount[3]~13\ : std_logic;
SIGNAL \sd1|clkCount[4]~14_combout\ : std_logic;
SIGNAL \sd1|HighSpeed~0_combout\ : std_logic;
SIGNAL \sd1|HighSpeed~q\ : std_logic;
SIGNAL \sd1|Equal0~0_combout\ : std_logic;
SIGNAL \sd1|clkEn~combout\ : std_logic;
SIGNAL \sd1|return_state.write_block_wait~0_combout\ : std_logic;
SIGNAL \sd1|init_busy~q\ : std_logic;
SIGNAL \sd1|Selector90~0_combout\ : std_logic;
SIGNAL \sd1|state.read_block_cmd~q\ : std_logic;
SIGNAL \sd1|Selector104~0_combout\ : std_logic;
SIGNAL \sd1|block_write~0_combout\ : std_logic;
SIGNAL \sd1|block_write~q\ : std_logic;
SIGNAL \sd1|Selector104~1_combout\ : std_logic;
SIGNAL \sd1|Selector104~2_combout\ : std_logic;
SIGNAL \sd1|block_start_ack~q\ : std_logic;
SIGNAL \sd1|wr_cmd_reg~3_combout\ : std_logic;
SIGNAL \sd1|wr_cmd_reg~3clkctrl_outclk\ : std_logic;
SIGNAL \sd1|block_read~q\ : std_logic;
SIGNAL \sd1|Selector98~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_cmd~q\ : std_logic;
SIGNAL \sd1|Add2~1\ : std_logic;
SIGNAL \sd1|Add2~2_combout\ : std_logic;
SIGNAL \sd1|Selector67~0_combout\ : std_logic;
SIGNAL \sdMISO~input_o\ : std_logic;
SIGNAL \sd1|fsm~2_combout\ : std_logic;
SIGNAL \sd1|WideOr31~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[0]~1_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[0]~0_combout\ : std_logic;
SIGNAL \sd1|Equal13~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[1]~1_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[0]~2_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[1]~q\ : std_logic;
SIGNAL \sd1|Add2~3\ : std_logic;
SIGNAL \sd1|Add2~4_combout\ : std_logic;
SIGNAL \sd1|Selector66~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[2]~q\ : std_logic;
SIGNAL \sd1|Add2~5\ : std_logic;
SIGNAL \sd1|Add2~6_combout\ : std_logic;
SIGNAL \sd1|Selector65~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[3]~q\ : std_logic;
SIGNAL \sd1|Add2~7\ : std_logic;
SIGNAL \sd1|Add2~8_combout\ : std_logic;
SIGNAL \sd1|Selector64~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[4]~q\ : std_logic;
SIGNAL \sd1|Add2~9\ : std_logic;
SIGNAL \sd1|Add2~10_combout\ : std_logic;
SIGNAL \sd1|Selector63~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[5]~q\ : std_logic;
SIGNAL \sd1|Add2~11\ : std_logic;
SIGNAL \sd1|Add2~12_combout\ : std_logic;
SIGNAL \sd1|Selector62~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[6]~q\ : std_logic;
SIGNAL \sd1|Add2~13\ : std_logic;
SIGNAL \sd1|Add2~15\ : std_logic;
SIGNAL \sd1|Add2~16_combout\ : std_logic;
SIGNAL \sd1|Selector60~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[8]~q\ : std_logic;
SIGNAL \sd1|Add2~17\ : std_logic;
SIGNAL \sd1|Add2~18_combout\ : std_logic;
SIGNAL \sd1|Selector59~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[9]~q\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~6_combout\ : std_logic;
SIGNAL \sd1|Selector75~9_combout\ : std_logic;
SIGNAL \sd1|Selector124~0_combout\ : std_logic;
SIGNAL \sd1|return_state.write_block_init~q\ : std_logic;
SIGNAL \sd1|state.write_block_init~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_init~q\ : std_logic;
SIGNAL \sd1|Add2~0_combout\ : std_logic;
SIGNAL \sd1|Selector68~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[0]~q\ : std_logic;
SIGNAL \sd1|Equal14~0_combout\ : std_logic;
SIGNAL \sd1|fsm~1_combout\ : std_logic;
SIGNAL \sd1|sd_write_flag~0_combout\ : std_logic;
SIGNAL \sd1|Selector1~4_combout\ : std_logic;
SIGNAL \sd1|Selector1~5_combout\ : std_logic;
SIGNAL \sd1|sd_write_flag~q\ : std_logic;
SIGNAL \sd1|host_write_flag~0_combout\ : std_logic;
SIGNAL \sd1|Equal5~0_combout\ : std_logic;
SIGNAL \sd1|host_write_flag~q\ : std_logic;
SIGNAL \sd1|fsm~0_combout\ : std_logic;
SIGNAL \sd1|bit_counter~0_combout\ : std_logic;
SIGNAL \sd1|return_state.write_block_wait~feeder_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~17_combout\ : std_logic;
SIGNAL \sd1|return_state.read_block_cmd~2_combout\ : std_logic;
SIGNAL \sd1|return_state.write_block_wait~q\ : std_logic;
SIGNAL \sd1|state.write_block_wait~8_combout\ : std_logic;
SIGNAL \sd1|state.write_block_wait~q\ : std_logic;
SIGNAL \sd1|Selector176~0_combout\ : std_logic;
SIGNAL \sd1|Selector2~4_combout\ : std_logic;
SIGNAL \sd1|Selector108~0_combout\ : std_logic;
SIGNAL \sd1|return_state.cmd8~q\ : std_logic;
SIGNAL \sd1|state.cmd8~0_combout\ : std_logic;
SIGNAL \sd1|state.cmd8~q\ : std_logic;
SIGNAL \sd1|Selector100~0_combout\ : std_logic;
SIGNAL \sd1|Selector113~0_combout\ : std_logic;
SIGNAL \sd1|return_state.cardsel~q\ : std_logic;
SIGNAL \sd1|state.cardsel~0_combout\ : std_logic;
SIGNAL \sd1|state.cardsel~q\ : std_logic;
SIGNAL \sd1|Selector175~0_combout\ : std_logic;
SIGNAL \sd1|Selector174~0_combout\ : std_logic;
SIGNAL \sd1|Selector173~0_combout\ : std_logic;
SIGNAL \sd1|Selector172~0_combout\ : std_logic;
SIGNAL \sd1|Selector171~0_combout\ : std_logic;
SIGNAL \sd1|Selector170~0_combout\ : std_logic;
SIGNAL \sd1|Selector169~0_combout\ : std_logic;
SIGNAL \sd1|Selector168~0_combout\ : std_logic;
SIGNAL \sd1|Selector167~0_combout\ : std_logic;
SIGNAL \sd1|Selector166~0_combout\ : std_logic;
SIGNAL \sd1|Selector165~0_combout\ : std_logic;
SIGNAL \sd1|Selector164~0_combout\ : std_logic;
SIGNAL \sd1|Selector163~0_combout\ : std_logic;
SIGNAL \sd1|Selector162~0_combout\ : std_logic;
SIGNAL \sd1|Selector161~0_combout\ : std_logic;
SIGNAL \sd1|Selector160~0_combout\ : std_logic;
SIGNAL \sd1|Selector159~0_combout\ : std_logic;
SIGNAL \sd1|Selector158~0_combout\ : std_logic;
SIGNAL \sd1|Selector157~0_combout\ : std_logic;
SIGNAL \sd1|Selector156~0_combout\ : std_logic;
SIGNAL \sd1|Selector155~0_combout\ : std_logic;
SIGNAL \sd1|Selector154~0_combout\ : std_logic;
SIGNAL \sd1|Selector153~0_combout\ : std_logic;
SIGNAL \sd1|Selector152~0_combout\ : std_logic;
SIGNAL \sd1|Selector151~0_combout\ : std_logic;
SIGNAL \sd1|Selector150~0_combout\ : std_logic;
SIGNAL \sd1|Selector149~0_combout\ : std_logic;
SIGNAL \sd1|Selector148~0_combout\ : std_logic;
SIGNAL \sd1|Selector147~0_combout\ : std_logic;
SIGNAL \sd1|Selector146~0_combout\ : std_logic;
SIGNAL \sd1|Selector145~0_combout\ : std_logic;
SIGNAL \sd1|Selector87~0_combout\ : std_logic;
SIGNAL \sd1|state.cmd58~q\ : std_logic;
SIGNAL \sd1|Selector94~0_combout\ : std_logic;
SIGNAL \sd1|state.send_regreq~q\ : std_logic;
SIGNAL \sd1|Selector95~0_combout\ : std_logic;
SIGNAL \sd1|state.receive_ocr_wait~q\ : std_logic;
SIGNAL \sd1|Selector93~0_combout\ : std_logic;
SIGNAL \sd1|state.send_cmd~q\ : std_logic;
SIGNAL \sd1|Selector96~0_combout\ : std_logic;
SIGNAL \sd1|Selector96~1_combout\ : std_logic;
SIGNAL \sd1|state.receive_byte_wait~q\ : std_logic;
SIGNAL \sd1|Selector77~0_combout\ : std_logic;
SIGNAL \sd1|recv_data[0]~0_combout\ : std_logic;
SIGNAL \sd1|Selector109~0_combout\ : std_logic;
SIGNAL \sd1|return_state.cmd55~q\ : std_logic;
SIGNAL \sd1|Selector84~0_combout\ : std_logic;
SIGNAL \sd1|Selector84~1_combout\ : std_logic;
SIGNAL \sd1|state.cmd55~q\ : std_logic;
SIGNAL \sd1|Selector110~0_combout\ : std_logic;
SIGNAL \sd1|return_state.acmd41~q\ : std_logic;
SIGNAL \sd1|state.acmd41~0_combout\ : std_logic;
SIGNAL \sd1|state.acmd41~q\ : std_logic;
SIGNAL \sd1|Selector111~0_combout\ : std_logic;
SIGNAL \sd1|return_state.poll_cmd~q\ : std_logic;
SIGNAL \sd1|state.poll_cmd~0_combout\ : std_logic;
SIGNAL \sd1|state.poll_cmd~q\ : std_logic;
SIGNAL \sd1|WideOr37~0_combout\ : std_logic;
SIGNAL \sd1|Selector78~3_combout\ : std_logic;
SIGNAL \sd1|Selector75~6_combout\ : std_logic;
SIGNAL \sd1|state.write_block_wait~2_combout\ : std_logic;
SIGNAL \sd1|Add1~0_combout\ : std_logic;
SIGNAL \sd1|Selector78~8_combout\ : std_logic;
SIGNAL \sd1|bit_counter~1_combout\ : std_logic;
SIGNAL \sd1|Selector78~9_combout\ : std_logic;
SIGNAL \sd1|Selector78~2_combout\ : std_logic;
SIGNAL \sd1|Selector78~4_combout\ : std_logic;
SIGNAL \sd1|Selector69~0_combout\ : std_logic;
SIGNAL \sd1|Selector70~0_combout\ : std_logic;
SIGNAL \sd1|response_mode~q\ : std_logic;
SIGNAL \sd1|Selector78~6_combout\ : std_logic;
SIGNAL \sd1|Selector78~7_combout\ : std_logic;
SIGNAL \sd1|Selector78~11_combout\ : std_logic;
SIGNAL \sd1|Selector78~5_combout\ : std_logic;
SIGNAL \sd1|Selector78~10_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[0]~q\ : std_logic;
SIGNAL \sd1|Add1~1\ : std_logic;
SIGNAL \sd1|Add1~2_combout\ : std_logic;
SIGNAL \sd1|bit_counter~2_combout\ : std_logic;
SIGNAL \sd1|Selector77~3_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[1]~0_combout\ : std_logic;
SIGNAL \sd1|Selector77~1_combout\ : std_logic;
SIGNAL \sd1|Selector77~2_combout\ : std_logic;
SIGNAL \sd1|Selector77~4_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[1]~q\ : std_logic;
SIGNAL \sd1|Add1~3\ : std_logic;
SIGNAL \sd1|Add1~4_combout\ : std_logic;
SIGNAL \sd1|Selector76~0_combout\ : std_logic;
SIGNAL \sd1|Selector76~1_combout\ : std_logic;
SIGNAL \sd1|Selector76~2_combout\ : std_logic;
SIGNAL \sd1|bit_counter~3_combout\ : std_logic;
SIGNAL \sd1|Selector76~3_combout\ : std_logic;
SIGNAL \sd1|Selector76~4_combout\ : std_logic;
SIGNAL \sd1|Selector76~5_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[2]~q\ : std_logic;
SIGNAL \sd1|Add1~5\ : std_logic;
SIGNAL \sd1|Add1~6_combout\ : std_logic;
SIGNAL \sd1|bit_counter~4_combout\ : std_logic;
SIGNAL \sd1|Selector75~4_combout\ : std_logic;
SIGNAL \sd1|Selector75~8_combout\ : std_logic;
SIGNAL \sd1|Selector75~5_combout\ : std_logic;
SIGNAL \sd1|Selector75~7_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[3]~q\ : std_logic;
SIGNAL \sd1|Equal10~0_combout\ : std_logic;
SIGNAL \sd1|return_state.idle~0_combout\ : std_logic;
SIGNAL \sd1|return_state.idle~q\ : std_logic;
SIGNAL \sd1|Selector89~3_combout\ : std_logic;
SIGNAL \sd1|Selector89~0_combout\ : std_logic;
SIGNAL \sd1|Selector89~1_combout\ : std_logic;
SIGNAL \sd1|Selector89~2_combout\ : std_logic;
SIGNAL \sd1|Selector89~4_combout\ : std_logic;
SIGNAL \sd1|state.idle~q\ : std_logic;
SIGNAL \sd1|cmd_out[15]~32_combout\ : std_logic;
SIGNAL \sd1|Selector0~2_combout\ : std_logic;
SIGNAL \sd1|Selector0~3_combout\ : std_logic;
SIGNAL \sd1|sd_read_flag~q\ : std_logic;
SIGNAL \sd1|host_read_flag~q\ : std_logic;
SIGNAL \sd1|rd_dat_reg~0_combout\ : std_logic;
SIGNAL \sd1|return_state.read_block_data~0_combout\ : std_logic;
SIGNAL \sd1|return_state.read_block_data~q\ : std_logic;
SIGNAL \sd1|state.read_block_data~5_combout\ : std_logic;
SIGNAL \sd1|state.read_block_data~1_combout\ : std_logic;
SIGNAL \sd1|state.read_block_data~2_combout\ : std_logic;
SIGNAL \sd1|state.read_block_data~3_combout\ : std_logic;
SIGNAL \sd1|state.write_block_wait~5_combout\ : std_logic;
SIGNAL \sd1|state.write_block_wait~6_combout\ : std_logic;
SIGNAL \sd1|state.read_block_data~4_combout\ : std_logic;
SIGNAL \sd1|state.read_block_data~6_combout\ : std_logic;
SIGNAL \sd1|state.read_block_data~q\ : std_logic;
SIGNAL \sd1|Selector2~0_combout\ : std_logic;
SIGNAL \sd1|WideOr46~2_combout\ : std_logic;
SIGNAL \sd1|state.receive_byte~1_combout\ : std_logic;
SIGNAL \sd1|state.receive_byte~0_combout\ : std_logic;
SIGNAL \sd1|state.receive_byte~2_combout\ : std_logic;
SIGNAL \sd1|state.receive_byte~q\ : std_logic;
SIGNAL \sd1|return_state.rst~feeder_combout\ : std_logic;
SIGNAL \sd1|return_state.rst~q\ : std_logic;
SIGNAL \sd1|state.rst~0_combout\ : std_logic;
SIGNAL \sd1|state.rst~q\ : std_logic;
SIGNAL \sd1|Selector81~0_combout\ : std_logic;
SIGNAL \sd1|state.init~q\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~13_combout\ : std_logic;
SIGNAL \sd1|state.cmd0~q\ : std_logic;
SIGNAL \sd1|WideOr18~0_combout\ : std_logic;
SIGNAL \sd1|WideOr61~0_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~7_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~8_combout\ : std_logic;
SIGNAL \sd1|Add1~7\ : std_logic;
SIGNAL \sd1|Add1~8_combout\ : std_logic;
SIGNAL \sd1|Selector74~0_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~10_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~9_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~11_combout\ : std_logic;
SIGNAL \sd1|WideOr37~combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~16_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~12_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~14_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~15_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[4]~q\ : std_logic;
SIGNAL \sd1|Add1~9\ : std_logic;
SIGNAL \sd1|Add1~10_combout\ : std_logic;
SIGNAL \sd1|bit_counter~5_combout\ : std_logic;
SIGNAL \sd1|Selector73~0_combout\ : std_logic;
SIGNAL \sd1|Selector73~4_combout\ : std_logic;
SIGNAL \sd1|Selector73~5_combout\ : std_logic;
SIGNAL \sd1|Selector73~6_combout\ : std_logic;
SIGNAL \sd1|Selector73~7_combout\ : std_logic;
SIGNAL \sd1|Selector73~2_combout\ : std_logic;
SIGNAL \sd1|Selector73~1_combout\ : std_logic;
SIGNAL \sd1|Selector73~3_combout\ : std_logic;
SIGNAL \sd1|Selector73~8_combout\ : std_logic;
SIGNAL \sd1|Selector73~9_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[5]~q\ : std_logic;
SIGNAL \sd1|Add1~11\ : std_logic;
SIGNAL \sd1|Add1~12_combout\ : std_logic;
SIGNAL \sd1|bit_counter~6_combout\ : std_logic;
SIGNAL \sd1|Selector72~0_combout\ : std_logic;
SIGNAL \sd1|Selector72~1_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[6]~q\ : std_logic;
SIGNAL \sd1|Add1~13\ : std_logic;
SIGNAL \sd1|Add1~14_combout\ : std_logic;
SIGNAL \sd1|Selector71~0_combout\ : std_logic;
SIGNAL \sd1|Selector71~1_combout\ : std_logic;
SIGNAL \sd1|fsm:bit_counter[7]~q\ : std_logic;
SIGNAL \sd1|Equal10~1_combout\ : std_logic;
SIGNAL \sd1|Equal10~2_combout\ : std_logic;
SIGNAL \sd1|Selector2~1_combout\ : std_logic;
SIGNAL \sd1|Selector2~2_combout\ : std_logic;
SIGNAL \sd1|Selector2~3_combout\ : std_logic;
SIGNAL \sd1|sclk_sig~q\ : std_logic;
SIGNAL \sd1|state.write_block_wait~3_combout\ : std_logic;
SIGNAL \sd1|state.read_block_data~0_combout\ : std_logic;
SIGNAL \sd1|state.write_block_wait~4_combout\ : std_logic;
SIGNAL \sd1|state.write_block_wait~9_combout\ : std_logic;
SIGNAL \sd1|state.write_block_wait~7_combout\ : std_logic;
SIGNAL \sd1|state.write_block_byte~q\ : std_logic;
SIGNAL \sd1|Selector100~1_combout\ : std_logic;
SIGNAL \sd1|state.write_block_data~q\ : std_logic;
SIGNAL \sd1|return_state.read_block_cmd~0_combout\ : std_logic;
SIGNAL \sd1|return_state.read_block_cmd~1_combout\ : std_logic;
SIGNAL \sd1|Selector116~0_combout\ : std_logic;
SIGNAL \sd1|return_state.read_block_wait~q\ : std_logic;
SIGNAL \sd1|state.read_block_wait~0_combout\ : std_logic;
SIGNAL \sd1|state.read_block_wait~q\ : std_logic;
SIGNAL \sd1|WideOr31~1_combout\ : std_logic;
SIGNAL \sd1|Add2~14_combout\ : std_logic;
SIGNAL \sd1|Selector61~0_combout\ : std_logic;
SIGNAL \sd1|fsm:byte_counter[7]~q\ : std_logic;
SIGNAL \sd1|Equal12~0_combout\ : std_logic;
SIGNAL \sd1|Equal12~1_combout\ : std_logic;
SIGNAL \sd1|Equal11~0_combout\ : std_logic;
SIGNAL \sd1|sd_read_flag~0_combout\ : std_logic;
SIGNAL \sd1|dout[1]~0_combout\ : std_logic;
SIGNAL \sd1|Selector143~0_combout\ : std_logic;
SIGNAL \mm1|proc_reg~3_combout\ : std_logic;
SIGNAL \mm1|tenable~0_combout\ : std_logic;
SIGNAL \mm1|tenable~q\ : std_logic;
SIGNAL \cpuDataIn~6_combout\ : std_logic;
SIGNAL \cpuDataIn~7_combout\ : std_logic;
SIGNAL \cpu1|Selector326~5_combout\ : std_logic;
SIGNAL \cpu1|Selector325~5_combout\ : std_logic;
SIGNAL \cpu1|Selector324~5_combout\ : std_logic;
SIGNAL \cpu1|Selector323~5_combout\ : std_logic;
SIGNAL \cpu1|Selector322~5_combout\ : std_logic;
SIGNAL \cpu1|Selector321~5_combout\ : std_logic;
SIGNAL \cpu1|Selector320~5_combout\ : std_logic;
SIGNAL \cpu1|Selector319~5_combout\ : std_logic;
SIGNAL \cpu1|Selector318~5_combout\ : std_logic;
SIGNAL \cpu1|Selector315~5_combout\ : std_logic;
SIGNAL \mm1|mmuEn~feeder_combout\ : std_logic;
SIGNAL \mm1|proc_reg~1_combout\ : std_logic;
SIGNAL \mm1|frt_i~1_combout\ : std_logic;
SIGNAL \mm1|mmuEn~q\ : std_logic;
SIGNAL \mm1|romInhib_i~2_combout\ : std_logic;
SIGNAL \mm1|romInhib_i~q\ : std_logic;
SIGNAL \cpu1|Selector317~3_combout\ : std_logic;
SIGNAL \cpu1|Selector317~4_combout\ : std_logic;
SIGNAL \cpu1|Selector317~5_combout\ : std_logic;
SIGNAL \cpu1|Selector316~4_combout\ : std_logic;
SIGNAL \cpu1|Selector316~5_combout\ : std_logic;
SIGNAL \cpu1|Selector316~7_combout\ : std_logic;
SIGNAL \n_basRomCS~1_combout\ : std_logic;
SIGNAL \sramData[1]~input_o\ : std_logic;
SIGNAL \cpuDataIn~8_combout\ : std_logic;
SIGNAL \Equal5~1_combout\ : std_logic;
SIGNAL \gpio1|reg[0]~0_combout\ : std_logic;
SIGNAL \gpio1|reg[6]~feeder_combout\ : std_logic;
SIGNAL \gpio1|Equal0~0_combout\ : std_logic;
SIGNAL \gpio1|reg[3]~feeder_combout\ : std_logic;
SIGNAL \gpio1|Equal2~0_combout\ : std_logic;
SIGNAL \gpio1|Equal2~1_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~49_combout\ : std_logic;
SIGNAL \gpio1|reg_ddr0[1]~0_combout\ : std_logic;
SIGNAL \gpio1|Equal0~1_combout\ : std_logic;
SIGNAL \gpio1|Equal0~2_combout\ : std_logic;
SIGNAL \gpio1|reg_ddr2[1]~0_combout\ : std_logic;
SIGNAL \gpio2[1]~input_o\ : std_logic;
SIGNAL \gpio1|proc_dat2~0_combout\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[1]~0_combout\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[1]~1_combout\ : std_logic;
SIGNAL \gpio1|dataOut~0_combout\ : std_logic;
SIGNAL \cpuDataIn~2_combout\ : std_logic;
SIGNAL \cpuDataIn~3_combout\ : std_logic;
SIGNAL \gpio1|proc_dat0~0_combout\ : std_logic;
SIGNAL \gpio1|reg_dat0_d[1]~0_combout\ : std_logic;
SIGNAL \gpio0[1]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat0_d[1]~1_combout\ : std_logic;
SIGNAL \cpuDataIn~4_combout\ : std_logic;
SIGNAL \cpuDataIn~5_combout\ : std_logic;
SIGNAL \cpuDataIn~9_combout\ : std_logic;
SIGNAL \cpuDataIn~10_combout\ : std_logic;
SIGNAL \cpu1|pre_code[1]~5_combout\ : std_logic;
SIGNAL \cpu1|Selector248~2_combout\ : std_logic;
SIGNAL \cpu1|Selector337~0_combout\ : std_logic;
SIGNAL \cpu1|Selector337~3_combout\ : std_logic;
SIGNAL \cpu1|Selector337~1_combout\ : std_logic;
SIGNAL \cpu1|Selector337~2_combout\ : std_logic;
SIGNAL \cpu1|Selector337~4_combout\ : std_logic;
SIGNAL \cpu1|Selector337~6_combout\ : std_logic;
SIGNAL \cpu1|Selector337~5_combout\ : std_logic;
SIGNAL \cpu1|Selector337~7_combout\ : std_logic;
SIGNAL \cpu1|Selector337~8_combout\ : std_logic;
SIGNAL \cpu1|Selector337~9_combout\ : std_logic;
SIGNAL \cpu1|Selector337~10_combout\ : std_logic;
SIGNAL \io2|process_1~0_combout\ : std_logic;
SIGNAL \io2|func_reset~q\ : std_logic;
SIGNAL \io2|rxCurrentByteBuffer[0]~3_combout\ : std_logic;
SIGNAL \io2|rxCurrentByteBuffer[4]~feeder_combout\ : std_logic;
SIGNAL \io2|rxCurrentByteBuffer[3]~feeder_combout\ : std_logic;
SIGNAL \io2|rxBuffer~17_q\ : std_logic;
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \io2|dataOut[3]~2_combout\ : std_logic;
SIGNAL \sramData[3]~input_o\ : std_logic;
SIGNAL \cpuDataIn~33_combout\ : std_logic;
SIGNAL \sd1|dout[3]~3_combout\ : std_logic;
SIGNAL \sd1|Selector141~0_combout\ : std_logic;
SIGNAL \cpuDataIn~34_combout\ : std_logic;
SIGNAL \gpio1|reg_ddr2[3]~feeder_combout\ : std_logic;
SIGNAL \gpio2[3]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[3]~6_combout\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[3]~7_combout\ : std_logic;
SIGNAL \cpuDataIn~31_combout\ : std_logic;
SIGNAL \cpuDataIn~32_combout\ : std_logic;
SIGNAL \cpuDataIn~35_combout\ : std_logic;
SIGNAL \cpuDataIn~36_combout\ : std_logic;
SIGNAL \cpu1|pre_code[3]~4_combout\ : std_logic;
SIGNAL \cpu1|pre_code[3]~feeder_combout\ : std_logic;
SIGNAL \cpu1|Selector311~0_combout\ : std_logic;
SIGNAL \cpu1|Mux147~3_combout\ : std_logic;
SIGNAL \cpu1|Mux501~0_combout\ : std_logic;
SIGNAL \cpu1|Mux584~5_combout\ : std_logic;
SIGNAL \cpu1|Mux584~2_combout\ : std_logic;
SIGNAL \cpu1|Mux585~0_combout\ : std_logic;
SIGNAL \cpu1|Selector194~0_combout\ : std_logic;
SIGNAL \cpu1|Selector347~3_combout\ : std_logic;
SIGNAL \cpu1|Selector347~6_combout\ : std_logic;
SIGNAL \cpu1|Selector381~2_combout\ : std_logic;
SIGNAL \cpu1|Selector381~0_combout\ : std_logic;
SIGNAL \cpu1|Selector381~1_combout\ : std_logic;
SIGNAL \cpu1|Add1~14_combout\ : std_logic;
SIGNAL \cpu1|Add3~15_combout\ : std_logic;
SIGNAL \cpu1|Selector381~4_combout\ : std_logic;
SIGNAL \cpu1|Add7~10_combout\ : std_logic;
SIGNAL \cpu1|Add6~12_combout\ : std_logic;
SIGNAL \cpu1|Add5~12_combout\ : std_logic;
SIGNAL \cpu1|Selector381~3_combout\ : std_logic;
SIGNAL \cpu1|Selector381~5_combout\ : std_logic;
SIGNAL \cpu1|Selector381~6_combout\ : std_logic;
SIGNAL \cpu1|Selector381~7_combout\ : std_logic;
SIGNAL \cpu1|Selector389~2_combout\ : std_logic;
SIGNAL \cpu1|Selector389~3_combout\ : std_logic;
SIGNAL \cpu1|Selector389~4_combout\ : std_logic;
SIGNAL \cpu1|Selector290~0_combout\ : std_logic;
SIGNAL \cpu1|Selector388~4_combout\ : std_logic;
SIGNAL \cpu1|Selector388~3_combout\ : std_logic;
SIGNAL \cpu1|WideOr23~7_combout\ : std_logic;
SIGNAL \cpu1|WideOr23~8_combout\ : std_logic;
SIGNAL \cpu1|Selector290~2_combout\ : std_logic;
SIGNAL \cpu1|Selector388~2_combout\ : std_logic;
SIGNAL \cpu1|Selector290~3_combout\ : std_logic;
SIGNAL \cpu1|Selector290~4_combout\ : std_logic;
SIGNAL \cpu1|Selector290~5_combout\ : std_logic;
SIGNAL \cpu1|Selector388~1_combout\ : std_logic;
SIGNAL \cpu1|Selector290~6_combout\ : std_logic;
SIGNAL \cpu1|Selector388~0_combout\ : std_logic;
SIGNAL \cpu1|Selector290~1_combout\ : std_logic;
SIGNAL \cpu1|Selector290~7_combout\ : std_logic;
SIGNAL \cpu1|Selector290~8_combout\ : std_logic;
SIGNAL \cpu1|Selector371~3_combout\ : std_logic;
SIGNAL \cpu1|Selector387~5_combout\ : std_logic;
SIGNAL \cpu1|Selector387~6_combout\ : std_logic;
SIGNAL \cpu1|Selector387~7_combout\ : std_logic;
SIGNAL \cpu1|Add1~2_combout\ : std_logic;
SIGNAL \cpu1|Selector387~12_combout\ : std_logic;
SIGNAL \cpu1|Add5~0_combout\ : std_logic;
SIGNAL \cpu1|Add6~0_combout\ : std_logic;
SIGNAL \cpu1|Selector387~8_combout\ : std_logic;
SIGNAL \cpu1|Add3~2_combout\ : std_logic;
SIGNAL \cpu1|Add3~6_combout\ : std_logic;
SIGNAL \cpu1|Selector387~9_combout\ : std_logic;
SIGNAL \cpu1|Selector387~10_combout\ : std_logic;
SIGNAL \cpu1|Selector387~11_combout\ : std_logic;
SIGNAL \cpu1|Selector185~1_combout\ : std_logic;
SIGNAL \cpu1|Selector570~0_combout\ : std_logic;
SIGNAL \cpu1|Selector570~1_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_accb_state~q\ : std_logic;
SIGNAL \cpu1|Selector573~0_combout\ : std_logic;
SIGNAL \cpu1|Selector577~0_combout\ : std_logic;
SIGNAL \cpu1|Selector573~1_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_ixh_state~q\ : std_logic;
SIGNAL \cpu1|state~385_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_ixl_state~q\ : std_logic;
SIGNAL \cpu1|Selector575~0_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_iyh_state~q\ : std_logic;
SIGNAL \cpu1|state~386_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_iyl_state~q\ : std_logic;
SIGNAL \cpu1|Selector579~2_combout\ : std_logic;
SIGNAL \cpu1|Selector577~1_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_sph_state~q\ : std_logic;
SIGNAL \cpu1|state~387_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_spl_state~q\ : std_logic;
SIGNAL \cpu1|sp_ctrl.pull_lo_sp~0_combout\ : std_logic;
SIGNAL \cpu1|Selector249~2_combout\ : std_logic;
SIGNAL \cpu1|Selector330~0_combout\ : std_logic;
SIGNAL \cpu1|Selector330~1_combout\ : std_logic;
SIGNAL \cpu1|Selector330~2_combout\ : std_logic;
SIGNAL \io1|kbBuffer~36_q\ : std_logic;
SIGNAL \io1|kbBuffer~15_q\ : std_logic;
SIGNAL \io1|kbBuffer~22feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~22_q\ : std_logic;
SIGNAL \io1|kbBuffer~92_combout\ : std_logic;
SIGNAL \io1|kbBuffer~29_q\ : std_logic;
SIGNAL \io1|kbBuffer~93_combout\ : std_logic;
SIGNAL \io1|dataOut~5_combout\ : std_logic;
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \io2|rxBuffer~18feeder_combout\ : std_logic;
SIGNAL \io2|rxBuffer~18_q\ : std_logic;
SIGNAL \io2|dataOut~5_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~52_combout\ : std_logic;
SIGNAL \sd1|dout[4]~5_combout\ : std_logic;
SIGNAL \sd1|Selector140~0_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~45_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~46_combout\ : std_logic;
SIGNAL \sramData[4]~input_o\ : std_logic;
SIGNAL \cpuDataIn[4]~47_combout\ : std_logic;
SIGNAL \cpuDataIn[4]~48_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~64_combout\ : std_logic;
SIGNAL \cpuDataIn[4]~50_combout\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[4]~10_combout\ : std_logic;
SIGNAL \gpio2[4]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[4]~11_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~44_combout\ : std_logic;
SIGNAL \cpuDataIn[4]~51_combout\ : std_logic;
SIGNAL \cpuDataIn[4]~53_combout\ : std_logic;
SIGNAL \cpu1|pre_code[4]~3_combout\ : std_logic;
SIGNAL \cpu1|Selector302~0_combout\ : std_logic;
SIGNAL \cpu1|op_code[1]~0_combout\ : std_logic;
SIGNAL \cpu1|Equal2~0_combout\ : std_logic;
SIGNAL \cpu1|Selector405~0_combout\ : std_logic;
SIGNAL \cpu1|state~330_combout\ : std_logic;
SIGNAL \cpu1|state.andcc_state~q\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_andcc~0_combout\ : std_logic;
SIGNAL \cpu1|Selector284~1_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_seif~0_combout\ : std_logic;
SIGNAL \cpu1|Selector284~2_combout\ : std_logic;
SIGNAL \cpu1|Selector284~3_combout\ : std_logic;
SIGNAL \cpu1|Selector284~0_combout\ : std_logic;
SIGNAL \cpu1|Selector284~4_combout\ : std_logic;
SIGNAL \cpu1|Selector332~0_combout\ : std_logic;
SIGNAL \cpu1|Selector332~3_combout\ : std_logic;
SIGNAL \cpu1|Selector332~2_combout\ : std_logic;
SIGNAL \cpu1|Selector332~1_combout\ : std_logic;
SIGNAL \cpu1|Selector332~4_combout\ : std_logic;
SIGNAL \cpu1|Selector332~5_combout\ : std_logic;
SIGNAL \cpu1|Selector332~6_combout\ : std_logic;
SIGNAL \cpu1|Selector332~7_combout\ : std_logic;
SIGNAL \cpu1|Selector332~8_combout\ : std_logic;
SIGNAL \cpu1|Selector332~9_combout\ : std_logic;
SIGNAL \cpu1|Selector332~10_combout\ : std_logic;
SIGNAL \io1|controlReg[6]~feeder_combout\ : std_logic;
SIGNAL \io1|n_int_internal~0_combout\ : std_logic;
SIGNAL \io1|n_int~0_combout\ : std_logic;
SIGNAL \io1|dataOut~4_combout\ : std_logic;
SIGNAL \sramData[7]~input_o\ : std_logic;
SIGNAL \cpuDataIn~41_combout\ : std_logic;
SIGNAL \gpio2[7]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[7]~8_combout\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[7]~9_combout\ : std_logic;
SIGNAL \cpuDataIn~37_combout\ : std_logic;
SIGNAL \cpuDataIn~38_combout\ : std_logic;
SIGNAL \cpuDataIn~39_combout\ : std_logic;
SIGNAL \sd1|dout[7]~4_combout\ : std_logic;
SIGNAL \sd1|Selector137~0_combout\ : std_logic;
SIGNAL \cpuDataIn~40_combout\ : std_logic;
SIGNAL \cpuDataIn~42_combout\ : std_logic;
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \io2|rxBuffer~21_q\ : std_logic;
SIGNAL \io2|dataOut[7]~3_combout\ : std_logic;
SIGNAL \io2|controlReg[5]~feeder_combout\ : std_logic;
SIGNAL \io2|n_int_internal~0_combout\ : std_logic;
SIGNAL \io2|n_int~0_combout\ : std_logic;
SIGNAL \cpuDataIn~43_combout\ : std_logic;
SIGNAL \cpu1|pre_code[7]~0_combout\ : std_logic;
SIGNAL \cpu1|Selector299~0_combout\ : std_logic;
SIGNAL \cpu1|Selector24~0_combout\ : std_logic;
SIGNAL \cpu1|Selector25~0_combout\ : std_logic;
SIGNAL \cpu1|saved_state.single_op_exec_state~q\ : std_logic;
SIGNAL \cpu1|Selector454~1_combout\ : std_logic;
SIGNAL \cpu1|Selector454~2_combout\ : std_logic;
SIGNAL \cpu1|state.single_op_exec_state~q\ : std_logic;
SIGNAL \cpu1|Selector425~0_combout\ : std_logic;
SIGNAL \cpu1|Selector280~5_combout\ : std_logic;
SIGNAL \cpu1|Selector278~0_combout\ : std_logic;
SIGNAL \cpu1|Selector278~1_combout\ : std_logic;
SIGNAL \cpu1|state~319_combout\ : std_logic;
SIGNAL \cpu1|state~320_combout\ : std_logic;
SIGNAL \cpu1|state~339_combout\ : std_logic;
SIGNAL \cpu1|state.reset_state~q\ : std_logic;
SIGNAL \cpu1|WideOr95~1_combout\ : std_logic;
SIGNAL \cpu1|Selector428~0_combout\ : std_logic;
SIGNAL \cpu1|Selector428~2_combout\ : std_logic;
SIGNAL \cpu1|Selector428~3_combout\ : std_logic;
SIGNAL \cpu1|Selector428~4_combout\ : std_logic;
SIGNAL \cpu1|Selector31~0_combout\ : std_logic;
SIGNAL \cpu1|Selector31~1_combout\ : std_logic;
SIGNAL \cpu1|Selector31~2_combout\ : std_logic;
SIGNAL \cpu1|saved_state.dual_op_write16_state~q\ : std_logic;
SIGNAL \cpu1|Selector460~3_combout\ : std_logic;
SIGNAL \cpu1|state.dual_op_write16_state~q\ : std_logic;
SIGNAL \cpu1|WideOr7~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr7~1_combout\ : std_logic;
SIGNAL \n_WR~2_combout\ : std_logic;
SIGNAL \n_WR~q\ : std_logic;
SIGNAL \n_WR_vdu~combout\ : std_logic;
SIGNAL \io1|process_2~0_combout\ : std_logic;
SIGNAL \io1|func_reset~q\ : std_logic;
SIGNAL \io1|kbInPointer[2]~11_combout\ : std_logic;
SIGNAL \io1|kbInPointer~12_combout\ : std_logic;
SIGNAL \io1|Equal7~2_combout\ : std_logic;
SIGNAL \io1|Equal7~4_combout\ : std_logic;
SIGNAL \io1|kbReadPointer[0]~2_combout\ : std_logic;
SIGNAL \io1|kbReadPointer[3]~4_combout\ : std_logic;
SIGNAL \io1|kbReadPointer[1]~5_combout\ : std_logic;
SIGNAL \io1|ps2Ctrl~0_combout\ : std_logic;
SIGNAL \io1|ps2Ctrl~q\ : std_logic;
SIGNAL \io1|kbBuffer~116_combout\ : std_logic;
SIGNAL \io1|kbBuffer~117_combout\ : std_logic;
SIGNAL \io1|kbBuffer~118_combout\ : std_logic;
SIGNAL \io1|kbBuffer~58feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~58_q\ : std_logic;
SIGNAL \io1|kbBuffer~44_q\ : std_logic;
SIGNAL \io1|kbBuffer~94_combout\ : std_logic;
SIGNAL \io1|kbBuffer~51feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~51_q\ : std_logic;
SIGNAL \io1|kbBuffer~65feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~65_q\ : std_logic;
SIGNAL \io1|kbBuffer~95_combout\ : std_logic;
SIGNAL \io1|kbBuffer~16_q\ : std_logic;
SIGNAL \io1|kbBuffer~23feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~23_q\ : std_logic;
SIGNAL \io1|kbBuffer~96_combout\ : std_logic;
SIGNAL \io1|kbBuffer~37_q\ : std_logic;
SIGNAL \io1|kbBuffer~30feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~30_q\ : std_logic;
SIGNAL \io1|kbBuffer~97_combout\ : std_logic;
SIGNAL \io1|dataOut~6_combout\ : std_logic;
SIGNAL \io2|rxBuffer~19feeder_combout\ : std_logic;
SIGNAL \io2|rxBuffer~19_q\ : std_logic;
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \io2|dataOut~6_combout\ : std_logic;
SIGNAL \gpio2[5]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[5]~12_combout\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[5]~13_combout\ : std_logic;
SIGNAL \sd1|Selector136~0_combout\ : std_logic;
SIGNAL \sd1|block_busy~q\ : std_logic;
SIGNAL \sd1|dout[5]~6_combout\ : std_logic;
SIGNAL \sd1|Selector139~0_combout\ : std_logic;
SIGNAL \sramData[5]~input_o\ : std_logic;
SIGNAL \cpuDataIn[5]~54_combout\ : std_logic;
SIGNAL \cpuDataIn[5]~55_combout\ : std_logic;
SIGNAL \cpuDataIn[5]~56_combout\ : std_logic;
SIGNAL \cpuDataIn[5]~57_combout\ : std_logic;
SIGNAL \cpuDataIn[5]~58_combout\ : std_logic;
SIGNAL \cpu1|pre_code[5]~2_combout\ : std_logic;
SIGNAL \cpu1|Selector301~0_combout\ : std_logic;
SIGNAL \cpu1|Mux51~0_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_abx~1_combout\ : std_logic;
SIGNAL \cpu1|state~329_combout\ : std_logic;
SIGNAL \cpu1|state.cwai_state~q\ : std_logic;
SIGNAL \cpu1|Selector81~0_combout\ : std_logic;
SIGNAL \cpu1|saved_state.int_cwai_state~q\ : std_logic;
SIGNAL \cpu1|state~351_combout\ : std_logic;
SIGNAL \cpu1|state.int_cwai_state~q\ : std_logic;
SIGNAL \cpu1|Selector396~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr34~1_combout\ : std_logic;
SIGNAL \cpu1|Selector396~2_combout\ : std_logic;
SIGNAL \cpu1|Selector152~0_combout\ : std_logic;
SIGNAL \cpu1|iv_ctrl.swi2_iv~0_combout\ : std_logic;
SIGNAL \cpu1|Selector152~1_combout\ : std_logic;
SIGNAL \cpu1|Selector328~0_combout\ : std_logic;
SIGNAL \cpu1|Selector328~1_combout\ : std_logic;
SIGNAL \cpu1|Selector328~2_combout\ : std_logic;
SIGNAL \Equal4~0_combout\ : std_logic;
SIGNAL \n_interface1CS~0_combout\ : std_logic;
SIGNAL \n_RD_vdu~combout\ : std_logic;
SIGNAL \n_RD_vdu~clkctrl_outclk\ : std_logic;
SIGNAL \io1|kbBuffer~119_combout\ : std_logic;
SIGNAL \io1|kbBuffer~17_q\ : std_logic;
SIGNAL \io1|kbBuffer~24feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~24_q\ : std_logic;
SIGNAL \io1|kbBuffer~100_combout\ : std_logic;
SIGNAL \io1|kbBuffer~38_q\ : std_logic;
SIGNAL \io1|kbBuffer~31feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~31_q\ : std_logic;
SIGNAL \io1|kbBuffer~101_combout\ : std_logic;
SIGNAL \io1|kbBuffer~66feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~66_q\ : std_logic;
SIGNAL \io1|kbBuffer~59_q\ : std_logic;
SIGNAL \io1|kbBuffer~45_q\ : std_logic;
SIGNAL \io1|kbBuffer~98_combout\ : std_logic;
SIGNAL \io1|kbBuffer~52feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~52_q\ : std_logic;
SIGNAL \io1|kbBuffer~99_combout\ : std_logic;
SIGNAL \io1|dataOut~7_combout\ : std_logic;
SIGNAL \io2|rxBuffer~20_q\ : std_logic;
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \io2|dataOut~7_combout\ : std_logic;
SIGNAL \gpio1|reg_ddr2[6]~feeder_combout\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[6]~14_combout\ : std_logic;
SIGNAL \gpio2[6]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[6]~15_combout\ : std_logic;
SIGNAL \sd1|dout[6]~7_combout\ : std_logic;
SIGNAL \sd1|Selector138~0_combout\ : std_logic;
SIGNAL \sramData[6]~input_o\ : std_logic;
SIGNAL \cpuDataIn[6]~59_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~60_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~61_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~62_combout\ : std_logic;
SIGNAL \cpuDataIn[6]~63_combout\ : std_logic;
SIGNAL \cpu1|pre_code[6]~1_combout\ : std_logic;
SIGNAL \cpu1|Selector300~0_combout\ : std_logic;
SIGNAL \cpu1|Selector438~1_combout\ : std_logic;
SIGNAL \cpu1|Selector438~2_combout\ : std_logic;
SIGNAL \cpu1|Selector438~3_combout\ : std_logic;
SIGNAL \cpu1|state.indexed_state~q\ : std_logic;
SIGNAL \cpu1|state~322_combout\ : std_logic;
SIGNAL \cpu1|WideOr97~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr96~0_combout\ : std_logic;
SIGNAL \cpu1|state~321_combout\ : std_logic;
SIGNAL \cpu1|state~323_combout\ : std_logic;
SIGNAL \cpu1|state~324_combout\ : std_logic;
SIGNAL \cpu1|Selector55~0_combout\ : std_logic;
SIGNAL \cpu1|Selector55~1_combout\ : std_logic;
SIGNAL \cpu1|saved_state.jsr_state~q\ : std_logic;
SIGNAL \cpu1|state~358_combout\ : std_logic;
SIGNAL \cpu1|state.jsr_state~q\ : std_logic;
SIGNAL \cpu1|WideOr95~0_combout\ : std_logic;
SIGNAL \cpu1|Selector580~6_combout\ : std_logic;
SIGNAL \cpu1|Selector580~2_combout\ : std_logic;
SIGNAL \cpu1|Selector580~7_combout\ : std_logic;
SIGNAL \state~2_combout\ : std_logic;
SIGNAL \state~0_combout\ : std_logic;
SIGNAL \hold~feeder_combout\ : std_logic;
SIGNAL \hold~q\ : std_logic;
SIGNAL \cpu1|state.mul1_state~q\ : std_logic;
SIGNAL \cpu1|state~342_combout\ : std_logic;
SIGNAL \cpu1|state.mul2_state~q\ : std_logic;
SIGNAL \cpu1|state~343_combout\ : std_logic;
SIGNAL \cpu1|state.mul3_state~q\ : std_logic;
SIGNAL \cpu1|state~344_combout\ : std_logic;
SIGNAL \cpu1|state.mul4_state~q\ : std_logic;
SIGNAL \cpu1|WideOr87~1_combout\ : std_logic;
SIGNAL \cpu1|Selector279~2_combout\ : std_logic;
SIGNAL \cpu1|Selector279~3_combout\ : std_logic;
SIGNAL \cpu1|Mux370~7_combout\ : std_logic;
SIGNAL \cpu1|Selector403~2_combout\ : std_logic;
SIGNAL \cpu1|Selector403~4_combout\ : std_logic;
SIGNAL \cpu1|WideOr43~2_combout\ : std_logic;
SIGNAL \cpu1|WideOr43~3_combout\ : std_logic;
SIGNAL \cpu1|Selector403~3_combout\ : std_logic;
SIGNAL \cpu1|Mux577~0_combout\ : std_logic;
SIGNAL \cpu1|Selector288~0_combout\ : std_logic;
SIGNAL \cpu1|Selector389~7_combout\ : std_logic;
SIGNAL \cpu1|Selector389~8_combout\ : std_logic;
SIGNAL \cpu1|Selector389~9_combout\ : std_logic;
SIGNAL \cpu1|Selector389~5_combout\ : std_logic;
SIGNAL \cpu1|Selector389~0_combout\ : std_logic;
SIGNAL \cpu1|Selector389~1_combout\ : std_logic;
SIGNAL \cpu1|Selector389~6_combout\ : std_logic;
SIGNAL \cpu1|Selector288~1_combout\ : std_logic;
SIGNAL \cpu1|Selector336~3_combout\ : std_logic;
SIGNAL \cpu1|Selector336~1_combout\ : std_logic;
SIGNAL \cpu1|Selector336~6_combout\ : std_logic;
SIGNAL \cpu1|Selector336~5_combout\ : std_logic;
SIGNAL \cpu1|Selector336~7_combout\ : std_logic;
SIGNAL \cpu1|Selector336~4_combout\ : std_logic;
SIGNAL \cpu1|Selector336~8_combout\ : std_logic;
SIGNAL \cpu1|Selector336~2_combout\ : std_logic;
SIGNAL \cpu1|Selector336~9_combout\ : std_logic;
SIGNAL \cpu1|Selector336~0_combout\ : std_logic;
SIGNAL \cpu1|Selector336~10_combout\ : std_logic;
SIGNAL \io1|kbBuffer~113_combout\ : std_logic;
SIGNAL \io1|kbBuffer~13_q\ : std_logic;
SIGNAL \io1|kbBuffer~20feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~20_q\ : std_logic;
SIGNAL \io1|kbBuffer~84_combout\ : std_logic;
SIGNAL \io1|kbBuffer~27feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~27_q\ : std_logic;
SIGNAL \io1|kbBuffer~34_q\ : std_logic;
SIGNAL \io1|kbBuffer~85_combout\ : std_logic;
SIGNAL \io1|kbBuffer~41_q\ : std_logic;
SIGNAL \io1|kbBuffer~55feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~55_q\ : std_logic;
SIGNAL \io1|kbBuffer~82_combout\ : std_logic;
SIGNAL \io1|kbBuffer~48feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~48_q\ : std_logic;
SIGNAL \io1|kbBuffer~62feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~62_q\ : std_logic;
SIGNAL \io1|kbBuffer~83_combout\ : std_logic;
SIGNAL \io1|dataOut~2_combout\ : std_logic;
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \io2|rxBuffer~16feeder_combout\ : std_logic;
SIGNAL \io2|rxBuffer~16_q\ : std_logic;
SIGNAL \io2|dataOut~4_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~12_combout\ : std_logic;
SIGNAL \sramData[2]~input_o\ : std_logic;
SIGNAL \cpuDataIn[2]~13_combout\ : std_logic;
SIGNAL \sd1|dout[2]~2_combout\ : std_logic;
SIGNAL \sd1|Selector142~0_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~20_combout\ : std_logic;
SIGNAL \gpio1|reg_ddr2[2]~feeder_combout\ : std_logic;
SIGNAL \gpio2[2]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[2]~4_combout\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[2]~5_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~15_combout\ : std_logic;
SIGNAL \gpio1|reg_dat0_d[2]~4_combout\ : std_logic;
SIGNAL \gpio0[2]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat0_d[2]~5_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~16_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~25_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~14_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~26_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~19_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~27_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~28_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~11_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~29_combout\ : std_logic;
SIGNAL \cpuDataIn[2]~30_combout\ : std_logic;
SIGNAL \cpu1|Selector304~0_combout\ : std_logic;
SIGNAL \cpu1|Mux28~2_combout\ : std_logic;
SIGNAL \cpu1|state~335_combout\ : std_logic;
SIGNAL \cpu1|state.mul_state~q\ : std_logic;
SIGNAL \cpu1|Selector282~0_combout\ : std_logic;
SIGNAL \cpu1|Selector282~1_combout\ : std_logic;
SIGNAL \cpu1|state~393_combout\ : std_logic;
SIGNAL \cpu1|state.index16_state~q\ : std_logic;
SIGNAL \cpu1|state~363_combout\ : std_logic;
SIGNAL \cpu1|state.index16_2_state~q\ : std_logic;
SIGNAL \cpu1|state~311_combout\ : std_logic;
SIGNAL \cpu1|WideOr82~1_combout\ : std_logic;
SIGNAL \cpu1|WideOr82~2_combout\ : std_logic;
SIGNAL \cpu1|Selector185~0_combout\ : std_logic;
SIGNAL \cpu1|Selector180~0_combout\ : std_logic;
SIGNAL \cpu1|Selector577~2_combout\ : std_logic;
SIGNAL \cpu1|Selector579~4_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_pch_state~q\ : std_logic;
SIGNAL \cpu1|WideOr76~1_combout\ : std_logic;
SIGNAL \cpu1|Selector161~5_combout\ : std_logic;
SIGNAL \cpu1|Add0~29\ : std_logic;
SIGNAL \cpu1|Add0~30_combout\ : std_logic;
SIGNAL \cpu1|Selector154~3_combout\ : std_logic;
SIGNAL \cpu1|Selector154~2_combout\ : std_logic;
SIGNAL \cpu1|Selector315~3_combout\ : std_logic;
SIGNAL \cpu1|Selector315~4_combout\ : std_logic;
SIGNAL \n_basRomCS~0_combout\ : std_logic;
SIGNAL \Equal5~0_combout\ : std_logic;
SIGNAL \Equal3~2_combout\ : std_logic;
SIGNAL \n_interface2CS~0_combout\ : std_logic;
SIGNAL \n_RD_uart~combout\ : std_logic;
SIGNAL \n_RD_uart~clkctrl_outclk\ : std_logic;
SIGNAL \io2|rxBuffer~14feeder_combout\ : std_logic;
SIGNAL \io2|rxBuffer~14_q\ : std_logic;
SIGNAL \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \io2|dataOut[0]~1_combout\ : std_logic;
SIGNAL \io2|Equal0~3_combout\ : std_logic;
SIGNAL \io1|kbBuffer~112_combout\ : std_logic;
SIGNAL \io1|kbBuffer~60feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~60_q\ : std_logic;
SIGNAL \io1|kbBuffer~39_q\ : std_logic;
SIGNAL \io1|kbBuffer~53feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~53_q\ : std_logic;
SIGNAL \io1|kbBuffer~80_combout\ : std_logic;
SIGNAL \io1|kbBuffer~46feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~46_q\ : std_logic;
SIGNAL \io1|kbBuffer~81_combout\ : std_logic;
SIGNAL \io1|kbBuffer~11_q\ : std_logic;
SIGNAL \io1|kbBuffer~18feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~18_q\ : std_logic;
SIGNAL \io1|kbBuffer~78_combout\ : std_logic;
SIGNAL \io1|kbBuffer~25feeder_combout\ : std_logic;
SIGNAL \io1|kbBuffer~25_q\ : std_logic;
SIGNAL \io1|kbBuffer~32_q\ : std_logic;
SIGNAL \io1|kbBuffer~79_combout\ : std_logic;
SIGNAL \io1|dataOut[0]~1_combout\ : std_logic;
SIGNAL \sramData[0]~input_o\ : std_logic;
SIGNAL \sd1|dout[0]~1_combout\ : std_logic;
SIGNAL \sd1|Selector144~0_combout\ : std_logic;
SIGNAL \gpio1|reg_ddr2[0]~feeder_combout\ : std_logic;
SIGNAL \gpio2[0]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[0]~2_combout\ : std_logic;
SIGNAL \gpio1|reg_dat2_d[0]~3_combout\ : std_logic;
SIGNAL \gpio0[0]~input_o\ : std_logic;
SIGNAL \gpio1|reg_dat0_d[0]~2_combout\ : std_logic;
SIGNAL \gpio1|reg_dat0_d[0]~3_combout\ : std_logic;
SIGNAL \cpuDataIn[0]~17_combout\ : std_logic;
SIGNAL \cpuDataIn[0]~18_combout\ : std_logic;
SIGNAL \cpuDataIn[0]~21_combout\ : std_logic;
SIGNAL \cpuDataIn[0]~22_combout\ : std_logic;
SIGNAL \cpuDataIn[0]~23_combout\ : std_logic;
SIGNAL \cpuDataIn[0]~24_combout\ : std_logic;
SIGNAL \cpu1|Selector306~0_combout\ : std_logic;
SIGNAL \cpu1|Mux28~1_combout\ : std_logic;
SIGNAL \cpu1|state~349_combout\ : std_logic;
SIGNAL \cpu1|state.pulu_state~q\ : std_logic;
SIGNAL \cpu1|lic~17_combout\ : std_logic;
SIGNAL \cpu1|lic~11_combout\ : std_logic;
SIGNAL \cpu1|Selector582~25_combout\ : std_logic;
SIGNAL \cpu1|Mux137~0_combout\ : std_logic;
SIGNAL \cpu1|Selector582~26_combout\ : std_logic;
SIGNAL \cpu1|Selector582~27_combout\ : std_logic;
SIGNAL \cpu1|lic~10_combout\ : std_logic;
SIGNAL \cpu1|lic~12_combout\ : std_logic;
SIGNAL \cpu1|Selector582~29_combout\ : std_logic;
SIGNAL \cpu1|Mux33~0_combout\ : std_logic;
SIGNAL \cpu1|Mux68~1_combout\ : std_logic;
SIGNAL \cpu1|Mux6~0_combout\ : std_logic;
SIGNAL \cpu1|Mux68~0_combout\ : std_logic;
SIGNAL \cpu1|Mux68~2_combout\ : std_logic;
SIGNAL \cpu1|Mux18~0_combout\ : std_logic;
SIGNAL \cpu1|Mux68~3_combout\ : std_logic;
SIGNAL \cpu1|lic~8_combout\ : std_logic;
SIGNAL \cpu1|Selector582~2_combout\ : std_logic;
SIGNAL \cpu1|Selector582~3_combout\ : std_logic;
SIGNAL \cpu1|Selector582~8_combout\ : std_logic;
SIGNAL \cpu1|Selector596~2_combout\ : std_logic;
SIGNAL \cpu1|Selector582~9_combout\ : std_logic;
SIGNAL \cpu1|Mux128~0_combout\ : std_logic;
SIGNAL \cpu1|Mux128~1_combout\ : std_logic;
SIGNAL \cpu1|Selector582~4_combout\ : std_logic;
SIGNAL \cpu1|Mux128~2_combout\ : std_logic;
SIGNAL \cpu1|Selector582~5_combout\ : std_logic;
SIGNAL \cpu1|Selector582~10_combout\ : std_logic;
SIGNAL \cpu1|Selector582~11_combout\ : std_logic;
SIGNAL \cpu1|Selector582~14_combout\ : std_logic;
SIGNAL \cpu1|Selector582~12_combout\ : std_logic;
SIGNAL \cpu1|Selector582~13_combout\ : std_logic;
SIGNAL \cpu1|Selector582~15_combout\ : std_logic;
SIGNAL \cpu1|lic~18_combout\ : std_logic;
SIGNAL \cpu1|Selector582~18_combout\ : std_logic;
SIGNAL \cpu1|Selector582~19_combout\ : std_logic;
SIGNAL \cpu1|Selector582~21_combout\ : std_logic;
SIGNAL \cpu1|Selector582~20_combout\ : std_logic;
SIGNAL \cpu1|Selector582~22_combout\ : std_logic;
SIGNAL \cpu1|Selector582~23_combout\ : std_logic;
SIGNAL \cpu1|Selector582~16_combout\ : std_logic;
SIGNAL \cpu1|Selector582~17_combout\ : std_logic;
SIGNAL \cpu1|Selector582~24_combout\ : std_logic;
SIGNAL \cpu1|Selector582~28_combout\ : std_logic;
SIGNAL \cpu1|state~359_combout\ : std_logic;
SIGNAL \cpu1|state.int_nmi1_state~q\ : std_logic;
SIGNAL \cpu1|Selector82~0_combout\ : std_logic;
SIGNAL \cpu1|saved_state.int_nmimask_state~q\ : std_logic;
SIGNAL \cpu1|state~333_combout\ : std_logic;
SIGNAL \cpu1|state.int_nmimask_state~q\ : std_logic;
SIGNAL \cpu1|nmi_ack~0_combout\ : std_logic;
SIGNAL \cpu1|nmi_ack~q\ : std_logic;
SIGNAL \mm1|Add1~0_combout\ : std_logic;
SIGNAL \mm1|nmiDly[0]~5_combout\ : std_logic;
SIGNAL \mm1|Add1~7\ : std_logic;
SIGNAL \mm1|Add1~8_combout\ : std_logic;
SIGNAL \mm1|nmiDly[0]~0_combout\ : std_logic;
SIGNAL \mm1|nmiDly[1]~1_combout\ : std_logic;
SIGNAL \mm1|nmiDly[4]~7_combout\ : std_logic;
SIGNAL \mm1|nmi_i~1_combout\ : std_logic;
SIGNAL \mm1|nmiDly[0]~6_combout\ : std_logic;
SIGNAL \mm1|Add1~1\ : std_logic;
SIGNAL \mm1|Add1~2_combout\ : std_logic;
SIGNAL \mm1|nmiDly[1]~4_combout\ : std_logic;
SIGNAL \mm1|Add1~3\ : std_logic;
SIGNAL \mm1|Add1~4_combout\ : std_logic;
SIGNAL \mm1|nmiDly[2]~3_combout\ : std_logic;
SIGNAL \mm1|Add1~5\ : std_logic;
SIGNAL \mm1|Add1~6_combout\ : std_logic;
SIGNAL \mm1|nmiDly[3]~2_combout\ : std_logic;
SIGNAL \mm1|Equal4~0_combout\ : std_logic;
SIGNAL \mm1|nmi_i~0_combout\ : std_logic;
SIGNAL \mm1|nmi_i~q\ : std_logic;
SIGNAL \cpu1|Selector250~0_combout\ : std_logic;
SIGNAL \cpu1|Selector250~1_combout\ : std_logic;
SIGNAL \cpu1|nmi_enable~q\ : std_logic;
SIGNAL \cpu1|nmi_req~0_combout\ : std_logic;
SIGNAL \cpu1|nmi_req~q\ : std_logic;
SIGNAL \cpu1|state~314_combout\ : std_logic;
SIGNAL \cpu1|state~371_combout\ : std_logic;
SIGNAL \cpu1|state.indirect3_state~q\ : std_logic;
SIGNAL \cpu1|WideOr97~combout\ : std_logic;
SIGNAL \cpu1|state~316_combout\ : std_logic;
SIGNAL \cpu1|state~317_combout\ : std_logic;
SIGNAL \cpu1|state~325_combout\ : std_logic;
SIGNAL \cpu1|state~337_combout\ : std_logic;
SIGNAL \cpu1|state.exg_state~q\ : std_logic;
SIGNAL \cpu1|state~327_combout\ : std_logic;
SIGNAL \cpu1|state.exg1_state~q\ : std_logic;
SIGNAL \cpu1|state~315_combout\ : std_logic;
SIGNAL \cpu1|state.exg2_state~q\ : std_logic;
SIGNAL \cpu1|WideOr56~0_combout\ : std_logic;
SIGNAL \cpu1|Selector283~0_combout\ : std_logic;
SIGNAL \cpu1|Selector283~2_combout\ : std_logic;
SIGNAL \cpu1|Selector283~1_combout\ : std_logic;
SIGNAL \cpu1|alu_ctrl.alu_see~0_combout\ : std_logic;
SIGNAL \cpu1|Selector283~3_combout\ : std_logic;
SIGNAL \cpu1|Selector283~4_combout\ : std_logic;
SIGNAL \cpu1|Selector331~0_combout\ : std_logic;
SIGNAL \cpu1|Selector331~1_combout\ : std_logic;
SIGNAL \cpu1|Selector331~2_combout\ : std_logic;
SIGNAL \cpu1|Selector331~4_combout\ : std_logic;
SIGNAL \cpu1|Selector331~5_combout\ : std_logic;
SIGNAL \cpu1|Selector331~6_combout\ : std_logic;
SIGNAL \cpu1|Selector331~7_combout\ : std_logic;
SIGNAL \cpu1|Selector331~8_combout\ : std_logic;
SIGNAL \cpu1|Selector331~3_combout\ : std_logic;
SIGNAL \cpu1|Selector331~9_combout\ : std_logic;
SIGNAL \cpu1|Selector331~10_combout\ : std_logic;
SIGNAL \mm1|tcount[0]~20_combout\ : std_logic;
SIGNAL \mm1|tcount[13]~54_combout\ : std_logic;
SIGNAL \mm1|tcount[0]~21\ : std_logic;
SIGNAL \mm1|tcount[1]~22_combout\ : std_logic;
SIGNAL \mm1|tcount[1]~23\ : std_logic;
SIGNAL \mm1|tcount[2]~24_combout\ : std_logic;
SIGNAL \mm1|tcount[2]~25\ : std_logic;
SIGNAL \mm1|tcount[3]~26_combout\ : std_logic;
SIGNAL \mm1|tcount[3]~27\ : std_logic;
SIGNAL \mm1|tcount[4]~28_combout\ : std_logic;
SIGNAL \mm1|tcount[4]~29\ : std_logic;
SIGNAL \mm1|tcount[5]~30_combout\ : std_logic;
SIGNAL \mm1|tcount[5]~31\ : std_logic;
SIGNAL \mm1|tcount[6]~32_combout\ : std_logic;
SIGNAL \mm1|tcount[6]~33\ : std_logic;
SIGNAL \mm1|tcount[7]~34_combout\ : std_logic;
SIGNAL \mm1|tcount[7]~35\ : std_logic;
SIGNAL \mm1|tcount[8]~36_combout\ : std_logic;
SIGNAL \mm1|tcount[8]~37\ : std_logic;
SIGNAL \mm1|tcount[9]~38_combout\ : std_logic;
SIGNAL \mm1|tcount[9]~39\ : std_logic;
SIGNAL \mm1|tcount[10]~40_combout\ : std_logic;
SIGNAL \mm1|tcount[10]~41\ : std_logic;
SIGNAL \mm1|tcount[11]~42_combout\ : std_logic;
SIGNAL \mm1|tcount[11]~43\ : std_logic;
SIGNAL \mm1|tcount[12]~44_combout\ : std_logic;
SIGNAL \mm1|tcount[12]~45\ : std_logic;
SIGNAL \mm1|tcount[13]~46_combout\ : std_logic;
SIGNAL \mm1|tcount[13]~47\ : std_logic;
SIGNAL \mm1|tcount[14]~48_combout\ : std_logic;
SIGNAL \mm1|tcount[14]~49\ : std_logic;
SIGNAL \mm1|tcount[15]~50_combout\ : std_logic;
SIGNAL \mm1|Equal2~5_combout\ : std_logic;
SIGNAL \mm1|Equal2~2_combout\ : std_logic;
SIGNAL \mm1|Equal2~1_combout\ : std_logic;
SIGNAL \mm1|Equal2~3_combout\ : std_logic;
SIGNAL \mm1|Equal2~4_combout\ : std_logic;
SIGNAL \mm1|tcount[15]~51\ : std_logic;
SIGNAL \mm1|tcount[16]~52_combout\ : std_logic;
SIGNAL \mm1|tcount[16]~53\ : std_logic;
SIGNAL \mm1|tcount[17]~55_combout\ : std_logic;
SIGNAL \mm1|tcount[17]~56\ : std_logic;
SIGNAL \mm1|tcount[18]~57_combout\ : std_logic;
SIGNAL \mm1|tcount[18]~58\ : std_logic;
SIGNAL \mm1|tcount[19]~59_combout\ : std_logic;
SIGNAL \mm1|Equal2~0_combout\ : std_logic;
SIGNAL \mm1|Equal2~6_combout\ : std_logic;
SIGNAL \mm1|n_tint_i~0_combout\ : std_logic;
SIGNAL \mm1|n_tint_i~1_combout\ : std_logic;
SIGNAL \mm1|n_tint_i~q\ : std_logic;
SIGNAL \cpu1|process_22~0_combout\ : std_logic;
SIGNAL \cpu1|state~338_combout\ : std_logic;
SIGNAL \cpu1|state.muld_state~q\ : std_logic;
SIGNAL \cpu1|state~340_combout\ : std_logic;
SIGNAL \cpu1|state.mul0_state~q\ : std_logic;
SIGNAL \cpu1|WideOr87~0_combout\ : std_logic;
SIGNAL \cpu1|Selector275~2_combout\ : std_logic;
SIGNAL \cpu1|Selector275~3_combout\ : std_logic;
SIGNAL \cpu1|Mux330~1_combout\ : std_logic;
SIGNAL \cpu1|Selector580~0_combout\ : std_logic;
SIGNAL \cpu1|Selector423~0_combout\ : std_logic;
SIGNAL \cpu1|Selector179~0_combout\ : std_logic;
SIGNAL \cpu1|Equal4~0_combout\ : std_logic;
SIGNAL \cpu1|lic~15_combout\ : std_logic;
SIGNAL \cpu1|lic~16_combout\ : std_logic;
SIGNAL \cpu1|state~410_combout\ : std_logic;
SIGNAL \cpu1|Selector4~1_combout\ : std_logic;
SIGNAL \cpu1|Selector4~2_combout\ : std_logic;
SIGNAL \cpu1|saved_state.fetch_state~q\ : std_logic;
SIGNAL \cpu1|state~407_combout\ : std_logic;
SIGNAL \cpu1|state~408_combout\ : std_logic;
SIGNAL \cpu1|state~409_combout\ : std_logic;
SIGNAL \cpu1|state~411_combout\ : std_logic;
SIGNAL \cpu1|state~412_combout\ : std_logic;
SIGNAL \cpu1|Selector579~3_combout\ : std_logic;
SIGNAL \cpu1|state~413_combout\ : std_logic;
SIGNAL \cpu1|Selector433~3_combout\ : std_logic;
SIGNAL \cpu1|state~414_combout\ : std_logic;
SIGNAL \cpu1|state~415_combout\ : std_logic;
SIGNAL \cpu1|Selector433~4_combout\ : std_logic;
SIGNAL \cpu1|state~416_combout\ : std_logic;
SIGNAL \cpu1|state~417_combout\ : std_logic;
SIGNAL \cpu1|state~418_combout\ : std_logic;
SIGNAL \cpu1|state~419_combout\ : std_logic;
SIGNAL \cpu1|state~420_combout\ : std_logic;
SIGNAL \cpu1|state~421_combout\ : std_logic;
SIGNAL \cpu1|state~422_combout\ : std_logic;
SIGNAL \cpu1|state~423_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~8_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~9_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~10_combout\ : std_logic;
SIGNAL \cpu1|state~396_combout\ : std_logic;
SIGNAL \cpu1|state~397_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~11_combout\ : std_logic;
SIGNAL \cpu1|WideOr101~12_combout\ : std_logic;
SIGNAL \cpu1|state~398_combout\ : std_logic;
SIGNAL \cpu1|Selector433~2_combout\ : std_logic;
SIGNAL \cpu1|state~405_combout\ : std_logic;
SIGNAL \cpu1|lic~14_combout\ : std_logic;
SIGNAL \cpu1|state~400_combout\ : std_logic;
SIGNAL \cpu1|state~399_combout\ : std_logic;
SIGNAL \cpu1|state~401_combout\ : std_logic;
SIGNAL \cpu1|state~406_combout\ : std_logic;
SIGNAL \cpu1|state~424_combout\ : std_logic;
SIGNAL \cpu1|state.fetch_state~q\ : std_logic;
SIGNAL \cpu1|Selector314~2_combout\ : std_logic;
SIGNAL \cpu1|Selector401~0_combout\ : std_logic;
SIGNAL \cpu1|Selector303~0_combout\ : std_logic;
SIGNAL \cpu1|Mux1~0_combout\ : std_logic;
SIGNAL \cpu1|Selector400~0_combout\ : std_logic;
SIGNAL \cpu1|Selector305~0_combout\ : std_logic;
SIGNAL \cpu1|Mux28~15_combout\ : std_logic;
SIGNAL \cpu1|state~392_combout\ : std_logic;
SIGNAL \cpu1|state.decode3_state~q\ : std_logic;
SIGNAL \cpu1|WideOr267~0_combout\ : std_logic;
SIGNAL \cpu1|WideOr267~combout\ : std_logic;
SIGNAL \cpu1|Selector338~0_combout\ : std_logic;
SIGNAL \cpu1|Selector338~3_combout\ : std_logic;
SIGNAL \cpu1|Selector338~1_combout\ : std_logic;
SIGNAL \cpu1|Selector338~2_combout\ : std_logic;
SIGNAL \cpu1|Selector338~4_combout\ : std_logic;
SIGNAL \cpu1|Selector338~6_combout\ : std_logic;
SIGNAL \cpu1|Selector338~5_combout\ : std_logic;
SIGNAL \cpu1|Selector338~7_combout\ : std_logic;
SIGNAL \cpu1|Selector338~8_combout\ : std_logic;
SIGNAL \cpu1|Selector338~9_combout\ : std_logic;
SIGNAL \cpu1|Selector338~10_combout\ : std_logic;
SIGNAL \io1|ps2ClkOut~8_combout\ : std_logic;
SIGNAL \io1|ps2ClkOut~9_combout\ : std_logic;
SIGNAL \io1|ps2ClkOut~q\ : std_logic;
SIGNAL \io1|ps2DataOut~6_combout\ : std_logic;
SIGNAL \io1|Mux16~1_combout\ : std_logic;
SIGNAL \io1|Mux16~2_combout\ : std_logic;
SIGNAL \io1|Mux16~0_combout\ : std_logic;
SIGNAL \io1|kbWRParity~2_combout\ : std_logic;
SIGNAL \io1|kbWRParity~4_combout\ : std_logic;
SIGNAL \io1|kbWRParity~5_combout\ : std_logic;
SIGNAL \io1|kbWRParity~q\ : std_logic;
SIGNAL \io1|ps2DataOut~2_combout\ : std_logic;
SIGNAL \io1|ps2DataOut~3_combout\ : std_logic;
SIGNAL \io1|ps2DataOut~4_combout\ : std_logic;
SIGNAL \io1|ps2DataOut~5_combout\ : std_logic;
SIGNAL \io1|ps2DataOut~q\ : std_logic;
SIGNAL \mm1|proc_reg~0_combout\ : std_logic;
SIGNAL \mm1|frt_i~0_combout\ : std_logic;
SIGNAL \mm1|frt_i~q\ : std_logic;
SIGNAL \mm1|amap~2_combout\ : std_logic;
SIGNAL \mm1|tr~0_combout\ : std_logic;
SIGNAL \mm1|mapSel[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapSel[0]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapSel[2]~feeder_combout\ : std_logic;
SIGNAL \mm1|Equal7~0_combout\ : std_logic;
SIGNAL \mm1|Equal7~1_combout\ : std_logic;
SIGNAL \mm1|Equal7~2_combout\ : std_logic;
SIGNAL \mm1|tr~feeder_combout\ : std_logic;
SIGNAL \mm1|tr~q\ : std_logic;
SIGNAL \mm1|Equal7~3_combout\ : std_logic;
SIGNAL \mm1|Equal7~6_combout\ : std_logic;
SIGNAL \mm1|map3[0]~feeder_combout\ : std_logic;
SIGNAL \mm1|Equal7~4_combout\ : std_logic;
SIGNAL \mm1|Equal7~5_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~0_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~1_combout\ : std_logic;
SIGNAL \mm1|Equal7~13_combout\ : std_logic;
SIGNAL \mm1|Equal7~14_combout\ : std_logic;
SIGNAL \mm1|Equal7~15_combout\ : std_logic;
SIGNAL \mm1|Equal7~18_combout\ : std_logic;
SIGNAL \mm1|map2[0]~feeder_combout\ : std_logic;
SIGNAL \mm1|Equal7~16_combout\ : std_logic;
SIGNAL \mm1|Equal7~17_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~4_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~5_combout\ : std_logic;
SIGNAL \mm1|map6[0]~feeder_combout\ : std_logic;
SIGNAL \mm1|Equal7~7_combout\ : std_logic;
SIGNAL \mm1|Equal7~8_combout\ : std_logic;
SIGNAL \mm1|Equal7~12_combout\ : std_logic;
SIGNAL \mm1|mapc[0]~feeder_combout\ : std_logic;
SIGNAL \mm1|Equal7~9_combout\ : std_logic;
SIGNAL \mm1|Equal7~10_combout\ : std_logic;
SIGNAL \mm1|Equal7~11_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~2_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~3_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~6_combout\ : std_logic;
SIGNAL \mm1|Equal7~19_combout\ : std_logic;
SIGNAL \mm1|Equal7~20_combout\ : std_logic;
SIGNAL \mm1|Equal7~24_combout\ : std_logic;
SIGNAL \mm1|mapd[0]~feeder_combout\ : std_logic;
SIGNAL \mm1|Equal7~21_combout\ : std_logic;
SIGNAL \mm1|Equal7~22_combout\ : std_logic;
SIGNAL \mm1|Equal7~23_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~7_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~8_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~9_combout\ : std_logic;
SIGNAL \mm1|ramAddr[13]~10_combout\ : std_logic;
SIGNAL \mm1|mapf[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|map7[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapb[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|map3[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~18_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~19_combout\ : std_logic;
SIGNAL \mm1|mapd[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|map1[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|map9[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~11_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~12_combout\ : std_logic;
SIGNAL \mm1|map6[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapa[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~13_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~14_combout\ : std_logic;
SIGNAL \mm1|map4[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|map8[1]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~15_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~16_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~17_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~20_combout\ : std_logic;
SIGNAL \mm1|ramAddr[14]~21_combout\ : std_logic;
SIGNAL \mm1|map7[2]~feeder_combout\ : std_logic;
SIGNAL \mm1|mape[2]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~29_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~30_combout\ : std_logic;
SIGNAL \mm1|map5[2]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapc[2]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~22_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~23_combout\ : std_logic;
SIGNAL \mm1|map8[2]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~26_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~27_combout\ : std_logic;
SIGNAL \mm1|mapb[2]~feeder_combout\ : std_logic;
SIGNAL \mm1|map3[2]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapa[2]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~24_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~25_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~28_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~31_combout\ : std_logic;
SIGNAL \mm1|ramAddr[15]~32_combout\ : std_logic;
SIGNAL \mm1|mapb[3]~feeder_combout\ : std_logic;
SIGNAL \mm1|mape[3]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~40_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~41_combout\ : std_logic;
SIGNAL \mm1|map7[3]~feeder_combout\ : std_logic;
SIGNAL \mm1|map6[3]~feeder_combout\ : std_logic;
SIGNAL \mm1|map3[3]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~33_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~34_combout\ : std_logic;
SIGNAL \mm1|map4[3]~feeder_combout\ : std_logic;
SIGNAL \mm1|map1[3]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~37_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~38_combout\ : std_logic;
SIGNAL \mm1|map9[3]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapc[3]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~35_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~36_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~39_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~42_combout\ : std_logic;
SIGNAL \mm1|ramAddr[16]~43_combout\ : std_logic;
SIGNAL \mm1|map3[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|map9[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~44_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~45_combout\ : std_logic;
SIGNAL \mm1|mapd[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapf[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|map5[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|map7[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~51_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~52_combout\ : std_logic;
SIGNAL \mm1|mapa[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|map8[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~48_combout\ : std_logic;
SIGNAL \mm1|map2[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~49_combout\ : std_logic;
SIGNAL \mm1|mapc[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|map6[4]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~46_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~47_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~50_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~53_combout\ : std_logic;
SIGNAL \mm1|ramAddr[17]~54_combout\ : std_logic;
SIGNAL \mm1|map3[5]~feeder_combout\ : std_logic;
SIGNAL \mm1|map7[5]~feeder_combout\ : std_logic;
SIGNAL \mm1|map2[5]~feeder_combout\ : std_logic;
SIGNAL \mm1|map6[5]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~55_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~56_combout\ : std_logic;
SIGNAL \mm1|mape[5]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapb[5]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~62_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~63_combout\ : std_logic;
SIGNAL \mm1|map4[5]~feeder_combout\ : std_logic;
SIGNAL \mm1|map1[5]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~59_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~60_combout\ : std_logic;
SIGNAL \mm1|map9[5]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~57_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~58_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~61_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~64_combout\ : std_logic;
SIGNAL \mm1|ramAddr[18]~65_combout\ : std_logic;
SIGNAL \mm1|map2[6]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~70_combout\ : std_logic;
SIGNAL \mm1|map8[6]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~71_combout\ : std_logic;
SIGNAL \mm1|mapc[6]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~68_combout\ : std_logic;
SIGNAL \mm1|map6[6]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~69_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~72_combout\ : std_logic;
SIGNAL \mm1|map9[6]~feeder_combout\ : std_logic;
SIGNAL \mm1|map3[6]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~66_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~67_combout\ : std_logic;
SIGNAL \mm1|map7[6]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapd[6]~feeder_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~73_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~74_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~75_combout\ : std_logic;
SIGNAL \mm1|ramAddr[19]~76_combout\ : std_logic;
SIGNAL \mm1|mapc[7]~feeder_combout\ : std_logic;
SIGNAL \mm1|Mux0~0_combout\ : std_logic;
SIGNAL \mm1|mape[7]~feeder_combout\ : std_logic;
SIGNAL \mm1|Mux0~1_combout\ : std_logic;
SIGNAL \mm1|map7[7]~feeder_combout\ : std_logic;
SIGNAL \mm1|mapd[7]~feeder_combout\ : std_logic;
SIGNAL \mm1|Mux0~7_combout\ : std_logic;
SIGNAL \mm1|Mux0~8_combout\ : std_logic;
SIGNAL \mm1|map3[7]~feeder_combout\ : std_logic;
SIGNAL \mm1|map9[7]~feeder_combout\ : std_logic;
SIGNAL \mm1|Mux0~2_combout\ : std_logic;
SIGNAL \mm1|Mux0~3_combout\ : std_logic;
SIGNAL \mm1|map2[7]~feeder_combout\ : std_logic;
SIGNAL \mm1|map8[7]~feeder_combout\ : std_logic;
SIGNAL \mm1|Mux0~4_combout\ : std_logic;
SIGNAL \mm1|Mux0~5_combout\ : std_logic;
SIGNAL \mm1|Mux0~6_combout\ : std_logic;
SIGNAL \mm1|Mux0~9_combout\ : std_logic;
SIGNAL \n_sRamWE~1_combout\ : std_logic;
SIGNAL \n_sRamWE~reg0_q\ : std_logic;
SIGNAL \n_sRamOE~reg0_q\ : std_logic;
SIGNAL \io2|txBuffer[2]~0_combout\ : std_logic;
SIGNAL \io2|txd~0_combout\ : std_logic;
SIGNAL \io2|txByteLatch[0]~feeder_combout\ : std_logic;
SIGNAL \io2|txByteLatch[2]~feeder_combout\ : std_logic;
SIGNAL \io2|txByteLatch[3]~feeder_combout\ : std_logic;
SIGNAL \io2|txByteLatch[4]~feeder_combout\ : std_logic;
SIGNAL \io2|txByteLatch[5]~feeder_combout\ : std_logic;
SIGNAL \io2|txBuffer[7]~3_combout\ : std_logic;
SIGNAL \io2|txByteLatch[7]~feeder_combout\ : std_logic;
SIGNAL \io2|txBuffer[7]~2_combout\ : std_logic;
SIGNAL \io2|txBuffer[7]~4_combout\ : std_logic;
SIGNAL \io2|txByteLatch[6]~feeder_combout\ : std_logic;
SIGNAL \io2|Selector27~0_combout\ : std_logic;
SIGNAL \io2|txBuffer[0]~1_combout\ : std_logic;
SIGNAL \io2|Selector28~0_combout\ : std_logic;
SIGNAL \io2|Selector29~0_combout\ : std_logic;
SIGNAL \io2|Selector30~0_combout\ : std_logic;
SIGNAL \io2|Selector31~0_combout\ : std_logic;
SIGNAL \io2|Selector32~0_combout\ : std_logic;
SIGNAL \io2|Selector33~0_combout\ : std_logic;
SIGNAL \io2|txd~2_combout\ : std_logic;
SIGNAL \io2|txd~3_combout\ : std_logic;
SIGNAL \io2|txd~q\ : std_logic;
SIGNAL \io2|LessThan0~1_cout\ : std_logic;
SIGNAL \io2|LessThan0~3_cout\ : std_logic;
SIGNAL \io2|LessThan0~5_cout\ : std_logic;
SIGNAL \io2|LessThan0~7_cout\ : std_logic;
SIGNAL \io2|LessThan0~9_cout\ : std_logic;
SIGNAL \io2|LessThan0~10_combout\ : std_logic;
SIGNAL \io2|Add2~1\ : std_logic;
SIGNAL \io2|Add2~3\ : std_logic;
SIGNAL \io2|Add2~5\ : std_logic;
SIGNAL \io2|Add2~6_combout\ : std_logic;
SIGNAL \io2|Add2~7\ : std_logic;
SIGNAL \io2|Add2~9\ : std_logic;
SIGNAL \io2|Add2~10_combout\ : std_logic;
SIGNAL \io2|Add2~0_combout\ : std_logic;
SIGNAL \io2|n_rts~4_combout\ : std_logic;
SIGNAL \io2|Add2~8_combout\ : std_logic;
SIGNAL \io2|n_rts~5_combout\ : std_logic;
SIGNAL \io2|Add1~1\ : std_logic;
SIGNAL \io2|Add1~3\ : std_logic;
SIGNAL \io2|Add1~4_combout\ : std_logic;
SIGNAL \io2|Add1~2_combout\ : std_logic;
SIGNAL \io2|Add1~5\ : std_logic;
SIGNAL \io2|Add1~6_combout\ : std_logic;
SIGNAL \io2|n_rts~0_combout\ : std_logic;
SIGNAL \io2|Add1~7\ : std_logic;
SIGNAL \io2|Add1~8_combout\ : std_logic;
SIGNAL \io2|Add1~0_combout\ : std_logic;
SIGNAL \io2|n_rts~1_combout\ : std_logic;
SIGNAL \io2|Add0~0_combout\ : std_logic;
SIGNAL \io2|Add1~9\ : std_logic;
SIGNAL \io2|Add1~10_combout\ : std_logic;
SIGNAL \io2|n_rts~2_combout\ : std_logic;
SIGNAL \io2|Add2~2_combout\ : std_logic;
SIGNAL \io2|Add2~4_combout\ : std_logic;
SIGNAL \io2|n_rts~3_combout\ : std_logic;
SIGNAL \io2|n_rts~6_combout\ : std_logic;
SIGNAL \io2|n_rts~q\ : std_logic;
SIGNAL \io1|dispAttWRData~6_combout\ : std_logic;
SIGNAL \io1|attInverse~2_combout\ : std_logic;
SIGNAL \io1|attInverse~0_combout\ : std_logic;
SIGNAL \io1|attInverse~1_combout\ : std_logic;
SIGNAL \io1|attInverse~3_combout\ : std_logic;
SIGNAL \io1|attInverse~5_combout\ : std_logic;
SIGNAL \io1|attInverse~q\ : std_logic;
SIGNAL \io1|display_store~3_combout\ : std_logic;
SIGNAL \io1|display_store~4_combout\ : std_logic;
SIGNAL \io1|display_store~6_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~17_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~49_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~7_combout\ : std_logic;
SIGNAL \io1|dispAttWRData[0]~_wirecell_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~46_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~47_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~40_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~16_combout\ : std_logic;
SIGNAL \io1|display_store~7_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~9_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~18_combout\ : std_logic;
SIGNAL \io1|attBold~2_combout\ : std_logic;
SIGNAL \io1|attBold~4_combout\ : std_logic;
SIGNAL \io1|attBold~3_combout\ : std_logic;
SIGNAL \io1|attBold~q\ : std_logic;
SIGNAL \io1|dispAttWRData~19_combout\ : std_logic;
SIGNAL \io1|dispAttWRData[7]~feeder_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~22_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~23_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~24_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~50_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~26_combout\ : std_logic;
SIGNAL \io1|dispAttWRData[5]~0_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~25_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~27_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~28_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~29_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~30_combout\ : std_logic;
SIGNAL \io1|dispAttWRData[6]~1_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~13_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~39_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~41_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~38_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~42_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~43_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~44_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~35_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~34_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~33_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~36_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~37_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~45_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~31_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~32_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~48_combout\ : std_logic;
SIGNAL \io1|Selector50~0_combout\ : std_logic;
SIGNAL \io1|dispAttWRData[3]~_wirecell_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~11_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~10_combout\ : std_logic;
SIGNAL \io1|Selector51~0_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~14_combout\ : std_logic;
SIGNAL \io1|Selector51~1_combout\ : std_logic;
SIGNAL \io1|Selector51~2_combout\ : std_logic;
SIGNAL \io1|Selector51~3_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~15_combout\ : std_logic;
SIGNAL \io1|Selector51~4_combout\ : std_logic;
SIGNAL \io1|Selector51~5_combout\ : std_logic;
SIGNAL \io1|dispAttWRData[2]~_wirecell_combout\ : std_logic;
SIGNAL \io1|Selector52~0_combout\ : std_logic;
SIGNAL \io1|Selector52~1_combout\ : std_logic;
SIGNAL \io1|Selector52~2_combout\ : std_logic;
SIGNAL \io1|Selector52~3_combout\ : std_logic;
SIGNAL \io1|dispAttWRData[1]~_wirecell_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~8_combout\ : std_logic;
SIGNAL \io1|display_store~5_combout\ : std_logic;
SIGNAL \io1|Selector53~0_combout\ : std_logic;
SIGNAL \io1|Selector53~1_combout\ : std_logic;
SIGNAL \io1|Selector53~2_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~20_combout\ : std_logic;
SIGNAL \io1|dispAttWRData~21_combout\ : std_logic;
SIGNAL \io1|dispAttWRData[4]~feeder_combout\ : std_logic;
SIGNAL \io1|videoR0~1_combout\ : std_logic;
SIGNAL \io1|Mux0~2_combout\ : std_logic;
SIGNAL \io1|Mux0~3_combout\ : std_logic;
SIGNAL \io1|Mux0~0_combout\ : std_logic;
SIGNAL \io1|Mux0~1_combout\ : std_logic;
SIGNAL \io1|Mux0~4_combout\ : std_logic;
SIGNAL \io1|videoR0~2_combout\ : std_logic;
SIGNAL \io1|videoR0~0_combout\ : std_logic;
SIGNAL \io1|videoR0~3_combout\ : std_logic;
SIGNAL \io1|screen_render~2_combout\ : std_logic;
SIGNAL \io1|screen_render~3_combout\ : std_logic;
SIGNAL \io1|screen_render~5_combout\ : std_logic;
SIGNAL \io1|screen_render~4_combout\ : std_logic;
SIGNAL \io1|screen_render~6_combout\ : std_logic;
SIGNAL \io1|screen_render~8_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[0]~26_combout\ : std_logic;
SIGNAL \io1|LessThan10~1_combout\ : std_logic;
SIGNAL \io1|LessThan9~1_combout\ : std_logic;
SIGNAL \io1|LessThan9~2_combout\ : std_logic;
SIGNAL \io1|LessThan9~0_combout\ : std_logic;
SIGNAL \io1|LessThan9~3_combout\ : std_logic;
SIGNAL \io1|LessThan9~4_combout\ : std_logic;
SIGNAL \io1|LessThan10~4_combout\ : std_logic;
SIGNAL \io1|LessThan9~5_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[23]~73\ : std_logic;
SIGNAL \io1|cursBlinkCount[24]~74_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[24]~75\ : std_logic;
SIGNAL \io1|cursBlinkCount[25]~76_combout\ : std_logic;
SIGNAL \io1|LessThan9~6_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[0]~27\ : std_logic;
SIGNAL \io1|cursBlinkCount[1]~28_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[1]~29\ : std_logic;
SIGNAL \io1|cursBlinkCount[2]~30_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[2]~31\ : std_logic;
SIGNAL \io1|cursBlinkCount[3]~32_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[3]~33\ : std_logic;
SIGNAL \io1|cursBlinkCount[4]~34_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[4]~35\ : std_logic;
SIGNAL \io1|cursBlinkCount[5]~36_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[5]~37\ : std_logic;
SIGNAL \io1|cursBlinkCount[6]~38_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[6]~39\ : std_logic;
SIGNAL \io1|cursBlinkCount[7]~40_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[7]~41\ : std_logic;
SIGNAL \io1|cursBlinkCount[8]~42_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[8]~43\ : std_logic;
SIGNAL \io1|cursBlinkCount[9]~44_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[9]~45\ : std_logic;
SIGNAL \io1|cursBlinkCount[10]~46_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[10]~47\ : std_logic;
SIGNAL \io1|cursBlinkCount[11]~48_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[11]~49\ : std_logic;
SIGNAL \io1|cursBlinkCount[12]~50_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[12]~51\ : std_logic;
SIGNAL \io1|cursBlinkCount[13]~52_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[13]~53\ : std_logic;
SIGNAL \io1|cursBlinkCount[14]~54_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[14]~55\ : std_logic;
SIGNAL \io1|cursBlinkCount[15]~56_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[15]~57\ : std_logic;
SIGNAL \io1|cursBlinkCount[16]~58_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[16]~59\ : std_logic;
SIGNAL \io1|cursBlinkCount[17]~60_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[17]~61\ : std_logic;
SIGNAL \io1|cursBlinkCount[18]~62_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[18]~63\ : std_logic;
SIGNAL \io1|cursBlinkCount[19]~64_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[19]~65\ : std_logic;
SIGNAL \io1|cursBlinkCount[20]~66_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[20]~67\ : std_logic;
SIGNAL \io1|cursBlinkCount[21]~68_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[21]~69\ : std_logic;
SIGNAL \io1|cursBlinkCount[22]~70_combout\ : std_logic;
SIGNAL \io1|cursBlinkCount[22]~71\ : std_logic;
SIGNAL \io1|cursBlinkCount[23]~72_combout\ : std_logic;
SIGNAL \io1|LessThan10~0_combout\ : std_logic;
SIGNAL \io1|LessThan10~2_combout\ : std_logic;
SIGNAL \io1|LessThan10~3_combout\ : std_logic;
SIGNAL \io1|LessThan10~5_combout\ : std_logic;
SIGNAL \io1|LessThan10~6_combout\ : std_logic;
SIGNAL \io1|cursorOn~q\ : std_logic;
SIGNAL \io1|screen_render~7_combout\ : std_logic;
SIGNAL \io1|screen_render~9_combout\ : std_logic;
SIGNAL \io1|screen_render~10_combout\ : std_logic;
SIGNAL \io1|videoR0~q\ : std_logic;
SIGNAL \io1|videoG0~1_combout\ : std_logic;
SIGNAL \io1|videoG0~2_combout\ : std_logic;
SIGNAL \io1|videoG0~0_combout\ : std_logic;
SIGNAL \io1|videoG0~3_combout\ : std_logic;
SIGNAL \io1|videoG0~q\ : std_logic;
SIGNAL \io1|videoB0~3_combout\ : std_logic;
SIGNAL \io1|videoB0~2_combout\ : std_logic;
SIGNAL \io1|videoB0~0_combout\ : std_logic;
SIGNAL \io1|videoB0~4_combout\ : std_logic;
SIGNAL \io1|videoB0~q\ : std_logic;
SIGNAL \io1|videoR1~0_combout\ : std_logic;
SIGNAL \io1|videoR1~q\ : std_logic;
SIGNAL \io1|videoG1~0_combout\ : std_logic;
SIGNAL \io1|videoG1~q\ : std_logic;
SIGNAL \io1|videoB1~0_combout\ : std_logic;
SIGNAL \io1|videoB1~q\ : std_logic;
SIGNAL \io1|LessThan6~0_combout\ : std_logic;
SIGNAL \io1|LessThan6~1_combout\ : std_logic;
SIGNAL \io1|hSync~q\ : std_logic;
SIGNAL \io1|LessThan7~0_combout\ : std_logic;
SIGNAL \io1|vSync~q\ : std_logic;
SIGNAL \sd1|Selector79~0_combout\ : std_logic;
SIGNAL \sd1|sdCS~q\ : std_logic;
SIGNAL \sd1|WideOr28~0_combout\ : std_logic;
SIGNAL \sd1|Selector57~0_combout\ : std_logic;
SIGNAL \sd1|Selector13~1_combout\ : std_logic;
SIGNAL \sd1|WideOr29~0_combout\ : std_logic;
SIGNAL \sd1|WideOr29~1_combout\ : std_logic;
SIGNAL \sd1|Selector14~1_combout\ : std_logic;
SIGNAL \sd1|Selector15~1_combout\ : std_logic;
SIGNAL \sd1|Selector17~0_combout\ : std_logic;
SIGNAL \sd1|Selector18~1_combout\ : std_logic;
SIGNAL \sd1|cmd_out[18]~33_combout\ : std_logic;
SIGNAL \sd1|WideOr18~1_combout\ : std_logic;
SIGNAL \sd1|WideOr17~0_combout\ : std_logic;
SIGNAL \sd1|cmd_out[15]~34_combout\ : std_logic;
SIGNAL \sd1|Selector52~0_combout\ : std_logic;
SIGNAL \sd1|Selector56~2_combout\ : std_logic;
SIGNAL \sd1|WideOr28~1_combout\ : std_logic;
SIGNAL \sd1|Selector54~1_combout\ : std_logic;
SIGNAL \sd1|Selector57~1_combout\ : std_logic;
SIGNAL \sd1|Selector57~2_combout\ : std_logic;
SIGNAL \sd1|Selector56~3_combout\ : std_logic;
SIGNAL \sd1|Selector56~5_combout\ : std_logic;
SIGNAL \sd1|Selector56~4_combout\ : std_logic;
SIGNAL \sd1|Selector55~0_combout\ : std_logic;
SIGNAL \sd1|Selector55~1_combout\ : std_logic;
SIGNAL \sd1|Selector54~0_combout\ : std_logic;
SIGNAL \sd1|Selector54~2_combout\ : std_logic;
SIGNAL \sd1|Selector53~0_combout\ : std_logic;
SIGNAL \sd1|cmd_out[55]~31_combout\ : std_logic;
SIGNAL \sd1|Selector52~1_combout\ : std_logic;
SIGNAL \sd1|Selector51~0_combout\ : std_logic;
SIGNAL \sd1|Selector51~1_combout\ : std_logic;
SIGNAL \sd1|cmd_out[8]~30_combout\ : std_logic;
SIGNAL \sd1|address[0]~feeder_combout\ : std_logic;
SIGNAL \sd1|sdhc~0_combout\ : std_logic;
SIGNAL \sd1|sdhc~q\ : std_logic;
SIGNAL \sd1|address[0]~17_combout\ : std_logic;
SIGNAL \sd1|cmd_out[9]~29_combout\ : std_logic;
SIGNAL \sd1|cmd_out[10]~28_combout\ : std_logic;
SIGNAL \sd1|address[2]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[11]~27_combout\ : std_logic;
SIGNAL \sd1|cmd_out[12]~26_combout\ : std_logic;
SIGNAL \sd1|address[4]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[13]~25_combout\ : std_logic;
SIGNAL \sd1|address[5]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[14]~24_combout\ : std_logic;
SIGNAL \sd1|address[6]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[15]~23_combout\ : std_logic;
SIGNAL \sd1|address[7]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[16]~22_combout\ : std_logic;
SIGNAL \sd1|address[8]~15_combout\ : std_logic;
SIGNAL \sd1|address[8]~16_combout\ : std_logic;
SIGNAL \sd1|cmd_out[17]~21_combout\ : std_logic;
SIGNAL \sd1|address~10_combout\ : std_logic;
SIGNAL \sd1|address~14_combout\ : std_logic;
SIGNAL \sd1|cmd_out[18]~20_combout\ : std_logic;
SIGNAL \sd1|address~9_combout\ : std_logic;
SIGNAL \sd1|cmd_out[19]~19_combout\ : std_logic;
SIGNAL \sd1|address~8_combout\ : std_logic;
SIGNAL \sd1|address[11]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[20]~18_combout\ : std_logic;
SIGNAL \sd1|address~7_combout\ : std_logic;
SIGNAL \sd1|cmd_out[21]~17_combout\ : std_logic;
SIGNAL \sd1|address~6_combout\ : std_logic;
SIGNAL \sd1|address[13]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[22]~16_combout\ : std_logic;
SIGNAL \sd1|address~5_combout\ : std_logic;
SIGNAL \sd1|cmd_out[23]~15_combout\ : std_logic;
SIGNAL \sd1|address~3_combout\ : std_logic;
SIGNAL \sd1|address[15]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[24]~14_combout\ : std_logic;
SIGNAL \sd1|address[16]~11_combout\ : std_logic;
SIGNAL \sd1|address[16]~12_combout\ : std_logic;
SIGNAL \sd1|address[16]~13_combout\ : std_logic;
SIGNAL \sd1|address[16]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[25]~13_combout\ : std_logic;
SIGNAL \sd1|address~4_combout\ : std_logic;
SIGNAL \sd1|cmd_out[26]~12_combout\ : std_logic;
SIGNAL \sd1|address[18]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[27]~11_combout\ : std_logic;
SIGNAL \sd1|address[19]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[28]~10_combout\ : std_logic;
SIGNAL \sd1|cmd_out[29]~9_combout\ : std_logic;
SIGNAL \sd1|address[21]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[30]~8_combout\ : std_logic;
SIGNAL \sd1|cmd_out[31]~7_combout\ : std_logic;
SIGNAL \sd1|address[23]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[32]~6_combout\ : std_logic;
SIGNAL \sd1|address[24]~1_combout\ : std_logic;
SIGNAL \sd1|address[24]~2_combout\ : std_logic;
SIGNAL \sd1|address[24]~feeder_combout\ : std_logic;
SIGNAL \sd1|cmd_out[33]~5_combout\ : std_logic;
SIGNAL \sd1|address[31]~0_combout\ : std_logic;
SIGNAL \sd1|cmd_out[34]~4_combout\ : std_logic;
SIGNAL \sd1|cmd_out[35]~3_combout\ : std_logic;
SIGNAL \sd1|cmd_out[36]~2_combout\ : std_logic;
SIGNAL \sd1|cmd_out[37]~1_combout\ : std_logic;
SIGNAL \sd1|address[29]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector20~2_combout\ : std_logic;
SIGNAL \sd1|Selector20~4_combout\ : std_logic;
SIGNAL \sd1|Selector20~3_combout\ : std_logic;
SIGNAL \sd1|cmd_out[39]~0_combout\ : std_logic;
SIGNAL \sd1|address[31]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector18~0_combout\ : std_logic;
SIGNAL \sd1|Selector18~2_combout\ : std_logic;
SIGNAL \sd1|Selector17~1_combout\ : std_logic;
SIGNAL \sd1|Selector17~2_combout\ : std_logic;
SIGNAL \sd1|Selector17~3_combout\ : std_logic;
SIGNAL \sd1|Selector16~0_combout\ : std_logic;
SIGNAL \sd1|Selector16~1_combout\ : std_logic;
SIGNAL \sd1|Selector15~0_combout\ : std_logic;
SIGNAL \sd1|Selector15~2_combout\ : std_logic;
SIGNAL \sd1|Selector14~0_combout\ : std_logic;
SIGNAL \sd1|Selector14~2_combout\ : std_logic;
SIGNAL \sd1|Selector13~0_combout\ : std_logic;
SIGNAL \sd1|Selector13~2_combout\ : std_logic;
SIGNAL \sd1|Selector12~0_combout\ : std_logic;
SIGNAL \sd1|Selector11~0_combout\ : std_logic;
SIGNAL \sd1|Selector11~1_combout\ : std_logic;
SIGNAL \sd1|Selector10~0_combout\ : std_logic;
SIGNAL \sd1|Selector9~0_combout\ : std_logic;
SIGNAL \sd1|Selector8~0_combout\ : std_logic;
SIGNAL \sd1|Selector7~0_combout\ : std_logic;
SIGNAL \sd1|Selector6~0_combout\ : std_logic;
SIGNAL \sd1|Selector5~0_combout\ : std_logic;
SIGNAL \sd1|Selector4~0_combout\ : std_logic;
SIGNAL \sd1|Selector3~0_combout\ : std_logic;
SIGNAL \sd1|Selector69~1_combout\ : std_logic;
SIGNAL \sd1|cmd_mode~q\ : std_logic;
SIGNAL \sd1|din_latched[7]~feeder_combout\ : std_logic;
SIGNAL \sd1|wr_dat_reg~0_combout\ : std_logic;
SIGNAL \sd1|Selector128~0_combout\ : std_logic;
SIGNAL \sd1|data_sig[7]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector129~0_combout\ : std_logic;
SIGNAL \sd1|data_sig[6]~feeder_combout\ : std_logic;
SIGNAL \sd1|din_latched[5]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector130~0_combout\ : std_logic;
SIGNAL \sd1|data_sig[5]~feeder_combout\ : std_logic;
SIGNAL \sd1|din_latched[4]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector131~0_combout\ : std_logic;
SIGNAL \sd1|data_sig[4]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector132~0_combout\ : std_logic;
SIGNAL \sd1|data_sig[3]~feeder_combout\ : std_logic;
SIGNAL \sd1|din_latched[2]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector133~0_combout\ : std_logic;
SIGNAL \sd1|data_sig[2]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector134~0_combout\ : std_logic;
SIGNAL \sd1|data_sig[1]~feeder_combout\ : std_logic;
SIGNAL \sd1|Selector135~0_combout\ : std_logic;
SIGNAL \sd1|Selector135~1_combout\ : std_logic;
SIGNAL \sd1|Selector135~2_combout\ : std_logic;
SIGNAL \sd1|data_sig[7]~0_combout\ : std_logic;
SIGNAL \sd1|WideOr62~0_combout\ : std_logic;
SIGNAL \sd1|Selector135~3_combout\ : std_logic;
SIGNAL \sd1|data_sig[7]~1_combout\ : std_logic;
SIGNAL \sd1|sdMOSI~0_combout\ : std_logic;
SIGNAL \sd1|LessThan2~1_combout\ : std_logic;
SIGNAL \sd1|led_on_count[0]~0_combout\ : std_logic;
SIGNAL \sd1|ctl_led~0_combout\ : std_logic;
SIGNAL \sd1|Add3~1_cout\ : std_logic;
SIGNAL \sd1|Add3~2_combout\ : std_logic;
SIGNAL \sd1|Add3~3\ : std_logic;
SIGNAL \sd1|Add3~4_combout\ : std_logic;
SIGNAL \sd1|Add3~5\ : std_logic;
SIGNAL \sd1|Add3~6_combout\ : std_logic;
SIGNAL \sd1|led_on_count[3]~3_combout\ : std_logic;
SIGNAL \sd1|Add3~7\ : std_logic;
SIGNAL \sd1|Add3~8_combout\ : std_logic;
SIGNAL \sd1|Add3~9\ : std_logic;
SIGNAL \sd1|Add3~10_combout\ : std_logic;
SIGNAL \sd1|Add3~11\ : std_logic;
SIGNAL \sd1|Add3~12_combout\ : std_logic;
SIGNAL \sd1|led_on_count[6]~2_combout\ : std_logic;
SIGNAL \sd1|Add3~13\ : std_logic;
SIGNAL \sd1|Add3~14_combout\ : std_logic;
SIGNAL \sd1|led_on_count[7]~1_combout\ : std_logic;
SIGNAL \sd1|LessThan2~0_combout\ : std_logic;
SIGNAL \sd1|LessThan2~2_combout\ : std_logic;
SIGNAL \sd1|driveLED~q\ : std_logic;
SIGNAL \mm1|map9\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|param4\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io2|rxFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \sd1|data_sig\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|map5\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|kbWriteTimer\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \io2|dataOut\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|mapc\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|ps2Byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|pre_code\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|paramCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|md\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \io2|rxInPointer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io2|rxReadPointer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io1|pixelClockCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu1|op_code\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|mapa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|dout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|mape\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|ps2ClkFilter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cpu1|sp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \io2|txClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \rom1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|charVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io1|charHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io1|horizCount\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \cpu1|acca\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|map1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|vertLineCount\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mm1|map7\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|param2\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cpu1|ea\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \sd1|clkCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|rxClockCount\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mm1|tcount\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \io1|startAddr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \io1|dispAttWRData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|map8\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|param3\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cpu1|iv\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|cmd_out\ : std_logic_vector(55 DOWNTO 0);
SIGNAL \io1|param1\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cpu1|dp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|map6\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|cursBlinkCount\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \io2|controlReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|kbWatchdogTimer\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \cpu1|cc\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|map4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|ps2WriteClkCount\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mm1|mapf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|ps2ConvertedByte\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \cpu1|up\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm1|mapb\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|pixelCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cpu1|pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mm1|map3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|kbInPointer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cpu1|accb\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|map2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|map0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm1|mapd\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|ps2WriteByte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|yreg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \io1|ps2PreviousByte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cpu1|xreg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \io1|controlReg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|kbReadPointer\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \gpio1|reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \gpio1|reg_ddr0\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \gpio1|reg_dat2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \gpio1|reg_ddr2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \gpio1|reg_dat0\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mm1|mapSel\ : std_logic_vector(3 DOWNTO 0);
SIGNAL state : std_logic_vector(2 DOWNTO 0);
SIGNAL \io2|txBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io2|txBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|charScanLine\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io1|cursorVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io1|cursorHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sd1|din_latched\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|led_on_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|ps2ClkCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd1|recv_data\ : std_logic_vector(39 DOWNTO 0);
SIGNAL serialClkCount : std_logic_vector(15 DOWNTO 0);
SIGNAL \io2|txByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|dispByteLatch\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|savedCursorVert\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io1|cursorVertRestore\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io1|dispCharWRData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|cursorHorizRestore\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \io1|savedCursorHoriz\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \mm1|nmiDly\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \io2|rxBitCount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \io2|rxCurrentByteBuffer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \io1|ps2WriteByte2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sd1|address\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \io1|ALT_INV_func_reset~q\ : std_logic;
SIGNAL \ALT_INV_n_WR~q\ : std_logic;
SIGNAL \sd1|ALT_INV_ctl_led~0_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \sd1|ALT_INV_state.receive_byte~q\ : std_logic;
SIGNAL \io2|ALT_INV_func_reset~q\ : std_logic;
SIGNAL \gpio1|ALT_INV_reg_ddr2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \gpio1|ALT_INV_reg_ddr0\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_hold~q\ : std_logic;
SIGNAL \sd1|ALT_INV_sdCS~q\ : std_logic;
SIGNAL \cpu1|ALT_INV_Selector330~2_combout\ : std_logic;
SIGNAL \cpu1|ALT_INV_state.fetch_state~q\ : std_logic;
SIGNAL \sd1|ALT_INV_wr_cmd_reg~3clkctrl_outclk\ : std_logic;
SIGNAL \io1|ALT_INV_func_reset~clkctrl_outclk\ : std_logic;
SIGNAL \io2|ALT_INV_rxReadPointer[0]~0_wirecell_combout\ : std_logic;
SIGNAL \io1|ALT_INV_ps2DataOut~q\ : std_logic;
SIGNAL \io1|ALT_INV_ps2ClkOut~q\ : std_logic;

BEGIN

ww_n_reset <= n_reset;
ww_clk <= clk;
n_LED7 <= ww_n_LED7;
n_LED9 <= ww_n_LED9;
ww_vduffd0 <= vduffd0;
sramAddress <= ww_sramAddress;
n_sRamWE <= ww_n_sRamWE;
n_sRamCS <= ww_n_sRamCS;
n_sRamOE <= ww_n_sRamOE;
n_sdRamCas <= ww_n_sdRamCas;
n_sdRamRas <= ww_n_sdRamRas;
n_sdRamWe <= ww_n_sdRamWe;
n_sdRamCe <= ww_n_sdRamCe;
sdRamClk <= ww_sdRamClk;
sdRamClkEn <= ww_sdRamClkEn;
sdRamAddr <= ww_sdRamAddr;
ww_sdRamData <= sdRamData;
ww_rxd1 <= rxd1;
txd1 <= ww_txd1;
rts1 <= ww_rts1;
ww_cts1 <= cts1;
videoR0 <= ww_videoR0;
videoG0 <= ww_videoG0;
videoB0 <= ww_videoB0;
videoR1 <= ww_videoR1;
videoG1 <= ww_videoG1;
videoB1 <= ww_videoB1;
hSync <= ww_hSync;
vSync <= ww_vSync;
sdCS <= ww_sdCS;
sdMOSI <= ww_sdMOSI;
ww_sdMISO <= sdMISO;
sdSCLK <= ww_sdSCLK;
driveLED <= ww_driveLED;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\rom1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\cpu1|Selector318~5_combout\ & \cpu1|Selector319~5_combout\ & \cpu1|Selector320~5_combout\ & \cpu1|Selector321~5_combout\ & \cpu1|Selector322~5_combout\ & 
\cpu1|Selector323~5_combout\ & \cpu1|Selector324~5_combout\ & \cpu1|Selector325~5_combout\ & \cpu1|Selector326~5_combout\ & \cpu1|Selector327~2_combout\ & \cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\ & \cpu1|Selector330~2_combout\);

\rom1|altsyncram_component|auto_generated|q_a\(1) <= \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\rom1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cpu1|Selector318~5_combout\ & \cpu1|Selector319~5_combout\ & \cpu1|Selector320~5_combout\ & \cpu1|Selector321~5_combout\ & \cpu1|Selector322~5_combout\ & 
\cpu1|Selector323~5_combout\ & \cpu1|Selector324~5_combout\ & \cpu1|Selector325~5_combout\ & \cpu1|Selector326~5_combout\ & \cpu1|Selector327~2_combout\ & \cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\ & \cpu1|Selector330~2_combout\);

\rom1|altsyncram_component|auto_generated|q_a\(0) <= \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\rom1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\cpu1|Selector318~5_combout\ & \cpu1|Selector319~5_combout\ & \cpu1|Selector320~5_combout\ & \cpu1|Selector321~5_combout\ & \cpu1|Selector322~5_combout\ & 
\cpu1|Selector323~5_combout\ & \cpu1|Selector324~5_combout\ & \cpu1|Selector325~5_combout\ & \cpu1|Selector326~5_combout\ & \cpu1|Selector327~2_combout\ & \cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\ & \cpu1|Selector330~2_combout\);

\rom1|altsyncram_component|auto_generated|q_a\(2) <= \rom1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\rom1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\cpu1|Selector318~5_combout\ & \cpu1|Selector319~5_combout\ & \cpu1|Selector320~5_combout\ & \cpu1|Selector321~5_combout\ & \cpu1|Selector322~5_combout\ & 
\cpu1|Selector323~5_combout\ & \cpu1|Selector324~5_combout\ & \cpu1|Selector325~5_combout\ & \cpu1|Selector326~5_combout\ & \cpu1|Selector327~2_combout\ & \cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\ & \cpu1|Selector330~2_combout\);

\rom1|altsyncram_component|auto_generated|q_a\(3) <= \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\rom1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\cpu1|Selector318~5_combout\ & \cpu1|Selector319~5_combout\ & \cpu1|Selector320~5_combout\ & \cpu1|Selector321~5_combout\ & \cpu1|Selector322~5_combout\ & 
\cpu1|Selector323~5_combout\ & \cpu1|Selector324~5_combout\ & \cpu1|Selector325~5_combout\ & \cpu1|Selector326~5_combout\ & \cpu1|Selector327~2_combout\ & \cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\ & \cpu1|Selector330~2_combout\);

\rom1|altsyncram_component|auto_generated|q_a\(7) <= \rom1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\rom1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\cpu1|Selector318~5_combout\ & \cpu1|Selector319~5_combout\ & \cpu1|Selector320~5_combout\ & \cpu1|Selector321~5_combout\ & \cpu1|Selector322~5_combout\ & 
\cpu1|Selector323~5_combout\ & \cpu1|Selector324~5_combout\ & \cpu1|Selector325~5_combout\ & \cpu1|Selector326~5_combout\ & \cpu1|Selector327~2_combout\ & \cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\ & \cpu1|Selector330~2_combout\);

\rom1|altsyncram_component|auto_generated|q_a\(4) <= \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\rom1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\cpu1|Selector318~5_combout\ & \cpu1|Selector319~5_combout\ & \cpu1|Selector320~5_combout\ & \cpu1|Selector321~5_combout\ & \cpu1|Selector322~5_combout\ & 
\cpu1|Selector323~5_combout\ & \cpu1|Selector324~5_combout\ & \cpu1|Selector325~5_combout\ & \cpu1|Selector326~5_combout\ & \cpu1|Selector327~2_combout\ & \cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\ & \cpu1|Selector330~2_combout\);

\rom1|altsyncram_component|auto_generated|q_a\(5) <= \rom1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\rom1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\cpu1|Selector318~5_combout\ & \cpu1|Selector319~5_combout\ & \cpu1|Selector320~5_combout\ & \cpu1|Selector321~5_combout\ & \cpu1|Selector322~5_combout\ & 
\cpu1|Selector323~5_combout\ & \cpu1|Selector324~5_combout\ & \cpu1|Selector325~5_combout\ & \cpu1|Selector326~5_combout\ & \cpu1|Selector327~2_combout\ & \cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\ & \cpu1|Selector330~2_combout\);

\rom1|altsyncram_component|auto_generated|q_a\(6) <= \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\io1|dispAttWRData\(7) & \io1|dispAttWRData\(6) & \io1|dispAttWRData\(5) & \io1|dispAttWRData\(4));

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\io1|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \io1|charHoriz\(0));

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\io1|Mod1|auto_generated|divider|divider|StageOut[166]~89_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\ & 
\io1|Mod1|auto_generated|divider|divider|StageOut[164]~87_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[163]~86_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[162]~85_combout\ & 
\io1|Mod1|auto_generated|divider|divider|StageOut[161]~84_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[160]~83_combout\ & \io1|cursorHoriz\(3) & \io1|cursorHoriz\(2) & \io1|cursorHoriz\(1) & \io1|cursorHoriz\(0));

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(4) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(5) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(6) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(7) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\io1|dispAttWRData[3]~_wirecell_combout\ & \io1|dispAttWRData[2]~_wirecell_combout\ & \io1|dispAttWRData[1]~_wirecell_combout\ & 
\io1|dispAttWRData[0]~_wirecell_combout\);

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io1|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \io1|charHoriz\(0));

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\io1|Mod1|auto_generated|divider|divider|StageOut[166]~89_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\ & 
\io1|Mod1|auto_generated|divider|divider|StageOut[164]~87_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[163]~86_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[162]~85_combout\ & 
\io1|Mod1|auto_generated|divider|divider|StageOut[161]~84_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[160]~83_combout\ & \io1|cursorHoriz\(3) & \io1|cursorHoriz\(2) & \io1|cursorHoriz\(1) & \io1|cursorHoriz\(0));

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(0) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(1) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(2) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(3) <= \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(6) & \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(5) & 
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(4) & \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(3) & \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(2) & 
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(1) & \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(0) & \io1|charScanLine\(3) & \io1|charScanLine\(2) & \io1|charScanLine\(1));

\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(0) <= \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(1) <= \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(2) <= \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(3) <= \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(4) <= \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(5) <= \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(6) <= \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(7) <= \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\io2|rxCurrentByteBuffer\(7) & \io2|rxCurrentByteBuffer\(6) & \io2|rxCurrentByteBuffer\(5) & \io2|rxCurrentByteBuffer\(4) & \io2|rxCurrentByteBuffer\(3) & \io2|rxCurrentByteBuffer\(2) & \io2|rxCurrentByteBuffer\(1) & 
\io2|rxCurrentByteBuffer\(0));

\io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io2|rxInPointer\(3) & \io2|rxInPointer\(2) & \io2|rxInPointer\(1) & \io2|rxInPointer\(0));

\io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\io2|Add5~15_combout\ & \io2|Add5~14_combout\ & \io2|Add5~13_combout\ & \io2|Add5~12_combout\);

\io2|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\io2|rxBuffer_rtl_0|auto_generated|ram_block1a1\ <= \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\io2|rxBuffer_rtl_0|auto_generated|ram_block1a2\ <= \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\io2|rxBuffer_rtl_0|auto_generated|ram_block1a3\ <= \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\io2|rxBuffer_rtl_0|auto_generated|ram_block1a4\ <= \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\io2|rxBuffer_rtl_0|auto_generated|ram_block1a5\ <= \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\io2|rxBuffer_rtl_0|auto_generated|ram_block1a6\ <= \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\io2|rxBuffer_rtl_0|auto_generated|ram_block1a7\ <= \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\io1|dispCharWRData\(3) & \io1|dispCharWRData\(2) & \io1|dispCharWRData\(1) & \io1|dispCharWRData\(0));

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\io1|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \io1|charHoriz\(0));

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\io1|Mod1|auto_generated|divider|divider|StageOut[166]~89_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\ & 
\io1|Mod1|auto_generated|divider|divider|StageOut[164]~87_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[163]~86_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[162]~85_combout\ & 
\io1|Mod1|auto_generated|divider|divider|StageOut[161]~84_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[160]~83_combout\ & \io1|cursorHoriz\(3) & \io1|cursorHoriz\(2) & \io1|cursorHoriz\(1) & \io1|cursorHoriz\(0));

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(0) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(1) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(2) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(3) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\io1|dispCharWRData\(7) & \io1|dispCharWRData\(6) & \io1|dispCharWRData\(5) & \io1|dispCharWRData\(4));

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\io1|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ & 
\io1|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ & \io1|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ & \io1|charHoriz\(0));

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\io1|Mod1|auto_generated|divider|divider|StageOut[166]~89_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\ & 
\io1|Mod1|auto_generated|divider|divider|StageOut[164]~87_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[163]~86_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[162]~85_combout\ & 
\io1|Mod1|auto_generated|divider|divider|StageOut[161]~84_combout\ & \io1|Mod1|auto_generated|divider|divider|StageOut[160]~83_combout\ & \io1|cursorHoriz\(3) & \io1|cursorHoriz\(2) & \io1|cursorHoriz\(1) & \io1|cursorHoriz\(0));

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(4) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(5) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(6) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_a\(7) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);

\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7) <= \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\n_WR_sd~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \n_WR_sd~combout\);

\n_RD_vdu~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \n_RD_vdu~combout\);

\n_RD_uart~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \n_RD_uart~combout\);

\n_WR_uart~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \n_WR_uart~combout\);

\io1|func_reset~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \io1|func_reset~q\);

\n_WR_vdu~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \n_WR_vdu~combout\);

\sd1|wr_cmd_reg~3clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \sd1|wr_cmd_reg~3_combout\);
\io1|ALT_INV_func_reset~q\ <= NOT \io1|func_reset~q\;
\ALT_INV_n_WR~q\ <= NOT \n_WR~q\;
\sd1|ALT_INV_ctl_led~0_combout\ <= NOT \sd1|ctl_led~0_combout\;
\sd1|ALT_INV_LessThan2~2_combout\ <= NOT \sd1|LessThan2~2_combout\;
\sd1|ALT_INV_state.receive_byte~q\ <= NOT \sd1|state.receive_byte~q\;
\io2|ALT_INV_func_reset~q\ <= NOT \io2|func_reset~q\;
\gpio1|ALT_INV_reg_ddr2\(6) <= NOT \gpio1|reg_ddr2\(6);
\gpio1|ALT_INV_reg_ddr2\(5) <= NOT \gpio1|reg_ddr2\(5);
\gpio1|ALT_INV_reg_ddr2\(4) <= NOT \gpio1|reg_ddr2\(4);
\gpio1|ALT_INV_reg_ddr2\(7) <= NOT \gpio1|reg_ddr2\(7);
\gpio1|ALT_INV_reg_ddr2\(3) <= NOT \gpio1|reg_ddr2\(3);
\gpio1|ALT_INV_reg_ddr0\(2) <= NOT \gpio1|reg_ddr0\(2);
\gpio1|ALT_INV_reg_ddr2\(2) <= NOT \gpio1|reg_ddr2\(2);
\gpio1|ALT_INV_reg_ddr0\(0) <= NOT \gpio1|reg_ddr0\(0);
\gpio1|ALT_INV_reg_ddr2\(0) <= NOT \gpio1|reg_ddr2\(0);
\gpio1|ALT_INV_reg_ddr2\(1) <= NOT \gpio1|reg_ddr2\(1);
\gpio1|ALT_INV_reg_ddr0\(1) <= NOT \gpio1|reg_ddr0\(1);
\ALT_INV_hold~q\ <= NOT \hold~q\;
\sd1|ALT_INV_sdCS~q\ <= NOT \sd1|sdCS~q\;
\cpu1|ALT_INV_Selector330~2_combout\ <= NOT \cpu1|Selector330~2_combout\;
\cpu1|ALT_INV_state.fetch_state~q\ <= NOT \cpu1|state.fetch_state~q\;
\sd1|ALT_INV_wr_cmd_reg~3clkctrl_outclk\ <= NOT \sd1|wr_cmd_reg~3clkctrl_outclk\;
\io1|ALT_INV_func_reset~clkctrl_outclk\ <= NOT \io1|func_reset~clkctrl_outclk\;
\io2|ALT_INV_rxReadPointer[0]~0_wirecell_combout\ <= NOT \io2|rxReadPointer[0]~0_wirecell_combout\;
\io1|ALT_INV_ps2DataOut~q\ <= NOT \io1|ps2DataOut~q\;
\io1|ALT_INV_ps2ClkOut~q\ <= NOT \io1|ps2ClkOut~q\;

-- Location: IOOBUF_X0_Y24_N16
\sramData[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector338~10_combout\,
	oe => \ALT_INV_n_WR~q\,
	devoe => ww_devoe,
	o => \sramData[0]~output_o\);

-- Location: IOOBUF_X0_Y26_N23
\sramData[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector337~10_combout\,
	oe => \ALT_INV_n_WR~q\,
	devoe => ww_devoe,
	o => \sramData[1]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\sramData[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector336~10_combout\,
	oe => \ALT_INV_n_WR~q\,
	devoe => ww_devoe,
	o => \sramData[2]~output_o\);

-- Location: IOOBUF_X3_Y29_N9
\sramData[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector335~10_combout\,
	oe => \ALT_INV_n_WR~q\,
	devoe => ww_devoe,
	o => \sramData[3]~output_o\);

-- Location: IOOBUF_X0_Y27_N9
\sramData[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector334~10_combout\,
	oe => \ALT_INV_n_WR~q\,
	devoe => ww_devoe,
	o => \sramData[4]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\sramData[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector333~10_combout\,
	oe => \ALT_INV_n_WR~q\,
	devoe => ww_devoe,
	o => \sramData[5]~output_o\);

-- Location: IOOBUF_X0_Y25_N2
\sramData[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector332~10_combout\,
	oe => \ALT_INV_n_WR~q\,
	devoe => ww_devoe,
	o => \sramData[6]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\sramData[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector331~10_combout\,
	oe => \ALT_INV_n_WR~q\,
	devoe => ww_devoe,
	o => \sramData[7]~output_o\);

-- Location: IOOBUF_X0_Y10_N9
\ps2Clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \io1|ALT_INV_ps2ClkOut~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \ps2Clk~output_o\);

-- Location: IOOBUF_X0_Y10_N2
\ps2Data~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \io1|ALT_INV_ps2DataOut~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \ps2Data~output_o\);

-- Location: IOOBUF_X32_Y0_N2
\gpio0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat0\(0),
	oe => \gpio1|ALT_INV_reg_ddr0\(0),
	devoe => ww_devoe,
	o => \gpio0[0]~output_o\);

-- Location: IOOBUF_X35_Y0_N30
\gpio0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat0\(1),
	oe => \gpio1|ALT_INV_reg_ddr0\(1),
	devoe => ww_devoe,
	o => \gpio0[1]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\gpio0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat0\(2),
	oe => \gpio1|ALT_INV_reg_ddr0\(2),
	devoe => ww_devoe,
	o => \gpio0[2]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\gpio2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat2\(0),
	oe => \gpio1|ALT_INV_reg_ddr2\(0),
	devoe => ww_devoe,
	o => \gpio2[0]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\gpio2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat2\(1),
	oe => \gpio1|ALT_INV_reg_ddr2\(1),
	devoe => ww_devoe,
	o => \gpio2[1]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\gpio2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat2\(2),
	oe => \gpio1|ALT_INV_reg_ddr2\(2),
	devoe => ww_devoe,
	o => \gpio2[2]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\gpio2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat2\(3),
	oe => \gpio1|ALT_INV_reg_ddr2\(3),
	devoe => ww_devoe,
	o => \gpio2[3]~output_o\);

-- Location: IOOBUF_X28_Y0_N16
\gpio2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat2\(4),
	oe => \gpio1|ALT_INV_reg_ddr2\(4),
	devoe => ww_devoe,
	o => \gpio2[4]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\gpio2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat2\(5),
	oe => \gpio1|ALT_INV_reg_ddr2\(5),
	devoe => ww_devoe,
	o => \gpio2[5]~output_o\);

-- Location: IOOBUF_X28_Y0_N2
\gpio2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat2\(6),
	oe => \gpio1|ALT_INV_reg_ddr2\(6),
	devoe => ww_devoe,
	o => \gpio2[6]~output_o\);

-- Location: IOOBUF_X28_Y0_N9
\gpio2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \gpio1|reg_dat2\(7),
	oe => \gpio1|ALT_INV_reg_ddr2\(7),
	devoe => ww_devoe,
	o => \gpio2[7]~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\n_LED7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mm1|frt_i~q\,
	devoe => ww_devoe,
	o => \n_LED7~output_o\);

-- Location: IOOBUF_X37_Y0_N16
\n_LED9~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vduffd0~input_o\,
	devoe => ww_devoe,
	o => \n_LED9~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\sramAddress[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector330~2_combout\,
	devoe => ww_devoe,
	o => \sramAddress[0]~output_o\);

-- Location: IOOBUF_X0_Y20_N9
\sramAddress[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector329~3_combout\,
	devoe => ww_devoe,
	o => \sramAddress[1]~output_o\);

-- Location: IOOBUF_X0_Y13_N23
\sramAddress[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector328~2_combout\,
	devoe => ww_devoe,
	o => \sramAddress[2]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\sramAddress[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector327~2_combout\,
	devoe => ww_devoe,
	o => \sramAddress[3]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\sramAddress[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector326~5_combout\,
	devoe => ww_devoe,
	o => \sramAddress[4]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\sramAddress[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector325~5_combout\,
	devoe => ww_devoe,
	o => \sramAddress[5]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\sramAddress[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector324~5_combout\,
	devoe => ww_devoe,
	o => \sramAddress[6]~output_o\);

-- Location: IOOBUF_X0_Y13_N16
\sramAddress[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector323~5_combout\,
	devoe => ww_devoe,
	o => \sramAddress[7]~output_o\);

-- Location: IOOBUF_X0_Y21_N9
\sramAddress[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector322~5_combout\,
	devoe => ww_devoe,
	o => \sramAddress[8]~output_o\);

-- Location: IOOBUF_X3_Y29_N2
\sramAddress[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector321~5_combout\,
	devoe => ww_devoe,
	o => \sramAddress[9]~output_o\);

-- Location: IOOBUF_X5_Y29_N9
\sramAddress[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector320~5_combout\,
	devoe => ww_devoe,
	o => \sramAddress[10]~output_o\);

-- Location: IOOBUF_X3_Y29_N30
\sramAddress[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector319~5_combout\,
	devoe => ww_devoe,
	o => \sramAddress[11]~output_o\);

-- Location: IOOBUF_X7_Y29_N9
\sramAddress[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cpu1|Selector318~5_combout\,
	devoe => ww_devoe,
	o => \sramAddress[12]~output_o\);

-- Location: IOOBUF_X11_Y29_N16
\sramAddress[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mm1|ramAddr[13]~10_combout\,
	devoe => ww_devoe,
	o => \sramAddress[13]~output_o\);

-- Location: IOOBUF_X11_Y29_N2
\sramAddress[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mm1|ramAddr[14]~21_combout\,
	devoe => ww_devoe,
	o => \sramAddress[14]~output_o\);

-- Location: IOOBUF_X14_Y29_N23
\sramAddress[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mm1|ramAddr[15]~32_combout\,
	devoe => ww_devoe,
	o => \sramAddress[15]~output_o\);

-- Location: IOOBUF_X11_Y29_N9
\sramAddress[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mm1|ramAddr[16]~43_combout\,
	devoe => ww_devoe,
	o => \sramAddress[16]~output_o\);

-- Location: IOOBUF_X11_Y29_N23
\sramAddress[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mm1|ramAddr[17]~54_combout\,
	devoe => ww_devoe,
	o => \sramAddress[17]~output_o\);

-- Location: IOOBUF_X7_Y29_N16
\sramAddress[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mm1|ramAddr[18]~65_combout\,
	devoe => ww_devoe,
	o => \sramAddress[18]~output_o\);

-- Location: IOOBUF_X1_Y29_N2
\sramAddress[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mm1|ramAddr[19]~76_combout\,
	devoe => ww_devoe,
	o => \sramAddress[19]~output_o\);

-- Location: IOOBUF_X5_Y29_N16
\n_sRamWE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n_sRamWE~reg0_q\,
	devoe => ww_devoe,
	o => \n_sRamWE~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\n_sRamCS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \n_sRamCS~output_o\);

-- Location: IOOBUF_X0_Y20_N2
\n_sRamOE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \n_sRamOE~reg0_q\,
	devoe => ww_devoe,
	o => \n_sRamOE~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\n_sdRamCas~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \n_sdRamCas~output_o\);

-- Location: IOOBUF_X7_Y0_N30
\n_sdRamRas~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \n_sdRamRas~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\n_sdRamWe~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \n_sdRamWe~output_o\);

-- Location: IOOBUF_X5_Y0_N2
\n_sdRamCe~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \n_sdRamCe~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\sdRamClk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sdRamClk~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\sdRamClkEn~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \sdRamClkEn~output_o\);

-- Location: IOOBUF_X0_Y9_N23
\sdRamAddr[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[0]~output_o\);

-- Location: IOOBUF_X0_Y8_N2
\sdRamAddr[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[1]~output_o\);

-- Location: IOOBUF_X0_Y9_N9
\sdRamAddr[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[2]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\sdRamAddr[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[3]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\sdRamAddr[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[4]~output_o\);

-- Location: IOOBUF_X0_Y5_N23
\sdRamAddr[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[5]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\sdRamAddr[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[6]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\sdRamAddr[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[7]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\sdRamAddr[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[8]~output_o\);

-- Location: IOOBUF_X3_Y0_N30
\sdRamAddr[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[9]~output_o\);

-- Location: IOOBUF_X0_Y7_N23
\sdRamAddr[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[10]~output_o\);

-- Location: IOOBUF_X3_Y0_N9
\sdRamAddr[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[11]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\sdRamAddr[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[12]~output_o\);

-- Location: IOOBUF_X0_Y6_N9
\sdRamAddr[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[13]~output_o\);

-- Location: IOOBUF_X0_Y7_N16
\sdRamAddr[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sdRamAddr[14]~output_o\);

-- Location: IOOBUF_X16_Y29_N23
\txd1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|txd~q\,
	devoe => ww_devoe,
	o => \txd1~output_o\);

-- Location: IOOBUF_X16_Y29_N16
\rts1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io2|n_rts~q\,
	devoe => ww_devoe,
	o => \rts1~output_o\);

-- Location: IOOBUF_X26_Y29_N30
\videoR0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|videoR0~q\,
	devoe => ww_devoe,
	o => \videoR0~output_o\);

-- Location: IOOBUF_X28_Y29_N2
\videoG0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|videoG0~q\,
	devoe => ww_devoe,
	o => \videoG0~output_o\);

-- Location: IOOBUF_X30_Y29_N23
\videoB0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|videoB0~q\,
	devoe => ww_devoe,
	o => \videoB0~output_o\);

-- Location: IOOBUF_X26_Y29_N23
\videoR1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|videoR1~q\,
	devoe => ww_devoe,
	o => \videoR1~output_o\);

-- Location: IOOBUF_X30_Y29_N30
\videoG1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|videoG1~q\,
	devoe => ww_devoe,
	o => \videoG1~output_o\);

-- Location: IOOBUF_X30_Y29_N16
\videoB1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|videoB1~q\,
	devoe => ww_devoe,
	o => \videoB1~output_o\);

-- Location: IOOBUF_X32_Y29_N23
\hSync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|hSync~q\,
	devoe => ww_devoe,
	o => \hSync~output_o\);

-- Location: IOOBUF_X32_Y29_N16
\vSync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \io1|vSync~q\,
	devoe => ww_devoe,
	o => \vSync~output_o\);

-- Location: IOOBUF_X32_Y29_N2
\sdCS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|ALT_INV_sdCS~q\,
	devoe => ww_devoe,
	o => \sdCS~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\sdMOSI~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|sdMOSI~0_combout\,
	devoe => ww_devoe,
	o => \sdMOSI~output_o\);

-- Location: IOOBUF_X35_Y29_N9
\sdSCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|sclk_sig~q\,
	devoe => ww_devoe,
	o => \sdSCLK~output_o\);

-- Location: IOOBUF_X0_Y26_N2
\driveLED~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \sd1|driveLED~q\,
	devoe => ww_devoe,
	o => \driveLED~output_o\);

-- Location: IOIBUF_X0_Y14_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X41_Y26_N8
\vduffd0~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_vduffd0,
	o => \vduffd0~input_o\);

-- Location: LCCOMB_X10_Y12_N14
\cpu1|state~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~341_combout\ = (\cpu1|state.mul0_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state.mul0_state~q\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~341_combout\);

-- Location: IOIBUF_X26_Y0_N29
\n_reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_n_reset,
	o => \n_reset~input_o\);

-- Location: LCCOMB_X20_Y13_N2
\state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \state~1_combout\ = (\hold~q\ & (state(1) $ (state(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hold~q\,
	datac => state(1),
	datad => state(0),
	combout => \state~1_combout\);

-- Location: FF_X20_Y13_N3
\state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \state~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state(1));

-- Location: LCCOMB_X16_Y10_N4
\cpu1|state~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~312_combout\ = (\cpu1|Selector582~28_combout\ & (((\cpu1|nmi_req~q\ & !\cpu1|nmi_ack~q\)) # (!\cpu1|process_22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|nmi_req~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|nmi_ack~q\,
	combout => \cpu1|state~312_combout\);

-- Location: LCCOMB_X8_Y14_N4
\cpu1|state~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~391_combout\ = (\cpu1|state.fetch_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.fetch_state~q\,
	datab => \cpu1|state~314_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|process_22~0_combout\,
	combout => \cpu1|state~391_combout\);

-- Location: FF_X8_Y14_N5
\cpu1|state.decode1_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~391_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.decode1_state~q\);

-- Location: LCCOMB_X28_Y24_N8
\io1|ps2ClkFilter[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkFilter[0]~6_combout\ = \io1|ps2ClkFilter\(0) $ (VCC)
-- \io1|ps2ClkFilter[0]~7\ = CARRY(\io1|ps2ClkFilter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2ClkFilter\(0),
	datad => VCC,
	combout => \io1|ps2ClkFilter[0]~6_combout\,
	cout => \io1|ps2ClkFilter[0]~7\);

-- Location: IOIBUF_X0_Y10_N8
\ps2Clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ps2Clk,
	o => \ps2Clk~input_o\);

-- Location: LCCOMB_X28_Y24_N28
\io1|ps2ClkFilter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkFilter~8_combout\ = (\ps2Clk~input_o\ & (\io1|Equal9~1_combout\)) # (!\ps2Clk~input_o\ & ((!\io1|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal9~1_combout\,
	datab => \io1|Equal10~0_combout\,
	datad => \ps2Clk~input_o\,
	combout => \io1|ps2ClkFilter~8_combout\);

-- Location: FF_X28_Y24_N9
\io1|ps2ClkFilter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkFilter[0]~6_combout\,
	ena => \io1|ps2ClkFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkFilter\(0));

-- Location: LCCOMB_X28_Y24_N10
\io1|ps2ClkFilter[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkFilter[1]~9_combout\ = (\io1|ps2ClkFilter\(1) & ((\io1|kbd_filter~0_combout\ & (!\io1|ps2ClkFilter[0]~7\)) # (!\io1|kbd_filter~0_combout\ & (\io1|ps2ClkFilter[0]~7\ & VCC)))) # (!\io1|ps2ClkFilter\(1) & ((\io1|kbd_filter~0_combout\ & 
-- ((\io1|ps2ClkFilter[0]~7\) # (GND))) # (!\io1|kbd_filter~0_combout\ & (!\io1|ps2ClkFilter[0]~7\))))
-- \io1|ps2ClkFilter[1]~10\ = CARRY((\io1|ps2ClkFilter\(1) & (\io1|kbd_filter~0_combout\ & !\io1|ps2ClkFilter[0]~7\)) # (!\io1|ps2ClkFilter\(1) & ((\io1|kbd_filter~0_combout\) # (!\io1|ps2ClkFilter[0]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFilter\(1),
	datab => \io1|kbd_filter~0_combout\,
	datad => VCC,
	cin => \io1|ps2ClkFilter[0]~7\,
	combout => \io1|ps2ClkFilter[1]~9_combout\,
	cout => \io1|ps2ClkFilter[1]~10\);

-- Location: LCCOMB_X28_Y24_N12
\io1|ps2ClkFilter[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkFilter[2]~11_combout\ = ((\io1|ps2ClkFilter\(2) $ (\io1|kbd_filter~0_combout\ $ (\io1|ps2ClkFilter[1]~10\)))) # (GND)
-- \io1|ps2ClkFilter[2]~12\ = CARRY((\io1|ps2ClkFilter\(2) & ((!\io1|ps2ClkFilter[1]~10\) # (!\io1|kbd_filter~0_combout\))) # (!\io1|ps2ClkFilter\(2) & (!\io1|kbd_filter~0_combout\ & !\io1|ps2ClkFilter[1]~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFilter\(2),
	datab => \io1|kbd_filter~0_combout\,
	datad => VCC,
	cin => \io1|ps2ClkFilter[1]~10\,
	combout => \io1|ps2ClkFilter[2]~11_combout\,
	cout => \io1|ps2ClkFilter[2]~12\);

-- Location: FF_X28_Y24_N13
\io1|ps2ClkFilter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkFilter[2]~11_combout\,
	ena => \io1|ps2ClkFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkFilter\(2));

-- Location: LCCOMB_X28_Y24_N14
\io1|ps2ClkFilter[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkFilter[3]~13_combout\ = (\io1|kbd_filter~0_combout\ & ((\io1|ps2ClkFilter\(3) & (!\io1|ps2ClkFilter[2]~12\)) # (!\io1|ps2ClkFilter\(3) & ((\io1|ps2ClkFilter[2]~12\) # (GND))))) # (!\io1|kbd_filter~0_combout\ & ((\io1|ps2ClkFilter\(3) & 
-- (\io1|ps2ClkFilter[2]~12\ & VCC)) # (!\io1|ps2ClkFilter\(3) & (!\io1|ps2ClkFilter[2]~12\))))
-- \io1|ps2ClkFilter[3]~14\ = CARRY((\io1|kbd_filter~0_combout\ & ((!\io1|ps2ClkFilter[2]~12\) # (!\io1|ps2ClkFilter\(3)))) # (!\io1|kbd_filter~0_combout\ & (!\io1|ps2ClkFilter\(3) & !\io1|ps2ClkFilter[2]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbd_filter~0_combout\,
	datab => \io1|ps2ClkFilter\(3),
	datad => VCC,
	cin => \io1|ps2ClkFilter[2]~12\,
	combout => \io1|ps2ClkFilter[3]~13_combout\,
	cout => \io1|ps2ClkFilter[3]~14\);

-- Location: FF_X28_Y24_N15
\io1|ps2ClkFilter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkFilter[3]~13_combout\,
	ena => \io1|ps2ClkFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkFilter\(3));

-- Location: LCCOMB_X28_Y24_N16
\io1|ps2ClkFilter[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkFilter[4]~15_combout\ = ((\io1|kbd_filter~0_combout\ $ (\io1|ps2ClkFilter\(4) $ (\io1|ps2ClkFilter[3]~14\)))) # (GND)
-- \io1|ps2ClkFilter[4]~16\ = CARRY((\io1|kbd_filter~0_combout\ & (\io1|ps2ClkFilter\(4) & !\io1|ps2ClkFilter[3]~14\)) # (!\io1|kbd_filter~0_combout\ & ((\io1|ps2ClkFilter\(4)) # (!\io1|ps2ClkFilter[3]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbd_filter~0_combout\,
	datab => \io1|ps2ClkFilter\(4),
	datad => VCC,
	cin => \io1|ps2ClkFilter[3]~14\,
	combout => \io1|ps2ClkFilter[4]~15_combout\,
	cout => \io1|ps2ClkFilter[4]~16\);

-- Location: FF_X28_Y24_N17
\io1|ps2ClkFilter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkFilter[4]~15_combout\,
	ena => \io1|ps2ClkFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkFilter\(4));

-- Location: LCCOMB_X28_Y24_N18
\io1|ps2ClkFilter[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkFilter[5]~17_combout\ = \io1|kbd_filter~0_combout\ $ (\io1|ps2ClkFilter[4]~16\ $ (!\io1|ps2ClkFilter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbd_filter~0_combout\,
	datad => \io1|ps2ClkFilter\(5),
	cin => \io1|ps2ClkFilter[4]~16\,
	combout => \io1|ps2ClkFilter[5]~17_combout\);

-- Location: FF_X28_Y24_N19
\io1|ps2ClkFilter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkFilter[5]~17_combout\,
	ena => \io1|ps2ClkFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkFilter\(5));

-- Location: LCCOMB_X28_Y24_N26
\io1|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal9~0_combout\ = (!\io1|ps2ClkFilter\(3) & (!\io1|ps2ClkFilter\(0) & !\io1|ps2ClkFilter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2ClkFilter\(3),
	datac => \io1|ps2ClkFilter\(0),
	datad => \io1|ps2ClkFilter\(2),
	combout => \io1|Equal9~0_combout\);

-- Location: LCCOMB_X28_Y24_N4
\io1|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal10~0_combout\ = (!\io1|ps2ClkFilter\(1) & (!\io1|ps2ClkFilter\(5) & (\io1|Equal9~0_combout\ & !\io1|ps2ClkFilter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFilter\(1),
	datab => \io1|ps2ClkFilter\(5),
	datac => \io1|Equal9~0_combout\,
	datad => \io1|ps2ClkFilter\(4),
	combout => \io1|Equal10~0_combout\);

-- Location: LCCOMB_X28_Y24_N2
\io1|kbd_filter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_filter~0_combout\ = (\io1|Equal10~0_combout\) # (\ps2Clk~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Equal10~0_combout\,
	datad => \ps2Clk~input_o\,
	combout => \io1|kbd_filter~0_combout\);

-- Location: FF_X28_Y24_N11
\io1|ps2ClkFilter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkFilter[1]~9_combout\,
	ena => \io1|ps2ClkFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkFilter\(1));

-- Location: LCCOMB_X28_Y24_N30
\io1|Equal9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal9~1_combout\ = (((!\io1|ps2ClkFilter\(4)) # (!\io1|Equal9~0_combout\)) # (!\io1|ps2ClkFilter\(5))) # (!\io1|ps2ClkFilter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFilter\(1),
	datab => \io1|ps2ClkFilter\(5),
	datac => \io1|Equal9~0_combout\,
	datad => \io1|ps2ClkFilter\(4),
	combout => \io1|Equal9~1_combout\);

-- Location: LCCOMB_X28_Y24_N24
\io1|ps2ClkFiltered~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkFiltered~0_combout\ = (\io1|ps2ClkFiltered~q\ & ((\io1|Equal9~1_combout\) # ((!\ps2Clk~input_o\)))) # (!\io1|ps2ClkFiltered~q\ & (((\io1|Equal10~0_combout\ & !\ps2Clk~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal9~1_combout\,
	datab => \io1|Equal10~0_combout\,
	datac => \io1|ps2ClkFiltered~q\,
	datad => \ps2Clk~input_o\,
	combout => \io1|ps2ClkFiltered~0_combout\);

-- Location: FF_X28_Y24_N25
\io1|ps2ClkFiltered\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkFiltered~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkFiltered~q\);

-- Location: LCCOMB_X28_Y24_N22
\io1|ps2PrevClk~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2PrevClk~feeder_combout\ = \io1|ps2ClkFiltered~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|ps2ClkFiltered~q\,
	combout => \io1|ps2PrevClk~feeder_combout\);

-- Location: FF_X28_Y24_N23
\io1|ps2PrevClk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2PrevClk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2PrevClk~q\);

-- Location: LCCOMB_X26_Y24_N8
\io1|Add21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add21~0_combout\ = \io1|ps2ClkCount\(3) $ (((\io1|ps2ClkCount\(1) & (\io1|ps2ClkCount\(2) & \io1|ps2ClkCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(1),
	datab => \io1|ps2ClkCount\(2),
	datac => \io1|ps2ClkCount\(0),
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|Add21~0_combout\);

-- Location: LCCOMB_X27_Y24_N16
\io1|ps2ClkCount~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkCount~0_combout\ = (\io1|Add21~0_combout\ & (\io1|kbd_ctl~3_combout\ & ((\io1|Equal12~0_combout\) # (!\io1|ps2ClkCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add21~0_combout\,
	datab => \io1|kbd_ctl~3_combout\,
	datac => \io1|ps2ClkCount\(3),
	datad => \io1|Equal12~0_combout\,
	combout => \io1|ps2ClkCount~0_combout\);

-- Location: LCCOMB_X27_Y26_N6
\io1|kbWriteTimer[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[0]~26_combout\ = \io1|kbWriteTimer\(0) $ (VCC)
-- \io1|kbWriteTimer[0]~27\ = CARRY(\io1|kbWriteTimer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(0),
	datad => VCC,
	combout => \io1|kbWriteTimer[0]~26_combout\,
	cout => \io1|kbWriteTimer[0]~27\);

-- Location: LCCOMB_X29_Y27_N6
\io1|kbWatchdogTimer[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[0]~29_combout\ = \io1|kbWatchdogTimer\(0) $ (VCC)
-- \io1|kbWatchdogTimer[0]~30\ = CARRY(\io1|kbWatchdogTimer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(0),
	datad => VCC,
	combout => \io1|kbWatchdogTimer[0]~29_combout\,
	cout => \io1|kbWatchdogTimer[0]~30\);

-- Location: LCCOMB_X30_Y24_N26
\io1|kbWatchdogTimer~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer~81_combout\ = ((\io1|ps2ClkFiltered~q\ & !\io1|ps2PrevClk~q\)) # (!\io1|kbWatchdogTimer~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datac => \io1|ps2PrevClk~q\,
	datad => \io1|kbWatchdogTimer~28_combout\,
	combout => \io1|kbWatchdogTimer~81_combout\);

-- Location: FF_X29_Y27_N7
\io1|kbWatchdogTimer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[0]~29_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(0));

-- Location: LCCOMB_X29_Y27_N8
\io1|kbWatchdogTimer[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[1]~31_combout\ = (\io1|kbWatchdogTimer\(1) & (!\io1|kbWatchdogTimer[0]~30\)) # (!\io1|kbWatchdogTimer\(1) & ((\io1|kbWatchdogTimer[0]~30\) # (GND)))
-- \io1|kbWatchdogTimer[1]~32\ = CARRY((!\io1|kbWatchdogTimer[0]~30\) # (!\io1|kbWatchdogTimer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(1),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[0]~30\,
	combout => \io1|kbWatchdogTimer[1]~31_combout\,
	cout => \io1|kbWatchdogTimer[1]~32\);

-- Location: FF_X29_Y27_N9
\io1|kbWatchdogTimer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[1]~31_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(1));

-- Location: LCCOMB_X29_Y27_N10
\io1|kbWatchdogTimer[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[2]~33_combout\ = (\io1|kbWatchdogTimer\(2) & (\io1|kbWatchdogTimer[1]~32\ $ (GND))) # (!\io1|kbWatchdogTimer\(2) & (!\io1|kbWatchdogTimer[1]~32\ & VCC))
-- \io1|kbWatchdogTimer[2]~34\ = CARRY((\io1|kbWatchdogTimer\(2) & !\io1|kbWatchdogTimer[1]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(2),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[1]~32\,
	combout => \io1|kbWatchdogTimer[2]~33_combout\,
	cout => \io1|kbWatchdogTimer[2]~34\);

-- Location: FF_X29_Y27_N11
\io1|kbWatchdogTimer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[2]~33_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(2));

-- Location: LCCOMB_X29_Y27_N12
\io1|kbWatchdogTimer[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[3]~35_combout\ = (\io1|kbWatchdogTimer\(3) & (!\io1|kbWatchdogTimer[2]~34\)) # (!\io1|kbWatchdogTimer\(3) & ((\io1|kbWatchdogTimer[2]~34\) # (GND)))
-- \io1|kbWatchdogTimer[3]~36\ = CARRY((!\io1|kbWatchdogTimer[2]~34\) # (!\io1|kbWatchdogTimer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(3),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[2]~34\,
	combout => \io1|kbWatchdogTimer[3]~35_combout\,
	cout => \io1|kbWatchdogTimer[3]~36\);

-- Location: FF_X29_Y27_N13
\io1|kbWatchdogTimer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[3]~35_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(3));

-- Location: LCCOMB_X29_Y27_N14
\io1|kbWatchdogTimer[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[4]~37_combout\ = (\io1|kbWatchdogTimer\(4) & (\io1|kbWatchdogTimer[3]~36\ $ (GND))) # (!\io1|kbWatchdogTimer\(4) & (!\io1|kbWatchdogTimer[3]~36\ & VCC))
-- \io1|kbWatchdogTimer[4]~38\ = CARRY((\io1|kbWatchdogTimer\(4) & !\io1|kbWatchdogTimer[3]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(4),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[3]~36\,
	combout => \io1|kbWatchdogTimer[4]~37_combout\,
	cout => \io1|kbWatchdogTimer[4]~38\);

-- Location: FF_X29_Y27_N15
\io1|kbWatchdogTimer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[4]~37_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(4));

-- Location: LCCOMB_X29_Y27_N16
\io1|kbWatchdogTimer[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[5]~39_combout\ = (\io1|kbWatchdogTimer\(5) & (!\io1|kbWatchdogTimer[4]~38\)) # (!\io1|kbWatchdogTimer\(5) & ((\io1|kbWatchdogTimer[4]~38\) # (GND)))
-- \io1|kbWatchdogTimer[5]~40\ = CARRY((!\io1|kbWatchdogTimer[4]~38\) # (!\io1|kbWatchdogTimer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(5),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[4]~38\,
	combout => \io1|kbWatchdogTimer[5]~39_combout\,
	cout => \io1|kbWatchdogTimer[5]~40\);

-- Location: FF_X29_Y27_N17
\io1|kbWatchdogTimer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[5]~39_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(5));

-- Location: LCCOMB_X29_Y27_N18
\io1|kbWatchdogTimer[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[6]~41_combout\ = (\io1|kbWatchdogTimer\(6) & (\io1|kbWatchdogTimer[5]~40\ $ (GND))) # (!\io1|kbWatchdogTimer\(6) & (!\io1|kbWatchdogTimer[5]~40\ & VCC))
-- \io1|kbWatchdogTimer[6]~42\ = CARRY((\io1|kbWatchdogTimer\(6) & !\io1|kbWatchdogTimer[5]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(6),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[5]~40\,
	combout => \io1|kbWatchdogTimer[6]~41_combout\,
	cout => \io1|kbWatchdogTimer[6]~42\);

-- Location: FF_X29_Y27_N19
\io1|kbWatchdogTimer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[6]~41_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(6));

-- Location: LCCOMB_X29_Y27_N20
\io1|kbWatchdogTimer[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[7]~43_combout\ = (\io1|kbWatchdogTimer\(7) & (!\io1|kbWatchdogTimer[6]~42\)) # (!\io1|kbWatchdogTimer\(7) & ((\io1|kbWatchdogTimer[6]~42\) # (GND)))
-- \io1|kbWatchdogTimer[7]~44\ = CARRY((!\io1|kbWatchdogTimer[6]~42\) # (!\io1|kbWatchdogTimer\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(7),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[6]~42\,
	combout => \io1|kbWatchdogTimer[7]~43_combout\,
	cout => \io1|kbWatchdogTimer[7]~44\);

-- Location: FF_X29_Y27_N21
\io1|kbWatchdogTimer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[7]~43_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(7));

-- Location: LCCOMB_X29_Y27_N22
\io1|kbWatchdogTimer[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[8]~45_combout\ = (\io1|kbWatchdogTimer\(8) & (\io1|kbWatchdogTimer[7]~44\ $ (GND))) # (!\io1|kbWatchdogTimer\(8) & (!\io1|kbWatchdogTimer[7]~44\ & VCC))
-- \io1|kbWatchdogTimer[8]~46\ = CARRY((\io1|kbWatchdogTimer\(8) & !\io1|kbWatchdogTimer[7]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(8),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[7]~44\,
	combout => \io1|kbWatchdogTimer[8]~45_combout\,
	cout => \io1|kbWatchdogTimer[8]~46\);

-- Location: FF_X29_Y27_N23
\io1|kbWatchdogTimer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[8]~45_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(8));

-- Location: LCCOMB_X29_Y27_N24
\io1|kbWatchdogTimer[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[9]~47_combout\ = (\io1|kbWatchdogTimer\(9) & (!\io1|kbWatchdogTimer[8]~46\)) # (!\io1|kbWatchdogTimer\(9) & ((\io1|kbWatchdogTimer[8]~46\) # (GND)))
-- \io1|kbWatchdogTimer[9]~48\ = CARRY((!\io1|kbWatchdogTimer[8]~46\) # (!\io1|kbWatchdogTimer\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(9),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[8]~46\,
	combout => \io1|kbWatchdogTimer[9]~47_combout\,
	cout => \io1|kbWatchdogTimer[9]~48\);

-- Location: FF_X29_Y27_N25
\io1|kbWatchdogTimer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[9]~47_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(9));

-- Location: LCCOMB_X29_Y27_N26
\io1|kbWatchdogTimer[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[10]~49_combout\ = (\io1|kbWatchdogTimer\(10) & (\io1|kbWatchdogTimer[9]~48\ $ (GND))) # (!\io1|kbWatchdogTimer\(10) & (!\io1|kbWatchdogTimer[9]~48\ & VCC))
-- \io1|kbWatchdogTimer[10]~50\ = CARRY((\io1|kbWatchdogTimer\(10) & !\io1|kbWatchdogTimer[9]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(10),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[9]~48\,
	combout => \io1|kbWatchdogTimer[10]~49_combout\,
	cout => \io1|kbWatchdogTimer[10]~50\);

-- Location: FF_X29_Y27_N27
\io1|kbWatchdogTimer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[10]~49_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(10));

-- Location: LCCOMB_X29_Y27_N28
\io1|kbWatchdogTimer[11]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[11]~51_combout\ = (\io1|kbWatchdogTimer\(11) & (!\io1|kbWatchdogTimer[10]~50\)) # (!\io1|kbWatchdogTimer\(11) & ((\io1|kbWatchdogTimer[10]~50\) # (GND)))
-- \io1|kbWatchdogTimer[11]~52\ = CARRY((!\io1|kbWatchdogTimer[10]~50\) # (!\io1|kbWatchdogTimer\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(11),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[10]~50\,
	combout => \io1|kbWatchdogTimer[11]~51_combout\,
	cout => \io1|kbWatchdogTimer[11]~52\);

-- Location: FF_X29_Y27_N29
\io1|kbWatchdogTimer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[11]~51_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(11));

-- Location: LCCOMB_X29_Y27_N30
\io1|kbWatchdogTimer[12]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[12]~53_combout\ = (\io1|kbWatchdogTimer\(12) & (\io1|kbWatchdogTimer[11]~52\ $ (GND))) # (!\io1|kbWatchdogTimer\(12) & (!\io1|kbWatchdogTimer[11]~52\ & VCC))
-- \io1|kbWatchdogTimer[12]~54\ = CARRY((\io1|kbWatchdogTimer\(12) & !\io1|kbWatchdogTimer[11]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(12),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[11]~52\,
	combout => \io1|kbWatchdogTimer[12]~53_combout\,
	cout => \io1|kbWatchdogTimer[12]~54\);

-- Location: FF_X29_Y27_N31
\io1|kbWatchdogTimer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[12]~53_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(12));

-- Location: LCCOMB_X29_Y26_N0
\io1|kbWatchdogTimer[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[13]~55_combout\ = (\io1|kbWatchdogTimer\(13) & (!\io1|kbWatchdogTimer[12]~54\)) # (!\io1|kbWatchdogTimer\(13) & ((\io1|kbWatchdogTimer[12]~54\) # (GND)))
-- \io1|kbWatchdogTimer[13]~56\ = CARRY((!\io1|kbWatchdogTimer[12]~54\) # (!\io1|kbWatchdogTimer\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(13),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[12]~54\,
	combout => \io1|kbWatchdogTimer[13]~55_combout\,
	cout => \io1|kbWatchdogTimer[13]~56\);

-- Location: FF_X29_Y26_N1
\io1|kbWatchdogTimer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[13]~55_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(13));

-- Location: LCCOMB_X29_Y26_N2
\io1|kbWatchdogTimer[14]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[14]~57_combout\ = (\io1|kbWatchdogTimer\(14) & (\io1|kbWatchdogTimer[13]~56\ $ (GND))) # (!\io1|kbWatchdogTimer\(14) & (!\io1|kbWatchdogTimer[13]~56\ & VCC))
-- \io1|kbWatchdogTimer[14]~58\ = CARRY((\io1|kbWatchdogTimer\(14) & !\io1|kbWatchdogTimer[13]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(14),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[13]~56\,
	combout => \io1|kbWatchdogTimer[14]~57_combout\,
	cout => \io1|kbWatchdogTimer[14]~58\);

-- Location: FF_X29_Y26_N3
\io1|kbWatchdogTimer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[14]~57_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(14));

-- Location: LCCOMB_X29_Y26_N4
\io1|kbWatchdogTimer[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[15]~59_combout\ = (\io1|kbWatchdogTimer\(15) & (!\io1|kbWatchdogTimer[14]~58\)) # (!\io1|kbWatchdogTimer\(15) & ((\io1|kbWatchdogTimer[14]~58\) # (GND)))
-- \io1|kbWatchdogTimer[15]~60\ = CARRY((!\io1|kbWatchdogTimer[14]~58\) # (!\io1|kbWatchdogTimer\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(15),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[14]~58\,
	combout => \io1|kbWatchdogTimer[15]~59_combout\,
	cout => \io1|kbWatchdogTimer[15]~60\);

-- Location: FF_X29_Y26_N5
\io1|kbWatchdogTimer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[15]~59_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(15));

-- Location: LCCOMB_X29_Y26_N6
\io1|kbWatchdogTimer[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[16]~61_combout\ = (\io1|kbWatchdogTimer\(16) & (\io1|kbWatchdogTimer[15]~60\ $ (GND))) # (!\io1|kbWatchdogTimer\(16) & (!\io1|kbWatchdogTimer[15]~60\ & VCC))
-- \io1|kbWatchdogTimer[16]~62\ = CARRY((\io1|kbWatchdogTimer\(16) & !\io1|kbWatchdogTimer[15]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(16),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[15]~60\,
	combout => \io1|kbWatchdogTimer[16]~61_combout\,
	cout => \io1|kbWatchdogTimer[16]~62\);

-- Location: FF_X29_Y26_N7
\io1|kbWatchdogTimer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[16]~61_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(16));

-- Location: LCCOMB_X29_Y26_N8
\io1|kbWatchdogTimer[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[17]~63_combout\ = (\io1|kbWatchdogTimer\(17) & (!\io1|kbWatchdogTimer[16]~62\)) # (!\io1|kbWatchdogTimer\(17) & ((\io1|kbWatchdogTimer[16]~62\) # (GND)))
-- \io1|kbWatchdogTimer[17]~64\ = CARRY((!\io1|kbWatchdogTimer[16]~62\) # (!\io1|kbWatchdogTimer\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(17),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[16]~62\,
	combout => \io1|kbWatchdogTimer[17]~63_combout\,
	cout => \io1|kbWatchdogTimer[17]~64\);

-- Location: FF_X29_Y26_N9
\io1|kbWatchdogTimer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[17]~63_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(17));

-- Location: LCCOMB_X29_Y26_N10
\io1|kbWatchdogTimer[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[18]~65_combout\ = (\io1|kbWatchdogTimer\(18) & (\io1|kbWatchdogTimer[17]~64\ $ (GND))) # (!\io1|kbWatchdogTimer\(18) & (!\io1|kbWatchdogTimer[17]~64\ & VCC))
-- \io1|kbWatchdogTimer[18]~66\ = CARRY((\io1|kbWatchdogTimer\(18) & !\io1|kbWatchdogTimer[17]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(18),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[17]~64\,
	combout => \io1|kbWatchdogTimer[18]~65_combout\,
	cout => \io1|kbWatchdogTimer[18]~66\);

-- Location: FF_X29_Y26_N11
\io1|kbWatchdogTimer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[18]~65_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(18));

-- Location: LCCOMB_X29_Y26_N12
\io1|kbWatchdogTimer[19]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[19]~67_combout\ = (\io1|kbWatchdogTimer\(19) & (!\io1|kbWatchdogTimer[18]~66\)) # (!\io1|kbWatchdogTimer\(19) & ((\io1|kbWatchdogTimer[18]~66\) # (GND)))
-- \io1|kbWatchdogTimer[19]~68\ = CARRY((!\io1|kbWatchdogTimer[18]~66\) # (!\io1|kbWatchdogTimer\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(19),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[18]~66\,
	combout => \io1|kbWatchdogTimer[19]~67_combout\,
	cout => \io1|kbWatchdogTimer[19]~68\);

-- Location: FF_X29_Y26_N13
\io1|kbWatchdogTimer[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[19]~67_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(19));

-- Location: LCCOMB_X29_Y26_N14
\io1|kbWatchdogTimer[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[20]~69_combout\ = (\io1|kbWatchdogTimer\(20) & (\io1|kbWatchdogTimer[19]~68\ $ (GND))) # (!\io1|kbWatchdogTimer\(20) & (!\io1|kbWatchdogTimer[19]~68\ & VCC))
-- \io1|kbWatchdogTimer[20]~70\ = CARRY((\io1|kbWatchdogTimer\(20) & !\io1|kbWatchdogTimer[19]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(20),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[19]~68\,
	combout => \io1|kbWatchdogTimer[20]~69_combout\,
	cout => \io1|kbWatchdogTimer[20]~70\);

-- Location: FF_X29_Y26_N15
\io1|kbWatchdogTimer[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[20]~69_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(20));

-- Location: LCCOMB_X29_Y26_N16
\io1|kbWatchdogTimer[21]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[21]~71_combout\ = (\io1|kbWatchdogTimer\(21) & (!\io1|kbWatchdogTimer[20]~70\)) # (!\io1|kbWatchdogTimer\(21) & ((\io1|kbWatchdogTimer[20]~70\) # (GND)))
-- \io1|kbWatchdogTimer[21]~72\ = CARRY((!\io1|kbWatchdogTimer[20]~70\) # (!\io1|kbWatchdogTimer\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(21),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[20]~70\,
	combout => \io1|kbWatchdogTimer[21]~71_combout\,
	cout => \io1|kbWatchdogTimer[21]~72\);

-- Location: FF_X29_Y26_N17
\io1|kbWatchdogTimer[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[21]~71_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(21));

-- Location: LCCOMB_X29_Y26_N18
\io1|kbWatchdogTimer[22]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[22]~73_combout\ = (\io1|kbWatchdogTimer\(22) & (\io1|kbWatchdogTimer[21]~72\ $ (GND))) # (!\io1|kbWatchdogTimer\(22) & (!\io1|kbWatchdogTimer[21]~72\ & VCC))
-- \io1|kbWatchdogTimer[22]~74\ = CARRY((\io1|kbWatchdogTimer\(22) & !\io1|kbWatchdogTimer[21]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(22),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[21]~72\,
	combout => \io1|kbWatchdogTimer[22]~73_combout\,
	cout => \io1|kbWatchdogTimer[22]~74\);

-- Location: FF_X29_Y26_N19
\io1|kbWatchdogTimer[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[22]~73_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(22));

-- Location: LCCOMB_X29_Y26_N20
\io1|kbWatchdogTimer[23]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[23]~75_combout\ = (\io1|kbWatchdogTimer\(23) & (!\io1|kbWatchdogTimer[22]~74\)) # (!\io1|kbWatchdogTimer\(23) & ((\io1|kbWatchdogTimer[22]~74\) # (GND)))
-- \io1|kbWatchdogTimer[23]~76\ = CARRY((!\io1|kbWatchdogTimer[22]~74\) # (!\io1|kbWatchdogTimer\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(23),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[22]~74\,
	combout => \io1|kbWatchdogTimer[23]~75_combout\,
	cout => \io1|kbWatchdogTimer[23]~76\);

-- Location: FF_X29_Y26_N21
\io1|kbWatchdogTimer[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[23]~75_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(23));

-- Location: LCCOMB_X29_Y26_N22
\io1|kbWatchdogTimer[24]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[24]~77_combout\ = (\io1|kbWatchdogTimer\(24) & (\io1|kbWatchdogTimer[23]~76\ $ (GND))) # (!\io1|kbWatchdogTimer\(24) & (!\io1|kbWatchdogTimer[23]~76\ & VCC))
-- \io1|kbWatchdogTimer[24]~78\ = CARRY((\io1|kbWatchdogTimer\(24) & !\io1|kbWatchdogTimer[23]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(24),
	datad => VCC,
	cin => \io1|kbWatchdogTimer[23]~76\,
	combout => \io1|kbWatchdogTimer[24]~77_combout\,
	cout => \io1|kbWatchdogTimer[24]~78\);

-- Location: FF_X29_Y26_N23
\io1|kbWatchdogTimer[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[24]~77_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(24));

-- Location: LCCOMB_X30_Y26_N24
\io1|LessThan28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan28~8_combout\ = (\io1|kbWatchdogTimer\(24) & (\io1|kbWatchdogTimer\(23) & \io1|kbWatchdogTimer\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(24),
	datac => \io1|kbWatchdogTimer\(23),
	datad => \io1|kbWatchdogTimer\(22),
	combout => \io1|LessThan28~8_combout\);

-- Location: LCCOMB_X30_Y28_N28
\io1|LessThan28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan28~7_combout\ = (\io1|kbWatchdogTimer\(20)) # (\io1|kbWatchdogTimer\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbWatchdogTimer\(20),
	datad => \io1|kbWatchdogTimer\(21),
	combout => \io1|LessThan28~7_combout\);

-- Location: LCCOMB_X29_Y26_N24
\io1|kbWatchdogTimer[25]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer[25]~79_combout\ = \io1|kbWatchdogTimer[24]~78\ $ (\io1|kbWatchdogTimer\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbWatchdogTimer\(25),
	cin => \io1|kbWatchdogTimer[24]~78\,
	combout => \io1|kbWatchdogTimer[25]~79_combout\);

-- Location: FF_X29_Y26_N25
\io1|kbWatchdogTimer[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWatchdogTimer[25]~79_combout\,
	sclr => \io1|kbWatchdogTimer~81_combout\,
	ena => \io1|n_kbWR~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWatchdogTimer\(25));

-- Location: LCCOMB_X30_Y26_N0
\io1|LessThan28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan28~0_combout\ = (\io1|kbWatchdogTimer\(16) & (\io1|kbWatchdogTimer\(15) & \io1|kbWatchdogTimer\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWatchdogTimer\(16),
	datac => \io1|kbWatchdogTimer\(15),
	datad => \io1|kbWatchdogTimer\(14),
	combout => \io1|LessThan28~0_combout\);

-- Location: LCCOMB_X30_Y27_N0
\io1|LessThan28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan28~1_combout\ = (\io1|kbWatchdogTimer\(13)) # ((\io1|kbWatchdogTimer\(12)) # ((\io1|kbWatchdogTimer\(10)) # (\io1|kbWatchdogTimer\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(13),
	datab => \io1|kbWatchdogTimer\(12),
	datac => \io1|kbWatchdogTimer\(10),
	datad => \io1|kbWatchdogTimer\(11),
	combout => \io1|LessThan28~1_combout\);

-- Location: LCCOMB_X30_Y27_N18
\io1|LessThan28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan28~2_combout\ = (\io1|kbWatchdogTimer\(2)) # ((\io1|kbWatchdogTimer\(3)) # ((\io1|kbWatchdogTimer\(0)) # (\io1|kbWatchdogTimer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(2),
	datab => \io1|kbWatchdogTimer\(3),
	datac => \io1|kbWatchdogTimer\(0),
	datad => \io1|kbWatchdogTimer\(1),
	combout => \io1|LessThan28~2_combout\);

-- Location: LCCOMB_X30_Y27_N4
\io1|LessThan28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan28~3_combout\ = (\io1|kbWatchdogTimer\(4)) # ((\io1|kbWatchdogTimer\(6)) # ((\io1|kbWatchdogTimer\(5)) # (\io1|LessThan28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(4),
	datab => \io1|kbWatchdogTimer\(6),
	datac => \io1|kbWatchdogTimer\(5),
	datad => \io1|LessThan28~2_combout\,
	combout => \io1|LessThan28~3_combout\);

-- Location: LCCOMB_X30_Y28_N12
\io1|LessThan28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan28~4_combout\ = (\io1|kbWatchdogTimer\(9) & (\io1|kbWatchdogTimer\(8) & \io1|kbWatchdogTimer\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(9),
	datac => \io1|kbWatchdogTimer\(8),
	datad => \io1|kbWatchdogTimer\(7),
	combout => \io1|LessThan28~4_combout\);

-- Location: LCCOMB_X30_Y28_N18
\io1|LessThan28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan28~5_combout\ = (\io1|LessThan28~0_combout\ & ((\io1|LessThan28~1_combout\) # ((\io1|LessThan28~3_combout\ & \io1|LessThan28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan28~0_combout\,
	datab => \io1|LessThan28~1_combout\,
	datac => \io1|LessThan28~3_combout\,
	datad => \io1|LessThan28~4_combout\,
	combout => \io1|LessThan28~5_combout\);

-- Location: LCCOMB_X30_Y26_N2
\io1|LessThan28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan28~6_combout\ = (\io1|kbWatchdogTimer\(19) & ((\io1|kbWatchdogTimer\(18)) # ((\io1|LessThan28~5_combout\) # (\io1|kbWatchdogTimer\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWatchdogTimer\(18),
	datab => \io1|LessThan28~5_combout\,
	datac => \io1|kbWatchdogTimer\(19),
	datad => \io1|kbWatchdogTimer\(17),
	combout => \io1|LessThan28~6_combout\);

-- Location: LCCOMB_X30_Y28_N6
\io1|kbWatchdogTimer~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWatchdogTimer~28_combout\ = (!\io1|kbWatchdogTimer\(25) & (((!\io1|LessThan28~7_combout\ & !\io1|LessThan28~6_combout\)) # (!\io1|LessThan28~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan28~8_combout\,
	datab => \io1|LessThan28~7_combout\,
	datac => \io1|kbWatchdogTimer\(25),
	datad => \io1|LessThan28~6_combout\,
	combout => \io1|kbWatchdogTimer~28_combout\);

-- Location: LCCOMB_X30_Y24_N16
\io1|kbWriteTimer~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer~63_combout\ = (\io1|n_kbWR~q\ & (!\io1|kbWatchdogTimer~28_combout\ & ((\io1|ps2PrevClk~q\) # (!\io1|ps2ClkFiltered~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|ps2PrevClk~q\,
	datad => \io1|kbWatchdogTimer~28_combout\,
	combout => \io1|kbWriteTimer~63_combout\);

-- Location: LCCOMB_X31_Y23_N14
\io1|Equal17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal17~2_combout\ = (!\io1|ps2Byte\(7) & !\io1|ps2Byte\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|ps2Byte\(7),
	datad => \io1|ps2Byte\(5),
	combout => \io1|Equal17~2_combout\);

-- Location: LCCOMB_X27_Y24_N10
\io1|ps2Byte~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Byte~0_combout\ = (\io1|ps2Byte\(2) & ((\io1|ps2ClkCount\(0)) # ((\io1|ps2ClkCount\(3)) # (!\io1|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|Equal12~0_combout\,
	datac => \io1|ps2Byte\(2),
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2Byte~0_combout\);

-- Location: LCCOMB_X27_Y24_N18
\io1|ps2Byte[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Byte[0]~1_combout\ = (\io1|kbd_ctl~3_combout\ & (((!\io1|ps2ClkCount\(0) & \io1|Equal12~0_combout\)) # (!\io1|ps2ClkCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|Equal12~0_combout\,
	datac => \io1|kbd_ctl~3_combout\,
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2Byte[0]~1_combout\);

-- Location: FF_X27_Y24_N11
\io1|ps2Byte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Byte~0_combout\,
	ena => \io1|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Byte\(1));

-- Location: LCCOMB_X27_Y24_N0
\io1|ps2Byte~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Byte~6_combout\ = (\io1|ps2Byte\(1) & ((\io1|ps2ClkCount\(3)) # ((\io1|ps2ClkCount\(0)) # (!\io1|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2ClkCount\(3),
	datac => \io1|ps2ClkCount\(0),
	datad => \io1|Equal12~0_combout\,
	combout => \io1|ps2Byte~6_combout\);

-- Location: FF_X27_Y24_N1
\io1|ps2Byte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Byte~6_combout\,
	ena => \io1|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Byte\(0));

-- Location: LCCOMB_X31_Y23_N10
\io1|kbd_ctl~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~6_combout\ = (\io1|ps2Byte\(6) & (\io1|ps2Byte\(0) & (\io1|ps2Byte\(3) & !\io1|ps2Byte\(1)))) # (!\io1|ps2Byte\(6) & (!\io1|ps2Byte\(0) & (!\io1|ps2Byte\(3) & \io1|ps2Byte\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(1),
	combout => \io1|kbd_ctl~6_combout\);

-- Location: LCCOMB_X31_Y23_N28
\io1|kbd_ctl~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~7_combout\ = (\io1|ps2Byte\(4) & (\io1|Equal17~2_combout\ & (!\io1|ps2Byte\(2) & \io1|kbd_ctl~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|Equal17~2_combout\,
	datac => \io1|ps2Byte\(2),
	datad => \io1|kbd_ctl~6_combout\,
	combout => \io1|kbd_ctl~7_combout\);

-- Location: LCCOMB_X31_Y23_N20
\io1|Equal17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal17~1_combout\ = (!\io1|ps2Byte\(3) & (!\io1|ps2Byte\(1) & (!\io1|ps2Byte\(0) & \io1|ps2Byte\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Equal17~1_combout\);

-- Location: LCCOMB_X31_Y23_N12
\io1|Equal17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal17~3_combout\ = (\io1|ps2Byte\(2) & (\io1|Equal17~2_combout\ & (!\io1|ps2Byte\(6) & \io1|Equal17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(2),
	datab => \io1|Equal17~2_combout\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|Equal17~1_combout\,
	combout => \io1|Equal17~3_combout\);

-- Location: LCCOMB_X26_Y24_N30
\io1|ps2PreviousByte[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2PreviousByte[0]~2_combout\ = (\io1|kbd_ctl~3_combout\ & (\io1|ps2ClkCount\(3) & ((\io1|ps2ClkCount\(1)) # (\io1|ps2ClkCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(1),
	datab => \io1|ps2ClkCount\(2),
	datac => \io1|kbd_ctl~3_combout\,
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2PreviousByte[0]~2_combout\);

-- Location: LCCOMB_X30_Y23_N22
\io1|n_kbWR~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~5_combout\ = (\io1|kbd_ctl~2_combout\ & (!\io1|kbd_ctl~7_combout\ & (!\io1|Equal17~3_combout\ & \io1|ps2PreviousByte[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbd_ctl~2_combout\,
	datab => \io1|kbd_ctl~7_combout\,
	datac => \io1|Equal17~3_combout\,
	datad => \io1|ps2PreviousByte[0]~2_combout\,
	combout => \io1|n_kbWR~5_combout\);

-- Location: LCCOMB_X31_Y26_N28
\io1|Equal18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal18~0_combout\ = (((\io1|ps2Byte\(0)) # (\io1|ps2Byte\(4))) # (!\io1|ps2Byte\(3))) # (!\io1|ps2Byte\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(3),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Equal18~0_combout\);

-- Location: LCCOMB_X32_Y23_N2
\io1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~0_combout\ = (\io1|ps2Byte\(7) & (!\io1|ps2Byte\(2) & (\io1|ps2Byte\(1) & !\io1|ps2Byte\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(7),
	datab => \io1|ps2Byte\(2),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(6),
	combout => \io1|Mux7~0_combout\);

-- Location: LCCOMB_X31_Y24_N22
\io1|Equal18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal18~1_combout\ = (\io1|Equal18~0_combout\) # (!\io1|Mux7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Equal18~0_combout\,
	datad => \io1|Mux7~0_combout\,
	combout => \io1|Equal18~1_combout\);

-- Location: LCCOMB_X31_Y25_N28
\io1|kbWriteTimer[4]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[4]~62_combout\ = (\io1|kbd_ctl~3_combout\ & (((\io1|Equal18~1_combout\ & \io1|n_kbWR~9_combout\)) # (!\io1|n_kbWR~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal18~1_combout\,
	datab => \io1|n_kbWR~5_combout\,
	datac => \io1|kbd_ctl~3_combout\,
	datad => \io1|n_kbWR~9_combout\,
	combout => \io1|kbWriteTimer[4]~62_combout\);

-- Location: LCCOMB_X31_Y25_N26
\io1|kbWriteTimer[4]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[4]~64_combout\ = ((!\io1|kbWriteTimer[4]~62_combout\ & ((\io1|kbWriteTimer~63_combout\) # (\io1|n_kbWR~5_combout\)))) # (!\io1|n_kbWR~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer~63_combout\,
	datab => \io1|n_kbWR~5_combout\,
	datac => \io1|n_kbWR~4_combout\,
	datad => \io1|kbWriteTimer[4]~62_combout\,
	combout => \io1|kbWriteTimer[4]~64_combout\);

-- Location: FF_X27_Y26_N7
\io1|kbWriteTimer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[0]~26_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(0));

-- Location: LCCOMB_X27_Y26_N8
\io1|kbWriteTimer[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[1]~28_combout\ = (\io1|kbWriteTimer\(1) & (!\io1|kbWriteTimer[0]~27\)) # (!\io1|kbWriteTimer\(1) & ((\io1|kbWriteTimer[0]~27\) # (GND)))
-- \io1|kbWriteTimer[1]~29\ = CARRY((!\io1|kbWriteTimer[0]~27\) # (!\io1|kbWriteTimer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(1),
	datad => VCC,
	cin => \io1|kbWriteTimer[0]~27\,
	combout => \io1|kbWriteTimer[1]~28_combout\,
	cout => \io1|kbWriteTimer[1]~29\);

-- Location: FF_X27_Y26_N9
\io1|kbWriteTimer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[1]~28_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(1));

-- Location: LCCOMB_X27_Y26_N10
\io1|kbWriteTimer[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[2]~30_combout\ = (\io1|kbWriteTimer\(2) & (\io1|kbWriteTimer[1]~29\ $ (GND))) # (!\io1|kbWriteTimer\(2) & (!\io1|kbWriteTimer[1]~29\ & VCC))
-- \io1|kbWriteTimer[2]~31\ = CARRY((\io1|kbWriteTimer\(2) & !\io1|kbWriteTimer[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(2),
	datad => VCC,
	cin => \io1|kbWriteTimer[1]~29\,
	combout => \io1|kbWriteTimer[2]~30_combout\,
	cout => \io1|kbWriteTimer[2]~31\);

-- Location: FF_X27_Y26_N11
\io1|kbWriteTimer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[2]~30_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(2));

-- Location: LCCOMB_X27_Y26_N12
\io1|kbWriteTimer[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[3]~32_combout\ = (\io1|kbWriteTimer\(3) & (!\io1|kbWriteTimer[2]~31\)) # (!\io1|kbWriteTimer\(3) & ((\io1|kbWriteTimer[2]~31\) # (GND)))
-- \io1|kbWriteTimer[3]~33\ = CARRY((!\io1|kbWriteTimer[2]~31\) # (!\io1|kbWriteTimer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(3),
	datad => VCC,
	cin => \io1|kbWriteTimer[2]~31\,
	combout => \io1|kbWriteTimer[3]~32_combout\,
	cout => \io1|kbWriteTimer[3]~33\);

-- Location: FF_X27_Y26_N13
\io1|kbWriteTimer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[3]~32_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(3));

-- Location: LCCOMB_X27_Y26_N14
\io1|kbWriteTimer[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[4]~34_combout\ = (\io1|kbWriteTimer\(4) & (\io1|kbWriteTimer[3]~33\ $ (GND))) # (!\io1|kbWriteTimer\(4) & (!\io1|kbWriteTimer[3]~33\ & VCC))
-- \io1|kbWriteTimer[4]~35\ = CARRY((\io1|kbWriteTimer\(4) & !\io1|kbWriteTimer[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(4),
	datad => VCC,
	cin => \io1|kbWriteTimer[3]~33\,
	combout => \io1|kbWriteTimer[4]~34_combout\,
	cout => \io1|kbWriteTimer[4]~35\);

-- Location: FF_X27_Y26_N15
\io1|kbWriteTimer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[4]~34_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(4));

-- Location: LCCOMB_X27_Y26_N16
\io1|kbWriteTimer[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[5]~36_combout\ = (\io1|kbWriteTimer\(5) & (!\io1|kbWriteTimer[4]~35\)) # (!\io1|kbWriteTimer\(5) & ((\io1|kbWriteTimer[4]~35\) # (GND)))
-- \io1|kbWriteTimer[5]~37\ = CARRY((!\io1|kbWriteTimer[4]~35\) # (!\io1|kbWriteTimer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(5),
	datad => VCC,
	cin => \io1|kbWriteTimer[4]~35\,
	combout => \io1|kbWriteTimer[5]~36_combout\,
	cout => \io1|kbWriteTimer[5]~37\);

-- Location: FF_X27_Y26_N17
\io1|kbWriteTimer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[5]~36_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(5));

-- Location: LCCOMB_X27_Y26_N18
\io1|kbWriteTimer[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[6]~38_combout\ = (\io1|kbWriteTimer\(6) & (\io1|kbWriteTimer[5]~37\ $ (GND))) # (!\io1|kbWriteTimer\(6) & (!\io1|kbWriteTimer[5]~37\ & VCC))
-- \io1|kbWriteTimer[6]~39\ = CARRY((\io1|kbWriteTimer\(6) & !\io1|kbWriteTimer[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(6),
	datad => VCC,
	cin => \io1|kbWriteTimer[5]~37\,
	combout => \io1|kbWriteTimer[6]~38_combout\,
	cout => \io1|kbWriteTimer[6]~39\);

-- Location: FF_X27_Y26_N19
\io1|kbWriteTimer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[6]~38_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(6));

-- Location: LCCOMB_X27_Y26_N20
\io1|kbWriteTimer[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[7]~40_combout\ = (\io1|kbWriteTimer\(7) & (!\io1|kbWriteTimer[6]~39\)) # (!\io1|kbWriteTimer\(7) & ((\io1|kbWriteTimer[6]~39\) # (GND)))
-- \io1|kbWriteTimer[7]~41\ = CARRY((!\io1|kbWriteTimer[6]~39\) # (!\io1|kbWriteTimer\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(7),
	datad => VCC,
	cin => \io1|kbWriteTimer[6]~39\,
	combout => \io1|kbWriteTimer[7]~40_combout\,
	cout => \io1|kbWriteTimer[7]~41\);

-- Location: FF_X27_Y26_N21
\io1|kbWriteTimer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[7]~40_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(7));

-- Location: LCCOMB_X27_Y26_N22
\io1|kbWriteTimer[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[8]~42_combout\ = (\io1|kbWriteTimer\(8) & (\io1|kbWriteTimer[7]~41\ $ (GND))) # (!\io1|kbWriteTimer\(8) & (!\io1|kbWriteTimer[7]~41\ & VCC))
-- \io1|kbWriteTimer[8]~43\ = CARRY((\io1|kbWriteTimer\(8) & !\io1|kbWriteTimer[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(8),
	datad => VCC,
	cin => \io1|kbWriteTimer[7]~41\,
	combout => \io1|kbWriteTimer[8]~42_combout\,
	cout => \io1|kbWriteTimer[8]~43\);

-- Location: FF_X27_Y26_N23
\io1|kbWriteTimer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[8]~42_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(8));

-- Location: LCCOMB_X27_Y26_N24
\io1|kbWriteTimer[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[9]~44_combout\ = (\io1|kbWriteTimer\(9) & (!\io1|kbWriteTimer[8]~43\)) # (!\io1|kbWriteTimer\(9) & ((\io1|kbWriteTimer[8]~43\) # (GND)))
-- \io1|kbWriteTimer[9]~45\ = CARRY((!\io1|kbWriteTimer[8]~43\) # (!\io1|kbWriteTimer\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(9),
	datad => VCC,
	cin => \io1|kbWriteTimer[8]~43\,
	combout => \io1|kbWriteTimer[9]~44_combout\,
	cout => \io1|kbWriteTimer[9]~45\);

-- Location: FF_X27_Y26_N25
\io1|kbWriteTimer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[9]~44_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(9));

-- Location: LCCOMB_X27_Y26_N26
\io1|kbWriteTimer[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[10]~46_combout\ = (\io1|kbWriteTimer\(10) & (\io1|kbWriteTimer[9]~45\ $ (GND))) # (!\io1|kbWriteTimer\(10) & (!\io1|kbWriteTimer[9]~45\ & VCC))
-- \io1|kbWriteTimer[10]~47\ = CARRY((\io1|kbWriteTimer\(10) & !\io1|kbWriteTimer[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(10),
	datad => VCC,
	cin => \io1|kbWriteTimer[9]~45\,
	combout => \io1|kbWriteTimer[10]~46_combout\,
	cout => \io1|kbWriteTimer[10]~47\);

-- Location: FF_X27_Y26_N27
\io1|kbWriteTimer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[10]~46_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(10));

-- Location: LCCOMB_X27_Y26_N28
\io1|kbWriteTimer[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[11]~48_combout\ = (\io1|kbWriteTimer\(11) & (!\io1|kbWriteTimer[10]~47\)) # (!\io1|kbWriteTimer\(11) & ((\io1|kbWriteTimer[10]~47\) # (GND)))
-- \io1|kbWriteTimer[11]~49\ = CARRY((!\io1|kbWriteTimer[10]~47\) # (!\io1|kbWriteTimer\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(11),
	datad => VCC,
	cin => \io1|kbWriteTimer[10]~47\,
	combout => \io1|kbWriteTimer[11]~48_combout\,
	cout => \io1|kbWriteTimer[11]~49\);

-- Location: FF_X27_Y26_N29
\io1|kbWriteTimer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[11]~48_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(11));

-- Location: LCCOMB_X27_Y26_N30
\io1|kbWriteTimer[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[12]~50_combout\ = (\io1|kbWriteTimer\(12) & (\io1|kbWriteTimer[11]~49\ $ (GND))) # (!\io1|kbWriteTimer\(12) & (!\io1|kbWriteTimer[11]~49\ & VCC))
-- \io1|kbWriteTimer[12]~51\ = CARRY((\io1|kbWriteTimer\(12) & !\io1|kbWriteTimer[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(12),
	datad => VCC,
	cin => \io1|kbWriteTimer[11]~49\,
	combout => \io1|kbWriteTimer[12]~50_combout\,
	cout => \io1|kbWriteTimer[12]~51\);

-- Location: FF_X27_Y26_N31
\io1|kbWriteTimer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[12]~50_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(12));

-- Location: LCCOMB_X27_Y25_N0
\io1|kbWriteTimer[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[13]~52_combout\ = (\io1|kbWriteTimer\(13) & (!\io1|kbWriteTimer[12]~51\)) # (!\io1|kbWriteTimer\(13) & ((\io1|kbWriteTimer[12]~51\) # (GND)))
-- \io1|kbWriteTimer[13]~53\ = CARRY((!\io1|kbWriteTimer[12]~51\) # (!\io1|kbWriteTimer\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(13),
	datad => VCC,
	cin => \io1|kbWriteTimer[12]~51\,
	combout => \io1|kbWriteTimer[13]~52_combout\,
	cout => \io1|kbWriteTimer[13]~53\);

-- Location: FF_X27_Y25_N1
\io1|kbWriteTimer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[13]~52_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(13));

-- Location: LCCOMB_X27_Y26_N2
\io1|LessThan17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan17~0_combout\ = (\io1|kbWriteTimer\(7) & (\io1|kbWriteTimer\(6) & \io1|kbWriteTimer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(7),
	datac => \io1|kbWriteTimer\(6),
	datad => \io1|kbWriteTimer\(5),
	combout => \io1|LessThan17~0_combout\);

-- Location: LCCOMB_X28_Y26_N28
\io1|LessThan17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan17~1_combout\ = (!\io1|kbWriteTimer\(9) & (!\io1|kbWriteTimer\(8) & (!\io1|kbWriteTimer\(10) & !\io1|LessThan17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(9),
	datab => \io1|kbWriteTimer\(8),
	datac => \io1|kbWriteTimer\(10),
	datad => \io1|LessThan17~0_combout\,
	combout => \io1|LessThan17~1_combout\);

-- Location: LCCOMB_X28_Y26_N22
\io1|LessThan17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan17~2_combout\ = ((!\io1|kbWriteTimer\(12) & ((\io1|LessThan17~1_combout\) # (!\io1|kbWriteTimer\(11))))) # (!\io1|kbWriteTimer\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(12),
	datab => \io1|kbWriteTimer\(11),
	datac => \io1|kbWriteTimer\(13),
	datad => \io1|LessThan17~1_combout\,
	combout => \io1|LessThan17~2_combout\);

-- Location: LCCOMB_X27_Y25_N2
\io1|kbWriteTimer[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[14]~54_combout\ = (\io1|kbWriteTimer\(14) & (\io1|kbWriteTimer[13]~53\ $ (GND))) # (!\io1|kbWriteTimer\(14) & (!\io1|kbWriteTimer[13]~53\ & VCC))
-- \io1|kbWriteTimer[14]~55\ = CARRY((\io1|kbWriteTimer\(14) & !\io1|kbWriteTimer[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(14),
	datad => VCC,
	cin => \io1|kbWriteTimer[13]~53\,
	combout => \io1|kbWriteTimer[14]~54_combout\,
	cout => \io1|kbWriteTimer[14]~55\);

-- Location: FF_X27_Y25_N3
\io1|kbWriteTimer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[14]~54_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(14));

-- Location: LCCOMB_X27_Y25_N4
\io1|kbWriteTimer[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[15]~56_combout\ = (\io1|kbWriteTimer\(15) & (!\io1|kbWriteTimer[14]~55\)) # (!\io1|kbWriteTimer\(15) & ((\io1|kbWriteTimer[14]~55\) # (GND)))
-- \io1|kbWriteTimer[15]~57\ = CARRY((!\io1|kbWriteTimer[14]~55\) # (!\io1|kbWriteTimer\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(15),
	datad => VCC,
	cin => \io1|kbWriteTimer[14]~55\,
	combout => \io1|kbWriteTimer[15]~56_combout\,
	cout => \io1|kbWriteTimer[15]~57\);

-- Location: FF_X27_Y25_N5
\io1|kbWriteTimer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[15]~56_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(15));

-- Location: LCCOMB_X27_Y25_N6
\io1|kbWriteTimer[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[16]~58_combout\ = (\io1|kbWriteTimer\(16) & (\io1|kbWriteTimer[15]~57\ $ (GND))) # (!\io1|kbWriteTimer\(16) & (!\io1|kbWriteTimer[15]~57\ & VCC))
-- \io1|kbWriteTimer[16]~59\ = CARRY((\io1|kbWriteTimer\(16) & !\io1|kbWriteTimer[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(16),
	datad => VCC,
	cin => \io1|kbWriteTimer[15]~57\,
	combout => \io1|kbWriteTimer[16]~58_combout\,
	cout => \io1|kbWriteTimer[16]~59\);

-- Location: FF_X27_Y25_N7
\io1|kbWriteTimer[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[16]~58_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(16));

-- Location: LCCOMB_X27_Y25_N8
\io1|kbWriteTimer[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[17]~60_combout\ = (\io1|kbWriteTimer\(17) & (!\io1|kbWriteTimer[16]~59\)) # (!\io1|kbWriteTimer\(17) & ((\io1|kbWriteTimer[16]~59\) # (GND)))
-- \io1|kbWriteTimer[17]~61\ = CARRY((!\io1|kbWriteTimer[16]~59\) # (!\io1|kbWriteTimer\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(17),
	datad => VCC,
	cin => \io1|kbWriteTimer[16]~59\,
	combout => \io1|kbWriteTimer[17]~60_combout\,
	cout => \io1|kbWriteTimer[17]~61\);

-- Location: FF_X27_Y25_N9
\io1|kbWriteTimer[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[17]~60_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(17));

-- Location: LCCOMB_X27_Y25_N10
\io1|kbWriteTimer[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[18]~65_combout\ = (\io1|kbWriteTimer\(18) & (\io1|kbWriteTimer[17]~61\ $ (GND))) # (!\io1|kbWriteTimer\(18) & (!\io1|kbWriteTimer[17]~61\ & VCC))
-- \io1|kbWriteTimer[18]~66\ = CARRY((\io1|kbWriteTimer\(18) & !\io1|kbWriteTimer[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(18),
	datad => VCC,
	cin => \io1|kbWriteTimer[17]~61\,
	combout => \io1|kbWriteTimer[18]~65_combout\,
	cout => \io1|kbWriteTimer[18]~66\);

-- Location: FF_X27_Y25_N11
\io1|kbWriteTimer[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[18]~65_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(18));

-- Location: LCCOMB_X27_Y25_N12
\io1|kbWriteTimer[19]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[19]~67_combout\ = (\io1|kbWriteTimer\(19) & (!\io1|kbWriteTimer[18]~66\)) # (!\io1|kbWriteTimer\(19) & ((\io1|kbWriteTimer[18]~66\) # (GND)))
-- \io1|kbWriteTimer[19]~68\ = CARRY((!\io1|kbWriteTimer[18]~66\) # (!\io1|kbWriteTimer\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(19),
	datad => VCC,
	cin => \io1|kbWriteTimer[18]~66\,
	combout => \io1|kbWriteTimer[19]~67_combout\,
	cout => \io1|kbWriteTimer[19]~68\);

-- Location: FF_X27_Y25_N13
\io1|kbWriteTimer[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[19]~67_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(19));

-- Location: LCCOMB_X27_Y25_N14
\io1|kbWriteTimer[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[20]~69_combout\ = (\io1|kbWriteTimer\(20) & (\io1|kbWriteTimer[19]~68\ $ (GND))) # (!\io1|kbWriteTimer\(20) & (!\io1|kbWriteTimer[19]~68\ & VCC))
-- \io1|kbWriteTimer[20]~70\ = CARRY((\io1|kbWriteTimer\(20) & !\io1|kbWriteTimer[19]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(20),
	datad => VCC,
	cin => \io1|kbWriteTimer[19]~68\,
	combout => \io1|kbWriteTimer[20]~69_combout\,
	cout => \io1|kbWriteTimer[20]~70\);

-- Location: FF_X27_Y25_N15
\io1|kbWriteTimer[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[20]~69_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(20));

-- Location: LCCOMB_X27_Y25_N16
\io1|kbWriteTimer[21]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[21]~71_combout\ = (\io1|kbWriteTimer\(21) & (!\io1|kbWriteTimer[20]~70\)) # (!\io1|kbWriteTimer\(21) & ((\io1|kbWriteTimer[20]~70\) # (GND)))
-- \io1|kbWriteTimer[21]~72\ = CARRY((!\io1|kbWriteTimer[20]~70\) # (!\io1|kbWriteTimer\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(21),
	datad => VCC,
	cin => \io1|kbWriteTimer[20]~70\,
	combout => \io1|kbWriteTimer[21]~71_combout\,
	cout => \io1|kbWriteTimer[21]~72\);

-- Location: FF_X27_Y25_N17
\io1|kbWriteTimer[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[21]~71_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(21));

-- Location: LCCOMB_X27_Y25_N18
\io1|kbWriteTimer[22]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[22]~73_combout\ = (\io1|kbWriteTimer\(22) & (\io1|kbWriteTimer[21]~72\ $ (GND))) # (!\io1|kbWriteTimer\(22) & (!\io1|kbWriteTimer[21]~72\ & VCC))
-- \io1|kbWriteTimer[22]~74\ = CARRY((\io1|kbWriteTimer\(22) & !\io1|kbWriteTimer[21]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(22),
	datad => VCC,
	cin => \io1|kbWriteTimer[21]~72\,
	combout => \io1|kbWriteTimer[22]~73_combout\,
	cout => \io1|kbWriteTimer[22]~74\);

-- Location: FF_X27_Y25_N19
\io1|kbWriteTimer[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[22]~73_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(22));

-- Location: LCCOMB_X27_Y25_N20
\io1|kbWriteTimer[23]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[23]~75_combout\ = (\io1|kbWriteTimer\(23) & (!\io1|kbWriteTimer[22]~74\)) # (!\io1|kbWriteTimer\(23) & ((\io1|kbWriteTimer[22]~74\) # (GND)))
-- \io1|kbWriteTimer[23]~76\ = CARRY((!\io1|kbWriteTimer[22]~74\) # (!\io1|kbWriteTimer\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWriteTimer\(23),
	datad => VCC,
	cin => \io1|kbWriteTimer[22]~74\,
	combout => \io1|kbWriteTimer[23]~75_combout\,
	cout => \io1|kbWriteTimer[23]~76\);

-- Location: FF_X27_Y25_N21
\io1|kbWriteTimer[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[23]~75_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(23));

-- Location: LCCOMB_X27_Y25_N22
\io1|kbWriteTimer[24]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[24]~77_combout\ = (\io1|kbWriteTimer\(24) & (\io1|kbWriteTimer[23]~76\ $ (GND))) # (!\io1|kbWriteTimer\(24) & (!\io1|kbWriteTimer[23]~76\ & VCC))
-- \io1|kbWriteTimer[24]~78\ = CARRY((\io1|kbWriteTimer\(24) & !\io1|kbWriteTimer[23]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(24),
	datad => VCC,
	cin => \io1|kbWriteTimer[23]~76\,
	combout => \io1|kbWriteTimer[24]~77_combout\,
	cout => \io1|kbWriteTimer[24]~78\);

-- Location: FF_X27_Y25_N23
\io1|kbWriteTimer[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[24]~77_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(24));

-- Location: LCCOMB_X27_Y25_N28
\io1|Equal11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal11~1_combout\ = (!\io1|kbWriteTimer\(21) & (!\io1|kbWriteTimer\(22) & (!\io1|kbWriteTimer\(24) & !\io1|kbWriteTimer\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(21),
	datab => \io1|kbWriteTimer\(22),
	datac => \io1|kbWriteTimer\(24),
	datad => \io1|kbWriteTimer\(23),
	combout => \io1|Equal11~1_combout\);

-- Location: LCCOMB_X27_Y25_N24
\io1|kbWriteTimer[25]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWriteTimer[25]~79_combout\ = \io1|kbWriteTimer[24]~78\ $ (\io1|kbWriteTimer\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbWriteTimer\(25),
	cin => \io1|kbWriteTimer[24]~78\,
	combout => \io1|kbWriteTimer[25]~79_combout\);

-- Location: FF_X27_Y25_N25
\io1|kbWriteTimer[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWriteTimer[25]~79_combout\,
	sclr => \io1|n_kbWR~4_combout\,
	ena => \io1|kbWriteTimer[4]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWriteTimer\(25));

-- Location: LCCOMB_X27_Y25_N30
\io1|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal11~0_combout\ = (!\io1|kbWriteTimer\(19) & (!\io1|kbWriteTimer\(20) & (!\io1|kbWriteTimer\(17) & !\io1|kbWriteTimer\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(19),
	datab => \io1|kbWriteTimer\(20),
	datac => \io1|kbWriteTimer\(17),
	datad => \io1|kbWriteTimer\(18),
	combout => \io1|Equal11~0_combout\);

-- Location: LCCOMB_X27_Y26_N4
\io1|Equal11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal11~2_combout\ = (\io1|Equal11~1_combout\ & (!\io1|kbWriteTimer\(25) & \io1|Equal11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal11~1_combout\,
	datac => \io1|kbWriteTimer\(25),
	datad => \io1|Equal11~0_combout\,
	combout => \io1|Equal11~2_combout\);

-- Location: LCCOMB_X28_Y25_N0
\io1|Equal11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal11~4_combout\ = (!\io1|kbWriteTimer\(15) & !\io1|kbWriteTimer\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbWriteTimer\(15),
	datad => \io1|kbWriteTimer\(14),
	combout => \io1|Equal11~4_combout\);

-- Location: LCCOMB_X28_Y26_N16
\io1|LessThan17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan17~3_combout\ = (\io1|Equal11~2_combout\ & (((\io1|LessThan17~2_combout\ & \io1|Equal11~4_combout\)) # (!\io1|kbWriteTimer\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan17~2_combout\,
	datab => \io1|Equal11~2_combout\,
	datac => \io1|kbWriteTimer\(16),
	datad => \io1|Equal11~4_combout\,
	combout => \io1|LessThan17~3_combout\);

-- Location: LCCOMB_X28_Y26_N20
\io1|Equal11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal11~3_combout\ = (\io1|LessThan17~0_combout\ & (\io1|kbWriteTimer\(3) & \io1|kbWriteTimer\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan17~0_combout\,
	datac => \io1|kbWriteTimer\(3),
	datad => \io1|kbWriteTimer\(4),
	combout => \io1|Equal11~3_combout\);

-- Location: LCCOMB_X28_Y26_N6
\io1|LessThan16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan16~0_combout\ = ((!\io1|kbWriteTimer\(9) & (!\io1|kbWriteTimer\(8) & !\io1|Equal11~3_combout\))) # (!\io1|kbWriteTimer\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(9),
	datab => \io1|kbWriteTimer\(8),
	datac => \io1|kbWriteTimer\(10),
	datad => \io1|Equal11~3_combout\,
	combout => \io1|LessThan16~0_combout\);

-- Location: LCCOMB_X28_Y26_N8
\io1|LessThan16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan16~1_combout\ = ((!\io1|kbWriteTimer\(11) & (!\io1|kbWriteTimer\(12) & \io1|LessThan16~0_combout\))) # (!\io1|kbWriteTimer\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(13),
	datab => \io1|kbWriteTimer\(11),
	datac => \io1|kbWriteTimer\(12),
	datad => \io1|LessThan16~0_combout\,
	combout => \io1|LessThan16~1_combout\);

-- Location: LCCOMB_X28_Y26_N14
\io1|LessThan16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan16~2_combout\ = (\io1|Equal11~2_combout\ & (((\io1|LessThan16~1_combout\ & \io1|Equal11~4_combout\)) # (!\io1|kbWriteTimer\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(16),
	datab => \io1|Equal11~2_combout\,
	datac => \io1|LessThan16~1_combout\,
	datad => \io1|Equal11~4_combout\,
	combout => \io1|LessThan16~2_combout\);

-- Location: LCCOMB_X27_Y25_N26
\io1|LessThan14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan14~0_combout\ = (\io1|Equal11~0_combout\ & (!\io1|kbWriteTimer\(25) & (\io1|Equal11~1_combout\ & !\io1|kbWriteTimer\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal11~0_combout\,
	datab => \io1|kbWriteTimer\(25),
	datac => \io1|Equal11~1_combout\,
	datad => \io1|kbWriteTimer\(16),
	combout => \io1|LessThan14~0_combout\);

-- Location: LCCOMB_X28_Y26_N26
\io1|LessThan15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan15~0_combout\ = (!\io1|kbWriteTimer\(12) & (!\io1|kbWriteTimer\(13) & (!\io1|kbWriteTimer\(10) & !\io1|kbWriteTimer\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(12),
	datab => \io1|kbWriteTimer\(13),
	datac => \io1|kbWriteTimer\(10),
	datad => \io1|kbWriteTimer\(11),
	combout => \io1|LessThan15~0_combout\);

-- Location: LCCOMB_X28_Y26_N4
\io1|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan15~1_combout\ = (!\io1|kbWriteTimer\(7) & (((!\io1|kbWriteTimer\(4) & !\io1|kbWriteTimer\(5))) # (!\io1|kbWriteTimer\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(4),
	datab => \io1|kbWriteTimer\(7),
	datac => \io1|kbWriteTimer\(5),
	datad => \io1|kbWriteTimer\(6),
	combout => \io1|LessThan15~1_combout\);

-- Location: LCCOMB_X28_Y26_N10
\io1|LessThan15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan15~2_combout\ = (\io1|LessThan15~0_combout\ & (((\io1|LessThan15~1_combout\) # (!\io1|kbWriteTimer\(9))) # (!\io1|kbWriteTimer\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan15~0_combout\,
	datab => \io1|kbWriteTimer\(8),
	datac => \io1|kbWriteTimer\(9),
	datad => \io1|LessThan15~1_combout\,
	combout => \io1|LessThan15~2_combout\);

-- Location: LCCOMB_X28_Y25_N30
\io1|LessThan15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan15~3_combout\ = (\io1|LessThan14~0_combout\ & (((\io1|LessThan15~2_combout\) # (!\io1|kbWriteTimer\(14))) # (!\io1|kbWriteTimer\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan14~0_combout\,
	datab => \io1|kbWriteTimer\(15),
	datac => \io1|LessThan15~2_combout\,
	datad => \io1|kbWriteTimer\(14),
	combout => \io1|LessThan15~3_combout\);

-- Location: LCCOMB_X28_Y26_N30
\io1|Equal11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal11~5_combout\ = (!\io1|kbWriteTimer\(9) & (!\io1|kbWriteTimer\(8) & (!\io1|kbWriteTimer\(12) & !\io1|kbWriteTimer\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(9),
	datab => \io1|kbWriteTimer\(8),
	datac => \io1|kbWriteTimer\(12),
	datad => \io1|kbWriteTimer\(11),
	combout => \io1|Equal11~5_combout\);

-- Location: LCCOMB_X28_Y26_N0
\io1|Equal11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal11~6_combout\ = (\io1|kbWriteTimer\(13) & (\io1|kbWriteTimer\(16) & (\io1|kbWriteTimer\(10) & !\io1|kbWriteTimer\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(13),
	datab => \io1|kbWriteTimer\(16),
	datac => \io1|kbWriteTimer\(10),
	datad => \io1|kbWriteTimer\(2),
	combout => \io1|Equal11~6_combout\);

-- Location: LCCOMB_X28_Y26_N2
\io1|Equal11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal11~7_combout\ = (!\io1|kbWriteTimer\(1) & (\io1|Equal11~4_combout\ & (!\io1|kbWriteTimer\(0) & \io1|Equal11~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(1),
	datab => \io1|Equal11~4_combout\,
	datac => \io1|kbWriteTimer\(0),
	datad => \io1|Equal11~6_combout\,
	combout => \io1|Equal11~7_combout\);

-- Location: LCCOMB_X28_Y26_N24
\io1|Equal11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal11~8_combout\ = (\io1|Equal11~5_combout\ & (\io1|Equal11~7_combout\ & (\io1|Equal11~2_combout\ & \io1|Equal11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal11~5_combout\,
	datab => \io1|Equal11~7_combout\,
	datac => \io1|Equal11~2_combout\,
	datad => \io1|Equal11~3_combout\,
	combout => \io1|Equal11~8_combout\);

-- Location: LCCOMB_X28_Y25_N8
\io1|LessThan14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan14~4_combout\ = (!\io1|kbWriteTimer\(14)) # (!\io1|kbWriteTimer\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbWriteTimer\(13),
	datad => \io1|kbWriteTimer\(14),
	combout => \io1|LessThan14~4_combout\);

-- Location: LCCOMB_X28_Y26_N12
\io1|LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan14~1_combout\ = (!\io1|kbWriteTimer\(12) & (!\io1|kbWriteTimer\(9) & (!\io1|kbWriteTimer\(10) & !\io1|kbWriteTimer\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(12),
	datab => \io1|kbWriteTimer\(9),
	datac => \io1|kbWriteTimer\(10),
	datad => \io1|kbWriteTimer\(11),
	combout => \io1|LessThan14~1_combout\);

-- Location: LCCOMB_X27_Y26_N0
\io1|LessThan14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan14~2_combout\ = (!\io1|kbWriteTimer\(6) & (((!\io1|kbWriteTimer\(3) & !\io1|kbWriteTimer\(4))) # (!\io1|kbWriteTimer\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWriteTimer\(3),
	datab => \io1|kbWriteTimer\(6),
	datac => \io1|kbWriteTimer\(4),
	datad => \io1|kbWriteTimer\(5),
	combout => \io1|LessThan14~2_combout\);

-- Location: LCCOMB_X28_Y26_N18
\io1|LessThan14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan14~3_combout\ = (\io1|LessThan14~1_combout\ & (((\io1|LessThan14~2_combout\) # (!\io1|kbWriteTimer\(7))) # (!\io1|kbWriteTimer\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan14~1_combout\,
	datab => \io1|kbWriteTimer\(8),
	datac => \io1|LessThan14~2_combout\,
	datad => \io1|kbWriteTimer\(7),
	combout => \io1|LessThan14~3_combout\);

-- Location: LCCOMB_X28_Y25_N6
\io1|LessThan14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan14~5_combout\ = (\io1|LessThan14~0_combout\ & (!\io1|kbWriteTimer\(15) & ((\io1|LessThan14~4_combout\) # (\io1|LessThan14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan14~0_combout\,
	datab => \io1|kbWriteTimer\(15),
	datac => \io1|LessThan14~4_combout\,
	datad => \io1|LessThan14~3_combout\,
	combout => \io1|LessThan14~5_combout\);

-- Location: LCCOMB_X28_Y25_N24
\io1|n_kbWR~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~3_combout\ = (\io1|LessThan15~3_combout\) # ((\io1|Equal11~8_combout\) # (\io1|LessThan14~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan15~3_combout\,
	datac => \io1|Equal11~8_combout\,
	datad => \io1|LessThan14~5_combout\,
	combout => \io1|n_kbWR~3_combout\);

-- Location: LCCOMB_X28_Y25_N14
\io1|n_kbWR~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~4_combout\ = ((!\io1|LessThan17~3_combout\ & (!\io1|LessThan16~2_combout\ & !\io1|n_kbWR~3_combout\))) # (!\io1|n_kbWR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan17~3_combout\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|LessThan16~2_combout\,
	datad => \io1|n_kbWR~3_combout\,
	combout => \io1|n_kbWR~4_combout\);

-- Location: LCCOMB_X30_Y24_N20
\io1|kbBuffer~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~102_combout\ = (\io1|ps2ClkFiltered~q\ & !\io1|ps2PrevClk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datac => \io1|ps2PrevClk~q\,
	combout => \io1|kbBuffer~102_combout\);

-- Location: LCCOMB_X30_Y24_N2
\io1|ps2ClkCount[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkCount[0]~1_combout\ = (\io1|n_kbWR~4_combout\ & ((\io1|kbBuffer~102_combout\ & (!\io1|n_kbWR~q\)) # (!\io1|kbBuffer~102_combout\ & ((!\io1|kbWatchdogTimer~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|n_kbWR~4_combout\,
	datab => \io1|kbBuffer~102_combout\,
	datac => \io1|n_kbWR~q\,
	datad => \io1|kbWatchdogTimer~28_combout\,
	combout => \io1|ps2ClkCount[0]~1_combout\);

-- Location: FF_X27_Y24_N17
\io1|ps2ClkCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkCount~0_combout\,
	ena => \io1|ps2ClkCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkCount\(3));

-- Location: LCCOMB_X27_Y24_N14
\io1|ps2Byte~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Byte~3_combout\ = (\io1|ps2Byte\(7) & ((\io1|ps2ClkCount\(0)) # ((\io1|ps2ClkCount\(3)) # (!\io1|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|Equal12~0_combout\,
	datac => \io1|ps2Byte\(7),
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2Byte~3_combout\);

-- Location: FF_X27_Y24_N15
\io1|ps2Byte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Byte~3_combout\,
	ena => \io1|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Byte\(6));

-- Location: LCCOMB_X27_Y24_N22
\io1|ps2Byte~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Byte~5_combout\ = (\io1|ps2Byte\(6) & ((\io1|ps2ClkCount\(0)) # ((\io1|ps2ClkCount\(3)) # (!\io1|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|Equal12~0_combout\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2Byte~5_combout\);

-- Location: FF_X27_Y24_N23
\io1|ps2Byte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Byte~5_combout\,
	ena => \io1|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Byte\(5));

-- Location: LCCOMB_X27_Y24_N20
\io1|ps2Byte~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Byte~4_combout\ = (\io1|ps2Byte\(5) & ((\io1|ps2ClkCount\(0)) # ((\io1|ps2ClkCount\(3)) # (!\io1|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|Equal12~0_combout\,
	datac => \io1|ps2Byte\(5),
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2Byte~4_combout\);

-- Location: FF_X27_Y24_N21
\io1|ps2Byte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Byte~4_combout\,
	ena => \io1|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Byte\(4));

-- Location: LCCOMB_X27_Y24_N30
\io1|ps2Byte~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Byte~7_combout\ = (\io1|ps2Byte\(4) & ((\io1|ps2ClkCount\(0)) # ((\io1|ps2ClkCount\(3)) # (!\io1|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|Equal12~0_combout\,
	datac => \io1|ps2Byte\(4),
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2Byte~7_combout\);

-- Location: FF_X27_Y24_N31
\io1|ps2Byte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Byte~7_combout\,
	ena => \io1|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Byte\(3));

-- Location: LCCOMB_X27_Y24_N8
\io1|ps2Byte~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Byte~2_combout\ = (\io1|ps2Byte\(3) & ((\io1|ps2ClkCount\(0)) # ((\io1|ps2ClkCount\(3)) # (!\io1|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|Equal12~0_combout\,
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2Byte~2_combout\);

-- Location: FF_X27_Y24_N9
\io1|ps2Byte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Byte~2_combout\,
	ena => \io1|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Byte\(2));

-- Location: LCCOMB_X28_Y23_N24
\io1|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~2_combout\ = (\io1|ps2Byte\(5) & \io1|ps2Byte\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2Byte\(5),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux3~2_combout\);

-- Location: LCCOMB_X29_Y25_N18
\io1|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~0_combout\ = (\io1|ps2Byte\(1) & \io1|ps2Byte\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Mux2~0_combout\);

-- Location: LCCOMB_X30_Y23_N12
\io1|Equal19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal19~0_combout\ = (\io1|Mux3~2_combout\ & (!\io1|ps2Byte\(0) & (\io1|ps2Byte\(6) & \io1|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux3~2_combout\,
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux2~0_combout\,
	combout => \io1|Equal19~0_combout\);

-- Location: LCCOMB_X30_Y23_N10
\io1|Equal19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal19~1_combout\ = (!\io1|ps2Byte\(7) & (\io1|ps2Byte\(2) & \io1|Equal19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(7),
	datac => \io1|ps2Byte\(2),
	datad => \io1|Equal19~0_combout\,
	combout => \io1|Equal19~1_combout\);

-- Location: LCCOMB_X30_Y23_N28
\io1|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal17~0_combout\ = (\io1|ps2Byte\(4) & !\io1|ps2Byte\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2Byte\(4),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Equal17~0_combout\);

-- Location: LCCOMB_X32_Y23_N8
\io1|Equal21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal21~0_combout\ = (\io1|ps2Byte\(3) & (\io1|ps2Byte\(6) & (!\io1|ps2Byte\(1) & !\io1|ps2Byte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(6),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Equal21~0_combout\);

-- Location: LCCOMB_X30_Y23_N26
\io1|Equal21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal21~1_combout\ = (!\io1|ps2Byte\(7) & (\io1|Equal17~0_combout\ & (!\io1|ps2Byte\(5) & \io1|Equal21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(7),
	datab => \io1|Equal17~0_combout\,
	datac => \io1|ps2Byte\(5),
	datad => \io1|Equal21~0_combout\,
	combout => \io1|Equal21~1_combout\);

-- Location: LCCOMB_X29_Y25_N0
\io1|Equal20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal20~0_combout\ = (\io1|ps2Byte\(0) & !\io1|ps2Byte\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Equal20~0_combout\);

-- Location: LCCOMB_X30_Y23_N6
\io1|Equal20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal20~1_combout\ = (!\io1|ps2Byte\(7) & (\io1|ps2Byte\(6) & (\io1|Mux3~2_combout\ & \io1|Equal20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(7),
	datab => \io1|ps2Byte\(6),
	datac => \io1|Mux3~2_combout\,
	datad => \io1|Equal20~0_combout\,
	combout => \io1|Equal20~1_combout\);

-- Location: LCCOMB_X30_Y23_N24
\io1|ps2WriteByte~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte~2_combout\ = (!\io1|Equal21~1_combout\ & (((!\io1|Equal20~1_combout\) # (!\io1|ps2Byte\(2))) # (!\io1|ps2Byte\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(2),
	datac => \io1|Equal21~1_combout\,
	datad => \io1|Equal20~1_combout\,
	combout => \io1|ps2WriteByte~2_combout\);

-- Location: FF_X30_Y23_N5
\io1|ps2PreviousByte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|ps2Byte\(4),
	sload => VCC,
	ena => \io1|ps2PreviousByte[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2PreviousByte\(4));

-- Location: LCCOMB_X29_Y23_N12
\io1|ps2PreviousByte[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2PreviousByte[5]~feeder_combout\ = \io1|ps2Byte\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|ps2Byte\(5),
	combout => \io1|ps2PreviousByte[5]~feeder_combout\);

-- Location: FF_X29_Y23_N13
\io1|ps2PreviousByte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2PreviousByte[5]~feeder_combout\,
	ena => \io1|ps2PreviousByte[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2PreviousByte\(5));

-- Location: LCCOMB_X29_Y23_N4
\io1|ps2PreviousByte[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2PreviousByte[7]~feeder_combout\ = \io1|ps2Byte\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|ps2Byte\(7),
	combout => \io1|ps2PreviousByte[7]~feeder_combout\);

-- Location: FF_X29_Y23_N5
\io1|ps2PreviousByte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2PreviousByte[7]~feeder_combout\,
	ena => \io1|ps2PreviousByte[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2PreviousByte\(7));

-- Location: FF_X29_Y23_N11
\io1|ps2PreviousByte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|ps2Byte\(6),
	sload => VCC,
	ena => \io1|ps2PreviousByte[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2PreviousByte\(6));

-- Location: FF_X29_Y23_N7
\io1|ps2PreviousByte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|ps2Byte\(3),
	sload => VCC,
	ena => \io1|ps2PreviousByte[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2PreviousByte\(3));

-- Location: LCCOMB_X29_Y23_N18
\io1|ps2PreviousByte[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2PreviousByte[1]~feeder_combout\ = \io1|ps2Byte\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|ps2Byte\(1),
	combout => \io1|ps2PreviousByte[1]~feeder_combout\);

-- Location: FF_X29_Y23_N19
\io1|ps2PreviousByte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2PreviousByte[1]~feeder_combout\,
	ena => \io1|ps2PreviousByte[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2PreviousByte\(1));

-- Location: FF_X29_Y23_N1
\io1|ps2PreviousByte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|ps2Byte\(0),
	sload => VCC,
	ena => \io1|ps2PreviousByte[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2PreviousByte\(0));

-- Location: LCCOMB_X29_Y23_N28
\io1|ps2PreviousByte[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2PreviousByte[2]~feeder_combout\ = \io1|ps2Byte\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|ps2Byte\(2),
	combout => \io1|ps2PreviousByte[2]~feeder_combout\);

-- Location: FF_X29_Y23_N29
\io1|ps2PreviousByte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2PreviousByte[2]~feeder_combout\,
	ena => \io1|ps2PreviousByte[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2PreviousByte\(2));

-- Location: LCCOMB_X29_Y23_N0
\io1|kbd_ctl~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~4_combout\ = (!\io1|ps2PreviousByte\(3) & (!\io1|ps2PreviousByte\(1) & (!\io1|ps2PreviousByte\(0) & !\io1|ps2PreviousByte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2PreviousByte\(3),
	datab => \io1|ps2PreviousByte\(1),
	datac => \io1|ps2PreviousByte\(0),
	datad => \io1|ps2PreviousByte\(2),
	combout => \io1|kbd_ctl~4_combout\);

-- Location: LCCOMB_X29_Y23_N10
\io1|kbd_ctl~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~5_combout\ = (\io1|ps2PreviousByte\(5) & (\io1|ps2PreviousByte\(7) & (\io1|ps2PreviousByte\(6) & \io1|kbd_ctl~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2PreviousByte\(5),
	datab => \io1|ps2PreviousByte\(7),
	datac => \io1|ps2PreviousByte\(6),
	datad => \io1|kbd_ctl~4_combout\,
	combout => \io1|kbd_ctl~5_combout\);

-- Location: LCCOMB_X30_Y23_N18
\io1|ps2WriteByte[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte[0]~10_combout\ = (\io1|Equal19~1_combout\ & (((\io1|ps2PreviousByte\(4) & \io1|kbd_ctl~5_combout\)))) # (!\io1|Equal19~1_combout\ & ((\io1|ps2WriteByte~2_combout\) # ((\io1|ps2PreviousByte\(4) & \io1|kbd_ctl~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal19~1_combout\,
	datab => \io1|ps2WriteByte~2_combout\,
	datac => \io1|ps2PreviousByte\(4),
	datad => \io1|kbd_ctl~5_combout\,
	combout => \io1|ps2WriteByte[0]~10_combout\);

-- Location: LCCOMB_X30_Y23_N8
\io1|ps2WriteByte2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~12_combout\ = (\io1|n_kbWR~q\) # ((!\io1|ps2WriteByte2\(0) & \io1|ps2WriteByte[0]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|n_kbWR~q\,
	datac => \io1|ps2WriteByte2\(0),
	datad => \io1|ps2WriteByte[0]~10_combout\,
	combout => \io1|ps2WriteByte2~12_combout\);

-- Location: LCCOMB_X31_Y24_N30
\io1|ps2WriteByte2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~24_combout\ = (\io1|kbBuffer~102_combout\ & ((\io1|Equal18~0_combout\) # ((\io1|n_kbWR~q\) # (!\io1|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal18~0_combout\,
	datab => \io1|kbBuffer~102_combout\,
	datac => \io1|n_kbWR~q\,
	datad => \io1|Mux7~0_combout\,
	combout => \io1|ps2WriteByte2~24_combout\);

-- Location: LCCOMB_X30_Y23_N4
\io1|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal14~0_combout\ = (!\io1|kbd_ctl~5_combout\) # (!\io1|ps2PreviousByte\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|ps2PreviousByte\(4),
	datad => \io1|kbd_ctl~5_combout\,
	combout => \io1|Equal14~0_combout\);

-- Location: LCCOMB_X29_Y25_N12
\io1|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~12_combout\ = (!\io1|ps2Byte\(4) & (!\io1|ps2Byte\(2) & (!\io1|ps2Byte\(1) & \io1|Equal20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|ps2Byte\(2),
	datac => \io1|ps2Byte\(1),
	datad => \io1|Equal20~0_combout\,
	combout => \io1|Mux1~12_combout\);

-- Location: LCCOMB_X31_Y23_N6
\io1|ps2Shift~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Shift~0_combout\ = (\io1|kbd_ctl~7_combout\ & ((\io1|ps2Num~0_combout\ & (\io1|Equal14~0_combout\)) # (!\io1|ps2Num~0_combout\ & ((\io1|ps2Shift~q\))))) # (!\io1|kbd_ctl~7_combout\ & (((\io1|ps2Shift~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal14~0_combout\,
	datab => \io1|kbd_ctl~7_combout\,
	datac => \io1|ps2Shift~q\,
	datad => \io1|ps2Num~0_combout\,
	combout => \io1|ps2Shift~0_combout\);

-- Location: FF_X31_Y23_N7
\io1|ps2Shift\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Shift~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Shift~q\);

-- Location: LCCOMB_X29_Y25_N6
\io1|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~1_combout\ = (\io1|ps2Byte\(4) & (!\io1|ps2Byte\(3) & ((\io1|ps2Byte\(0)) # (!\io1|ps2Shift~q\)))) # (!\io1|ps2Byte\(4) & (\io1|ps2Byte\(3) & (!\io1|ps2Byte\(0) & \io1|ps2Shift~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|ps2Byte\(3),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Shift~q\,
	combout => \io1|Mux1~1_combout\);

-- Location: LCCOMB_X29_Y25_N28
\io1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~0_combout\ = (\io1|ps2Byte\(4) & ((\io1|ps2Shift~q\ & (\io1|ps2Byte\(3))) # (!\io1|ps2Shift~q\ & ((!\io1|ps2Byte\(0)))))) # (!\io1|ps2Byte\(4) & (\io1|ps2Byte\(3) & ((\io1|ps2Byte\(0)) # (!\io1|ps2Shift~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|ps2Byte\(3),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Shift~q\,
	combout => \io1|Mux1~0_combout\);

-- Location: LCCOMB_X29_Y25_N10
\io1|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~3_combout\ = (\io1|ps2Byte\(0) & ((\io1|Mux1~1_combout\ & ((!\io1|Mux1~0_combout\) # (!\io1|ps2Byte\(1)))) # (!\io1|Mux1~1_combout\ & (!\io1|ps2Byte\(1) & !\io1|Mux1~0_combout\)))) # (!\io1|ps2Byte\(0) & (\io1|Mux1~0_combout\ $ 
-- (((\io1|Mux1~1_combout\ & !\io1|ps2Byte\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux1~1_combout\,
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(0),
	datad => \io1|Mux1~0_combout\,
	combout => \io1|Mux1~3_combout\);

-- Location: LCCOMB_X29_Y25_N4
\io1|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~2_combout\ = (\io1|ps2Byte\(1) & ((\io1|Mux1~0_combout\ & ((\io1|ps2Byte\(0)))) # (!\io1|Mux1~0_combout\ & (!\io1|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux1~1_combout\,
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(0),
	datad => \io1|Mux1~0_combout\,
	combout => \io1|Mux1~2_combout\);

-- Location: LCCOMB_X29_Y25_N8
\io1|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~4_combout\ = (\io1|Mux1~3_combout\ & (\io1|Mux1~2_combout\ & \io1|ps2Byte\(2))) # (!\io1|Mux1~3_combout\ & (\io1|Mux1~2_combout\ $ (\io1|ps2Byte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux1~3_combout\,
	datab => \io1|Mux1~2_combout\,
	datac => \io1|ps2Byte\(2),
	combout => \io1|Mux1~4_combout\);

-- Location: LCCOMB_X29_Y25_N14
\io1|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~5_combout\ = (\io1|ps2Byte\(1) & (\io1|ps2Shift~q\ & (!\io1|ps2Byte\(0) & !\io1|ps2Byte\(3)))) # (!\io1|ps2Byte\(1) & (((\io1|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Shift~q\,
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Mux1~5_combout\);

-- Location: LCCOMB_X29_Y25_N24
\io1|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~6_combout\ = (\io1|ps2Byte\(1) & (((\io1|ps2Byte\(0)) # (\io1|ps2Byte\(3))) # (!\io1|ps2Shift~q\))) # (!\io1|ps2Byte\(1) & (((\io1|ps2Byte\(0) & \io1|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Shift~q\,
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Mux1~6_combout\);

-- Location: LCCOMB_X29_Y25_N2
\io1|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~7_combout\ = \io1|Mux1~6_combout\ $ (((\io1|Mux1~5_combout\ & ((\io1|ps2Byte\(4)) # (!\io1|ps2Byte\(2)))) # (!\io1|Mux1~5_combout\ & ((\io1|ps2Byte\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|Mux1~5_combout\,
	datac => \io1|ps2Byte\(2),
	datad => \io1|Mux1~6_combout\,
	combout => \io1|Mux1~7_combout\);

-- Location: LCCOMB_X29_Y25_N16
\io1|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~8_combout\ = (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(2) & ((\io1|ps2Byte\(0)) # (\io1|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(0),
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(2),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Mux1~8_combout\);

-- Location: LCCOMB_X29_Y25_N26
\io1|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~9_combout\ = (\io1|ps2Byte\(4) & (!\io1|ps2Byte\(2))) # (!\io1|ps2Byte\(4) & (\io1|ps2Byte\(2) & (!\io1|ps2Byte\(0) & !\io1|ps2Shift~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|ps2Byte\(2),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Shift~q\,
	combout => \io1|Mux1~9_combout\);

-- Location: LCCOMB_X29_Y25_N20
\io1|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~10_combout\ = (\io1|ps2Byte\(4) & ((\io1|Mux1~8_combout\) # ((\io1|Mux1~9_combout\ & \io1|Mux2~0_combout\)))) # (!\io1|ps2Byte\(4) & (((\io1|Mux1~9_combout\ & \io1|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|Mux1~8_combout\,
	datac => \io1|Mux1~9_combout\,
	datad => \io1|Mux2~0_combout\,
	combout => \io1|Mux1~10_combout\);

-- Location: LCCOMB_X29_Y25_N30
\io1|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~11_combout\ = (\io1|ps2Byte\(5) & ((\io1|Mux1~7_combout\) # ((\io1|ps2Byte\(6))))) # (!\io1|ps2Byte\(5) & (((!\io1|ps2Byte\(6) & \io1|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|Mux1~7_combout\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux1~10_combout\,
	combout => \io1|Mux1~11_combout\);

-- Location: LCCOMB_X29_Y25_N22
\io1|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux1~13_combout\ = (\io1|Mux1~11_combout\ & ((\io1|Mux1~12_combout\) # ((!\io1|ps2Byte\(6))))) # (!\io1|Mux1~11_combout\ & (((\io1|Mux1~4_combout\ & \io1|ps2Byte\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux1~12_combout\,
	datab => \io1|Mux1~4_combout\,
	datac => \io1|Mux1~11_combout\,
	datad => \io1|ps2Byte\(6),
	combout => \io1|Mux1~13_combout\);

-- Location: LCCOMB_X28_Y22_N6
\io1|ps2ConvertedByte~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ConvertedByte~6_combout\ = (\io1|LessThan19~0_combout\ & \io1|Mux1~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|LessThan19~0_combout\,
	datad => \io1|Mux1~13_combout\,
	combout => \io1|ps2ConvertedByte~6_combout\);

-- Location: LCCOMB_X27_Y24_N24
\io1|ps2ConvertedByte[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ConvertedByte[6]~1_combout\ = (\io1|ps2ClkCount\(0) & (\io1|Equal12~0_combout\ & (\io1|kbd_ctl~3_combout\ & \io1|ps2ClkCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|Equal12~0_combout\,
	datac => \io1|kbd_ctl~3_combout\,
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2ConvertedByte[6]~1_combout\);

-- Location: FF_X28_Y22_N7
\io1|ps2ConvertedByte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ConvertedByte~6_combout\,
	ena => \io1|ps2ConvertedByte[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ConvertedByte\(6));

-- Location: LCCOMB_X31_Y22_N20
\io1|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~1_combout\ = (\io1|ps2Byte\(3) & (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(4) $ (!\io1|ps2Byte\(0))))) # (!\io1|ps2Byte\(3) & (\io1|ps2Byte\(1) $ (((\io1|ps2Byte\(4)) # (\io1|ps2Byte\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(4),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux2~1_combout\);

-- Location: LCCOMB_X31_Y22_N30
\io1|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~2_combout\ = (\io1|ps2Byte\(6) & (((\io1|Mux2~1_combout\)))) # (!\io1|ps2Byte\(6) & (\io1|ps2Byte\(1) & (\io1|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|Equal17~0_combout\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux2~1_combout\,
	combout => \io1|Mux2~2_combout\);

-- Location: LCCOMB_X31_Y22_N16
\io1|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~3_combout\ = (\io1|ps2Byte\(1) & (\io1|ps2Byte\(3) & (\io1|ps2Byte\(4) $ (!\io1|ps2Byte\(0))))) # (!\io1|ps2Byte\(1) & (!\io1|ps2Byte\(4) & ((\io1|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(4),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux2~3_combout\);

-- Location: LCCOMB_X31_Y22_N2
\io1|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~4_combout\ = (\io1|ps2Byte\(2) & (\io1|Mux2~2_combout\)) # (!\io1|ps2Byte\(2) & (((\io1|ps2Byte\(6) & \io1|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux2~2_combout\,
	datab => \io1|ps2Byte\(2),
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux2~3_combout\,
	combout => \io1|Mux2~4_combout\);

-- Location: LCCOMB_X32_Y24_N26
\io1|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~19_combout\ = (\io1|ps2Byte\(3) & (\io1|ps2Byte\(2) & (\io1|ps2Byte\(0) $ (\io1|ps2Byte\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux2~19_combout\);

-- Location: LCCOMB_X32_Y24_N12
\io1|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~20_combout\ = (\io1|ps2Byte\(0) & (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(3) $ (\io1|ps2Byte\(2))))) # (!\io1|ps2Byte\(0) & (((\io1|ps2Byte\(1) & \io1|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux2~20_combout\);

-- Location: LCCOMB_X32_Y24_N14
\io1|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~21_combout\ = (\io1|ps2Byte\(6) & (\io1|ps2Byte\(4))) # (!\io1|ps2Byte\(6) & ((\io1|ps2Byte\(4) & (\io1|Mux2~19_combout\)) # (!\io1|ps2Byte\(4) & ((\io1|Mux2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|ps2Byte\(4),
	datac => \io1|Mux2~19_combout\,
	datad => \io1|Mux2~20_combout\,
	combout => \io1|Mux2~21_combout\);

-- Location: LCCOMB_X32_Y24_N8
\io1|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~18_combout\ = (\io1|ps2Byte\(0) & (!\io1|ps2Byte\(2) & ((\io1|ps2Byte\(3)) # (!\io1|ps2Byte\(1))))) # (!\io1|ps2Byte\(0) & (\io1|ps2Byte\(3) & (!\io1|ps2Byte\(1) & \io1|ps2Byte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux2~18_combout\);

-- Location: LCCOMB_X32_Y24_N6
\io1|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~9_combout\ = (\io1|ps2Byte\(1) & (((\io1|ps2Byte\(2))))) # (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(3) & (!\io1|ps2Byte\(0) & !\io1|ps2Byte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux2~9_combout\);

-- Location: LCCOMB_X32_Y24_N20
\io1|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~22_combout\ = (\io1|ps2Byte\(6) & ((\io1|Mux2~21_combout\ & ((!\io1|Mux2~9_combout\))) # (!\io1|Mux2~21_combout\ & (\io1|Mux2~18_combout\)))) # (!\io1|ps2Byte\(6) & (\io1|Mux2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|Mux2~21_combout\,
	datac => \io1|Mux2~18_combout\,
	datad => \io1|Mux2~9_combout\,
	combout => \io1|Mux2~22_combout\);

-- Location: LCCOMB_X31_Y22_N12
\io1|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~15_combout\ = (\io1|ps2Byte\(0) & (!\io1|ps2Byte\(1))) # (!\io1|ps2Byte\(0) & ((!\io1|ps2Byte\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux2~15_combout\);

-- Location: LCCOMB_X31_Y22_N26
\io1|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~12_combout\ = (\io1|ps2Byte\(1) & (!\io1|ps2Byte\(0) & ((\io1|ps2Byte\(4)) # (\io1|ps2Byte\(3))))) # (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(4) & ((\io1|ps2Byte\(3)) # (\io1|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(4),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux2~12_combout\);

-- Location: LCCOMB_X31_Y22_N24
\io1|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~13_combout\ = (\io1|ps2Byte\(1) & (\io1|ps2Byte\(3) & \io1|ps2Byte\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux2~13_combout\);

-- Location: LCCOMB_X31_Y22_N14
\io1|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~14_combout\ = (\io1|ps2Byte\(2) & ((\io1|Mux2~12_combout\) # ((\io1|ps2Byte\(6))))) # (!\io1|ps2Byte\(2) & (((!\io1|ps2Byte\(6) & \io1|Mux2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux2~12_combout\,
	datab => \io1|ps2Byte\(2),
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux2~13_combout\,
	combout => \io1|Mux2~14_combout\);

-- Location: LCCOMB_X31_Y22_N28
\io1|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~11_combout\ = (\io1|ps2Byte\(0) & (((!\io1|ps2Byte\(4))))) # (!\io1|ps2Byte\(0) & (\io1|ps2Byte\(1) & ((!\io1|ps2Byte\(3)) # (!\io1|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(4),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux2~11_combout\);

-- Location: LCCOMB_X31_Y22_N22
\io1|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~16_combout\ = (\io1|Mux2~14_combout\ & ((\io1|Mux2~15_combout\) # ((!\io1|ps2Byte\(6))))) # (!\io1|Mux2~14_combout\ & (((\io1|ps2Byte\(6) & \io1|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux2~15_combout\,
	datab => \io1|Mux2~14_combout\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux2~11_combout\,
	combout => \io1|Mux2~16_combout\);

-- Location: LCCOMB_X32_Y24_N4
\io1|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~6_combout\ = (\io1|ps2Byte\(1) & (((!\io1|ps2Byte\(2)) # (!\io1|ps2Byte\(0))))) # (!\io1|ps2Byte\(1) & ((\io1|ps2Byte\(2)) # ((!\io1|ps2Byte\(3) & \io1|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux2~6_combout\);

-- Location: LCCOMB_X32_Y24_N10
\io1|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~7_combout\ = (\io1|ps2Byte\(0) & (\io1|ps2Byte\(1) & \io1|ps2Byte\(2))) # (!\io1|ps2Byte\(0) & (!\io1|ps2Byte\(1) & !\io1|ps2Byte\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux2~7_combout\);

-- Location: LCCOMB_X32_Y24_N16
\io1|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~8_combout\ = (\io1|ps2Byte\(6) & (\io1|ps2Byte\(4))) # (!\io1|ps2Byte\(6) & ((\io1|ps2Byte\(4) & (\io1|Mux2~6_combout\)) # (!\io1|ps2Byte\(4) & ((!\io1|Mux2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|ps2Byte\(4),
	datac => \io1|Mux2~6_combout\,
	datad => \io1|Mux2~7_combout\,
	combout => \io1|Mux2~8_combout\);

-- Location: LCCOMB_X32_Y24_N18
\io1|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~5_combout\ = (\io1|ps2Byte\(3) & ((\io1|ps2Byte\(0) & ((!\io1|ps2Byte\(2)))) # (!\io1|ps2Byte\(0) & (!\io1|ps2Byte\(1) & \io1|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux2~5_combout\);

-- Location: LCCOMB_X32_Y24_N24
\io1|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~10_combout\ = (\io1|Mux2~8_combout\ & (((!\io1|ps2Byte\(6))) # (!\io1|Mux2~9_combout\))) # (!\io1|Mux2~8_combout\ & (((\io1|ps2Byte\(6) & \io1|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux2~9_combout\,
	datab => \io1|Mux2~8_combout\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux2~5_combout\,
	combout => \io1|Mux2~10_combout\);

-- Location: LCCOMB_X32_Y24_N2
\io1|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~17_combout\ = (\io1|ps2Shift~q\ & (((\io1|ps2Byte\(5))))) # (!\io1|ps2Shift~q\ & ((\io1|ps2Byte\(5) & ((\io1|Mux2~10_combout\))) # (!\io1|ps2Byte\(5) & (\io1|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Shift~q\,
	datab => \io1|Mux2~16_combout\,
	datac => \io1|ps2Byte\(5),
	datad => \io1|Mux2~10_combout\,
	combout => \io1|Mux2~17_combout\);

-- Location: LCCOMB_X32_Y24_N22
\io1|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux2~23_combout\ = (\io1|ps2Shift~q\ & ((\io1|Mux2~17_combout\ & ((\io1|Mux2~22_combout\))) # (!\io1|Mux2~17_combout\ & (\io1|Mux2~4_combout\)))) # (!\io1|ps2Shift~q\ & (((\io1|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux2~4_combout\,
	datab => \io1|Mux2~22_combout\,
	datac => \io1|ps2Shift~q\,
	datad => \io1|Mux2~17_combout\,
	combout => \io1|Mux2~23_combout\);

-- Location: LCCOMB_X28_Y22_N8
\io1|ps2ConvertedByte~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ConvertedByte~5_combout\ = (\io1|LessThan19~0_combout\ & \io1|Mux2~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|LessThan19~0_combout\,
	datad => \io1|Mux2~23_combout\,
	combout => \io1|ps2ConvertedByte~5_combout\);

-- Location: FF_X28_Y22_N9
\io1|ps2ConvertedByte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ConvertedByte~5_combout\,
	ena => \io1|ps2ConvertedByte[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ConvertedByte\(5));

-- Location: LCCOMB_X31_Y26_N10
\io1|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~3_combout\ = (!\io1|ps2Byte\(5) & (!\io1|ps2Byte\(6) & !\io1|ps2Byte\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(6),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux3~3_combout\);

-- Location: LCCOMB_X31_Y26_N14
\io1|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~17_combout\ = (\io1|ps2Shift~q\ & ((\io1|ps2Byte\(5) & ((!\io1|ps2Byte\(4)))) # (!\io1|ps2Byte\(5) & ((\io1|ps2Byte\(6)) # (\io1|ps2Byte\(4)))))) # (!\io1|ps2Shift~q\ & (\io1|ps2Byte\(6) & (\io1|ps2Byte\(5) $ (\io1|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Shift~q\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux3~17_combout\);

-- Location: LCCOMB_X31_Y26_N12
\io1|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~16_combout\ = (\io1|ps2Shift~q\ & (!\io1|ps2Byte\(5) & (\io1|ps2Byte\(6) & !\io1|ps2Byte\(4)))) # (!\io1|ps2Shift~q\ & (!\io1|ps2Byte\(6) & ((\io1|ps2Byte\(5)) # (\io1|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Shift~q\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux3~16_combout\);

-- Location: LCCOMB_X31_Y26_N20
\io1|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~18_combout\ = (!\io1|ps2Byte\(0) & ((\io1|ps2Byte\(3) & ((\io1|Mux3~16_combout\))) # (!\io1|ps2Byte\(3) & (!\io1|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(0),
	datab => \io1|ps2Byte\(3),
	datac => \io1|Mux3~17_combout\,
	datad => \io1|Mux3~16_combout\,
	combout => \io1|Mux3~18_combout\);

-- Location: LCCOMB_X31_Y26_N18
\io1|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~20_combout\ = (\io1|Mux3~18_combout\) # ((\io1|Mux3~3_combout\ & (!\io1|ps2Byte\(3) & \io1|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux3~3_combout\,
	datab => \io1|ps2Byte\(3),
	datac => \io1|ps2Byte\(0),
	datad => \io1|Mux3~18_combout\,
	combout => \io1|Mux3~20_combout\);

-- Location: LCCOMB_X28_Y23_N6
\io1|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~9_combout\ = (\io1|ps2Byte\(4) & (\io1|ps2Byte\(5))) # (!\io1|ps2Byte\(4) & ((\io1|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|ps2Byte\(5),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux3~9_combout\);

-- Location: LCCOMB_X28_Y23_N4
\io1|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~10_combout\ = (\io1|ps2Byte\(6) & (\io1|ps2Byte\(3))) # (!\io1|ps2Byte\(6) & ((\io1|ps2Byte\(5) & ((!\io1|Mux3~9_combout\))) # (!\io1|ps2Byte\(5) & ((\io1|ps2Byte\(3)) # (\io1|Mux3~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux3~9_combout\,
	combout => \io1|Mux3~10_combout\);

-- Location: LCCOMB_X28_Y23_N18
\io1|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~11_combout\ = (\io1|ps2Byte\(4) & (\io1|ps2Byte\(0) $ (((\io1|ps2Byte\(5)))))) # (!\io1|ps2Byte\(4) & ((\io1|ps2Byte\(0) & ((\io1|ps2Byte\(5)))) # (!\io1|ps2Byte\(0) & (\io1|ps2Shift~q\ & !\io1|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Shift~q\,
	datad => \io1|ps2Byte\(5),
	combout => \io1|Mux3~11_combout\);

-- Location: LCCOMB_X28_Y23_N12
\io1|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~12_combout\ = (\io1|ps2Byte\(6) & ((\io1|Mux3~10_combout\ & ((\io1|Mux3~11_combout\))) # (!\io1|Mux3~10_combout\ & (\io1|Mux3~2_combout\)))) # (!\io1|ps2Byte\(6) & (((\io1|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|Mux3~2_combout\,
	datac => \io1|Mux3~10_combout\,
	datad => \io1|Mux3~11_combout\,
	combout => \io1|Mux3~12_combout\);

-- Location: LCCOMB_X31_Y23_N4
\io1|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~13_combout\ = (\io1|ps2Byte\(4) & (\io1|ps2Byte\(5) & !\io1|ps2Byte\(0))) # (!\io1|ps2Byte\(4) & ((\io1|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|ps2Byte\(5),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux3~13_combout\);

-- Location: LCCOMB_X31_Y23_N18
\io1|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~14_combout\ = (\io1|Mux3~13_combout\ & ((\io1|ps2Byte\(6) & ((\io1|ps2Byte\(5)) # (\io1|ps2Shift~q\))) # (!\io1|ps2Byte\(6) & (!\io1|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|ps2Byte\(5),
	datac => \io1|Mux3~13_combout\,
	datad => \io1|ps2Shift~q\,
	combout => \io1|Mux3~14_combout\);

-- Location: LCCOMB_X31_Y23_N0
\io1|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~15_combout\ = (\io1|ps2Byte\(1) & ((\io1|Mux3~12_combout\) # ((\io1|ps2Byte\(2))))) # (!\io1|ps2Byte\(1) & (((!\io1|ps2Byte\(2) & \io1|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux3~12_combout\,
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(2),
	datad => \io1|Mux3~14_combout\,
	combout => \io1|Mux3~15_combout\);

-- Location: LCCOMB_X31_Y26_N0
\io1|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~7_combout\ = (\io1|ps2Byte\(4) & ((\io1|ps2Byte\(5) & ((\io1|ps2Byte\(6)) # (!\io1|ps2Shift~q\))) # (!\io1|ps2Byte\(5) & ((\io1|ps2Shift~q\) # (!\io1|ps2Byte\(6)))))) # (!\io1|ps2Byte\(4) & (\io1|ps2Byte\(5) $ (((\io1|ps2Byte\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Shift~q\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux3~7_combout\);

-- Location: LCCOMB_X31_Y26_N24
\io1|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~5_combout\ = (\io1|ps2Byte\(0)) # ((!\io1|ps2Byte\(6) & \io1|ps2Byte\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(5),
	combout => \io1|Mux3~5_combout\);

-- Location: LCCOMB_X31_Y26_N22
\io1|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~6_combout\ = (\io1|Mux3~5_combout\ & (((\io1|ps2Byte\(3))))) # (!\io1|Mux3~5_combout\ & (\io1|ps2Byte\(4) $ (((\io1|ps2Byte\(3)) # (!\io1|ps2Byte\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|ps2Byte\(4),
	datac => \io1|ps2Byte\(3),
	datad => \io1|Mux3~5_combout\,
	combout => \io1|Mux3~6_combout\);

-- Location: LCCOMB_X31_Y26_N6
\io1|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~4_combout\ = (\io1|ps2Byte\(5) & (!\io1|ps2Byte\(4) & ((\io1|ps2Shift~q\) # (\io1|ps2Byte\(6))))) # (!\io1|ps2Byte\(5) & (\io1|ps2Shift~q\ & (\io1|ps2Byte\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Shift~q\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux3~4_combout\);

-- Location: LCCOMB_X31_Y26_N26
\io1|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~8_combout\ = (\io1|ps2Byte\(0) & ((\io1|Mux3~6_combout\ & (\io1|Mux3~7_combout\)) # (!\io1|Mux3~6_combout\ & ((!\io1|Mux3~4_combout\))))) # (!\io1|ps2Byte\(0) & (((\io1|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(0),
	datab => \io1|Mux3~7_combout\,
	datac => \io1|Mux3~6_combout\,
	datad => \io1|Mux3~4_combout\,
	combout => \io1|Mux3~8_combout\);

-- Location: LCCOMB_X31_Y23_N30
\io1|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux3~19_combout\ = (\io1|Mux3~15_combout\ & ((\io1|Mux3~20_combout\) # ((!\io1|ps2Byte\(2))))) # (!\io1|Mux3~15_combout\ & (((\io1|ps2Byte\(2) & \io1|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux3~20_combout\,
	datab => \io1|Mux3~15_combout\,
	datac => \io1|ps2Byte\(2),
	datad => \io1|Mux3~8_combout\,
	combout => \io1|Mux3~19_combout\);

-- Location: LCCOMB_X31_Y26_N4
\io1|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~1_combout\ = (!\io1|ps2Byte\(5) & (!\io1|ps2Byte\(4) & (\io1|Mux7~0_combout\ & \io1|Equal20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(4),
	datac => \io1|Mux7~0_combout\,
	datad => \io1|Equal20~0_combout\,
	combout => \io1|Mux7~1_combout\);

-- Location: LCCOMB_X28_Y22_N20
\io1|ps2ConvertedByte~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ConvertedByte~7_combout\ = (\io1|LessThan19~0_combout\ & ((\io1|Mux7~1_combout\) # ((!\io1|ps2Byte\(7) & \io1|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(7),
	datab => \io1|LessThan19~0_combout\,
	datac => \io1|Mux3~19_combout\,
	datad => \io1|Mux7~1_combout\,
	combout => \io1|ps2ConvertedByte~7_combout\);

-- Location: FF_X28_Y22_N21
\io1|ps2ConvertedByte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ConvertedByte~7_combout\,
	ena => \io1|ps2ConvertedByte[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ConvertedByte\(4));

-- Location: LCCOMB_X28_Y22_N22
\io1|kbd_ctl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~1_combout\ = (\io1|ps2ConvertedByte\(6)) # ((\io1|ps2ConvertedByte\(5)) # (!\io1|ps2ConvertedByte\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ConvertedByte\(6),
	datac => \io1|ps2ConvertedByte\(5),
	datad => \io1|ps2ConvertedByte\(4),
	combout => \io1|kbd_ctl~1_combout\);

-- Location: LCCOMB_X32_Y23_N4
\io1|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~8_combout\ = (\io1|ps2Byte\(6) & (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(5) $ (\io1|ps2Byte\(2))))) # (!\io1|ps2Byte\(6) & ((\io1|ps2Byte\(1) $ (\io1|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(6),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux6~8_combout\);

-- Location: LCCOMB_X32_Y23_N6
\io1|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~9_combout\ = (\io1|ps2Byte\(5) & (((!\io1|ps2Byte\(2))))) # (!\io1|ps2Byte\(5) & (\io1|ps2Byte\(6) & (\io1|ps2Shift~q\ & \io1|ps2Byte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(6),
	datac => \io1|ps2Shift~q\,
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux6~9_combout\);

-- Location: LCCOMB_X32_Y23_N12
\io1|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~10_combout\ = (\io1|ps2Byte\(3) & (\io1|Mux6~8_combout\)) # (!\io1|ps2Byte\(3) & (((!\io1|ps2Byte\(1) & \io1|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|Mux6~8_combout\,
	datac => \io1|ps2Byte\(1),
	datad => \io1|Mux6~9_combout\,
	combout => \io1|Mux6~10_combout\);

-- Location: LCCOMB_X32_Y23_N28
\io1|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~2_combout\ = (\io1|ps2Byte\(2) & (\io1|ps2Byte\(5) & (!\io1|ps2Byte\(1) & \io1|ps2Byte\(3)))) # (!\io1|ps2Byte\(2) & (\io1|ps2Byte\(3) $ (((\io1|ps2Byte\(5) & !\io1|ps2Byte\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(2),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Mux6~2_combout\);

-- Location: LCCOMB_X32_Y23_N26
\io1|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~3_combout\ = (\io1|Equal21~0_combout\ & (((!\io1|ps2Byte\(6) & \io1|Mux6~2_combout\)) # (!\io1|ps2Byte\(5)))) # (!\io1|Equal21~0_combout\ & (!\io1|ps2Byte\(6) & ((\io1|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal21~0_combout\,
	datab => \io1|ps2Byte\(6),
	datac => \io1|ps2Byte\(5),
	datad => \io1|Mux6~2_combout\,
	combout => \io1|Mux6~3_combout\);

-- Location: LCCOMB_X32_Y23_N10
\io1|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~5_combout\ = (\io1|ps2Byte\(1) & ((\io1|ps2Byte\(5) & (!\io1|ps2Byte\(6) & \io1|ps2Byte\(3))) # (!\io1|ps2Byte\(5) & (\io1|ps2Byte\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(6),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Mux6~5_combout\);

-- Location: LCCOMB_X32_Y23_N20
\io1|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~4_combout\ = (\io1|ps2Byte\(6) & ((\io1|ps2Byte\(3) & ((\io1|ps2Byte\(1)))) # (!\io1|ps2Byte\(3) & (\io1|ps2Byte\(5))))) # (!\io1|ps2Byte\(6) & ((\io1|ps2Byte\(5) & (!\io1|ps2Byte\(1))) # (!\io1|ps2Byte\(5) & ((\io1|ps2Byte\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(6),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Mux6~4_combout\);

-- Location: LCCOMB_X32_Y23_N24
\io1|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~6_combout\ = (\io1|Mux6~5_combout\ & (((\io1|ps2Shift~q\ & \io1|Mux6~4_combout\)) # (!\io1|ps2Byte\(2)))) # (!\io1|Mux6~5_combout\ & (\io1|ps2Byte\(2) & ((!\io1|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux6~5_combout\,
	datab => \io1|ps2Byte\(2),
	datac => \io1|ps2Shift~q\,
	datad => \io1|Mux6~4_combout\,
	combout => \io1|Mux6~6_combout\);

-- Location: LCCOMB_X32_Y23_N14
\io1|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~7_combout\ = (\io1|ps2Byte\(4) & (((\io1|ps2Byte\(0))))) # (!\io1|ps2Byte\(4) & ((\io1|ps2Byte\(0) & (\io1|Mux6~3_combout\)) # (!\io1|ps2Byte\(0) & ((\io1|Mux6~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux6~3_combout\,
	datab => \io1|ps2Byte\(4),
	datac => \io1|ps2Byte\(0),
	datad => \io1|Mux6~6_combout\,
	combout => \io1|Mux6~7_combout\);

-- Location: LCCOMB_X32_Y23_N22
\io1|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~1_combout\ = (\io1|ps2Byte\(1) & ((\io1|ps2Byte\(5)) # ((\io1|ps2Byte\(6) & !\io1|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(6),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Mux6~1_combout\);

-- Location: LCCOMB_X32_Y23_N16
\io1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~0_combout\ = (\io1|ps2Byte\(5) & ((\io1|ps2Byte\(6)) # ((!\io1|ps2Byte\(3))))) # (!\io1|ps2Byte\(5) & ((\io1|ps2Byte\(6) & (!\io1|ps2Byte\(1) & !\io1|ps2Byte\(3))) # (!\io1|ps2Byte\(6) & (\io1|ps2Byte\(1) & \io1|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(6),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(3),
	combout => \io1|Mux6~0_combout\);

-- Location: LCCOMB_X32_Y23_N0
\io1|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~12_combout\ = (\io1|Mux6~0_combout\ & (\io1|ps2Byte\(3) $ ((\io1|ps2Byte\(2))))) # (!\io1|Mux6~0_combout\ & ((\io1|ps2Byte\(3) & (\io1|ps2Byte\(2) & \io1|ps2Shift~q\)) # (!\io1|ps2Byte\(3) & (!\io1|ps2Byte\(2) & !\io1|ps2Shift~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(2),
	datac => \io1|ps2Shift~q\,
	datad => \io1|Mux6~0_combout\,
	combout => \io1|Mux6~12_combout\);

-- Location: LCCOMB_X32_Y23_N18
\io1|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~13_combout\ = (\io1|Mux6~12_combout\ & ((\io1|Mux6~1_combout\) # ((\io1|Mux6~0_combout\)))) # (!\io1|Mux6~12_combout\ & (\io1|Mux6~0_combout\ & (\io1|Mux6~1_combout\ $ (\io1|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux6~1_combout\,
	datab => \io1|Mux6~12_combout\,
	datac => \io1|ps2Byte\(2),
	datad => \io1|Mux6~0_combout\,
	combout => \io1|Mux6~13_combout\);

-- Location: LCCOMB_X32_Y23_N30
\io1|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux6~11_combout\ = (\io1|Mux6~7_combout\ & ((\io1|Mux6~10_combout\) # ((!\io1|ps2Byte\(4))))) # (!\io1|Mux6~7_combout\ & (((\io1|ps2Byte\(4) & \io1|Mux6~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux6~10_combout\,
	datab => \io1|Mux6~7_combout\,
	datac => \io1|ps2Byte\(4),
	datad => \io1|Mux6~13_combout\,
	combout => \io1|Mux6~11_combout\);

-- Location: LCCOMB_X28_Y22_N18
\io1|ps2ConvertedByte~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ConvertedByte~4_combout\ = (\io1|LessThan19~0_combout\ & ((\io1|Mux7~1_combout\) # ((!\io1|ps2Byte\(7) & \io1|Mux6~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux7~1_combout\,
	datab => \io1|ps2Byte\(7),
	datac => \io1|LessThan19~0_combout\,
	datad => \io1|Mux6~11_combout\,
	combout => \io1|ps2ConvertedByte~4_combout\);

-- Location: FF_X28_Y22_N19
\io1|ps2ConvertedByte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ConvertedByte~4_combout\,
	ena => \io1|ps2ConvertedByte[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ConvertedByte\(1));

-- Location: LCCOMB_X28_Y23_N14
\io1|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~16_combout\ = (!\io1|ps2Byte\(3) & (\io1|ps2Byte\(4) & (\io1|ps2Byte\(5) $ (!\io1|ps2Byte\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(6),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux7~16_combout\);

-- Location: LCCOMB_X28_Y23_N16
\io1|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~17_combout\ = (\io1|ps2Byte\(6) & (!\io1|ps2Byte\(5) & ((\io1|ps2Byte\(3)) # (!\io1|ps2Shift~q\)))) # (!\io1|ps2Byte\(6) & (((\io1|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Shift~q\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|ps2Byte\(5),
	combout => \io1|Mux7~17_combout\);

-- Location: LCCOMB_X28_Y23_N10
\io1|Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~18_combout\ = (!\io1|ps2Byte\(0) & ((\io1|Mux7~16_combout\) # ((!\io1|ps2Byte\(4) & \io1|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(4),
	datab => \io1|ps2Byte\(0),
	datac => \io1|Mux7~16_combout\,
	datad => \io1|Mux7~17_combout\,
	combout => \io1|Mux7~18_combout\);

-- Location: LCCOMB_X30_Y25_N12
\io1|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~8_combout\ = (\io1|ps2Byte\(5)) # ((\io1|ps2Byte\(3) & \io1|ps2Byte\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux7~8_combout\);

-- Location: LCCOMB_X31_Y26_N30
\io1|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~9_combout\ = (\io1|ps2Byte\(5) & (!\io1|ps2Byte\(0) & \io1|ps2Byte\(4))) # (!\io1|ps2Byte\(5) & (\io1|ps2Byte\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux7~9_combout\);

-- Location: LCCOMB_X31_Y26_N8
\io1|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~10_combout\ = (\io1|ps2Byte\(6) & (((\io1|ps2Byte\(4))))) # (!\io1|ps2Byte\(6) & (\io1|Mux7~9_combout\ & (\io1|ps2Byte\(3) $ (!\io1|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux7~9_combout\,
	datab => \io1|ps2Byte\(3),
	datac => \io1|ps2Byte\(6),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux7~10_combout\);

-- Location: LCCOMB_X30_Y25_N10
\io1|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~11_combout\ = (!\io1|ps2Byte\(3) & ((\io1|ps2Byte\(5) & (!\io1|ps2Byte\(0))) # (!\io1|ps2Byte\(5) & ((\io1|ps2Byte\(0)) # (\io1|ps2Shift~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Shift~q\,
	combout => \io1|Mux7~11_combout\);

-- Location: LCCOMB_X30_Y25_N0
\io1|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~12_combout\ = (\io1|Mux7~10_combout\ & (((!\io1|Mux7~11_combout\) # (!\io1|ps2Byte\(6))))) # (!\io1|Mux7~10_combout\ & (!\io1|Mux7~8_combout\ & (\io1|ps2Byte\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux7~8_combout\,
	datab => \io1|Mux7~10_combout\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux7~11_combout\,
	combout => \io1|Mux7~12_combout\);

-- Location: LCCOMB_X31_Y26_N2
\io1|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~13_combout\ = (\io1|ps2Byte\(4) & (\io1|ps2Byte\(6) & (\io1|ps2Byte\(3)))) # (!\io1|ps2Byte\(4) & (\io1|ps2Byte\(0) & (\io1|ps2Byte\(6) $ (!\io1|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|ps2Byte\(3),
	datac => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux7~13_combout\);

-- Location: LCCOMB_X31_Y26_N16
\io1|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~14_combout\ = (\io1|Mux3~3_combout\ & ((\io1|Equal20~0_combout\) # ((\io1|ps2Byte\(5) & \io1|Mux7~13_combout\)))) # (!\io1|Mux3~3_combout\ & (((\io1|ps2Byte\(5) & \io1|Mux7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux3~3_combout\,
	datab => \io1|Equal20~0_combout\,
	datac => \io1|ps2Byte\(5),
	datad => \io1|Mux7~13_combout\,
	combout => \io1|Mux7~14_combout\);

-- Location: LCCOMB_X30_Y25_N14
\io1|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~15_combout\ = (\io1|ps2Byte\(2) & (((\io1|ps2Byte\(1))))) # (!\io1|ps2Byte\(2) & ((\io1|ps2Byte\(1) & (\io1|Mux7~12_combout\)) # (!\io1|ps2Byte\(1) & ((\io1|Mux7~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(2),
	datab => \io1|Mux7~12_combout\,
	datac => \io1|ps2Byte\(1),
	datad => \io1|Mux7~14_combout\,
	combout => \io1|Mux7~15_combout\);

-- Location: LCCOMB_X28_Y23_N30
\io1|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~6_combout\ = (\io1|ps2Byte\(3) & (\io1|ps2Byte\(0) $ (!\io1|ps2Byte\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux7~6_combout\);

-- Location: LCCOMB_X28_Y23_N26
\io1|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~2_combout\ = (\io1|ps2Byte\(3) & (((\io1|ps2Byte\(0) & \io1|ps2Shift~q\)) # (!\io1|ps2Byte\(4)))) # (!\io1|ps2Byte\(3) & (\io1|ps2Byte\(0) & ((!\io1|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Shift~q\,
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux7~2_combout\);

-- Location: LCCOMB_X28_Y23_N22
\io1|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~4_combout\ = (\io1|ps2Byte\(0)) # (\io1|ps2Byte\(3) $ (!\io1|ps2Byte\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux7~4_combout\);

-- Location: LCCOMB_X28_Y23_N20
\io1|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~3_combout\ = (\io1|ps2Shift~q\ & (\io1|ps2Byte\(3))) # (!\io1|ps2Shift~q\ & ((\io1|ps2Byte\(0) & ((!\io1|ps2Byte\(4)))) # (!\io1|ps2Byte\(0) & (\io1|ps2Byte\(3) & \io1|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Shift~q\,
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux7~3_combout\);

-- Location: LCCOMB_X28_Y23_N28
\io1|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~5_combout\ = (\io1|ps2Byte\(5) & (((\io1|ps2Byte\(6))))) # (!\io1|ps2Byte\(5) & ((\io1|ps2Byte\(6) & ((!\io1|Mux7~3_combout\))) # (!\io1|ps2Byte\(6) & (\io1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux7~4_combout\,
	datab => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux7~3_combout\,
	combout => \io1|Mux7~5_combout\);

-- Location: LCCOMB_X28_Y23_N0
\io1|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~7_combout\ = (\io1|ps2Byte\(5) & ((\io1|Mux7~5_combout\ & (\io1|Mux7~6_combout\)) # (!\io1|Mux7~5_combout\ & ((!\io1|Mux7~2_combout\))))) # (!\io1|ps2Byte\(5) & (((\io1|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux7~6_combout\,
	datab => \io1|ps2Byte\(5),
	datac => \io1|Mux7~2_combout\,
	datad => \io1|Mux7~5_combout\,
	combout => \io1|Mux7~7_combout\);

-- Location: LCCOMB_X28_Y23_N8
\io1|Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux7~19_combout\ = (\io1|ps2Byte\(2) & ((\io1|Mux7~15_combout\ & (\io1|Mux7~18_combout\)) # (!\io1|Mux7~15_combout\ & ((\io1|Mux7~7_combout\))))) # (!\io1|ps2Byte\(2) & (((\io1|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux7~18_combout\,
	datab => \io1|ps2Byte\(2),
	datac => \io1|Mux7~15_combout\,
	datad => \io1|Mux7~7_combout\,
	combout => \io1|Mux7~19_combout\);

-- Location: LCCOMB_X28_Y22_N24
\io1|ps2ConvertedByte~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ConvertedByte~3_combout\ = (\io1|LessThan19~0_combout\ & ((\io1|Mux7~1_combout\) # ((!\io1|ps2Byte\(7) & \io1|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(7),
	datab => \io1|Mux7~19_combout\,
	datac => \io1|LessThan19~0_combout\,
	datad => \io1|Mux7~1_combout\,
	combout => \io1|ps2ConvertedByte~3_combout\);

-- Location: FF_X28_Y22_N25
\io1|ps2ConvertedByte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ConvertedByte~3_combout\,
	ena => \io1|ps2ConvertedByte[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ConvertedByte\(0));

-- Location: LCCOMB_X29_Y23_N22
\io1|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~8_combout\ = (\io1|ps2Byte\(1) & ((\io1|ps2Byte\(5) & (!\io1|ps2Byte\(3))) # (!\io1|ps2Byte\(5) & ((!\io1|ps2Byte\(4)))))) # (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(5) $ (((!\io1|ps2Byte\(4)) # (!\io1|ps2Byte\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(4),
	datad => \io1|ps2Byte\(5),
	combout => \io1|Mux4~8_combout\);

-- Location: LCCOMB_X29_Y23_N20
\io1|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~9_combout\ = (\io1|ps2Byte\(3) & (\io1|ps2Byte\(4) & ((\io1|ps2Byte\(5)) # (\io1|ps2Shift~q\)))) # (!\io1|ps2Byte\(3) & ((\io1|ps2Byte\(4)) # ((!\io1|ps2Byte\(5) & \io1|ps2Shift~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(4),
	datad => \io1|ps2Shift~q\,
	combout => \io1|Mux4~9_combout\);

-- Location: LCCOMB_X29_Y23_N30
\io1|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~10_combout\ = (\io1|ps2Byte\(0) & (((!\io1|ps2Byte\(1) & \io1|Mux4~9_combout\)))) # (!\io1|ps2Byte\(0) & (\io1|Mux4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux4~8_combout\,
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(0),
	datad => \io1|Mux4~9_combout\,
	combout => \io1|Mux4~10_combout\);

-- Location: LCCOMB_X29_Y23_N16
\io1|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~3_combout\ = (\io1|ps2Byte\(4) & (!\io1|ps2Byte\(3) & (!\io1|ps2Byte\(1) & \io1|ps2Byte\(5)))) # (!\io1|ps2Byte\(4) & (!\io1|ps2Byte\(5) & (\io1|ps2Byte\(3) $ (\io1|ps2Byte\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(4),
	datad => \io1|ps2Byte\(5),
	combout => \io1|Mux4~3_combout\);

-- Location: LCCOMB_X29_Y23_N2
\io1|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~2_combout\ = (\io1|ps2Byte\(5) & (\io1|ps2Byte\(1) & ((\io1|ps2Shift~q\) # (\io1|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Shift~q\,
	datab => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(1),
	combout => \io1|Mux4~2_combout\);

-- Location: LCCOMB_X29_Y23_N8
\io1|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~12_combout\ = (\io1|ps2Byte\(0) & (\io1|Mux4~3_combout\)) # (!\io1|ps2Byte\(0) & (((\io1|ps2Byte\(4) & \io1|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(0),
	datab => \io1|Mux4~3_combout\,
	datac => \io1|ps2Byte\(4),
	datad => \io1|Mux4~2_combout\,
	combout => \io1|Mux4~12_combout\);

-- Location: LCCOMB_X31_Y22_N10
\io1|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~5_combout\ = (\io1|ps2Byte\(5) & ((\io1|ps2Byte\(3) & ((!\io1|ps2Byte\(4)))) # (!\io1|ps2Byte\(3) & (\io1|ps2Byte\(1))))) # (!\io1|ps2Byte\(5) & (\io1|ps2Byte\(4) & ((!\io1|ps2Byte\(3)) # (!\io1|ps2Byte\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux4~5_combout\);

-- Location: LCCOMB_X31_Y22_N0
\io1|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~4_combout\ = (\io1|ps2Byte\(4) & (\io1|ps2Byte\(3) & (\io1|ps2Byte\(1) $ (\io1|ps2Byte\(5))))) # (!\io1|ps2Byte\(4) & (\io1|ps2Byte\(1) & (!\io1|ps2Byte\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux4~4_combout\);

-- Location: LCCOMB_X31_Y22_N8
\io1|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~6_combout\ = (\io1|ps2Byte\(0) & (!\io1|Mux4~5_combout\)) # (!\io1|ps2Byte\(0) & ((\io1|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux4~5_combout\,
	datab => \io1|ps2Byte\(0),
	datad => \io1|Mux4~4_combout\,
	combout => \io1|Mux4~6_combout\);

-- Location: LCCOMB_X31_Y22_N4
\io1|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~13_combout\ = (\io1|ps2Byte\(1) & (!\io1|ps2Byte\(0) & (\io1|ps2Byte\(5) $ (\io1|ps2Byte\(3))))) # (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(0) & ((!\io1|ps2Byte\(3)) # (!\io1|ps2Byte\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(5),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux4~13_combout\);

-- Location: LCCOMB_X31_Y22_N18
\io1|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~14_combout\ = (\io1|ps2Byte\(1) & (\io1|Mux4~13_combout\ $ (((\io1|ps2Byte\(5) & \io1|ps2Byte\(4)))))) # (!\io1|ps2Byte\(1) & (\io1|Mux4~13_combout\ & (\io1|ps2Byte\(5) $ (!\io1|ps2Byte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(1),
	datab => \io1|ps2Byte\(5),
	datac => \io1|Mux4~13_combout\,
	datad => \io1|ps2Byte\(4),
	combout => \io1|Mux4~14_combout\);

-- Location: LCCOMB_X31_Y22_N6
\io1|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~7_combout\ = (\io1|ps2Byte\(6) & ((\io1|ps2Byte\(2)) # ((\io1|Mux4~6_combout\)))) # (!\io1|ps2Byte\(6) & (!\io1|ps2Byte\(2) & ((\io1|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|ps2Byte\(2),
	datac => \io1|Mux4~6_combout\,
	datad => \io1|Mux4~14_combout\,
	combout => \io1|Mux4~7_combout\);

-- Location: LCCOMB_X29_Y23_N24
\io1|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux4~11_combout\ = (\io1|ps2Byte\(2) & ((\io1|Mux4~7_combout\ & (\io1|Mux4~10_combout\)) # (!\io1|Mux4~7_combout\ & ((\io1|Mux4~12_combout\))))) # (!\io1|ps2Byte\(2) & (((\io1|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux4~10_combout\,
	datab => \io1|ps2Byte\(2),
	datac => \io1|Mux4~12_combout\,
	datad => \io1|Mux4~7_combout\,
	combout => \io1|Mux4~11_combout\);

-- Location: LCCOMB_X28_Y22_N16
\io1|ps2ConvertedByte~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ConvertedByte~0_combout\ = (\io1|Mux4~11_combout\ & !\io1|ps2Byte\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux4~11_combout\,
	datad => \io1|ps2Byte\(7),
	combout => \io1|ps2ConvertedByte~0_combout\);

-- Location: FF_X28_Y22_N17
\io1|ps2ConvertedByte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ConvertedByte~0_combout\,
	ena => \io1|ps2ConvertedByte[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ConvertedByte\(3));

-- Location: LCCOMB_X28_Y22_N10
\io1|kbd_ctl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~0_combout\ = (!\io1|ps2ConvertedByte\(2) & (!\io1|ps2ConvertedByte\(1) & (!\io1|ps2ConvertedByte\(0) & !\io1|ps2ConvertedByte\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ConvertedByte\(2),
	datab => \io1|ps2ConvertedByte\(1),
	datac => \io1|ps2ConvertedByte\(0),
	datad => \io1|ps2ConvertedByte\(3),
	combout => \io1|kbd_ctl~0_combout\);

-- Location: LCCOMB_X28_Y22_N4
\io1|ps2Num~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Num~0_combout\ = (\io1|ps2PreviousByte[0]~2_combout\ & ((\io1|kbBuffer~71_combout\) # ((\io1|kbd_ctl~1_combout\) # (\io1|kbd_ctl~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~71_combout\,
	datab => \io1|ps2PreviousByte[0]~2_combout\,
	datac => \io1|kbd_ctl~1_combout\,
	datad => \io1|kbd_ctl~0_combout\,
	combout => \io1|ps2Num~0_combout\);

-- Location: LCCOMB_X31_Y23_N2
\io1|ps2Scroll~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Scroll~0_combout\ = \io1|ps2Scroll~q\ $ (((\io1|Equal19~1_combout\ & (\io1|Equal14~0_combout\ & \io1|ps2Num~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal19~1_combout\,
	datab => \io1|Equal14~0_combout\,
	datac => \io1|ps2Scroll~q\,
	datad => \io1|ps2Num~0_combout\,
	combout => \io1|ps2Scroll~0_combout\);

-- Location: FF_X31_Y23_N3
\io1|ps2Scroll\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Scroll~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Scroll~q\);

-- Location: LCCOMB_X31_Y23_N16
\io1|ps2WriteByte2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~13_combout\ = (\io1|Equal19~1_combout\ & ((\io1|ps2WriteByte2~24_combout\ $ (\io1|ps2Scroll~q\)))) # (!\io1|Equal19~1_combout\ & (\io1|ps2Scroll~q\ & ((!\io1|ps2WriteByte2~24_combout\) # (!\io1|ps2WriteByte~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal19~1_combout\,
	datab => \io1|ps2WriteByte~2_combout\,
	datac => \io1|ps2WriteByte2~24_combout\,
	datad => \io1|ps2Scroll~q\,
	combout => \io1|ps2WriteByte2~13_combout\);

-- Location: LCCOMB_X31_Y23_N8
\io1|ps2WriteByte2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~14_combout\ = (\io1|ps2WriteByte2~24_combout\ & (!\io1|ps2WriteByte2~12_combout\ & ((!\io1|Equal14~0_combout\) # (!\io1|ps2WriteByte2~13_combout\)))) # (!\io1|ps2WriteByte2~24_combout\ & (((!\io1|ps2WriteByte2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte2~12_combout\,
	datab => \io1|ps2WriteByte2~13_combout\,
	datac => \io1|ps2WriteByte2~24_combout\,
	datad => \io1|Equal14~0_combout\,
	combout => \io1|ps2WriteByte2~14_combout\);

-- Location: LCCOMB_X29_Y24_N2
\io1|ps2WriteClkCount[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteClkCount[0]~6_combout\ = \io1|ps2WriteClkCount\(0) $ (VCC)
-- \io1|ps2WriteClkCount[0]~7\ = CARRY(\io1|ps2WriteClkCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2WriteClkCount\(0),
	datad => VCC,
	combout => \io1|ps2WriteClkCount[0]~6_combout\,
	cout => \io1|ps2WriteClkCount[0]~7\);

-- Location: LCCOMB_X29_Y24_N6
\io1|ps2WriteClkCount[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteClkCount[2]~10_combout\ = (\io1|ps2WriteClkCount\(2) & (\io1|ps2WriteClkCount[1]~9\ $ (GND))) # (!\io1|ps2WriteClkCount\(2) & (!\io1|ps2WriteClkCount[1]~9\ & VCC))
-- \io1|ps2WriteClkCount[2]~11\ = CARRY((\io1|ps2WriteClkCount\(2) & !\io1|ps2WriteClkCount[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteClkCount\(2),
	datad => VCC,
	cin => \io1|ps2WriteClkCount[1]~9\,
	combout => \io1|ps2WriteClkCount[2]~10_combout\,
	cout => \io1|ps2WriteClkCount[2]~11\);

-- Location: LCCOMB_X29_Y24_N8
\io1|ps2WriteClkCount[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteClkCount[3]~12_combout\ = (\io1|ps2WriteClkCount\(3) & (!\io1|ps2WriteClkCount[2]~11\)) # (!\io1|ps2WriteClkCount\(3) & ((\io1|ps2WriteClkCount[2]~11\) # (GND)))
-- \io1|ps2WriteClkCount[3]~13\ = CARRY((!\io1|ps2WriteClkCount[2]~11\) # (!\io1|ps2WriteClkCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2WriteClkCount\(3),
	datad => VCC,
	cin => \io1|ps2WriteClkCount[2]~11\,
	combout => \io1|ps2WriteClkCount[3]~12_combout\,
	cout => \io1|ps2WriteClkCount[3]~13\);

-- Location: LCCOMB_X28_Y25_N4
\io1|kbd_ctl~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~11_combout\ = (\io1|n_kbWR~q\ & \io1|LessThan14~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|n_kbWR~q\,
	datad => \io1|LessThan14~5_combout\,
	combout => \io1|kbd_ctl~11_combout\);

-- Location: LCCOMB_X29_Y24_N0
\io1|kbWRParity~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWRParity~3_combout\ = (\io1|kbBuffer~102_combout\ & (!\io1|LessThan17~3_combout\ & (!\io1|Equal11~8_combout\ & \io1|n_kbWR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~102_combout\,
	datab => \io1|LessThan17~3_combout\,
	datac => \io1|Equal11~8_combout\,
	datad => \io1|n_kbWR~q\,
	combout => \io1|kbWRParity~3_combout\);

-- Location: LCCOMB_X28_Y25_N18
\io1|kbWRParity~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWRParity~6_combout\ = (\io1|kbWRParity~3_combout\ & (((!\io1|LessThan15~3_combout\ & !\io1|LessThan16~2_combout\)) # (!\io1|n_kbWR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan15~3_combout\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|LessThan16~2_combout\,
	datad => \io1|kbWRParity~3_combout\,
	combout => \io1|kbWRParity~6_combout\);

-- Location: LCCOMB_X28_Y25_N20
\io1|ps2WriteClkCount[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteClkCount[2]~17_combout\ = (\io1|kbd_ctl~11_combout\) # ((\io1|kbWRParity~6_combout\ & ((\io1|ps2WriteClkCount~5_combout\) # (!\io1|Equal29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal29~1_combout\,
	datab => \io1|kbd_ctl~11_combout\,
	datac => \io1|ps2WriteClkCount~5_combout\,
	datad => \io1|kbWRParity~6_combout\,
	combout => \io1|ps2WriteClkCount[2]~17_combout\);

-- Location: FF_X29_Y24_N9
\io1|ps2WriteClkCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteClkCount[3]~12_combout\,
	sclr => \io1|ps2WriteClkCount[2]~16_combout\,
	ena => \io1|ps2WriteClkCount[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteClkCount\(3));

-- Location: LCCOMB_X29_Y24_N10
\io1|ps2WriteClkCount[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteClkCount[4]~14_combout\ = \io1|ps2WriteClkCount[3]~13\ $ (!\io1|ps2WriteClkCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|ps2WriteClkCount\(4),
	cin => \io1|ps2WriteClkCount[3]~13\,
	combout => \io1|ps2WriteClkCount[4]~14_combout\);

-- Location: FF_X29_Y24_N11
\io1|ps2WriteClkCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteClkCount[4]~14_combout\,
	sclr => \io1|ps2WriteClkCount[2]~16_combout\,
	ena => \io1|ps2WriteClkCount[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteClkCount\(4));

-- Location: LCCOMB_X29_Y24_N22
\io1|ps2WriteClkCount~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteClkCount~5_combout\ = (!\io1|ps2WriteClkCount\(4) & (((!\io1|ps2WriteClkCount\(1) & !\io1|ps2WriteClkCount\(2))) # (!\io1|ps2WriteClkCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteClkCount\(4),
	datab => \io1|ps2WriteClkCount\(3),
	datac => \io1|ps2WriteClkCount\(1),
	datad => \io1|ps2WriteClkCount\(2),
	combout => \io1|ps2WriteClkCount~5_combout\);

-- Location: LCCOMB_X28_Y25_N10
\io1|ps2WriteClkCount[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteClkCount[2]~16_combout\ = ((\io1|n_kbWR~q\ & \io1|LessThan14~5_combout\)) # (!\io1|ps2WriteClkCount~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|n_kbWR~q\,
	datac => \io1|ps2WriteClkCount~5_combout\,
	datad => \io1|LessThan14~5_combout\,
	combout => \io1|ps2WriteClkCount[2]~16_combout\);

-- Location: FF_X29_Y24_N3
\io1|ps2WriteClkCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteClkCount[0]~6_combout\,
	sclr => \io1|ps2WriteClkCount[2]~16_combout\,
	ena => \io1|ps2WriteClkCount[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteClkCount\(0));

-- Location: LCCOMB_X29_Y24_N4
\io1|ps2WriteClkCount[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteClkCount[1]~8_combout\ = (\io1|ps2WriteClkCount\(1) & (!\io1|ps2WriteClkCount[0]~7\)) # (!\io1|ps2WriteClkCount\(1) & ((\io1|ps2WriteClkCount[0]~7\) # (GND)))
-- \io1|ps2WriteClkCount[1]~9\ = CARRY((!\io1|ps2WriteClkCount[0]~7\) # (!\io1|ps2WriteClkCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2WriteClkCount\(1),
	datad => VCC,
	cin => \io1|ps2WriteClkCount[0]~7\,
	combout => \io1|ps2WriteClkCount[1]~8_combout\,
	cout => \io1|ps2WriteClkCount[1]~9\);

-- Location: FF_X29_Y24_N5
\io1|ps2WriteClkCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteClkCount[1]~8_combout\,
	sclr => \io1|ps2WriteClkCount[2]~16_combout\,
	ena => \io1|ps2WriteClkCount[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteClkCount\(1));

-- Location: FF_X29_Y24_N7
\io1|ps2WriteClkCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteClkCount[2]~10_combout\,
	sclr => \io1|ps2WriteClkCount[2]~16_combout\,
	ena => \io1|ps2WriteClkCount[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteClkCount\(2));

-- Location: LCCOMB_X29_Y24_N28
\io1|Equal29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal29~0_combout\ = (\io1|ps2WriteClkCount\(2)) # (((\io1|ps2WriteClkCount\(0)) # (!\io1|ps2WriteClkCount\(1))) # (!\io1|ps2WriteClkCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteClkCount\(2),
	datab => \io1|ps2WriteClkCount\(3),
	datac => \io1|ps2WriteClkCount\(1),
	datad => \io1|ps2WriteClkCount\(0),
	combout => \io1|Equal29~0_combout\);

-- Location: LCCOMB_X29_Y24_N12
\io1|Equal29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal29~1_combout\ = (\io1|Equal29~0_combout\) # (\io1|ps2WriteClkCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Equal29~0_combout\,
	datad => \io1|ps2WriteClkCount\(4),
	combout => \io1|Equal29~1_combout\);

-- Location: LCCOMB_X30_Y24_N14
\io1|ps2WriteByte~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte~4_combout\ = (\io1|n_kbWR~q\ & ((\io1|kbBuffer~102_combout\ & (!\io1|Equal29~1_combout\)) # (!\io1|kbBuffer~102_combout\ & ((!\io1|kbWatchdogTimer~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal29~1_combout\,
	datab => \io1|kbBuffer~102_combout\,
	datac => \io1|n_kbWR~q\,
	datad => \io1|kbWatchdogTimer~28_combout\,
	combout => \io1|ps2WriteByte~4_combout\);

-- Location: LCCOMB_X31_Y24_N24
\io1|ps2WriteByte2[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2[2]~11_combout\ = (\io1|n_kbWR~4_combout\ & ((\io1|n_kbWR~5_combout\) # (\io1|ps2WriteByte~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|n_kbWR~5_combout\,
	datac => \io1|n_kbWR~4_combout\,
	datad => \io1|ps2WriteByte~4_combout\,
	combout => \io1|ps2WriteByte2[2]~11_combout\);

-- Location: FF_X31_Y23_N9
\io1|ps2WriteByte2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteByte2~14_combout\,
	ena => \io1|ps2WriteByte2[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteByte2\(0));

-- Location: LCCOMB_X30_Y24_N10
\io1|ps2WriteByte~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte~3_combout\ = (\io1|ps2ClkFiltered~q\ & (\io1|n_kbWR~q\ & (!\io1|ps2PrevClk~q\ & \io1|ps2WriteByte2\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|ps2PrevClk~q\,
	datad => \io1|ps2WriteByte2\(0),
	combout => \io1|ps2WriteByte~3_combout\);

-- Location: LCCOMB_X30_Y24_N12
\io1|ps2WriteByte[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte[0]~5_combout\ = (\io1|ps2WriteByte2[2]~11_combout\ & (((!\io1|kbd_ctl~3_combout\) # (!\io1|Equal18~1_combout\)) # (!\io1|ps2WriteByte[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte[0]~10_combout\,
	datab => \io1|Equal18~1_combout\,
	datac => \io1|kbd_ctl~3_combout\,
	datad => \io1|ps2WriteByte2[2]~11_combout\,
	combout => \io1|ps2WriteByte[0]~5_combout\);

-- Location: FF_X30_Y24_N11
\io1|ps2WriteByte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteByte~3_combout\,
	ena => \io1|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteByte\(0));

-- Location: LCCOMB_X30_Y24_N24
\io1|ps2WriteByte2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~23_combout\ = (\io1|n_kbWR~q\) # ((\io1|ps2WriteByte[0]~10_combout\ & (\io1|Equal18~1_combout\ & !\io1|ps2WriteByte2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte[0]~10_combout\,
	datab => \io1|Equal18~1_combout\,
	datac => \io1|n_kbWR~q\,
	datad => \io1|ps2WriteByte2\(3),
	combout => \io1|ps2WriteByte2~23_combout\);

-- Location: LCCOMB_X30_Y24_N18
\io1|ps2WriteByte2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~25_combout\ = ((\io1|ps2PrevClk~q\) # (!\io1|ps2WriteByte2~23_combout\)) # (!\io1|ps2ClkFiltered~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datac => \io1|ps2PrevClk~q\,
	datad => \io1|ps2WriteByte2~23_combout\,
	combout => \io1|ps2WriteByte2~25_combout\);

-- Location: FF_X30_Y24_N19
\io1|ps2WriteByte2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteByte2~25_combout\,
	ena => \io1|ps2WriteByte2[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteByte2\(3));

-- Location: LCCOMB_X30_Y24_N0
\io1|ps2WriteByte~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte~8_combout\ = (\io1|ps2ClkFiltered~q\ & (\io1|n_kbWR~q\ & (!\io1|ps2PrevClk~q\ & \io1|ps2WriteByte2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|ps2PrevClk~q\,
	datad => \io1|ps2WriteByte2\(3),
	combout => \io1|ps2WriteByte~8_combout\);

-- Location: FF_X30_Y24_N1
\io1|ps2WriteByte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteByte~8_combout\,
	ena => \io1|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteByte\(3));

-- Location: LCCOMB_X31_Y23_N22
\io1|Equal20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal20~2_combout\ = (\io1|ps2Byte\(2) & (\io1|ps2Byte\(1) & \io1|Equal20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(2),
	datab => \io1|ps2Byte\(1),
	datac => \io1|Equal20~1_combout\,
	combout => \io1|Equal20~2_combout\);

-- Location: LCCOMB_X31_Y24_N18
\io1|ps2Num~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Num~1_combout\ = \io1|ps2Num~q\ $ (((\io1|ps2Num~0_combout\ & (\io1|Equal20~2_combout\ & \io1|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Num~0_combout\,
	datab => \io1|Equal20~2_combout\,
	datac => \io1|ps2Num~q\,
	datad => \io1|Equal14~0_combout\,
	combout => \io1|ps2Num~1_combout\);

-- Location: FF_X31_Y24_N19
\io1|ps2Num\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Num~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Num~q\);

-- Location: LCCOMB_X31_Y24_N0
\io1|ps2WriteByte2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~15_combout\ = (\io1|Equal19~1_combout\ & (\io1|ps2Num~q\)) # (!\io1|Equal19~1_combout\ & ((\io1|ps2Num~q\ & (!\io1|Equal20~2_combout\ & \io1|Equal21~1_combout\)) # (!\io1|ps2Num~q\ & (\io1|Equal20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal19~1_combout\,
	datab => \io1|ps2Num~q\,
	datac => \io1|Equal20~2_combout\,
	datad => \io1|Equal21~1_combout\,
	combout => \io1|ps2WriteByte2~15_combout\);

-- Location: LCCOMB_X31_Y24_N2
\io1|ps2WriteByte2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~16_combout\ = (\io1|ps2WriteByte2\(1) & (((\io1|ps2WriteByte2~15_combout\ & \io1|Equal14~0_combout\)))) # (!\io1|ps2WriteByte2\(1) & ((\io1|ps2WriteByte[0]~10_combout\) # ((\io1|ps2WriteByte2~15_combout\ & \io1|Equal14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte2\(1),
	datab => \io1|ps2WriteByte[0]~10_combout\,
	datac => \io1|ps2WriteByte2~15_combout\,
	datad => \io1|Equal14~0_combout\,
	combout => \io1|ps2WriteByte2~16_combout\);

-- Location: LCCOMB_X31_Y24_N6
\io1|ps2WriteByte2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~17_combout\ = (\io1|ps2WriteByte2~24_combout\ & (!\io1|ps2WriteByte2~16_combout\ & (!\io1|n_kbWR~q\))) # (!\io1|ps2WriteByte2~24_combout\ & (((!\io1|ps2Num~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte2~24_combout\,
	datab => \io1|ps2WriteByte2~16_combout\,
	datac => \io1|n_kbWR~q\,
	datad => \io1|ps2Num~q\,
	combout => \io1|ps2WriteByte2~17_combout\);

-- Location: FF_X31_Y24_N7
\io1|ps2WriteByte2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteByte2~17_combout\,
	ena => \io1|ps2WriteByte2[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteByte2\(1));

-- Location: LCCOMB_X30_Y24_N8
\io1|ps2WriteByte~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte~6_combout\ = (((\io1|ps2PrevClk~q\) # (\io1|ps2WriteByte2\(1))) # (!\io1|n_kbWR~q\)) # (!\io1|ps2ClkFiltered~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|ps2PrevClk~q\,
	datad => \io1|ps2WriteByte2\(1),
	combout => \io1|ps2WriteByte~6_combout\);

-- Location: FF_X30_Y24_N9
\io1|ps2WriteByte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteByte~6_combout\,
	ena => \io1|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteByte\(1));

-- Location: LCCOMB_X31_Y24_N10
\io1|ps2Caps~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Caps~0_combout\ = \io1|ps2Caps~q\ $ (((\io1|ps2Num~0_combout\ & (\io1|Equal14~0_combout\ & \io1|Equal21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Num~0_combout\,
	datab => \io1|Equal14~0_combout\,
	datac => \io1|ps2Caps~q\,
	datad => \io1|Equal21~1_combout\,
	combout => \io1|ps2Caps~0_combout\);

-- Location: FF_X31_Y24_N11
\io1|ps2Caps\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Caps~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Caps~q\);

-- Location: LCCOMB_X30_Y24_N28
\io1|ps2WriteByte2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~10_combout\ = (\io1|ps2ClkFiltered~q\ & (\io1|n_kbWR~q\ & !\io1|ps2PrevClk~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|ps2PrevClk~q\,
	combout => \io1|ps2WriteByte2~10_combout\);

-- Location: LCCOMB_X31_Y24_N26
\io1|ps2WriteByte2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~21_combout\ = (\io1|ps2WriteByte2~10_combout\) # ((\io1|kbd_ctl~3_combout\ & ((\io1|Equal18~0_combout\) # (!\io1|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbd_ctl~3_combout\,
	datab => \io1|ps2WriteByte2~10_combout\,
	datac => \io1|Equal18~0_combout\,
	datad => \io1|Mux7~0_combout\,
	combout => \io1|ps2WriteByte2~21_combout\);

-- Location: LCCOMB_X31_Y24_N12
\io1|ps2WriteByte2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~18_combout\ = (\io1|Equal14~0_combout\ & ((\io1|Equal19~1_combout\) # ((\io1|Equal20~2_combout\) # (\io1|Equal21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal19~1_combout\,
	datab => \io1|Equal14~0_combout\,
	datac => \io1|Equal20~2_combout\,
	datad => \io1|Equal21~1_combout\,
	combout => \io1|ps2WriteByte2~18_combout\);

-- Location: LCCOMB_X31_Y24_N14
\io1|ps2WriteByte2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~19_combout\ = \io1|ps2Caps~q\ $ (((!\io1|Equal20~2_combout\ & !\io1|Equal19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Caps~q\,
	datac => \io1|Equal20~2_combout\,
	datad => \io1|Equal19~1_combout\,
	combout => \io1|ps2WriteByte2~19_combout\);

-- Location: LCCOMB_X31_Y24_N28
\io1|ps2WriteByte2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~20_combout\ = ((\io1|ps2WriteByte2~18_combout\ & (!\io1|ps2WriteByte2~19_combout\)) # (!\io1|ps2WriteByte2~18_combout\ & ((!\io1|ps2WriteByte2\(2))))) # (!\io1|kbd_ctl~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte2~18_combout\,
	datab => \io1|ps2WriteByte2~19_combout\,
	datac => \io1|ps2WriteByte2\(2),
	datad => \io1|kbd_ctl~3_combout\,
	combout => \io1|ps2WriteByte2~20_combout\);

-- Location: LCCOMB_X31_Y24_N8
\io1|ps2WriteByte2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte2~22_combout\ = (\io1|ps2WriteByte2~21_combout\ & ((!\io1|ps2WriteByte2~20_combout\))) # (!\io1|ps2WriteByte2~21_combout\ & (\io1|ps2Caps~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Caps~q\,
	datac => \io1|ps2WriteByte2~21_combout\,
	datad => \io1|ps2WriteByte2~20_combout\,
	combout => \io1|ps2WriteByte2~22_combout\);

-- Location: FF_X31_Y24_N9
\io1|ps2WriteByte2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteByte2~22_combout\,
	ena => \io1|ps2WriteByte2[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteByte2\(2));

-- Location: LCCOMB_X30_Y24_N6
\io1|ps2WriteByte~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte~7_combout\ = (\io1|ps2ClkFiltered~q\ & (\io1|n_kbWR~q\ & (!\io1|ps2PrevClk~q\ & \io1|ps2WriteByte2\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|ps2PrevClk~q\,
	datad => \io1|ps2WriteByte2\(2),
	combout => \io1|ps2WriteByte~7_combout\);

-- Location: FF_X30_Y24_N7
\io1|ps2WriteByte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteByte~7_combout\,
	ena => \io1|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteByte\(2));

-- Location: LCCOMB_X30_Y24_N22
\io1|n_kbWR~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~7_combout\ = (!\io1|ps2WriteByte\(0) & (!\io1|ps2WriteByte\(3) & (!\io1|ps2WriteByte\(1) & !\io1|ps2WriteByte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte\(0),
	datab => \io1|ps2WriteByte\(3),
	datac => \io1|ps2WriteByte\(1),
	datad => \io1|ps2WriteByte\(2),
	combout => \io1|n_kbWR~7_combout\);

-- Location: LCCOMB_X30_Y24_N4
\io1|ps2WriteByte~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2WriteByte~9_combout\ = (((\io1|ps2PrevClk~q\) # (\io1|ps2WriteByte2\(3))) # (!\io1|n_kbWR~q\)) # (!\io1|ps2ClkFiltered~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkFiltered~q\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|ps2PrevClk~q\,
	datad => \io1|ps2WriteByte2\(3),
	combout => \io1|ps2WriteByte~9_combout\);

-- Location: FF_X30_Y24_N5
\io1|ps2WriteByte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2WriteByte~9_combout\,
	ena => \io1|ps2WriteByte[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2WriteByte\(4));

-- Location: LCCOMB_X30_Y23_N2
\io1|Equal22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal22~0_combout\ = (\io1|ps2Byte\(7) & (!\io1|ps2Byte\(2) & \io1|Equal19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(7),
	datac => \io1|ps2Byte\(2),
	datad => \io1|Equal19~0_combout\,
	combout => \io1|Equal22~0_combout\);

-- Location: LCCOMB_X30_Y24_N30
\io1|n_kbWR~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~8_combout\ = ((\io1|n_kbWR~7_combout\ & !\io1|ps2WriteByte\(4))) # (!\io1|Equal22~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|n_kbWR~7_combout\,
	datac => \io1|ps2WriteByte\(4),
	datad => \io1|Equal22~0_combout\,
	combout => \io1|n_kbWR~8_combout\);

-- Location: LCCOMB_X31_Y23_N24
\io1|n_kbWR~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~9_combout\ = (\io1|Equal19~1_combout\ & (((!\io1|Equal14~0_combout\)))) # (!\io1|Equal19~1_combout\ & ((\io1|ps2WriteByte~2_combout\ & (\io1|n_kbWR~8_combout\)) # (!\io1|ps2WriteByte~2_combout\ & ((!\io1|Equal14~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal19~1_combout\,
	datab => \io1|ps2WriteByte~2_combout\,
	datac => \io1|n_kbWR~8_combout\,
	datad => \io1|Equal14~0_combout\,
	combout => \io1|n_kbWR~9_combout\);

-- Location: LCCOMB_X31_Y24_N16
\io1|n_kbWR~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~11_combout\ = (\io1|n_kbWR~9_combout\ & ((\io1|Equal18~0_combout\) # (!\io1|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|n_kbWR~9_combout\,
	datac => \io1|Equal18~0_combout\,
	datad => \io1|Mux7~0_combout\,
	combout => \io1|n_kbWR~11_combout\);

-- Location: LCCOMB_X31_Y24_N20
\io1|n_kbWR~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~6_combout\ = (\io1|n_kbWR~4_combout\ & ((\io1|n_kbWR~5_combout\) # ((!\io1|Equal29~1_combout\ & \io1|ps2WriteByte2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|n_kbWR~5_combout\,
	datab => \io1|Equal29~1_combout\,
	datac => \io1|n_kbWR~4_combout\,
	datad => \io1|ps2WriteByte2~10_combout\,
	combout => \io1|n_kbWR~6_combout\);

-- Location: LCCOMB_X31_Y24_N4
\io1|n_kbWR~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~10_combout\ = (\io1|n_kbWR~6_combout\ & (\io1|kbd_ctl~3_combout\ & (!\io1|n_kbWR~11_combout\))) # (!\io1|n_kbWR~6_combout\ & (((\io1|n_kbWR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbd_ctl~3_combout\,
	datab => \io1|n_kbWR~11_combout\,
	datac => \io1|n_kbWR~q\,
	datad => \io1|n_kbWR~6_combout\,
	combout => \io1|n_kbWR~10_combout\);

-- Location: FF_X31_Y24_N5
\io1|n_kbWR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|n_kbWR~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|n_kbWR~q\);

-- Location: LCCOMB_X28_Y24_N0
\io1|kbd_ctl~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~3_combout\ = (\io1|ps2ClkFiltered~q\ & (!\io1|ps2PrevClk~q\ & !\io1|n_kbWR~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2ClkFiltered~q\,
	datac => \io1|ps2PrevClk~q\,
	datad => \io1|n_kbWR~q\,
	combout => \io1|kbd_ctl~3_combout\);

-- Location: LCCOMB_X27_Y24_N2
\io1|kbBuffer~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~103_combout\ = (\io1|ps2ClkCount\(3) & ((\io1|ps2ClkCount\(1)) # (\io1|ps2ClkCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(1),
	datab => \io1|ps2ClkCount\(2),
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|kbBuffer~103_combout\);

-- Location: LCCOMB_X27_Y24_N6
\io1|ps2ClkCount~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkCount~2_combout\ = (\io1|kbd_ctl~3_combout\ & (!\io1|kbBuffer~103_combout\ & (\io1|ps2ClkCount\(0) $ (\io1|ps2ClkCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|kbd_ctl~3_combout\,
	datac => \io1|ps2ClkCount\(1),
	datad => \io1|kbBuffer~103_combout\,
	combout => \io1|ps2ClkCount~2_combout\);

-- Location: FF_X27_Y24_N7
\io1|ps2ClkCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkCount~2_combout\,
	ena => \io1|ps2ClkCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkCount\(1));

-- Location: LCCOMB_X27_Y24_N12
\io1|Add21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add21~1_combout\ = \io1|ps2ClkCount\(2) $ (((\io1|ps2ClkCount\(0) & \io1|ps2ClkCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|ps2ClkCount\(2),
	datad => \io1|ps2ClkCount\(1),
	combout => \io1|Add21~1_combout\);

-- Location: LCCOMB_X27_Y24_N28
\io1|ps2ClkCount~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkCount~3_combout\ = (\io1|Add21~1_combout\ & (\io1|kbd_ctl~3_combout\ & !\io1|kbBuffer~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add21~1_combout\,
	datac => \io1|kbd_ctl~3_combout\,
	datad => \io1|kbBuffer~103_combout\,
	combout => \io1|ps2ClkCount~3_combout\);

-- Location: FF_X27_Y24_N29
\io1|ps2ClkCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkCount~3_combout\,
	ena => \io1|ps2ClkCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkCount\(2));

-- Location: LCCOMB_X26_Y24_N24
\io1|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal12~0_combout\ = (!\io1|ps2ClkCount\(2) & !\io1|ps2ClkCount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|ps2ClkCount\(2),
	datad => \io1|ps2ClkCount\(1),
	combout => \io1|Equal12~0_combout\);

-- Location: LCCOMB_X27_Y24_N26
\io1|ps2ClkCount~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkCount~4_combout\ = (\io1|kbd_ctl~3_combout\ & (!\io1|ps2ClkCount\(0) & ((\io1|Equal12~0_combout\) # (!\io1|ps2ClkCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal12~0_combout\,
	datab => \io1|kbd_ctl~3_combout\,
	datac => \io1|ps2ClkCount\(0),
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2ClkCount~4_combout\);

-- Location: FF_X27_Y24_N27
\io1|ps2ClkCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkCount~4_combout\,
	ena => \io1|ps2ClkCount[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkCount\(0));

-- Location: IOIBUF_X0_Y10_N1
\ps2Data~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ps2Data,
	o => \ps2Data~input_o\);

-- Location: LCCOMB_X27_Y24_N4
\io1|ps2Byte~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Byte~8_combout\ = (\ps2Data~input_o\ & ((\io1|ps2ClkCount\(0)) # ((\io1|ps2ClkCount\(3)) # (!\io1|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ClkCount\(0),
	datab => \io1|Equal12~0_combout\,
	datac => \ps2Data~input_o\,
	datad => \io1|ps2ClkCount\(3),
	combout => \io1|ps2Byte~8_combout\);

-- Location: FF_X27_Y24_N5
\io1|ps2Byte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Byte~8_combout\,
	ena => \io1|ps2Byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Byte\(7));

-- Location: LCCOMB_X29_Y23_N26
\io1|LessThan19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan19~0_combout\ = ((!\io1|ps2Byte\(2) & (!\io1|ps2Byte\(3) & \io1|Mux3~3_combout\))) # (!\io1|ps2Byte\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(7),
	datab => \io1|ps2Byte\(2),
	datac => \io1|ps2Byte\(3),
	datad => \io1|Mux3~3_combout\,
	combout => \io1|LessThan19~0_combout\);

-- Location: LCCOMB_X32_Y24_N30
\io1|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~10_combout\ = (\io1|ps2Byte\(0) & (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(3) $ (!\io1|ps2Byte\(2))))) # (!\io1|ps2Byte\(0) & (\io1|ps2Byte\(2) $ (((\io1|ps2Byte\(3) & \io1|ps2Byte\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux5~10_combout\);

-- Location: LCCOMB_X32_Y24_N28
\io1|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~9_combout\ = (\io1|ps2Byte\(1) & (((\io1|ps2Byte\(0) & !\io1|ps2Byte\(2))))) # (!\io1|ps2Byte\(1) & (!\io1|ps2Byte\(3) & (\io1|ps2Byte\(0) $ (\io1|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(3),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux5~9_combout\);

-- Location: LCCOMB_X32_Y24_N0
\io1|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~11_combout\ = (\io1|ps2Byte\(6) & ((\io1|Mux5~9_combout\))) # (!\io1|ps2Byte\(6) & (\io1|Mux5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux5~10_combout\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux5~9_combout\,
	combout => \io1|Mux5~11_combout\);

-- Location: LCCOMB_X30_Y25_N30
\io1|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~1_combout\ = (\io1|ps2Byte\(2) & ((\io1|ps2Byte\(3) & ((!\io1|ps2Byte\(0)))) # (!\io1|ps2Byte\(3) & (!\io1|ps2Byte\(1))))) # (!\io1|ps2Byte\(2) & (\io1|ps2Byte\(1) & ((\io1|ps2Byte\(3)) # (\io1|ps2Byte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(2),
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux5~1_combout\);

-- Location: LCCOMB_X30_Y25_N28
\io1|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~0_combout\ = (\io1|ps2Byte\(2) & (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(3) & !\io1|ps2Byte\(0)))) # (!\io1|ps2Byte\(2) & (\io1|ps2Byte\(0) & (\io1|ps2Byte\(1) $ (!\io1|ps2Byte\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(2),
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux5~0_combout\);

-- Location: LCCOMB_X30_Y25_N8
\io1|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~2_combout\ = (\io1|ps2Byte\(6) & ((\io1|Mux5~0_combout\))) # (!\io1|ps2Byte\(6) & (\io1|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux5~1_combout\,
	datac => \io1|ps2Byte\(6),
	datad => \io1|Mux5~0_combout\,
	combout => \io1|Mux5~2_combout\);

-- Location: LCCOMB_X30_Y25_N26
\io1|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~3_combout\ = (!\io1|ps2Byte\(6) & (\io1|ps2Byte\(0) & (!\io1|ps2Byte\(1) & \io1|ps2Byte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux5~3_combout\);

-- Location: LCCOMB_X30_Y25_N24
\io1|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~13_combout\ = (\io1|ps2Byte\(2) & (\io1|ps2Byte\(0) & (\io1|ps2Byte\(3) $ (!\io1|ps2Shift~q\)))) # (!\io1|ps2Byte\(2) & ((\io1|ps2Byte\(3)) # ((!\io1|ps2Byte\(0) & !\io1|ps2Shift~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(2),
	datab => \io1|ps2Byte\(0),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Shift~q\,
	combout => \io1|Mux5~13_combout\);

-- Location: LCCOMB_X30_Y25_N2
\io1|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~14_combout\ = (\io1|ps2Byte\(6) & (\io1|Mux5~13_combout\ & (\io1|ps2Byte\(1) $ (\io1|ps2Byte\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(6),
	datab => \io1|Mux5~13_combout\,
	datac => \io1|ps2Byte\(1),
	datad => \io1|ps2Byte\(2),
	combout => \io1|Mux5~14_combout\);

-- Location: LCCOMB_X30_Y25_N16
\io1|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~4_combout\ = (\io1|Mux5~14_combout\) # ((\io1|Mux5~3_combout\ & \io1|ps2Byte\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux5~3_combout\,
	datac => \io1|ps2Byte\(3),
	datad => \io1|Mux5~14_combout\,
	combout => \io1|Mux5~4_combout\);

-- Location: LCCOMB_X30_Y25_N6
\io1|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~5_combout\ = (\io1|ps2Byte\(2) & (!\io1|ps2Byte\(0) & (\io1|ps2Byte\(1) $ (!\io1|ps2Byte\(3))))) # (!\io1|ps2Byte\(2) & ((\io1|ps2Byte\(1) & (\io1|ps2Byte\(3))) # (!\io1|ps2Byte\(1) & ((\io1|ps2Byte\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(2),
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux5~5_combout\);

-- Location: LCCOMB_X30_Y25_N4
\io1|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~6_combout\ = (\io1|ps2Byte\(1) & (\io1|ps2Byte\(0) & ((!\io1|ps2Byte\(3)) # (!\io1|ps2Byte\(2))))) # (!\io1|ps2Byte\(1) & (\io1|ps2Byte\(2) & (\io1|ps2Byte\(3) & !\io1|ps2Byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(2),
	datab => \io1|ps2Byte\(1),
	datac => \io1|ps2Byte\(3),
	datad => \io1|ps2Byte\(0),
	combout => \io1|Mux5~6_combout\);

-- Location: LCCOMB_X30_Y25_N18
\io1|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~7_combout\ = (\io1|ps2Byte\(6) & (\io1|Mux5~5_combout\)) # (!\io1|ps2Byte\(6) & ((\io1|Mux5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux5~5_combout\,
	datab => \io1|Mux5~6_combout\,
	datac => \io1|ps2Byte\(6),
	combout => \io1|Mux5~7_combout\);

-- Location: LCCOMB_X30_Y25_N20
\io1|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~8_combout\ = (\io1|ps2Byte\(5) & (((\io1|ps2Byte\(4))))) # (!\io1|ps2Byte\(5) & ((\io1|ps2Byte\(4) & (\io1|Mux5~4_combout\)) # (!\io1|ps2Byte\(4) & ((\io1|Mux5~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|Mux5~4_combout\,
	datac => \io1|ps2Byte\(4),
	datad => \io1|Mux5~7_combout\,
	combout => \io1|Mux5~8_combout\);

-- Location: LCCOMB_X30_Y25_N22
\io1|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux5~12_combout\ = (\io1|ps2Byte\(5) & ((\io1|Mux5~8_combout\ & (\io1|Mux5~11_combout\)) # (!\io1|Mux5~8_combout\ & ((\io1|Mux5~2_combout\))))) # (!\io1|ps2Byte\(5) & (((\io1|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(5),
	datab => \io1|Mux5~11_combout\,
	datac => \io1|Mux5~2_combout\,
	datad => \io1|Mux5~8_combout\,
	combout => \io1|Mux5~12_combout\);

-- Location: LCCOMB_X28_Y22_N30
\io1|ps2ConvertedByte~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ConvertedByte~2_combout\ = (\io1|LessThan19~0_combout\ & \io1|Mux5~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|LessThan19~0_combout\,
	datad => \io1|Mux5~12_combout\,
	combout => \io1|ps2ConvertedByte~2_combout\);

-- Location: FF_X28_Y22_N31
\io1|ps2ConvertedByte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ConvertedByte~2_combout\,
	ena => \io1|ps2ConvertedByte[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ConvertedByte\(2));

-- Location: LCCOMB_X28_Y22_N12
\io1|kbBuffer~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~71_combout\ = (\io1|ps2ConvertedByte\(3) & ((\io1|ps2ConvertedByte\(2)) # ((\io1|ps2ConvertedByte\(1) & \io1|ps2ConvertedByte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ConvertedByte\(2),
	datab => \io1|ps2ConvertedByte\(1),
	datac => \io1|ps2ConvertedByte\(0),
	datad => \io1|ps2ConvertedByte\(3),
	combout => \io1|kbBuffer~71_combout\);

-- Location: LCCOMB_X28_Y22_N0
\io1|kbd_ctl~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~2_combout\ = (\io1|kbBuffer~71_combout\) # ((\io1|kbd_ctl~1_combout\) # (\io1|kbd_ctl~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~71_combout\,
	datac => \io1|kbd_ctl~1_combout\,
	datad => \io1|kbd_ctl~0_combout\,
	combout => \io1|kbd_ctl~2_combout\);

-- Location: LCCOMB_X28_Y22_N26
\io1|kbd_ctl~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~8_combout\ = ((\io1|ps2ConvertedByte\(4)) # ((\io1|ps2ConvertedByte\(5)) # (\io1|ps2ConvertedByte\(6)))) # (!\io1|kbd_ctl~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbd_ctl~0_combout\,
	datab => \io1|ps2ConvertedByte\(4),
	datac => \io1|ps2ConvertedByte\(5),
	datad => \io1|ps2ConvertedByte\(6),
	combout => \io1|kbd_ctl~8_combout\);

-- Location: LCCOMB_X30_Y23_N14
\io1|n_kbWR~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_kbWR~2_combout\ = (!\io1|Equal17~3_combout\ & !\io1|kbd_ctl~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Equal17~3_combout\,
	datad => \io1|kbd_ctl~7_combout\,
	combout => \io1|n_kbWR~2_combout\);

-- Location: LCCOMB_X30_Y23_N20
\io1|kbBuffer~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~72_combout\ = (\io1|Equal18~1_combout\ & (\io1|kbd_ctl~8_combout\ & (\io1|n_kbWR~2_combout\ & !\io1|Equal22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal18~1_combout\,
	datab => \io1|kbd_ctl~8_combout\,
	datac => \io1|n_kbWR~2_combout\,
	datad => \io1|Equal22~0_combout\,
	combout => \io1|kbBuffer~72_combout\);

-- Location: LCCOMB_X30_Y23_N0
\io1|kbBuffer~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~73_combout\ = (!\io1|Equal19~1_combout\ & (\io1|kbBuffer~72_combout\ & (\io1|Equal14~0_combout\ & \io1|ps2WriteByte~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal19~1_combout\,
	datab => \io1|kbBuffer~72_combout\,
	datac => \io1|Equal14~0_combout\,
	datad => \io1|ps2WriteByte~2_combout\,
	combout => \io1|kbBuffer~73_combout\);

-- Location: LCCOMB_X24_Y22_N12
\io1|kbInPointer~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbInPointer~10_combout\ = ((!\io1|ps2PreviousByte[0]~2_combout\) # (!\io1|kbBuffer~73_combout\)) # (!\io1|kbd_ctl~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbd_ctl~2_combout\,
	datac => \io1|kbBuffer~73_combout\,
	datad => \io1|ps2PreviousByte[0]~2_combout\,
	combout => \io1|kbInPointer~10_combout\);

-- Location: LCCOMB_X24_Y22_N10
\io1|kbInPointer~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbInPointer~14_combout\ = (\io1|kbBuffer~73_combout\ & (\io1|kbd_ctl~2_combout\ & (!\io1|kbInPointer\(0) & \io1|ps2PreviousByte[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~73_combout\,
	datab => \io1|kbd_ctl~2_combout\,
	datac => \io1|kbInPointer\(0),
	datad => \io1|ps2PreviousByte[0]~2_combout\,
	combout => \io1|kbInPointer~14_combout\);

-- Location: LCCOMB_X20_Y17_N16
\n_sRamWE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n_sRamWE~0_combout\ = ((!state(0) & !state(1))) # (!\hold~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => state(0),
	datac => \hold~q\,
	datad => state(1),
	combout => \n_sRamWE~0_combout\);

-- Location: LCCOMB_X19_Y20_N20
\n_WR~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \n_WR~feeder_combout\ = \n_sRamWE~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \n_sRamWE~0_combout\,
	combout => \n_WR~feeder_combout\);

-- Location: LCCOMB_X5_Y10_N28
\cpu1|saved_state~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|saved_state~153_combout\ = (\cpu1|saved_state.reset_state~q\) # ((!\hold~q\ & !\cpu1|Selector428~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hold~q\,
	datac => \cpu1|saved_state.reset_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|saved_state~153_combout\);

-- Location: FF_X5_Y10_N29
\cpu1|saved_state.reset_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|saved_state~153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.reset_state~q\);

-- Location: LCCOMB_X10_Y13_N30
\cpu1|state~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~353_combout\ = (\cpu1|state.indexed_state~q\ & (!\cpu1|state~323_combout\ & !\cpu1|state~317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexed_state~q\,
	datac => \cpu1|state~323_combout\,
	datad => \cpu1|state~317_combout\,
	combout => \cpu1|state~353_combout\);

-- Location: LCCOMB_X4_Y14_N20
\cpu1|state~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~355_combout\ = (\cpu1|md\(0) & (!\cpu1|md\(3) & \cpu1|state~353_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datac => \cpu1|md\(3),
	datad => \cpu1|state~353_combout\,
	combout => \cpu1|state~355_combout\);

-- Location: FF_X4_Y14_N21
\cpu1|state.postincr2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~355_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.postincr2_state~q\);

-- Location: LCCOMB_X4_Y14_N12
\cpu1|state~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~354_combout\ = (!\cpu1|md\(0) & (!\cpu1|md\(3) & \cpu1|state~353_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datac => \cpu1|md\(3),
	datad => \cpu1|state~353_combout\,
	combout => \cpu1|state~354_combout\);

-- Location: FF_X4_Y14_N13
\cpu1|state.postincr1_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~354_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.postincr1_state~q\);

-- Location: LCCOMB_X4_Y14_N18
\cpu1|Selector580~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector580~5_combout\ = (!\cpu1|state.postincr2_state~q\ & !\cpu1|state.postincr1_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.postincr2_state~q\,
	datad => \cpu1|state.postincr1_state~q\,
	combout => \cpu1|Selector580~5_combout\);

-- Location: LCCOMB_X10_Y12_N6
\cpu1|WideOr87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr87~2_combout\ = (\cpu1|WideOr87~0_combout\ & \cpu1|WideOr87~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|WideOr87~0_combout\,
	datad => \cpu1|WideOr87~1_combout\,
	combout => \cpu1|WideOr87~2_combout\);

-- Location: LCCOMB_X10_Y11_N20
\cpu1|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~0_combout\ = (\cpu1|op_code\(0) & (\cpu1|op_code\(1) & (\cpu1|op_code\(3) & \cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(0),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(3),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~0_combout\);

-- Location: CLKCTRL_G13
\n_WR_vdu~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \n_WR_vdu~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \n_WR_vdu~clkctrl_outclk\);

-- Location: LCCOMB_X7_Y14_N18
\cpu1|Mux28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~12_combout\ = (\cpu1|op_code\(3) & (\cpu1|op_code\(2) & (!\cpu1|op_code\(0) & !\cpu1|op_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux28~12_combout\);

-- Location: LCCOMB_X30_Y23_N16
\io1|kbd_ctl~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~9_combout\ = (!\io1|ps2Byte\(2) & !\io1|ps2Byte\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2Byte\(2),
	datac => \io1|ps2Byte\(1),
	combout => \io1|kbd_ctl~9_combout\);

-- Location: LCCOMB_X30_Y23_N30
\io1|kbd_ctl~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbd_ctl~10_combout\ = (\io1|Equal20~1_combout\ & (\io1|kbd_ctl~9_combout\ & (!\io1|ps2PreviousByte\(4) & \io1|kbd_ctl~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal20~1_combout\,
	datab => \io1|kbd_ctl~9_combout\,
	datac => \io1|ps2PreviousByte\(4),
	datad => \io1|kbd_ctl~5_combout\,
	combout => \io1|kbd_ctl~10_combout\);

-- Location: LCCOMB_X27_Y22_N6
\io1|kbBuffer~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~115_combout\ = (\io1|ps2ConvertedByte\(4)) # (\io1|kbd_ctl~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ConvertedByte\(4),
	datac => \io1|kbd_ctl~10_combout\,
	combout => \io1|kbBuffer~115_combout\);

-- Location: LCCOMB_X26_Y21_N18
\io1|kbBuffer~57feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~57feeder_combout\ = \io1|kbBuffer~115_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~115_combout\,
	combout => \io1|kbBuffer~57feeder_combout\);

-- Location: LCCOMB_X24_Y22_N22
\io1|kbBuffer~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~105_combout\ = (\io1|kbd_ctl~3_combout\ & (\io1|kbd_ctl~2_combout\ & (\io1|kbBuffer~73_combout\ & \io1|kbBuffer~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbd_ctl~3_combout\,
	datab => \io1|kbd_ctl~2_combout\,
	datac => \io1|kbBuffer~73_combout\,
	datad => \io1|kbBuffer~103_combout\,
	combout => \io1|kbBuffer~105_combout\);

-- Location: LCCOMB_X24_Y22_N2
\io1|kbInPointer~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbInPointer~13_combout\ = (!\io1|kbInPointer~10_combout\ & (\io1|kbInPointer\(2) $ (((\io1|kbInPointer\(1) & \io1|kbInPointer\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbInPointer~10_combout\,
	datab => \io1|kbInPointer\(1),
	datac => \io1|kbInPointer\(2),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbInPointer~13_combout\);

-- Location: FF_X24_Y22_N3
\io1|kbInPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbInPointer~13_combout\,
	ena => \io1|kbInPointer[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbInPointer\(2));

-- Location: LCCOMB_X24_Y22_N16
\io1|kbBuffer~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~110_combout\ = (\io1|kbBuffer~105_combout\ & (\io1|kbInPointer\(2) & (\io1|kbInPointer\(1) & !\io1|kbInPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~105_combout\,
	datab => \io1|kbInPointer\(2),
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbBuffer~110_combout\);

-- Location: FF_X26_Y21_N19
\io1|kbBuffer~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~57feeder_combout\,
	ena => \io1|kbBuffer~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~57_q\);

-- Location: LCCOMB_X24_Y22_N30
\io1|kbBuffer~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~111_combout\ = (\io1|kbBuffer~105_combout\ & (\io1|kbInPointer\(2) & (!\io1|kbInPointer\(1) & !\io1|kbInPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~105_combout\,
	datab => \io1|kbInPointer\(2),
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbBuffer~111_combout\);

-- Location: FF_X26_Y21_N13
\io1|kbBuffer~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~115_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~43_q\);

-- Location: LCCOMB_X26_Y21_N12
\io1|kbBuffer~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~90_combout\ = (\io1|kbReadPointer\(1) & ((\io1|kbBuffer~57_q\) # ((\io1|kbReadPointer\(0))))) # (!\io1|kbReadPointer\(1) & (((\io1|kbBuffer~43_q\ & !\io1|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbBuffer~57_q\,
	datac => \io1|kbBuffer~43_q\,
	datad => \io1|kbReadPointer\(0),
	combout => \io1|kbBuffer~90_combout\);

-- Location: LCCOMB_X27_Y21_N22
\io1|kbBuffer~50feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~50feeder_combout\ = \io1|kbBuffer~115_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~115_combout\,
	combout => \io1|kbBuffer~50feeder_combout\);

-- Location: LCCOMB_X24_Y22_N26
\io1|kbBuffer~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~109_combout\ = (\io1|kbBuffer~105_combout\ & (\io1|kbInPointer\(2) & (!\io1|kbInPointer\(1) & \io1|kbInPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~105_combout\,
	datab => \io1|kbInPointer\(2),
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbBuffer~109_combout\);

-- Location: FF_X27_Y21_N23
\io1|kbBuffer~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~50feeder_combout\,
	ena => \io1|kbBuffer~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~50_q\);

-- Location: LCCOMB_X27_Y21_N12
\io1|kbBuffer~64feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~64feeder_combout\ = \io1|kbBuffer~115_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~115_combout\,
	combout => \io1|kbBuffer~64feeder_combout\);

-- Location: LCCOMB_X24_Y22_N14
\io1|kbBuffer~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~121_combout\ = (\io1|kbBuffer~105_combout\ & (\io1|kbInPointer\(2) & (\io1|kbInPointer\(1) & \io1|kbInPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~105_combout\,
	datab => \io1|kbInPointer\(2),
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbBuffer~121_combout\);

-- Location: FF_X27_Y21_N13
\io1|kbBuffer~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~64feeder_combout\,
	ena => \io1|kbBuffer~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~64_q\);

-- Location: LCCOMB_X26_Y21_N22
\io1|kbBuffer~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~91_combout\ = (\io1|kbBuffer~90_combout\ & (((\io1|kbBuffer~64_q\) # (!\io1|kbReadPointer\(0))))) # (!\io1|kbBuffer~90_combout\ & (\io1|kbBuffer~50_q\ & ((\io1|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~90_combout\,
	datab => \io1|kbBuffer~50_q\,
	datac => \io1|kbBuffer~64_q\,
	datad => \io1|kbReadPointer\(0),
	combout => \io1|kbBuffer~91_combout\);

-- Location: LCCOMB_X9_Y10_N12
\cpu1|state~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~313_combout\ = (!\cpu1|op_code\(5) & (\cpu1|state.decode1_state~q\ & !\cpu1|op_code\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(5),
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|op_code\(7),
	combout => \cpu1|state~313_combout\);

-- Location: FF_X11_Y15_N1
\cpu1|fic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector582~28_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|fic~q\);

-- Location: LCCOMB_X9_Y11_N20
\cpu1|Mux572~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux572~0_combout\ = (((!\cpu1|op_code\(6) & \cpu1|Mux28~2_combout\)) # (!\cpu1|op_code\(7))) # (!\cpu1|fic~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|Mux28~2_combout\,
	datac => \cpu1|fic~q\,
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Mux572~0_combout\);

-- Location: LCCOMB_X8_Y10_N0
\cpu1|WideOr20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr20~3_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|state.single_op_exec_state~q\) # ((\cpu1|op_code\(6) & \cpu1|state~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.single_op_exec_state~q\,
	datab => \cpu1|op_code\(6),
	datac => \cpu1|state~313_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|WideOr20~3_combout\);

-- Location: LCCOMB_X11_Y15_N18
\cpu1|alu_ctrl.alu_tfr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_tfr~1_combout\ = (\cpu1|fic~q\ & \cpu1|op_code\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|fic~q\,
	datad => \cpu1|op_code\(7),
	combout => \cpu1|alu_ctrl.alu_tfr~1_combout\);

-- Location: LCCOMB_X10_Y11_N16
\cpu1|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~5_combout\ = (!\cpu1|op_code\(2) & (\cpu1|op_code\(3) & (\cpu1|op_code\(0) & !\cpu1|op_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux28~5_combout\);

-- Location: LCCOMB_X5_Y13_N12
\cpu1|Mux28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~10_combout\ = (!\cpu1|op_code\(3) & (\cpu1|op_code\(1) & (!\cpu1|op_code\(0) & !\cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~10_combout\);

-- Location: LCCOMB_X5_Y13_N10
\cpu1|Selector371~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector371~2_combout\ = (\cpu1|alu_ctrl.alu_tfr~1_combout\ & (((\cpu1|Mux28~5_combout\) # (\cpu1|Mux28~10_combout\)))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\ & (\cpu1|WideOr20~3_combout\ & (\cpu1|Mux28~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr20~3_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Mux28~5_combout\,
	datad => \cpu1|Mux28~10_combout\,
	combout => \cpu1|Selector371~2_combout\);

-- Location: LCCOMB_X7_Y11_N28
\cpu1|Mux28~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~9_combout\ = (!\cpu1|op_code\(3) & (!\cpu1|op_code\(0) & (!\cpu1|op_code\(1) & !\cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~9_combout\);

-- Location: LCCOMB_X6_Y13_N16
\cpu1|WideOr20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr20~2_combout\ = (\cpu1|state.single_op_exec_state~q\) # ((\cpu1|op_code\(6) & \cpu1|state~313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.single_op_exec_state~q\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|state~313_combout\,
	combout => \cpu1|WideOr20~2_combout\);

-- Location: LCCOMB_X4_Y20_N24
\cpu1|Selector388~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector388~5_combout\ = (((!\cpu1|Mux28~9_combout\ & !\cpu1|Mux28~0_combout\)) # (!\cpu1|WideOr20~2_combout\)) # (!\cpu1|Mux572~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~9_combout\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|WideOr20~2_combout\,
	combout => \cpu1|Selector388~5_combout\);

-- Location: LCCOMB_X17_Y15_N30
\cpu1|pre_code[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[4]~feeder_combout\ = \cpu1|pre_code[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|pre_code[4]~3_combout\,
	combout => \cpu1|pre_code[4]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N2
\cpu1|Selector310~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector310~0_combout\ = (\cpu1|pre_code\(4) & \cpu1|state.reset_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code\(4),
	datac => \cpu1|state.reset_state~q\,
	combout => \cpu1|Selector310~0_combout\);

-- Location: FF_X17_Y15_N31
\cpu1|pre_code[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|pre_code[4]~feeder_combout\,
	asdata => \cpu1|Selector310~0_combout\,
	sload => \cpu1|ALT_INV_state.fetch_state~q\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pre_code\(4));

-- Location: LCCOMB_X27_Y22_N8
\io1|kbBuffer~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~114_combout\ = (\io1|kbd_ctl~10_combout\) # (\io1|ps2ConvertedByte\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbd_ctl~10_combout\,
	datad => \io1|ps2ConvertedByte\(3),
	combout => \io1|kbBuffer~114_combout\);

-- Location: LCCOMB_X24_Y22_N24
\io1|kbBuffer~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~108_combout\ = (\io1|kbBuffer~105_combout\ & (!\io1|kbInPointer\(2) & (!\io1|kbInPointer\(1) & !\io1|kbInPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~105_combout\,
	datab => \io1|kbInPointer\(2),
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbBuffer~108_combout\);

-- Location: FF_X24_Y22_N1
\io1|kbBuffer~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~114_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~14_q\);

-- Location: LCCOMB_X26_Y22_N26
\io1|kbBuffer~21feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~21feeder_combout\ = \io1|kbBuffer~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~114_combout\,
	combout => \io1|kbBuffer~21feeder_combout\);

-- Location: LCCOMB_X24_Y22_N6
\io1|kbBuffer~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~107_combout\ = (\io1|kbBuffer~105_combout\ & (!\io1|kbInPointer\(2) & (!\io1|kbInPointer\(1) & \io1|kbInPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~105_combout\,
	datab => \io1|kbInPointer\(2),
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbBuffer~107_combout\);

-- Location: FF_X26_Y22_N27
\io1|kbBuffer~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~21feeder_combout\,
	ena => \io1|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~21_q\);

-- Location: LCCOMB_X24_Y22_N0
\io1|kbBuffer~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~88_combout\ = (\io1|kbReadPointer\(1) & (\io1|kbReadPointer\(0))) # (!\io1|kbReadPointer\(1) & ((\io1|kbReadPointer\(0) & ((\io1|kbBuffer~21_q\))) # (!\io1|kbReadPointer\(0) & (\io1|kbBuffer~14_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbReadPointer\(0),
	datac => \io1|kbBuffer~14_q\,
	datad => \io1|kbBuffer~21_q\,
	combout => \io1|kbBuffer~88_combout\);

-- Location: LCCOMB_X24_Y22_N28
\io1|kbBuffer~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~120_combout\ = (\io1|kbBuffer~105_combout\ & (!\io1|kbInPointer\(2) & (\io1|kbInPointer\(1) & \io1|kbInPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~105_combout\,
	datab => \io1|kbInPointer\(2),
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbBuffer~120_combout\);

-- Location: FF_X27_Y22_N9
\io1|kbBuffer~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~114_combout\,
	ena => \io1|kbBuffer~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~35_q\);

-- Location: LCCOMB_X27_Y22_N30
\io1|kbBuffer~28feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~28feeder_combout\ = \io1|kbBuffer~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~114_combout\,
	combout => \io1|kbBuffer~28feeder_combout\);

-- Location: LCCOMB_X24_Y22_N4
\io1|kbBuffer~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~106_combout\ = (\io1|kbBuffer~105_combout\ & (!\io1|kbInPointer\(2) & (\io1|kbInPointer\(1) & !\io1|kbInPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~105_combout\,
	datab => \io1|kbInPointer\(2),
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbBuffer~106_combout\);

-- Location: FF_X27_Y22_N31
\io1|kbBuffer~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~28feeder_combout\,
	ena => \io1|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~28_q\);

-- Location: LCCOMB_X27_Y22_N22
\io1|kbBuffer~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~89_combout\ = (\io1|kbBuffer~88_combout\ & ((\io1|kbBuffer~35_q\) # ((!\io1|kbReadPointer\(1))))) # (!\io1|kbBuffer~88_combout\ & (((\io1|kbBuffer~28_q\ & \io1|kbReadPointer\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~88_combout\,
	datab => \io1|kbBuffer~35_q\,
	datac => \io1|kbBuffer~28_q\,
	datad => \io1|kbReadPointer\(1),
	combout => \io1|kbBuffer~89_combout\);

-- Location: LCCOMB_X23_Y20_N12
\io1|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add17~0_combout\ = (\io1|kbReadPointer\(1) & \io1|kbReadPointer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbReadPointer\(1),
	datac => \io1|kbReadPointer\(0),
	combout => \io1|Add17~0_combout\);

-- Location: LCCOMB_X23_Y20_N10
\io1|Equal7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal7~3_combout\ = (!\io1|kbReadPointer\(3) & (\io1|kbInPointer\(2) $ (!\io1|kbReadPointer\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbReadPointer\(3),
	datac => \io1|kbInPointer\(2),
	datad => \io1|kbReadPointer\(2),
	combout => \io1|Equal7~3_combout\);

-- Location: LCCOMB_X23_Y20_N0
\io1|kbReadPointer[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbReadPointer[3]~7_combout\ = (\io1|kbReadPointer\(3) & (((\io1|Equal7~2_combout\ & \io1|Equal7~3_combout\)) # (!\cpu1|Selector330~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal7~2_combout\,
	datab => \cpu1|Selector330~2_combout\,
	datac => \io1|kbReadPointer\(3),
	datad => \io1|Equal7~3_combout\,
	combout => \io1|kbReadPointer[3]~7_combout\);

-- Location: CLKCTRL_G8
\io1|func_reset~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \io1|func_reset~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \io1|func_reset~clkctrl_outclk\);

-- Location: FF_X23_Y20_N1
\io1|kbReadPointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|kbReadPointer[3]~7_combout\,
	clrn => \io1|ALT_INV_func_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbReadPointer\(3));

-- Location: LCCOMB_X23_Y20_N2
\io1|kbReadPointer[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbReadPointer[3]~3_combout\ = (\cpu1|Selector330~2_combout\ & ((!\io1|Equal7~3_combout\) # (!\io1|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal7~2_combout\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \io1|Equal7~3_combout\,
	combout => \io1|kbReadPointer[3]~3_combout\);

-- Location: LCCOMB_X23_Y20_N18
\io1|kbReadPointer[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbReadPointer[2]~6_combout\ = (\io1|kbReadPointer[3]~3_combout\ & (!\io1|kbReadPointer\(3) & (\io1|Add17~0_combout\ $ (\io1|kbReadPointer\(2))))) # (!\io1|kbReadPointer[3]~3_combout\ & (((\io1|kbReadPointer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add17~0_combout\,
	datab => \io1|kbReadPointer\(3),
	datac => \io1|kbReadPointer\(2),
	datad => \io1|kbReadPointer[3]~3_combout\,
	combout => \io1|kbReadPointer[2]~6_combout\);

-- Location: FF_X23_Y20_N19
\io1|kbReadPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|kbReadPointer[2]~6_combout\,
	clrn => \io1|ALT_INV_func_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbReadPointer\(2));

-- Location: LCCOMB_X27_Y21_N4
\io1|kbBuffer~63feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~63feeder_combout\ = \io1|kbBuffer~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~114_combout\,
	combout => \io1|kbBuffer~63feeder_combout\);

-- Location: FF_X27_Y21_N5
\io1|kbBuffer~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~63feeder_combout\,
	ena => \io1|kbBuffer~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~63_q\);

-- Location: LCCOMB_X26_Y21_N2
\io1|kbBuffer~56feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~56feeder_combout\ = \io1|kbBuffer~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~114_combout\,
	combout => \io1|kbBuffer~56feeder_combout\);

-- Location: FF_X26_Y21_N3
\io1|kbBuffer~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~56feeder_combout\,
	ena => \io1|kbBuffer~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~56_q\);

-- Location: FF_X26_Y21_N29
\io1|kbBuffer~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~114_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~42_q\);

-- Location: LCCOMB_X26_Y21_N28
\io1|kbBuffer~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~86_combout\ = (\io1|kbReadPointer\(1) & ((\io1|kbBuffer~56_q\) # ((\io1|kbReadPointer\(0))))) # (!\io1|kbReadPointer\(1) & (((\io1|kbBuffer~42_q\ & !\io1|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbBuffer~56_q\,
	datac => \io1|kbBuffer~42_q\,
	datad => \io1|kbReadPointer\(0),
	combout => \io1|kbBuffer~86_combout\);

-- Location: LCCOMB_X27_Y20_N24
\io1|kbBuffer~49feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~49feeder_combout\ = \io1|kbBuffer~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~114_combout\,
	combout => \io1|kbBuffer~49feeder_combout\);

-- Location: FF_X27_Y20_N25
\io1|kbBuffer~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~49feeder_combout\,
	ena => \io1|kbBuffer~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~49_q\);

-- Location: LCCOMB_X26_Y20_N28
\io1|kbBuffer~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~87_combout\ = (\io1|kbBuffer~86_combout\ & ((\io1|kbBuffer~63_q\) # ((!\io1|kbReadPointer\(0))))) # (!\io1|kbBuffer~86_combout\ & (((\io1|kbReadPointer\(0) & \io1|kbBuffer~49_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~63_q\,
	datab => \io1|kbBuffer~86_combout\,
	datac => \io1|kbReadPointer\(0),
	datad => \io1|kbBuffer~49_q\,
	combout => \io1|kbBuffer~87_combout\);

-- Location: LCCOMB_X26_Y20_N2
\io1|dataOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dataOut~3_combout\ = (\cpu1|Selector330~2_combout\ & ((\io1|kbReadPointer\(2) & ((\io1|kbBuffer~87_combout\))) # (!\io1|kbReadPointer\(2) & (\io1|kbBuffer~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~89_combout\,
	datab => \cpu1|Selector330~2_combout\,
	datac => \io1|kbReadPointer\(2),
	datad => \io1|kbBuffer~87_combout\,
	combout => \io1|dataOut~3_combout\);

-- Location: FF_X26_Y20_N3
\io1|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|dataOut~3_combout\,
	ena => \io1|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(3));

-- Location: LCCOMB_X21_Y25_N4
\io2|rxFilter[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxFilter[0]~6_combout\ = \io2|rxFilter\(0) $ (VCC)
-- \io2|rxFilter[0]~7\ = CARRY(\io2|rxFilter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxFilter\(0),
	datad => VCC,
	combout => \io2|rxFilter[0]~6_combout\,
	cout => \io2|rxFilter[0]~7\);

-- Location: IOIBUF_X21_Y29_N8
\rxd1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rxd1,
	o => \rxd1~input_o\);

-- Location: LCCOMB_X21_Y25_N24
\io2|rxFilter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxFilter~8_combout\ = (\rxd1~input_o\ & ((\io2|Equal2~1_combout\))) # (!\rxd1~input_o\ & (!\io2|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|Equal3~0_combout\,
	datac => \io2|Equal2~1_combout\,
	datad => \rxd1~input_o\,
	combout => \io2|rxFilter~8_combout\);

-- Location: FF_X21_Y25_N5
\io2|rxFilter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxFilter[0]~6_combout\,
	ena => \io2|rxFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxFilter\(0));

-- Location: LCCOMB_X21_Y25_N6
\io2|rxFilter[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxFilter[1]~9_combout\ = (\io2|rxFilter\(1) & ((\io2|process_2~0_combout\ & (!\io2|rxFilter[0]~7\)) # (!\io2|process_2~0_combout\ & (\io2|rxFilter[0]~7\ & VCC)))) # (!\io2|rxFilter\(1) & ((\io2|process_2~0_combout\ & ((\io2|rxFilter[0]~7\) # (GND))) 
-- # (!\io2|process_2~0_combout\ & (!\io2|rxFilter[0]~7\))))
-- \io2|rxFilter[1]~10\ = CARRY((\io2|rxFilter\(1) & (\io2|process_2~0_combout\ & !\io2|rxFilter[0]~7\)) # (!\io2|rxFilter\(1) & ((\io2|process_2~0_combout\) # (!\io2|rxFilter[0]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxFilter\(1),
	datab => \io2|process_2~0_combout\,
	datad => VCC,
	cin => \io2|rxFilter[0]~7\,
	combout => \io2|rxFilter[1]~9_combout\,
	cout => \io2|rxFilter[1]~10\);

-- Location: FF_X21_Y25_N7
\io2|rxFilter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxFilter[1]~9_combout\,
	ena => \io2|rxFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxFilter\(1));

-- Location: LCCOMB_X21_Y25_N8
\io2|rxFilter[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxFilter[2]~11_combout\ = ((\io2|process_2~0_combout\ $ (\io2|rxFilter\(2) $ (\io2|rxFilter[1]~10\)))) # (GND)
-- \io2|rxFilter[2]~12\ = CARRY((\io2|process_2~0_combout\ & (\io2|rxFilter\(2) & !\io2|rxFilter[1]~10\)) # (!\io2|process_2~0_combout\ & ((\io2|rxFilter\(2)) # (!\io2|rxFilter[1]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|process_2~0_combout\,
	datab => \io2|rxFilter\(2),
	datad => VCC,
	cin => \io2|rxFilter[1]~10\,
	combout => \io2|rxFilter[2]~11_combout\,
	cout => \io2|rxFilter[2]~12\);

-- Location: FF_X21_Y25_N9
\io2|rxFilter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxFilter[2]~11_combout\,
	ena => \io2|rxFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxFilter\(2));

-- Location: LCCOMB_X21_Y25_N10
\io2|rxFilter[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxFilter[3]~13_combout\ = (\io2|rxFilter\(3) & ((\io2|process_2~0_combout\ & (!\io2|rxFilter[2]~12\)) # (!\io2|process_2~0_combout\ & (\io2|rxFilter[2]~12\ & VCC)))) # (!\io2|rxFilter\(3) & ((\io2|process_2~0_combout\ & ((\io2|rxFilter[2]~12\) # 
-- (GND))) # (!\io2|process_2~0_combout\ & (!\io2|rxFilter[2]~12\))))
-- \io2|rxFilter[3]~14\ = CARRY((\io2|rxFilter\(3) & (\io2|process_2~0_combout\ & !\io2|rxFilter[2]~12\)) # (!\io2|rxFilter\(3) & ((\io2|process_2~0_combout\) # (!\io2|rxFilter[2]~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxFilter\(3),
	datab => \io2|process_2~0_combout\,
	datad => VCC,
	cin => \io2|rxFilter[2]~12\,
	combout => \io2|rxFilter[3]~13_combout\,
	cout => \io2|rxFilter[3]~14\);

-- Location: FF_X21_Y25_N11
\io2|rxFilter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxFilter[3]~13_combout\,
	ena => \io2|rxFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxFilter\(3));

-- Location: LCCOMB_X21_Y25_N18
\io2|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal2~0_combout\ = (!\io2|rxFilter\(0) & (!\io2|rxFilter\(2) & !\io2|rxFilter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxFilter\(0),
	datac => \io2|rxFilter\(2),
	datad => \io2|rxFilter\(3),
	combout => \io2|Equal2~0_combout\);

-- Location: LCCOMB_X21_Y25_N12
\io2|rxFilter[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxFilter[4]~15_combout\ = ((\io2|rxFilter\(4) $ (\io2|process_2~0_combout\ $ (\io2|rxFilter[3]~14\)))) # (GND)
-- \io2|rxFilter[4]~16\ = CARRY((\io2|rxFilter\(4) & ((!\io2|rxFilter[3]~14\) # (!\io2|process_2~0_combout\))) # (!\io2|rxFilter\(4) & (!\io2|process_2~0_combout\ & !\io2|rxFilter[3]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxFilter\(4),
	datab => \io2|process_2~0_combout\,
	datad => VCC,
	cin => \io2|rxFilter[3]~14\,
	combout => \io2|rxFilter[4]~15_combout\,
	cout => \io2|rxFilter[4]~16\);

-- Location: LCCOMB_X21_Y25_N14
\io2|rxFilter[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxFilter[5]~17_combout\ = \io2|process_2~0_combout\ $ (\io2|rxFilter\(5) $ (!\io2|rxFilter[4]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|process_2~0_combout\,
	datab => \io2|rxFilter\(5),
	cin => \io2|rxFilter[4]~16\,
	combout => \io2|rxFilter[5]~17_combout\);

-- Location: FF_X21_Y25_N15
\io2|rxFilter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxFilter[5]~17_combout\,
	ena => \io2|rxFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxFilter\(5));

-- Location: LCCOMB_X21_Y25_N28
\io2|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal3~0_combout\ = (!\io2|rxFilter\(4) & (\io2|Equal2~0_combout\ & (!\io2|rxFilter\(5) & !\io2|rxFilter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxFilter\(4),
	datab => \io2|Equal2~0_combout\,
	datac => \io2|rxFilter\(5),
	datad => \io2|rxFilter\(1),
	combout => \io2|Equal3~0_combout\);

-- Location: LCCOMB_X21_Y25_N26
\io2|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|process_2~0_combout\ = (\io2|Equal3~0_combout\) # (\rxd1~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|Equal3~0_combout\,
	datad => \rxd1~input_o\,
	combout => \io2|process_2~0_combout\);

-- Location: FF_X21_Y25_N13
\io2|rxFilter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxFilter[4]~15_combout\,
	ena => \io2|rxFilter~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxFilter\(4));

-- Location: LCCOMB_X21_Y25_N30
\io2|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal2~1_combout\ = (((!\io2|rxFilter\(1)) # (!\io2|rxFilter\(5))) # (!\io2|Equal2~0_combout\)) # (!\io2|rxFilter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxFilter\(4),
	datab => \io2|Equal2~0_combout\,
	datac => \io2|rxFilter\(5),
	datad => \io2|rxFilter\(1),
	combout => \io2|Equal2~1_combout\);

-- Location: LCCOMB_X21_Y25_N16
\io2|rxdFiltered~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxdFiltered~0_combout\ = (\io2|rxdFiltered~q\ & ((\io2|Equal2~1_combout\) # ((!\rxd1~input_o\)))) # (!\io2|rxdFiltered~q\ & (((\io2|Equal3~0_combout\ & !\rxd1~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal2~1_combout\,
	datab => \io2|Equal3~0_combout\,
	datac => \io2|rxdFiltered~q\,
	datad => \rxd1~input_o\,
	combout => \io2|rxdFiltered~0_combout\);

-- Location: FF_X21_Y25_N17
\io2|rxdFiltered\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxdFiltered~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxdFiltered~q\);

-- Location: LCCOMB_X23_Y21_N4
\io2|rxCurrentByteBuffer[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxCurrentByteBuffer[7]~4_combout\ = !\io2|rxdFiltered~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxdFiltered~q\,
	combout => \io2|rxCurrentByteBuffer[7]~4_combout\);

-- Location: FF_X20_Y21_N31
\serialClkCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[15]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(15));

-- Location: LCCOMB_X20_Y21_N6
\serialClkCount[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount[4]~0_combout\ = !serialClkCount(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => serialClkCount(4),
	combout => \serialClkCount[4]~0_combout\);

-- Location: FF_X20_Y21_N7
\serialClkCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(4));

-- Location: LCCOMB_X20_Y21_N8
\serialClkCount_d[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[4]~1_cout\ = CARRY(serialClkCount(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => serialClkCount(4),
	datad => VCC,
	cout => \serialClkCount_d[4]~1_cout\);

-- Location: LCCOMB_X20_Y21_N10
\serialClkCount_d[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[5]~2_combout\ = (serialClkCount(5) & (\serialClkCount_d[4]~1_cout\ & VCC)) # (!serialClkCount(5) & (!\serialClkCount_d[4]~1_cout\))
-- \serialClkCount_d[5]~3\ = CARRY((!serialClkCount(5) & !\serialClkCount_d[4]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => serialClkCount(5),
	datad => VCC,
	cin => \serialClkCount_d[4]~1_cout\,
	combout => \serialClkCount_d[5]~2_combout\,
	cout => \serialClkCount_d[5]~3\);

-- Location: FF_X20_Y21_N11
\serialClkCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(5));

-- Location: LCCOMB_X20_Y21_N12
\serialClkCount_d[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[6]~4_combout\ = (serialClkCount(6) & ((GND) # (!\serialClkCount_d[5]~3\))) # (!serialClkCount(6) & (\serialClkCount_d[5]~3\ $ (GND)))
-- \serialClkCount_d[6]~5\ = CARRY((serialClkCount(6)) # (!\serialClkCount_d[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => serialClkCount(6),
	datad => VCC,
	cin => \serialClkCount_d[5]~3\,
	combout => \serialClkCount_d[6]~4_combout\,
	cout => \serialClkCount_d[6]~5\);

-- Location: FF_X20_Y21_N13
\serialClkCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(6));

-- Location: LCCOMB_X20_Y21_N14
\serialClkCount_d[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[7]~6_combout\ = (serialClkCount(7) & (!\serialClkCount_d[6]~5\)) # (!serialClkCount(7) & ((\serialClkCount_d[6]~5\) # (GND)))
-- \serialClkCount_d[7]~7\ = CARRY((!\serialClkCount_d[6]~5\) # (!serialClkCount(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => serialClkCount(7),
	datad => VCC,
	cin => \serialClkCount_d[6]~5\,
	combout => \serialClkCount_d[7]~6_combout\,
	cout => \serialClkCount_d[7]~7\);

-- Location: FF_X20_Y21_N15
\serialClkCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(7));

-- Location: LCCOMB_X20_Y21_N16
\serialClkCount_d[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[8]~8_combout\ = (serialClkCount(8) & ((GND) # (!\serialClkCount_d[7]~7\))) # (!serialClkCount(8) & (\serialClkCount_d[7]~7\ $ (GND)))
-- \serialClkCount_d[8]~9\ = CARRY((serialClkCount(8)) # (!\serialClkCount_d[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => serialClkCount(8),
	datad => VCC,
	cin => \serialClkCount_d[7]~7\,
	combout => \serialClkCount_d[8]~8_combout\,
	cout => \serialClkCount_d[8]~9\);

-- Location: FF_X20_Y21_N17
\serialClkCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(8));

-- Location: LCCOMB_X20_Y21_N18
\serialClkCount_d[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[9]~10_combout\ = (serialClkCount(9) & (!\serialClkCount_d[8]~9\)) # (!serialClkCount(9) & ((\serialClkCount_d[8]~9\) # (GND)))
-- \serialClkCount_d[9]~11\ = CARRY((!\serialClkCount_d[8]~9\) # (!serialClkCount(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => serialClkCount(9),
	datad => VCC,
	cin => \serialClkCount_d[8]~9\,
	combout => \serialClkCount_d[9]~10_combout\,
	cout => \serialClkCount_d[9]~11\);

-- Location: FF_X20_Y21_N19
\serialClkCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(9));

-- Location: LCCOMB_X20_Y21_N20
\serialClkCount_d[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[10]~12_combout\ = (serialClkCount(10) & (\serialClkCount_d[9]~11\ $ (GND))) # (!serialClkCount(10) & (!\serialClkCount_d[9]~11\ & VCC))
-- \serialClkCount_d[10]~13\ = CARRY((serialClkCount(10) & !\serialClkCount_d[9]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => serialClkCount(10),
	datad => VCC,
	cin => \serialClkCount_d[9]~11\,
	combout => \serialClkCount_d[10]~12_combout\,
	cout => \serialClkCount_d[10]~13\);

-- Location: FF_X20_Y21_N21
\serialClkCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(10));

-- Location: LCCOMB_X20_Y21_N22
\serialClkCount_d[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[11]~14_combout\ = (serialClkCount(11) & (\serialClkCount_d[10]~13\ & VCC)) # (!serialClkCount(11) & (!\serialClkCount_d[10]~13\))
-- \serialClkCount_d[11]~15\ = CARRY((!serialClkCount(11) & !\serialClkCount_d[10]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => serialClkCount(11),
	datad => VCC,
	cin => \serialClkCount_d[10]~13\,
	combout => \serialClkCount_d[11]~14_combout\,
	cout => \serialClkCount_d[11]~15\);

-- Location: FF_X20_Y21_N23
\serialClkCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[11]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(11));

-- Location: LCCOMB_X20_Y21_N24
\serialClkCount_d[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[12]~16_combout\ = (serialClkCount(12) & (\serialClkCount_d[11]~15\ $ (GND))) # (!serialClkCount(12) & (!\serialClkCount_d[11]~15\ & VCC))
-- \serialClkCount_d[12]~17\ = CARRY((serialClkCount(12) & !\serialClkCount_d[11]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => serialClkCount(12),
	datad => VCC,
	cin => \serialClkCount_d[11]~15\,
	combout => \serialClkCount_d[12]~16_combout\,
	cout => \serialClkCount_d[12]~17\);

-- Location: FF_X20_Y21_N25
\serialClkCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[12]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(12));

-- Location: LCCOMB_X20_Y21_N26
\serialClkCount_d[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[13]~18_combout\ = (serialClkCount(13) & (!\serialClkCount_d[12]~17\)) # (!serialClkCount(13) & ((\serialClkCount_d[12]~17\) # (GND)))
-- \serialClkCount_d[13]~19\ = CARRY((!\serialClkCount_d[12]~17\) # (!serialClkCount(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => serialClkCount(13),
	datad => VCC,
	cin => \serialClkCount_d[12]~17\,
	combout => \serialClkCount_d[13]~18_combout\,
	cout => \serialClkCount_d[13]~19\);

-- Location: FF_X20_Y21_N27
\serialClkCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[13]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(13));

-- Location: LCCOMB_X20_Y21_N28
\serialClkCount_d[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[14]~20_combout\ = (serialClkCount(14) & (\serialClkCount_d[13]~19\ $ (GND))) # (!serialClkCount(14) & (!\serialClkCount_d[13]~19\ & VCC))
-- \serialClkCount_d[14]~21\ = CARRY((serialClkCount(14) & !\serialClkCount_d[13]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => serialClkCount(14),
	datad => VCC,
	cin => \serialClkCount_d[13]~19\,
	combout => \serialClkCount_d[14]~20_combout\,
	cout => \serialClkCount_d[14]~21\);

-- Location: FF_X20_Y21_N29
\serialClkCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \serialClkCount_d[14]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => serialClkCount(14));

-- Location: LCCOMB_X20_Y21_N30
\serialClkCount_d[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \serialClkCount_d[15]~22_combout\ = \serialClkCount_d[14]~21\ $ (serialClkCount(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => serialClkCount(15),
	cin => \serialClkCount_d[14]~21\,
	combout => \serialClkCount_d[15]~22_combout\);

-- Location: LCCOMB_X20_Y21_N0
\clk_gen~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clk_gen~0_combout\ = (\serialClkCount_d[15]~22_combout\ & !serialClkCount(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \serialClkCount_d[15]~22_combout\,
	datad => serialClkCount(15),
	combout => \clk_gen~0_combout\);

-- Location: FF_X20_Y21_N1
serialClkEn : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \clk_gen~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \serialClkEn~q\);

-- Location: LCCOMB_X19_Y20_N14
n_WR_uart : cycloneive_lcell_comb
-- Equation(s):
-- \n_WR_uart~combout\ = LCELL((\n_WR~q\) # (!\n_interface2CS~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_interface2CS~0_combout\,
	datad => \n_WR~q\,
	combout => \n_WR_uart~combout\);

-- Location: LCCOMB_X27_Y22_N2
\io1|kbBuffer~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~104_combout\ = (\io1|kbd_ctl~10_combout\) # (\io1|ps2ConvertedByte\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbd_ctl~10_combout\,
	datad => \io1|ps2ConvertedByte\(1),
	combout => \io1|kbBuffer~104_combout\);

-- Location: LCCOMB_X27_Y21_N18
\io1|kbBuffer~61feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~61feeder_combout\ = \io1|kbBuffer~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~104_combout\,
	combout => \io1|kbBuffer~61feeder_combout\);

-- Location: FF_X27_Y21_N19
\io1|kbBuffer~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~61feeder_combout\,
	ena => \io1|kbBuffer~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~61_q\);

-- Location: LCCOMB_X26_Y21_N4
\io1|kbBuffer~54feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~54feeder_combout\ = \io1|kbBuffer~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~104_combout\,
	combout => \io1|kbBuffer~54feeder_combout\);

-- Location: FF_X26_Y21_N5
\io1|kbBuffer~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~54feeder_combout\,
	ena => \io1|kbBuffer~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~54_q\);

-- Location: FF_X26_Y21_N27
\io1|kbBuffer~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~104_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~40_q\);

-- Location: LCCOMB_X26_Y21_N26
\io1|kbBuffer~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~76_combout\ = (\io1|kbReadPointer\(1) & ((\io1|kbBuffer~54_q\) # ((\io1|kbReadPointer\(0))))) # (!\io1|kbReadPointer\(1) & (((\io1|kbBuffer~40_q\ & !\io1|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbBuffer~54_q\,
	datac => \io1|kbBuffer~40_q\,
	datad => \io1|kbReadPointer\(0),
	combout => \io1|kbBuffer~76_combout\);

-- Location: LCCOMB_X27_Y21_N24
\io1|kbBuffer~47feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~47feeder_combout\ = \io1|kbBuffer~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~104_combout\,
	combout => \io1|kbBuffer~47feeder_combout\);

-- Location: FF_X27_Y21_N25
\io1|kbBuffer~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~47feeder_combout\,
	ena => \io1|kbBuffer~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~47_q\);

-- Location: LCCOMB_X26_Y21_N20
\io1|kbBuffer~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~77_combout\ = (\io1|kbReadPointer\(0) & ((\io1|kbBuffer~76_combout\ & (\io1|kbBuffer~61_q\)) # (!\io1|kbBuffer~76_combout\ & ((\io1|kbBuffer~47_q\))))) # (!\io1|kbReadPointer\(0) & (((\io1|kbBuffer~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(0),
	datab => \io1|kbBuffer~61_q\,
	datac => \io1|kbBuffer~76_combout\,
	datad => \io1|kbBuffer~47_q\,
	combout => \io1|kbBuffer~77_combout\);

-- Location: FF_X26_Y22_N11
\io1|kbBuffer~12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~104_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~12_q\);

-- Location: LCCOMB_X26_Y22_N16
\io1|kbBuffer~19feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~19feeder_combout\ = \io1|kbBuffer~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~104_combout\,
	combout => \io1|kbBuffer~19feeder_combout\);

-- Location: FF_X26_Y22_N17
\io1|kbBuffer~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~19feeder_combout\,
	ena => \io1|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~19_q\);

-- Location: LCCOMB_X26_Y22_N10
\io1|kbBuffer~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~74_combout\ = (\io1|kbReadPointer\(1) & (\io1|kbReadPointer\(0))) # (!\io1|kbReadPointer\(1) & ((\io1|kbReadPointer\(0) & ((\io1|kbBuffer~19_q\))) # (!\io1|kbReadPointer\(0) & (\io1|kbBuffer~12_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbReadPointer\(0),
	datac => \io1|kbBuffer~12_q\,
	datad => \io1|kbBuffer~19_q\,
	combout => \io1|kbBuffer~74_combout\);

-- Location: LCCOMB_X27_Y22_N18
\io1|kbBuffer~33feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~33feeder_combout\ = \io1|kbBuffer~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~104_combout\,
	combout => \io1|kbBuffer~33feeder_combout\);

-- Location: FF_X27_Y22_N19
\io1|kbBuffer~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~33feeder_combout\,
	ena => \io1|kbBuffer~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~33_q\);

-- Location: LCCOMB_X27_Y22_N24
\io1|kbBuffer~26feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~26feeder_combout\ = \io1|kbBuffer~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~104_combout\,
	combout => \io1|kbBuffer~26feeder_combout\);

-- Location: FF_X27_Y22_N25
\io1|kbBuffer~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~26feeder_combout\,
	ena => \io1|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~26_q\);

-- Location: LCCOMB_X26_Y22_N8
\io1|kbBuffer~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~75_combout\ = (\io1|kbBuffer~74_combout\ & ((\io1|kbBuffer~33_q\) # ((!\io1|kbReadPointer\(1))))) # (!\io1|kbBuffer~74_combout\ & (((\io1|kbReadPointer\(1) & \io1|kbBuffer~26_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~74_combout\,
	datab => \io1|kbBuffer~33_q\,
	datac => \io1|kbReadPointer\(1),
	datad => \io1|kbBuffer~26_q\,
	combout => \io1|kbBuffer~75_combout\);

-- Location: LCCOMB_X26_Y20_N24
\io1|dataOut[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dataOut[1]~0_combout\ = (\io1|kbReadPointer\(2) & (\io1|kbBuffer~77_combout\)) # (!\io1|kbReadPointer\(2) & ((\io1|kbBuffer~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(2),
	datab => \io1|kbBuffer~77_combout\,
	datad => \io1|kbBuffer~75_combout\,
	combout => \io1|dataOut[1]~0_combout\);

-- Location: LCCOMB_X5_Y11_N30
\cpu1|Mux28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~14_combout\ = (!\cpu1|op_code\(1) & (\cpu1|op_code\(0) & (\cpu1|op_code\(2) & !\cpu1|op_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux28~14_combout\);

-- Location: LCCOMB_X7_Y10_N18
\cpu1|state~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~348_combout\ = (!\cpu1|state~312_combout\ & (!\cpu1|state~325_combout\ & (\cpu1|alu_ctrl.alu_abx~1_combout\ & \cpu1|Mux28~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~312_combout\,
	datab => \cpu1|state~325_combout\,
	datac => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datad => \cpu1|Mux28~14_combout\,
	combout => \cpu1|state~348_combout\);

-- Location: FF_X7_Y10_N19
\cpu1|state.puls_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~348_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_state~q\);

-- Location: LCCOMB_X14_Y12_N14
\cpu1|state~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~450_combout\ = (\cpu1|ea\(0) & (\cpu1|state.puls_state~q\ & !\cpu1|state~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(0),
	datac => \cpu1|state.puls_state~q\,
	datad => \cpu1|state~312_combout\,
	combout => \cpu1|state~450_combout\);

-- Location: LCCOMB_X15_Y12_N6
\cpu1|state.puls_cc_state~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state.puls_cc_state~feeder_combout\ = \cpu1|state~450_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|state~450_combout\,
	combout => \cpu1|state.puls_cc_state~feeder_combout\);

-- Location: FF_X15_Y12_N7
\cpu1|state.puls_cc_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state.puls_cc_state~feeder_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_cc_state~q\);

-- Location: LCCOMB_X8_Y11_N26
\cpu1|Mux28~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~11_combout\ = (\cpu1|op_code\(3) & (\cpu1|op_code\(0) & (\cpu1|op_code\(1) & !\cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~11_combout\);

-- Location: LCCOMB_X14_Y14_N14
\cpu1|state~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~458_combout\ = (\cpu1|alu_ctrl.alu_abx~1_combout\ & (!\cpu1|state~312_combout\ & (\cpu1|Mux28~11_combout\ & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datab => \cpu1|state~312_combout\,
	datac => \cpu1|Mux28~11_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~458_combout\);

-- Location: FF_X14_Y14_N15
\cpu1|state.rti_cc_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~458_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_cc_state~q\);

-- Location: LCCOMB_X7_Y10_N30
\cpu1|state~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~352_combout\ = (\cpu1|state.rti_cc_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~28_combout\,
	datab => \cpu1|state.rti_cc_state~q\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|process_22~0_combout\,
	combout => \cpu1|state~352_combout\);

-- Location: FF_X7_Y10_N31
\cpu1|state.rti_entire_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~352_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_entire_state~q\);

-- Location: LCCOMB_X14_Y14_N22
\cpu1|state~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~454_combout\ = (!\cpu1|state~312_combout\ & (\cpu1|cc\(7) & \cpu1|state.rti_entire_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state~312_combout\,
	datac => \cpu1|cc\(7),
	datad => \cpu1|state.rti_entire_state~q\,
	combout => \cpu1|state~454_combout\);

-- Location: FF_X14_Y14_N23
\cpu1|state.rti_acca_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~454_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_acca_state~q\);

-- Location: LCCOMB_X14_Y14_N2
\cpu1|state~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~456_combout\ = (\cpu1|state.rti_acca_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|state.rti_acca_state~q\,
	combout => \cpu1|state~456_combout\);

-- Location: FF_X14_Y14_N3
\cpu1|state.rti_accb_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~456_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_accb_state~q\);

-- Location: LCCOMB_X14_Y14_N4
\cpu1|state~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~457_combout\ = (\cpu1|state.rti_accb_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|state.rti_accb_state~q\,
	combout => \cpu1|state~457_combout\);

-- Location: FF_X14_Y14_N5
\cpu1|state.rti_dp_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~457_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_dp_state~q\);

-- Location: LCCOMB_X15_Y11_N8
\cpu1|state~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~446_combout\ = (\cpu1|state.rti_dp_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|state.rti_dp_state~q\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~446_combout\);

-- Location: FF_X15_Y11_N9
\cpu1|state.rti_ixh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~446_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_ixh_state~q\);

-- Location: LCCOMB_X15_Y11_N26
\cpu1|state~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~444_combout\ = (\cpu1|state.rti_ixh_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|state.rti_ixh_state~q\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~444_combout\);

-- Location: FF_X15_Y11_N27
\cpu1|state.rti_ixl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~444_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_ixl_state~q\);

-- Location: LCCOMB_X15_Y11_N28
\cpu1|state~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~447_combout\ = (\cpu1|state.rti_ixl_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state.rti_ixl_state~q\,
	combout => \cpu1|state~447_combout\);

-- Location: FF_X15_Y11_N29
\cpu1|state.rti_iyh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~447_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_iyh_state~q\);

-- Location: LCCOMB_X15_Y11_N16
\cpu1|state~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~448_combout\ = (\cpu1|state.rti_iyh_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_iyh_state~q\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~448_combout\);

-- Location: FF_X15_Y11_N17
\cpu1|state.rti_iyl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~448_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_iyl_state~q\);

-- Location: LCCOMB_X17_Y15_N10
\cpu1|Selector314~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector314~3_combout\ = (\cpu1|state.fetch_state~q\ & (((\cpuDataIn[0]~24_combout\)))) # (!\cpu1|state.fetch_state~q\ & (\cpu1|state.reset_state~q\ & (\cpu1|pre_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.reset_state~q\,
	datab => \cpu1|state.fetch_state~q\,
	datac => \cpu1|pre_code\(0),
	datad => \cpuDataIn[0]~24_combout\,
	combout => \cpu1|Selector314~3_combout\);

-- Location: FF_X17_Y15_N11
\cpu1|pre_code[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector314~3_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pre_code\(0));

-- Location: LCCOMB_X17_Y15_N22
\cpu1|pre_code[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[1]~feeder_combout\ = \cpu1|pre_code[1]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|pre_code[1]~5_combout\,
	combout => \cpu1|pre_code[1]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N26
\cpu1|Selector313~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector313~0_combout\ = (\cpu1|pre_code\(1) & \cpu1|state.reset_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code\(1),
	datac => \cpu1|state.reset_state~q\,
	combout => \cpu1|Selector313~0_combout\);

-- Location: FF_X17_Y15_N23
\cpu1|pre_code[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|pre_code[1]~feeder_combout\,
	asdata => \cpu1|Selector313~0_combout\,
	sload => \cpu1|ALT_INV_state.fetch_state~q\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pre_code\(1));

-- Location: LCCOMB_X17_Y15_N20
\cpu1|Mux147~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux147~1_combout\ = (!\cpu1|pre_code\(1) & (\cpu1|pre_code\(4) & !\cpu1|pre_code\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code\(1),
	datac => \cpu1|pre_code\(4),
	datad => \cpu1|pre_code\(3),
	combout => \cpu1|Mux147~1_combout\);

-- Location: LCCOMB_X17_Y15_N12
\cpu1|pre_code[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[5]~feeder_combout\ = \cpu1|pre_code[5]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|pre_code[5]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N0
\cpu1|Selector309~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector309~0_combout\ = (\cpu1|state.reset_state~q\ & \cpu1|pre_code\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.reset_state~q\,
	datad => \cpu1|pre_code\(5),
	combout => \cpu1|Selector309~0_combout\);

-- Location: FF_X17_Y15_N13
\cpu1|pre_code[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|pre_code[5]~feeder_combout\,
	asdata => \cpu1|Selector309~0_combout\,
	sload => \cpu1|ALT_INV_state.fetch_state~q\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pre_code\(5));

-- Location: LCCOMB_X17_Y15_N14
\cpu1|pre_code[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[6]~feeder_combout\ = \cpu1|pre_code[6]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|pre_code[6]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N18
\cpu1|Selector308~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector308~0_combout\ = (\cpu1|pre_code\(6) & \cpu1|state.reset_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pre_code\(6),
	datac => \cpu1|state.reset_state~q\,
	combout => \cpu1|Selector308~0_combout\);

-- Location: FF_X17_Y15_N15
\cpu1|pre_code[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|pre_code[6]~feeder_combout\,
	asdata => \cpu1|Selector308~0_combout\,
	sload => \cpu1|ALT_INV_state.fetch_state~q\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pre_code\(6));

-- Location: LCCOMB_X17_Y15_N8
\cpu1|Selector312~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector312~2_combout\ = (\cpu1|state.fetch_state~q\ & (((\cpuDataIn[2]~30_combout\)))) # (!\cpu1|state.fetch_state~q\ & (\cpu1|state.reset_state~q\ & (\cpu1|pre_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.reset_state~q\,
	datab => \cpu1|state.fetch_state~q\,
	datac => \cpu1|pre_code\(2),
	datad => \cpuDataIn[2]~30_combout\,
	combout => \cpu1|Selector312~2_combout\);

-- Location: FF_X17_Y15_N9
\cpu1|pre_code[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector312~2_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pre_code\(2));

-- Location: LCCOMB_X17_Y15_N28
\cpu1|pre_code[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[7]~feeder_combout\ = \cpu1|pre_code[7]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pre_code[7]~0_combout\,
	combout => \cpu1|pre_code[7]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N4
\cpu1|Selector307~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector307~0_combout\ = (\cpu1|state.reset_state~q\ & \cpu1|pre_code\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.reset_state~q\,
	datad => \cpu1|pre_code\(7),
	combout => \cpu1|Selector307~0_combout\);

-- Location: FF_X17_Y15_N29
\cpu1|pre_code[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|pre_code[7]~feeder_combout\,
	asdata => \cpu1|Selector307~0_combout\,
	sload => \cpu1|ALT_INV_state.fetch_state~q\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pre_code\(7));

-- Location: LCCOMB_X17_Y15_N6
\cpu1|Mux147~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux147~0_combout\ = (!\cpu1|pre_code\(5) & (!\cpu1|pre_code\(6) & (!\cpu1|pre_code\(2) & !\cpu1|pre_code\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code\(5),
	datab => \cpu1|pre_code\(6),
	datac => \cpu1|pre_code\(2),
	datad => \cpu1|pre_code\(7),
	combout => \cpu1|Mux147~0_combout\);

-- Location: LCCOMB_X16_Y14_N20
\cpu1|Mux147~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux147~2_combout\ = (!\cpu1|pre_code\(0) & (\cpu1|Mux147~1_combout\ & \cpu1|Mux147~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code\(0),
	datac => \cpu1|Mux147~1_combout\,
	datad => \cpu1|Mux147~0_combout\,
	combout => \cpu1|Mux147~2_combout\);

-- Location: LCCOMB_X4_Y13_N0
\cpu1|Mux138~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux138~0_combout\ = (!\cpu1|op_code\(6) & \cpu1|op_code\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Mux138~0_combout\);

-- Location: LCCOMB_X5_Y13_N6
\cpu1|Mux28~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~13_combout\ = (\cpu1|op_code\(3) & (\cpu1|op_code\(1) & (!\cpu1|op_code\(0) & \cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~13_combout\);

-- Location: LCCOMB_X11_Y15_N0
\cpu1|iy_ctrl.pull_hi_iy~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|iy_ctrl.pull_hi_iy~0_combout\ = (((!\cpu1|Mux28~13_combout\) # (!\cpu1|fic~q\)) # (!\cpu1|Mux138~0_combout\)) # (!\cpu1|Mux147~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux147~2_combout\,
	datab => \cpu1|Mux138~0_combout\,
	datac => \cpu1|fic~q\,
	datad => \cpu1|Mux28~13_combout\,
	combout => \cpu1|iy_ctrl.pull_hi_iy~0_combout\);

-- Location: LCCOMB_X14_Y12_N16
\cpu1|Selector544~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector544~0_combout\ = (\cpu1|state.puls_cc_state~q\) # ((!\cpu1|ea\(0) & \cpu1|state.puls_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(0),
	datac => \cpu1|state.puls_state~q\,
	datad => \cpu1|state.puls_cc_state~q\,
	combout => \cpu1|Selector544~0_combout\);

-- Location: LCCOMB_X9_Y11_N24
\cpu1|Mux490~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux490~0_combout\ = (\cpu1|op_code\(3) & (\cpu1|op_code\(2) & ((!\cpu1|op_code\(1))))) # (!\cpu1|op_code\(3) & (!\cpu1|op_code\(2) & (\cpu1|op_code\(0) & \cpu1|op_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux490~0_combout\);

-- Location: LCCOMB_X9_Y11_N2
\cpu1|Mux524~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux524~3_combout\ = (\cpu1|op_code\(6) & (\cpu1|op_code\(7) & (\cpu1|fic~q\ & \cpu1|Mux490~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|op_code\(7),
	datac => \cpu1|fic~q\,
	datad => \cpu1|Mux490~0_combout\,
	combout => \cpu1|Mux524~3_combout\);

-- Location: LCCOMB_X6_Y11_N10
\cpu1|alu_ctrl.alu_st8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_st8~6_combout\ = (\cpu1|op_code\(0) & !\cpu1|op_code\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(6),
	combout => \cpu1|alu_ctrl.alu_st8~6_combout\);

-- Location: LCCOMB_X12_Y15_N8
\cpu1|Mux394~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux394~0_combout\ = (\cpu1|Mux147~1_combout\ & (\cpu1|Mux147~0_combout\ & \cpu1|pre_code\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux147~1_combout\,
	datac => \cpu1|Mux147~0_combout\,
	datad => \cpu1|pre_code\(0),
	combout => \cpu1|Mux394~0_combout\);

-- Location: LCCOMB_X10_Y15_N26
\cpu1|Mux522~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux522~2_combout\ = (\cpu1|op_code\(1) & (!\cpu1|op_code\(2) & (!\cpu1|op_code\(3) & \cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(3),
	datad => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	combout => \cpu1|Mux522~2_combout\);

-- Location: LCCOMB_X11_Y15_N20
\cpu1|alu_ctrl.alu_st8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_st8~7_combout\ = (!\cpu1|op_code\(1) & (\cpu1|op_code\(3) & \cpu1|op_code\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(2),
	combout => \cpu1|alu_ctrl.alu_st8~7_combout\);

-- Location: LCCOMB_X9_Y10_N18
\cpu1|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Equal2~3_combout\ = (!\cpu1|op_code\(7) & (!\cpu1|op_code\(5) & (!\cpu1|op_code\(6) & \cpu1|op_code\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(4),
	combout => \cpu1|Equal2~3_combout\);

-- Location: LCCOMB_X9_Y10_N16
\cpu1|Mux122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux122~0_combout\ = (!\cpu1|op_code\(7) & (\cpu1|op_code\(5) & (!\cpu1|op_code\(6) & !\cpu1|op_code\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(4),
	combout => \cpu1|Mux122~0_combout\);

-- Location: LCCOMB_X5_Y13_N24
\cpu1|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Equal2~1_combout\ = (!\cpu1|op_code\(3) & (\cpu1|op_code\(1) & \cpu1|op_code\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Equal2~1_combout\);

-- Location: LCCOMB_X9_Y10_N6
\cpu1|state~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~390_combout\ = (\cpu1|Mux28~9_combout\ & (\cpu1|Selector405~0_combout\ & (!\cpu1|state~312_combout\ & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~9_combout\,
	datab => \cpu1|Selector405~0_combout\,
	datac => \cpu1|state~312_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~390_combout\);

-- Location: FF_X9_Y10_N7
\cpu1|state.decode2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~390_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.decode2_state~q\);

-- Location: LCCOMB_X6_Y10_N30
\cpu1|Selector482~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector482~0_combout\ = (\cpu1|Mux122~0_combout\ & ((\cpu1|state.decode2_state~q\) # ((\cpu1|Selector405~0_combout\ & \cpu1|Equal2~1_combout\)))) # (!\cpu1|Mux122~0_combout\ & (\cpu1|Selector405~0_combout\ & (\cpu1|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux122~0_combout\,
	datab => \cpu1|Selector405~0_combout\,
	datac => \cpu1|Equal2~1_combout\,
	datad => \cpu1|state.decode2_state~q\,
	combout => \cpu1|Selector482~0_combout\);

-- Location: FF_X6_Y10_N31
\cpu1|state.lbranch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector482~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.lbranch_state~q\);

-- Location: LCCOMB_X5_Y10_N0
\cpu1|Selector487~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector487~3_combout\ = (\cpu1|op_code\(0) & (\cpu1|Equal2~3_combout\ & (\cpu1|state.lbranch_state~q\ & \cpu1|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(0),
	datab => \cpu1|Equal2~3_combout\,
	datac => \cpu1|state.lbranch_state~q\,
	datad => \cpu1|Equal2~1_combout\,
	combout => \cpu1|Selector487~3_combout\);

-- Location: LCCOMB_X11_Y9_N24
\cpu1|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux35~0_combout\ = (\cpu1|op_code\(3) & (((\cpu1|op_code\(2) & !\cpu1|op_code\(0))))) # (!\cpu1|op_code\(3) & (\cpu1|op_code\(1) & (!\cpu1|op_code\(2) & \cpu1|op_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux35~0_combout\);

-- Location: LCCOMB_X12_Y11_N12
\cpu1|Selector427~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector427~2_combout\ = (\cpu1|state.decode3_state~q\ & ((\cpu1|op_code\(7) & ((\cpu1|Mux35~0_combout\))) # (!\cpu1|op_code\(7) & (\cpu1|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|state.decode3_state~q\,
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|Mux35~0_combout\,
	combout => \cpu1|Selector427~2_combout\);

-- Location: LCCOMB_X12_Y11_N18
\cpu1|Selector428~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector428~1_combout\ = ((!\cpu1|op_code\(7) & ((\cpu1|op_code\(6)) # (!\cpu1|op_code\(4))))) # (!\cpu1|op_code\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datab => \cpu1|op_code\(6),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|op_code\(5),
	combout => \cpu1|Selector428~1_combout\);

-- Location: LCCOMB_X3_Y13_N20
\cpu1|Mux115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux115~0_combout\ = (\cpu1|op_code\(0) & (\cpu1|op_code\(1) & (\cpu1|op_code\(2) $ (!\cpu1|op_code\(3))))) # (!\cpu1|op_code\(0) & (\cpu1|op_code\(2) & (\cpu1|op_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux115~0_combout\);

-- Location: LCCOMB_X12_Y11_N24
\cpu1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector4~0_combout\ = (!\cpu1|Selector428~1_combout\ & ((\cpu1|op_code\(7) & ((\cpu1|Mux115~0_combout\))) # (!\cpu1|op_code\(7) & (\cpu1|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|Selector428~1_combout\,
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|Mux115~0_combout\,
	combout => \cpu1|Selector4~0_combout\);

-- Location: LCCOMB_X12_Y11_N10
\cpu1|Selector427~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector427~0_combout\ = (!\cpu1|op_code\(6) & (\cpu1|op_code\(5) & ((\cpu1|op_code\(4)) # (\cpu1|op_code\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datab => \cpu1|op_code\(6),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|op_code\(5),
	combout => \cpu1|Selector427~0_combout\);

-- Location: LCCOMB_X12_Y11_N6
\cpu1|Selector427~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector427~3_combout\ = (\cpu1|Selector427~2_combout\ & ((\cpu1|Selector427~0_combout\) # ((\cpu1|Selector4~0_combout\ & \cpu1|state.decode2_state~q\)))) # (!\cpu1|Selector427~2_combout\ & (\cpu1|Selector4~0_combout\ & 
-- (\cpu1|state.decode2_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector427~2_combout\,
	datab => \cpu1|Selector4~0_combout\,
	datac => \cpu1|state.decode2_state~q\,
	datad => \cpu1|Selector427~0_combout\,
	combout => \cpu1|Selector427~3_combout\);

-- Location: LCCOMB_X5_Y11_N6
\cpu1|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux15~0_combout\ = (\cpu1|op_code\(2) & (((!\cpu1|op_code\(3)) # (!\cpu1|op_code\(0))) # (!\cpu1|op_code\(1)))) # (!\cpu1|op_code\(2) & (((\cpu1|op_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux15~0_combout\);

-- Location: LCCOMB_X5_Y11_N16
\cpu1|Mux98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux98~0_combout\ = (!\cpu1|op_code\(7) & (!\cpu1|op_code\(6) & ((\cpu1|Mux15~0_combout\) # (!\cpu1|op_code\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux15~0_combout\,
	datab => \cpu1|op_code\(4),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|op_code\(6),
	combout => \cpu1|Mux98~0_combout\);

-- Location: LCCOMB_X5_Y11_N24
\cpu1|Selector487~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector487~0_combout\ = (!\cpu1|op_code\(6) & \cpu1|Mux28~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(6),
	datad => \cpu1|Mux28~2_combout\,
	combout => \cpu1|Selector487~0_combout\);

-- Location: LCCOMB_X5_Y11_N14
\cpu1|Mux98~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux98~1_combout\ = (\cpu1|Mux98~0_combout\) # ((!\cpu1|op_code\(5) & ((!\cpu1|Selector487~0_combout\) # (!\cpu1|op_code\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux98~0_combout\,
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Selector487~0_combout\,
	combout => \cpu1|Mux98~1_combout\);

-- Location: LCCOMB_X6_Y14_N20
\cpu1|Selector427~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector427~1_combout\ = ((\cpu1|state.cwai_state~q\) # ((\cpu1|state.decode1_state~q\ & !\cpu1|Mux98~1_combout\))) # (!\cpu1|WideOr95~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr95~0_combout\,
	datab => \cpu1|state.cwai_state~q\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Mux98~1_combout\,
	combout => \cpu1|Selector427~1_combout\);

-- Location: LCCOMB_X6_Y14_N16
\cpu1|Selector427~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector427~4_combout\ = (\cpu1|Selector487~3_combout\) # ((\cpu1|Selector427~3_combout\) # (\cpu1|Selector427~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector487~3_combout\,
	datac => \cpu1|Selector427~3_combout\,
	datad => \cpu1|Selector427~1_combout\,
	combout => \cpu1|Selector427~4_combout\);

-- Location: LCCOMB_X9_Y11_N12
\cpu1|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector28~1_combout\ = (\cpu1|op_code\(7) & (\cpu1|op_code\(5) & \cpu1|Selector427~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(7),
	datac => \cpu1|op_code\(5),
	datad => \cpu1|Selector427~4_combout\,
	combout => \cpu1|Selector28~1_combout\);

-- Location: LCCOMB_X9_Y10_N10
\cpu1|Selector437~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector437~2_combout\ = (!\cpu1|op_code\(6) & \cpu1|state.decode3_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|op_code\(6),
	datad => \cpu1|state.decode3_state~q\,
	combout => \cpu1|Selector437~2_combout\);

-- Location: LCCOMB_X9_Y10_N20
\cpu1|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector28~0_combout\ = (\cpu1|Mux35~0_combout\ & ((\cpu1|Selector437~2_combout\) # ((\cpu1|state.decode1_state~q\) # (\cpu1|state.decode2_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector437~2_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Mux35~0_combout\,
	datad => \cpu1|state.decode2_state~q\,
	combout => \cpu1|Selector28~0_combout\);

-- Location: LCCOMB_X8_Y11_N28
\cpu1|Selector28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector28~2_combout\ = (\cpu1|Selector428~4_combout\ & ((\cpu1|saved_state.dual_op_read16_state~q\) # ((\cpu1|Selector28~1_combout\ & \cpu1|Selector28~0_combout\)))) # (!\cpu1|Selector428~4_combout\ & (\cpu1|Selector28~1_combout\ & 
-- ((\cpu1|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector428~4_combout\,
	datab => \cpu1|Selector28~1_combout\,
	datac => \cpu1|saved_state.dual_op_read16_state~q\,
	datad => \cpu1|Selector28~0_combout\,
	combout => \cpu1|Selector28~2_combout\);

-- Location: FF_X8_Y11_N29
\cpu1|saved_state.dual_op_read16_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector28~2_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.dual_op_read16_state~q\);

-- Location: LCCOMB_X8_Y11_N14
\cpu1|Selector457~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector457~3_combout\ = (\cpu1|op_code\(7) & (!\cpu1|op_code\(5) & (\cpu1|op_code\(4) & \cpu1|Selector28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(4),
	datad => \cpu1|Selector28~0_combout\,
	combout => \cpu1|Selector457~3_combout\);

-- Location: LCCOMB_X8_Y12_N10
\cpu1|Selector280~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector280~7_combout\ = (\cpu1|WideOr87~0_combout\ & (\cpu1|WideOr87~1_combout\ & \cpu1|md~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|WideOr87~0_combout\,
	datac => \cpu1|WideOr87~1_combout\,
	datad => \cpu1|md~2_combout\,
	combout => \cpu1|Selector280~7_combout\);

-- Location: LCCOMB_X8_Y12_N14
\cpu1|Selector280~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector280~4_combout\ = (\cpu1|Selector280~7_combout\ & ((\cpuDataIn[2]~30_combout\) # ((\cpu1|md\(1) & !\cpu1|WideOr87~2_combout\)))) # (!\cpu1|Selector280~7_combout\ & (\cpu1|md\(1) & (!\cpu1|WideOr87~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector280~7_combout\,
	datab => \cpu1|md\(1),
	datac => \cpu1|WideOr87~2_combout\,
	datad => \cpuDataIn[2]~30_combout\,
	combout => \cpu1|Selector280~4_combout\);

-- Location: LCCOMB_X8_Y12_N16
\cpu1|Selector280~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector280~6_combout\ = (\cpu1|Selector280~4_combout\) # ((\cpu1|Selector280~5_combout\ & \cpu1|Selector385~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector280~5_combout\,
	datab => \cpu1|Selector280~4_combout\,
	datac => \cpu1|Selector385~7_combout\,
	combout => \cpu1|Selector280~6_combout\);

-- Location: LCCOMB_X9_Y10_N26
\cpu1|WideOr87~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr87~3_combout\ = (!\cpu1|state.decode3_state~q\ & (!\cpu1|state.decode1_state~q\ & !\cpu1|state.decode2_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.decode3_state~q\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|state.decode2_state~q\,
	combout => \cpu1|WideOr87~3_combout\);

-- Location: LCCOMB_X8_Y9_N22
\cpu1|WideOr87~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr87~5_combout\ = (!\cpu1|state.indexed_state~q\ & (!\cpu1|state.single_op_exec_state~q\ & \cpu1|WideOr87~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.indexed_state~q\,
	datac => \cpu1|state.single_op_exec_state~q\,
	datad => \cpu1|WideOr87~3_combout\,
	combout => \cpu1|WideOr87~5_combout\);

-- Location: LCCOMB_X8_Y9_N24
\cpu1|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector30~0_combout\ = (\cpu1|op_code\(7) & (\cpu1|op_code\(5) & \cpu1|state.decode1_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|op_code\(5),
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector30~0_combout\);

-- Location: LCCOMB_X10_Y11_N28
\cpu1|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux36~0_combout\ = (\cpu1|op_code\(3) & (((\cpu1|op_code\(2))))) # (!\cpu1|op_code\(3) & (\cpu1|op_code\(0) & ((\cpu1|op_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux36~0_combout\);

-- Location: LCCOMB_X10_Y11_N18
\cpu1|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector27~0_combout\ = (\cpu1|Selector30~0_combout\ & (((\cpu1|saved_state.dual_op_read8_state~q\ & \cpu1|Selector428~4_combout\)) # (!\cpu1|Mux36~0_combout\))) # (!\cpu1|Selector30~0_combout\ & (((\cpu1|saved_state.dual_op_read8_state~q\ & 
-- \cpu1|Selector428~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector30~0_combout\,
	datab => \cpu1|Mux36~0_combout\,
	datac => \cpu1|saved_state.dual_op_read8_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|Selector27~0_combout\);

-- Location: FF_X10_Y11_N19
\cpu1|saved_state.dual_op_read8_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector27~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.dual_op_read8_state~q\);

-- Location: LCCOMB_X8_Y9_N6
\cpu1|Selector459~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector459~1_combout\ = (\cpu1|op_code\(4) & (!\cpu1|op_code\(5) & (\cpu1|op_code\(7) & \cpu1|state.decode1_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector459~1_combout\);

-- Location: LCCOMB_X11_Y11_N8
\cpu1|Selector456~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector456~0_combout\ = (\cpu1|saved_state.dual_op_read8_state~q\ & ((\cpu1|Selector460~1_combout\) # ((!\cpu1|Mux36~0_combout\ & \cpu1|Selector459~1_combout\)))) # (!\cpu1|saved_state.dual_op_read8_state~q\ & (!\cpu1|Mux36~0_combout\ & 
-- (\cpu1|Selector459~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|saved_state.dual_op_read8_state~q\,
	datab => \cpu1|Mux36~0_combout\,
	datac => \cpu1|Selector459~1_combout\,
	datad => \cpu1|Selector460~1_combout\,
	combout => \cpu1|Selector456~0_combout\);

-- Location: FF_X11_Y11_N9
\cpu1|state.dual_op_read8_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector456~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.dual_op_read8_state~q\);

-- Location: LCCOMB_X11_Y11_N24
\cpu1|state~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~462_combout\ = (\cpu1|state~323_combout\ & (!\cpu1|state~312_combout\ & !\cpu1|state~320_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state~323_combout\,
	datac => \cpu1|state~312_combout\,
	datad => \cpu1|state~320_combout\,
	combout => \cpu1|state~462_combout\);

-- Location: FF_X11_Y11_N25
\cpu1|state.indirect_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~462_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.indirect_state~q\);

-- Location: LCCOMB_X8_Y9_N14
\cpu1|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector56~0_combout\ = (!\cpu1|op_code\(7) & (\cpu1|op_code\(5) & \cpu1|op_code\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|op_code\(5),
	datad => \cpu1|op_code\(6),
	combout => \cpu1|Selector56~0_combout\);

-- Location: LCCOMB_X10_Y11_N22
\cpu1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux0~0_combout\ = ((!\cpu1|op_code\(1)) # (!\cpu1|op_code\(2))) # (!\cpu1|op_code\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux0~0_combout\);

-- Location: LCCOMB_X8_Y9_N26
\cpu1|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector24~1_combout\ = (\cpu1|Selector56~0_combout\ & (\cpu1|Mux0~0_combout\ & \cpu1|state.decode1_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector56~0_combout\,
	datac => \cpu1|Mux0~0_combout\,
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector24~1_combout\);

-- Location: LCCOMB_X6_Y14_N4
\cpu1|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector24~2_combout\ = (\cpu1|Selector427~4_combout\ & ((\cpu1|Selector24~1_combout\) # ((\cpu1|saved_state.single_op_read_state~q\ & \cpu1|Selector428~4_combout\)))) # (!\cpu1|Selector427~4_combout\ & (((\cpu1|saved_state.single_op_read_state~q\ & 
-- \cpu1|Selector428~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector427~4_combout\,
	datab => \cpu1|Selector24~1_combout\,
	datac => \cpu1|saved_state.single_op_read_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|Selector24~2_combout\);

-- Location: FF_X6_Y14_N5
\cpu1|saved_state.single_op_read_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector24~2_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.single_op_read_state~q\);

-- Location: LCCOMB_X8_Y9_N30
\cpu1|Selector454~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector454~0_combout\ = (!\cpu1|op_code\(4) & (!\cpu1|op_code\(5) & (!\cpu1|op_code\(7) & \cpu1|state.decode1_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector454~0_combout\);

-- Location: LCCOMB_X11_Y11_N30
\cpu1|state~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~368_combout\ = (!\cpu1|state~312_combout\ & (\cpu1|Selector454~0_combout\ & (!\cpu1|op_code\(6) & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~312_combout\,
	datab => \cpu1|Selector454~0_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~368_combout\);

-- Location: LCCOMB_X11_Y11_N4
\cpu1|state~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~377_combout\ = (\cpu1|saved_state.single_op_read_state~q\ & ((\cpu1|state~325_combout\) # ((\cpu1|Mux0~0_combout\ & \cpu1|state~368_combout\)))) # (!\cpu1|saved_state.single_op_read_state~q\ & (\cpu1|Mux0~0_combout\ & 
-- (\cpu1|state~368_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|saved_state.single_op_read_state~q\,
	datab => \cpu1|Mux0~0_combout\,
	datac => \cpu1|state~368_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~377_combout\);

-- Location: FF_X11_Y11_N5
\cpu1|state.single_op_read_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~377_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.single_op_read_state~q\);

-- Location: LCCOMB_X11_Y11_N18
\cpu1|WideOr87~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr87~6_combout\ = (!\cpu1|state.dual_op_read8_state~q\ & (!\cpu1|state.indirect_state~q\ & (!\cpu1|state.dual_op_read16_state~q\ & !\cpu1|state.single_op_read_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.dual_op_read8_state~q\,
	datab => \cpu1|state.indirect_state~q\,
	datac => \cpu1|state.dual_op_read16_state~q\,
	datad => \cpu1|state.single_op_read_state~q\,
	combout => \cpu1|WideOr87~6_combout\);

-- Location: LCCOMB_X8_Y12_N26
\cpu1|WideOr87~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr87~7_combout\ = (\cpu1|WideOr87~6_combout\ & (\cpu1|WideOr87~0_combout\ & (\cpu1|WideOr87~1_combout\ & \cpu1|state.reset_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~6_combout\,
	datab => \cpu1|WideOr87~0_combout\,
	datac => \cpu1|WideOr87~1_combout\,
	datad => \cpu1|state.reset_state~q\,
	combout => \cpu1|WideOr87~7_combout\);

-- Location: LCCOMB_X8_Y12_N8
\cpu1|WideOr87~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr87~8_combout\ = (\cpu1|WideOr87~4_combout\ & (\cpu1|WideOr87~5_combout\ & (\cpu1|WideOr87~7_combout\ & !\cpu1|state.mul_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~4_combout\,
	datab => \cpu1|WideOr87~5_combout\,
	datac => \cpu1|WideOr87~7_combout\,
	datad => \cpu1|state.mul_state~q\,
	combout => \cpu1|WideOr87~8_combout\);

-- Location: LCCOMB_X10_Y11_N8
\cpu1|Mux143~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux143~0_combout\ = (\cpu1|op_code\(0) & (\cpu1|op_code\(1) $ (((\cpu1|op_code\(2)) # (!\cpu1|op_code\(3)))))) # (!\cpu1|op_code\(0) & (\cpu1|op_code\(1) & (\cpu1|op_code\(3) $ (!\cpu1|op_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux143~0_combout\);

-- Location: LCCOMB_X8_Y9_N12
\cpu1|Selector424~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector424~0_combout\ = (\cpu1|WideOr87~8_combout\) # ((\cpu1|Selector580~0_combout\) # ((\cpu1|state.single_op_exec_state~q\ & \cpu1|Mux143~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.single_op_exec_state~q\,
	datab => \cpu1|WideOr87~8_combout\,
	datac => \cpu1|Mux143~0_combout\,
	datad => \cpu1|Selector580~0_combout\,
	combout => \cpu1|Selector424~0_combout\);

-- Location: LCCOMB_X5_Y12_N6
\cpu1|md[14]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|md[14]~3_combout\ = (!\hold~q\ & !\cpu1|Selector424~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hold~q\,
	datad => \cpu1|Selector424~0_combout\,
	combout => \cpu1|md[14]~3_combout\);

-- Location: FF_X8_Y12_N17
\cpu1|md[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector280~6_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(2));

-- Location: LCCOMB_X10_Y13_N24
\cpu1|Selector433~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector433~1_combout\ = (!\cpu1|md\(3) & (!\cpu1|md\(1) & \cpu1|md\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Selector433~1_combout\);

-- Location: LCCOMB_X10_Y13_N14
\cpu1|Selector460~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector460~0_combout\ = (!\cpu1|md\(4) & (((\cpu1|state.indexed_state~q\ & \cpu1|Selector433~1_combout\)) # (!\cpu1|Selector580~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexed_state~q\,
	datab => \cpu1|Selector580~5_combout\,
	datac => \cpu1|md\(4),
	datad => \cpu1|Selector433~1_combout\,
	combout => \cpu1|Selector460~0_combout\);

-- Location: LCCOMB_X10_Y13_N18
\cpu1|state~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~460_combout\ = (\cpu1|state~323_combout\ & ((\cpu1|state~312_combout\ & ((\cpu1|state~317_combout\))) # (!\cpu1|state~312_combout\ & (\cpu1|state~320_combout\)))) # (!\cpu1|state~323_combout\ & (((\cpu1|state~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~323_combout\,
	datab => \cpu1|state~312_combout\,
	datac => \cpu1|state~320_combout\,
	datad => \cpu1|state~317_combout\,
	combout => \cpu1|state~460_combout\);

-- Location: LCCOMB_X6_Y10_N12
\cpu1|state~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~395_combout\ = (\cpu1|state.indexed_state~q\ & (\cpu1|md\(1) & (!\cpu1|state~323_combout\ & !\cpu1|state~460_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexed_state~q\,
	datab => \cpu1|md\(1),
	datac => \cpu1|state~323_combout\,
	datad => \cpu1|state~460_combout\,
	combout => \cpu1|state~395_combout\);

-- Location: FF_X6_Y10_N13
\cpu1|state.indexaddr_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~395_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.indexaddr_state~q\);

-- Location: LCCOMB_X10_Y10_N10
\cpu1|state~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~370_combout\ = (\cpu1|state.indexaddr_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.indexaddr_state~q\,
	combout => \cpu1|state~370_combout\);

-- Location: FF_X10_Y10_N11
\cpu1|state.indexaddr2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~370_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.indexaddr2_state~q\);

-- Location: LCCOMB_X4_Y11_N20
\cpu1|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~4_combout\ = (!\cpu1|op_code\(3) & (\cpu1|op_code\(0) & (\cpu1|op_code\(1) & !\cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~4_combout\);

-- Location: LCCOMB_X6_Y11_N6
\cpu1|alu_ctrl.alu_com~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_com~0_combout\ = (\cpu1|Mux572~0_combout\ & (\cpu1|Mux28~4_combout\ & \cpu1|WideOr20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux572~0_combout\,
	datac => \cpu1|Mux28~4_combout\,
	datad => \cpu1|WideOr20~2_combout\,
	combout => \cpu1|alu_ctrl.alu_com~0_combout\);

-- Location: LCCOMB_X7_Y10_N8
\cpu1|state~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~326_combout\ = (!\cpu1|state~312_combout\ & (\cpu1|Selector405~0_combout\ & (\cpu1|Mux28~0_combout\ & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~312_combout\,
	datab => \cpu1|Selector405~0_combout\,
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~326_combout\);

-- Location: FF_X7_Y10_N9
\cpu1|state.tfr_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~326_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.tfr_state~q\);

-- Location: LCCOMB_X11_Y12_N14
\cpu1|WideOr227~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr227~0_combout\ = (!\cpu1|state.exg1_state~q\ & !\cpu1|state.tfr_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.exg1_state~q\,
	datad => \cpu1|state.tfr_state~q\,
	combout => \cpu1|WideOr227~0_combout\);

-- Location: LCCOMB_X6_Y11_N26
\cpu1|alu_ctrl.alu_sex~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_sex~0_combout\ = (\cpu1|Selector405~0_combout\ & (\cpu1|Mux28~2_combout\ & \cpu1|Mux572~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector405~0_combout\,
	datac => \cpu1|Mux28~2_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|alu_ctrl.alu_sex~0_combout\);

-- Location: LCCOMB_X11_Y15_N14
\cpu1|alu_ctrl.alu_st8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_st8~8_combout\ = ((\cpu1|alu_ctrl.alu_st8~7_combout\ & (\cpu1|op_code\(0) & !\cpu1|op_code\(6)))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_st8~7_combout\,
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	combout => \cpu1|alu_ctrl.alu_st8~8_combout\);

-- Location: LCCOMB_X6_Y11_N28
\cpu1|alu_ctrl.alu_st8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_st8~9_combout\ = (\cpu1|op_code\(6) & (\cpu1|Mux28~1_combout\)) # (!\cpu1|op_code\(6) & (((\cpu1|Equal2~1_combout\ & \cpu1|op_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|Mux28~1_combout\,
	datac => \cpu1|Equal2~1_combout\,
	datad => \cpu1|op_code\(0),
	combout => \cpu1|alu_ctrl.alu_st8~9_combout\);

-- Location: LCCOMB_X6_Y11_N4
\cpu1|WideOr23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr23~2_combout\ = (\cpu1|alu_ctrl.alu_st8~8_combout\ & (((!\cpu1|Mux28~2_combout\)) # (!\cpu1|WideOr20~2_combout\))) # (!\cpu1|alu_ctrl.alu_st8~8_combout\ & (((!\cpu1|alu_ctrl.alu_st8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_st8~8_combout\,
	datab => \cpu1|WideOr20~2_combout\,
	datac => \cpu1|Mux28~2_combout\,
	datad => \cpu1|alu_ctrl.alu_st8~9_combout\,
	combout => \cpu1|WideOr23~2_combout\);

-- Location: LCCOMB_X9_Y11_N4
\cpu1|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~3_combout\ = (\cpu1|op_code\(1) & (!\cpu1|op_code\(0) & (\cpu1|op_code\(3) & !\cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(3),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~3_combout\);

-- Location: LCCOMB_X6_Y11_N16
\cpu1|WideOr23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr23~3_combout\ = (!\cpu1|alu_ctrl.alu_sex~0_combout\ & (\cpu1|WideOr23~2_combout\ & ((!\cpu1|Mux28~3_combout\) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_sex~0_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|WideOr23~2_combout\,
	datad => \cpu1|Mux28~3_combout\,
	combout => \cpu1|WideOr23~3_combout\);

-- Location: LCCOMB_X11_Y14_N2
\cpu1|state~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~336_combout\ = (\cpu1|state.mul_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|state.mul_state~q\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~336_combout\);

-- Location: FF_X11_Y14_N3
\cpu1|state.mulea_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~336_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mulea_state~q\);

-- Location: LCCOMB_X11_Y14_N8
\cpu1|alu_ctrl.alu_st16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_st16~0_combout\ = (!\cpu1|state.mul_state~q\ & !\cpu1|state.mulea_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.mul_state~q\,
	datad => \cpu1|state.mulea_state~q\,
	combout => \cpu1|alu_ctrl.alu_st16~0_combout\);

-- Location: LCCOMB_X7_Y11_N8
\cpu1|Mux523~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux523~0_combout\ = (!\cpu1|op_code\(1) & !\cpu1|op_code\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(6),
	combout => \cpu1|Mux523~0_combout\);

-- Location: LCCOMB_X7_Y11_N18
\cpu1|alu_ctrl.alu_st16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_st16~1_combout\ = (\cpu1|op_code\(2) & (\cpu1|op_code\(3) & (\cpu1|op_code\(0) & \cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	combout => \cpu1|alu_ctrl.alu_st16~1_combout\);

-- Location: LCCOMB_X7_Y11_N26
\cpu1|alu_ctrl.alu_st16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_st16~2_combout\ = (\cpu1|alu_ctrl.alu_st16~0_combout\ & (((!\cpu1|Mux523~0_combout\ & \cpu1|alu_ctrl.alu_st16~1_combout\)))) # (!\cpu1|alu_ctrl.alu_st16~0_combout\ & (((\cpu1|alu_ctrl.alu_st16~1_combout\)) # 
-- (!\cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_st16~0_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Mux523~0_combout\,
	datad => \cpu1|alu_ctrl.alu_st16~1_combout\,
	combout => \cpu1|alu_ctrl.alu_st16~2_combout\);

-- Location: LCCOMB_X6_Y14_N2
\cpu1|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector41~1_combout\ = (\cpu1|alu_ctrl.alu_abx~1_combout\ & ((\cpu1|Selector427~3_combout\) # ((\cpu1|Selector427~1_combout\) # (\cpu1|Selector487~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector427~3_combout\,
	datab => \cpu1|Selector427~1_combout\,
	datac => \cpu1|Selector487~3_combout\,
	datad => \cpu1|alu_ctrl.alu_abx~1_combout\,
	combout => \cpu1|Selector41~1_combout\);

-- Location: LCCOMB_X6_Y14_N6
\cpu1|Selector84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector84~0_combout\ = (\cpu1|Selector428~4_combout\ & ((\cpu1|saved_state.int_swimask_state~q\) # ((\cpu1|Selector41~1_combout\ & \cpu1|Mux28~0_combout\)))) # (!\cpu1|Selector428~4_combout\ & (\cpu1|Selector41~1_combout\ & 
-- ((\cpu1|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector428~4_combout\,
	datab => \cpu1|Selector41~1_combout\,
	datac => \cpu1|saved_state.int_swimask_state~q\,
	datad => \cpu1|Mux28~0_combout\,
	combout => \cpu1|Selector84~0_combout\);

-- Location: FF_X6_Y14_N7
\cpu1|saved_state.int_swimask_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector84~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.int_swimask_state~q\);

-- Location: LCCOMB_X6_Y14_N0
\cpu1|state~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~334_combout\ = (\cpu1|saved_state.int_swimask_state~q\ & ((\cpu1|state~324_combout\ & (\cpu1|state~320_combout\)) # (!\cpu1|state~324_combout\ & ((\cpu1|state~317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|saved_state.int_swimask_state~q\,
	datab => \cpu1|state~324_combout\,
	datac => \cpu1|state~320_combout\,
	datad => \cpu1|state~317_combout\,
	combout => \cpu1|state~334_combout\);

-- Location: FF_X6_Y14_N1
\cpu1|state.int_swimask_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~334_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_swimask_state~q\);

-- Location: LCCOMB_X6_Y10_N6
\cpu1|Selector396~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector396~0_combout\ = (!\cpu1|nmi_req~q\ & \cpu1|state.int_cwai_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|nmi_req~q\,
	datad => \cpu1|state.int_cwai_state~q\,
	combout => \cpu1|Selector396~0_combout\);

-- Location: LCCOMB_X7_Y10_N6
\cpu1|state~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~331_combout\ = (\cpu1|state~324_combout\ & ((\cpu1|state.int_cwai_state~q\ & (\cpu1|state~317_combout\)) # (!\cpu1|state.int_cwai_state~q\ & ((\cpu1|state~320_combout\))))) # (!\cpu1|state~324_combout\ & (((\cpu1|state~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~324_combout\,
	datab => \cpu1|state.int_cwai_state~q\,
	datac => \cpu1|state~317_combout\,
	datad => \cpu1|state~320_combout\,
	combout => \cpu1|state~331_combout\);

-- Location: LCCOMB_X7_Y10_N4
\cpu1|state~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~350_combout\ = (!\cpu1|process_22~0_combout\ & (!\cpu1|state~314_combout\ & (\cpu1|Selector582~28_combout\ & !\cpu1|state~460_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state~314_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~460_combout\,
	combout => \cpu1|state~350_combout\);

-- Location: FF_X7_Y10_N5
\cpu1|state.int_irq_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~350_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_irq_state~q\);

-- Location: LCCOMB_X7_Y10_N22
\cpu1|state~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~360_combout\ = (\cpu1|state.int_irq_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_irq_state~q\,
	datab => \cpu1|state~314_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|process_22~0_combout\,
	combout => \cpu1|state~360_combout\);

-- Location: FF_X7_Y10_N23
\cpu1|state.int_irq1_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~360_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_irq1_state~q\);

-- Location: LCCOMB_X5_Y10_N4
\cpu1|Selector85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector85~0_combout\ = (\cpu1|state.int_irq1_state~q\) # ((\cpu1|saved_state.int_irqmask_state~q\ & \cpu1|Selector428~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.int_irq1_state~q\,
	datac => \cpu1|saved_state.int_irqmask_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|Selector85~0_combout\);

-- Location: FF_X5_Y10_N5
\cpu1|saved_state.int_irqmask_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector85~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.int_irqmask_state~q\);

-- Location: LCCOMB_X6_Y14_N22
\cpu1|state~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~332_combout\ = (\cpu1|state~331_combout\ & (((\cpu1|saved_state.int_irqmask_state~q\)))) # (!\cpu1|state~331_combout\ & (\cpu1|Selector396~0_combout\ & (!\cpu1|process_22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector396~0_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state~331_combout\,
	datad => \cpu1|saved_state.int_irqmask_state~q\,
	combout => \cpu1|state~332_combout\);

-- Location: FF_X6_Y14_N23
\cpu1|state.int_irqmask_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~332_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_irqmask_state~q\);

-- Location: LCCOMB_X6_Y14_N18
\cpu1|Selector286~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector286~0_combout\ = ((!\cpu1|state.int_nmimask_state~q\ & (!\cpu1|state.int_swimask_state~q\ & !\cpu1|state.int_irqmask_state~q\))) # (!\cpu1|Mux572~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_nmimask_state~q\,
	datab => \cpu1|state.int_swimask_state~q\,
	datac => \cpu1|state.int_irqmask_state~q\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|Selector286~0_combout\);

-- Location: LCCOMB_X6_Y10_N8
\cpu1|WideOr34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr34~0_combout\ = (!\cpu1|state.int_nmi1_state~q\ & !\cpu1|state.int_irq1_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.int_nmi1_state~q\,
	datad => \cpu1|state.int_irq1_state~q\,
	combout => \cpu1|WideOr34~0_combout\);

-- Location: LCCOMB_X7_Y10_N2
\cpu1|Mux123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux123~0_combout\ = (\cpu1|Mux51~0_combout\ & \cpu1|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux51~0_combout\,
	datac => \cpu1|Mux28~0_combout\,
	combout => \cpu1|Mux123~0_combout\);

-- Location: LCCOMB_X6_Y10_N2
\cpu1|Selector496~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector496~0_combout\ = ((\cpu1|state.cwai_state~q\) # ((!\cpu1|WideOr87~3_combout\ & \cpu1|Mux123~0_combout\))) # (!\cpu1|WideOr34~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~3_combout\,
	datab => \cpu1|WideOr34~0_combout\,
	datac => \cpu1|state.cwai_state~q\,
	datad => \cpu1|Mux123~0_combout\,
	combout => \cpu1|Selector496~0_combout\);

-- Location: FF_X11_Y14_N27
\cpu1|state.int_entire_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \cpu1|Selector496~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	sload => VCC,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_entire_state~q\);

-- Location: LCCOMB_X8_Y14_N12
\cpu1|Mux140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux140~0_combout\ = (\cpu1|op_code\(1) & (!\cpu1|op_code\(2) & (\cpu1|op_code\(3) $ (!\cpu1|op_code\(0))))) # (!\cpu1|op_code\(1) & (!\cpu1|op_code\(3) & (\cpu1|op_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux140~0_combout\);

-- Location: LCCOMB_X8_Y14_N10
\cpu1|Selector594~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~1_combout\ = (\cpu1|state.single_op_exec_state~q\ & \cpu1|Mux140~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.single_op_exec_state~q\,
	datad => \cpu1|Mux140~0_combout\,
	combout => \cpu1|Selector594~1_combout\);

-- Location: LCCOMB_X9_Y13_N4
\cpu1|Selector614~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector614~2_combout\ = (\cpu1|Mux28~0_combout\ & (!\cpu1|Mux51~0_combout\ & ((\cpu1|state.decode3_state~q\) # (\cpu1|state.decode2_state~q\)))) # (!\cpu1|Mux28~0_combout\ & ((\cpu1|state.decode3_state~q\) # ((\cpu1|state.decode2_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~0_combout\,
	datab => \cpu1|state.decode3_state~q\,
	datac => \cpu1|Mux51~0_combout\,
	datad => \cpu1|state.decode2_state~q\,
	combout => \cpu1|Selector614~2_combout\);

-- Location: LCCOMB_X9_Y12_N18
\cpu1|Mux330~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux330~0_combout\ = (\cpu1|md\(0)) # (!\cpu1|md\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(0),
	combout => \cpu1|Mux330~0_combout\);

-- Location: LCCOMB_X9_Y12_N6
\cpu1|Mux331~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux331~0_combout\ = (\cpu1|md\(2) & ((\cpu1|Mux330~0_combout\))) # (!\cpu1|md\(2) & (!\cpu1|md\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(2),
	datac => \cpu1|md\(1),
	datad => \cpu1|Mux330~0_combout\,
	combout => \cpu1|Mux331~0_combout\);

-- Location: LCCOMB_X9_Y12_N28
\cpu1|Selector581~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector581~3_combout\ = (\cpu1|Mux331~0_combout\ & (\cpu1|md\(3) & (\cpu1|state.indexed_state~q\ & \cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux331~0_combout\,
	datab => \cpu1|md\(3),
	datac => \cpu1|state.indexed_state~q\,
	datad => \cpu1|md\(7),
	combout => \cpu1|Selector581~3_combout\);

-- Location: LCCOMB_X7_Y10_N14
\cpu1|Selector461~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector461~0_combout\ = (\cpu1|state.sync_state~q\) # ((\cpu1|Equal2~3_combout\ & (\cpu1|Mux28~4_combout\ & \cpu1|state.decode1_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Equal2~3_combout\,
	datab => \cpu1|Mux28~4_combout\,
	datac => \cpu1|state.sync_state~q\,
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector461~0_combout\);

-- Location: FF_X7_Y10_N15
\cpu1|state.sync_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector461~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.sync_state~q\);

-- Location: LCCOMB_X7_Y10_N20
\cpu1|state~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~461_combout\ = (\cpu1|nmi_req~q\ & (!\cpu1|nmi_ack~q\ & (\cpu1|Selector582~28_combout\ & !\cpu1|state~460_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|nmi_req~q\,
	datab => \cpu1|nmi_ack~q\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~460_combout\,
	combout => \cpu1|state~461_combout\);

-- Location: FF_X7_Y10_N21
\cpu1|state.int_nmi_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~461_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_nmi_state~q\);

-- Location: LCCOMB_X7_Y10_N12
\cpu1|Selector580~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector580~3_combout\ = (!\cpu1|state.pulu_state~q\ & (!\cpu1|state.int_nmi_state~q\ & (!\cpu1|state.int_irq_state~q\ & !\cpu1|state.puls_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_state~q\,
	datab => \cpu1|state.int_nmi_state~q\,
	datac => \cpu1|state.int_irq_state~q\,
	datad => \cpu1|state.puls_state~q\,
	combout => \cpu1|Selector580~3_combout\);

-- Location: LCCOMB_X7_Y10_N16
\cpu1|Selector580~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector580~4_combout\ = (!\cpu1|state.rti_entire_state~q\ & (!\cpu1|state.int_cwai_state~q\ & (!\cpu1|state.sync_state~q\ & \cpu1|Selector580~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_entire_state~q\,
	datab => \cpu1|state.int_cwai_state~q\,
	datac => \cpu1|state.sync_state~q\,
	datad => \cpu1|Selector580~3_combout\,
	combout => \cpu1|Selector580~4_combout\);

-- Location: LCCOMB_X15_Y13_N6
\cpu1|state~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~430_combout\ = (\cpu1|state.int_entire_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|state.int_entire_state~q\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~430_combout\);

-- Location: FF_X15_Y13_N7
\cpu1|state.int_pcl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~430_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_pcl_state~q\);

-- Location: LCCOMB_X15_Y13_N8
\cpu1|state~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~429_combout\ = (\cpu1|state.int_pcl_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state~314_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.int_pcl_state~q\,
	combout => \cpu1|state~429_combout\);

-- Location: FF_X15_Y13_N9
\cpu1|state.int_pch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~429_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_pch_state~q\);

-- Location: LCCOMB_X16_Y14_N28
\cpu1|state~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~432_combout\ = (\cpu1|state.int_pch_state~q\ & (\cpu1|cc\(7) & !\cpu1|state~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_pch_state~q\,
	datab => \cpu1|cc\(7),
	datad => \cpu1|state~312_combout\,
	combout => \cpu1|state~432_combout\);

-- Location: FF_X16_Y14_N29
\cpu1|state.int_upl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~432_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_upl_state~q\);

-- Location: LCCOMB_X12_Y14_N4
\cpu1|state~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~435_combout\ = (\cpu1|state.int_upl_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|state.int_upl_state~q\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~435_combout\);

-- Location: FF_X12_Y14_N5
\cpu1|state.int_uph_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~435_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_uph_state~q\);

-- Location: LCCOMB_X16_Y14_N10
\cpu1|state~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~433_combout\ = (\cpu1|state.int_uph_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_uph_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~433_combout\);

-- Location: FF_X16_Y14_N11
\cpu1|state.int_iyl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~433_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_iyl_state~q\);

-- Location: LCCOMB_X12_Y14_N26
\cpu1|state~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~436_combout\ = (\cpu1|state.int_iyl_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.int_iyl_state~q\,
	combout => \cpu1|state~436_combout\);

-- Location: FF_X12_Y14_N27
\cpu1|state.int_iyh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~436_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_iyh_state~q\);

-- Location: LCCOMB_X12_Y14_N20
\cpu1|state~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~434_combout\ = (\cpu1|state.int_iyh_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_iyh_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~434_combout\);

-- Location: FF_X12_Y14_N21
\cpu1|state.int_ixl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~434_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_ixl_state~q\);

-- Location: LCCOMB_X12_Y14_N12
\cpu1|state~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~437_combout\ = (\cpu1|state.int_ixl_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.int_ixl_state~q\,
	combout => \cpu1|state~437_combout\);

-- Location: FF_X12_Y14_N13
\cpu1|state.int_ixh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~437_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_ixh_state~q\);

-- Location: LCCOMB_X12_Y14_N28
\cpu1|state~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~438_combout\ = (\cpu1|state.int_ixh_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_ixh_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~438_combout\);

-- Location: FF_X12_Y14_N29
\cpu1|state.int_dp_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~438_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_dp_state~q\);

-- Location: LCCOMB_X12_Y14_N30
\cpu1|state~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~439_combout\ = (\cpu1|state.int_dp_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_dp_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~439_combout\);

-- Location: FF_X12_Y14_N31
\cpu1|state.int_accb_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~439_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_accb_state~q\);

-- Location: LCCOMB_X12_Y14_N14
\cpu1|state~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~440_combout\ = (\cpu1|state.int_accb_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.int_accb_state~q\,
	combout => \cpu1|state~440_combout\);

-- Location: FF_X12_Y14_N15
\cpu1|state.int_acca_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~440_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_acca_state~q\);

-- Location: LCCOMB_X15_Y13_N10
\cpu1|Selector509~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector509~0_combout\ = (\cpu1|state.int_acca_state~q\) # ((\cpu1|state.int_pch_state~q\ & !\cpu1|cc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_pch_state~q\,
	datac => \cpu1|state.int_acca_state~q\,
	datad => \cpu1|cc\(7),
	combout => \cpu1|Selector509~0_combout\);

-- Location: FF_X15_Y13_N11
\cpu1|state.int_cc_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector509~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_cc_state~q\);

-- Location: LCCOMB_X8_Y9_N8
\cpu1|Selector487~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector487~1_combout\ = (\cpu1|op_code\(7) & !\cpu1|op_code\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datac => \cpu1|op_code\(5),
	combout => \cpu1|Selector487~1_combout\);

-- Location: LCCOMB_X8_Y9_N4
\cpu1|Selector487~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector487~2_combout\ = (\cpu1|state.decode1_state~q\ & (!\cpu1|op_code\(6) & (\cpu1|Selector487~1_combout\ & \cpu1|Mux28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode1_state~q\,
	datab => \cpu1|op_code\(6),
	datac => \cpu1|Selector487~1_combout\,
	datad => \cpu1|Mux28~2_combout\,
	combout => \cpu1|Selector487~2_combout\);

-- Location: LCCOMB_X15_Y13_N20
\cpu1|Selector487~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector487~4_combout\ = (\cpu1|state.jsr_state~q\) # ((\cpu1|Selector487~3_combout\) # (\cpu1|Selector487~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.jsr_state~q\,
	datac => \cpu1|Selector487~3_combout\,
	datad => \cpu1|Selector487~2_combout\,
	combout => \cpu1|Selector487~4_combout\);

-- Location: FF_X15_Y13_N21
\cpu1|state.push_return_lo_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector487~4_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.push_return_lo_state~q\);

-- Location: LCCOMB_X15_Y13_N26
\cpu1|state~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~459_combout\ = (\cpu1|state.push_return_lo_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state~314_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.push_return_lo_state~q\,
	combout => \cpu1|state~459_combout\);

-- Location: FF_X15_Y13_N27
\cpu1|state.push_return_hi_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~459_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.push_return_hi_state~q\);

-- Location: LCCOMB_X15_Y13_N16
\cpu1|Selector596~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~6_combout\ = (!\cpu1|state.int_cc_state~q\ & (!\cpu1|state.push_return_hi_state~q\ & !\cpu1|state.single_op_read_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_cc_state~q\,
	datac => \cpu1|state.push_return_hi_state~q\,
	datad => \cpu1|state.single_op_read_state~q\,
	combout => \cpu1|Selector596~6_combout\);

-- Location: LCCOMB_X9_Y10_N4
\cpu1|Selector438~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector438~0_combout\ = (\cpu1|Selector437~2_combout\ & ((\cpu1|Mux35~0_combout\) # ((\cpu1|Mux115~0_combout\ & \cpu1|state.decode2_state~q\)))) # (!\cpu1|Selector437~2_combout\ & (\cpu1|Mux115~0_combout\ & ((\cpu1|state.decode2_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector437~2_combout\,
	datab => \cpu1|Mux115~0_combout\,
	datac => \cpu1|Mux35~0_combout\,
	datad => \cpu1|state.decode2_state~q\,
	combout => \cpu1|Selector438~0_combout\);

-- Location: LCCOMB_X9_Y10_N14
\cpu1|Selector452~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector452~0_combout\ = (\cpu1|state.decode1_state~q\ & ((\cpu1|op_code\(6)) # ((\cpu1|op_code\(7))))) # (!\cpu1|state.decode1_state~q\ & (((\cpu1|Selector438~0_combout\ & \cpu1|op_code\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Selector438~0_combout\,
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Selector452~0_combout\);

-- Location: LCCOMB_X11_Y13_N26
\cpu1|Selector452~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector452~1_combout\ = (\cpu1|op_code\(4) & (\cpu1|Selector452~0_combout\ & \cpu1|op_code\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datac => \cpu1|Selector452~0_combout\,
	datad => \cpu1|op_code\(5),
	combout => \cpu1|Selector452~1_combout\);

-- Location: FF_X11_Y13_N27
\cpu1|state.extended_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector452~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.extended_state~q\);

-- Location: LCCOMB_X11_Y11_N6
\cpu1|state~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~378_combout\ = (\cpu1|Selector425~0_combout\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~28_combout\,
	datab => \cpu1|Selector425~0_combout\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~378_combout\);

-- Location: FF_X11_Y11_N7
\cpu1|state.single_op_write_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~378_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.single_op_write_state~q\);

-- Location: LCCOMB_X11_Y13_N22
\cpu1|Selector596~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~3_combout\ = (\cpu1|state.reset_state~q\ & (!\cpu1|state.fetch_state~q\ & (!\cpu1|state.extended_state~q\ & !\cpu1|state.single_op_write_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.reset_state~q\,
	datab => \cpu1|state.fetch_state~q\,
	datac => \cpu1|state.extended_state~q\,
	datad => \cpu1|state.single_op_write_state~q\,
	combout => \cpu1|Selector596~3_combout\);

-- Location: LCCOMB_X6_Y14_N24
\cpu1|Selector594~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~0_combout\ = (!\cpu1|state.int_irqmask_state~q\ & (!\cpu1|state.int_nmimask_state~q\ & !\cpu1|state.int_swimask_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_irqmask_state~q\,
	datac => \cpu1|state.int_nmimask_state~q\,
	datad => \cpu1|state.int_swimask_state~q\,
	combout => \cpu1|Selector594~0_combout\);

-- Location: LCCOMB_X9_Y13_N24
\cpu1|Selector601~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector601~0_combout\ = (\cpu1|Mux51~0_combout\ & (\cpu1|Mux28~0_combout\ & ((\cpu1|state.decode2_state~q\) # (\cpu1|state.decode3_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode2_state~q\,
	datab => \cpu1|state.decode3_state~q\,
	datac => \cpu1|Mux51~0_combout\,
	datad => \cpu1|Mux28~0_combout\,
	combout => \cpu1|Selector601~0_combout\);

-- Location: LCCOMB_X6_Y14_N14
\cpu1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector2~0_combout\ = (\cpu1|Selector428~4_combout\ & ((\cpu1|saved_state.vect_hi_state~q\) # ((\cpu1|Selector427~4_combout\ & \cpu1|Selector601~0_combout\)))) # (!\cpu1|Selector428~4_combout\ & (\cpu1|Selector427~4_combout\ & 
-- ((\cpu1|Selector601~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector428~4_combout\,
	datab => \cpu1|Selector427~4_combout\,
	datac => \cpu1|saved_state.vect_hi_state~q\,
	datad => \cpu1|Selector601~0_combout\,
	combout => \cpu1|Selector2~0_combout\);

-- Location: FF_X6_Y14_N15
\cpu1|saved_state.vect_hi_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector2~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.vect_hi_state~q\);

-- Location: LCCOMB_X11_Y13_N2
\cpu1|Selector431~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector431~0_combout\ = (((\cpu1|Selector460~1_combout\ & \cpu1|saved_state.vect_hi_state~q\)) # (!\cpu1|Selector594~0_combout\)) # (!\cpu1|state.reset_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector460~1_combout\,
	datab => \cpu1|state.reset_state~q\,
	datac => \cpu1|Selector594~0_combout\,
	datad => \cpu1|saved_state.vect_hi_state~q\,
	combout => \cpu1|Selector431~0_combout\);

-- Location: FF_X11_Y13_N3
\cpu1|state.vect_hi_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector431~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.vect_hi_state~q\);

-- Location: LCCOMB_X8_Y14_N6
\cpu1|Mux28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~6_combout\ = (\cpu1|op_code\(3) & (!\cpu1|op_code\(0) & (!\cpu1|op_code\(1) & !\cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~6_combout\);

-- Location: LCCOMB_X4_Y20_N26
\cpu1|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr18~0_combout\ = (\cpu1|WideOr20~2_combout\ & (\cpu1|Mux572~0_combout\ & ((\cpu1|Mux28~5_combout\) # (\cpu1|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr20~2_combout\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|Mux28~5_combout\,
	datad => \cpu1|Mux28~6_combout\,
	combout => \cpu1|WideOr18~0_combout\);

-- Location: LCCOMB_X8_Y13_N4
\cpu1|Selector595~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~0_combout\ = (\cpu1|state.indexed_state~q\ & \cpu1|md\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexed_state~q\,
	datad => \cpu1|md\(7),
	combout => \cpu1|Selector595~0_combout\);

-- Location: LCCOMB_X6_Y12_N4
\cpu1|Mux370~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~9_combout\ = (\cpu1|md\(1) & (!\cpu1|md\(2) & (\cpu1|md\(0) & !\cpu1|md\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datab => \cpu1|md\(2),
	datac => \cpu1|md\(0),
	datad => \cpu1|md\(3),
	combout => \cpu1|Mux370~9_combout\);

-- Location: LCCOMB_X4_Y14_N30
\cpu1|Selector368~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector368~1_combout\ = ((!\cpu1|state.postincr2_state~q\ & ((!\cpu1|Mux370~9_combout\) # (!\cpu1|Selector595~0_combout\)))) # (!\cpu1|Mux572~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector595~0_combout\,
	datab => \cpu1|state.postincr2_state~q\,
	datac => \cpu1|Mux370~9_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|Selector368~1_combout\);

-- Location: LCCOMB_X7_Y13_N26
\cpu1|right_ctrl.accb_right~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|right_ctrl.accb_right~1_combout\ = (\cpu1|state.decode1_state~q\ & ((\cpu1|op_code\(5) & (\cpu1|Mux28~3_combout\)) # (!\cpu1|op_code\(5) & ((\cpu1|Mux28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~3_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|op_code\(5),
	datad => \cpu1|Mux28~5_combout\,
	combout => \cpu1|right_ctrl.accb_right~1_combout\);

-- Location: LCCOMB_X9_Y12_N22
\cpu1|Mux370~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~4_combout\ = (\cpu1|md\(0) & (!\cpu1|md\(3) & (\cpu1|md\(2) & !\cpu1|md\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datab => \cpu1|md\(3),
	datac => \cpu1|md\(2),
	datad => \cpu1|md\(1),
	combout => \cpu1|Mux370~4_combout\);

-- Location: LCCOMB_X7_Y13_N28
\cpu1|right_ctrl.accb_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|right_ctrl.accb_right~0_combout\ = (\cpu1|md\(7) & (\cpu1|Mux370~4_combout\ & \cpu1|state.indexed_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(7),
	datac => \cpu1|Mux370~4_combout\,
	datad => \cpu1|state.indexed_state~q\,
	combout => \cpu1|right_ctrl.accb_right~0_combout\);

-- Location: LCCOMB_X7_Y13_N24
\cpu1|right_ctrl.accb_right~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|right_ctrl.accb_right~2_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|right_ctrl.accb_right~0_combout\) # ((\cpu1|right_ctrl.accb_right~1_combout\ & \cpu1|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right_ctrl.accb_right~1_combout\,
	datab => \cpu1|right_ctrl.accb_right~0_combout\,
	datac => \cpu1|Equal2~0_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|right_ctrl.accb_right~2_combout\);

-- Location: LCCOMB_X6_Y12_N2
\cpu1|Mux370~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~6_combout\ = (\cpu1|md\(3) & (\cpu1|md\(0) & (\cpu1|md\(1) & !\cpu1|md\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Mux370~6_combout\);

-- Location: LCCOMB_X7_Y13_N22
\cpu1|right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|right~0_combout\ = (\cpu1|right_ctrl.accb_right~2_combout\) # ((\cpu1|Selector595~0_combout\ & (\cpu1|Mux370~6_combout\ & \cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector595~0_combout\,
	datab => \cpu1|right_ctrl.accb_right~2_combout\,
	datac => \cpu1|Mux370~6_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|right~0_combout\);

-- Location: LCCOMB_X9_Y13_N14
\cpu1|state~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~364_combout\ = (!\cpu1|md\(1) & (\cpu1|md\(3) & (\cpu1|state.indexed_state~q\ & \cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datab => \cpu1|md\(3),
	datac => \cpu1|state.indexed_state~q\,
	datad => \cpu1|md\(7),
	combout => \cpu1|state~364_combout\);

-- Location: LCCOMB_X10_Y10_N4
\cpu1|state~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~365_combout\ = (\cpu1|md\(2) & (!\cpu1|state~312_combout\ & (!\cpu1|md\(0) & \cpu1|state~364_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(2),
	datab => \cpu1|state~312_combout\,
	datac => \cpu1|md\(0),
	datad => \cpu1|state~364_combout\,
	combout => \cpu1|state~365_combout\);

-- Location: FF_X10_Y10_N5
\cpu1|state.pcrel8_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~365_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pcrel8_state~q\);

-- Location: LCCOMB_X6_Y12_N22
\cpu1|state~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~361_combout\ = (\cpu1|md\(3) & (!\cpu1|md\(1) & \cpu1|state~353_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datac => \cpu1|md\(1),
	datad => \cpu1|state~353_combout\,
	combout => \cpu1|state~361_combout\);

-- Location: LCCOMB_X10_Y10_N16
\cpu1|state~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~362_combout\ = (!\cpu1|md\(0) & (!\cpu1|md\(2) & \cpu1|state~361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(2),
	datad => \cpu1|state~361_combout\,
	combout => \cpu1|state~362_combout\);

-- Location: FF_X10_Y10_N17
\cpu1|state.index8_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~362_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.index8_state~q\);

-- Location: LCCOMB_X6_Y10_N28
\cpu1|state~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~394_combout\ = (\cpu1|md\(0) & (\cpu1|md\(2) & \cpu1|state~361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(2),
	datad => \cpu1|state~361_combout\,
	combout => \cpu1|state~394_combout\);

-- Location: FF_X6_Y10_N29
\cpu1|state.pcrel16_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~394_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pcrel16_state~q\);

-- Location: LCCOMB_X10_Y10_N28
\cpu1|state~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~366_combout\ = (\cpu1|state.pcrel16_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.pcrel16_state~q\,
	combout => \cpu1|state~366_combout\);

-- Location: FF_X10_Y10_N29
\cpu1|state.pcrel16_2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~366_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pcrel16_2_state~q\);

-- Location: LCCOMB_X10_Y10_N0
\cpu1|Mux535~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux535~2_combout\ = (\cpu1|state.indexaddr2_state~q\) # ((\cpu1|state.index16_2_state~q\) # ((\cpu1|state.indirect3_state~q\) # (\cpu1|state.pcrel16_2_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexaddr2_state~q\,
	datab => \cpu1|state.index16_2_state~q\,
	datac => \cpu1|state.indirect3_state~q\,
	datad => \cpu1|state.pcrel16_2_state~q\,
	combout => \cpu1|Mux535~2_combout\);

-- Location: LCCOMB_X10_Y12_N4
\cpu1|Mux535~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux535~1_combout\ = (\cpu1|state.mul3_state~q\ & ((\cpu1|ea\(3)) # ((\cpu1|state.mul2_state~q\ & \cpu1|ea\(2))))) # (!\cpu1|state.mul3_state~q\ & (((\cpu1|state.mul2_state~q\ & \cpu1|ea\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul3_state~q\,
	datab => \cpu1|ea\(3),
	datac => \cpu1|state.mul2_state~q\,
	datad => \cpu1|ea\(2),
	combout => \cpu1|Mux535~1_combout\);

-- Location: LCCOMB_X10_Y12_N24
\cpu1|state~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~345_combout\ = (\cpu1|state.mul4_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state.mul4_state~q\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~345_combout\);

-- Location: FF_X10_Y12_N25
\cpu1|state.mul5_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~345_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mul5_state~q\);

-- Location: LCCOMB_X10_Y12_N30
\cpu1|state~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~346_combout\ = (\cpu1|state.mul5_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul5_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~346_combout\);

-- Location: FF_X10_Y12_N31
\cpu1|state.mul6_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~346_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mul6_state~q\);

-- Location: LCCOMB_X5_Y13_N22
\cpu1|Mux28~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~7_combout\ = (!\cpu1|op_code\(3) & (\cpu1|op_code\(1) & (!\cpu1|op_code\(0) & \cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~7_combout\);

-- Location: LCCOMB_X5_Y13_N0
\cpu1|alu_ctrl.alu_ld8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_ld8~0_combout\ = (\cpu1|op_code\(6) & (((\cpu1|Mux28~7_combout\)))) # (!\cpu1|op_code\(6) & (!\cpu1|op_code\(0) & ((\cpu1|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|Mux28~7_combout\,
	datad => \cpu1|Equal2~1_combout\,
	combout => \cpu1|alu_ctrl.alu_ld8~0_combout\);

-- Location: LCCOMB_X5_Y13_N30
\cpu1|alu_ctrl.alu_ld8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_ld8~1_combout\ = (\cpu1|alu_ctrl.alu_st8~8_combout\ & ((\cpu1|state.muld_state~q\))) # (!\cpu1|alu_ctrl.alu_st8~8_combout\ & (\cpu1|alu_ctrl.alu_ld8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|alu_ctrl.alu_ld8~0_combout\,
	datac => \cpu1|state.muld_state~q\,
	datad => \cpu1|alu_ctrl.alu_st8~8_combout\,
	combout => \cpu1|alu_ctrl.alu_ld8~1_combout\);

-- Location: LCCOMB_X4_Y20_N8
\cpu1|alu_ctrl.alu_ora~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_ora~2_combout\ = (\cpu1|fic~q\ & (\cpu1|op_code\(7) & \cpu1|Mux28~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|fic~q\,
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Mux28~3_combout\,
	combout => \cpu1|alu_ctrl.alu_ora~2_combout\);

-- Location: LCCOMB_X4_Y20_N4
\cpu1|Selector387~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~3_combout\ = (\cpu1|alu_ctrl.alu_ld8~1_combout\) # ((\cpu1|alu_ctrl.alu_ora~2_combout\) # ((\cpu1|Mux28~0_combout\ & \cpu1|WideOr20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_ld8~1_combout\,
	datab => \cpu1|alu_ctrl.alu_ora~2_combout\,
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|WideOr20~3_combout\,
	combout => \cpu1|Selector387~3_combout\);

-- Location: LCCOMB_X12_Y15_N14
\cpu1|alu_ctrl.alu_ld16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_ld16~2_combout\ = (\cpu1|op_code\(3) & (\cpu1|op_code\(2) & ((\cpu1|op_code\(6)) # (\cpu1|op_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|alu_ctrl.alu_ld16~2_combout\);

-- Location: LCCOMB_X12_Y11_N8
\cpu1|Selector460~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector460~2_combout\ = (\cpu1|op_code\(7) & (\cpu1|op_code\(4) & !\cpu1|op_code\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datac => \cpu1|op_code\(4),
	datad => \cpu1|op_code\(5),
	combout => \cpu1|Selector460~2_combout\);

-- Location: LCCOMB_X8_Y10_N28
\cpu1|Selector56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector56~1_combout\ = (\cpu1|Selector460~2_combout\ & ((\cpu1|Selector487~0_combout\) # ((\cpu1|Mux28~13_combout\ & \cpu1|Selector56~0_combout\)))) # (!\cpu1|Selector460~2_combout\ & (((\cpu1|Mux28~13_combout\ & \cpu1|Selector56~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector460~2_combout\,
	datab => \cpu1|Selector487~0_combout\,
	datac => \cpu1|Mux28~13_combout\,
	datad => \cpu1|Selector56~0_combout\,
	combout => \cpu1|Selector56~1_combout\);

-- Location: LCCOMB_X5_Y10_N12
\cpu1|Selector56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector56~2_combout\ = (\cpu1|state.jsr_state~q\) # ((\cpu1|state.decode1_state~q\ & \cpu1|Selector56~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.jsr_state~q\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Selector56~1_combout\,
	combout => \cpu1|Selector56~2_combout\);

-- Location: LCCOMB_X5_Y10_N16
\cpu1|Selector56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector56~3_combout\ = (\cpu1|Selector56~2_combout\ & ((\cpu1|Selector427~4_combout\) # ((\cpu1|Selector428~4_combout\ & \cpu1|saved_state.jmp_state~q\)))) # (!\cpu1|Selector56~2_combout\ & (\cpu1|Selector428~4_combout\ & 
-- (\cpu1|saved_state.jmp_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector56~2_combout\,
	datab => \cpu1|Selector428~4_combout\,
	datac => \cpu1|saved_state.jmp_state~q\,
	datad => \cpu1|Selector427~4_combout\,
	combout => \cpu1|Selector56~3_combout\);

-- Location: FF_X5_Y10_N17
\cpu1|saved_state.jmp_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector56~3_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.jmp_state~q\);

-- Location: LCCOMB_X8_Y10_N30
\cpu1|state~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~369_combout\ = (\cpu1|state~325_combout\ & ((\cpu1|saved_state.jmp_state~q\) # ((\cpu1|Mux28~13_combout\ & \cpu1|state~368_combout\)))) # (!\cpu1|state~325_combout\ & (\cpu1|Mux28~13_combout\ & (\cpu1|state~368_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~325_combout\,
	datab => \cpu1|Mux28~13_combout\,
	datac => \cpu1|state~368_combout\,
	datad => \cpu1|saved_state.jmp_state~q\,
	combout => \cpu1|state~369_combout\);

-- Location: FF_X8_Y10_N31
\cpu1|state.jmp_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~369_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.jmp_state~q\);

-- Location: LCCOMB_X10_Y10_N8
\cpu1|alu_ctrl.alu_ld16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_ld16~0_combout\ = (!\cpu1|state.indirect3_state~q\ & !\cpu1|state.indexaddr2_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.indirect3_state~q\,
	datad => \cpu1|state.indexaddr2_state~q\,
	combout => \cpu1|alu_ctrl.alu_ld16~0_combout\);

-- Location: LCCOMB_X10_Y12_N20
\cpu1|alu_ctrl.alu_ld16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_ld16~1_combout\ = (\cpu1|state.jmp_state~q\) # (((\cpu1|state.single_op_exec_state~q\ & \cpu1|Mux28~13_combout\)) # (!\cpu1|alu_ctrl.alu_ld16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.single_op_exec_state~q\,
	datab => \cpu1|state.jmp_state~q\,
	datac => \cpu1|Mux28~13_combout\,
	datad => \cpu1|alu_ctrl.alu_ld16~0_combout\,
	combout => \cpu1|alu_ctrl.alu_ld16~1_combout\);

-- Location: LCCOMB_X11_Y15_N12
\cpu1|alu_ctrl.alu_ld16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_ld16~3_combout\ = (\cpu1|alu_ctrl.alu_st8~8_combout\ & (((\cpu1|alu_ctrl.alu_ld16~1_combout\)))) # (!\cpu1|alu_ctrl.alu_st8~8_combout\ & (!\cpu1|op_code\(0) & (\cpu1|alu_ctrl.alu_ld16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(0),
	datab => \cpu1|alu_ctrl.alu_st8~8_combout\,
	datac => \cpu1|alu_ctrl.alu_ld16~2_combout\,
	datad => \cpu1|alu_ctrl.alu_ld16~1_combout\,
	combout => \cpu1|alu_ctrl.alu_ld16~3_combout\);

-- Location: LCCOMB_X11_Y9_N2
\cpu1|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector41~0_combout\ = (!\cpu1|op_code\(2) & !\cpu1|op_code\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(3),
	combout => \cpu1|Selector41~0_combout\);

-- Location: LCCOMB_X6_Y14_N12
\cpu1|Selector41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector41~2_combout\ = (\cpu1|Selector428~4_combout\ & ((\cpu1|saved_state.lea_state~q\) # ((\cpu1|Selector41~0_combout\ & \cpu1|Selector41~1_combout\)))) # (!\cpu1|Selector428~4_combout\ & (\cpu1|Selector41~0_combout\ & 
-- ((\cpu1|Selector41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector428~4_combout\,
	datab => \cpu1|Selector41~0_combout\,
	datac => \cpu1|saved_state.lea_state~q\,
	datad => \cpu1|Selector41~1_combout\,
	combout => \cpu1|Selector41~2_combout\);

-- Location: FF_X6_Y14_N13
\cpu1|saved_state.lea_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector41~2_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.lea_state~q\);

-- Location: LCCOMB_X8_Y10_N10
\cpu1|state~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~367_combout\ = (\cpu1|saved_state.lea_state~q\ & ((\cpu1|state~324_combout\ & (\cpu1|state~320_combout\)) # (!\cpu1|state~324_combout\ & ((\cpu1|state~317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~320_combout\,
	datab => \cpu1|state~317_combout\,
	datac => \cpu1|state~324_combout\,
	datad => \cpu1|saved_state.lea_state~q\,
	combout => \cpu1|state~367_combout\);

-- Location: FF_X8_Y10_N11
\cpu1|state.lea_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~367_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.lea_state~q\);

-- Location: LCCOMB_X10_Y23_N0
\cpu1|Selector387~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~4_combout\ = (\cpu1|Selector387~3_combout\) # ((\cpu1|alu_ctrl.alu_ld16~3_combout\) # ((\cpu1|Mux572~0_combout\ & \cpu1|state.lea_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~3_combout\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|alu_ctrl.alu_ld16~3_combout\,
	datad => \cpu1|state.lea_state~q\,
	combout => \cpu1|Selector387~4_combout\);

-- Location: LCCOMB_X6_Y12_N10
\cpu1|Mux370~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~10_combout\ = (!\cpu1|md\(3) & (!\cpu1|md\(0) & (\cpu1|md\(1) & \cpu1|md\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Mux370~10_combout\);

-- Location: LCCOMB_X7_Y13_N10
\cpu1|right_ctrl.acca_right~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|right_ctrl.acca_right~2_combout\ = (\cpu1|md\(7) & (\cpu1|state.indexed_state~q\ & (\cpu1|Mux370~10_combout\ & \cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(7),
	datab => \cpu1|state.indexed_state~q\,
	datac => \cpu1|Mux370~10_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|right_ctrl.acca_right~2_combout\);

-- Location: LCCOMB_X12_Y15_N26
\cpu1|Mux580~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux580~1_combout\ = (\cpu1|op_code\(1) & (!\cpu1|op_code\(2) & (\cpu1|op_code\(0) & !\cpu1|op_code\(3)))) # (!\cpu1|op_code\(1) & (\cpu1|op_code\(2) & (!\cpu1|op_code\(0) & \cpu1|op_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux580~1_combout\);

-- Location: LCCOMB_X6_Y11_N30
\cpu1|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Equal2~2_combout\ = (\cpu1|op_code\(1) & !\cpu1|op_code\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(3),
	combout => \cpu1|Equal2~2_combout\);

-- Location: LCCOMB_X6_Y11_N2
\cpu1|Mux580~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux580~0_combout\ = (!\cpu1|op_code\(2) & (!\cpu1|Mux147~3_combout\ & (\cpu1|Equal2~2_combout\ & \cpu1|alu_ctrl.alu_st8~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|Mux147~3_combout\,
	datac => \cpu1|Equal2~2_combout\,
	datad => \cpu1|alu_ctrl.alu_st8~6_combout\,
	combout => \cpu1|Mux580~0_combout\);

-- Location: LCCOMB_X6_Y11_N12
\cpu1|Mux580~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux580~2_combout\ = (\cpu1|alu_ctrl.alu_tfr~1_combout\ & ((\cpu1|Mux580~0_combout\) # ((\cpu1|op_code\(6) & \cpu1|Mux580~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Mux580~1_combout\,
	datad => \cpu1|Mux580~0_combout\,
	combout => \cpu1|Mux580~2_combout\);

-- Location: LCCOMB_X4_Y11_N14
\cpu1|Mux517~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux517~4_combout\ = (\cpu1|fic~q\ & (!\cpu1|op_code\(6) & \cpu1|op_code\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|fic~q\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Mux517~4_combout\);

-- Location: LCCOMB_X6_Y11_N18
\cpu1|Mux580~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux580~3_combout\ = ((\cpu1|op_code\(3) & (\cpu1|op_code\(2))) # (!\cpu1|op_code\(3) & ((\cpu1|op_code\(0))))) # (!\cpu1|Mux517~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|Mux517~4_combout\,
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux580~3_combout\);

-- Location: LCCOMB_X5_Y12_N18
\cpu1|Selector276~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector276~0_combout\ = (\cpu1|WideOr87~2_combout\ & (\cpu1|Selector280~7_combout\ & (\cpu1|pre_code[6]~1_combout\))) # (!\cpu1|WideOr87~2_combout\ & ((\cpu1|md\(5)) # ((\cpu1|Selector280~7_combout\ & \cpu1|pre_code[6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~2_combout\,
	datab => \cpu1|Selector280~7_combout\,
	datac => \cpu1|pre_code[6]~1_combout\,
	datad => \cpu1|md\(5),
	combout => \cpu1|Selector276~0_combout\);

-- Location: LCCOMB_X5_Y12_N24
\cpu1|Selector276~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector276~1_combout\ = (\cpu1|Selector276~0_combout\) # ((\cpu1|Selector280~5_combout\ & \cpu1|Selector381~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector280~5_combout\,
	datac => \cpu1|Selector381~7_combout\,
	datad => \cpu1|Selector276~0_combout\,
	combout => \cpu1|Selector276~1_combout\);

-- Location: FF_X5_Y12_N25
\cpu1|md[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector276~1_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(6));

-- Location: LCCOMB_X5_Y12_N12
\cpu1|Mux349~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~2_combout\ = (!\cpu1|md\(4) & (!\cpu1|md\(5) & (!\cpu1|md\(7) & !\cpu1|md\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(5),
	datac => \cpu1|md\(7),
	datad => \cpu1|md\(6),
	combout => \cpu1|Mux349~2_combout\);

-- Location: LCCOMB_X6_Y11_N8
\cpu1|Selector405~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector405~2_combout\ = (\cpu1|Mux349~2_combout\ & ((\cpu1|state.exg2_state~q\) # ((\cpu1|Mux28~2_combout\ & \cpu1|Selector405~0_combout\)))) # (!\cpu1|Mux349~2_combout\ & (\cpu1|Mux28~2_combout\ & ((\cpu1|Selector405~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux349~2_combout\,
	datab => \cpu1|Mux28~2_combout\,
	datac => \cpu1|state.exg2_state~q\,
	datad => \cpu1|Selector405~0_combout\,
	combout => \cpu1|Selector405~2_combout\);

-- Location: LCCOMB_X6_Y12_N28
\cpu1|Selector405~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector405~1_combout\ = ((\cpu1|state.muld_state~q\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux370~2_combout\))) # (!\cpu1|WideOr87~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~2_combout\,
	datab => \cpu1|WideOr227~0_combout\,
	datac => \cpu1|Mux370~2_combout\,
	datad => \cpu1|state.muld_state~q\,
	combout => \cpu1|Selector405~1_combout\);

-- Location: LCCOMB_X6_Y11_N14
\cpu1|Mux580~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux580~4_combout\ = (\cpu1|Mux580~2_combout\) # ((\cpu1|Mux580~3_combout\ & ((\cpu1|Selector405~2_combout\) # (\cpu1|Selector405~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux580~2_combout\,
	datab => \cpu1|Mux580~3_combout\,
	datac => \cpu1|Selector405~2_combout\,
	datad => \cpu1|Selector405~1_combout\,
	combout => \cpu1|Mux580~4_combout\);

-- Location: LCCOMB_X4_Y20_N0
\cpu1|alu_ctrl.alu_neg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_neg~0_combout\ = (\cpu1|Mux28~9_combout\ & (\cpu1|Mux572~0_combout\ & \cpu1|WideOr20~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~9_combout\,
	datac => \cpu1|Mux572~0_combout\,
	datad => \cpu1|WideOr20~2_combout\,
	combout => \cpu1|alu_ctrl.alu_neg~0_combout\);

-- Location: LCCOMB_X11_Y16_N14
\cpu1|Selector355~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector355~4_combout\ = (\cpu1|acca\(7) & ((\cpu1|Mux370~6_combout\) # (\cpu1|Mux370~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux370~6_combout\,
	datac => \cpu1|Mux370~10_combout\,
	datad => \cpu1|acca\(7),
	combout => \cpu1|Selector355~4_combout\);

-- Location: LCCOMB_X8_Y12_N24
\cpu1|md[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|md[13]~6_combout\ = (\cpu1|WideOr87~4_combout\ & (\cpu1|WideOr87~1_combout\ & \cpu1|WideOr87~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~4_combout\,
	datac => \cpu1|WideOr87~1_combout\,
	datad => \cpu1|WideOr87~0_combout\,
	combout => \cpu1|md[13]~6_combout\);

-- Location: LCCOMB_X8_Y12_N4
\cpu1|Selector426~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector426~2_combout\ = ((\cpu1|state.decode1_state~q\) # ((\cpu1|state.decode3_state~q\) # (\cpu1|state.decode2_state~q\))) # (!\cpu1|WideOr87~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~6_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|state.decode3_state~q\,
	datad => \cpu1|state.decode2_state~q\,
	combout => \cpu1|Selector426~2_combout\);

-- Location: LCCOMB_X8_Y12_N18
\cpu1|md[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|md[13]~4_combout\ = ((\cpu1|WideOr87~4_combout\ & ((\cpu1|Selector581~3_combout\) # (\cpu1|Selector426~2_combout\)))) # (!\cpu1|WideOr87~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector581~3_combout\,
	datab => \cpu1|Selector426~2_combout\,
	datac => \cpu1|WideOr87~2_combout\,
	datad => \cpu1|WideOr87~4_combout\,
	combout => \cpu1|md[13]~4_combout\);

-- Location: LCCOMB_X14_Y15_N26
\cpu1|md[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|md[13]~5_combout\ = ((\cpu1|state.mul_state~q\) # ((\cpu1|md[13]~4_combout\) # (\cpu1|Selector425~0_combout\))) # (!\cpu1|md[13]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~6_combout\,
	datab => \cpu1|state.mul_state~q\,
	datac => \cpu1|md[13]~4_combout\,
	datad => \cpu1|Selector425~0_combout\,
	combout => \cpu1|md[13]~5_combout\);

-- Location: LCCOMB_X14_Y15_N28
\cpu1|Selector274~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector274~0_combout\ = (\cpu1|md[13]~4_combout\ & ((\cpu1|md\(7)) # ((\cpu1|md[13]~6_combout\)))) # (!\cpu1|md[13]~4_combout\ & (((!\cpu1|md[13]~6_combout\ & \cpu1|md\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~4_combout\,
	datab => \cpu1|md\(7),
	datac => \cpu1|md[13]~6_combout\,
	datad => \cpu1|md\(0),
	combout => \cpu1|Selector274~0_combout\);

-- Location: LCCOMB_X7_Y11_N30
\cpu1|alu_ctrl.alu_and~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_and~0_combout\ = (!\cpu1|op_code\(1) & (\cpu1|op_code\(2) & (!\cpu1|op_code\(3) & \cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(3),
	datad => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	combout => \cpu1|alu_ctrl.alu_and~0_combout\);

-- Location: LCCOMB_X4_Y20_N18
\cpu1|alu_ctrl.alu_eor~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_eor~2_combout\ = (\cpu1|op_code\(7) & (\cpu1|fic~q\ & \cpu1|Mux28~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(7),
	datac => \cpu1|fic~q\,
	datad => \cpu1|Mux28~6_combout\,
	combout => \cpu1|alu_ctrl.alu_eor~2_combout\);

-- Location: LCCOMB_X7_Y20_N30
\cpu1|right_ctrl.ea_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|right_ctrl.ea_right~0_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|state.jmp_state~q\) # (\cpu1|state.lea_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.jmp_state~q\,
	datac => \cpu1|state.lea_state~q\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|right_ctrl.ea_right~0_combout\);

-- Location: LCCOMB_X14_Y12_N6
\cpu1|Selector545~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector545~0_combout\ = (!\cpu1|ea\(2) & (\cpu1|state.puls_state~q\ & (!\cpu1|ea\(0) & !\cpu1|ea\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(2),
	datab => \cpu1|state.puls_state~q\,
	datac => \cpu1|ea\(0),
	datad => \cpu1|ea\(1),
	combout => \cpu1|Selector545~0_combout\);

-- Location: LCCOMB_X14_Y12_N28
\cpu1|Selector545~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector545~1_combout\ = (!\cpu1|ea\(2) & ((\cpu1|state.puls_acca_state~q\) # ((!\cpu1|ea\(1) & \cpu1|state.puls_cc_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(2),
	datab => \cpu1|ea\(1),
	datac => \cpu1|state.puls_acca_state~q\,
	datad => \cpu1|state.puls_cc_state~q\,
	combout => \cpu1|Selector545~1_combout\);

-- Location: LCCOMB_X15_Y12_N14
\cpu1|Selector545~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector545~2_combout\ = (\cpu1|ea\(3) & ((\cpu1|state.puls_accb_state~q\) # ((\cpu1|Selector545~0_combout\) # (\cpu1|Selector545~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_accb_state~q\,
	datab => \cpu1|ea\(3),
	datac => \cpu1|Selector545~0_combout\,
	datad => \cpu1|Selector545~1_combout\,
	combout => \cpu1|Selector545~2_combout\);

-- Location: FF_X15_Y12_N15
\cpu1|state.puls_dp_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector545~2_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_dp_state~q\);

-- Location: LCCOMB_X14_Y12_N4
\cpu1|Selector571~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector571~0_combout\ = (!\cpu1|ea\(1) & (!\cpu1|ea\(0) & (!\cpu1|ea\(2) & \cpu1|state.pulu_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(1),
	datab => \cpu1|ea\(0),
	datac => \cpu1|ea\(2),
	datad => \cpu1|state.pulu_state~q\,
	combout => \cpu1|Selector571~0_combout\);

-- Location: LCCOMB_X15_Y10_N26
\cpu1|state~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~384_combout\ = (\cpu1|state.pulu_state~q\ & (\cpu1|ea\(0) & !\cpu1|state~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.pulu_state~q\,
	datac => \cpu1|ea\(0),
	datad => \cpu1|state~312_combout\,
	combout => \cpu1|state~384_combout\);

-- Location: FF_X15_Y10_N27
\cpu1|state.pulu_cc_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~384_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_cc_state~q\);

-- Location: LCCOMB_X14_Y12_N12
\cpu1|Selector569~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector569~0_combout\ = (\cpu1|ea\(1) & ((\cpu1|state.pulu_cc_state~q\) # ((!\cpu1|ea\(0) & \cpu1|state.pulu_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(1),
	datab => \cpu1|ea\(0),
	datac => \cpu1|state.pulu_cc_state~q\,
	datad => \cpu1|state.pulu_state~q\,
	combout => \cpu1|Selector569~0_combout\);

-- Location: FF_X14_Y12_N13
\cpu1|state.pulu_acca_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector569~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_acca_state~q\);

-- Location: LCCOMB_X14_Y12_N0
\cpu1|Selector571~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector571~1_combout\ = (!\cpu1|ea\(2) & ((\cpu1|state.pulu_acca_state~q\) # ((!\cpu1|ea\(1) & \cpu1|state.pulu_cc_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(2),
	datab => \cpu1|ea\(1),
	datac => \cpu1|state.pulu_cc_state~q\,
	datad => \cpu1|state.pulu_acca_state~q\,
	combout => \cpu1|Selector571~1_combout\);

-- Location: LCCOMB_X14_Y12_N18
\cpu1|Selector571~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector571~2_combout\ = (\cpu1|ea\(3) & ((\cpu1|state.pulu_accb_state~q\) # ((\cpu1|Selector571~0_combout\) # (\cpu1|Selector571~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_accb_state~q\,
	datab => \cpu1|Selector571~0_combout\,
	datac => \cpu1|ea\(3),
	datad => \cpu1|Selector571~1_combout\,
	combout => \cpu1|Selector571~2_combout\);

-- Location: FF_X14_Y12_N19
\cpu1|state.pulu_dp_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector571~2_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_dp_state~q\);

-- Location: LCCOMB_X10_Y9_N14
\cpu1|WideOr56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr56~1_combout\ = (!\cpu1|state.puls_dp_state~q\ & (!\cpu1|state.rti_dp_state~q\ & !\cpu1|state.pulu_dp_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.puls_dp_state~q\,
	datac => \cpu1|state.rti_dp_state~q\,
	datad => \cpu1|state.pulu_dp_state~q\,
	combout => \cpu1|WideOr56~1_combout\);

-- Location: LCCOMB_X5_Y12_N0
\cpu1|Mux349~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~6_combout\ = (\cpu1|md\(4) & (!\cpu1|md\(6) & (\cpu1|md\(7) & \cpu1|md\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(6),
	datac => \cpu1|md\(7),
	datad => \cpu1|md\(5),
	combout => \cpu1|Mux349~6_combout\);

-- Location: LCCOMB_X8_Y14_N28
\cpu1|dp[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|dp[0]~2_combout\ = (\cpu1|state.exg2_state~q\ & ((\cpu1|Mux349~6_combout\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux370~6_combout\)))) # (!\cpu1|state.exg2_state~q\ & (!\cpu1|WideOr227~0_combout\ & (\cpu1|Mux370~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datab => \cpu1|WideOr227~0_combout\,
	datac => \cpu1|Mux370~6_combout\,
	datad => \cpu1|Mux349~6_combout\,
	combout => \cpu1|dp[0]~2_combout\);

-- Location: LCCOMB_X10_Y16_N4
\cpu1|Selector298~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector298~0_combout\ = (\cpu1|WideOr56~1_combout\ & (\cpu1|dp[0]~2_combout\ & (\cpu1|Selector387~11_combout\))) # (!\cpu1|WideOr56~1_combout\ & (((\cpuDataIn[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr56~1_combout\,
	datab => \cpu1|dp[0]~2_combout\,
	datac => \cpu1|Selector387~11_combout\,
	datad => \cpuDataIn[0]~24_combout\,
	combout => \cpu1|Selector298~0_combout\);

-- Location: LCCOMB_X8_Y14_N20
\cpu1|dp[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|dp[5]~4_combout\ = (\hold~q\) # ((!\cpu1|Mux370~6_combout\ & ((\cpu1|state.exg1_state~q\) # (\cpu1|state.tfr_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg1_state~q\,
	datab => \hold~q\,
	datac => \cpu1|Mux370~6_combout\,
	datad => \cpu1|state.tfr_state~q\,
	combout => \cpu1|dp[5]~4_combout\);

-- Location: LCCOMB_X8_Y14_N30
\cpu1|WideOr56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr56~2_combout\ = (\cpu1|WideOr56~0_combout\ & (\cpu1|WideOr56~1_combout\ & \cpu1|state.reset_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr56~0_combout\,
	datac => \cpu1|WideOr56~1_combout\,
	datad => \cpu1|state.reset_state~q\,
	combout => \cpu1|WideOr56~2_combout\);

-- Location: LCCOMB_X8_Y14_N18
\cpu1|dp[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|dp[5]~3_combout\ = (!\cpu1|dp[5]~4_combout\ & (!\cpu1|WideOr56~2_combout\ & ((\cpu1|Mux349~6_combout\) # (!\cpu1|state.exg2_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datab => \cpu1|dp[5]~4_combout\,
	datac => \cpu1|WideOr56~2_combout\,
	datad => \cpu1|Mux349~6_combout\,
	combout => \cpu1|dp[5]~3_combout\);

-- Location: FF_X10_Y16_N5
\cpu1|dp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector298~0_combout\,
	ena => \cpu1|dp[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|dp\(0));

-- Location: LCCOMB_X7_Y20_N8
\cpu1|Selector177~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector177~0_combout\ = (\cpu1|state.extended_state~q\ & ((\cpu1|ea\(0)))) # (!\cpu1|state.extended_state~q\ & (\cpu1|dp\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|dp\(0),
	datac => \cpu1|state.extended_state~q\,
	datad => \cpu1|ea\(0),
	combout => \cpu1|Selector177~0_combout\);

-- Location: LCCOMB_X15_Y17_N0
\cpu1|Selector177~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector177~1_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector379~7_combout\) # ((\cpu1|Selector177~0_combout\ & !\cpu1|Selector185~0_combout\)))) # (!\cpu1|Selector423~0_combout\ & (\cpu1|Selector177~0_combout\ & 
-- ((!\cpu1|Selector185~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector177~0_combout\,
	datac => \cpu1|Selector379~7_combout\,
	datad => \cpu1|Selector185~0_combout\,
	combout => \cpu1|Selector177~1_combout\);

-- Location: LCCOMB_X11_Y10_N24
\cpu1|WideOr82~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr82~3_combout\ = (\cpu1|Selector314~2_combout\ & (\cpu1|WideOr87~3_combout\ & (!\cpu1|state.indexed_state~q\ & !\cpu1|state.extended_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector314~2_combout\,
	datab => \cpu1|WideOr87~3_combout\,
	datac => \cpu1|state.indexed_state~q\,
	datad => \cpu1|state.extended_state~q\,
	combout => \cpu1|WideOr82~3_combout\);

-- Location: LCCOMB_X11_Y10_N4
\cpu1|ea[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|ea[0]~0_combout\ = (!\hold~q\ & (!\cpu1|Selector581~3_combout\ & ((!\cpu1|WideOr82~3_combout\) # (!\cpu1|WideOr82~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr82~2_combout\,
	datab => \hold~q\,
	datac => \cpu1|Selector581~3_combout\,
	datad => \cpu1|WideOr82~3_combout\,
	combout => \cpu1|ea[0]~0_combout\);

-- Location: FF_X15_Y17_N1
\cpu1|ea[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector177~1_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(8));

-- Location: LCCOMB_X6_Y13_N12
\cpu1|Selector404~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector404~1_combout\ = (\cpu1|op_code\(6) & (((!\cpu1|Mux143~0_combout\ & !\cpu1|op_code\(4))))) # (!\cpu1|op_code\(6) & (\cpu1|Mux28~5_combout\ & ((\cpu1|op_code\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~5_combout\,
	datab => \cpu1|Mux143~0_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(4),
	combout => \cpu1|Selector404~1_combout\);

-- Location: LCCOMB_X6_Y12_N0
\cpu1|Mux370~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~5_combout\ = (\cpu1|md\(3) & (!\cpu1|md\(0) & (!\cpu1|md\(1) & !\cpu1|md\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Mux370~5_combout\);

-- Location: LCCOMB_X5_Y12_N30
\cpu1|Mux349~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~5_combout\ = (!\cpu1|md\(4) & (!\cpu1|md\(5) & (\cpu1|md\(7) & !\cpu1|md\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(5),
	datac => \cpu1|md\(7),
	datad => \cpu1|md\(6),
	combout => \cpu1|Mux349~5_combout\);

-- Location: LCCOMB_X6_Y13_N26
\cpu1|Selector404~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector404~0_combout\ = (\cpu1|state.exg2_state~q\ & ((\cpu1|Mux349~5_combout\) # ((\cpu1|Mux370~5_combout\ & !\cpu1|WideOr227~0_combout\)))) # (!\cpu1|state.exg2_state~q\ & (\cpu1|Mux370~5_combout\ & ((!\cpu1|WideOr227~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datab => \cpu1|Mux370~5_combout\,
	datac => \cpu1|Mux349~5_combout\,
	datad => \cpu1|WideOr227~0_combout\,
	combout => \cpu1|Selector404~0_combout\);

-- Location: LCCOMB_X6_Y13_N30
\cpu1|Selector404~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector404~2_combout\ = (\cpu1|Selector404~0_combout\) # ((\cpu1|Selector404~1_combout\ & \cpu1|state~313_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector404~1_combout\,
	datac => \cpu1|Selector404~0_combout\,
	datad => \cpu1|state~313_combout\,
	combout => \cpu1|Selector404~2_combout\);

-- Location: LCCOMB_X12_Y15_N16
\cpu1|Mux463~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux463~0_combout\ = (\cpu1|op_code\(1) & ((!\cpu1|Mux147~0_combout\) # (!\cpu1|Mux147~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux147~1_combout\,
	datac => \cpu1|Mux147~0_combout\,
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux463~0_combout\);

-- Location: LCCOMB_X12_Y15_N28
\cpu1|Mux579~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux579~1_combout\ = (\cpu1|op_code\(6) & (!\cpu1|Mux580~1_combout\)) # (!\cpu1|op_code\(6) & (((\cpu1|op_code\(2)) # (!\cpu1|Mux463~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux580~1_combout\,
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|Mux463~0_combout\,
	combout => \cpu1|Mux579~1_combout\);

-- Location: LCCOMB_X12_Y15_N2
\cpu1|Mux579~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux579~0_combout\ = (!\cpu1|op_code\(6) & ((\cpu1|op_code\(3) & ((!\cpu1|op_code\(2)))) # (!\cpu1|op_code\(3) & (!\cpu1|op_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux579~0_combout\);

-- Location: LCCOMB_X12_Y15_N6
\cpu1|acca[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|acca[0]~1_combout\ = (\cpu1|alu_ctrl.alu_tfr~1_combout\ & ((\cpu1|Mux579~0_combout\) # ((\cpu1|Selector404~2_combout\ & \cpu1|Mux579~1_combout\)))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\ & (\cpu1|Selector404~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector404~2_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Mux579~1_combout\,
	datad => \cpu1|Mux579~0_combout\,
	combout => \cpu1|acca[0]~1_combout\);

-- Location: LCCOMB_X12_Y15_N18
\cpu1|acca[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|acca[5]~0_combout\ = (\cpu1|op_code\(3) & (\cpu1|op_code\(2))) # (!\cpu1|op_code\(3) & (\cpu1|op_code\(0) & ((\cpu1|op_code\(2)) # (!\cpu1|Mux463~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|Mux463~0_combout\,
	combout => \cpu1|acca[5]~0_combout\);

-- Location: LCCOMB_X12_Y15_N4
\cpu1|Mux581~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux581~0_combout\ = ((\cpu1|op_code\(6) & (!\cpu1|Mux580~1_combout\)) # (!\cpu1|op_code\(6) & ((\cpu1|acca[5]~0_combout\)))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux580~1_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|acca[5]~0_combout\,
	combout => \cpu1|Mux581~0_combout\);

-- Location: LCCOMB_X15_Y15_N8
\cpu1|WideOr49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr49~0_combout\ = (!\cpu1|state.rti_acca_state~q\ & (!\cpu1|state.pulu_acca_state~q\ & !\cpu1|state.puls_acca_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_acca_state~q\,
	datab => \cpu1|state.pulu_acca_state~q\,
	datac => \cpu1|state.puls_acca_state~q\,
	combout => \cpu1|WideOr49~0_combout\);

-- Location: LCCOMB_X15_Y15_N10
\cpu1|Selector188~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector188~0_combout\ = (\cpu1|acca[0]~1_combout\ & (\cpu1|Mux581~0_combout\ & (!\cpu1|WideOr49~0_combout\))) # (!\cpu1|acca[0]~1_combout\ & (((\cpu1|Mux581~0_combout\ & !\cpu1|WideOr49~0_combout\)) # (!\cpu1|Mux580~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|acca[0]~1_combout\,
	datab => \cpu1|Mux581~0_combout\,
	datac => \cpu1|WideOr49~0_combout\,
	datad => \cpu1|Mux580~4_combout\,
	combout => \cpu1|Selector188~0_combout\);

-- Location: LCCOMB_X11_Y19_N16
\cpu1|Selector193~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector193~0_combout\ = (!\cpu1|Selector188~0_combout\ & ((\cpu1|Mux580~4_combout\ & (\cpu1|Selector379~7_combout\)) # (!\cpu1|Mux580~4_combout\ & ((\cpu1|Selector387~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux580~4_combout\,
	datab => \cpu1|Selector188~0_combout\,
	datac => \cpu1|Selector379~7_combout\,
	datad => \cpu1|Selector387~11_combout\,
	combout => \cpu1|Selector193~0_combout\);

-- Location: LCCOMB_X11_Y19_N26
\cpu1|Selector193~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector193~1_combout\ = (\cpu1|Selector193~0_combout\) # ((\cpu1|Mux581~1_combout\ & \cpuDataIn[0]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux581~1_combout\,
	datac => \cpuDataIn[0]~24_combout\,
	datad => \cpu1|Selector193~0_combout\,
	combout => \cpu1|Selector193~1_combout\);

-- Location: LCCOMB_X6_Y12_N14
\cpu1|Selector406~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector406~0_combout\ = (!\cpu1|WideOr227~0_combout\ & ((\cpu1|md\(1)) # ((\cpu1|md\(0)) # (\cpu1|md\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datab => \cpu1|WideOr227~0_combout\,
	datac => \cpu1|md\(0),
	datad => \cpu1|md\(2),
	combout => \cpu1|Selector406~0_combout\);

-- Location: LCCOMB_X7_Y12_N12
\cpu1|Mux156~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux156~0_combout\ = (!\cpu1|md\(6) & !\cpu1|md\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md\(6),
	datad => \cpu1|md\(5),
	combout => \cpu1|Mux156~0_combout\);

-- Location: LCCOMB_X7_Y12_N14
\cpu1|Selector406~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector406~1_combout\ = (\cpu1|Selector406~0_combout\) # ((\cpu1|state.exg2_state~q\ & ((\cpu1|md\(4)) # (!\cpu1|Mux156~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector406~0_combout\,
	datab => \cpu1|state.exg2_state~q\,
	datac => \cpu1|md\(4),
	datad => \cpu1|Mux156~0_combout\,
	combout => \cpu1|Selector406~1_combout\);

-- Location: LCCOMB_X5_Y13_N14
\cpu1|WideOr43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr43~1_combout\ = (!\cpu1|state.decode1_state~q\ & (\cpu1|state.reset_state~q\ & (\cpu1|WideOr87~1_combout\ & \cpu1|WideOr87~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode1_state~q\,
	datab => \cpu1|state.reset_state~q\,
	datac => \cpu1|WideOr87~1_combout\,
	datad => \cpu1|WideOr87~0_combout\,
	combout => \cpu1|WideOr43~1_combout\);

-- Location: LCCOMB_X11_Y14_N26
\cpu1|WideOr52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr52~0_combout\ = (!\cpu1|state.muld_state~q\ & (\cpu1|WideOr56~0_combout\ & \cpu1|WideOr43~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.muld_state~q\,
	datab => \cpu1|WideOr56~0_combout\,
	datad => \cpu1|WideOr43~1_combout\,
	combout => \cpu1|WideOr52~0_combout\);

-- Location: LCCOMB_X5_Y11_N12
\cpu1|Mux110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux110~0_combout\ = (!\cpu1|op_code\(5) & !\cpu1|op_code\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(7),
	combout => \cpu1|Mux110~0_combout\);

-- Location: LCCOMB_X6_Y13_N28
\cpu1|Selector406~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector406~2_combout\ = ((\cpu1|op_code\(6) & ((\cpu1|Mux143~0_combout\) # (\cpu1|op_code\(4)))) # (!\cpu1|op_code\(6) & ((!\cpu1|op_code\(4))))) # (!\cpu1|Mux110~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux110~0_combout\,
	datab => \cpu1|Mux143~0_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(4),
	combout => \cpu1|Selector406~2_combout\);

-- Location: LCCOMB_X3_Y13_N2
\cpu1|Mux93~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux93~4_combout\ = (!\cpu1|op_code\(1) & \cpu1|op_code\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux93~4_combout\);

-- Location: LCCOMB_X5_Y11_N10
\cpu1|Selector406~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector406~3_combout\ = (\cpu1|Selector406~2_combout\) # ((!\cpu1|op_code\(6) & ((!\cpu1|Mux93~4_combout\) # (!\cpu1|op_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector406~2_combout\,
	datab => \cpu1|op_code\(6),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|Mux93~4_combout\,
	combout => \cpu1|Selector406~3_combout\);

-- Location: LCCOMB_X14_Y11_N26
\cpu1|Selector406~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector406~4_combout\ = (\cpu1|WideOr52~0_combout\ & ((\cpu1|WideOr49~0_combout\) # ((\cpu1|Selector406~3_combout\ & \cpu1|state.decode1_state~q\)))) # (!\cpu1|WideOr52~0_combout\ & (((\cpu1|Selector406~3_combout\ & \cpu1|state.decode1_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr52~0_combout\,
	datab => \cpu1|WideOr49~0_combout\,
	datac => \cpu1|Selector406~3_combout\,
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector406~4_combout\);

-- Location: LCCOMB_X15_Y15_N12
\cpu1|acca[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|acca[5]~2_combout\ = (!\hold~q\ & (((!\cpu1|Selector406~1_combout\ & !\cpu1|Selector406~4_combout\)) # (!\cpu1|Mux581~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector406~1_combout\,
	datab => \cpu1|Mux581~0_combout\,
	datac => \cpu1|Selector406~4_combout\,
	datad => \hold~q\,
	combout => \cpu1|acca[5]~2_combout\);

-- Location: FF_X11_Y19_N27
\cpu1|acca[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector193~1_combout\,
	ena => \cpu1|acca[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|acca\(0));

-- Location: LCCOMB_X11_Y16_N20
\cpu1|right_ctrl.accd_right~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|right_ctrl.accd_right~3_combout\ = (\cpu1|state.indexed_state~q\ & (\cpu1|Mux370~6_combout\ & (\cpu1|md\(7) & \cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexed_state~q\,
	datab => \cpu1|Mux370~6_combout\,
	datac => \cpu1|md\(7),
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|right_ctrl.accd_right~3_combout\);

-- Location: LCCOMB_X15_Y19_N10
\cpu1|Selector362~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector362~0_combout\ = (\cpu1|acca\(0) & ((\cpu1|right_ctrl.accd_right~3_combout\) # ((\cpu1|md\(8) & \cpu1|Mux535~6_combout\)))) # (!\cpu1|acca\(0) & (\cpu1|md\(8) & (\cpu1|Mux535~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|acca\(0),
	datab => \cpu1|md\(8),
	datac => \cpu1|Mux535~6_combout\,
	datad => \cpu1|right_ctrl.accd_right~3_combout\,
	combout => \cpu1|Selector362~0_combout\);

-- Location: LCCOMB_X7_Y13_N16
\cpu1|Selector355~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector355~0_combout\ = (!\cpu1|md\(7) & (\cpu1|state.indexed_state~q\ & (\cpu1|md\(4) & \cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(7),
	datab => \cpu1|state.indexed_state~q\,
	datac => \cpu1|md\(4),
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|Selector355~0_combout\);

-- Location: LCCOMB_X8_Y13_N10
\cpu1|Selector355~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector355~1_combout\ = (\cpu1|Mux572~0_combout\ & (\cpu1|md\(7) & ((\cpu1|state.pcrel8_state~q\) # (\cpu1|state.index8_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pcrel8_state~q\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|state.index8_state~q\,
	datad => \cpu1|md\(7),
	combout => \cpu1|Selector355~1_combout\);

-- Location: LCCOMB_X8_Y13_N16
\cpu1|Selector355~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector355~2_combout\ = (!\cpu1|Selector355~0_combout\ & (!\cpu1|Selector355~1_combout\ & ((!\cpu1|right_ctrl.accb_right~2_combout\) # (!\cpu1|accb\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|accb\(7),
	datab => \cpu1|right_ctrl.accb_right~2_combout\,
	datac => \cpu1|Selector355~0_combout\,
	datad => \cpu1|Selector355~1_combout\,
	combout => \cpu1|Selector355~2_combout\);

-- Location: LCCOMB_X8_Y13_N30
\cpu1|Selector356~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector356~0_combout\ = (\cpu1|Selector355~2_combout\ & ((!\cpu1|acca\(7)) # (!\cpu1|right_ctrl.acca_right~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right_ctrl.acca_right~2_combout\,
	datac => \cpu1|acca\(7),
	datad => \cpu1|Selector355~2_combout\,
	combout => \cpu1|Selector356~0_combout\);

-- Location: LCCOMB_X14_Y19_N2
\cpu1|Selector362~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector362~1_combout\ = (\cpu1|Selector362~0_combout\) # (((\cpu1|right_ctrl.ea_right~0_combout\ & \cpu1|ea\(8))) # (!\cpu1|Selector356~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right_ctrl.ea_right~0_combout\,
	datab => \cpu1|ea\(8),
	datac => \cpu1|Selector362~0_combout\,
	datad => \cpu1|Selector356~0_combout\,
	combout => \cpu1|Selector362~1_combout\);

-- Location: LCCOMB_X9_Y13_N30
\cpu1|alu_ctrl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl~0_combout\ = (\cpu1|md\(1) & !\cpu1|md\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datac => \cpu1|md\(3),
	combout => \cpu1|alu_ctrl~0_combout\);

-- Location: LCCOMB_X9_Y12_N16
\cpu1|Selector601~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector601~2_combout\ = (\cpu1|alu_ctrl~0_combout\ & (\cpu1|md\(7) & (!\cpu1|md\(2) & \cpu1|state.indexed_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl~0_combout\,
	datab => \cpu1|md\(7),
	datac => \cpu1|md\(2),
	datad => \cpu1|state.indexed_state~q\,
	combout => \cpu1|Selector601~2_combout\);

-- Location: LCCOMB_X7_Y12_N28
\cpu1|ix_ctrl.load_ix~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|ix_ctrl.load_ix~7_combout\ = (!\cpu1|md\(5) & (!\cpu1|md\(6) & ((\cpu1|Selector601~2_combout\) # (!\cpu1|Selector580~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(5),
	datab => \cpu1|md\(6),
	datac => \cpu1|Selector580~5_combout\,
	datad => \cpu1|Selector601~2_combout\,
	combout => \cpu1|ix_ctrl.load_ix~7_combout\);

-- Location: LCCOMB_X6_Y12_N16
\cpu1|Mux370~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~0_combout\ = (!\cpu1|md\(3) & (\cpu1|md\(0) & (!\cpu1|md\(1) & !\cpu1|md\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Mux370~0_combout\);

-- Location: LCCOMB_X16_Y12_N24
\cpu1|ix_ctrl.load_ix~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|ix_ctrl.load_ix~5_combout\ = (\cpu1|Mux370~0_combout\ & (((\cpu1|alu_ctrl.alu_abx~1_combout\ & \cpu1|Mux28~3_combout\)) # (!\cpu1|WideOr227~0_combout\))) # (!\cpu1|Mux370~0_combout\ & (\cpu1|alu_ctrl.alu_abx~1_combout\ & (\cpu1|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux370~0_combout\,
	datab => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datac => \cpu1|Mux28~3_combout\,
	datad => \cpu1|WideOr227~0_combout\,
	combout => \cpu1|ix_ctrl.load_ix~5_combout\);

-- Location: LCCOMB_X11_Y12_N20
\cpu1|Mux349~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~0_combout\ = (\cpu1|md\(4) & (!\cpu1|md\(6) & (!\cpu1|md\(5) & !\cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(6),
	datac => \cpu1|md\(5),
	datad => \cpu1|md\(7),
	combout => \cpu1|Mux349~0_combout\);

-- Location: LCCOMB_X16_Y12_N22
\cpu1|ix_ctrl.load_ix~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|ix_ctrl.load_ix~4_combout\ = (\cpu1|Mux28~9_combout\ & ((\cpu1|state.lea_state~q\) # ((\cpu1|state.exg2_state~q\ & \cpu1|Mux349~0_combout\)))) # (!\cpu1|Mux28~9_combout\ & (((\cpu1|state.exg2_state~q\ & \cpu1|Mux349~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~9_combout\,
	datab => \cpu1|state.lea_state~q\,
	datac => \cpu1|state.exg2_state~q\,
	datad => \cpu1|Mux349~0_combout\,
	combout => \cpu1|ix_ctrl.load_ix~4_combout\);

-- Location: LCCOMB_X11_Y15_N16
\cpu1|ix_ctrl.pull_lo_ix~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|ix_ctrl.pull_lo_ix~0_combout\ = (\cpu1|Mux147~2_combout\) # (((!\cpu1|Mux28~13_combout\) # (!\cpu1|Mux138~0_combout\)) # (!\cpu1|fic~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux147~2_combout\,
	datab => \cpu1|fic~q\,
	datac => \cpu1|Mux138~0_combout\,
	datad => \cpu1|Mux28~13_combout\,
	combout => \cpu1|ix_ctrl.pull_lo_ix~0_combout\);

-- Location: LCCOMB_X16_Y12_N10
\cpu1|ix_ctrl.load_ix~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|ix_ctrl.load_ix~6_combout\ = (\cpu1|ix_ctrl.load_ix~7_combout\) # ((\cpu1|ix_ctrl.load_ix~5_combout\) # ((\cpu1|ix_ctrl.load_ix~4_combout\) # (!\cpu1|ix_ctrl.pull_lo_ix~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~7_combout\,
	datab => \cpu1|ix_ctrl.load_ix~5_combout\,
	datac => \cpu1|ix_ctrl.load_ix~4_combout\,
	datad => \cpu1|ix_ctrl.pull_lo_ix~0_combout\,
	combout => \cpu1|ix_ctrl.load_ix~6_combout\);

-- Location: LCCOMB_X15_Y11_N12
\cpu1|ix_ctrl.pull_hi_ix~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|ix_ctrl.pull_hi_ix~0_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~0_combout\ & ((\cpu1|state.puls_ixh_state~q\) # ((\cpu1|state.pulu_ixh_state~q\) # (\cpu1|state.rti_ixh_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_ixh_state~q\,
	datab => \cpu1|state.pulu_ixh_state~q\,
	datac => \cpu1|state.rti_ixh_state~q\,
	datad => \cpu1|ix_ctrl.pull_lo_ix~0_combout\,
	combout => \cpu1|ix_ctrl.pull_hi_ix~0_combout\);

-- Location: LCCOMB_X19_Y18_N2
\cpu1|Selector209~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector209~2_combout\ = (\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (((\cpuDataIn[0]~24_combout\)))) # (!\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (\cpu1|Selector379~7_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector379~7_combout\,
	datab => \cpu1|ix_ctrl.load_ix~6_combout\,
	datac => \cpu1|ix_ctrl.pull_hi_ix~0_combout\,
	datad => \cpuDataIn[0]~24_combout\,
	combout => \cpu1|Selector209~2_combout\);

-- Location: LCCOMB_X16_Y12_N20
\cpu1|ix_ctrl.pull_lo_ix~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|ix_ctrl.pull_lo_ix~1_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~0_combout\ & ((\cpu1|state.pulu_ixl_state~q\) # ((\cpu1|state.rti_ixl_state~q\) # (\cpu1|state.puls_ixl_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.pull_lo_ix~0_combout\,
	datab => \cpu1|state.pulu_ixl_state~q\,
	datac => \cpu1|state.rti_ixl_state~q\,
	datad => \cpu1|state.puls_ixl_state~q\,
	combout => \cpu1|ix_ctrl.pull_lo_ix~1_combout\);

-- Location: LCCOMB_X16_Y12_N8
\cpu1|Selector412~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector412~6_combout\ = (\cpu1|state.decode1_state~q\ & ((!\cpu1|Mux51~0_combout\) # (!\cpu1|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~3_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Mux51~0_combout\,
	combout => \cpu1|Selector412~6_combout\);

-- Location: LCCOMB_X16_Y12_N26
\cpu1|Selector412~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector412~5_combout\ = (\cpu1|Mux28~9_combout\ & (((\cpu1|state.exg2_state~q\ & !\cpu1|Mux349~0_combout\)))) # (!\cpu1|Mux28~9_combout\ & ((\cpu1|state.lea_state~q\) # ((\cpu1|state.exg2_state~q\ & !\cpu1|Mux349~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~9_combout\,
	datab => \cpu1|state.lea_state~q\,
	datac => \cpu1|state.exg2_state~q\,
	datad => \cpu1|Mux349~0_combout\,
	combout => \cpu1|Selector412~5_combout\);

-- Location: LCCOMB_X16_Y12_N2
\cpu1|Selector412~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector412~7_combout\ = (\cpu1|Selector412~6_combout\) # ((\cpu1|Selector412~5_combout\) # ((!\cpu1|Mux370~0_combout\ & !\cpu1|WideOr227~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux370~0_combout\,
	datab => \cpu1|Selector412~6_combout\,
	datac => \cpu1|Selector412~5_combout\,
	datad => \cpu1|WideOr227~0_combout\,
	combout => \cpu1|Selector412~7_combout\);

-- Location: LCCOMB_X15_Y11_N24
\cpu1|WideOr61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr61~0_combout\ = (!\cpu1|state.rti_ixl_state~q\ & (!\cpu1|state.rti_ixh_state~q\ & (!\cpu1|state.puls_ixh_state~q\ & !\cpu1|state.puls_ixl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_ixl_state~q\,
	datab => \cpu1|state.rti_ixh_state~q\,
	datac => \cpu1|state.puls_ixh_state~q\,
	datad => \cpu1|state.puls_ixl_state~q\,
	combout => \cpu1|WideOr61~0_combout\);

-- Location: LCCOMB_X16_Y12_N4
\cpu1|WideOr61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr61~1_combout\ = (!\cpu1|state.pulu_ixh_state~q\ & (!\cpu1|state.decode1_state~q\ & (!\cpu1|state.pulu_ixl_state~q\ & \cpu1|WideOr61~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_ixh_state~q\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|state.pulu_ixl_state~q\,
	datad => \cpu1|WideOr61~0_combout\,
	combout => \cpu1|WideOr61~1_combout\);

-- Location: LCCOMB_X7_Y12_N22
\cpu1|Selector412~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector412~8_combout\ = (!\cpu1|Mux156~0_combout\ & ((\cpu1|state.postincr1_state~q\) # ((\cpu1|state.indexed_state~q\) # (\cpu1|state.postincr2_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.postincr1_state~q\,
	datab => \cpu1|state.indexed_state~q\,
	datac => \cpu1|state.postincr2_state~q\,
	datad => \cpu1|Mux156~0_combout\,
	combout => \cpu1|Selector412~8_combout\);

-- Location: LCCOMB_X11_Y16_N16
\cpu1|Selector415~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~4_combout\ = (\cpu1|state.indexed_state~q\ & ((\cpu1|md\(2)) # ((!\cpu1|alu_ctrl~0_combout\) # (!\cpu1|md\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(2),
	datab => \cpu1|md\(7),
	datac => \cpu1|state.indexed_state~q\,
	datad => \cpu1|alu_ctrl~0_combout\,
	combout => \cpu1|Selector415~4_combout\);

-- Location: LCCOMB_X4_Y14_N28
\cpu1|Selector415~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~0_combout\ = (!\cpu1|state.postincr1_state~q\ & (!\cpu1|state.indexed_state~q\ & !\cpu1|state.postincr2_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.postincr1_state~q\,
	datac => \cpu1|state.indexed_state~q\,
	datad => \cpu1|state.postincr2_state~q\,
	combout => \cpu1|Selector415~0_combout\);

-- Location: LCCOMB_X8_Y14_N0
\cpu1|WideOr68~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr68~4_combout\ = (!\cpu1|state.lea_state~q\ & (\cpu1|state.reset_state~q\ & (\cpu1|WideOr56~0_combout\ & \cpu1|Selector415~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.lea_state~q\,
	datab => \cpu1|state.reset_state~q\,
	datac => \cpu1|WideOr56~0_combout\,
	datad => \cpu1|Selector415~0_combout\,
	combout => \cpu1|WideOr68~4_combout\);

-- Location: LCCOMB_X15_Y12_N16
\cpu1|Selector412~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector412~4_combout\ = (\cpu1|Selector412~8_combout\) # ((\cpu1|Selector415~4_combout\) # ((\cpu1|WideOr61~1_combout\ & \cpu1|WideOr68~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr61~1_combout\,
	datab => \cpu1|Selector412~8_combout\,
	datac => \cpu1|Selector415~4_combout\,
	datad => \cpu1|WideOr68~4_combout\,
	combout => \cpu1|Selector412~4_combout\);

-- Location: LCCOMB_X16_Y12_N0
\cpu1|xreg[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|xreg[5]~0_combout\ = (!\hold~q\ & (((!\cpu1|Selector412~7_combout\ & !\cpu1|Selector412~4_combout\)) # (!\cpu1|ix_ctrl.pull_lo_ix~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hold~q\,
	datab => \cpu1|Selector412~7_combout\,
	datac => \cpu1|Selector412~4_combout\,
	datad => \cpu1|ix_ctrl.pull_lo_ix~0_combout\,
	combout => \cpu1|xreg[5]~0_combout\);

-- Location: LCCOMB_X19_Y18_N26
\cpu1|xreg[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|xreg[13]~2_combout\ = (!\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & \cpu1|xreg[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ix_ctrl.pull_lo_ix~1_combout\,
	datad => \cpu1|xreg[5]~0_combout\,
	combout => \cpu1|xreg[13]~2_combout\);

-- Location: FF_X19_Y18_N3
\cpu1|xreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector209~2_combout\,
	ena => \cpu1|xreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(8));

-- Location: LCCOMB_X6_Y11_N24
\cpu1|up_ctrl.load_up~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~1_combout\ = (\cpu1|op_code\(6) & (\cpu1|fic~q\ & \cpu1|op_code\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datac => \cpu1|fic~q\,
	datad => \cpu1|op_code\(7),
	combout => \cpu1|up_ctrl.load_up~1_combout\);

-- Location: LCCOMB_X16_Y15_N6
\cpu1|sp_ctrl.pull_hi_sp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.pull_hi_sp~0_combout\ = (\cpu1|state.pulu_sph_state~q\ & (((!\cpu1|Mux28~13_combout\) # (!\cpu1|Mux147~2_combout\)) # (!\cpu1|up_ctrl.load_up~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_sph_state~q\,
	datab => \cpu1|up_ctrl.load_up~1_combout\,
	datac => \cpu1|Mux147~2_combout\,
	datad => \cpu1|Mux28~13_combout\,
	combout => \cpu1|sp_ctrl.pull_hi_sp~0_combout\);

-- Location: LCCOMB_X16_Y15_N18
\cpu1|sp_ctrl.load_sp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~5_combout\ = (\cpu1|up_ctrl.load_up~1_combout\ & (\cpu1|Mux147~2_combout\ & \cpu1|Mux28~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|up_ctrl.load_up~1_combout\,
	datac => \cpu1|Mux147~2_combout\,
	datad => \cpu1|Mux28~13_combout\,
	combout => \cpu1|sp_ctrl.load_sp~5_combout\);

-- Location: LCCOMB_X9_Y11_N8
\cpu1|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~0_combout\ = (\cpu1|Mux28~2_combout\ & (!\cpu1|op_code\(5) & \cpu1|op_code\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux28~2_combout\,
	datac => \cpu1|op_code\(5),
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Mux76~0_combout\);

-- Location: LCCOMB_X9_Y11_N30
\cpu1|Selector596~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~8_combout\ = (\cpu1|op_code\(1) & (\cpu1|op_code\(0) & (\cpu1|op_code\(5) $ (!\cpu1|op_code\(3))))) # (!\cpu1|op_code\(1) & (\cpu1|op_code\(5) & (!\cpu1|op_code\(0) & \cpu1|op_code\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Selector596~8_combout\);

-- Location: LCCOMB_X9_Y11_N0
\cpu1|Selector596~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~9_combout\ = (\cpu1|op_code\(2) & (\cpu1|Selector596~8_combout\ & !\cpu1|op_code\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(2),
	datac => \cpu1|Selector596~8_combout\,
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Selector596~9_combout\);

-- Location: LCCOMB_X9_Y11_N26
\cpu1|Mux76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux76~1_combout\ = (!\cpu1|op_code\(6) & ((\cpu1|Mux76~0_combout\) # ((\cpu1|op_code\(4) & \cpu1|Selector596~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|Mux76~0_combout\,
	datac => \cpu1|op_code\(4),
	datad => \cpu1|Selector596~9_combout\,
	combout => \cpu1|Mux76~1_combout\);

-- Location: LCCOMB_X10_Y13_N22
\cpu1|Selector601~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector601~1_combout\ = (\cpu1|WideOr95~0_combout\ & (!\cpu1|Selector601~0_combout\ & ((!\cpu1|Mux76~1_combout\) # (!\cpu1|state.decode1_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode1_state~q\,
	datab => \cpu1|WideOr95~0_combout\,
	datac => \cpu1|Mux76~1_combout\,
	datad => \cpu1|Selector601~0_combout\,
	combout => \cpu1|Selector601~1_combout\);

-- Location: LCCOMB_X5_Y13_N20
\cpu1|Mux28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~8_combout\ = (!\cpu1|op_code\(3) & (!\cpu1|op_code\(1) & (!\cpu1|op_code\(0) & \cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~8_combout\);

-- Location: LCCOMB_X14_Y14_N20
\cpu1|state~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~356_combout\ = (\cpu1|alu_ctrl.alu_abx~1_combout\ & (!\cpu1|state~312_combout\ & (\cpu1|Mux28~8_combout\ & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datab => \cpu1|state~312_combout\,
	datac => \cpu1|Mux28~8_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~356_combout\);

-- Location: FF_X14_Y14_N21
\cpu1|state.pshs_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~356_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_state~q\);

-- Location: LCCOMB_X15_Y13_N12
\cpu1|state~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~431_combout\ = (\cpu1|ea\(7) & (\cpu1|state.pshs_state~q\ & !\cpu1|state~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(7),
	datac => \cpu1|state.pshs_state~q\,
	datad => \cpu1|state~312_combout\,
	combout => \cpu1|state~431_combout\);

-- Location: FF_X15_Y13_N13
\cpu1|state.pshs_pcl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~431_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_pcl_state~q\);

-- Location: LCCOMB_X16_Y13_N2
\cpu1|state~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~425_combout\ = (\cpu1|state.pshs_pcl_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~28_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|state.pshs_pcl_state~q\,
	combout => \cpu1|state~425_combout\);

-- Location: FF_X16_Y13_N3
\cpu1|state.pshs_pch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~425_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_pch_state~q\);

-- Location: LCCOMB_X17_Y13_N22
\cpu1|Selector531~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector531~0_combout\ = (\cpu1|ea\(6) & ((\cpu1|state.pshs_pch_state~q\) # ((\cpu1|state.pshs_state~q\ & !\cpu1|ea\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_state~q\,
	datab => \cpu1|ea\(7),
	datac => \cpu1|ea\(6),
	datad => \cpu1|state.pshs_pch_state~q\,
	combout => \cpu1|Selector531~0_combout\);

-- Location: FF_X16_Y14_N9
\cpu1|state.pshs_upl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \cpu1|Selector531~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	sload => VCC,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_upl_state~q\);

-- Location: LCCOMB_X16_Y14_N30
\cpu1|state~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~426_combout\ = (\cpu1|state.pshs_upl_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_upl_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~426_combout\);

-- Location: FF_X16_Y14_N31
\cpu1|state.pshs_uph_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~426_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_uph_state~q\);

-- Location: LCCOMB_X17_Y13_N10
\cpu1|Selector533~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector533~0_combout\ = (\cpu1|state.pshs_pch_state~q\) # ((!\cpu1|ea\(7) & \cpu1|state.pshs_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(7),
	datac => \cpu1|state.pshs_state~q\,
	datad => \cpu1|state.pshs_pch_state~q\,
	combout => \cpu1|Selector533~0_combout\);

-- Location: LCCOMB_X17_Y13_N24
\cpu1|Selector537~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector537~0_combout\ = (!\cpu1|ea\(5) & ((\cpu1|state.pshs_uph_state~q\) # ((!\cpu1|ea\(6) & \cpu1|Selector533~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_uph_state~q\,
	datab => \cpu1|ea\(5),
	datac => \cpu1|ea\(6),
	datad => \cpu1|Selector533~0_combout\,
	combout => \cpu1|Selector537~0_combout\);

-- Location: LCCOMB_X17_Y14_N16
\cpu1|Selector533~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector533~1_combout\ = (\cpu1|ea\(5) & ((\cpu1|state.pshs_uph_state~q\) # ((\cpu1|Selector533~0_combout\ & !\cpu1|ea\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_uph_state~q\,
	datab => \cpu1|ea\(5),
	datac => \cpu1|Selector533~0_combout\,
	datad => \cpu1|ea\(6),
	combout => \cpu1|Selector533~1_combout\);

-- Location: FF_X17_Y14_N17
\cpu1|state.pshs_iyl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector533~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_iyl_state~q\);

-- Location: LCCOMB_X16_Y13_N20
\cpu1|state~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~427_combout\ = (\cpu1|state.pshs_iyl_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~28_combout\,
	datab => \cpu1|state.pshs_iyl_state~q\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|process_22~0_combout\,
	combout => \cpu1|state~427_combout\);

-- Location: FF_X16_Y13_N21
\cpu1|state.pshs_iyh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~427_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_iyh_state~q\);

-- Location: LCCOMB_X16_Y12_N18
\cpu1|Selector535~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector535~0_combout\ = (!\cpu1|ea\(7) & (\cpu1|state.pshs_state~q\ & (!\cpu1|ea\(5) & !\cpu1|ea\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(7),
	datab => \cpu1|state.pshs_state~q\,
	datac => \cpu1|ea\(5),
	datad => \cpu1|ea\(6),
	combout => \cpu1|Selector535~0_combout\);

-- Location: LCCOMB_X17_Y13_N16
\cpu1|Selector535~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector535~1_combout\ = (!\cpu1|ea\(5) & ((\cpu1|state.pshs_uph_state~q\) # ((!\cpu1|ea\(6) & \cpu1|state.pshs_pch_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_uph_state~q\,
	datab => \cpu1|ea\(5),
	datac => \cpu1|ea\(6),
	datad => \cpu1|state.pshs_pch_state~q\,
	combout => \cpu1|Selector535~1_combout\);

-- Location: LCCOMB_X12_Y14_N2
\cpu1|Selector535~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector535~2_combout\ = (\cpu1|ea\(4) & ((\cpu1|state.pshs_iyh_state~q\) # ((\cpu1|Selector535~0_combout\) # (\cpu1|Selector535~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_iyh_state~q\,
	datab => \cpu1|ea\(4),
	datac => \cpu1|Selector535~0_combout\,
	datad => \cpu1|Selector535~1_combout\,
	combout => \cpu1|Selector535~2_combout\);

-- Location: FF_X12_Y14_N3
\cpu1|state.pshs_ixl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector535~2_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_ixl_state~q\);

-- Location: LCCOMB_X16_Y13_N22
\cpu1|state~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~428_combout\ = (\cpu1|state.pshs_ixl_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~28_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|state.pshs_ixl_state~q\,
	combout => \cpu1|state~428_combout\);

-- Location: FF_X16_Y13_N23
\cpu1|state.pshs_ixh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~428_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_ixh_state~q\);

-- Location: LCCOMB_X16_Y13_N18
\cpu1|Selector539~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector539~0_combout\ = (\cpu1|state.pshs_ixh_state~q\) # ((!\cpu1|ea\(4) & ((\cpu1|Selector537~0_combout\) # (\cpu1|state.pshs_iyh_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(4),
	datab => \cpu1|Selector537~0_combout\,
	datac => \cpu1|state.pshs_ixh_state~q\,
	datad => \cpu1|state.pshs_iyh_state~q\,
	combout => \cpu1|Selector539~0_combout\);

-- Location: LCCOMB_X16_Y13_N4
\cpu1|Selector537~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector537~1_combout\ = (\cpu1|ea\(3) & \cpu1|Selector539~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(3),
	datad => \cpu1|Selector539~0_combout\,
	combout => \cpu1|Selector537~1_combout\);

-- Location: FF_X16_Y13_N5
\cpu1|state.pshs_dp_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector537~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_dp_state~q\);

-- Location: LCCOMB_X16_Y13_N24
\cpu1|Selector540~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector540~0_combout\ = (\cpu1|state.pshs_dp_state~q\) # ((!\cpu1|ea\(3) & \cpu1|Selector539~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(3),
	datab => \cpu1|Selector539~0_combout\,
	datac => \cpu1|state.pshs_dp_state~q\,
	combout => \cpu1|Selector540~0_combout\);

-- Location: LCCOMB_X16_Y13_N12
\cpu1|Selector538~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector538~0_combout\ = (\cpu1|ea\(1) & ((\cpu1|state.pshs_accb_state~q\) # ((!\cpu1|ea\(2) & \cpu1|Selector540~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_accb_state~q\,
	datab => \cpu1|ea\(2),
	datac => \cpu1|ea\(1),
	datad => \cpu1|Selector540~0_combout\,
	combout => \cpu1|Selector538~0_combout\);

-- Location: FF_X16_Y13_N13
\cpu1|state.pshs_acca_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector538~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_acca_state~q\);

-- Location: LCCOMB_X14_Y13_N14
\cpu1|state~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~403_combout\ = (\cpu1|ea\(0) & (!\cpu1|state.pshs_acca_state~q\ & (!\cpu1|state.pshs_accb_state~q\))) # (!\cpu1|ea\(0) & (((!\cpu1|ea\(1)) # (!\cpu1|state.pshs_accb_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_acca_state~q\,
	datab => \cpu1|ea\(0),
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|ea\(1),
	combout => \cpu1|state~403_combout\);

-- Location: LCCOMB_X17_Y12_N22
\cpu1|lic~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~13_combout\ = (\cpu1|ea\(3)) # ((\cpu1|ea\(2)) # ((\cpu1|ea\(1)) # (\cpu1|ea\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(3),
	datab => \cpu1|ea\(2),
	datac => \cpu1|ea\(1),
	datad => \cpu1|ea\(0),
	combout => \cpu1|lic~13_combout\);

-- Location: LCCOMB_X17_Y12_N10
\cpu1|lic~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~9_combout\ = (!\cpu1|ea\(2) & (!\cpu1|ea\(1) & !\cpu1|ea\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(2),
	datac => \cpu1|ea\(1),
	datad => \cpu1|ea\(0),
	combout => \cpu1|lic~9_combout\);

-- Location: LCCOMB_X17_Y12_N24
\cpu1|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Equal4~1_combout\ = (!\cpu1|ea\(3) & !\cpu1|ea\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(3),
	datad => \cpu1|ea\(4),
	combout => \cpu1|Equal4~1_combout\);

-- Location: LCCOMB_X16_Y13_N10
\cpu1|state~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~402_combout\ = (\cpu1|lic~9_combout\ & (((\cpu1|Equal4~1_combout\) # (!\cpu1|state.pshs_iyh_state~q\)))) # (!\cpu1|lic~9_combout\ & (!\cpu1|state.pshs_dp_state~q\ & ((!\cpu1|state.pshs_iyh_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|lic~9_combout\,
	datab => \cpu1|state.pshs_dp_state~q\,
	datac => \cpu1|Equal4~1_combout\,
	datad => \cpu1|state.pshs_iyh_state~q\,
	combout => \cpu1|state~402_combout\);

-- Location: LCCOMB_X16_Y13_N6
\cpu1|state~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~404_combout\ = (\cpu1|state~403_combout\ & (\cpu1|state~402_combout\ & ((!\cpu1|state.pshs_ixh_state~q\) # (!\cpu1|lic~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~403_combout\,
	datab => \cpu1|lic~13_combout\,
	datac => \cpu1|state.pshs_ixh_state~q\,
	datad => \cpu1|state~402_combout\,
	combout => \cpu1|state~404_combout\);

-- Location: LCCOMB_X7_Y12_N6
\cpu1|Selector591~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector591~5_combout\ = (\cpu1|md\(6) & \cpu1|md\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md\(6),
	datad => \cpu1|md\(5),
	combout => \cpu1|Selector591~5_combout\);

-- Location: LCCOMB_X7_Y12_N2
\cpu1|Mux370~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~1_combout\ = (!\cpu1|md\(3) & (\cpu1|md\(2) & (!\cpu1|md\(0) & !\cpu1|md\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(2),
	datac => \cpu1|md\(0),
	datad => \cpu1|md\(1),
	combout => \cpu1|Mux370~1_combout\);

-- Location: LCCOMB_X16_Y14_N2
\cpu1|sp_ctrl.load_sp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~1_combout\ = (!\cpu1|state.int_iyl_state~q\ & (!\cpu1|state.int_upl_state~q\ & (!\cpu1|state.pshs_upl_state~q\ & !\cpu1|state.pshs_iyl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_iyl_state~q\,
	datab => \cpu1|state.int_upl_state~q\,
	datac => \cpu1|state.pshs_upl_state~q\,
	datad => \cpu1|state.pshs_iyl_state~q\,
	combout => \cpu1|sp_ctrl.load_sp~1_combout\);

-- Location: LCCOMB_X15_Y13_N0
\cpu1|sp_ctrl.load_sp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~0_combout\ = (!\cpu1|state.int_pcl_state~q\ & (!\cpu1|state.push_return_lo_state~q\ & (!\cpu1|state.int_pch_state~q\ & !\cpu1|state.pshs_pcl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_pcl_state~q\,
	datab => \cpu1|state.push_return_lo_state~q\,
	datac => \cpu1|state.int_pch_state~q\,
	datad => \cpu1|state.pshs_pcl_state~q\,
	combout => \cpu1|sp_ctrl.load_sp~0_combout\);

-- Location: LCCOMB_X12_Y14_N16
\cpu1|sp_ctrl.load_sp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~3_combout\ = (!\cpu1|state.int_ixh_state~q\ & (!\cpu1|state.int_acca_state~q\ & (!\cpu1|state.int_accb_state~q\ & !\cpu1|state.int_dp_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_ixh_state~q\,
	datab => \cpu1|state.int_acca_state~q\,
	datac => \cpu1|state.int_accb_state~q\,
	datad => \cpu1|state.int_dp_state~q\,
	combout => \cpu1|sp_ctrl.load_sp~3_combout\);

-- Location: LCCOMB_X12_Y14_N6
\cpu1|sp_ctrl.load_sp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~2_combout\ = (!\cpu1|state.int_iyh_state~q\ & (!\cpu1|state.pshs_ixl_state~q\ & (!\cpu1|state.int_uph_state~q\ & !\cpu1|state.int_ixl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_iyh_state~q\,
	datab => \cpu1|state.pshs_ixl_state~q\,
	datac => \cpu1|state.int_uph_state~q\,
	datad => \cpu1|state.int_ixl_state~q\,
	combout => \cpu1|sp_ctrl.load_sp~2_combout\);

-- Location: LCCOMB_X15_Y14_N14
\cpu1|sp_ctrl.load_sp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~4_combout\ = (\cpu1|sp_ctrl.load_sp~1_combout\ & (\cpu1|sp_ctrl.load_sp~0_combout\ & (\cpu1|sp_ctrl.load_sp~3_combout\ & \cpu1|sp_ctrl.load_sp~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.load_sp~1_combout\,
	datab => \cpu1|sp_ctrl.load_sp~0_combout\,
	datac => \cpu1|sp_ctrl.load_sp~3_combout\,
	datad => \cpu1|sp_ctrl.load_sp~2_combout\,
	combout => \cpu1|sp_ctrl.load_sp~4_combout\);

-- Location: LCCOMB_X5_Y12_N10
\cpu1|Mux349~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~1_combout\ = (!\cpu1|md\(4) & (\cpu1|md\(6) & (!\cpu1|md\(7) & !\cpu1|md\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(6),
	datac => \cpu1|md\(7),
	datad => \cpu1|md\(5),
	combout => \cpu1|Mux349~1_combout\);

-- Location: LCCOMB_X7_Y12_N24
\cpu1|sp_ctrl.load_sp~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~7_combout\ = (\cpu1|Mux349~1_combout\ & ((\cpu1|state.exg2_state~q\) # ((\cpu1|state.lea_state~q\ & \cpu1|Mux28~10_combout\)))) # (!\cpu1|Mux349~1_combout\ & (((\cpu1|state.lea_state~q\ & \cpu1|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux349~1_combout\,
	datab => \cpu1|state.exg2_state~q\,
	datac => \cpu1|state.lea_state~q\,
	datad => \cpu1|Mux28~10_combout\,
	combout => \cpu1|sp_ctrl.load_sp~7_combout\);

-- Location: LCCOMB_X7_Y12_N10
\cpu1|sp_ctrl.load_sp~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~8_combout\ = ((\cpu1|sp_ctrl.load_sp~7_combout\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux370~1_combout\))) # (!\cpu1|sp_ctrl.load_sp~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr227~0_combout\,
	datab => \cpu1|Mux370~1_combout\,
	datac => \cpu1|sp_ctrl.load_sp~4_combout\,
	datad => \cpu1|sp_ctrl.load_sp~7_combout\,
	combout => \cpu1|sp_ctrl.load_sp~8_combout\);

-- Location: LCCOMB_X7_Y12_N16
\cpu1|sp_ctrl.load_sp~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~9_combout\ = (\cpu1|sp_ctrl.load_sp~8_combout\) # ((\cpu1|Selector591~5_combout\ & ((\cpu1|Selector601~2_combout\) # (!\cpu1|Selector580~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector591~5_combout\,
	datab => \cpu1|Selector601~2_combout\,
	datac => \cpu1|Selector580~5_combout\,
	datad => \cpu1|sp_ctrl.load_sp~8_combout\,
	combout => \cpu1|sp_ctrl.load_sp~9_combout\);

-- Location: LCCOMB_X17_Y13_N4
\cpu1|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Equal4~2_combout\ = (\cpu1|Equal4~0_combout\ & (!\cpu1|ea\(7) & (\cpu1|Equal4~1_combout\ & \cpu1|lic~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Equal4~0_combout\,
	datab => \cpu1|ea\(7),
	datac => \cpu1|Equal4~1_combout\,
	datad => \cpu1|lic~9_combout\,
	combout => \cpu1|Equal4~2_combout\);

-- Location: LCCOMB_X17_Y13_N2
\cpu1|Equal5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Equal5~4_combout\ = (!\cpu1|ea\(6) & (\cpu1|Equal4~1_combout\ & (!\cpu1|ea\(5) & \cpu1|lic~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(6),
	datab => \cpu1|Equal4~1_combout\,
	datac => \cpu1|ea\(5),
	datad => \cpu1|lic~9_combout\,
	combout => \cpu1|Equal5~4_combout\);

-- Location: LCCOMB_X17_Y13_N12
\cpu1|sp_ctrl.load_sp~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~6_combout\ = (\cpu1|state.pshs_pch_state~q\ & (((!\cpu1|Equal4~2_combout\ & \cpu1|state.pshs_state~q\)) # (!\cpu1|Equal5~4_combout\))) # (!\cpu1|state.pshs_pch_state~q\ & (!\cpu1|Equal4~2_combout\ & (\cpu1|state.pshs_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_pch_state~q\,
	datab => \cpu1|Equal4~2_combout\,
	datac => \cpu1|state.pshs_state~q\,
	datad => \cpu1|Equal5~4_combout\,
	combout => \cpu1|sp_ctrl.load_sp~6_combout\);

-- Location: LCCOMB_X16_Y12_N12
\cpu1|Selector418~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector418~0_combout\ = (\cpu1|state.pshs_uph_state~q\ & ((\cpu1|ea\(5)) # ((!\cpu1|Equal4~1_combout\) # (!\cpu1|lic~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(5),
	datab => \cpu1|lic~9_combout\,
	datac => \cpu1|state.pshs_uph_state~q\,
	datad => \cpu1|Equal4~1_combout\,
	combout => \cpu1|Selector418~0_combout\);

-- Location: LCCOMB_X16_Y15_N26
\cpu1|sp_ctrl.load_sp~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~10_combout\ = (\cpu1|sp_ctrl.load_sp~9_combout\) # ((\cpu1|sp_ctrl.load_sp~5_combout\) # ((\cpu1|sp_ctrl.load_sp~6_combout\) # (\cpu1|Selector418~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.load_sp~9_combout\,
	datab => \cpu1|sp_ctrl.load_sp~5_combout\,
	datac => \cpu1|sp_ctrl.load_sp~6_combout\,
	datad => \cpu1|Selector418~0_combout\,
	combout => \cpu1|sp_ctrl.load_sp~10_combout\);

-- Location: LCCOMB_X14_Y14_N10
\cpu1|state~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~455_combout\ = (\cpu1|alu_ctrl.alu_abx~1_combout\ & (!\cpu1|state~312_combout\ & (\cpu1|Mux28~5_combout\ & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datab => \cpu1|state~312_combout\,
	datac => \cpu1|Mux28~5_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~455_combout\);

-- Location: FF_X14_Y14_N11
\cpu1|state.pull_return_hi_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~455_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pull_return_hi_state~q\);

-- Location: LCCOMB_X14_Y14_N18
\cpu1|state~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~451_combout\ = (\cpu1|state.pull_return_hi_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|state.pull_return_hi_state~q\,
	combout => \cpu1|state~451_combout\);

-- Location: FF_X14_Y14_N19
\cpu1|state.pull_return_lo_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~451_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pull_return_lo_state~q\);

-- Location: LCCOMB_X15_Y11_N6
\cpu1|Selector553~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector553~0_combout\ = (\cpu1|state.puls_ixl_state~q\) # ((\cpu1|Selector551~0_combout\ & !\cpu1|ea\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_ixl_state~q\,
	datac => \cpu1|Selector551~0_combout\,
	datad => \cpu1|ea\(4),
	combout => \cpu1|Selector553~0_combout\);

-- Location: LCCOMB_X15_Y11_N18
\cpu1|Selector551~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector551~2_combout\ = (\cpu1|state.puls_iyl_state~q\) # ((\cpu1|Selector553~0_combout\ & !\cpu1|ea\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector553~0_combout\,
	datab => \cpu1|ea\(5),
	datad => \cpu1|state.puls_iyl_state~q\,
	combout => \cpu1|Selector551~2_combout\);

-- Location: LCCOMB_X15_Y11_N14
\cpu1|Selector551~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector551~1_combout\ = (\cpu1|ea\(6) & ((\cpu1|state.puls_iyl_state~q\) # ((\cpu1|Selector553~0_combout\ & !\cpu1|ea\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(6),
	datab => \cpu1|state.puls_iyl_state~q\,
	datac => \cpu1|Selector553~0_combout\,
	datad => \cpu1|ea\(5),
	combout => \cpu1|Selector551~1_combout\);

-- Location: FF_X15_Y11_N15
\cpu1|state.puls_uph_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector551~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_uph_state~q\);

-- Location: LCCOMB_X16_Y11_N28
\cpu1|state~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~442_combout\ = (\cpu1|state.puls_uph_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state.puls_uph_state~q\,
	combout => \cpu1|state~442_combout\);

-- Location: FF_X16_Y11_N29
\cpu1|state.puls_upl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~442_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_upl_state~q\);

-- Location: LCCOMB_X14_Y14_N28
\cpu1|Selector553~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector553~1_combout\ = (\cpu1|ea\(7) & ((\cpu1|state.puls_upl_state~q\) # ((\cpu1|Selector551~2_combout\ & !\cpu1|ea\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector551~2_combout\,
	datab => \cpu1|state.puls_upl_state~q\,
	datac => \cpu1|ea\(7),
	datad => \cpu1|ea\(6),
	combout => \cpu1|Selector553~1_combout\);

-- Location: FF_X14_Y14_N29
\cpu1|state.puls_pch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector553~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_pch_state~q\);

-- Location: LCCOMB_X14_Y14_N26
\cpu1|state~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~453_combout\ = (\cpu1|state.puls_pch_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state.puls_pch_state~q\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~453_combout\);

-- Location: FF_X14_Y14_N27
\cpu1|state.puls_pcl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~453_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_pcl_state~q\);

-- Location: LCCOMB_X16_Y11_N8
\cpu1|state~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~443_combout\ = (\cpu1|state.rti_iyl_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|state.rti_iyl_state~q\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~443_combout\);

-- Location: FF_X16_Y11_N9
\cpu1|state.rti_uph_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~443_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_uph_state~q\);

-- Location: LCCOMB_X16_Y11_N22
\cpu1|state~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~441_combout\ = (\cpu1|state.rti_uph_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state.rti_uph_state~q\,
	combout => \cpu1|state~441_combout\);

-- Location: FF_X16_Y11_N23
\cpu1|state.rti_upl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~441_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_upl_state~q\);

-- Location: LCCOMB_X14_Y14_N6
\cpu1|Selector527~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector527~0_combout\ = (\cpu1|state.rti_upl_state~q\) # ((!\cpu1|cc\(7) & \cpu1|state.rti_entire_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|cc\(7),
	datac => \cpu1|state.rti_upl_state~q\,
	datad => \cpu1|state.rti_entire_state~q\,
	combout => \cpu1|Selector527~0_combout\);

-- Location: FF_X14_Y14_N7
\cpu1|state.rti_pch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector527~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_pch_state~q\);

-- Location: LCCOMB_X14_Y14_N24
\cpu1|state~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~452_combout\ = (\cpu1|state.rti_pch_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state~314_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.rti_pch_state~q\,
	combout => \cpu1|state~452_combout\);

-- Location: FF_X14_Y14_N25
\cpu1|state.rti_pcl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~452_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.rti_pcl_state~q\);

-- Location: LCCOMB_X14_Y14_N16
\cpu1|WideOr78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr78~0_combout\ = (!\cpu1|state.pull_return_lo_state~q\ & (!\cpu1|state.puls_pcl_state~q\ & !\cpu1|state.rti_pcl_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.pull_return_lo_state~q\,
	datac => \cpu1|state.puls_pcl_state~q\,
	datad => \cpu1|state.rti_pcl_state~q\,
	combout => \cpu1|WideOr78~0_combout\);

-- Location: LCCOMB_X14_Y14_N30
\cpu1|addr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr~5_combout\ = (!\cpu1|state.rti_pch_state~q\ & (!\cpu1|state.puls_pch_state~q\ & (!\cpu1|state.rti_acca_state~q\ & !\cpu1|state.pull_return_hi_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_pch_state~q\,
	datab => \cpu1|state.puls_pch_state~q\,
	datac => \cpu1|state.rti_acca_state~q\,
	datad => \cpu1|state.pull_return_hi_state~q\,
	combout => \cpu1|addr~5_combout\);

-- Location: LCCOMB_X14_Y14_N0
\cpu1|addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr~6_combout\ = (!\cpu1|state.rti_dp_state~q\ & (\cpu1|addr~5_combout\ & !\cpu1|state.rti_accb_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.rti_dp_state~q\,
	datac => \cpu1|addr~5_combout\,
	datad => \cpu1|state.rti_accb_state~q\,
	combout => \cpu1|addr~6_combout\);

-- Location: LCCOMB_X15_Y12_N22
\cpu1|WideOr101~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~7_combout\ = (!\cpu1|state.puls_cc_state~q\ & (!\cpu1|state.puls_dp_state~q\ & (!\cpu1|state.puls_accb_state~q\ & !\cpu1|state.puls_acca_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_cc_state~q\,
	datab => \cpu1|state.puls_dp_state~q\,
	datac => \cpu1|state.puls_accb_state~q\,
	datad => \cpu1|state.puls_acca_state~q\,
	combout => \cpu1|WideOr101~7_combout\);

-- Location: LCCOMB_X15_Y11_N10
\cpu1|WideOr66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr66~0_combout\ = (!\cpu1|state.puls_iyh_state~q\ & (!\cpu1|state.rti_iyl_state~q\ & (!\cpu1|state.puls_iyl_state~q\ & !\cpu1|state.rti_iyh_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_iyh_state~q\,
	datab => \cpu1|state.rti_iyl_state~q\,
	datac => \cpu1|state.puls_iyl_state~q\,
	datad => \cpu1|state.rti_iyh_state~q\,
	combout => \cpu1|WideOr66~0_combout\);

-- Location: LCCOMB_X16_Y11_N24
\cpu1|WideOr68~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr68~2_combout\ = (!\cpu1|state.rti_upl_state~q\ & (!\cpu1|state.puls_upl_state~q\ & (!\cpu1|state.rti_uph_state~q\ & !\cpu1|state.puls_uph_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_upl_state~q\,
	datab => \cpu1|state.puls_upl_state~q\,
	datac => \cpu1|state.rti_uph_state~q\,
	datad => \cpu1|state.puls_uph_state~q\,
	combout => \cpu1|WideOr68~2_combout\);

-- Location: LCCOMB_X15_Y14_N12
\cpu1|addr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr~4_combout\ = (\cpu1|WideOr61~0_combout\ & (\cpu1|WideOr101~7_combout\ & (\cpu1|WideOr66~0_combout\ & \cpu1|WideOr68~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr61~0_combout\,
	datab => \cpu1|WideOr101~7_combout\,
	datac => \cpu1|WideOr66~0_combout\,
	datad => \cpu1|WideOr68~2_combout\,
	combout => \cpu1|addr~4_combout\);

-- Location: LCCOMB_X15_Y14_N22
\cpu1|addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr~7_combout\ = (!\cpu1|state.rti_cc_state~q\ & (\cpu1|WideOr78~0_combout\ & (\cpu1|addr~6_combout\ & \cpu1|addr~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_cc_state~q\,
	datab => \cpu1|WideOr78~0_combout\,
	datac => \cpu1|addr~6_combout\,
	datad => \cpu1|addr~4_combout\,
	combout => \cpu1|addr~7_combout\);

-- Location: LCCOMB_X16_Y15_N8
\cpu1|sp_ctrl.load_sp~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.load_sp~11_combout\ = (((\cpu1|sp_ctrl.load_sp~10_combout\) # (!\cpu1|addr~7_combout\)) # (!\cpu1|state~404_combout\)) # (!\cpu1|Selector601~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector601~1_combout\,
	datab => \cpu1|state~404_combout\,
	datac => \cpu1|sp_ctrl.load_sp~10_combout\,
	datad => \cpu1|addr~7_combout\,
	combout => \cpu1|sp_ctrl.load_sp~11_combout\);

-- Location: LCCOMB_X16_Y15_N12
\cpu1|Selector241~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector241~0_combout\ = ((\cpu1|state.pulu_sph_state~q\ & !\cpu1|sp_ctrl.load_sp~5_combout\)) # (!\cpu1|sp_ctrl.load_sp~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_sph_state~q\,
	datab => \cpu1|sp_ctrl.load_sp~5_combout\,
	datac => \cpu1|sp_ctrl.load_sp~11_combout\,
	combout => \cpu1|Selector241~0_combout\);

-- Location: LCCOMB_X16_Y17_N24
\cpu1|Selector241~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector241~1_combout\ = (\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & ((\cpuDataIn[0]~24_combout\) # ((\cpu1|Selector379~7_combout\ & !\cpu1|Selector241~0_combout\)))) # (!\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & (((\cpu1|Selector379~7_combout\ & 
-- !\cpu1|Selector241~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	datab => \cpuDataIn[0]~24_combout\,
	datac => \cpu1|Selector379~7_combout\,
	datad => \cpu1|Selector241~0_combout\,
	combout => \cpu1|Selector241~1_combout\);

-- Location: LCCOMB_X7_Y12_N8
\cpu1|Selector417~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~4_combout\ = (\cpu1|Mux349~1_combout\ & (((\cpu1|state.lea_state~q\ & !\cpu1|Mux28~10_combout\)))) # (!\cpu1|Mux349~1_combout\ & ((\cpu1|state.exg2_state~q\) # ((\cpu1|state.lea_state~q\ & !\cpu1|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux349~1_combout\,
	datab => \cpu1|state.exg2_state~q\,
	datac => \cpu1|state.lea_state~q\,
	datad => \cpu1|Mux28~10_combout\,
	combout => \cpu1|Selector417~4_combout\);

-- Location: LCCOMB_X7_Y12_N18
\cpu1|Selector417~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~3_combout\ = (!\cpu1|Selector415~0_combout\ & ((!\cpu1|md\(5)) # (!\cpu1|md\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(6),
	datab => \cpu1|Selector415~0_combout\,
	datad => \cpu1|md\(5),
	combout => \cpu1|Selector417~3_combout\);

-- Location: LCCOMB_X7_Y12_N26
\cpu1|Selector417~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~5_combout\ = (\cpu1|Selector417~4_combout\) # ((\cpu1|Selector417~3_combout\) # ((!\cpu1|WideOr227~0_combout\ & !\cpu1|Mux370~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr227~0_combout\,
	datab => \cpu1|Mux370~1_combout\,
	datac => \cpu1|Selector417~4_combout\,
	datad => \cpu1|Selector417~3_combout\,
	combout => \cpu1|Selector417~5_combout\);

-- Location: LCCOMB_X5_Y10_N24
\cpu1|WideOr72~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr72~5_combout\ = (!\cpu1|state.jsr_state~q\ & (!\cpu1|state.int_nmi1_state~q\ & (!\cpu1|state.int_irq1_state~q\ & \cpu1|WideOr87~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.jsr_state~q\,
	datab => \cpu1|state.int_nmi1_state~q\,
	datac => \cpu1|state.int_irq1_state~q\,
	datad => \cpu1|WideOr87~3_combout\,
	combout => \cpu1|WideOr72~5_combout\);

-- Location: LCCOMB_X15_Y10_N8
\cpu1|WideOr72~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr72~4_combout\ = (!\cpu1|state.pulu_sph_state~q\ & (!\cpu1|state.pulu_spl_state~q\ & (\cpu1|WideOr68~4_combout\ & \cpu1|WideOr72~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_sph_state~q\,
	datab => \cpu1|state.pulu_spl_state~q\,
	datac => \cpu1|WideOr68~4_combout\,
	datad => \cpu1|WideOr72~5_combout\,
	combout => \cpu1|WideOr72~4_combout\);

-- Location: LCCOMB_X14_Y10_N24
\cpu1|Selector417~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~0_combout\ = (\cpu1|state.decode1_state~q\ & !\cpu1|Mux76~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Mux76~1_combout\,
	combout => \cpu1|Selector417~0_combout\);

-- Location: LCCOMB_X17_Y12_N30
\cpu1|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Equal6~2_combout\ = (!\cpu1|ea\(3) & (!\cpu1|ea\(4) & (!\cpu1|ea\(5) & \cpu1|lic~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(3),
	datab => \cpu1|ea\(4),
	datac => \cpu1|ea\(5),
	datad => \cpu1|lic~9_combout\,
	combout => \cpu1|Equal6~2_combout\);

-- Location: LCCOMB_X17_Y13_N30
\cpu1|Selector417~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~1_combout\ = (\cpu1|state.pshs_pch_state~q\ & ((\cpu1|Equal5~4_combout\) # ((\cpu1|Equal6~2_combout\ & \cpu1|state.pshs_uph_state~q\)))) # (!\cpu1|state.pshs_pch_state~q\ & (\cpu1|Equal6~2_combout\ & (\cpu1|state.pshs_uph_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_pch_state~q\,
	datab => \cpu1|Equal6~2_combout\,
	datac => \cpu1|state.pshs_uph_state~q\,
	datad => \cpu1|Equal5~4_combout\,
	combout => \cpu1|Selector417~1_combout\);

-- Location: LCCOMB_X14_Y14_N8
\cpu1|Selector591~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector591~1_combout\ = (\cpu1|addr~6_combout\ & (\cpu1|WideOr78~0_combout\ & (!\cpu1|state.rti_cc_state~q\ & !\cpu1|state.pshs_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr~6_combout\,
	datab => \cpu1|WideOr78~0_combout\,
	datac => \cpu1|state.rti_cc_state~q\,
	datad => \cpu1|state.pshs_state~q\,
	combout => \cpu1|Selector591~1_combout\);

-- Location: LCCOMB_X16_Y13_N16
\cpu1|WideOr101~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~5_combout\ = (!\cpu1|state.pshs_uph_state~q\ & (!\cpu1|state.pshs_iyh_state~q\ & (!\cpu1|state.pshs_ixh_state~q\ & !\cpu1|state.pshs_pch_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_uph_state~q\,
	datab => \cpu1|state.pshs_iyh_state~q\,
	datac => \cpu1|state.pshs_ixh_state~q\,
	datad => \cpu1|state.pshs_pch_state~q\,
	combout => \cpu1|WideOr101~5_combout\);

-- Location: LCCOMB_X16_Y13_N0
\cpu1|WideOr101~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~6_combout\ = (!\cpu1|state.pshs_acca_state~q\ & (!\cpu1|state.pshs_dp_state~q\ & (!\cpu1|state.pshs_accb_state~q\ & \cpu1|WideOr101~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_acca_state~q\,
	datab => \cpu1|state.pshs_dp_state~q\,
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|WideOr101~5_combout\,
	combout => \cpu1|WideOr101~6_combout\);

-- Location: LCCOMB_X11_Y16_N28
\cpu1|Selector591~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector591~2_combout\ = (\cpu1|Selector591~1_combout\ & (\cpu1|sp_ctrl.load_sp~4_combout\ & (\cpu1|addr~4_combout\ & \cpu1|WideOr101~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector591~1_combout\,
	datab => \cpu1|sp_ctrl.load_sp~4_combout\,
	datac => \cpu1|addr~4_combout\,
	datad => \cpu1|WideOr101~6_combout\,
	combout => \cpu1|Selector591~2_combout\);

-- Location: LCCOMB_X15_Y10_N2
\cpu1|Selector417~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~2_combout\ = (\cpu1|Selector417~0_combout\) # ((\cpu1|Selector417~1_combout\) # ((\cpu1|WideOr72~4_combout\ & \cpu1|Selector591~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr72~4_combout\,
	datab => \cpu1|Selector417~0_combout\,
	datac => \cpu1|Selector417~1_combout\,
	datad => \cpu1|Selector591~2_combout\,
	combout => \cpu1|Selector417~2_combout\);

-- Location: LCCOMB_X17_Y12_N6
\cpu1|Selector417~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~6_combout\ = (!\cpu1|ea\(3) & (\cpu1|state.pshs_ixh_state~q\ & \cpu1|lic~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(3),
	datac => \cpu1|state.pshs_ixh_state~q\,
	datad => \cpu1|lic~9_combout\,
	combout => \cpu1|Selector417~6_combout\);

-- Location: LCCOMB_X17_Y13_N28
\cpu1|Selector417~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~7_combout\ = (\cpu1|Selector415~4_combout\) # ((\cpu1|Selector417~6_combout\) # ((\cpu1|state.pshs_state~q\ & \cpu1|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_state~q\,
	datab => \cpu1|Selector415~4_combout\,
	datac => \cpu1|Equal4~2_combout\,
	datad => \cpu1|Selector417~6_combout\,
	combout => \cpu1|Selector417~7_combout\);

-- Location: LCCOMB_X16_Y13_N28
\cpu1|Selector417~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~8_combout\ = (\cpu1|lic~9_combout\ & ((\cpu1|state.pshs_dp_state~q\) # ((\cpu1|Equal4~1_combout\ & \cpu1|state.pshs_iyh_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|lic~9_combout\,
	datab => \cpu1|state.pshs_dp_state~q\,
	datac => \cpu1|Equal4~1_combout\,
	datad => \cpu1|state.pshs_iyh_state~q\,
	combout => \cpu1|Selector417~8_combout\);

-- Location: LCCOMB_X14_Y13_N8
\cpu1|Selector417~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~9_combout\ = (!\cpu1|ea\(0) & ((\cpu1|state.pshs_acca_state~q\) # ((\cpu1|state.pshs_accb_state~q\ & !\cpu1|ea\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_acca_state~q\,
	datab => \cpu1|ea\(0),
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|ea\(1),
	combout => \cpu1|Selector417~9_combout\);

-- Location: LCCOMB_X14_Y13_N24
\cpu1|Selector417~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector417~10_combout\ = (\cpu1|Selector417~7_combout\) # ((\cpu1|Selector417~8_combout\) # ((\cpu1|Selector417~9_combout\) # (\cpu1|Selector614~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector417~7_combout\,
	datab => \cpu1|Selector417~8_combout\,
	datac => \cpu1|Selector417~9_combout\,
	datad => \cpu1|Selector614~2_combout\,
	combout => \cpu1|Selector417~10_combout\);

-- Location: LCCOMB_X16_Y15_N20
\cpu1|sp_ctrl.latch_sp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.latch_sp~0_combout\ = (!\cpu1|sp_ctrl.load_sp~5_combout\ & ((\cpu1|Selector417~5_combout\) # ((\cpu1|Selector417~2_combout\) # (\cpu1|Selector417~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector417~5_combout\,
	datab => \cpu1|sp_ctrl.load_sp~5_combout\,
	datac => \cpu1|Selector417~2_combout\,
	datad => \cpu1|Selector417~10_combout\,
	combout => \cpu1|sp_ctrl.latch_sp~0_combout\);

-- Location: LCCOMB_X16_Y15_N4
\cpu1|sp[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp[8]~1_combout\ = (!\hold~q\ & (!\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & !\cpu1|sp_ctrl.latch_sp~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hold~q\,
	datac => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	datad => \cpu1|sp_ctrl.latch_sp~0_combout\,
	combout => \cpu1|sp[8]~1_combout\);

-- Location: FF_X16_Y17_N25
\cpu1|sp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector241~1_combout\,
	ena => \cpu1|sp[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(8));

-- Location: LCCOMB_X12_Y15_N12
\cpu1|Mux523~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux523~3_combout\ = (!\cpu1|pre_code\(1) & (!\cpu1|op_code\(0) & (!\cpu1|pre_code\(3) & \cpu1|pre_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code\(1),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|pre_code\(3),
	datad => \cpu1|pre_code\(0),
	combout => \cpu1|Mux523~3_combout\);

-- Location: LCCOMB_X12_Y15_N10
\cpu1|Mux523~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux523~4_combout\ = (\cpu1|pre_code\(4) & (\cpu1|alu_ctrl.alu_tfr~1_combout\ & (\cpu1|Mux147~0_combout\ & \cpu1|Mux523~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code\(4),
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Mux147~0_combout\,
	datad => \cpu1|Mux523~3_combout\,
	combout => \cpu1|Mux523~4_combout\);

-- Location: LCCOMB_X12_Y15_N24
\cpu1|Mux523~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux523~5_combout\ = (\cpu1|op_code\(3) & (\cpu1|op_code\(2) & (!\cpu1|op_code\(6) & !\cpu1|op_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux523~5_combout\);

-- Location: LCCOMB_X12_Y15_N30
\cpu1|Mux523~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux523~6_combout\ = (\cpu1|Mux523~5_combout\ & ((\cpu1|Mux523~4_combout\) # (\cpu1|op_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux523~4_combout\,
	datab => \cpu1|op_code\(0),
	datad => \cpu1|Mux523~5_combout\,
	combout => \cpu1|Mux523~6_combout\);

-- Location: LCCOMB_X7_Y12_N4
\cpu1|Selector591~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector591~3_combout\ = (\cpu1|ea\(5) & (\cpu1|ea\(6) & ((\cpu1|state.index16_2_state~q\) # (\cpu1|state.index8_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(5),
	datab => \cpu1|state.index16_2_state~q\,
	datac => \cpu1|ea\(6),
	datad => \cpu1|state.index8_state~q\,
	combout => \cpu1|Selector591~3_combout\);

-- Location: LCCOMB_X9_Y12_N26
\cpu1|Selector600~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector600~2_combout\ = (\cpu1|md\(1) & ((!\cpu1|md\(2)) # (!\cpu1|md\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datac => \cpu1|md\(2),
	datad => \cpu1|md\(1),
	combout => \cpu1|Selector600~2_combout\);

-- Location: LCCOMB_X9_Y12_N4
\cpu1|Selector591~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector591~0_combout\ = (\cpu1|state.indexed_state~q\ & ((\cpu1|Selector600~2_combout\) # ((!\cpu1|md\(7)) # (!\cpu1|md\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector600~2_combout\,
	datab => \cpu1|state.indexed_state~q\,
	datac => \cpu1|md\(3),
	datad => \cpu1|md\(7),
	combout => \cpu1|Selector591~0_combout\);

-- Location: LCCOMB_X7_Y12_N0
\cpu1|Selector591~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector591~4_combout\ = (\cpu1|state.exg_state~q\ & ((\cpu1|Mux370~1_combout\) # ((\cpu1|Mux349~1_combout\ & !\cpu1|WideOr227~0_combout\)))) # (!\cpu1|state.exg_state~q\ & (((\cpu1|Mux349~1_combout\ & !\cpu1|WideOr227~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg_state~q\,
	datab => \cpu1|Mux370~1_combout\,
	datac => \cpu1|Mux349~1_combout\,
	datad => \cpu1|WideOr227~0_combout\,
	combout => \cpu1|Selector591~4_combout\);

-- Location: LCCOMB_X7_Y12_N20
\cpu1|Selector591~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector591~6_combout\ = (\cpu1|Selector591~3_combout\) # ((\cpu1|Selector591~4_combout\) # ((\cpu1|Selector591~5_combout\ & \cpu1|Selector591~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector591~5_combout\,
	datab => \cpu1|Selector591~3_combout\,
	datac => \cpu1|Selector591~0_combout\,
	datad => \cpu1|Selector591~4_combout\,
	combout => \cpu1|Selector591~6_combout\);

-- Location: LCCOMB_X11_Y16_N30
\cpu1|Selector591~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector591~7_combout\ = ((\cpu1|Selector591~6_combout\) # (!\cpu1|Selector591~2_combout\)) # (!\cpu1|Selector601~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector601~1_combout\,
	datab => \cpu1|Selector591~2_combout\,
	datad => \cpu1|Selector591~6_combout\,
	combout => \cpu1|Selector591~7_combout\);

-- Location: LCCOMB_X16_Y14_N22
\cpu1|Selector629~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector629~0_combout\ = (!\cpu1|pre_code\(0) & (\cpu1|Mux147~0_combout\ & (\cpu1|Mux147~1_combout\ & \cpu1|op_code\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code\(0),
	datab => \cpu1|Mux147~0_combout\,
	datac => \cpu1|Mux147~1_combout\,
	datad => \cpu1|op_code\(6),
	combout => \cpu1|Selector629~0_combout\);

-- Location: LCCOMB_X11_Y16_N6
\cpu1|Mux523~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux523~1_combout\ = (\cpu1|alu_ctrl.alu_tfr~1_combout\ & (!\cpu1|Mux0~0_combout\ & ((\cpu1|Selector629~0_combout\)))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\ & (((\cpu1|Selector591~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux0~0_combout\,
	datab => \cpu1|Selector591~6_combout\,
	datac => \cpu1|Selector629~0_combout\,
	datad => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	combout => \cpu1|Mux523~1_combout\);

-- Location: LCCOMB_X11_Y16_N12
\cpu1|Mux523~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux523~2_combout\ = (\cpu1|Mux523~1_combout\) # ((!\cpu1|alu_ctrl.alu_tfr~1_combout\ & ((!\cpu1|Selector601~1_combout\) # (!\cpu1|Selector591~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datab => \cpu1|Selector591~2_combout\,
	datac => \cpu1|Selector601~1_combout\,
	datad => \cpu1|Mux523~1_combout\,
	combout => \cpu1|Mux523~2_combout\);

-- Location: LCCOMB_X11_Y16_N0
\cpu1|Mux523~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux523~7_combout\ = (\cpu1|Mux523~2_combout\) # ((\cpu1|Mux523~6_combout\ & ((\cpu1|Mux523~4_combout\) # (\cpu1|Selector591~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux523~4_combout\,
	datab => \cpu1|Mux523~6_combout\,
	datac => \cpu1|Selector591~7_combout\,
	datad => \cpu1|Mux523~2_combout\,
	combout => \cpu1|Mux523~7_combout\);

-- Location: LCCOMB_X11_Y15_N26
\cpu1|Mux520~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux520~2_combout\ = (\cpu1|op_code\(2) & (\cpu1|op_code\(3) & (!\cpu1|op_code\(6) & \cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	combout => \cpu1|Mux520~2_combout\);

-- Location: LCCOMB_X12_Y15_N0
\cpu1|Mux520~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux520~3_combout\ = (\cpu1|op_code\(1) & (((\cpu1|pre_code\(0)) # (!\cpu1|Mux147~0_combout\)) # (!\cpu1|Mux147~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|Mux147~1_combout\,
	datac => \cpu1|Mux147~0_combout\,
	datad => \cpu1|pre_code\(0),
	combout => \cpu1|Mux520~3_combout\);

-- Location: LCCOMB_X9_Y11_N6
\cpu1|Selector588~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector588~0_combout\ = (\cpu1|op_code\(5) & (((\cpu1|Mux28~3_combout\ & !\cpu1|op_code\(7))))) # (!\cpu1|op_code\(5) & (\cpu1|Mux28~0_combout\ & ((\cpu1|op_code\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~0_combout\,
	datab => \cpu1|Mux28~3_combout\,
	datac => \cpu1|op_code\(5),
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Selector588~0_combout\);

-- Location: LCCOMB_X11_Y12_N22
\cpu1|Mux520~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux520~4_combout\ = (\cpu1|op_code\(4) & (\cpu1|state.decode1_state~q\ & (!\cpu1|op_code\(6) & \cpu1|Selector588~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|Selector588~0_combout\,
	combout => \cpu1|Mux520~4_combout\);

-- Location: LCCOMB_X10_Y10_N24
\cpu1|Selector590~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector590~0_combout\ = (!\cpu1|state.index16_2_state~q\ & !\cpu1|state.index8_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.index16_2_state~q\,
	datad => \cpu1|state.index8_state~q\,
	combout => \cpu1|Selector590~0_combout\);

-- Location: LCCOMB_X11_Y12_N28
\cpu1|Selector588~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector588~1_combout\ = (\cpu1|Selector590~0_combout\ & (((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux349~0_combout\)))) # (!\cpu1|Selector590~0_combout\ & ((\cpu1|Equal4~0_combout\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux349~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector590~0_combout\,
	datab => \cpu1|Equal4~0_combout\,
	datac => \cpu1|WideOr227~0_combout\,
	datad => \cpu1|Mux349~0_combout\,
	combout => \cpu1|Selector588~1_combout\);

-- Location: LCCOMB_X11_Y12_N6
\cpu1|Mux520~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux520~5_combout\ = (\cpu1|Selector588~1_combout\) # ((!\cpu1|md\(6) & (!\cpu1|md\(5) & \cpu1|Selector591~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(6),
	datab => \cpu1|md\(5),
	datac => \cpu1|Selector591~0_combout\,
	datad => \cpu1|Selector588~1_combout\,
	combout => \cpu1|Mux520~5_combout\);

-- Location: LCCOMB_X11_Y12_N4
\cpu1|Mux520~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux520~6_combout\ = (\cpu1|Mux520~4_combout\) # ((\cpu1|Mux520~5_combout\) # ((\cpu1|Mux370~0_combout\ & \cpu1|state.exg_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux370~0_combout\,
	datab => \cpu1|state.exg_state~q\,
	datac => \cpu1|Mux520~4_combout\,
	datad => \cpu1|Mux520~5_combout\,
	combout => \cpu1|Mux520~6_combout\);

-- Location: LCCOMB_X11_Y15_N8
\cpu1|Mux520~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux520~9_combout\ = (\cpu1|Mux520~6_combout\ & ((!\cpu1|op_code\(7)) # (!\cpu1|fic~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux520~6_combout\,
	datab => \cpu1|fic~q\,
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Mux520~9_combout\);

-- Location: LCCOMB_X11_Y15_N28
\cpu1|Mux520~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux520~7_combout\ = (!\cpu1|op_code\(1) & ((\cpu1|op_code\(0) & ((\cpu1|Mux520~6_combout\))) # (!\cpu1|op_code\(0) & (!\cpu1|Mux147~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|Mux147~3_combout\,
	datac => \cpu1|op_code\(0),
	datad => \cpu1|Mux520~6_combout\,
	combout => \cpu1|Mux520~7_combout\);

-- Location: LCCOMB_X11_Y15_N2
\cpu1|Mux520~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux520~8_combout\ = (\cpu1|Mux520~9_combout\) # ((\cpu1|Mux520~2_combout\ & ((\cpu1|Mux520~3_combout\) # (\cpu1|Mux520~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux520~2_combout\,
	datab => \cpu1|Mux520~3_combout\,
	datac => \cpu1|Mux520~9_combout\,
	datad => \cpu1|Mux520~7_combout\,
	combout => \cpu1|Mux520~8_combout\);

-- Location: LCCOMB_X12_Y19_N12
\cpu1|Selector346~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector346~0_combout\ = (\cpu1|xreg\(8) & ((\cpu1|Mux520~8_combout\) # ((\cpu1|sp\(8) & \cpu1|Mux523~7_combout\)))) # (!\cpu1|xreg\(8) & (\cpu1|sp\(8) & (\cpu1|Mux523~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(8),
	datab => \cpu1|sp\(8),
	datac => \cpu1|Mux523~7_combout\,
	datad => \cpu1|Mux520~8_combout\,
	combout => \cpu1|Selector346~0_combout\);

-- Location: LCCOMB_X11_Y14_N24
\cpu1|state~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~357_combout\ = (!\cpu1|state~312_combout\ & (!\cpu1|state~325_combout\ & (\cpu1|alu_ctrl.alu_abx~1_combout\ & \cpu1|Mux28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~312_combout\,
	datab => \cpu1|state~325_combout\,
	datac => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datad => \cpu1|Mux28~7_combout\,
	combout => \cpu1|state~357_combout\);

-- Location: FF_X11_Y14_N25
\cpu1|state.pshu_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~357_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_state~q\);

-- Location: LCCOMB_X17_Y14_N12
\cpu1|state~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~383_combout\ = (!\cpu1|state~312_combout\ & (\cpu1|state.pshu_state~q\ & \cpu1|ea\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~312_combout\,
	datab => \cpu1|state.pshu_state~q\,
	datac => \cpu1|ea\(7),
	combout => \cpu1|state~383_combout\);

-- Location: FF_X17_Y14_N13
\cpu1|state.pshu_pcl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~383_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_pcl_state~q\);

-- Location: LCCOMB_X17_Y14_N30
\cpu1|state~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~379_combout\ = (\cpu1|state.pshu_pcl_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state.pshu_pcl_state~q\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~379_combout\);

-- Location: FF_X17_Y14_N31
\cpu1|state.pshu_pch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~379_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_pch_state~q\);

-- Location: LCCOMB_X17_Y14_N28
\cpu1|Selector557~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector557~0_combout\ = (\cpu1|ea\(6) & ((\cpu1|state.pshu_pch_state~q\) # ((\cpu1|state.pshu_state~q\ & !\cpu1|ea\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(6),
	datab => \cpu1|state.pshu_state~q\,
	datac => \cpu1|ea\(7),
	datad => \cpu1|state.pshu_pch_state~q\,
	combout => \cpu1|Selector557~0_combout\);

-- Location: FF_X17_Y14_N29
\cpu1|state.pshu_spl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector557~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_spl_state~q\);

-- Location: LCCOMB_X17_Y14_N0
\cpu1|state~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~380_combout\ = (\cpu1|state.pshu_spl_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state.pshu_spl_state~q\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~380_combout\);

-- Location: FF_X17_Y14_N1
\cpu1|state.pshu_sph_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~380_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_sph_state~q\);

-- Location: LCCOMB_X16_Y15_N28
\cpu1|up_ctrl.load_up~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~3_combout\ = (\cpu1|up_ctrl.load_up~1_combout\ & (!\cpu1|Mux147~2_combout\ & \cpu1|Mux28~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|up_ctrl.load_up~1_combout\,
	datac => \cpu1|Mux147~2_combout\,
	datad => \cpu1|Mux28~13_combout\,
	combout => \cpu1|up_ctrl.load_up~3_combout\);

-- Location: LCCOMB_X17_Y13_N6
\cpu1|Selector559~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector559~0_combout\ = (\cpu1|state.pshu_pch_state~q\) # ((\cpu1|state.pshu_state~q\ & !\cpu1|ea\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_state~q\,
	datac => \cpu1|state.pshu_pch_state~q\,
	datad => \cpu1|ea\(7),
	combout => \cpu1|Selector559~0_combout\);

-- Location: LCCOMB_X17_Y14_N4
\cpu1|Selector559~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector559~1_combout\ = (\cpu1|ea\(5) & ((\cpu1|state.pshu_sph_state~q\) # ((!\cpu1|ea\(6) & \cpu1|Selector559~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(6),
	datab => \cpu1|Selector559~0_combout\,
	datac => \cpu1|state.pshu_sph_state~q\,
	datad => \cpu1|ea\(5),
	combout => \cpu1|Selector559~1_combout\);

-- Location: FF_X17_Y14_N5
\cpu1|state.pshu_iyl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector559~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_iyl_state~q\);

-- Location: LCCOMB_X17_Y14_N10
\cpu1|state~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~381_combout\ = (\cpu1|state.pshu_iyl_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state.pshu_iyl_state~q\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~381_combout\);

-- Location: FF_X17_Y14_N11
\cpu1|state.pshu_iyh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~381_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_iyh_state~q\);

-- Location: LCCOMB_X17_Y12_N0
\cpu1|Selector561~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector561~1_combout\ = (!\cpu1|ea\(5) & ((\cpu1|state.pshu_sph_state~q\) # ((!\cpu1|ea\(6) & \cpu1|state.pshu_pch_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(6),
	datab => \cpu1|state.pshu_pch_state~q\,
	datac => \cpu1|ea\(5),
	datad => \cpu1|state.pshu_sph_state~q\,
	combout => \cpu1|Selector561~1_combout\);

-- Location: LCCOMB_X17_Y13_N0
\cpu1|Selector561~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector561~0_combout\ = (\cpu1|state.pshu_state~q\ & (!\cpu1|ea\(7) & (!\cpu1|ea\(6) & !\cpu1|ea\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_state~q\,
	datab => \cpu1|ea\(7),
	datac => \cpu1|ea\(6),
	datad => \cpu1|ea\(5),
	combout => \cpu1|Selector561~0_combout\);

-- Location: LCCOMB_X17_Y14_N8
\cpu1|Selector561~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector561~2_combout\ = (\cpu1|ea\(4) & ((\cpu1|state.pshu_iyh_state~q\) # ((\cpu1|Selector561~1_combout\) # (\cpu1|Selector561~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_iyh_state~q\,
	datab => \cpu1|Selector561~1_combout\,
	datac => \cpu1|ea\(4),
	datad => \cpu1|Selector561~0_combout\,
	combout => \cpu1|Selector561~2_combout\);

-- Location: FF_X17_Y14_N9
\cpu1|state.pshu_ixl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector561~2_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_ixl_state~q\);

-- Location: LCCOMB_X17_Y14_N24
\cpu1|state~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~382_combout\ = (\cpu1|state.pshu_ixl_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state.pshu_ixl_state~q\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~382_combout\);

-- Location: FF_X17_Y14_N25
\cpu1|state.pshu_ixh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~382_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_ixh_state~q\);

-- Location: LCCOMB_X17_Y13_N20
\cpu1|Selector563~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector563~0_combout\ = (!\cpu1|ea\(5) & ((\cpu1|state.pshu_sph_state~q\) # ((!\cpu1|ea\(6) & \cpu1|Selector559~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(6),
	datab => \cpu1|state.pshu_sph_state~q\,
	datac => \cpu1|ea\(5),
	datad => \cpu1|Selector559~0_combout\,
	combout => \cpu1|Selector563~0_combout\);

-- Location: LCCOMB_X17_Y13_N26
\cpu1|Selector565~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector565~0_combout\ = (\cpu1|state.pshu_ixh_state~q\) # ((!\cpu1|ea\(4) & ((\cpu1|state.pshu_iyh_state~q\) # (\cpu1|Selector563~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(4),
	datab => \cpu1|state.pshu_iyh_state~q\,
	datac => \cpu1|state.pshu_ixh_state~q\,
	datad => \cpu1|Selector563~0_combout\,
	combout => \cpu1|Selector565~0_combout\);

-- Location: LCCOMB_X17_Y14_N14
\cpu1|Selector563~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector563~1_combout\ = (\cpu1|Selector565~0_combout\ & \cpu1|ea\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector565~0_combout\,
	datac => \cpu1|ea\(3),
	combout => \cpu1|Selector563~1_combout\);

-- Location: FF_X17_Y14_N15
\cpu1|state.pshu_dp_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector563~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_dp_state~q\);

-- Location: LCCOMB_X17_Y14_N18
\cpu1|Selector566~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector566~0_combout\ = (\cpu1|state.pshu_dp_state~q\) # ((!\cpu1|ea\(3) & \cpu1|Selector565~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_dp_state~q\,
	datac => \cpu1|ea\(3),
	datad => \cpu1|Selector565~0_combout\,
	combout => \cpu1|Selector566~0_combout\);

-- Location: LCCOMB_X17_Y14_N22
\cpu1|Selector565~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector565~1_combout\ = (\cpu1|ea\(2) & ((\cpu1|state.pshu_dp_state~q\) # ((\cpu1|Selector565~0_combout\ & !\cpu1|ea\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector565~0_combout\,
	datab => \cpu1|ea\(2),
	datac => \cpu1|ea\(3),
	datad => \cpu1|state.pshu_dp_state~q\,
	combout => \cpu1|Selector565~1_combout\);

-- Location: FF_X17_Y14_N23
\cpu1|state.pshu_accb_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector565~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_accb_state~q\);

-- Location: LCCOMB_X17_Y14_N20
\cpu1|Selector564~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector564~1_combout\ = (\cpu1|ea\(1) & ((\cpu1|state.pshu_accb_state~q\) # ((!\cpu1|ea\(2) & \cpu1|Selector566~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(1),
	datab => \cpu1|ea\(2),
	datac => \cpu1|Selector566~0_combout\,
	datad => \cpu1|state.pshu_accb_state~q\,
	combout => \cpu1|Selector564~1_combout\);

-- Location: FF_X17_Y14_N21
\cpu1|state.pshu_acca_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector564~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_acca_state~q\);

-- Location: LCCOMB_X17_Y12_N20
\cpu1|state~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~373_combout\ = (\cpu1|state.pshu_accb_state~q\ & (((!\cpu1|ea\(1) & !\cpu1|ea\(0))))) # (!\cpu1|state.pshu_accb_state~q\ & (((!\cpu1|ea\(0))) # (!\cpu1|state.pshu_acca_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_acca_state~q\,
	datab => \cpu1|state.pshu_accb_state~q\,
	datac => \cpu1|ea\(1),
	datad => \cpu1|ea\(0),
	combout => \cpu1|state~373_combout\);

-- Location: LCCOMB_X17_Y12_N18
\cpu1|state~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~372_combout\ = (\cpu1|lic~9_combout\ & (((\cpu1|Equal4~1_combout\)) # (!\cpu1|state.pshu_iyh_state~q\))) # (!\cpu1|lic~9_combout\ & (!\cpu1|state.pshu_iyh_state~q\ & (!\cpu1|state.pshu_dp_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|lic~9_combout\,
	datab => \cpu1|state.pshu_iyh_state~q\,
	datac => \cpu1|state.pshu_dp_state~q\,
	datad => \cpu1|Equal4~1_combout\,
	combout => \cpu1|state~372_combout\);

-- Location: LCCOMB_X17_Y12_N4
\cpu1|state~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~374_combout\ = (\cpu1|state~373_combout\ & (\cpu1|state~372_combout\ & ((!\cpu1|state.pshu_ixh_state~q\) # (!\cpu1|lic~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|lic~13_combout\,
	datab => \cpu1|state~373_combout\,
	datac => \cpu1|state.pshu_ixh_state~q\,
	datad => \cpu1|state~372_combout\,
	combout => \cpu1|state~374_combout\);

-- Location: LCCOMB_X16_Y11_N30
\cpu1|up_ctrl.load_up~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~4_combout\ = (\cpu1|up_ctrl.load_up~3_combout\) # (((\cpu1|state.pshu_sph_state~q\ & !\cpu1|Equal6~2_combout\)) # (!\cpu1|state~374_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_sph_state~q\,
	datab => \cpu1|up_ctrl.load_up~3_combout\,
	datac => \cpu1|Equal6~2_combout\,
	datad => \cpu1|state~374_combout\,
	combout => \cpu1|up_ctrl.load_up~4_combout\);

-- Location: LCCOMB_X5_Y12_N4
\cpu1|Mux349~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~9_combout\ = (\cpu1|md\(4) & (!\cpu1|md\(6) & (!\cpu1|md\(7) & \cpu1|md\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(6),
	datac => \cpu1|md\(7),
	datad => \cpu1|md\(5),
	combout => \cpu1|Mux349~9_combout\);

-- Location: LCCOMB_X4_Y11_N26
\cpu1|up_ctrl.load_up~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~5_combout\ = (\cpu1|state.exg2_state~q\ & ((\cpu1|Mux349~9_combout\) # ((\cpu1|state.lea_state~q\ & \cpu1|Mux28~4_combout\)))) # (!\cpu1|state.exg2_state~q\ & (((\cpu1|state.lea_state~q\ & \cpu1|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datab => \cpu1|Mux349~9_combout\,
	datac => \cpu1|state.lea_state~q\,
	datad => \cpu1|Mux28~4_combout\,
	combout => \cpu1|up_ctrl.load_up~5_combout\);

-- Location: LCCOMB_X17_Y14_N26
\cpu1|up_ctrl.load_up~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~0_combout\ = (!\cpu1|state.pshu_pcl_state~q\ & (!\cpu1|state.pshu_ixl_state~q\ & (!\cpu1|state.pshu_iyl_state~q\ & !\cpu1|state.pshu_spl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_pcl_state~q\,
	datab => \cpu1|state.pshu_ixl_state~q\,
	datac => \cpu1|state.pshu_iyl_state~q\,
	datad => \cpu1|state.pshu_spl_state~q\,
	combout => \cpu1|up_ctrl.load_up~0_combout\);

-- Location: LCCOMB_X16_Y11_N4
\cpu1|up_ctrl.load_up~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~6_combout\ = (\cpu1|up_ctrl.load_up~5_combout\) # (((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux370~9_combout\)) # (!\cpu1|up_ctrl.load_up~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr227~0_combout\,
	datab => \cpu1|up_ctrl.load_up~5_combout\,
	datac => \cpu1|Mux370~9_combout\,
	datad => \cpu1|up_ctrl.load_up~0_combout\,
	combout => \cpu1|up_ctrl.load_up~6_combout\);

-- Location: LCCOMB_X17_Y13_N18
\cpu1|up_ctrl.load_up~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~7_combout\ = (\cpu1|state.pshu_state~q\ & (((!\cpu1|Equal5~4_combout\ & \cpu1|state.pshu_pch_state~q\)) # (!\cpu1|Equal4~2_combout\))) # (!\cpu1|state.pshu_state~q\ & (!\cpu1|Equal5~4_combout\ & ((\cpu1|state.pshu_pch_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_state~q\,
	datab => \cpu1|Equal5~4_combout\,
	datac => \cpu1|Equal4~2_combout\,
	datad => \cpu1|state.pshu_pch_state~q\,
	combout => \cpu1|up_ctrl.load_up~7_combout\);

-- Location: LCCOMB_X15_Y10_N12
\cpu1|WideOr101~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~3_combout\ = (!\cpu1|state.pulu_cc_state~q\ & (!\cpu1|state.pulu_ixl_state~q\ & (!\cpu1|state.pulu_iyl_state~q\ & !\cpu1|state.pulu_spl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_cc_state~q\,
	datab => \cpu1|state.pulu_ixl_state~q\,
	datac => \cpu1|state.pulu_iyl_state~q\,
	datad => \cpu1|state.pulu_spl_state~q\,
	combout => \cpu1|WideOr101~3_combout\);

-- Location: LCCOMB_X14_Y12_N24
\cpu1|WideOr101~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~4_combout\ = (!\cpu1|state.pulu_acca_state~q\ & (!\cpu1|state.pulu_accb_state~q\ & !\cpu1|state.pulu_dp_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_acca_state~q\,
	datac => \cpu1|state.pulu_accb_state~q\,
	datad => \cpu1|state.pulu_dp_state~q\,
	combout => \cpu1|WideOr101~4_combout\);

-- Location: LCCOMB_X14_Y14_N12
\cpu1|state~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~388_combout\ = (\cpu1|state.pulu_pch_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|state.pulu_pch_state~q\,
	combout => \cpu1|state~388_combout\);

-- Location: FF_X14_Y14_N13
\cpu1|state.pulu_pcl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~388_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_pcl_state~q\);

-- Location: LCCOMB_X15_Y14_N28
\cpu1|WideOr68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr68~0_combout\ = (!\cpu1|state.pulu_ixh_state~q\ & (!\cpu1|state.pulu_iyh_state~q\ & (!\cpu1|state.pulu_sph_state~q\ & !\cpu1|state.pulu_pcl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_ixh_state~q\,
	datab => \cpu1|state.pulu_iyh_state~q\,
	datac => \cpu1|state.pulu_sph_state~q\,
	datad => \cpu1|state.pulu_pcl_state~q\,
	combout => \cpu1|WideOr68~0_combout\);

-- Location: LCCOMB_X15_Y14_N16
\cpu1|WideOr68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr68~1_combout\ = (\cpu1|WideOr101~3_combout\ & (!\cpu1|state.pulu_pch_state~q\ & (\cpu1|WideOr101~4_combout\ & \cpu1|WideOr68~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr101~3_combout\,
	datab => \cpu1|state.pulu_pch_state~q\,
	datac => \cpu1|WideOr101~4_combout\,
	datad => \cpu1|WideOr68~0_combout\,
	combout => \cpu1|WideOr68~1_combout\);

-- Location: LCCOMB_X12_Y12_N16
\cpu1|up_ctrl.load_up~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~2_combout\ = (\cpu1|md\(6) & !\cpu1|md\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(6),
	datad => \cpu1|md\(5),
	combout => \cpu1|up_ctrl.load_up~2_combout\);

-- Location: LCCOMB_X11_Y12_N2
\cpu1|up_ctrl.load_up~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~8_combout\ = ((\cpu1|up_ctrl.load_up~2_combout\ & ((\cpu1|Selector601~2_combout\) # (!\cpu1|Selector580~5_combout\)))) # (!\cpu1|WideOr68~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr68~1_combout\,
	datab => \cpu1|Selector601~2_combout\,
	datac => \cpu1|Selector580~5_combout\,
	datad => \cpu1|up_ctrl.load_up~2_combout\,
	combout => \cpu1|up_ctrl.load_up~8_combout\);

-- Location: LCCOMB_X16_Y11_N12
\cpu1|up_ctrl.load_up~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.load_up~9_combout\ = (\cpu1|up_ctrl.load_up~4_combout\) # ((\cpu1|up_ctrl.load_up~6_combout\) # ((\cpu1|up_ctrl.load_up~7_combout\) # (\cpu1|up_ctrl.load_up~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.load_up~4_combout\,
	datab => \cpu1|up_ctrl.load_up~6_combout\,
	datac => \cpu1|up_ctrl.load_up~7_combout\,
	datad => \cpu1|up_ctrl.load_up~8_combout\,
	combout => \cpu1|up_ctrl.load_up~9_combout\);

-- Location: LCCOMB_X16_Y11_N16
\cpu1|Selector258~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector258~0_combout\ = ((!\cpu1|up_ctrl.load_up~3_combout\ & ((\cpu1|state.puls_uph_state~q\) # (\cpu1|state.rti_uph_state~q\)))) # (!\cpu1|up_ctrl.load_up~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.load_up~9_combout\,
	datab => \cpu1|up_ctrl.load_up~3_combout\,
	datac => \cpu1|state.puls_uph_state~q\,
	datad => \cpu1|state.rti_uph_state~q\,
	combout => \cpu1|Selector258~0_combout\);

-- Location: LCCOMB_X16_Y11_N10
\cpu1|up_ctrl.pull_hi_up~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.pull_hi_up~0_combout\ = (!\cpu1|up_ctrl.load_up~3_combout\ & ((\cpu1|state.puls_uph_state~q\) # (\cpu1|state.rti_uph_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_uph_state~q\,
	datab => \cpu1|up_ctrl.load_up~3_combout\,
	datad => \cpu1|state.rti_uph_state~q\,
	combout => \cpu1|up_ctrl.pull_hi_up~0_combout\);

-- Location: LCCOMB_X16_Y18_N28
\cpu1|Selector258~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector258~1_combout\ = (\cpu1|Selector258~0_combout\ & (\cpu1|up_ctrl.pull_hi_up~0_combout\ & ((\cpuDataIn[0]~24_combout\)))) # (!\cpu1|Selector258~0_combout\ & ((\cpu1|Selector379~7_combout\) # ((\cpu1|up_ctrl.pull_hi_up~0_combout\ & 
-- \cpuDataIn[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector258~0_combout\,
	datab => \cpu1|up_ctrl.pull_hi_up~0_combout\,
	datac => \cpu1|Selector379~7_combout\,
	datad => \cpuDataIn[0]~24_combout\,
	combout => \cpu1|Selector258~1_combout\);

-- Location: LCCOMB_X16_Y12_N6
\cpu1|Selector415~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~1_combout\ = (!\cpu1|ea\(5) & (\cpu1|state.pshu_sph_state~q\ & (\cpu1|lic~9_combout\ & \cpu1|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(5),
	datab => \cpu1|state.pshu_sph_state~q\,
	datac => \cpu1|lic~9_combout\,
	datad => \cpu1|Equal4~1_combout\,
	combout => \cpu1|Selector415~1_combout\);

-- Location: LCCOMB_X17_Y14_N2
\cpu1|WideOr101~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~1_combout\ = (!\cpu1|state.pshu_iyh_state~q\ & (!\cpu1|state.pshu_ixh_state~q\ & (!\cpu1|state.pshu_pch_state~q\ & !\cpu1|state.pshu_sph_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_iyh_state~q\,
	datab => \cpu1|state.pshu_ixh_state~q\,
	datac => \cpu1|state.pshu_pch_state~q\,
	datad => \cpu1|state.pshu_sph_state~q\,
	combout => \cpu1|WideOr101~1_combout\);

-- Location: LCCOMB_X17_Y14_N6
\cpu1|WideOr101~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~2_combout\ = (!\cpu1|state.pshu_accb_state~q\ & (!\cpu1|state.pshu_acca_state~q\ & (!\cpu1|state.pshu_dp_state~q\ & \cpu1|WideOr101~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_accb_state~q\,
	datab => \cpu1|state.pshu_acca_state~q\,
	datac => \cpu1|state.pshu_dp_state~q\,
	datad => \cpu1|WideOr101~1_combout\,
	combout => \cpu1|WideOr101~2_combout\);

-- Location: LCCOMB_X11_Y12_N30
\cpu1|WideOr68~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr68~3_combout\ = (!\cpu1|state.pshu_state~q\ & (\cpu1|up_ctrl.load_up~0_combout\ & (\cpu1|WideOr101~2_combout\ & \cpu1|WideOr68~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_state~q\,
	datab => \cpu1|up_ctrl.load_up~0_combout\,
	datac => \cpu1|WideOr101~2_combout\,
	datad => \cpu1|WideOr68~1_combout\,
	combout => \cpu1|WideOr68~3_combout\);

-- Location: LCCOMB_X16_Y12_N28
\cpu1|Selector415~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~2_combout\ = (\cpu1|Selector415~1_combout\) # ((\cpu1|WideOr68~3_combout\ & (\cpu1|WideOr68~4_combout\ & \cpu1|WideOr68~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector415~1_combout\,
	datab => \cpu1|WideOr68~3_combout\,
	datac => \cpu1|WideOr68~4_combout\,
	datad => \cpu1|WideOr68~2_combout\,
	combout => \cpu1|Selector415~2_combout\);

-- Location: LCCOMB_X4_Y11_N8
\cpu1|Selector415~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~7_combout\ = (\cpu1|state.exg2_state~q\ & (((\cpu1|state.lea_state~q\ & !\cpu1|Mux28~4_combout\)) # (!\cpu1|Mux349~9_combout\))) # (!\cpu1|state.exg2_state~q\ & (((\cpu1|state.lea_state~q\ & !\cpu1|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datab => \cpu1|Mux349~9_combout\,
	datac => \cpu1|state.lea_state~q\,
	datad => \cpu1|Mux28~4_combout\,
	combout => \cpu1|Selector415~7_combout\);

-- Location: LCCOMB_X17_Y12_N14
\cpu1|Selector415~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~5_combout\ = (\cpu1|lic~9_combout\ & ((\cpu1|state.pshu_dp_state~q\) # ((\cpu1|state.pshu_iyh_state~q\ & \cpu1|Equal4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|lic~9_combout\,
	datab => \cpu1|state.pshu_iyh_state~q\,
	datac => \cpu1|state.pshu_dp_state~q\,
	datad => \cpu1|Equal4~1_combout\,
	combout => \cpu1|Selector415~5_combout\);

-- Location: LCCOMB_X17_Y12_N28
\cpu1|Selector415~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~6_combout\ = (\cpu1|Selector415~5_combout\) # ((\cpu1|Selector415~4_combout\) # ((!\cpu1|lic~13_combout\ & \cpu1|state.pshu_ixh_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|lic~13_combout\,
	datab => \cpu1|Selector415~5_combout\,
	datac => \cpu1|state.pshu_ixh_state~q\,
	datad => \cpu1|Selector415~4_combout\,
	combout => \cpu1|Selector415~6_combout\);

-- Location: LCCOMB_X17_Y12_N2
\cpu1|Selector415~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~9_combout\ = (!\cpu1|ea\(0) & ((\cpu1|state.pshu_acca_state~q\) # ((\cpu1|state.pshu_accb_state~q\ & !\cpu1|ea\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_acca_state~q\,
	datab => \cpu1|state.pshu_accb_state~q\,
	datac => \cpu1|ea\(1),
	datad => \cpu1|ea\(0),
	combout => \cpu1|Selector415~9_combout\);

-- Location: LCCOMB_X7_Y12_N30
\cpu1|Selector415~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~8_combout\ = (!\cpu1|Selector415~0_combout\ & ((\cpu1|md\(5)) # (!\cpu1|md\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(6),
	datab => \cpu1|Selector415~0_combout\,
	datad => \cpu1|md\(5),
	combout => \cpu1|Selector415~8_combout\);

-- Location: LCCOMB_X16_Y12_N30
\cpu1|Selector415~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~10_combout\ = (\cpu1|Selector415~9_combout\) # ((\cpu1|Selector415~8_combout\) # ((!\cpu1|WideOr227~0_combout\ & !\cpu1|Mux370~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector415~9_combout\,
	datab => \cpu1|WideOr227~0_combout\,
	datac => \cpu1|Mux370~9_combout\,
	datad => \cpu1|Selector415~8_combout\,
	combout => \cpu1|Selector415~10_combout\);

-- Location: LCCOMB_X17_Y13_N8
\cpu1|Selector415~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~3_combout\ = (\cpu1|state.pshu_state~q\ & ((\cpu1|Equal4~2_combout\) # ((\cpu1|state.pshu_pch_state~q\ & \cpu1|Equal5~4_combout\)))) # (!\cpu1|state.pshu_state~q\ & (\cpu1|state.pshu_pch_state~q\ & ((\cpu1|Equal5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_state~q\,
	datab => \cpu1|state.pshu_pch_state~q\,
	datac => \cpu1|Equal4~2_combout\,
	datad => \cpu1|Equal5~4_combout\,
	combout => \cpu1|Selector415~3_combout\);

-- Location: LCCOMB_X16_Y11_N20
\cpu1|Selector415~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector415~11_combout\ = (\cpu1|Selector415~7_combout\) # ((\cpu1|Selector415~6_combout\) # ((\cpu1|Selector415~10_combout\) # (\cpu1|Selector415~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector415~7_combout\,
	datab => \cpu1|Selector415~6_combout\,
	datac => \cpu1|Selector415~10_combout\,
	datad => \cpu1|Selector415~3_combout\,
	combout => \cpu1|Selector415~11_combout\);

-- Location: LCCOMB_X16_Y11_N26
\cpu1|up[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up[8]~4_combout\ = (!\hold~q\ & ((\cpu1|up_ctrl.load_up~3_combout\) # ((!\cpu1|Selector415~2_combout\ & !\cpu1|Selector415~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector415~2_combout\,
	datab => \cpu1|up_ctrl.load_up~3_combout\,
	datac => \hold~q\,
	datad => \cpu1|Selector415~11_combout\,
	combout => \cpu1|up[8]~4_combout\);

-- Location: LCCOMB_X16_Y11_N2
\cpu1|up[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up[8]~6_combout\ = (\cpu1|up[8]~4_combout\ & ((\cpu1|up_ctrl.load_up~3_combout\) # ((!\cpu1|state.puls_upl_state~q\ & !\cpu1|state.rti_upl_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up[8]~4_combout\,
	datab => \cpu1|state.puls_upl_state~q\,
	datac => \cpu1|state.rti_upl_state~q\,
	datad => \cpu1|up_ctrl.load_up~3_combout\,
	combout => \cpu1|up[8]~6_combout\);

-- Location: FF_X16_Y18_N29
\cpu1|up[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector258~1_combout\,
	ena => \cpu1|up[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(8));

-- Location: LCCOMB_X11_Y12_N26
\cpu1|Selector589~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector589~1_combout\ = (\cpu1|md\(5) & !\cpu1|md\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md\(5),
	datad => \cpu1|md\(6),
	combout => \cpu1|Selector589~1_combout\);

-- Location: LCCOMB_X10_Y9_N18
\cpu1|Selector589~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector589~0_combout\ = (!\cpu1|ea\(6) & (\cpu1|ea\(5) & ((\cpu1|state.index8_state~q\) # (\cpu1|state.index16_2_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.index8_state~q\,
	datab => \cpu1|ea\(6),
	datac => \cpu1|state.index16_2_state~q\,
	datad => \cpu1|ea\(5),
	combout => \cpu1|Selector589~0_combout\);

-- Location: LCCOMB_X9_Y12_N24
\cpu1|Mux370~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~8_combout\ = (!\cpu1|md\(0) & (!\cpu1|md\(3) & (!\cpu1|md\(2) & \cpu1|md\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datab => \cpu1|md\(3),
	datac => \cpu1|md\(2),
	datad => \cpu1|md\(1),
	combout => \cpu1|Mux370~8_combout\);

-- Location: LCCOMB_X11_Y12_N12
\cpu1|Mux349~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~8_combout\ = (!\cpu1|md\(4) & (!\cpu1|md\(6) & (\cpu1|md\(5) & !\cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(6),
	datac => \cpu1|md\(5),
	datad => \cpu1|md\(7),
	combout => \cpu1|Mux349~8_combout\);

-- Location: LCCOMB_X11_Y12_N10
\cpu1|Mux521~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux521~4_combout\ = (\cpu1|Mux370~8_combout\ & ((\cpu1|state.exg_state~q\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux349~8_combout\)))) # (!\cpu1|Mux370~8_combout\ & (((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux349~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux370~8_combout\,
	datab => \cpu1|state.exg_state~q\,
	datac => \cpu1|WideOr227~0_combout\,
	datad => \cpu1|Mux349~8_combout\,
	combout => \cpu1|Mux521~4_combout\);

-- Location: LCCOMB_X11_Y12_N16
\cpu1|Mux521~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux521~5_combout\ = (\cpu1|Selector589~0_combout\) # ((\cpu1|Mux521~4_combout\) # ((\cpu1|Selector589~1_combout\ & \cpu1|Selector591~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector589~1_combout\,
	datab => \cpu1|Selector589~0_combout\,
	datac => \cpu1|Selector591~0_combout\,
	datad => \cpu1|Mux521~4_combout\,
	combout => \cpu1|Mux521~5_combout\);

-- Location: LCCOMB_X11_Y15_N4
\cpu1|Mux521~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux521~6_combout\ = (\cpu1|op_code\(2) & (\cpu1|op_code\(3) & !\cpu1|op_code\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(6),
	combout => \cpu1|Mux521~6_combout\);

-- Location: LCCOMB_X11_Y15_N24
\cpu1|Mux410~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux410~0_combout\ = (\cpu1|op_code\(0) & !\cpu1|op_code\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux410~0_combout\);

-- Location: LCCOMB_X11_Y15_N6
\cpu1|Mux521~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux521~8_combout\ = (\cpu1|op_code\(7) & (\cpu1|fic~q\ & ((!\cpu1|Mux521~6_combout\) # (!\cpu1|Mux410~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|Mux410~0_combout\,
	datac => \cpu1|Mux521~6_combout\,
	datad => \cpu1|fic~q\,
	combout => \cpu1|Mux521~8_combout\);

-- Location: LCCOMB_X11_Y15_N22
\cpu1|Mux521~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux521~7_combout\ = (\cpu1|Mux521~8_combout\ & (((\cpu1|Mux147~2_combout\ & \cpu1|Mux521~6_combout\)))) # (!\cpu1|Mux521~8_combout\ & (\cpu1|Mux521~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux521~5_combout\,
	datab => \cpu1|Mux147~2_combout\,
	datac => \cpu1|Mux521~6_combout\,
	datad => \cpu1|Mux521~8_combout\,
	combout => \cpu1|Mux521~7_combout\);

-- Location: LCCOMB_X11_Y12_N18
\cpu1|Selector590~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector590~1_combout\ = (\cpu1|Mux370~9_combout\ & ((\cpu1|state.exg_state~q\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux349~9_combout\)))) # (!\cpu1|Mux370~9_combout\ & (((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux349~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux370~9_combout\,
	datab => \cpu1|state.exg_state~q\,
	datac => \cpu1|WideOr227~0_combout\,
	datad => \cpu1|Mux349~9_combout\,
	combout => \cpu1|Selector590~1_combout\);

-- Location: LCCOMB_X11_Y12_N8
\cpu1|Selector590~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector590~2_combout\ = (\cpu1|Selector590~1_combout\) # ((!\cpu1|Selector590~0_combout\ & (!\cpu1|ea\(5) & \cpu1|ea\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector590~0_combout\,
	datab => \cpu1|ea\(5),
	datac => \cpu1|ea\(6),
	datad => \cpu1|Selector590~1_combout\,
	combout => \cpu1|Selector590~2_combout\);

-- Location: LCCOMB_X11_Y12_N0
\cpu1|Selector590~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector590~3_combout\ = ((\cpu1|Selector590~2_combout\) # ((\cpu1|Selector591~0_combout\ & \cpu1|up_ctrl.load_up~2_combout\))) # (!\cpu1|WideOr68~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr68~3_combout\,
	datab => \cpu1|Selector590~2_combout\,
	datac => \cpu1|Selector591~0_combout\,
	datad => \cpu1|up_ctrl.load_up~2_combout\,
	combout => \cpu1|Selector590~3_combout\);

-- Location: LCCOMB_X10_Y15_N30
\cpu1|Mux522~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux522~4_combout\ = (\cpu1|alu_ctrl.alu_st8~7_combout\ & ((\cpu1|Selector590~3_combout\) # ((\cpu1|Mux394~0_combout\ & \cpu1|Mux522~2_combout\)))) # (!\cpu1|alu_ctrl.alu_st8~7_combout\ & (\cpu1|Mux394~0_combout\ & (\cpu1|Mux522~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_st8~7_combout\,
	datab => \cpu1|Mux394~0_combout\,
	datac => \cpu1|Mux522~2_combout\,
	datad => \cpu1|Selector590~3_combout\,
	combout => \cpu1|Mux522~4_combout\);

-- Location: LCCOMB_X16_Y14_N6
\cpu1|Selector627~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector627~0_combout\ = (\cpu1|op_code\(6) & (((\cpu1|pre_code\(0)) # (!\cpu1|Mux147~0_combout\)) # (!\cpu1|Mux147~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|Mux147~1_combout\,
	datac => \cpu1|pre_code\(0),
	datad => \cpu1|Mux147~0_combout\,
	combout => \cpu1|Selector627~0_combout\);

-- Location: LCCOMB_X10_Y15_N12
\cpu1|Mux522~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux522~3_combout\ = (\cpu1|alu_ctrl.alu_tfr~1_combout\ & (\cpu1|Selector627~0_combout\ & (!\cpu1|Mux0~0_combout\))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\ & (((\cpu1|Selector590~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector627~0_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Mux0~0_combout\,
	datad => \cpu1|Selector590~3_combout\,
	combout => \cpu1|Mux522~3_combout\);

-- Location: LCCOMB_X10_Y15_N10
\cpu1|Mux522~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux522~5_combout\ = (\cpu1|Mux522~3_combout\) # ((!\cpu1|op_code\(6) & (\cpu1|op_code\(0) & \cpu1|Mux522~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|Mux522~4_combout\,
	datad => \cpu1|Mux522~3_combout\,
	combout => \cpu1|Mux522~5_combout\);

-- Location: LCCOMB_X15_Y11_N2
\cpu1|iy_ctrl.pull_hi_iy~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|iy_ctrl.pull_hi_iy~1_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~0_combout\ & ((\cpu1|state.rti_iyh_state~q\) # ((\cpu1|state.pulu_iyh_state~q\) # (\cpu1|state.puls_iyh_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_iyh_state~q\,
	datab => \cpu1|state.pulu_iyh_state~q\,
	datac => \cpu1|iy_ctrl.pull_hi_iy~0_combout\,
	datad => \cpu1|state.puls_iyh_state~q\,
	combout => \cpu1|iy_ctrl.pull_hi_iy~1_combout\);

-- Location: LCCOMB_X12_Y16_N2
\cpu1|iy_ctrl.load_iy~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|iy_ctrl.load_iy~0_combout\ = (\cpu1|Mux28~15_combout\ & ((\cpu1|state.lea_state~q\) # ((\cpu1|state.exg2_state~q\ & \cpu1|Mux349~8_combout\)))) # (!\cpu1|Mux28~15_combout\ & (\cpu1|state.exg2_state~q\ & (\cpu1|Mux349~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~15_combout\,
	datab => \cpu1|state.exg2_state~q\,
	datac => \cpu1|Mux349~8_combout\,
	datad => \cpu1|state.lea_state~q\,
	combout => \cpu1|iy_ctrl.load_iy~0_combout\);

-- Location: LCCOMB_X11_Y16_N8
\cpu1|iy_ctrl.load_iy~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|iy_ctrl.load_iy~1_combout\ = (\cpu1|iy_ctrl.load_iy~0_combout\) # ((\cpu1|Selector589~1_combout\ & ((\cpu1|Selector601~2_combout\) # (!\cpu1|Selector580~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector580~5_combout\,
	datab => \cpu1|Selector601~2_combout\,
	datac => \cpu1|Selector589~1_combout\,
	datad => \cpu1|iy_ctrl.load_iy~0_combout\,
	combout => \cpu1|iy_ctrl.load_iy~1_combout\);

-- Location: LCCOMB_X12_Y16_N8
\cpu1|iy_ctrl.load_iy~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|iy_ctrl.load_iy~2_combout\ = ((\cpu1|iy_ctrl.load_iy~1_combout\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux370~8_combout\))) # (!\cpu1|iy_ctrl.pull_hi_iy~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|iy_ctrl.pull_hi_iy~0_combout\,
	datab => \cpu1|WideOr227~0_combout\,
	datac => \cpu1|iy_ctrl.load_iy~1_combout\,
	datad => \cpu1|Mux370~8_combout\,
	combout => \cpu1|iy_ctrl.load_iy~2_combout\);

-- Location: LCCOMB_X12_Y16_N4
\cpu1|Selector225~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector225~2_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (\cpuDataIn[0]~24_combout\)) # (!\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (((\cpu1|iy_ctrl.load_iy~2_combout\ & \cpu1|Selector379~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[0]~24_combout\,
	datab => \cpu1|iy_ctrl.pull_hi_iy~1_combout\,
	datac => \cpu1|iy_ctrl.load_iy~2_combout\,
	datad => \cpu1|Selector379~7_combout\,
	combout => \cpu1|Selector225~2_combout\);

-- Location: LCCOMB_X12_Y16_N6
\cpu1|Selector414~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector414~2_combout\ = (\cpu1|Mux28~15_combout\ & (\cpu1|state.exg2_state~q\ & (!\cpu1|Mux349~8_combout\))) # (!\cpu1|Mux28~15_combout\ & ((\cpu1|state.lea_state~q\) # ((\cpu1|state.exg2_state~q\ & !\cpu1|Mux349~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~15_combout\,
	datab => \cpu1|state.exg2_state~q\,
	datac => \cpu1|Mux349~8_combout\,
	datad => \cpu1|state.lea_state~q\,
	combout => \cpu1|Selector414~2_combout\);

-- Location: LCCOMB_X15_Y15_N14
\cpu1|Selector414~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector414~4_combout\ = (\cpu1|Selector415~4_combout\) # ((!\cpu1|Selector415~0_combout\ & ((\cpu1|md\(6)) # (!\cpu1|md\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector415~4_combout\,
	datab => \cpu1|md\(6),
	datac => \cpu1|md\(5),
	datad => \cpu1|Selector415~0_combout\,
	combout => \cpu1|Selector414~4_combout\);

-- Location: LCCOMB_X12_Y16_N28
\cpu1|Selector414~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector414~3_combout\ = (\cpu1|Selector414~2_combout\) # ((\cpu1|Selector414~4_combout\) # ((!\cpu1|WideOr227~0_combout\ & !\cpu1|Mux370~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector414~2_combout\,
	datab => \cpu1|Selector414~4_combout\,
	datac => \cpu1|WideOr227~0_combout\,
	datad => \cpu1|Mux370~8_combout\,
	combout => \cpu1|Selector414~3_combout\);

-- Location: LCCOMB_X15_Y10_N4
\cpu1|WideOr66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr66~1_combout\ = (!\cpu1|state.pulu_iyl_state~q\ & (!\cpu1|state.pulu_iyh_state~q\ & (\cpu1|WideOr68~4_combout\ & \cpu1|WideOr66~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_iyl_state~q\,
	datab => \cpu1|state.pulu_iyh_state~q\,
	datac => \cpu1|WideOr68~4_combout\,
	datad => \cpu1|WideOr66~0_combout\,
	combout => \cpu1|WideOr66~1_combout\);

-- Location: LCCOMB_X12_Y16_N30
\cpu1|yreg[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|yreg[5]~0_combout\ = (!\hold~q\ & (((!\cpu1|Selector414~3_combout\ & !\cpu1|WideOr66~1_combout\)) # (!\cpu1|iy_ctrl.pull_hi_iy~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|iy_ctrl.pull_hi_iy~0_combout\,
	datab => \cpu1|Selector414~3_combout\,
	datac => \hold~q\,
	datad => \cpu1|WideOr66~1_combout\,
	combout => \cpu1|yreg[5]~0_combout\);

-- Location: LCCOMB_X12_Y16_N22
\cpu1|yreg[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|yreg[13]~2_combout\ = (\cpu1|yreg[5]~0_combout\ & !\cpu1|iy_ctrl.pull_lo_iy~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg[5]~0_combout\,
	datad => \cpu1|iy_ctrl.pull_lo_iy~0_combout\,
	combout => \cpu1|yreg[13]~2_combout\);

-- Location: FF_X12_Y16_N5
\cpu1|yreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector225~2_combout\,
	ena => \cpu1|yreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(8));

-- Location: LCCOMB_X12_Y19_N18
\cpu1|Selector346~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector346~1_combout\ = (\cpu1|up\(8) & ((\cpu1|Mux522~5_combout\) # ((\cpu1|Mux521~7_combout\ & \cpu1|yreg\(8))))) # (!\cpu1|up\(8) & (\cpu1|Mux521~7_combout\ & ((\cpu1|yreg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(8),
	datab => \cpu1|Mux521~7_combout\,
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|yreg\(8),
	combout => \cpu1|Selector346~1_combout\);

-- Location: LCCOMB_X10_Y15_N14
\cpu1|Mux524~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux524~2_combout\ = (!\cpu1|alu_ctrl.alu_tfr~1_combout\ & (((\cpu1|Selector592~0_combout\) # (!\cpu1|WideOr87~0_combout\)) # (!\cpu1|WideOr87~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~1_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Selector592~0_combout\,
	datad => \cpu1|WideOr87~0_combout\,
	combout => \cpu1|Mux524~2_combout\);

-- Location: LCCOMB_X10_Y15_N8
\cpu1|Selector346~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector346~2_combout\ = (\cpu1|acca\(0) & ((\cpu1|Mux524~3_combout\) # ((\cpu1|Mux524~2_combout\) # (\cpu1|Mux524~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux524~3_combout\,
	datab => \cpu1|acca\(0),
	datac => \cpu1|Mux524~2_combout\,
	datad => \cpu1|Mux524~1_combout\,
	combout => \cpu1|Selector346~2_combout\);

-- Location: LCCOMB_X3_Y13_N12
\cpu1|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux12~0_combout\ = (\cpu1|op_code\(3) & (((\cpu1|op_code\(1)) # (\cpu1|op_code\(0))) # (!\cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux12~0_combout\);

-- Location: LCCOMB_X8_Y9_N18
\cpu1|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux37~1_combout\ = (\cpu1|op_code\(4) & (!\cpu1|op_code\(6) & (\cpu1|op_code\(5) & \cpu1|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datab => \cpu1|op_code\(6),
	datac => \cpu1|op_code\(5),
	datad => \cpu1|Mux12~0_combout\,
	combout => \cpu1|Mux37~1_combout\);

-- Location: LCCOMB_X5_Y13_N18
\cpu1|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux3~0_combout\ = (\cpu1|op_code\(3) & (!\cpu1|op_code\(1) & (\cpu1|op_code\(0)))) # (!\cpu1|op_code\(3) & (\cpu1|op_code\(1) & ((!\cpu1|op_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux3~0_combout\);

-- Location: LCCOMB_X8_Y9_N28
\cpu1|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux37~0_combout\ = (!\cpu1|op_code\(5) & ((\cpu1|op_code\(6)) # ((\cpu1|op_code\(4) & \cpu1|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datab => \cpu1|op_code\(6),
	datac => \cpu1|op_code\(5),
	datad => \cpu1|Mux3~0_combout\,
	combout => \cpu1|Mux37~0_combout\);

-- Location: LCCOMB_X8_Y9_N16
\cpu1|Selector421~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector421~0_combout\ = (\cpu1|state.decode1_state~q\ & ((\cpu1|op_code\(7)) # ((!\cpu1|Mux37~1_combout\ & !\cpu1|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode1_state~q\,
	datab => \cpu1|Mux37~1_combout\,
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Mux37~0_combout\,
	combout => \cpu1|Selector421~0_combout\);

-- Location: LCCOMB_X6_Y10_N24
\cpu1|WideOr76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr76~0_combout\ = (!\cpu1|state.lbranch_state~q\ & (!\cpu1|state.pcrel16_state~q\ & (!\cpu1|state.index16_state~q\ & !\cpu1|state.indexaddr_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.lbranch_state~q\,
	datab => \cpu1|state.pcrel16_state~q\,
	datac => \cpu1|state.index16_state~q\,
	datad => \cpu1|state.indexaddr_state~q\,
	combout => \cpu1|WideOr76~0_combout\);

-- Location: LCCOMB_X10_Y10_N18
\cpu1|Selector581~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector581~2_combout\ = (!\cpu1|state.fetch_state~q\ & !\cpu1|state.extended_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.fetch_state~q\,
	datad => \cpu1|state.extended_state~q\,
	combout => \cpu1|Selector581~2_combout\);

-- Location: LCCOMB_X11_Y10_N18
\cpu1|Selector437~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector437~3_combout\ = (\cpu1|Selector28~0_combout\ & (!\cpu1|op_code\(5) & (\cpu1|op_code\(7) & !\cpu1|op_code\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector28~0_combout\,
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|op_code\(4),
	combout => \cpu1|Selector437~3_combout\);

-- Location: FF_X11_Y10_N19
\cpu1|state.imm16_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector437~3_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.imm16_state~q\);

-- Location: LCCOMB_X10_Y10_N2
\cpu1|Selector581~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector581~4_combout\ = (\cpu1|WideOr76~0_combout\ & (\cpu1|Selector581~2_combout\ & (!\cpu1|Selector581~3_combout\ & !\cpu1|state.imm16_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr76~0_combout\,
	datab => \cpu1|Selector581~2_combout\,
	datac => \cpu1|Selector581~3_combout\,
	datad => \cpu1|state.imm16_state~q\,
	combout => \cpu1|Selector581~4_combout\);

-- Location: LCCOMB_X8_Y11_N22
\cpu1|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux116~0_combout\ = (\cpu1|op_code\(7)) # ((\cpu1|op_code\(5) & (!\cpu1|op_code\(4) & !\cpu1|op_code\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(4),
	datad => \cpu1|op_code\(6),
	combout => \cpu1|Mux116~0_combout\);

-- Location: LCCOMB_X4_Y13_N2
\cpu1|Selector421~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector421~1_combout\ = (\cpu1|state.decode3_state~q\ & ((\cpu1|Mux138~0_combout\) # ((\cpu1|Mux116~0_combout\ & \cpu1|state.decode2_state~q\)))) # (!\cpu1|state.decode3_state~q\ & (\cpu1|Mux116~0_combout\ & (\cpu1|state.decode2_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode3_state~q\,
	datab => \cpu1|Mux116~0_combout\,
	datac => \cpu1|state.decode2_state~q\,
	datad => \cpu1|Mux138~0_combout\,
	combout => \cpu1|Selector421~1_combout\);

-- Location: LCCOMB_X9_Y9_N24
\cpu1|Selector421~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector421~2_combout\ = (\cpu1|Selector421~0_combout\) # ((\cpu1|Selector421~1_combout\) # (!\cpu1|Selector581~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector421~0_combout\,
	datac => \cpu1|Selector581~4_combout\,
	datad => \cpu1|Selector421~1_combout\,
	combout => \cpu1|Selector421~2_combout\);

-- Location: LCCOMB_X5_Y10_N6
\cpu1|Selector483~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector483~0_combout\ = (\cpu1|state.lbranch_state~q\ & (((!\cpu1|Equal2~1_combout\) # (!\cpu1|Equal2~3_combout\)) # (!\cpu1|op_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(0),
	datab => \cpu1|Equal2~3_combout\,
	datac => \cpu1|state.lbranch_state~q\,
	datad => \cpu1|Equal2~1_combout\,
	combout => \cpu1|Selector483~0_combout\);

-- Location: LCCOMB_X7_Y11_N0
\cpu1|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector54~0_combout\ = (\cpu1|Selector487~3_combout\) # ((!\cpu1|op_code\(4) & \cpu1|Selector487~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector487~3_combout\,
	datac => \cpu1|op_code\(4),
	datad => \cpu1|Selector487~2_combout\,
	combout => \cpu1|Selector54~0_combout\);

-- Location: LCCOMB_X6_Y14_N8
\cpu1|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector54~1_combout\ = (\cpu1|Selector427~4_combout\ & ((\cpu1|Selector54~0_combout\) # ((\cpu1|saved_state.sbranch_state~q\ & \cpu1|Selector428~4_combout\)))) # (!\cpu1|Selector427~4_combout\ & (((\cpu1|saved_state.sbranch_state~q\ & 
-- \cpu1|Selector428~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector427~4_combout\,
	datab => \cpu1|Selector54~0_combout\,
	datac => \cpu1|saved_state.sbranch_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|Selector54~1_combout\);

-- Location: FF_X6_Y14_N9
\cpu1|saved_state.sbranch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector54~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.sbranch_state~q\);

-- Location: LCCOMB_X4_Y13_N16
\cpu1|Selector483~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector483~1_combout\ = (\cpu1|state.decode1_state~q\ & \cpu1|Mux122~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Mux122~0_combout\,
	combout => \cpu1|Selector483~1_combout\);

-- Location: LCCOMB_X8_Y10_N22
\cpu1|Selector483~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector483~2_combout\ = (\cpu1|Selector483~0_combout\) # ((\cpu1|Selector483~1_combout\) # ((\cpu1|saved_state.sbranch_state~q\ & \cpu1|Selector460~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector483~0_combout\,
	datab => \cpu1|saved_state.sbranch_state~q\,
	datac => \cpu1|Selector460~1_combout\,
	datad => \cpu1|Selector483~1_combout\,
	combout => \cpu1|Selector483~2_combout\);

-- Location: FF_X8_Y10_N23
\cpu1|state.sbranch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector483~2_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.sbranch_state~q\);

-- Location: LCCOMB_X5_Y12_N8
\cpu1|Mux349~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~4_combout\ = (\cpu1|md\(4) & (!\cpu1|md\(5) & (!\cpu1|md\(7) & \cpu1|md\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(5),
	datac => \cpu1|md\(7),
	datad => \cpu1|md\(6),
	combout => \cpu1|Mux349~4_combout\);

-- Location: LCCOMB_X8_Y10_N6
\cpu1|Selector420~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector420~0_combout\ = (\cpu1|state.exg2_state~q\ & ((\cpu1|Mux349~4_combout\) # ((\cpu1|state.single_op_exec_state~q\ & \cpu1|Mux28~13_combout\)))) # (!\cpu1|state.exg2_state~q\ & (\cpu1|state.single_op_exec_state~q\ & (\cpu1|Mux28~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datab => \cpu1|state.single_op_exec_state~q\,
	datac => \cpu1|Mux28~13_combout\,
	datad => \cpu1|Mux349~4_combout\,
	combout => \cpu1|Selector420~0_combout\);

-- Location: LCCOMB_X4_Y13_N8
\cpu1|Selector420~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector420~1_combout\ = (\cpu1|Selector420~0_combout\) # ((\cpu1|state.jmp_state~q\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux370~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr227~0_combout\,
	datab => \cpu1|Selector420~0_combout\,
	datac => \cpu1|state.jmp_state~q\,
	datad => \cpu1|Mux370~4_combout\,
	combout => \cpu1|Selector420~1_combout\);

-- Location: LCCOMB_X5_Y12_N14
\cpu1|Mux349~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~7_combout\ = (!\cpu1|md\(4) & (!\cpu1|md\(6) & (\cpu1|md\(7) & \cpu1|md\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(6),
	datac => \cpu1|md\(7),
	datad => \cpu1|md\(5),
	combout => \cpu1|Mux349~7_combout\);

-- Location: LCCOMB_X7_Y11_N4
\cpu1|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux31~0_combout\ = (\cpu1|op_code\(1) & ((\cpu1|op_code\(3) & (\cpu1|op_code\(0) $ (\cpu1|op_code\(2)))) # (!\cpu1|op_code\(3) & (!\cpu1|op_code\(0) & !\cpu1|op_code\(2))))) # (!\cpu1|op_code\(1) & (!\cpu1|op_code\(3) & (\cpu1|op_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux31~0_combout\);

-- Location: LCCOMB_X8_Y10_N26
\cpu1|Mux575~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux575~2_combout\ = (\cpu1|Mux349~7_combout\ & ((\cpu1|state.exg2_state~q\) # ((\cpu1|state.single_op_exec_state~q\ & !\cpu1|Mux31~0_combout\)))) # (!\cpu1|Mux349~7_combout\ & (\cpu1|state.single_op_exec_state~q\ & ((!\cpu1|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux349~7_combout\,
	datab => \cpu1|state.single_op_exec_state~q\,
	datac => \cpu1|state.exg2_state~q\,
	datad => \cpu1|Mux31~0_combout\,
	combout => \cpu1|Mux575~2_combout\);

-- Location: LCCOMB_X8_Y10_N20
\cpu1|Mux575~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux575~1_combout\ = ((!\cpu1|Mux1~0_combout\ & \cpu1|state.lea_state~q\)) # (!\cpu1|Mux572~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux1~0_combout\,
	datac => \cpu1|state.lea_state~q\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|Mux575~1_combout\);

-- Location: LCCOMB_X8_Y10_N18
\cpu1|Mux575~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux575~3_combout\ = (\cpu1|Mux575~2_combout\) # ((\cpu1|Mux575~1_combout\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux370~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux575~2_combout\,
	datab => \cpu1|WideOr227~0_combout\,
	datac => \cpu1|Mux370~7_combout\,
	datad => \cpu1|Mux575~1_combout\,
	combout => \cpu1|Mux575~3_combout\);

-- Location: LCCOMB_X5_Y11_N26
\cpu1|Mux93~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux93~6_combout\ = (!\cpu1|op_code\(6) & (\cpu1|op_code\(4) & (\cpu1|op_code\(0) & \cpu1|Mux93~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|op_code\(4),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|Mux93~4_combout\,
	combout => \cpu1|Mux93~6_combout\);

-- Location: LCCOMB_X5_Y11_N4
\cpu1|Mux93~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux93~5_combout\ = (\cpu1|Mux110~0_combout\ & ((\cpu1|Mux93~6_combout\) # ((!\cpu1|Mux31~0_combout\ & \cpu1|op_code\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux110~0_combout\,
	datab => \cpu1|Mux31~0_combout\,
	datac => \cpu1|Mux93~6_combout\,
	datad => \cpu1|op_code\(6),
	combout => \cpu1|Mux93~5_combout\);

-- Location: LCCOMB_X11_Y13_N0
\cpu1|state~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~328_combout\ = (\cpu1|Mux28~3_combout\ & (\cpu1|Selector405~0_combout\ & (!\cpu1|state~312_combout\ & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~3_combout\,
	datab => \cpu1|Selector405~0_combout\,
	datac => \cpu1|state~312_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~328_combout\);

-- Location: FF_X11_Y13_N1
\cpu1|state.orcc_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~328_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.orcc_state~q\);

-- Location: LCCOMB_X11_Y14_N16
\cpu1|Selector593~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector593~0_combout\ = (!\cpu1|state.cwai_state~q\ & (!\cpu1|state.andcc_state~q\ & !\cpu1|state.orcc_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.cwai_state~q\,
	datac => \cpu1|state.andcc_state~q\,
	datad => \cpu1|state.orcc_state~q\,
	combout => \cpu1|Selector593~0_combout\);

-- Location: LCCOMB_X9_Y14_N20
\cpu1|Mux575~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux575~0_combout\ = (\cpu1|state.int_entire_state~q\) # (((!\cpu1|Selector593~0_combout\) # (!\cpu1|WideOr87~2_combout\)) # (!\cpu1|Selector594~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_entire_state~q\,
	datab => \cpu1|Selector594~0_combout\,
	datac => \cpu1|WideOr87~2_combout\,
	datad => \cpu1|Selector593~0_combout\,
	combout => \cpu1|Mux575~0_combout\);

-- Location: LCCOMB_X9_Y14_N18
\cpu1|Mux575~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux575~4_combout\ = (\cpu1|Mux575~3_combout\) # ((\cpu1|Mux575~0_combout\) # ((\cpu1|state.decode1_state~q\ & \cpu1|Mux93~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux575~3_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Mux93~5_combout\,
	datad => \cpu1|Mux575~0_combout\,
	combout => \cpu1|Mux575~4_combout\);

-- Location: LCCOMB_X10_Y14_N20
\cpu1|alu_ctrl.alu_lea~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_lea~0_combout\ = (\cpu1|state.lea_state~q\ & (((\cpu1|Mux28~2_combout\ & !\cpu1|op_code\(6))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~2_combout\,
	datab => \cpu1|op_code\(6),
	datac => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datad => \cpu1|state.lea_state~q\,
	combout => \cpu1|alu_ctrl.alu_lea~0_combout\);

-- Location: LCCOMB_X4_Y13_N10
\cpu1|alu_ctrl.alu_abx~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_abx~0_combout\ = (\cpu1|Mux28~3_combout\ & (\cpu1|Mux51~0_combout\ & (\cpu1|state.decode1_state~q\ & \cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~3_combout\,
	datab => \cpu1|Mux51~0_combout\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|alu_ctrl.alu_abx~0_combout\);

-- Location: LCCOMB_X6_Y14_N10
\cpu1|alu_ctrl.alu_mul~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_mul~2_combout\ = (\cpu1|Mux572~0_combout\ & ((!\cpu1|WideOr87~0_combout\) # (!\cpu1|WideOr87~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux572~0_combout\,
	datac => \cpu1|WideOr87~1_combout\,
	datad => \cpu1|WideOr87~0_combout\,
	combout => \cpu1|alu_ctrl.alu_mul~2_combout\);

-- Location: LCCOMB_X5_Y21_N26
\cpu1|WideOr15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr15~1_combout\ = (\cpu1|WideOr15~0_combout\ & ((!\cpu1|state.orcc_state~q\) # (!\cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux572~0_combout\,
	datac => \cpu1|WideOr15~0_combout\,
	datad => \cpu1|state.orcc_state~q\,
	combout => \cpu1|WideOr15~1_combout\);

-- Location: LCCOMB_X7_Y22_N30
\cpu1|Selector390~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector390~0_combout\ = (!\cpu1|alu_ctrl.alu_lea~0_combout\ & (!\cpu1|alu_ctrl.alu_abx~0_combout\ & (!\cpu1|alu_ctrl.alu_mul~2_combout\ & \cpu1|WideOr15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_lea~0_combout\,
	datab => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datac => \cpu1|alu_ctrl.alu_mul~2_combout\,
	datad => \cpu1|WideOr15~1_combout\,
	combout => \cpu1|Selector390~0_combout\);

-- Location: LCCOMB_X8_Y22_N10
\cpu1|Selector287~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector287~0_combout\ = (\cpu1|cc\(3) & ((\cpu1|Mux577~0_combout\) # ((\cpu1|alu_ctrl.alu_andcc~0_combout\) # (!\cpu1|Selector390~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux577~0_combout\,
	datab => \cpu1|alu_ctrl.alu_andcc~0_combout\,
	datac => \cpu1|cc\(3),
	datad => \cpu1|Selector390~0_combout\,
	combout => \cpu1|Selector287~0_combout\);

-- Location: LCCOMB_X14_Y12_N20
\cpu1|cc_ctrl.pull_cc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|cc_ctrl.pull_cc~0_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|state.rti_cc_state~q\) # ((\cpu1|state.pulu_cc_state~q\) # (\cpu1|state.puls_cc_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_cc_state~q\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|state.pulu_cc_state~q\,
	datad => \cpu1|state.puls_cc_state~q\,
	combout => \cpu1|cc_ctrl.pull_cc~0_combout\);

-- Location: LCCOMB_X8_Y22_N18
\cpu1|Selector287~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector287~2_combout\ = (\cpu1|Selector287~0_combout\ & ((\cpu1|Mux577~0_combout\) # ((\cpu1|cc_ctrl.pull_cc~0_combout\ & \cpu1|pre_code[3]~4_combout\)))) # (!\cpu1|Selector287~0_combout\ & (\cpu1|cc_ctrl.pull_cc~0_combout\ & 
-- ((\cpu1|pre_code[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector287~0_combout\,
	datab => \cpu1|cc_ctrl.pull_cc~0_combout\,
	datac => \cpu1|Mux577~0_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector287~2_combout\);

-- Location: LCCOMB_X9_Y12_N10
\cpu1|Selector600~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector600~3_combout\ = (\cpu1|md\(2) & (((\cpu1|md\(1) & !\cpu1|md\(0))) # (!\cpu1|md\(3)))) # (!\cpu1|md\(2) & (\cpu1|md\(1) $ ((!\cpu1|md\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(2),
	datab => \cpu1|md\(1),
	datac => \cpu1|md\(3),
	datad => \cpu1|md\(0),
	combout => \cpu1|Selector600~3_combout\);

-- Location: LCCOMB_X9_Y12_N14
\cpu1|Selector600~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector600~4_combout\ = ((\cpu1|state.indexed_state~q\ & ((\cpu1|Selector600~3_combout\) # (!\cpu1|md\(7))))) # (!\cpu1|state~311_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~311_combout\,
	datab => \cpu1|state.indexed_state~q\,
	datac => \cpu1|Selector600~3_combout\,
	datad => \cpu1|md\(7),
	combout => \cpu1|Selector600~4_combout\);

-- Location: LCCOMB_X11_Y11_N14
\cpu1|WideOr82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr82~0_combout\ = (!\cpu1|state.dual_op_write16_state~q\ & (!\cpu1|state.dual_op_read16_state~q\ & !\cpu1|state.indirect_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.dual_op_write16_state~q\,
	datac => \cpu1|state.dual_op_read16_state~q\,
	datad => \cpu1|state.indirect_state~q\,
	combout => \cpu1|WideOr82~0_combout\);

-- Location: LCCOMB_X4_Y14_N8
\cpu1|Selector600~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector600~6_combout\ = (\cpu1|state.postincr2_state~q\) # ((\cpu1|state.postincr1_state~q\) # ((\cpu1|state.sbranch_state~q\) # (!\cpu1|WideOr82~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.postincr2_state~q\,
	datab => \cpu1|state.postincr1_state~q\,
	datac => \cpu1|WideOr82~0_combout\,
	datad => \cpu1|state.sbranch_state~q\,
	combout => \cpu1|Selector600~6_combout\);

-- Location: LCCOMB_X4_Y11_N10
\cpu1|Selector600~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector600~5_combout\ = (((\cpu1|Selector600~4_combout\) # (\cpu1|Selector600~6_combout\)) # (!\cpu1|WideOr68~1_combout\)) # (!\cpu1|addr~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr~7_combout\,
	datab => \cpu1|WideOr68~1_combout\,
	datac => \cpu1|Selector600~4_combout\,
	datad => \cpu1|Selector600~6_combout\,
	combout => \cpu1|Selector600~5_combout\);

-- Location: LCCOMB_X4_Y11_N24
\cpu1|Mux540~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux540~0_combout\ = (\cpu1|Selector600~5_combout\ & ((\cpu1|Mux572~0_combout\) # ((\cpu1|up_ctrl.load_up~1_combout\ & \cpu1|Mux28~4_combout\)))) # (!\cpu1|Selector600~5_combout\ & (((\cpu1|up_ctrl.load_up~1_combout\ & \cpu1|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector600~5_combout\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|up_ctrl.load_up~1_combout\,
	datad => \cpu1|Mux28~4_combout\,
	combout => \cpu1|Mux540~0_combout\);

-- Location: LCCOMB_X11_Y14_N0
\cpu1|WideOr101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~0_combout\ = (!\cpu1|state.pshs_state~q\ & !\cpu1|state.pshu_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_state~q\,
	datad => \cpu1|state.pshu_state~q\,
	combout => \cpu1|WideOr101~0_combout\);

-- Location: LCCOMB_X12_Y13_N12
\cpu1|WideOr267~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr267~1_combout\ = (\cpu1|up_ctrl.load_up~0_combout\ & (\cpu1|WideOr101~6_combout\ & (\cpu1|sp_ctrl.load_sp~4_combout\ & \cpu1|WideOr101~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.load_up~0_combout\,
	datab => \cpu1|WideOr101~6_combout\,
	datac => \cpu1|sp_ctrl.load_sp~4_combout\,
	datad => \cpu1|WideOr101~2_combout\,
	combout => \cpu1|WideOr267~1_combout\);

-- Location: LCCOMB_X11_Y16_N26
\cpu1|Selector601~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector601~3_combout\ = (((\cpu1|Selector601~2_combout\) # (!\cpu1|WideOr267~1_combout\)) # (!\cpu1|WideOr101~0_combout\)) # (!\cpu1|Selector601~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector601~1_combout\,
	datab => \cpu1|WideOr101~0_combout\,
	datac => \cpu1|WideOr267~1_combout\,
	datad => \cpu1|Selector601~2_combout\,
	combout => \cpu1|Selector601~3_combout\);

-- Location: LCCOMB_X11_Y16_N24
\cpu1|Mux541~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux541~4_combout\ = (\cpu1|Mux93~4_combout\ & ((\cpu1|Selector601~3_combout\) # ((!\cpu1|op_code\(0) & \cpu1|alu_ctrl.alu_tfr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector601~3_combout\,
	datab => \cpu1|op_code\(0),
	datac => \cpu1|Mux93~4_combout\,
	datad => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	combout => \cpu1|Mux541~4_combout\);

-- Location: LCCOMB_X11_Y16_N18
\cpu1|Mux541~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux541~5_combout\ = (\cpu1|Mux541~4_combout\) # ((\cpu1|alu_ctrl.alu_tfr~1_combout\ & (\cpu1|op_code\(0) & \cpu1|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datab => \cpu1|op_code\(0),
	datac => \cpu1|Equal2~2_combout\,
	datad => \cpu1|Mux541~4_combout\,
	combout => \cpu1|Mux541~5_combout\);

-- Location: LCCOMB_X11_Y16_N4
\cpu1|Mux541~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux541~6_combout\ = (!\cpu1|op_code\(6) & (\cpu1|Mux541~5_combout\ & (\cpu1|op_code\(2) $ (!\cpu1|op_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(6),
	datac => \cpu1|op_code\(3),
	datad => \cpu1|Mux541~5_combout\,
	combout => \cpu1|Mux541~6_combout\);

-- Location: LCCOMB_X11_Y16_N10
\cpu1|Mux541~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux541~8_combout\ = (\cpu1|Mux541~6_combout\) # ((\cpu1|Selector601~3_combout\ & ((!\cpu1|op_code\(7)) # (!\cpu1|fic~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector601~3_combout\,
	datab => \cpu1|fic~q\,
	datac => \cpu1|Mux541~6_combout\,
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Mux541~8_combout\);

-- Location: LCCOMB_X7_Y22_N20
\cpu1|WideOr27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr27~0_combout\ = (!\cpu1|Mux540~0_combout\ & (!\cpu1|alu_ctrl.alu_st16~2_combout\ & (!\cpu1|Mux541~8_combout\ & !\cpu1|alu_ctrl.alu_ld16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux540~0_combout\,
	datab => \cpu1|alu_ctrl.alu_st16~2_combout\,
	datac => \cpu1|Mux541~8_combout\,
	datad => \cpu1|alu_ctrl.alu_ld16~3_combout\,
	combout => \cpu1|WideOr27~0_combout\);

-- Location: LCCOMB_X6_Y13_N14
\cpu1|alu_ctrl.alu_daa~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_daa~0_combout\ = (\cpu1|op_code\(4) & (!\cpu1|op_code\(6) & (\cpu1|Mux28~5_combout\ & \cpu1|state~313_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datab => \cpu1|op_code\(6),
	datac => \cpu1|Mux28~5_combout\,
	datad => \cpu1|state~313_combout\,
	combout => \cpu1|alu_ctrl.alu_daa~0_combout\);

-- Location: LCCOMB_X4_Y20_N30
\cpu1|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr29~0_combout\ = (((!\cpu1|Mux28~5_combout\ & !\cpu1|Mux28~6_combout\)) # (!\cpu1|Mux572~0_combout\)) # (!\cpu1|WideOr20~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr20~2_combout\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|Mux28~5_combout\,
	datad => \cpu1|Mux28~6_combout\,
	combout => \cpu1|WideOr29~0_combout\);

-- Location: LCCOMB_X4_Y20_N20
\cpu1|WideOr29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr29~2_combout\ = (\cpu1|alu_ctrl.alu_com~0_combout\) # (((\cpu1|WideOr20~3_combout\ & \cpu1|Mux28~0_combout\)) # (!\cpu1|WideOr29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr20~3_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|WideOr29~0_combout\,
	combout => \cpu1|WideOr29~2_combout\);

-- Location: LCCOMB_X5_Y13_N26
\cpu1|WideOr24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr24~0_combout\ = ((!\cpu1|Mux28~1_combout\ & (!\cpu1|Mux28~8_combout\ & !\cpu1|Mux28~7_combout\))) # (!\cpu1|WideOr20~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~1_combout\,
	datab => \cpu1|Mux28~8_combout\,
	datac => \cpu1|Mux28~7_combout\,
	datad => \cpu1|WideOr20~3_combout\,
	combout => \cpu1|WideOr24~0_combout\);

-- Location: LCCOMB_X4_Y20_N6
\cpu1|WideOr23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr23~5_combout\ = (!\cpu1|alu_ctrl.alu_ld8~1_combout\ & ((!\cpu1|Mux28~3_combout\) # (!\cpu1|WideOr20~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_ld8~1_combout\,
	datac => \cpu1|WideOr20~3_combout\,
	datad => \cpu1|Mux28~3_combout\,
	combout => \cpu1|WideOr23~5_combout\);

-- Location: LCCOMB_X7_Y14_N22
\cpu1|alu_ctrl.alu_inc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_inc~0_combout\ = (\cpu1|Mux572~0_combout\ & (\cpu1|WideOr20~2_combout\ & \cpu1|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux572~0_combout\,
	datac => \cpu1|WideOr20~2_combout\,
	datad => \cpu1|Mux28~12_combout\,
	combout => \cpu1|alu_ctrl.alu_inc~0_combout\);

-- Location: LCCOMB_X4_Y20_N16
\cpu1|WideOr23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr23~6_combout\ = (\cpu1|WideOr23~5_combout\ & (!\cpu1|alu_ctrl.alu_and~0_combout\ & (!\cpu1|alu_ctrl.alu_inc~0_combout\ & !\cpu1|alu_ctrl.alu_eor~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr23~5_combout\,
	datab => \cpu1|alu_ctrl.alu_and~0_combout\,
	datac => \cpu1|alu_ctrl.alu_inc~0_combout\,
	datad => \cpu1|alu_ctrl.alu_eor~2_combout\,
	combout => \cpu1|WideOr23~6_combout\);

-- Location: LCCOMB_X4_Y20_N22
\cpu1|WideOr29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr29~3_combout\ = (\cpu1|WideOr29~2_combout\) # (((\cpu1|alu_ctrl.alu_neg~0_combout\) # (!\cpu1|WideOr23~6_combout\)) # (!\cpu1|WideOr24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr29~2_combout\,
	datab => \cpu1|WideOr24~0_combout\,
	datac => \cpu1|WideOr23~6_combout\,
	datad => \cpu1|alu_ctrl.alu_neg~0_combout\,
	combout => \cpu1|WideOr29~3_combout\);

-- Location: LCCOMB_X6_Y13_N8
\cpu1|WideOr17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr17~4_combout\ = (\cpu1|fic~q\ & (\cpu1|op_code\(7) & ((\cpu1|Mux28~10_combout\) # (!\cpu1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|fic~q\,
	datab => \cpu1|Mux1~0_combout\,
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Mux28~10_combout\,
	combout => \cpu1|WideOr17~4_combout\);

-- Location: LCCOMB_X6_Y13_N4
\cpu1|WideOr29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr29~1_combout\ = (\cpu1|WideOr17~4_combout\) # ((\cpu1|alu_ctrl.alu_tfr~1_combout\ & ((\cpu1|Mux28~5_combout\) # (\cpu1|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~5_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Mux28~11_combout\,
	datad => \cpu1|WideOr17~4_combout\,
	combout => \cpu1|WideOr29~1_combout\);

-- Location: LCCOMB_X5_Y14_N12
\cpu1|WideOr29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr29~4_combout\ = ((\cpu1|alu_ctrl.alu_daa~0_combout\) # ((\cpu1|WideOr29~3_combout\) # (\cpu1|WideOr29~1_combout\))) # (!\cpu1|WideOr23~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr23~3_combout\,
	datab => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datac => \cpu1|WideOr29~3_combout\,
	datad => \cpu1|WideOr29~1_combout\,
	combout => \cpu1|WideOr29~4_combout\);

-- Location: LCCOMB_X7_Y22_N16
\cpu1|Selector380~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~9_combout\ = (\cpu1|Selector363~2_combout\ & ((\cpu1|Selector387~3_combout\) # ((\cpu1|alu_ctrl.alu_lea~0_combout\) # (\cpu1|alu_ctrl.alu_ld16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~3_combout\,
	datab => \cpu1|Selector363~2_combout\,
	datac => \cpu1|alu_ctrl.alu_lea~0_combout\,
	datad => \cpu1|alu_ctrl.alu_ld16~3_combout\,
	combout => \cpu1|Selector380~9_combout\);

-- Location: LCCOMB_X14_Y16_N10
\cpu1|Selector195~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector195~0_combout\ = (\cpu1|Mux585~0_combout\ & ((\cpu1|pre_code[6]~1_combout\) # ((!\cpu1|Selector196~0_combout\ & \cpu1|Selector381~7_combout\)))) # (!\cpu1|Mux585~0_combout\ & (!\cpu1|Selector196~0_combout\ & (\cpu1|Selector381~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux585~0_combout\,
	datab => \cpu1|Selector196~0_combout\,
	datac => \cpu1|Selector381~7_combout\,
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|Selector195~0_combout\);

-- Location: LCCOMB_X6_Y12_N8
\cpu1|Mux353~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux353~0_combout\ = (\cpu1|md\(1)) # ((\cpu1|md\(2)) # (\cpu1|md\(3) $ (\cpu1|md\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Mux353~0_combout\);

-- Location: LCCOMB_X6_Y13_N10
\cpu1|Mux110~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux110~1_combout\ = (\cpu1|Mux110~0_combout\ & (!\cpu1|Mux143~0_combout\ & (\cpu1|op_code\(6) & \cpu1|op_code\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux110~0_combout\,
	datab => \cpu1|Mux143~0_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(4),
	combout => \cpu1|Mux110~1_combout\);

-- Location: LCCOMB_X4_Y11_N28
\cpu1|Selector408~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector408~0_combout\ = (\cpu1|state.exg2_state~q\ & ((\cpu1|Mux374~0_combout\) # ((!\cpu1|Mux110~1_combout\ & \cpu1|state.decode1_state~q\)))) # (!\cpu1|state.exg2_state~q\ & (((!\cpu1|Mux110~1_combout\ & \cpu1|state.decode1_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datab => \cpu1|Mux374~0_combout\,
	datac => \cpu1|Mux110~1_combout\,
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector408~0_combout\);

-- Location: LCCOMB_X14_Y11_N8
\cpu1|WideOr52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr52~1_combout\ = (\cpu1|WideOr52~0_combout\ & (!\cpu1|state.puls_accb_state~q\ & (!\cpu1|state.pulu_accb_state~q\ & !\cpu1|state.rti_accb_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr52~0_combout\,
	datab => \cpu1|state.puls_accb_state~q\,
	datac => \cpu1|state.pulu_accb_state~q\,
	datad => \cpu1|state.rti_accb_state~q\,
	combout => \cpu1|WideOr52~1_combout\);

-- Location: LCCOMB_X14_Y11_N2
\cpu1|Selector408~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector408~1_combout\ = (\cpu1|Selector408~0_combout\) # ((\cpu1|WideOr52~1_combout\) # ((\cpu1|Mux353~0_combout\ & !\cpu1|WideOr227~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux353~0_combout\,
	datab => \cpu1|Selector408~0_combout\,
	datac => \cpu1|WideOr52~1_combout\,
	datad => \cpu1|WideOr227~0_combout\,
	combout => \cpu1|Selector408~1_combout\);

-- Location: LCCOMB_X14_Y11_N12
\cpu1|accb[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|accb[5]~0_combout\ = (!\hold~q\ & ((\cpu1|Mux584~2_combout\) # (!\cpu1|Selector408~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux584~2_combout\,
	datac => \hold~q\,
	datad => \cpu1|Selector408~1_combout\,
	combout => \cpu1|accb[5]~0_combout\);

-- Location: FF_X14_Y16_N11
\cpu1|accb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector195~0_combout\,
	ena => \cpu1|accb[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|accb\(6));

-- Location: LCCOMB_X11_Y14_N10
\cpu1|state~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~389_combout\ = (\cpu1|state.vect_hi_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|state.vect_hi_state~q\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~389_combout\);

-- Location: FF_X11_Y14_N11
\cpu1|state.vect_lo_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~389_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.vect_lo_state~q\);

-- Location: LCCOMB_X14_Y20_N12
\cpu1|WideOr78\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr78~combout\ = (\cpu1|state.pulu_pcl_state~q\) # ((\cpu1|state.vect_lo_state~q\) # (!\cpu1|WideOr78~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.pulu_pcl_state~q\,
	datac => \cpu1|WideOr78~0_combout\,
	datad => \cpu1|state.vect_lo_state~q\,
	combout => \cpu1|WideOr78~combout\);

-- Location: LCCOMB_X14_Y20_N18
\cpu1|Selector169~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector169~5_combout\ = (!\cpu1|Selector421~2_combout\ & (\cpu1|Selector420~2_combout\ & !\cpu1|WideOr78~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector421~2_combout\,
	datac => \cpu1|Selector420~2_combout\,
	datad => \cpu1|WideOr78~combout\,
	combout => \cpu1|Selector169~5_combout\);

-- Location: LCCOMB_X15_Y20_N8
\cpu1|Selector169~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector169~8_combout\ = (!\cpu1|Selector421~2_combout\ & ((\cpu1|state.pulu_pcl_state~q\) # ((\cpu1|state.vect_lo_state~q\) # (!\cpu1|WideOr78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_pcl_state~q\,
	datab => \cpu1|state.vect_lo_state~q\,
	datac => \cpu1|WideOr78~0_combout\,
	datad => \cpu1|Selector421~2_combout\,
	combout => \cpu1|Selector169~8_combout\);

-- Location: LCCOMB_X14_Y20_N24
\cpu1|Selector169~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector169~7_combout\ = (\cpu1|Selector421~2_combout\) # ((!\cpu1|Selector420~2_combout\ & !\cpu1|WideOr78~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector421~2_combout\,
	datac => \cpu1|Selector420~2_combout\,
	datad => \cpu1|WideOr78~combout\,
	combout => \cpu1|Selector169~7_combout\);

-- Location: LCCOMB_X15_Y20_N22
\cpu1|Selector168~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector168~0_combout\ = (!\cpu1|Selector169~7_combout\ & ((\cpu1|WideOr78~combout\ & (\cpu1|pre_code[1]~5_combout\)) # (!\cpu1|WideOr78~combout\ & ((\cpu1|Selector386~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr78~combout\,
	datab => \cpu1|Selector169~7_combout\,
	datac => \cpu1|pre_code[1]~5_combout\,
	datad => \cpu1|Selector386~8_combout\,
	combout => \cpu1|Selector168~0_combout\);

-- Location: LCCOMB_X16_Y20_N0
\cpu1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~0_combout\ = \cpu1|pc\(0) $ (VCC)
-- \cpu1|Add0~1\ = CARRY(\cpu1|pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pc\(0),
	datad => VCC,
	combout => \cpu1|Add0~0_combout\,
	cout => \cpu1|Add0~1\);

-- Location: LCCOMB_X15_Y20_N18
\cpu1|Selector169~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector169~4_combout\ = (\cpuDataIn[0]~24_combout\ & ((\cpu1|Selector169~8_combout\) # ((\cpu1|Add0~0_combout\ & \cpu1|Selector421~2_combout\)))) # (!\cpuDataIn[0]~24_combout\ & (\cpu1|Add0~0_combout\ & ((\cpu1|Selector421~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[0]~24_combout\,
	datab => \cpu1|Add0~0_combout\,
	datac => \cpu1|Selector169~8_combout\,
	datad => \cpu1|Selector421~2_combout\,
	combout => \cpu1|Selector169~4_combout\);

-- Location: LCCOMB_X15_Y20_N24
\cpu1|Selector169~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector169~6_combout\ = (\cpu1|Selector169~4_combout\) # ((\cpu1|Selector169~5_combout\ & \cpu1|Selector387~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector169~5_combout\,
	datac => \cpu1|Selector387~11_combout\,
	datad => \cpu1|Selector169~4_combout\,
	combout => \cpu1|Selector169~6_combout\);

-- Location: LCCOMB_X8_Y10_N8
\cpu1|pc[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pc[8]~6_combout\ = (\cpu1|state.exg2_state~q\ & (\cpu1|Mux349~4_combout\ & ((\cpu1|Mux28~13_combout\) # (!\cpu1|state.single_op_exec_state~q\)))) # (!\cpu1|state.exg2_state~q\ & (((\cpu1|Mux28~13_combout\)) # (!\cpu1|state.single_op_exec_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datab => \cpu1|state.single_op_exec_state~q\,
	datac => \cpu1|Mux28~13_combout\,
	datad => \cpu1|Mux349~4_combout\,
	combout => \cpu1|pc[8]~6_combout\);

-- Location: LCCOMB_X4_Y13_N30
\cpu1|pc[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pc[8]~7_combout\ = (!\hold~q\ & (\cpu1|pc[8]~6_combout\ & ((\cpu1|Mux138~0_combout\) # (!\cpu1|state.decode3_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode3_state~q\,
	datab => \cpu1|Mux138~0_combout\,
	datac => \hold~q\,
	datad => \cpu1|pc[8]~6_combout\,
	combout => \cpu1|pc[8]~7_combout\);

-- Location: LCCOMB_X4_Y13_N4
\cpu1|pc[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pc[8]~8_combout\ = (\cpu1|WideOr227~0_combout\ & (((\cpu1|Mux116~0_combout\)) # (!\cpu1|state.decode2_state~q\))) # (!\cpu1|WideOr227~0_combout\ & (\cpu1|Mux370~4_combout\ & ((\cpu1|Mux116~0_combout\) # (!\cpu1|state.decode2_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr227~0_combout\,
	datab => \cpu1|state.decode2_state~q\,
	datac => \cpu1|Mux116~0_combout\,
	datad => \cpu1|Mux370~4_combout\,
	combout => \cpu1|pc[8]~8_combout\);

-- Location: LCCOMB_X8_Y9_N2
\cpu1|Selector419~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector419~0_combout\ = (\cpu1|state.decode1_state~q\ & (!\cpu1|op_code\(7) & ((\cpu1|Mux37~1_combout\) # (\cpu1|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode1_state~q\,
	datab => \cpu1|Mux37~1_combout\,
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Mux37~0_combout\,
	combout => \cpu1|Selector419~0_combout\);

-- Location: LCCOMB_X8_Y10_N14
\cpu1|Selector582~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~6_combout\ = (!\cpu1|state.sbranch_state~q\ & (!\cpu1|state.jmp_state~q\ & (!\cpu1|state.exg2_state~q\ & !\cpu1|state.tfr_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.sbranch_state~q\,
	datab => \cpu1|state.jmp_state~q\,
	datac => \cpu1|state.exg2_state~q\,
	datad => \cpu1|state.tfr_state~q\,
	combout => \cpu1|Selector582~6_combout\);

-- Location: LCCOMB_X11_Y10_N28
\cpu1|Selector582~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~7_combout\ = (!\cpu1|state.pulu_pcl_state~q\ & (!\cpu1|state.imm16_state~q\ & (\cpu1|WideOr78~0_combout\ & \cpu1|Selector582~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_pcl_state~q\,
	datab => \cpu1|state.imm16_state~q\,
	datac => \cpu1|WideOr78~0_combout\,
	datad => \cpu1|Selector582~6_combout\,
	combout => \cpu1|Selector582~7_combout\);

-- Location: LCCOMB_X11_Y10_N26
\cpu1|WideOr76~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr76~3_combout\ = (!\cpu1|state.exg1_state~q\ & (\cpu1|Selector582~7_combout\ & (\cpu1|WideOr76~1_combout\ & \cpu1|WideOr76~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg1_state~q\,
	datab => \cpu1|Selector582~7_combout\,
	datac => \cpu1|WideOr76~1_combout\,
	datad => \cpu1|WideOr76~0_combout\,
	combout => \cpu1|WideOr76~3_combout\);

-- Location: LCCOMB_X15_Y16_N22
\cpu1|Selector329~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector329~0_combout\ = (!\cpu1|state.vect_hi_state~q\ & !\cpu1|state.vect_lo_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.vect_hi_state~q\,
	datad => \cpu1|state.vect_lo_state~q\,
	combout => \cpu1|Selector329~0_combout\);

-- Location: LCCOMB_X11_Y13_N14
\cpu1|WideOr76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr76~2_combout\ = (!\cpu1|state.extended_state~q\ & (!\cpu1|state.fetch_state~q\ & (\cpu1|Selector329~0_combout\ & \cpu1|state.reset_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.extended_state~q\,
	datab => \cpu1|state.fetch_state~q\,
	datac => \cpu1|Selector329~0_combout\,
	datad => \cpu1|state.reset_state~q\,
	combout => \cpu1|WideOr76~2_combout\);

-- Location: LCCOMB_X11_Y10_N2
\cpu1|pc[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pc[8]~4_combout\ = (!\cpu1|Selector419~0_combout\ & (((!\cpu1|WideOr76~2_combout\) # (!\cpu1|WideOr76~3_combout\)) # (!\cpu1|WideOr87~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~5_combout\,
	datab => \cpu1|Selector419~0_combout\,
	datac => \cpu1|WideOr76~3_combout\,
	datad => \cpu1|WideOr76~2_combout\,
	combout => \cpu1|pc[8]~4_combout\);

-- Location: LCCOMB_X4_Y13_N28
\cpu1|pc[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pc[8]~5_combout\ = (!\cpu1|Selector580~0_combout\ & (((\cpu1|Mux341~5_combout\) # (!\cpu1|Mux122~0_combout\)) # (!\cpu1|state.sbranch_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.sbranch_state~q\,
	datab => \cpu1|Mux341~5_combout\,
	datac => \cpu1|Selector580~0_combout\,
	datad => \cpu1|Mux122~0_combout\,
	combout => \cpu1|pc[8]~5_combout\);

-- Location: LCCOMB_X4_Y13_N26
\cpu1|pc[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pc[8]~9_combout\ = (\cpu1|pc[8]~7_combout\ & (\cpu1|pc[8]~8_combout\ & (\cpu1|pc[8]~4_combout\ & \cpu1|pc[8]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc[8]~7_combout\,
	datab => \cpu1|pc[8]~8_combout\,
	datac => \cpu1|pc[8]~4_combout\,
	datad => \cpu1|pc[8]~5_combout\,
	combout => \cpu1|pc[8]~9_combout\);

-- Location: LCCOMB_X16_Y17_N18
\cpu1|pc[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pc[0]~10_combout\ = (\cpu1|WideOr76~1_combout\ & (!\cpu1|state.vect_hi_state~q\ & \cpu1|pc[8]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr76~1_combout\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|pc[8]~9_combout\,
	combout => \cpu1|pc[0]~10_combout\);

-- Location: FF_X15_Y20_N25
\cpu1|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector169~6_combout\,
	ena => \cpu1|pc[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(0));

-- Location: LCCOMB_X16_Y20_N2
\cpu1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~2_combout\ = (\cpu1|pc\(1) & (!\cpu1|Add0~1\)) # (!\cpu1|pc\(1) & ((\cpu1|Add0~1\) # (GND)))
-- \cpu1|Add0~3\ = CARRY((!\cpu1|Add0~1\) # (!\cpu1|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(1),
	datad => VCC,
	cin => \cpu1|Add0~1\,
	combout => \cpu1|Add0~2_combout\,
	cout => \cpu1|Add0~3\);

-- Location: LCCOMB_X15_Y20_N16
\cpu1|Selector168~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector168~1_combout\ = (\cpu1|Selector168~0_combout\) # ((\cpu1|Selector421~2_combout\ & \cpu1|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector421~2_combout\,
	datac => \cpu1|Selector168~0_combout\,
	datad => \cpu1|Add0~2_combout\,
	combout => \cpu1|Selector168~1_combout\);

-- Location: FF_X15_Y20_N17
\cpu1|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector168~1_combout\,
	ena => \cpu1|pc[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(1));

-- Location: LCCOMB_X16_Y20_N4
\cpu1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~4_combout\ = (\cpu1|pc\(2) & (\cpu1|Add0~3\ $ (GND))) # (!\cpu1|pc\(2) & (!\cpu1|Add0~3\ & VCC))
-- \cpu1|Add0~5\ = CARRY((\cpu1|pc\(2) & !\cpu1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(2),
	datad => VCC,
	cin => \cpu1|Add0~3\,
	combout => \cpu1|Add0~4_combout\,
	cout => \cpu1|Add0~5\);

-- Location: LCCOMB_X15_Y20_N30
\cpu1|Selector167~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector167~0_combout\ = (\cpu1|Selector421~2_combout\ & ((\cpu1|Add0~4_combout\) # ((\cpuDataIn[2]~30_combout\ & \cpu1|Selector169~8_combout\)))) # (!\cpu1|Selector421~2_combout\ & (\cpuDataIn[2]~30_combout\ & (\cpu1|Selector169~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector421~2_combout\,
	datab => \cpuDataIn[2]~30_combout\,
	datac => \cpu1|Selector169~8_combout\,
	datad => \cpu1|Add0~4_combout\,
	combout => \cpu1|Selector167~0_combout\);

-- Location: LCCOMB_X15_Y20_N14
\cpu1|Selector167~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector167~1_combout\ = (\cpu1|Selector167~0_combout\) # ((\cpu1|Selector169~5_combout\ & \cpu1|Selector385~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector169~5_combout\,
	datac => \cpu1|Selector167~0_combout\,
	datad => \cpu1|Selector385~7_combout\,
	combout => \cpu1|Selector167~1_combout\);

-- Location: FF_X15_Y20_N15
\cpu1|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector167~1_combout\,
	ena => \cpu1|pc[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(2));

-- Location: LCCOMB_X16_Y20_N6
\cpu1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~6_combout\ = (\cpu1|pc\(3) & (!\cpu1|Add0~5\)) # (!\cpu1|pc\(3) & ((\cpu1|Add0~5\) # (GND)))
-- \cpu1|Add0~7\ = CARRY((!\cpu1|Add0~5\) # (!\cpu1|pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(3),
	datad => VCC,
	cin => \cpu1|Add0~5\,
	combout => \cpu1|Add0~6_combout\,
	cout => \cpu1|Add0~7\);

-- Location: LCCOMB_X14_Y20_N14
\cpu1|Selector166~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector166~0_combout\ = (!\cpu1|Selector169~7_combout\ & ((\cpu1|WideOr78~combout\ & ((\cpu1|pre_code[3]~4_combout\))) # (!\cpu1|WideOr78~combout\ & (\cpu1|Selector384~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr78~combout\,
	datab => \cpu1|Selector169~7_combout\,
	datac => \cpu1|Selector384~7_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector166~0_combout\);

-- Location: LCCOMB_X15_Y20_N26
\cpu1|Selector166~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector166~1_combout\ = (\cpu1|Selector166~0_combout\) # ((\cpu1|Add0~6_combout\ & \cpu1|Selector421~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add0~6_combout\,
	datab => \cpu1|Selector421~2_combout\,
	datad => \cpu1|Selector166~0_combout\,
	combout => \cpu1|Selector166~1_combout\);

-- Location: FF_X15_Y20_N27
\cpu1|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector166~1_combout\,
	ena => \cpu1|pc[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(3));

-- Location: LCCOMB_X16_Y20_N8
\cpu1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~8_combout\ = (\cpu1|pc\(4) & (\cpu1|Add0~7\ $ (GND))) # (!\cpu1|pc\(4) & (!\cpu1|Add0~7\ & VCC))
-- \cpu1|Add0~9\ = CARRY((\cpu1|pc\(4) & !\cpu1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pc\(4),
	datad => VCC,
	cin => \cpu1|Add0~7\,
	combout => \cpu1|Add0~8_combout\,
	cout => \cpu1|Add0~9\);

-- Location: LCCOMB_X15_Y20_N28
\cpu1|Selector165~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector165~0_combout\ = (\cpu1|Selector421~2_combout\ & ((\cpu1|Add0~8_combout\) # ((\cpu1|Selector169~8_combout\ & \cpu1|pre_code[4]~3_combout\)))) # (!\cpu1|Selector421~2_combout\ & (((\cpu1|Selector169~8_combout\ & 
-- \cpu1|pre_code[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector421~2_combout\,
	datab => \cpu1|Add0~8_combout\,
	datac => \cpu1|Selector169~8_combout\,
	datad => \cpu1|pre_code[4]~3_combout\,
	combout => \cpu1|Selector165~0_combout\);

-- Location: LCCOMB_X15_Y20_N20
\cpu1|Selector165~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector165~1_combout\ = (\cpu1|Selector165~0_combout\) # ((\cpu1|Selector383~8_combout\ & \cpu1|Selector169~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector383~8_combout\,
	datab => \cpu1|Selector169~5_combout\,
	datad => \cpu1|Selector165~0_combout\,
	combout => \cpu1|Selector165~1_combout\);

-- Location: FF_X15_Y20_N21
\cpu1|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector165~1_combout\,
	ena => \cpu1|pc[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(4));

-- Location: LCCOMB_X16_Y20_N10
\cpu1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~10_combout\ = (\cpu1|pc\(5) & (!\cpu1|Add0~9\)) # (!\cpu1|pc\(5) & ((\cpu1|Add0~9\) # (GND)))
-- \cpu1|Add0~11\ = CARRY((!\cpu1|Add0~9\) # (!\cpu1|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pc\(5),
	datad => VCC,
	cin => \cpu1|Add0~9\,
	combout => \cpu1|Add0~10_combout\,
	cout => \cpu1|Add0~11\);

-- Location: LCCOMB_X15_Y20_N0
\cpu1|Selector164~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector164~0_combout\ = (\cpu1|Selector169~8_combout\ & ((\cpu1|pre_code[5]~2_combout\) # ((\cpu1|Add0~10_combout\ & \cpu1|Selector421~2_combout\)))) # (!\cpu1|Selector169~8_combout\ & (\cpu1|Add0~10_combout\ & ((\cpu1|Selector421~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector169~8_combout\,
	datab => \cpu1|Add0~10_combout\,
	datac => \cpu1|pre_code[5]~2_combout\,
	datad => \cpu1|Selector421~2_combout\,
	combout => \cpu1|Selector164~0_combout\);

-- Location: LCCOMB_X15_Y20_N4
\cpu1|Selector164~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector164~1_combout\ = (\cpu1|Selector164~0_combout\) # ((\cpu1|Selector169~5_combout\ & \cpu1|Selector382~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector169~5_combout\,
	datac => \cpu1|Selector382~7_combout\,
	datad => \cpu1|Selector164~0_combout\,
	combout => \cpu1|Selector164~1_combout\);

-- Location: FF_X15_Y20_N5
\cpu1|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector164~1_combout\,
	ena => \cpu1|pc[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(5));

-- Location: LCCOMB_X16_Y20_N12
\cpu1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~12_combout\ = (\cpu1|pc\(6) & (\cpu1|Add0~11\ $ (GND))) # (!\cpu1|pc\(6) & (!\cpu1|Add0~11\ & VCC))
-- \cpu1|Add0~13\ = CARRY((\cpu1|pc\(6) & !\cpu1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pc\(6),
	datad => VCC,
	cin => \cpu1|Add0~11\,
	combout => \cpu1|Add0~12_combout\,
	cout => \cpu1|Add0~13\);

-- Location: LCCOMB_X15_Y20_N10
\cpu1|Selector163~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector163~0_combout\ = (\cpu1|Selector421~2_combout\ & ((\cpu1|Add0~12_combout\) # ((\cpu1|Selector169~8_combout\ & \cpu1|pre_code[6]~1_combout\)))) # (!\cpu1|Selector421~2_combout\ & (((\cpu1|Selector169~8_combout\ & 
-- \cpu1|pre_code[6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector421~2_combout\,
	datab => \cpu1|Add0~12_combout\,
	datac => \cpu1|Selector169~8_combout\,
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|Selector163~0_combout\);

-- Location: LCCOMB_X15_Y20_N6
\cpu1|Selector163~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector163~1_combout\ = (\cpu1|Selector163~0_combout\) # ((\cpu1|Selector169~5_combout\ & \cpu1|Selector381~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector169~5_combout\,
	datac => \cpu1|Selector381~7_combout\,
	datad => \cpu1|Selector163~0_combout\,
	combout => \cpu1|Selector163~1_combout\);

-- Location: FF_X15_Y20_N7
\cpu1|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector163~1_combout\,
	ena => \cpu1|pc[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(6));

-- Location: LCCOMB_X9_Y11_N28
\cpu1|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux20~0_combout\ = (\cpu1|op_code\(3) & ((\cpu1|op_code\(1) & (\cpu1|op_code\(0) $ (!\cpu1|op_code\(2)))) # (!\cpu1|op_code\(1) & (!\cpu1|op_code\(0) & \cpu1|op_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux20~0_combout\);

-- Location: LCCOMB_X9_Y11_N14
\cpu1|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux90~0_combout\ = (\cpu1|op_code\(5) & ((!\cpu1|Mux20~0_combout\) # (!\cpu1|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(5),
	datac => \cpu1|Equal2~0_combout\,
	datad => \cpu1|Mux20~0_combout\,
	combout => \cpu1|Mux90~0_combout\);

-- Location: LCCOMB_X9_Y14_N8
\cpu1|Selector594~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~6_combout\ = (\cpu1|state.int_entire_state~q\) # (((\cpu1|state.decode1_state~q\ & \cpu1|Mux90~0_combout\)) # (!\cpu1|Selector594~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_entire_state~q\,
	datab => \cpu1|Selector594~0_combout\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Mux90~0_combout\,
	combout => \cpu1|Selector594~6_combout\);

-- Location: LCCOMB_X9_Y10_N22
\cpu1|Selector594~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~7_combout\ = (\cpu1|state.pcrel16_2_state~q\) # ((\cpu1|state.pcrel8_state~q\) # ((\cpu1|state.exg_state~q\ & \cpu1|Mux370~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pcrel16_2_state~q\,
	datab => \cpu1|state.exg_state~q\,
	datac => \cpu1|Mux370~4_combout\,
	datad => \cpu1|state.pcrel8_state~q\,
	combout => \cpu1|Selector594~7_combout\);

-- Location: LCCOMB_X8_Y11_N24
\cpu1|Selector594~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~2_combout\ = (!\cpu1|op_code\(5) & \cpu1|state.decode1_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|op_code\(5),
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector594~2_combout\);

-- Location: LCCOMB_X10_Y11_N30
\cpu1|Mux498~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux498~0_combout\ = ((!\cpu1|op_code\(3)) # (!\cpu1|op_code\(2))) # (!\cpu1|op_code\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(0),
	datab => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux498~0_combout\);

-- Location: LCCOMB_X5_Y11_N8
\cpu1|Selector594~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~3_combout\ = (\cpu1|op_code\(7) & ((\cpu1|op_code\(6)) # ((\cpu1|Mux498~0_combout\ & \cpu1|op_code\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux498~0_combout\,
	datab => \cpu1|op_code\(4),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|op_code\(6),
	combout => \cpu1|Selector594~3_combout\);

-- Location: LCCOMB_X5_Y11_N28
\cpu1|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux8~0_combout\ = (\cpu1|op_code\(0) & ((\cpu1|op_code\(3) & ((!\cpu1|op_code\(1)))) # (!\cpu1|op_code\(3) & (\cpu1|op_code\(2) & \cpu1|op_code\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(3),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux8~0_combout\);

-- Location: LCCOMB_X5_Y11_N2
\cpu1|Selector594~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~4_combout\ = (\cpu1|op_code\(4) & (((!\cpu1|op_code\(7) & !\cpu1|Mux8~0_combout\)))) # (!\cpu1|op_code\(4) & (((!\cpu1|op_code\(7))) # (!\cpu1|Mux28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~2_combout\,
	datab => \cpu1|op_code\(4),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Mux8~0_combout\,
	combout => \cpu1|Selector594~4_combout\);

-- Location: LCCOMB_X5_Y11_N0
\cpu1|Selector594~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~5_combout\ = (\cpu1|Selector594~2_combout\ & ((\cpu1|Selector594~3_combout\) # ((!\cpu1|op_code\(6) & \cpu1|Selector594~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector594~2_combout\,
	datab => \cpu1|op_code\(6),
	datac => \cpu1|Selector594~3_combout\,
	datad => \cpu1|Selector594~4_combout\,
	combout => \cpu1|Selector594~5_combout\);

-- Location: LCCOMB_X8_Y10_N2
\cpu1|Selector596~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~0_combout\ = (!\cpu1|state.sbranch_state~q\ & (!\cpu1|state.jmp_state~q\ & !\cpu1|state.lea_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.sbranch_state~q\,
	datac => \cpu1|state.jmp_state~q\,
	datad => \cpu1|state.lea_state~q\,
	combout => \cpu1|Selector596~0_combout\);

-- Location: LCCOMB_X9_Y10_N28
\cpu1|Selector594~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~8_combout\ = ((\cpu1|state.indexaddr2_state~q\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux349~4_combout\))) # (!\cpu1|Selector596~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector596~0_combout\,
	datab => \cpu1|state.indexaddr2_state~q\,
	datac => \cpu1|WideOr227~0_combout\,
	datad => \cpu1|Mux349~4_combout\,
	combout => \cpu1|Selector594~8_combout\);

-- Location: LCCOMB_X10_Y18_N12
\cpu1|Selector594~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector594~9_combout\ = (\cpu1|Selector594~6_combout\) # ((\cpu1|Selector594~7_combout\) # ((\cpu1|Selector594~5_combout\) # (\cpu1|Selector594~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector594~6_combout\,
	datab => \cpu1|Selector594~7_combout\,
	datac => \cpu1|Selector594~5_combout\,
	datad => \cpu1|Selector594~8_combout\,
	combout => \cpu1|Selector594~9_combout\);

-- Location: LCCOMB_X10_Y18_N22
\cpu1|Mux526~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux526~0_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|Selector594~9_combout\) # (!\cpu1|Selector614~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|Selector614~3_combout\,
	datad => \cpu1|Selector594~9_combout\,
	combout => \cpu1|Mux526~0_combout\);

-- Location: LCCOMB_X10_Y19_N6
\cpu1|Selector348~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector348~1_combout\ = (\cpu1|left~1_combout\ & ((\cpu1|accb\(6)) # ((\cpu1|pc\(6) & \cpu1|Mux526~0_combout\)))) # (!\cpu1|left~1_combout\ & (((\cpu1|pc\(6) & \cpu1|Mux526~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left~1_combout\,
	datab => \cpu1|accb\(6),
	datac => \cpu1|pc\(6),
	datad => \cpu1|Mux526~0_combout\,
	combout => \cpu1|Selector348~1_combout\);

-- Location: LCCOMB_X17_Y19_N12
\cpu1|Selector227~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector227~2_combout\ = (\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (((\cpu1|pre_code[6]~1_combout\)))) # (!\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\ & ((\cpu1|Selector381~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|iy_ctrl.load_iy~2_combout\,
	datab => \cpu1|iy_ctrl.pull_lo_iy~0_combout\,
	datac => \cpu1|pre_code[6]~1_combout\,
	datad => \cpu1|Selector381~7_combout\,
	combout => \cpu1|Selector227~2_combout\);

-- Location: LCCOMB_X12_Y16_N24
\cpu1|yreg[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|yreg[5]~1_combout\ = (\cpu1|yreg[5]~0_combout\ & !\cpu1|iy_ctrl.pull_hi_iy~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg[5]~0_combout\,
	datad => \cpu1|iy_ctrl.pull_hi_iy~1_combout\,
	combout => \cpu1|yreg[5]~1_combout\);

-- Location: FF_X17_Y19_N13
\cpu1|yreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector227~2_combout\,
	ena => \cpu1|yreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(6));

-- Location: LCCOMB_X16_Y11_N0
\cpu1|Selector266~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector266~0_combout\ = ((!\cpu1|up_ctrl.load_up~3_combout\ & ((\cpu1|state.puls_upl_state~q\) # (\cpu1|state.rti_upl_state~q\)))) # (!\cpu1|up_ctrl.load_up~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.load_up~9_combout\,
	datab => \cpu1|state.puls_upl_state~q\,
	datac => \cpu1|state.rti_upl_state~q\,
	datad => \cpu1|up_ctrl.load_up~3_combout\,
	combout => \cpu1|Selector266~0_combout\);

-- Location: LCCOMB_X16_Y11_N14
\cpu1|up_ctrl.pull_lo_up~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up_ctrl.pull_lo_up~0_combout\ = (!\cpu1|up_ctrl.load_up~3_combout\ & ((\cpu1|state.puls_upl_state~q\) # (\cpu1|state.rti_upl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.puls_upl_state~q\,
	datac => \cpu1|state.rti_upl_state~q\,
	datad => \cpu1|up_ctrl.load_up~3_combout\,
	combout => \cpu1|up_ctrl.pull_lo_up~0_combout\);

-- Location: LCCOMB_X16_Y16_N26
\cpu1|Selector260~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector260~0_combout\ = (\cpu1|Selector266~0_combout\ & (\cpu1|pre_code[6]~1_combout\ & ((\cpu1|up_ctrl.pull_lo_up~0_combout\)))) # (!\cpu1|Selector266~0_combout\ & ((\cpu1|Selector381~7_combout\) # ((\cpu1|pre_code[6]~1_combout\ & 
-- \cpu1|up_ctrl.pull_lo_up~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector266~0_combout\,
	datab => \cpu1|pre_code[6]~1_combout\,
	datac => \cpu1|Selector381~7_combout\,
	datad => \cpu1|up_ctrl.pull_lo_up~0_combout\,
	combout => \cpu1|Selector260~0_combout\);

-- Location: LCCOMB_X16_Y11_N18
\cpu1|up[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|up[0]~5_combout\ = (\cpu1|up[8]~4_combout\ & ((\cpu1|up_ctrl.load_up~3_combout\) # ((!\cpu1|state.puls_uph_state~q\ & !\cpu1|state.rti_uph_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_uph_state~q\,
	datab => \cpu1|up_ctrl.load_up~3_combout\,
	datac => \cpu1|up[8]~4_combout\,
	datad => \cpu1|state.rti_uph_state~q\,
	combout => \cpu1|up[0]~5_combout\);

-- Location: FF_X16_Y16_N27
\cpu1|up[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector260~0_combout\,
	ena => \cpu1|up[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(6));

-- Location: LCCOMB_X10_Y19_N2
\cpu1|Selector348~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector348~5_combout\ = (\cpu1|yreg\(6) & ((\cpu1|Mux521~7_combout\) # ((\cpu1|up\(6) & \cpu1|Mux522~5_combout\)))) # (!\cpu1|yreg\(6) & (\cpu1|up\(6) & (\cpu1|Mux522~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(6),
	datab => \cpu1|up\(6),
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|Mux521~7_combout\,
	combout => \cpu1|Selector348~5_combout\);

-- Location: LCCOMB_X10_Y16_N30
\cpu1|Selector292~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector292~0_combout\ = (\cpu1|WideOr56~1_combout\ & (\cpu1|Selector381~7_combout\ & (\cpu1|dp[0]~2_combout\))) # (!\cpu1|WideOr56~1_combout\ & (((\cpu1|pre_code[6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr56~1_combout\,
	datab => \cpu1|Selector381~7_combout\,
	datac => \cpu1|dp[0]~2_combout\,
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|Selector292~0_combout\);

-- Location: FF_X10_Y16_N31
\cpu1|dp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector292~0_combout\,
	ena => \cpu1|dp[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|dp\(6));

-- Location: LCCOMB_X7_Y14_N30
\cpu1|Selector593~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector593~2_combout\ = (\cpu1|state.tfr_state~q\ & ((\cpu1|md\(7)) # ((\cpu1|md\(5))))) # (!\cpu1|state.tfr_state~q\ & (\cpu1|state.exg1_state~q\ & ((\cpu1|md\(7)) # (\cpu1|md\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.tfr_state~q\,
	datab => \cpu1|md\(7),
	datac => \cpu1|state.exg1_state~q\,
	datad => \cpu1|md\(5),
	combout => \cpu1|Selector593~2_combout\);

-- Location: LCCOMB_X7_Y14_N20
\cpu1|Selector593~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector593~1_combout\ = (\cpu1|md\(2) & (\cpu1|state.exg_state~q\ & ((\cpu1|md\(1)) # (\cpu1|md\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(2),
	datab => \cpu1|md\(1),
	datac => \cpu1|md\(3),
	datad => \cpu1|state.exg_state~q\,
	combout => \cpu1|Selector593~1_combout\);

-- Location: LCCOMB_X7_Y14_N24
\cpu1|Selector593~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector593~3_combout\ = ((\cpu1|Selector593~1_combout\) # ((\cpu1|md\(6) & \cpu1|Selector593~2_combout\))) # (!\cpu1|Selector593~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector593~0_combout\,
	datab => \cpu1|md\(6),
	datac => \cpu1|Selector593~2_combout\,
	datad => \cpu1|Selector593~1_combout\,
	combout => \cpu1|Selector593~3_combout\);

-- Location: LCCOMB_X7_Y14_N26
\cpu1|Mux525~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux525~0_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|Selector593~3_combout\) # ((!\cpu1|Mux140~0_combout\ & \cpu1|state.single_op_exec_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux140~0_combout\,
	datab => \cpu1|Selector593~3_combout\,
	datac => \cpu1|state.single_op_exec_state~q\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|Mux525~0_combout\);

-- Location: LCCOMB_X7_Y14_N28
\cpu1|left_ctrl.dp_left~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|left_ctrl.dp_left~0_combout\ = (\cpu1|state.exg_state~q\ & (((\cpu1|Mux370~6_combout\)))) # (!\cpu1|state.exg_state~q\ & (\cpu1|Mux349~6_combout\ & (!\cpu1|WideOr227~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux349~6_combout\,
	datab => \cpu1|WideOr227~0_combout\,
	datac => \cpu1|Mux370~6_combout\,
	datad => \cpu1|state.exg_state~q\,
	combout => \cpu1|left_ctrl.dp_left~0_combout\);

-- Location: LCCOMB_X7_Y14_N6
\cpu1|left_ctrl.dp_left~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|left_ctrl.dp_left~1_combout\ = (\cpu1|left_ctrl.dp_left~0_combout\ & \cpu1|Mux572~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|left_ctrl.dp_left~0_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|left_ctrl.dp_left~1_combout\);

-- Location: LCCOMB_X10_Y16_N12
\cpu1|Selector348~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector348~3_combout\ = (\cpu1|dp\(6) & ((\cpu1|left_ctrl.dp_left~1_combout\) # ((\cpu1|md\(6) & \cpu1|Mux525~0_combout\)))) # (!\cpu1|dp\(6) & (\cpu1|md\(6) & (\cpu1|Mux525~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|dp\(6),
	datab => \cpu1|md\(6),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|left_ctrl.dp_left~1_combout\,
	combout => \cpu1|Selector348~3_combout\);

-- Location: LCCOMB_X19_Y18_N4
\cpu1|Selector203~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector203~2_combout\ = (\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (((\cpu1|pre_code[6]~1_combout\)))) # (!\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (\cpu1|Selector373~9_combout\ & ((\cpu1|ix_ctrl.load_ix~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector373~9_combout\,
	datab => \cpu1|pre_code[6]~1_combout\,
	datac => \cpu1|ix_ctrl.load_ix~6_combout\,
	datad => \cpu1|ix_ctrl.pull_hi_ix~0_combout\,
	combout => \cpu1|Selector203~2_combout\);

-- Location: FF_X19_Y18_N5
\cpu1|xreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector203~2_combout\,
	ena => \cpu1|xreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(14));

-- Location: LCCOMB_X16_Y17_N0
\cpu1|Selector235~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector235~0_combout\ = (\cpu1|Selector241~0_combout\ & (((\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & \cpu1|pre_code[6]~1_combout\)))) # (!\cpu1|Selector241~0_combout\ & ((\cpu1|Selector373~9_combout\) # ((\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & 
-- \cpu1|pre_code[6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector241~0_combout\,
	datab => \cpu1|Selector373~9_combout\,
	datac => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|Selector235~0_combout\);

-- Location: FF_X16_Y17_N1
\cpu1|sp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector235~0_combout\,
	ena => \cpu1|sp[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(14));

-- Location: LCCOMB_X12_Y15_N20
\cpu1|Mux523~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux523~8_combout\ = (\cpu1|Mux523~5_combout\ & ((\cpu1|Mux523~4_combout\) # ((\cpu1|Selector591~7_combout\ & \cpu1|op_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector591~7_combout\,
	datab => \cpu1|Mux523~5_combout\,
	datac => \cpu1|op_code\(0),
	datad => \cpu1|Mux523~4_combout\,
	combout => \cpu1|Mux523~8_combout\);

-- Location: LCCOMB_X12_Y18_N28
\cpu1|Selector340~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector340~0_combout\ = (\cpu1|sp\(14) & ((\cpu1|Mux523~8_combout\) # (\cpu1|Mux523~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(14),
	datac => \cpu1|Mux523~8_combout\,
	datad => \cpu1|Mux523~2_combout\,
	combout => \cpu1|Selector340~0_combout\);

-- Location: LCCOMB_X16_Y17_N12
\cpu1|Selector161~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector161~2_combout\ = (!\cpu1|Selector421~2_combout\ & ((\cpu1|state.vect_hi_state~q\) # (!\cpu1|WideOr76~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr76~1_combout\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|Selector421~2_combout\,
	combout => \cpu1|Selector161~2_combout\);

-- Location: LCCOMB_X4_Y20_N2
\cpu1|WideOr17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr17~2_combout\ = (\cpu1|WideOr17~4_combout\) # ((\cpu1|Mux28~3_combout\ & (\cpu1|Mux572~0_combout\ & \cpu1|WideOr20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr17~4_combout\,
	datab => \cpu1|Mux28~3_combout\,
	datac => \cpu1|Mux572~0_combout\,
	datad => \cpu1|WideOr20~2_combout\,
	combout => \cpu1|WideOr17~2_combout\);

-- Location: LCCOMB_X11_Y16_N2
\cpu1|WideOr17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr17~3_combout\ = (\cpu1|Mux541~6_combout\) # ((\cpu1|WideOr17~2_combout\) # ((!\cpu1|alu_ctrl.alu_tfr~1_combout\ & \cpu1|Selector601~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datab => \cpu1|Mux541~6_combout\,
	datac => \cpu1|Selector601~3_combout\,
	datad => \cpu1|WideOr17~2_combout\,
	combout => \cpu1|WideOr17~3_combout\);

-- Location: LCCOMB_X10_Y16_N0
\cpu1|Selector293~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector293~0_combout\ = (\cpu1|WideOr56~1_combout\ & (\cpu1|dp[0]~2_combout\ & (\cpu1|Selector382~7_combout\))) # (!\cpu1|WideOr56~1_combout\ & (((\cpu1|pre_code[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr56~1_combout\,
	datab => \cpu1|dp[0]~2_combout\,
	datac => \cpu1|Selector382~7_combout\,
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector293~0_combout\);

-- Location: FF_X10_Y16_N1
\cpu1|dp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector293~0_combout\,
	ena => \cpu1|dp[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|dp\(5));

-- Location: LCCOMB_X14_Y16_N4
\cpu1|Selector172~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector172~0_combout\ = (\cpu1|state.extended_state~q\ & ((\cpu1|ea\(5)))) # (!\cpu1|state.extended_state~q\ & (\cpu1|dp\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|dp\(5),
	datac => \cpu1|ea\(5),
	datad => \cpu1|state.extended_state~q\,
	combout => \cpu1|Selector172~0_combout\);

-- Location: LCCOMB_X14_Y16_N26
\cpu1|Selector172~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector172~1_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector374~9_combout\) # ((\cpu1|Selector172~0_combout\ & !\cpu1|Selector185~0_combout\)))) # (!\cpu1|Selector423~0_combout\ & (\cpu1|Selector172~0_combout\ & 
-- (!\cpu1|Selector185~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector172~0_combout\,
	datac => \cpu1|Selector185~0_combout\,
	datad => \cpu1|Selector374~9_combout\,
	combout => \cpu1|Selector172~1_combout\);

-- Location: FF_X14_Y16_N27
\cpu1|ea[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector172~1_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(13));

-- Location: LCCOMB_X15_Y15_N16
\cpu1|Selector188~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector188~1_combout\ = (!\cpu1|Selector188~0_combout\ & ((\cpu1|Mux580~4_combout\ & (\cpu1|Selector374~9_combout\)) # (!\cpu1|Mux580~4_combout\ & ((\cpu1|Selector382~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector188~0_combout\,
	datab => \cpu1|Mux580~4_combout\,
	datac => \cpu1|Selector374~9_combout\,
	datad => \cpu1|Selector382~7_combout\,
	combout => \cpu1|Selector188~1_combout\);

-- Location: LCCOMB_X15_Y15_N20
\cpu1|Selector188~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector188~2_combout\ = (\cpu1|Selector188~1_combout\) # ((\cpu1|Mux581~1_combout\ & \cpu1|pre_code[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux581~1_combout\,
	datac => \cpu1|pre_code[5]~2_combout\,
	datad => \cpu1|Selector188~1_combout\,
	combout => \cpu1|Selector188~2_combout\);

-- Location: FF_X15_Y15_N21
\cpu1|acca[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector188~2_combout\,
	ena => \cpu1|acca[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|acca\(5));

-- Location: LCCOMB_X15_Y19_N22
\cpu1|Selector357~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector357~0_combout\ = (\cpu1|md\(13) & ((\cpu1|Mux535~6_combout\) # ((\cpu1|acca\(5) & \cpu1|right_ctrl.accd_right~3_combout\)))) # (!\cpu1|md\(13) & (\cpu1|acca\(5) & ((\cpu1|right_ctrl.accd_right~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(13),
	datab => \cpu1|acca\(5),
	datac => \cpu1|Mux535~6_combout\,
	datad => \cpu1|right_ctrl.accd_right~3_combout\,
	combout => \cpu1|Selector357~0_combout\);

-- Location: LCCOMB_X15_Y19_N4
\cpu1|Selector357~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector357~1_combout\ = ((\cpu1|Selector357~0_combout\) # ((\cpu1|ea\(13) & \cpu1|right_ctrl.ea_right~0_combout\))) # (!\cpu1|Selector356~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(13),
	datab => \cpu1|Selector356~0_combout\,
	datac => \cpu1|Selector357~0_combout\,
	datad => \cpu1|right_ctrl.ea_right~0_combout\,
	combout => \cpu1|Selector357~1_combout\);

-- Location: LCCOMB_X19_Y18_N16
\cpu1|Selector204~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector204~2_combout\ = (\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (\cpu1|pre_code[5]~2_combout\)) # (!\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (((\cpu1|ix_ctrl.load_ix~6_combout\ & \cpu1|Selector374~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[5]~2_combout\,
	datab => \cpu1|ix_ctrl.load_ix~6_combout\,
	datac => \cpu1|ix_ctrl.pull_hi_ix~0_combout\,
	datad => \cpu1|Selector374~9_combout\,
	combout => \cpu1|Selector204~2_combout\);

-- Location: FF_X19_Y18_N17
\cpu1|xreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector204~2_combout\,
	ena => \cpu1|xreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(13));

-- Location: LCCOMB_X16_Y18_N0
\cpu1|Selector236~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector236~0_combout\ = (\cpu1|Selector241~0_combout\ & (\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & ((\cpu1|pre_code[5]~2_combout\)))) # (!\cpu1|Selector241~0_combout\ & ((\cpu1|Selector374~9_combout\) # ((\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & 
-- \cpu1|pre_code[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector241~0_combout\,
	datab => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	datac => \cpu1|Selector374~9_combout\,
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector236~0_combout\);

-- Location: FF_X16_Y18_N1
\cpu1|sp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector236~0_combout\,
	ena => \cpu1|sp[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(13));

-- Location: LCCOMB_X12_Y19_N6
\cpu1|Selector341~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector341~0_combout\ = (\cpu1|xreg\(13) & ((\cpu1|Mux520~8_combout\) # ((\cpu1|sp\(13) & \cpu1|Mux523~7_combout\)))) # (!\cpu1|xreg\(13) & (\cpu1|sp\(13) & (\cpu1|Mux523~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(13),
	datab => \cpu1|sp\(13),
	datac => \cpu1|Mux523~7_combout\,
	datad => \cpu1|Mux520~8_combout\,
	combout => \cpu1|Selector341~0_combout\);

-- Location: LCCOMB_X10_Y15_N4
\cpu1|Selector341~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector341~2_combout\ = (\cpu1|acca\(5) & ((\cpu1|Mux524~3_combout\) # ((\cpu1|Mux524~1_combout\) # (\cpu1|Mux524~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux524~3_combout\,
	datab => \cpu1|Mux524~1_combout\,
	datac => \cpu1|Mux524~2_combout\,
	datad => \cpu1|acca\(5),
	combout => \cpu1|Selector341~2_combout\);

-- Location: LCCOMB_X4_Y14_N26
\cpu1|left_ctrl.ea_left~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|left_ctrl.ea_left~0_combout\ = (\cpu1|state.exg2_state~q\) # (((\cpu1|state.indirect3_state~q\) # (!\cpu1|Selector580~5_combout\)) # (!\cpu1|WideOr82~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datab => \cpu1|WideOr82~0_combout\,
	datac => \cpu1|Selector580~5_combout\,
	datad => \cpu1|state.indirect3_state~q\,
	combout => \cpu1|left_ctrl.ea_left~0_combout\);

-- Location: LCCOMB_X4_Y14_N24
\cpu1|left_ctrl.ea_left~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|left_ctrl.ea_left~1_combout\ = (!\cpu1|op_code\(7)) # (!\cpu1|fic~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|fic~q\,
	datad => \cpu1|op_code\(7),
	combout => \cpu1|left_ctrl.ea_left~1_combout\);

-- Location: LCCOMB_X4_Y14_N14
\cpu1|left_ctrl.ea_left~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|left_ctrl.ea_left~2_combout\ = (\cpu1|left_ctrl.ea_left~0_combout\ & ((\cpu1|left_ctrl.ea_left~1_combout\) # ((\cpu1|Mux28~2_combout\ & !\cpu1|op_code\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~2_combout\,
	datab => \cpu1|left_ctrl.ea_left~0_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|left_ctrl.ea_left~1_combout\,
	combout => \cpu1|left_ctrl.ea_left~2_combout\);

-- Location: LCCOMB_X14_Y19_N28
\cpu1|Selector341~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector341~3_combout\ = (\cpu1|ea\(13) & ((\cpu1|left_ctrl.ea_left~2_combout\) # ((\cpu1|md\(13) & \cpu1|Mux525~0_combout\)))) # (!\cpu1|ea\(13) & (\cpu1|md\(13) & (\cpu1|Mux525~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(13),
	datab => \cpu1|md\(13),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|left_ctrl.ea_left~2_combout\,
	combout => \cpu1|Selector341~3_combout\);

-- Location: LCCOMB_X12_Y19_N30
\cpu1|Selector341~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector341~4_combout\ = (\cpu1|Selector341~2_combout\) # ((\cpu1|Selector341~3_combout\) # ((\cpu1|Mux526~0_combout\ & \cpu1|pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux526~0_combout\,
	datab => \cpu1|Selector341~2_combout\,
	datac => \cpu1|pc\(13),
	datad => \cpu1|Selector341~3_combout\,
	combout => \cpu1|Selector341~4_combout\);

-- Location: LCCOMB_X16_Y18_N14
\cpu1|Selector253~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector253~0_combout\ = (\cpu1|Selector258~0_combout\ & (\cpu1|up_ctrl.pull_hi_up~0_combout\ & ((\cpu1|pre_code[5]~2_combout\)))) # (!\cpu1|Selector258~0_combout\ & ((\cpu1|Selector374~9_combout\) # ((\cpu1|up_ctrl.pull_hi_up~0_combout\ & 
-- \cpu1|pre_code[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector258~0_combout\,
	datab => \cpu1|up_ctrl.pull_hi_up~0_combout\,
	datac => \cpu1|Selector374~9_combout\,
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector253~0_combout\);

-- Location: FF_X16_Y18_N15
\cpu1|up[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector253~0_combout\,
	ena => \cpu1|up[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(13));

-- Location: LCCOMB_X12_Y16_N12
\cpu1|Selector220~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector220~2_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (\cpu1|pre_code[5]~2_combout\)) # (!\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (((\cpu1|Selector374~9_combout\ & \cpu1|iy_ctrl.load_iy~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[5]~2_combout\,
	datab => \cpu1|Selector374~9_combout\,
	datac => \cpu1|iy_ctrl.load_iy~2_combout\,
	datad => \cpu1|iy_ctrl.pull_hi_iy~1_combout\,
	combout => \cpu1|Selector220~2_combout\);

-- Location: FF_X12_Y16_N13
\cpu1|yreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector220~2_combout\,
	ena => \cpu1|yreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(13));

-- Location: LCCOMB_X12_Y19_N24
\cpu1|Selector341~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector341~1_combout\ = (\cpu1|up\(13) & ((\cpu1|Mux522~5_combout\) # ((\cpu1|yreg\(13) & \cpu1|Mux521~7_combout\)))) # (!\cpu1|up\(13) & (\cpu1|yreg\(13) & ((\cpu1|Mux521~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(13),
	datab => \cpu1|yreg\(13),
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|Mux521~7_combout\,
	combout => \cpu1|Selector341~1_combout\);

-- Location: LCCOMB_X12_Y19_N16
\cpu1|Selector341~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector341~5_combout\ = (\cpu1|Selector341~0_combout\) # ((\cpu1|Selector341~4_combout\) # (\cpu1|Selector341~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector341~0_combout\,
	datac => \cpu1|Selector341~4_combout\,
	datad => \cpu1|Selector341~1_combout\,
	combout => \cpu1|Selector341~5_combout\);

-- Location: LCCOMB_X16_Y16_N22
\cpu1|Selector242~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector242~2_combout\ = (\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (((\cpu1|pre_code[7]~0_combout\)))) # (!\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (\cpu1|sp_ctrl.load_sp~11_combout\ & ((\cpu1|Selector380~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	datab => \cpu1|sp_ctrl.load_sp~11_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector380~8_combout\,
	combout => \cpu1|Selector242~2_combout\);

-- Location: LCCOMB_X16_Y15_N22
\cpu1|sp[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp[1]~0_combout\ = (!\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & (!\hold~q\ & !\cpu1|sp_ctrl.latch_sp~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	datab => \hold~q\,
	datad => \cpu1|sp_ctrl.latch_sp~0_combout\,
	combout => \cpu1|sp[1]~0_combout\);

-- Location: FF_X16_Y16_N23
\cpu1|sp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector242~2_combout\,
	ena => \cpu1|sp[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(7));

-- Location: LCCOMB_X17_Y19_N16
\cpu1|Selector210~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector210~2_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (((\cpu1|pre_code[7]~0_combout\)))) # (!\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\ & ((\cpu1|Selector380~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~6_combout\,
	datab => \cpu1|ix_ctrl.pull_lo_ix~1_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector380~8_combout\,
	combout => \cpu1|Selector210~2_combout\);

-- Location: LCCOMB_X19_Y18_N0
\cpu1|xreg[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|xreg[5]~1_combout\ = (!\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & \cpu1|xreg[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ix_ctrl.pull_hi_ix~0_combout\,
	datad => \cpu1|xreg[5]~0_combout\,
	combout => \cpu1|xreg[5]~1_combout\);

-- Location: FF_X17_Y19_N17
\cpu1|xreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector210~2_combout\,
	ena => \cpu1|xreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(7));

-- Location: LCCOMB_X12_Y17_N18
\cpu1|Selector347~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector347~4_combout\ = (\cpu1|sp\(7) & ((\cpu1|Mux523~7_combout\) # ((\cpu1|xreg\(7) & \cpu1|Mux520~8_combout\)))) # (!\cpu1|sp\(7) & (\cpu1|xreg\(7) & ((\cpu1|Mux520~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(7),
	datab => \cpu1|xreg\(7),
	datac => \cpu1|Mux523~7_combout\,
	datad => \cpu1|Mux520~8_combout\,
	combout => \cpu1|Selector347~4_combout\);

-- Location: LCCOMB_X10_Y23_N30
\cpu1|Selector378~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~5_combout\ = (\cpu1|alu_ctrl.alu_sex~0_combout\ & ((\cpu1|Selector347~6_combout\) # (\cpu1|Selector347~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~6_combout\,
	datac => \cpu1|alu_ctrl.alu_sex~0_combout\,
	datad => \cpu1|Selector347~4_combout\,
	combout => \cpu1|Selector378~5_combout\);

-- Location: LCCOMB_X11_Y19_N30
\cpu1|Selector190~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector190~0_combout\ = (!\cpu1|Selector188~0_combout\ & ((\cpu1|Mux580~4_combout\ & ((\cpu1|Selector376~6_combout\))) # (!\cpu1|Mux580~4_combout\ & (\cpu1|Selector384~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector384~7_combout\,
	datab => \cpu1|Selector188~0_combout\,
	datac => \cpu1|Mux580~4_combout\,
	datad => \cpu1|Selector376~6_combout\,
	combout => \cpu1|Selector190~0_combout\);

-- Location: LCCOMB_X11_Y19_N28
\cpu1|Selector190~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector190~1_combout\ = (\cpu1|Selector190~0_combout\) # ((\cpu1|Mux581~1_combout\ & \cpu1|pre_code[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux581~1_combout\,
	datac => \cpu1|Selector190~0_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector190~1_combout\);

-- Location: FF_X11_Y19_N29
\cpu1|acca[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector190~1_combout\,
	ena => \cpu1|acca[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|acca\(3));

-- Location: LCCOMB_X14_Y19_N6
\cpu1|Selector359~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector359~0_combout\ = (\cpu1|md\(11) & ((\cpu1|Mux535~6_combout\) # ((\cpu1|acca\(3) & \cpu1|right_ctrl.accd_right~3_combout\)))) # (!\cpu1|md\(11) & (((\cpu1|acca\(3) & \cpu1|right_ctrl.accd_right~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(11),
	datab => \cpu1|Mux535~6_combout\,
	datac => \cpu1|acca\(3),
	datad => \cpu1|right_ctrl.accd_right~3_combout\,
	combout => \cpu1|Selector359~0_combout\);

-- Location: LCCOMB_X10_Y16_N6
\cpu1|Selector295~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector295~0_combout\ = (\cpu1|WideOr56~1_combout\ & (\cpu1|Selector384~7_combout\ & (\cpu1|dp[0]~2_combout\))) # (!\cpu1|WideOr56~1_combout\ & (((\cpu1|pre_code[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr56~1_combout\,
	datab => \cpu1|Selector384~7_combout\,
	datac => \cpu1|dp[0]~2_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector295~0_combout\);

-- Location: FF_X10_Y16_N7
\cpu1|dp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector295~0_combout\,
	ena => \cpu1|dp[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|dp\(3));

-- Location: LCCOMB_X14_Y17_N0
\cpu1|Selector174~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector174~0_combout\ = (\cpu1|state.extended_state~q\ & (\cpu1|ea\(3))) # (!\cpu1|state.extended_state~q\ & ((\cpu1|dp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.extended_state~q\,
	datab => \cpu1|ea\(3),
	datad => \cpu1|dp\(3),
	combout => \cpu1|Selector174~0_combout\);

-- Location: LCCOMB_X14_Y18_N16
\cpu1|Selector174~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector174~1_combout\ = (\cpu1|Selector185~0_combout\ & (((\cpu1|Selector376~6_combout\ & \cpu1|Selector423~0_combout\)))) # (!\cpu1|Selector185~0_combout\ & ((\cpu1|Selector174~0_combout\) # ((\cpu1|Selector376~6_combout\ & 
-- \cpu1|Selector423~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector185~0_combout\,
	datab => \cpu1|Selector174~0_combout\,
	datac => \cpu1|Selector376~6_combout\,
	datad => \cpu1|Selector423~0_combout\,
	combout => \cpu1|Selector174~1_combout\);

-- Location: FF_X14_Y18_N17
\cpu1|ea[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector174~1_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(11));

-- Location: LCCOMB_X14_Y19_N0
\cpu1|Selector359~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector359~1_combout\ = (\cpu1|Selector359~0_combout\) # (((\cpu1|ea\(11) & \cpu1|right_ctrl.ea_right~0_combout\)) # (!\cpu1|Selector356~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector359~0_combout\,
	datab => \cpu1|ea\(11),
	datac => \cpu1|right_ctrl.ea_right~0_combout\,
	datad => \cpu1|Selector356~0_combout\,
	combout => \cpu1|Selector359~1_combout\);

-- Location: LCCOMB_X10_Y22_N24
\cpu1|Selector376~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector376~3_combout\ = (\cpu1|Selector359~1_combout\ & ((\cpu1|Selector343~5_combout\ & (\cpu1|alu_ctrl.alu_and~0_combout\)) # (!\cpu1|Selector343~5_combout\ & ((\cpu1|alu_ctrl.alu_eor~2_combout\))))) # (!\cpu1|Selector359~1_combout\ & 
-- (((\cpu1|alu_ctrl.alu_eor~2_combout\ & \cpu1|Selector343~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_and~0_combout\,
	datab => \cpu1|Selector359~1_combout\,
	datac => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datad => \cpu1|Selector343~5_combout\,
	combout => \cpu1|Selector376~3_combout\);

-- Location: LCCOMB_X6_Y11_N22
\cpu1|WideOr23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr23~9_combout\ = (\cpu1|WideOr23~2_combout\ & (((!\cpu1|Mux28~3_combout\) # (!\cpu1|op_code\(7))) # (!\cpu1|fic~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|fic~q\,
	datab => \cpu1|op_code\(7),
	datac => \cpu1|WideOr23~2_combout\,
	datad => \cpu1|Mux28~3_combout\,
	combout => \cpu1|WideOr23~9_combout\);

-- Location: LCCOMB_X7_Y20_N26
\cpu1|Selector379~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector379~0_combout\ = (\cpu1|WideOr23~9_combout\ & \cpu1|Selector387~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|WideOr23~9_combout\,
	datad => \cpu1|Selector387~2_combout\,
	combout => \cpu1|Selector379~0_combout\);

-- Location: LCCOMB_X10_Y22_N14
\cpu1|Selector376~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector376~4_combout\ = (\cpu1|Selector376~3_combout\) # ((\cpu1|Selector343~5_combout\ & ((!\cpu1|Selector379~0_combout\))) # (!\cpu1|Selector343~5_combout\ & (\cpu1|alu_ctrl.alu_com~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_com~0_combout\,
	datab => \cpu1|Selector376~3_combout\,
	datac => \cpu1|Selector379~0_combout\,
	datad => \cpu1|Selector343~5_combout\,
	combout => \cpu1|Selector376~4_combout\);

-- Location: LCCOMB_X10_Y16_N14
\cpu1|Selector296~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector296~0_combout\ = (\cpu1|WideOr56~1_combout\ & (\cpu1|dp[0]~2_combout\ & ((\cpu1|Selector385~7_combout\)))) # (!\cpu1|WideOr56~1_combout\ & (((\cpuDataIn[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr56~1_combout\,
	datab => \cpu1|dp[0]~2_combout\,
	datac => \cpuDataIn[2]~30_combout\,
	datad => \cpu1|Selector385~7_combout\,
	combout => \cpu1|Selector296~0_combout\);

-- Location: FF_X10_Y16_N15
\cpu1|dp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector296~0_combout\,
	ena => \cpu1|dp[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|dp\(2));

-- Location: LCCOMB_X14_Y16_N24
\cpu1|Selector175~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector175~0_combout\ = (\cpu1|state.extended_state~q\ & ((\cpu1|ea\(2)))) # (!\cpu1|state.extended_state~q\ & (\cpu1|dp\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|dp\(2),
	datab => \cpu1|ea\(2),
	datad => \cpu1|state.extended_state~q\,
	combout => \cpu1|Selector175~0_combout\);

-- Location: LCCOMB_X15_Y18_N4
\cpu1|Selector175~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector175~1_combout\ = (\cpu1|Selector185~0_combout\ & (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector377~7_combout\)))) # (!\cpu1|Selector185~0_combout\ & ((\cpu1|Selector175~0_combout\) # ((\cpu1|Selector423~0_combout\ & 
-- \cpu1|Selector377~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector185~0_combout\,
	datab => \cpu1|Selector423~0_combout\,
	datac => \cpu1|Selector175~0_combout\,
	datad => \cpu1|Selector377~7_combout\,
	combout => \cpu1|Selector175~1_combout\);

-- Location: FF_X15_Y18_N5
\cpu1|ea[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector175~1_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(10));

-- Location: LCCOMB_X11_Y19_N18
\cpu1|Selector191~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector191~0_combout\ = (!\cpu1|Selector188~0_combout\ & ((\cpu1|Mux580~4_combout\ & ((\cpu1|Selector377~7_combout\))) # (!\cpu1|Mux580~4_combout\ & (\cpu1|Selector385~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector385~7_combout\,
	datab => \cpu1|Selector377~7_combout\,
	datac => \cpu1|Mux580~4_combout\,
	datad => \cpu1|Selector188~0_combout\,
	combout => \cpu1|Selector191~0_combout\);

-- Location: LCCOMB_X11_Y19_N20
\cpu1|Selector191~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector191~1_combout\ = (\cpu1|Selector191~0_combout\) # ((\cpuDataIn[2]~30_combout\ & \cpu1|Mux581~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[2]~30_combout\,
	datab => \cpu1|Mux581~1_combout\,
	datad => \cpu1|Selector191~0_combout\,
	combout => \cpu1|Selector191~1_combout\);

-- Location: FF_X11_Y19_N21
\cpu1|acca[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector191~1_combout\,
	ena => \cpu1|acca[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|acca\(2));

-- Location: LCCOMB_X15_Y19_N8
\cpu1|Selector360~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector360~0_combout\ = (\cpu1|acca\(2) & ((\cpu1|right_ctrl.accd_right~3_combout\) # ((\cpu1|md\(10) & \cpu1|Mux535~6_combout\)))) # (!\cpu1|acca\(2) & (\cpu1|md\(10) & (\cpu1|Mux535~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|acca\(2),
	datab => \cpu1|md\(10),
	datac => \cpu1|Mux535~6_combout\,
	datad => \cpu1|right_ctrl.accd_right~3_combout\,
	combout => \cpu1|Selector360~0_combout\);

-- Location: LCCOMB_X14_Y19_N10
\cpu1|Selector360~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector360~1_combout\ = (\cpu1|Selector360~0_combout\) # (((\cpu1|ea\(10) & \cpu1|right_ctrl.ea_right~0_combout\)) # (!\cpu1|Selector356~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(10),
	datab => \cpu1|right_ctrl.ea_right~0_combout\,
	datac => \cpu1|Selector360~0_combout\,
	datad => \cpu1|Selector356~0_combout\,
	combout => \cpu1|Selector360~1_combout\);

-- Location: LCCOMB_X10_Y23_N28
\cpu1|WideOr23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr23~4_combout\ = (!\cpu1|alu_ctrl.alu_ld16~3_combout\ & ((!\cpu1|Mux572~0_combout\) # (!\cpu1|state.lea_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.lea_state~q\,
	datac => \cpu1|alu_ctrl.alu_ld16~3_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|WideOr23~4_combout\);

-- Location: LCCOMB_X10_Y23_N22
\cpu1|Selector377~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector377~5_combout\ = (!\cpu1|Selector387~3_combout\ & (\cpu1|WideOr23~4_combout\ & ((!\cpu1|alu_ctrl.alu_and~0_combout\) # (!\cpu1|Selector344~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~3_combout\,
	datab => \cpu1|Selector344~5_combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|WideOr23~4_combout\,
	combout => \cpu1|Selector377~5_combout\);

-- Location: LCCOMB_X10_Y23_N6
\cpu1|Selector377~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector377~4_combout\ = (\cpu1|Selector378~5_combout\ & (!\cpu1|Selector344~5_combout\)) # (!\cpu1|Selector378~5_combout\ & ((\cpu1|Selector344~5_combout\ & (\cpu1|Selector379~0_combout\)) # (!\cpu1|Selector344~5_combout\ & 
-- ((\cpu1|alu_ctrl.alu_com~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector378~5_combout\,
	datab => \cpu1|Selector344~5_combout\,
	datac => \cpu1|Selector379~0_combout\,
	datad => \cpu1|alu_ctrl.alu_com~0_combout\,
	combout => \cpu1|Selector377~4_combout\);

-- Location: LCCOMB_X10_Y23_N16
\cpu1|Selector377~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector377~6_combout\ = (\cpu1|Selector360~1_combout\ & (((\cpu1|alu_ctrl.alu_eor~2_combout\ & !\cpu1|Selector377~4_combout\)) # (!\cpu1|Selector377~5_combout\))) # (!\cpu1|Selector360~1_combout\ & (\cpu1|alu_ctrl.alu_eor~2_combout\ & 
-- ((\cpu1|Selector377~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector360~1_combout\,
	datab => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datac => \cpu1|Selector377~5_combout\,
	datad => \cpu1|Selector377~4_combout\,
	combout => \cpu1|Selector377~6_combout\);

-- Location: LCCOMB_X16_Y20_N14
\cpu1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~14_combout\ = (\cpu1|pc\(7) & (!\cpu1|Add0~13\)) # (!\cpu1|pc\(7) & ((\cpu1|Add0~13\) # (GND)))
-- \cpu1|Add0~15\ = CARRY((!\cpu1|Add0~13\) # (!\cpu1|pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pc\(7),
	datad => VCC,
	cin => \cpu1|Add0~13\,
	combout => \cpu1|Add0~14_combout\,
	cout => \cpu1|Add0~15\);

-- Location: LCCOMB_X15_Y20_N12
\cpu1|Selector162~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector162~0_combout\ = (!\cpu1|Selector169~7_combout\ & ((\cpu1|WideOr78~combout\ & (\cpu1|pre_code[7]~0_combout\)) # (!\cpu1|WideOr78~combout\ & ((\cpu1|Selector380~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr78~combout\,
	datab => \cpu1|pre_code[7]~0_combout\,
	datac => \cpu1|Selector380~8_combout\,
	datad => \cpu1|Selector169~7_combout\,
	combout => \cpu1|Selector162~0_combout\);

-- Location: LCCOMB_X15_Y20_N2
\cpu1|Selector162~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector162~1_combout\ = (\cpu1|Selector162~0_combout\) # ((\cpu1|Selector421~2_combout\ & \cpu1|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector421~2_combout\,
	datac => \cpu1|Add0~14_combout\,
	datad => \cpu1|Selector162~0_combout\,
	combout => \cpu1|Selector162~1_combout\);

-- Location: FF_X15_Y20_N3
\cpu1|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector162~1_combout\,
	ena => \cpu1|pc[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(7));

-- Location: LCCOMB_X16_Y20_N16
\cpu1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~16_combout\ = (\cpu1|pc\(8) & (\cpu1|Add0~15\ $ (GND))) # (!\cpu1|pc\(8) & (!\cpu1|Add0~15\ & VCC))
-- \cpu1|Add0~17\ = CARRY((\cpu1|pc\(8) & !\cpu1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pc\(8),
	datad => VCC,
	cin => \cpu1|Add0~15\,
	combout => \cpu1|Add0~16_combout\,
	cout => \cpu1|Add0~17\);

-- Location: LCCOMB_X16_Y20_N18
\cpu1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~18_combout\ = (\cpu1|pc\(9) & (!\cpu1|Add0~17\)) # (!\cpu1|pc\(9) & ((\cpu1|Add0~17\) # (GND)))
-- \cpu1|Add0~19\ = CARRY((!\cpu1|Add0~17\) # (!\cpu1|pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(9),
	datad => VCC,
	cin => \cpu1|Add0~17\,
	combout => \cpu1|Add0~18_combout\,
	cout => \cpu1|Add0~19\);

-- Location: LCCOMB_X16_Y17_N20
\cpu1|WideOr79\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr79~combout\ = (\cpu1|state.vect_hi_state~q\) # (!\cpu1|WideOr76~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr76~1_combout\,
	datac => \cpu1|state.vect_hi_state~q\,
	combout => \cpu1|WideOr79~combout\);

-- Location: LCCOMB_X10_Y23_N8
\cpu1|Selector378~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~6_combout\ = (\cpu1|Selector378~5_combout\ & (((!\cpu1|Selector345~5_combout\)))) # (!\cpu1|Selector378~5_combout\ & ((\cpu1|Selector345~5_combout\ & ((\cpu1|Selector379~0_combout\))) # (!\cpu1|Selector345~5_combout\ & 
-- (\cpu1|alu_ctrl.alu_com~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector378~5_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector379~0_combout\,
	datad => \cpu1|Selector345~5_combout\,
	combout => \cpu1|Selector378~6_combout\);

-- Location: LCCOMB_X11_Y19_N0
\cpu1|Selector192~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector192~0_combout\ = (!\cpu1|Selector188~0_combout\ & ((\cpu1|Mux580~4_combout\ & (\cpu1|Selector378~9_combout\)) # (!\cpu1|Mux580~4_combout\ & ((\cpu1|Selector386~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux580~4_combout\,
	datab => \cpu1|Selector188~0_combout\,
	datac => \cpu1|Selector378~9_combout\,
	datad => \cpu1|Selector386~8_combout\,
	combout => \cpu1|Selector192~0_combout\);

-- Location: LCCOMB_X11_Y19_N14
\cpu1|Selector192~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector192~1_combout\ = (\cpu1|Selector192~0_combout\) # ((\cpu1|Mux581~1_combout\ & \cpu1|pre_code[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux581~1_combout\,
	datac => \cpu1|pre_code[1]~5_combout\,
	datad => \cpu1|Selector192~0_combout\,
	combout => \cpu1|Selector192~1_combout\);

-- Location: FF_X11_Y19_N15
\cpu1|acca[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector192~1_combout\,
	ena => \cpu1|acca[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|acca\(1));

-- Location: LCCOMB_X14_Y19_N22
\cpu1|Selector361~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector361~0_combout\ = (\cpu1|acca\(1) & ((\cpu1|right_ctrl.accd_right~3_combout\) # ((\cpu1|md\(9) & \cpu1|Mux535~6_combout\)))) # (!\cpu1|acca\(1) & (\cpu1|md\(9) & (\cpu1|Mux535~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|acca\(1),
	datab => \cpu1|md\(9),
	datac => \cpu1|Mux535~6_combout\,
	datad => \cpu1|right_ctrl.accd_right~3_combout\,
	combout => \cpu1|Selector361~0_combout\);

-- Location: LCCOMB_X10_Y16_N18
\cpu1|Selector297~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector297~0_combout\ = (\cpu1|WideOr56~1_combout\ & (\cpu1|Selector386~8_combout\ & (\cpu1|dp[0]~2_combout\))) # (!\cpu1|WideOr56~1_combout\ & (((\cpu1|pre_code[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr56~1_combout\,
	datab => \cpu1|Selector386~8_combout\,
	datac => \cpu1|dp[0]~2_combout\,
	datad => \cpu1|pre_code[1]~5_combout\,
	combout => \cpu1|Selector297~0_combout\);

-- Location: FF_X10_Y16_N19
\cpu1|dp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector297~0_combout\,
	ena => \cpu1|dp[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|dp\(1));

-- Location: LCCOMB_X10_Y16_N20
\cpu1|Selector176~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector176~0_combout\ = (\cpu1|state.extended_state~q\ & (\cpu1|ea\(1))) # (!\cpu1|state.extended_state~q\ & ((\cpu1|dp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.extended_state~q\,
	datac => \cpu1|ea\(1),
	datad => \cpu1|dp\(1),
	combout => \cpu1|Selector176~0_combout\);

-- Location: LCCOMB_X14_Y18_N28
\cpu1|Selector176~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector176~1_combout\ = (\cpu1|Selector176~0_combout\ & (((\cpu1|Selector423~0_combout\ & \cpu1|Selector378~9_combout\)) # (!\cpu1|Selector185~0_combout\))) # (!\cpu1|Selector176~0_combout\ & (\cpu1|Selector423~0_combout\ & 
-- ((\cpu1|Selector378~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector176~0_combout\,
	datab => \cpu1|Selector423~0_combout\,
	datac => \cpu1|Selector185~0_combout\,
	datad => \cpu1|Selector378~9_combout\,
	combout => \cpu1|Selector176~1_combout\);

-- Location: FF_X14_Y18_N29
\cpu1|ea[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector176~1_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(9));

-- Location: LCCOMB_X14_Y19_N24
\cpu1|Selector361~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector361~1_combout\ = (\cpu1|Selector361~0_combout\) # (((\cpu1|right_ctrl.ea_right~0_combout\ & \cpu1|ea\(9))) # (!\cpu1|Selector356~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector361~0_combout\,
	datab => \cpu1|right_ctrl.ea_right~0_combout\,
	datac => \cpu1|ea\(9),
	datad => \cpu1|Selector356~0_combout\,
	combout => \cpu1|Selector361~1_combout\);

-- Location: LCCOMB_X10_Y23_N10
\cpu1|Selector378~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~7_combout\ = (\cpu1|Selector387~4_combout\) # ((\cpu1|alu_ctrl.alu_and~0_combout\ & \cpu1|Selector345~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector387~4_combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|Selector345~5_combout\,
	combout => \cpu1|Selector378~7_combout\);

-- Location: LCCOMB_X10_Y23_N24
\cpu1|Selector378~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~8_combout\ = (\cpu1|Selector361~1_combout\ & ((\cpu1|Selector378~7_combout\) # ((!\cpu1|Selector345~5_combout\ & \cpu1|alu_ctrl.alu_eor~2_combout\)))) # (!\cpu1|Selector361~1_combout\ & (\cpu1|Selector345~5_combout\ & 
-- (\cpu1|alu_ctrl.alu_eor~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector345~5_combout\,
	datab => \cpu1|Selector361~1_combout\,
	datac => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datad => \cpu1|Selector378~7_combout\,
	combout => \cpu1|Selector378~8_combout\);

-- Location: LCCOMB_X12_Y19_N8
\cpu1|Selector378~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~0_combout\ = (\cpu1|WideOr18~0_combout\ & ((\cpu1|Selector346~1_combout\) # ((\cpu1|Selector346~0_combout\) # (\cpu1|Selector346~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector346~1_combout\,
	datab => \cpu1|Selector346~0_combout\,
	datac => \cpu1|WideOr18~0_combout\,
	datad => \cpu1|Selector346~4_combout\,
	combout => \cpu1|Selector378~0_combout\);

-- Location: LCCOMB_X16_Y16_N16
\cpu1|Selector259~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector259~0_combout\ = (\cpu1|Selector266~0_combout\ & (((\cpu1|pre_code[7]~0_combout\ & \cpu1|up_ctrl.pull_lo_up~0_combout\)))) # (!\cpu1|Selector266~0_combout\ & ((\cpu1|Selector380~8_combout\) # ((\cpu1|pre_code[7]~0_combout\ & 
-- \cpu1|up_ctrl.pull_lo_up~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector266~0_combout\,
	datab => \cpu1|Selector380~8_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|up_ctrl.pull_lo_up~0_combout\,
	combout => \cpu1|Selector259~0_combout\);

-- Location: FF_X16_Y16_N17
\cpu1|up[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector259~0_combout\,
	ena => \cpu1|up[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(7));

-- Location: LCCOMB_X12_Y16_N20
\cpu1|Selector226~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector226~2_combout\ = (\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (\cpu1|pre_code[7]~0_combout\)) # (!\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (((\cpu1|iy_ctrl.load_iy~2_combout\ & \cpu1|Selector380~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[7]~0_combout\,
	datab => \cpu1|iy_ctrl.pull_lo_iy~0_combout\,
	datac => \cpu1|iy_ctrl.load_iy~2_combout\,
	datad => \cpu1|Selector380~8_combout\,
	combout => \cpu1|Selector226~2_combout\);

-- Location: FF_X12_Y16_N21
\cpu1|yreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector226~2_combout\,
	ena => \cpu1|yreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(7));

-- Location: LCCOMB_X11_Y17_N4
\cpu1|Selector347~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector347~5_combout\ = (\cpu1|up\(7) & ((\cpu1|Mux522~5_combout\) # ((\cpu1|yreg\(7) & \cpu1|Mux521~7_combout\)))) # (!\cpu1|up\(7) & (\cpu1|yreg\(7) & ((\cpu1|Mux521~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(7),
	datab => \cpu1|yreg\(7),
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|Mux521~7_combout\,
	combout => \cpu1|Selector347~5_combout\);

-- Location: LCCOMB_X10_Y16_N10
\cpu1|Selector291~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector291~0_combout\ = (\cpu1|WideOr56~1_combout\ & (((\cpu1|dp[0]~2_combout\ & \cpu1|Selector380~8_combout\)))) # (!\cpu1|WideOr56~1_combout\ & (\cpu1|pre_code[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[7]~0_combout\,
	datab => \cpu1|dp[0]~2_combout\,
	datac => \cpu1|Selector380~8_combout\,
	datad => \cpu1|WideOr56~1_combout\,
	combout => \cpu1|Selector291~0_combout\);

-- Location: FF_X10_Y16_N11
\cpu1|dp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector291~0_combout\,
	ena => \cpu1|dp[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|dp\(7));

-- Location: LCCOMB_X7_Y14_N16
\cpu1|Selector347~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector347~0_combout\ = (\cpu1|left_ctrl.dp_left~1_combout\ & ((\cpu1|dp\(7)) # ((\cpu1|md\(7) & \cpu1|Mux525~0_combout\)))) # (!\cpu1|left_ctrl.dp_left~1_combout\ & (\cpu1|md\(7) & (\cpu1|Mux525~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left_ctrl.dp_left~1_combout\,
	datab => \cpu1|md\(7),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|dp\(7),
	combout => \cpu1|Selector347~0_combout\);

-- Location: LCCOMB_X10_Y11_N26
\cpu1|Mux517~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux517~2_combout\ = (\cpu1|op_code\(2) & (!\cpu1|op_code\(3))) # (!\cpu1|op_code\(2) & ((\cpu1|op_code\(3)) # ((!\cpu1|op_code\(1)) # (!\cpu1|op_code\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(1),
	combout => \cpu1|Mux517~2_combout\);

-- Location: LCCOMB_X6_Y13_N22
\cpu1|Selector585~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector585~4_combout\ = (\cpu1|state.mul_state~q\) # ((\cpu1|Mux349~5_combout\ & ((\cpu1|state.tfr_state~q\) # (\cpu1|state.exg1_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.tfr_state~q\,
	datab => \cpu1|state.exg1_state~q\,
	datac => \cpu1|Mux349~5_combout\,
	datad => \cpu1|state.mul_state~q\,
	combout => \cpu1|Selector585~4_combout\);

-- Location: LCCOMB_X6_Y13_N0
\cpu1|Selector585~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector585~3_combout\ = (\cpu1|state.muld_state~q\) # ((\cpu1|state.exg_state~q\ & \cpu1|Mux370~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.muld_state~q\,
	datac => \cpu1|state.exg_state~q\,
	datad => \cpu1|Mux370~5_combout\,
	combout => \cpu1|Selector585~3_combout\);

-- Location: LCCOMB_X11_Y15_N30
\cpu1|Mux517~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux517~0_combout\ = ((\cpu1|op_code\(3) & (\cpu1|Mux410~0_combout\ & !\cpu1|op_code\(6)))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|Mux410~0_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	combout => \cpu1|Mux517~0_combout\);

-- Location: LCCOMB_X6_Y13_N18
\cpu1|Selector585~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector585~2_combout\ = (\cpu1|state~313_combout\ & ((\cpu1|op_code\(4) & (!\cpu1|op_code\(6) & \cpu1|Mux28~5_combout\)) # (!\cpu1|op_code\(4) & (\cpu1|op_code\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(4),
	datab => \cpu1|op_code\(6),
	datac => \cpu1|Mux28~5_combout\,
	datad => \cpu1|state~313_combout\,
	combout => \cpu1|Selector585~2_combout\);

-- Location: LCCOMB_X6_Y13_N6
\cpu1|Mux517~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux517~1_combout\ = (\cpu1|Mux517~0_combout\ & ((\cpu1|Selector585~4_combout\) # ((\cpu1|Selector585~3_combout\) # (\cpu1|Selector585~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector585~4_combout\,
	datab => \cpu1|Selector585~3_combout\,
	datac => \cpu1|Mux517~0_combout\,
	datad => \cpu1|Selector585~2_combout\,
	combout => \cpu1|Mux517~1_combout\);

-- Location: LCCOMB_X6_Y13_N24
\cpu1|Mux517~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux517~3_combout\ = (\cpu1|Mux517~1_combout\) # ((\cpu1|Mux517~2_combout\ & (!\cpu1|op_code\(6) & \cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux517~2_combout\,
	datab => \cpu1|op_code\(6),
	datac => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datad => \cpu1|Mux517~1_combout\,
	combout => \cpu1|Mux517~3_combout\);

-- Location: LCCOMB_X6_Y12_N26
\cpu1|left_ctrl.cc_left~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|left_ctrl.cc_left~0_combout\ = (\cpu1|state.exg_state~q\ & (((\cpu1|Mux370~7_combout\)))) # (!\cpu1|state.exg_state~q\ & (\cpu1|Mux349~7_combout\ & (!\cpu1|WideOr227~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux349~7_combout\,
	datab => \cpu1|state.exg_state~q\,
	datac => \cpu1|WideOr227~0_combout\,
	datad => \cpu1|Mux370~7_combout\,
	combout => \cpu1|left_ctrl.cc_left~0_combout\);

-- Location: LCCOMB_X10_Y17_N24
\cpu1|left_ctrl.cc_left~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|left_ctrl.cc_left~1_combout\ = (\cpu1|left_ctrl.cc_left~0_combout\ & \cpu1|Mux572~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|left_ctrl.cc_left~0_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|left_ctrl.cc_left~1_combout\);

-- Location: LCCOMB_X11_Y17_N18
\cpu1|Selector347~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector347~1_combout\ = (\cpu1|cc\(7) & ((\cpu1|left_ctrl.cc_left~1_combout\) # ((\cpu1|ea\(7) & \cpu1|left_ctrl.ea_left~2_combout\)))) # (!\cpu1|cc\(7) & (\cpu1|ea\(7) & (\cpu1|left_ctrl.ea_left~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(7),
	datab => \cpu1|ea\(7),
	datac => \cpu1|left_ctrl.ea_left~2_combout\,
	datad => \cpu1|left_ctrl.cc_left~1_combout\,
	combout => \cpu1|Selector347~1_combout\);

-- Location: LCCOMB_X11_Y17_N28
\cpu1|Selector347~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector347~2_combout\ = (\cpu1|Selector347~0_combout\) # ((\cpu1|Selector347~1_combout\) # ((\cpu1|acca\(7) & \cpu1|Mux517~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~0_combout\,
	datab => \cpu1|acca\(7),
	datac => \cpu1|Mux517~3_combout\,
	datad => \cpu1|Selector347~1_combout\,
	combout => \cpu1|Selector347~2_combout\);

-- Location: LCCOMB_X11_Y17_N12
\cpu1|Selector347~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector347~7_combout\ = (\cpu1|Selector347~3_combout\) # ((\cpu1|Selector347~4_combout\) # ((\cpu1|Selector347~5_combout\) # (\cpu1|Selector347~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~3_combout\,
	datab => \cpu1|Selector347~4_combout\,
	datac => \cpu1|Selector347~5_combout\,
	datad => \cpu1|Selector347~2_combout\,
	combout => \cpu1|Selector347~7_combout\);

-- Location: LCCOMB_X8_Y13_N26
\cpu1|Selector364~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector364~0_combout\ = (\cpu1|right_ctrl.acca_right~2_combout\ & ((\cpu1|acca\(6)) # ((\cpu1|accb\(6) & \cpu1|right~0_combout\)))) # (!\cpu1|right_ctrl.acca_right~2_combout\ & (\cpu1|accb\(6) & ((\cpu1|right~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right_ctrl.acca_right~2_combout\,
	datab => \cpu1|accb\(6),
	datac => \cpu1|acca\(6),
	datad => \cpu1|right~0_combout\,
	combout => \cpu1|Selector364~0_combout\);

-- Location: LCCOMB_X8_Y13_N20
\cpu1|Selector364~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector364~1_combout\ = (\cpu1|Selector355~0_combout\) # ((\cpu1|ea\(6) & \cpu1|right_ctrl.ea_right~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(6),
	datac => \cpu1|Selector355~0_combout\,
	datad => \cpu1|right_ctrl.ea_right~0_combout\,
	combout => \cpu1|Selector364~1_combout\);

-- Location: LCCOMB_X8_Y13_N2
\cpu1|Selector364~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector364~2_combout\ = (\cpu1|Selector364~0_combout\) # ((\cpu1|Selector364~1_combout\) # ((\cpu1|md\(6) & !\cpu1|WideOr10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector364~0_combout\,
	datab => \cpu1|Selector364~1_combout\,
	datac => \cpu1|md\(6),
	datad => \cpu1|WideOr10~0_combout\,
	combout => \cpu1|Selector364~2_combout\);

-- Location: LCCOMB_X10_Y14_N14
\cpu1|alu_ctrl.alu_tfr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_tfr~0_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|state.exg_state~q\) # (!\cpu1|WideOr56~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg_state~q\,
	datac => \cpu1|WideOr56~0_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|alu_ctrl.alu_tfr~0_combout\);

-- Location: LCCOMB_X6_Y13_N20
\cpu1|Selector392~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector392~1_combout\ = (((!\cpu1|Mux28~5_combout\ & !\cpu1|Mux28~11_combout\)) # (!\cpu1|fic~q\)) # (!\cpu1|op_code\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~5_combout\,
	datab => \cpu1|op_code\(7),
	datac => \cpu1|Mux28~11_combout\,
	datad => \cpu1|fic~q\,
	combout => \cpu1|Selector392~1_combout\);

-- Location: LCCOMB_X10_Y14_N12
\cpu1|Selector392~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector392~3_combout\ = (!\cpu1|alu_ctrl.alu_tfr~0_combout\ & (!\cpu1|alu_ctrl.alu_andcc~0_combout\ & \cpu1|Selector392~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|alu_ctrl.alu_tfr~0_combout\,
	datac => \cpu1|alu_ctrl.alu_andcc~0_combout\,
	datad => \cpu1|Selector392~1_combout\,
	combout => \cpu1|Selector392~3_combout\);

-- Location: LCCOMB_X6_Y11_N0
\cpu1|alu_ctrl.alu_orcc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_orcc~0_combout\ = (\cpu1|state.orcc_state~q\ & (((!\cpu1|op_code\(6) & \cpu1|Mux28~2_combout\)) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|state.orcc_state~q\,
	datac => \cpu1|Mux28~2_combout\,
	datad => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	combout => \cpu1|alu_ctrl.alu_orcc~0_combout\);

-- Location: LCCOMB_X6_Y20_N4
\cpu1|Selector392~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector392~4_combout\ = (\cpu1|Selector392~3_combout\) # ((\cpu1|alu_ctrl.alu_orcc~0_combout\) # ((\cpu1|alu_ctrl.alu_andcc~0_combout\ & \cpu1|Selector349~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_andcc~0_combout\,
	datab => \cpu1|Selector392~3_combout\,
	datac => \cpu1|Selector349~6_combout\,
	datad => \cpu1|alu_ctrl.alu_orcc~0_combout\,
	combout => \cpu1|Selector392~4_combout\);

-- Location: LCCOMB_X6_Y20_N22
\cpu1|Selector392~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector392~5_combout\ = (\cpu1|Selector283~0_combout\ & (\cpu1|Selector392~4_combout\ & ((\cpu1|cc\(5))))) # (!\cpu1|Selector283~0_combout\ & ((\cpu1|Selector349~6_combout\) # ((\cpu1|Selector392~4_combout\ & \cpu1|cc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector283~0_combout\,
	datab => \cpu1|Selector392~4_combout\,
	datac => \cpu1|Selector349~6_combout\,
	datad => \cpu1|cc\(5),
	combout => \cpu1|Selector392~5_combout\);

-- Location: LCCOMB_X6_Y20_N8
\cpu1|Selector285~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector285~0_combout\ = (\cpu1|pre_code[5]~2_combout\ & ((\cpu1|cc_ctrl.pull_cc~0_combout\) # ((\cpu1|Mux577~0_combout\ & \cpu1|cc\(5))))) # (!\cpu1|pre_code[5]~2_combout\ & (\cpu1|Mux577~0_combout\ & ((\cpu1|cc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[5]~2_combout\,
	datab => \cpu1|Mux577~0_combout\,
	datac => \cpu1|cc_ctrl.pull_cc~0_combout\,
	datad => \cpu1|cc\(5),
	combout => \cpu1|Selector285~0_combout\);

-- Location: LCCOMB_X6_Y13_N2
\cpu1|cc_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|cc_out~2_combout\ = (\cpu1|op_code\(7) & (\cpu1|fic~q\ & ((\cpu1|Mux28~5_combout\) # (\cpu1|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~5_combout\,
	datab => \cpu1|op_code\(7),
	datac => \cpu1|Mux28~11_combout\,
	datad => \cpu1|fic~q\,
	combout => \cpu1|cc_out~2_combout\);

-- Location: LCCOMB_X10_Y16_N8
\cpu1|Selector351~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector351~3_combout\ = (\cpu1|md\(3) & ((\cpu1|Mux525~0_combout\) # ((\cpu1|dp\(3) & \cpu1|left_ctrl.dp_left~1_combout\)))) # (!\cpu1|md\(3) & (\cpu1|dp\(3) & ((\cpu1|left_ctrl.dp_left~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|dp\(3),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|left_ctrl.dp_left~1_combout\,
	combout => \cpu1|Selector351~3_combout\);

-- Location: LCCOMB_X10_Y17_N0
\cpu1|Selector351~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector351~2_combout\ = (\cpu1|left_ctrl.ea_left~2_combout\ & ((\cpu1|ea\(3)) # ((\cpu1|cc\(3) & \cpu1|left_ctrl.cc_left~1_combout\)))) # (!\cpu1|left_ctrl.ea_left~2_combout\ & (((\cpu1|cc\(3) & \cpu1|left_ctrl.cc_left~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left_ctrl.ea_left~2_combout\,
	datab => \cpu1|ea\(3),
	datac => \cpu1|cc\(3),
	datad => \cpu1|left_ctrl.cc_left~1_combout\,
	combout => \cpu1|Selector351~2_combout\);

-- Location: LCCOMB_X11_Y18_N30
\cpu1|Selector351~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector351~4_combout\ = (\cpu1|Selector351~3_combout\) # ((\cpu1|Selector351~2_combout\) # ((\cpu1|acca\(3) & \cpu1|Mux517~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector351~3_combout\,
	datab => \cpu1|acca\(3),
	datac => \cpu1|Mux517~3_combout\,
	datad => \cpu1|Selector351~2_combout\,
	combout => \cpu1|Selector351~4_combout\);

-- Location: LCCOMB_X14_Y16_N8
\cpu1|Selector198~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector198~0_combout\ = (\cpu1|Mux585~0_combout\ & ((\cpu1|pre_code[3]~4_combout\) # ((!\cpu1|Selector196~0_combout\ & \cpu1|Selector384~7_combout\)))) # (!\cpu1|Mux585~0_combout\ & (!\cpu1|Selector196~0_combout\ & 
-- ((\cpu1|Selector384~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux585~0_combout\,
	datab => \cpu1|Selector196~0_combout\,
	datac => \cpu1|pre_code[3]~4_combout\,
	datad => \cpu1|Selector384~7_combout\,
	combout => \cpu1|Selector198~0_combout\);

-- Location: FF_X14_Y16_N9
\cpu1|accb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector198~0_combout\,
	ena => \cpu1|accb[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|accb\(3));

-- Location: LCCOMB_X11_Y18_N20
\cpu1|Selector351~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector351~1_combout\ = (\cpu1|left~1_combout\ & ((\cpu1|accb\(3)) # ((\cpu1|pc\(3) & \cpu1|Mux526~0_combout\)))) # (!\cpu1|left~1_combout\ & (\cpu1|pc\(3) & ((\cpu1|Mux526~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left~1_combout\,
	datab => \cpu1|pc\(3),
	datac => \cpu1|accb\(3),
	datad => \cpu1|Mux526~0_combout\,
	combout => \cpu1|Selector351~1_combout\);

-- Location: LCCOMB_X16_Y16_N12
\cpu1|Selector263~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector263~0_combout\ = (\cpu1|up_ctrl.pull_lo_up~0_combout\ & ((\cpu1|pre_code[3]~4_combout\) # ((!\cpu1|Selector266~0_combout\ & \cpu1|Selector384~7_combout\)))) # (!\cpu1|up_ctrl.pull_lo_up~0_combout\ & (((!\cpu1|Selector266~0_combout\ & 
-- \cpu1|Selector384~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.pull_lo_up~0_combout\,
	datab => \cpu1|pre_code[3]~4_combout\,
	datac => \cpu1|Selector266~0_combout\,
	datad => \cpu1|Selector384~7_combout\,
	combout => \cpu1|Selector263~0_combout\);

-- Location: FF_X16_Y16_N13
\cpu1|up[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector263~0_combout\,
	ena => \cpu1|up[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(3));

-- Location: LCCOMB_X17_Y19_N24
\cpu1|Selector230~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector230~2_combout\ = (\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (((\cpu1|pre_code[3]~4_combout\)))) # (!\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\ & (\cpu1|Selector384~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|iy_ctrl.load_iy~2_combout\,
	datab => \cpu1|iy_ctrl.pull_lo_iy~0_combout\,
	datac => \cpu1|Selector384~7_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector230~2_combout\);

-- Location: FF_X17_Y19_N25
\cpu1|yreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector230~2_combout\,
	ena => \cpu1|yreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(3));

-- Location: LCCOMB_X11_Y18_N4
\cpu1|Selector351~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector351~5_combout\ = (\cpu1|up\(3) & ((\cpu1|Mux522~5_combout\) # ((\cpu1|Mux521~7_combout\ & \cpu1|yreg\(3))))) # (!\cpu1|up\(3) & (\cpu1|Mux521~7_combout\ & ((\cpu1|yreg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(3),
	datab => \cpu1|Mux521~7_combout\,
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|yreg\(3),
	combout => \cpu1|Selector351~5_combout\);

-- Location: LCCOMB_X17_Y19_N22
\cpu1|Selector214~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector214~2_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (((\cpu1|pre_code[3]~4_combout\)))) # (!\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\ & (\cpu1|Selector384~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~6_combout\,
	datab => \cpu1|ix_ctrl.pull_lo_ix~1_combout\,
	datac => \cpu1|Selector384~7_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector214~2_combout\);

-- Location: FF_X17_Y19_N23
\cpu1|xreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector214~2_combout\,
	ena => \cpu1|xreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(3));

-- Location: LCCOMB_X16_Y15_N0
\cpu1|Selector246~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector246~2_combout\ = (\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (((\cpu1|pre_code[3]~4_combout\)))) # (!\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (\cpu1|sp_ctrl.load_sp~11_combout\ & ((\cpu1|Selector384~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	datab => \cpu1|sp_ctrl.load_sp~11_combout\,
	datac => \cpu1|pre_code[3]~4_combout\,
	datad => \cpu1|Selector384~7_combout\,
	combout => \cpu1|Selector246~2_combout\);

-- Location: FF_X16_Y15_N1
\cpu1|sp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector246~2_combout\,
	ena => \cpu1|sp[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(3));

-- Location: LCCOMB_X11_Y18_N6
\cpu1|Selector351~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector351~0_combout\ = (\cpu1|Mux520~8_combout\ & ((\cpu1|xreg\(3)) # ((\cpu1|sp\(3) & \cpu1|Mux523~7_combout\)))) # (!\cpu1|Mux520~8_combout\ & (((\cpu1|sp\(3) & \cpu1|Mux523~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux520~8_combout\,
	datab => \cpu1|xreg\(3),
	datac => \cpu1|sp\(3),
	datad => \cpu1|Mux523~7_combout\,
	combout => \cpu1|Selector351~0_combout\);

-- Location: LCCOMB_X11_Y18_N22
\cpu1|Selector351~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector351~6_combout\ = (\cpu1|Selector351~4_combout\) # ((\cpu1|Selector351~1_combout\) # ((\cpu1|Selector351~5_combout\) # (\cpu1|Selector351~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector351~4_combout\,
	datab => \cpu1|Selector351~1_combout\,
	datac => \cpu1|Selector351~5_combout\,
	datad => \cpu1|Selector351~0_combout\,
	combout => \cpu1|Selector351~6_combout\);

-- Location: LCCOMB_X6_Y20_N18
\cpu1|Selector392~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector392~2_combout\ = (\cpu1|cc_out~2_combout\ & ((\cpu1|Selector351~6_combout\ & ((\cpu1|Selector367~combout\) # (!\cpu1|Selector384~7_combout\))) # (!\cpu1|Selector351~6_combout\ & (\cpu1|Selector367~combout\ & !\cpu1|Selector384~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc_out~2_combout\,
	datab => \cpu1|Selector351~6_combout\,
	datac => \cpu1|Selector367~combout\,
	datad => \cpu1|Selector384~7_combout\,
	combout => \cpu1|Selector392~2_combout\);

-- Location: LCCOMB_X6_Y20_N24
\cpu1|Selector285~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector285~1_combout\ = (\cpu1|Selector285~0_combout\) # ((\cpu1|Mux575~4_combout\ & ((\cpu1|Selector392~5_combout\) # (\cpu1|Selector392~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector392~5_combout\,
	datab => \cpu1|Mux575~4_combout\,
	datac => \cpu1|Selector285~0_combout\,
	datad => \cpu1|Selector392~2_combout\,
	combout => \cpu1|Selector285~1_combout\);

-- Location: FF_X6_Y20_N25
\cpu1|cc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector285~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|cc\(5));

-- Location: LCCOMB_X10_Y17_N4
\cpu1|Selector349~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector349~2_combout\ = (\cpu1|left_ctrl.ea_left~2_combout\ & ((\cpu1|ea\(5)) # ((\cpu1|cc\(5) & \cpu1|left_ctrl.cc_left~1_combout\)))) # (!\cpu1|left_ctrl.ea_left~2_combout\ & (((\cpu1|cc\(5) & \cpu1|left_ctrl.cc_left~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left_ctrl.ea_left~2_combout\,
	datab => \cpu1|ea\(5),
	datac => \cpu1|cc\(5),
	datad => \cpu1|left_ctrl.cc_left~1_combout\,
	combout => \cpu1|Selector349~2_combout\);

-- Location: LCCOMB_X10_Y16_N26
\cpu1|Selector349~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector349~3_combout\ = (\cpu1|left_ctrl.dp_left~1_combout\ & ((\cpu1|dp\(5)) # ((\cpu1|md\(5) & \cpu1|Mux525~0_combout\)))) # (!\cpu1|left_ctrl.dp_left~1_combout\ & (\cpu1|md\(5) & (\cpu1|Mux525~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left_ctrl.dp_left~1_combout\,
	datab => \cpu1|md\(5),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|dp\(5),
	combout => \cpu1|Selector349~3_combout\);

-- Location: LCCOMB_X10_Y19_N22
\cpu1|Selector349~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector349~4_combout\ = (\cpu1|Selector349~2_combout\) # ((\cpu1|Selector349~3_combout\) # ((\cpu1|Mux517~3_combout\ & \cpu1|acca\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector349~2_combout\,
	datab => \cpu1|Mux517~3_combout\,
	datac => \cpu1|acca\(5),
	datad => \cpu1|Selector349~3_combout\,
	combout => \cpu1|Selector349~4_combout\);

-- Location: LCCOMB_X17_Y19_N18
\cpu1|Selector212~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector212~2_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (((\cpu1|pre_code[5]~2_combout\)))) # (!\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\ & (\cpu1|Selector382~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~6_combout\,
	datab => \cpu1|ix_ctrl.pull_lo_ix~1_combout\,
	datac => \cpu1|Selector382~7_combout\,
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector212~2_combout\);

-- Location: FF_X17_Y19_N19
\cpu1|xreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector212~2_combout\,
	ena => \cpu1|xreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(5));

-- Location: LCCOMB_X16_Y16_N28
\cpu1|Selector244~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector244~2_combout\ = (\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (((\cpu1|pre_code[5]~2_combout\)))) # (!\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (\cpu1|sp_ctrl.load_sp~11_combout\ & (\cpu1|Selector382~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	datab => \cpu1|sp_ctrl.load_sp~11_combout\,
	datac => \cpu1|Selector382~7_combout\,
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector244~2_combout\);

-- Location: FF_X16_Y16_N29
\cpu1|sp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector244~2_combout\,
	ena => \cpu1|sp[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(5));

-- Location: LCCOMB_X10_Y19_N14
\cpu1|Selector349~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector349~0_combout\ = (\cpu1|xreg\(5) & ((\cpu1|Mux520~8_combout\) # ((\cpu1|Mux523~7_combout\ & \cpu1|sp\(5))))) # (!\cpu1|xreg\(5) & (\cpu1|Mux523~7_combout\ & (\cpu1|sp\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(5),
	datab => \cpu1|Mux523~7_combout\,
	datac => \cpu1|sp\(5),
	datad => \cpu1|Mux520~8_combout\,
	combout => \cpu1|Selector349~0_combout\);

-- Location: LCCOMB_X14_Y16_N30
\cpu1|Selector196~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector196~1_combout\ = (\cpu1|Mux585~0_combout\ & ((\cpu1|pre_code[5]~2_combout\) # ((!\cpu1|Selector196~0_combout\ & \cpu1|Selector382~7_combout\)))) # (!\cpu1|Mux585~0_combout\ & (!\cpu1|Selector196~0_combout\ & 
-- ((\cpu1|Selector382~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux585~0_combout\,
	datab => \cpu1|Selector196~0_combout\,
	datac => \cpu1|pre_code[5]~2_combout\,
	datad => \cpu1|Selector382~7_combout\,
	combout => \cpu1|Selector196~1_combout\);

-- Location: FF_X14_Y16_N31
\cpu1|accb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector196~1_combout\,
	ena => \cpu1|accb[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|accb\(5));

-- Location: LCCOMB_X10_Y19_N4
\cpu1|Selector349~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector349~1_combout\ = (\cpu1|left~1_combout\ & ((\cpu1|accb\(5)) # ((\cpu1|pc\(5) & \cpu1|Mux526~0_combout\)))) # (!\cpu1|left~1_combout\ & (\cpu1|pc\(5) & ((\cpu1|Mux526~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left~1_combout\,
	datab => \cpu1|pc\(5),
	datac => \cpu1|accb\(5),
	datad => \cpu1|Mux526~0_combout\,
	combout => \cpu1|Selector349~1_combout\);

-- Location: LCCOMB_X17_Y19_N28
\cpu1|Selector228~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector228~2_combout\ = (\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (((\cpu1|pre_code[5]~2_combout\)))) # (!\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\ & (\cpu1|Selector382~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|iy_ctrl.load_iy~2_combout\,
	datab => \cpu1|iy_ctrl.pull_lo_iy~0_combout\,
	datac => \cpu1|Selector382~7_combout\,
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector228~2_combout\);

-- Location: FF_X17_Y19_N29
\cpu1|yreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector228~2_combout\,
	ena => \cpu1|yreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(5));

-- Location: LCCOMB_X16_Y16_N20
\cpu1|Selector261~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector261~0_combout\ = (\cpu1|up_ctrl.pull_lo_up~0_combout\ & ((\cpu1|pre_code[5]~2_combout\) # ((\cpu1|Selector382~7_combout\ & !\cpu1|Selector266~0_combout\)))) # (!\cpu1|up_ctrl.pull_lo_up~0_combout\ & (\cpu1|Selector382~7_combout\ & 
-- (!\cpu1|Selector266~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.pull_lo_up~0_combout\,
	datab => \cpu1|Selector382~7_combout\,
	datac => \cpu1|Selector266~0_combout\,
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector261~0_combout\);

-- Location: FF_X16_Y16_N21
\cpu1|up[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector261~0_combout\,
	ena => \cpu1|up[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(5));

-- Location: LCCOMB_X10_Y19_N20
\cpu1|Selector349~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector349~5_combout\ = (\cpu1|yreg\(5) & ((\cpu1|Mux521~7_combout\) # ((\cpu1|Mux522~5_combout\ & \cpu1|up\(5))))) # (!\cpu1|yreg\(5) & (((\cpu1|Mux522~5_combout\ & \cpu1|up\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(5),
	datab => \cpu1|Mux521~7_combout\,
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|up\(5),
	combout => \cpu1|Selector349~5_combout\);

-- Location: LCCOMB_X10_Y19_N18
\cpu1|Selector349~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector349~6_combout\ = (\cpu1|Selector349~4_combout\) # ((\cpu1|Selector349~0_combout\) # ((\cpu1|Selector349~1_combout\) # (\cpu1|Selector349~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector349~4_combout\,
	datab => \cpu1|Selector349~0_combout\,
	datac => \cpu1|Selector349~1_combout\,
	datad => \cpu1|Selector349~5_combout\,
	combout => \cpu1|Selector349~6_combout\);

-- Location: LCCOMB_X8_Y13_N8
\cpu1|Selector365~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector365~0_combout\ = (\cpu1|right_ctrl.acca_right~2_combout\ & ((\cpu1|acca\(5)) # ((\cpu1|accb\(5) & \cpu1|right~0_combout\)))) # (!\cpu1|right_ctrl.acca_right~2_combout\ & (((\cpu1|accb\(5) & \cpu1|right~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right_ctrl.acca_right~2_combout\,
	datab => \cpu1|acca\(5),
	datac => \cpu1|accb\(5),
	datad => \cpu1|right~0_combout\,
	combout => \cpu1|Selector365~0_combout\);

-- Location: LCCOMB_X8_Y13_N14
\cpu1|Selector365~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector365~1_combout\ = (\cpu1|Selector355~0_combout\) # ((\cpu1|ea\(5) & \cpu1|right_ctrl.ea_right~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(5),
	datac => \cpu1|Selector355~0_combout\,
	datad => \cpu1|right_ctrl.ea_right~0_combout\,
	combout => \cpu1|Selector365~1_combout\);

-- Location: LCCOMB_X8_Y13_N24
\cpu1|Selector365~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector365~2_combout\ = (\cpu1|Selector365~0_combout\) # ((\cpu1|Selector365~1_combout\) # ((\cpu1|md\(5) & !\cpu1|WideOr10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(5),
	datab => \cpu1|Selector365~0_combout\,
	datac => \cpu1|Selector365~1_combout\,
	datad => \cpu1|WideOr10~0_combout\,
	combout => \cpu1|Selector365~2_combout\);

-- Location: LCCOMB_X14_Y16_N14
\cpu1|Selector199~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector199~0_combout\ = (\cpu1|Mux585~0_combout\ & ((\cpuDataIn[2]~30_combout\) # ((!\cpu1|Selector196~0_combout\ & \cpu1|Selector385~7_combout\)))) # (!\cpu1|Mux585~0_combout\ & (!\cpu1|Selector196~0_combout\ & ((\cpu1|Selector385~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux585~0_combout\,
	datab => \cpu1|Selector196~0_combout\,
	datac => \cpuDataIn[2]~30_combout\,
	datad => \cpu1|Selector385~7_combout\,
	combout => \cpu1|Selector199~0_combout\);

-- Location: FF_X14_Y16_N15
\cpu1|accb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector199~0_combout\,
	ena => \cpu1|accb[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|accb\(2));

-- Location: LCCOMB_X7_Y13_N2
\cpu1|Selector368~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector368~0_combout\ = (\cpu1|WideOr10~combout\) # ((!\cpu1|right~0_combout\ & \cpu1|right_ctrl.acca_right~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right~0_combout\,
	datab => \cpu1|WideOr10~combout\,
	datad => \cpu1|right_ctrl.acca_right~2_combout\,
	combout => \cpu1|Selector368~0_combout\);

-- Location: LCCOMB_X7_Y13_N8
\cpu1|Selector368~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector368~5_combout\ = (\cpu1|Selector368~3_combout\ & ((\cpu1|Selector368~0_combout\ & ((\cpu1|md\(2)))) # (!\cpu1|Selector368~0_combout\ & (\cpu1|accb\(2))))) # (!\cpu1|Selector368~3_combout\ & (((\cpu1|Selector368~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|accb\(2),
	datab => \cpu1|md\(2),
	datac => \cpu1|Selector368~3_combout\,
	datad => \cpu1|Selector368~0_combout\,
	combout => \cpu1|Selector368~5_combout\);

-- Location: LCCOMB_X7_Y13_N14
\cpu1|Selector368\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector368~combout\ = (\cpu1|Selector368~5_combout\ & (((\cpu1|acca\(2)) # (!\cpu1|Selector368~4_combout\)))) # (!\cpu1|Selector368~5_combout\ & (\cpu1|ea\(2) & ((\cpu1|Selector368~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(2),
	datab => \cpu1|acca\(2),
	datac => \cpu1|Selector368~5_combout\,
	datad => \cpu1|Selector368~4_combout\,
	combout => \cpu1|Selector368~combout\);

-- Location: LCCOMB_X4_Y14_N10
\cpu1|Selector369~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector369~5_combout\ = (\cpu1|state.postincr2_state~q\) # ((\cpu1|Mux370~9_combout\ & (\cpu1|state.indexed_state~q\ & \cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux370~9_combout\,
	datab => \cpu1|state.postincr2_state~q\,
	datac => \cpu1|state.indexed_state~q\,
	datad => \cpu1|md\(7),
	combout => \cpu1|Selector369~5_combout\);

-- Location: LCCOMB_X4_Y14_N16
\cpu1|Selector369~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector369~2_combout\ = (\cpu1|ea\(1) & ((\cpu1|right_ctrl.ea_right~0_combout\) # ((\cpu1|Mux572~0_combout\ & \cpu1|Selector369~5_combout\)))) # (!\cpu1|ea\(1) & (\cpu1|Mux572~0_combout\ & ((\cpu1|Selector369~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(1),
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|right_ctrl.ea_right~0_combout\,
	datad => \cpu1|Selector369~5_combout\,
	combout => \cpu1|Selector369~2_combout\);

-- Location: LCCOMB_X14_Y16_N22
\cpu1|Selector200~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector200~0_combout\ = (\cpu1|Mux585~0_combout\ & ((\cpu1|pre_code[1]~5_combout\) # ((\cpu1|Selector386~8_combout\ & !\cpu1|Selector196~0_combout\)))) # (!\cpu1|Mux585~0_combout\ & (((\cpu1|Selector386~8_combout\ & 
-- !\cpu1|Selector196~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux585~0_combout\,
	datab => \cpu1|pre_code[1]~5_combout\,
	datac => \cpu1|Selector386~8_combout\,
	datad => \cpu1|Selector196~0_combout\,
	combout => \cpu1|Selector200~0_combout\);

-- Location: FF_X14_Y16_N23
\cpu1|accb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector200~0_combout\,
	ena => \cpu1|accb[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|accb\(1));

-- Location: LCCOMB_X7_Y13_N0
\cpu1|Selector369~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector369~3_combout\ = (\cpu1|right~0_combout\ & ((\cpu1|accb\(1)) # ((\cpu1|acca\(1) & \cpu1|right_ctrl.acca_right~2_combout\)))) # (!\cpu1|right~0_combout\ & (\cpu1|acca\(1) & ((\cpu1|right_ctrl.acca_right~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right~0_combout\,
	datab => \cpu1|acca\(1),
	datac => \cpu1|accb\(1),
	datad => \cpu1|right_ctrl.acca_right~2_combout\,
	combout => \cpu1|Selector369~3_combout\);

-- Location: LCCOMB_X7_Y14_N12
\cpu1|Selector369~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector369~4_combout\ = (\cpu1|Selector369~2_combout\) # ((\cpu1|Selector369~3_combout\) # ((\cpu1|md\(1) & \cpu1|WideOr10~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector369~2_combout\,
	datab => \cpu1|md\(1),
	datac => \cpu1|WideOr10~combout\,
	datad => \cpu1|Selector369~3_combout\,
	combout => \cpu1|Selector369~4_combout\);

-- Location: LCCOMB_X16_Y11_N6
\cpu1|Selector266~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector266~1_combout\ = (\cpu1|Selector387~11_combout\ & (((\cpu1|up_ctrl.pull_lo_up~0_combout\ & \cpuDataIn[0]~24_combout\)) # (!\cpu1|Selector266~0_combout\))) # (!\cpu1|Selector387~11_combout\ & (\cpu1|up_ctrl.pull_lo_up~0_combout\ & 
-- (\cpuDataIn[0]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~11_combout\,
	datab => \cpu1|up_ctrl.pull_lo_up~0_combout\,
	datac => \cpuDataIn[0]~24_combout\,
	datad => \cpu1|Selector266~0_combout\,
	combout => \cpu1|Selector266~1_combout\);

-- Location: FF_X16_Y11_N7
\cpu1|up[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector266~1_combout\,
	ena => \cpu1|up[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(0));

-- Location: LCCOMB_X17_Y19_N4
\cpu1|Selector233~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector233~2_combout\ = (\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (((\cpuDataIn[0]~24_combout\)))) # (!\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\ & ((\cpu1|Selector387~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|iy_ctrl.load_iy~2_combout\,
	datab => \cpu1|iy_ctrl.pull_lo_iy~0_combout\,
	datac => \cpuDataIn[0]~24_combout\,
	datad => \cpu1|Selector387~11_combout\,
	combout => \cpu1|Selector233~2_combout\);

-- Location: FF_X17_Y19_N5
\cpu1|yreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector233~2_combout\,
	ena => \cpu1|yreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(0));

-- Location: LCCOMB_X10_Y15_N28
\cpu1|Selector354~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector354~5_combout\ = (\cpu1|Mux522~5_combout\ & ((\cpu1|up\(0)) # ((\cpu1|Mux521~7_combout\ & \cpu1|yreg\(0))))) # (!\cpu1|Mux522~5_combout\ & (\cpu1|Mux521~7_combout\ & ((\cpu1|yreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux522~5_combout\,
	datab => \cpu1|Mux521~7_combout\,
	datac => \cpu1|up\(0),
	datad => \cpu1|yreg\(0),
	combout => \cpu1|Selector354~5_combout\);

-- Location: LCCOMB_X10_Y17_N6
\cpu1|Selector354~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector354~3_combout\ = (\cpu1|left_ctrl.dp_left~1_combout\ & ((\cpu1|dp\(0)) # ((\cpu1|md\(0) & \cpu1|Mux525~0_combout\)))) # (!\cpu1|left_ctrl.dp_left~1_combout\ & (((\cpu1|md\(0) & \cpu1|Mux525~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left_ctrl.dp_left~1_combout\,
	datab => \cpu1|dp\(0),
	datac => \cpu1|md\(0),
	datad => \cpu1|Mux525~0_combout\,
	combout => \cpu1|Selector354~3_combout\);

-- Location: LCCOMB_X10_Y17_N28
\cpu1|Selector354~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector354~2_combout\ = (\cpu1|cc\(0) & ((\cpu1|left_ctrl.cc_left~1_combout\) # ((\cpu1|ea\(0) & \cpu1|left_ctrl.ea_left~2_combout\)))) # (!\cpu1|cc\(0) & (((\cpu1|ea\(0) & \cpu1|left_ctrl.ea_left~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(0),
	datab => \cpu1|left_ctrl.cc_left~1_combout\,
	datac => \cpu1|ea\(0),
	datad => \cpu1|left_ctrl.ea_left~2_combout\,
	combout => \cpu1|Selector354~2_combout\);

-- Location: LCCOMB_X10_Y17_N16
\cpu1|Selector354~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector354~4_combout\ = (\cpu1|Selector354~3_combout\) # ((\cpu1|Selector354~2_combout\) # ((\cpu1|Mux517~3_combout\ & \cpu1|acca\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux517~3_combout\,
	datab => \cpu1|Selector354~3_combout\,
	datac => \cpu1|acca\(0),
	datad => \cpu1|Selector354~2_combout\,
	combout => \cpu1|Selector354~4_combout\);

-- Location: LCCOMB_X17_Y19_N6
\cpu1|Selector217~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector217~2_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (((\cpuDataIn[0]~24_combout\)))) # (!\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\ & ((\cpu1|Selector387~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~6_combout\,
	datab => \cpu1|ix_ctrl.pull_lo_ix~1_combout\,
	datac => \cpuDataIn[0]~24_combout\,
	datad => \cpu1|Selector387~11_combout\,
	combout => \cpu1|Selector217~2_combout\);

-- Location: FF_X17_Y19_N7
\cpu1|xreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector217~2_combout\,
	ena => \cpu1|xreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(0));

-- Location: LCCOMB_X10_Y17_N8
\cpu1|Selector354~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector354~0_combout\ = (\cpu1|xreg\(0) & ((\cpu1|Mux520~8_combout\) # ((\cpu1|sp\(0) & \cpu1|Mux523~7_combout\)))) # (!\cpu1|xreg\(0) & (\cpu1|sp\(0) & (\cpu1|Mux523~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(0),
	datab => \cpu1|sp\(0),
	datac => \cpu1|Mux523~7_combout\,
	datad => \cpu1|Mux520~8_combout\,
	combout => \cpu1|Selector354~0_combout\);

-- Location: LCCOMB_X14_Y16_N6
\cpu1|Selector201~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector201~0_combout\ = (\cpuDataIn[0]~24_combout\ & ((\cpu1|Mux585~0_combout\) # ((!\cpu1|Selector196~0_combout\ & \cpu1|Selector387~11_combout\)))) # (!\cpuDataIn[0]~24_combout\ & (!\cpu1|Selector196~0_combout\ & (\cpu1|Selector387~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[0]~24_combout\,
	datab => \cpu1|Selector196~0_combout\,
	datac => \cpu1|Selector387~11_combout\,
	datad => \cpu1|Mux585~0_combout\,
	combout => \cpu1|Selector201~0_combout\);

-- Location: FF_X14_Y16_N7
\cpu1|accb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector201~0_combout\,
	ena => \cpu1|accb[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|accb\(0));

-- Location: LCCOMB_X10_Y17_N10
\cpu1|Selector354~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector354~1_combout\ = (\cpu1|pc\(0) & ((\cpu1|Mux526~0_combout\) # ((\cpu1|left~1_combout\ & \cpu1|accb\(0))))) # (!\cpu1|pc\(0) & (\cpu1|left~1_combout\ & (\cpu1|accb\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(0),
	datab => \cpu1|left~1_combout\,
	datac => \cpu1|accb\(0),
	datad => \cpu1|Mux526~0_combout\,
	combout => \cpu1|Selector354~1_combout\);

-- Location: LCCOMB_X10_Y17_N14
\cpu1|Selector354~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector354~6_combout\ = (\cpu1|Selector354~5_combout\) # ((\cpu1|Selector354~4_combout\) # ((\cpu1|Selector354~0_combout\) # (\cpu1|Selector354~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector354~5_combout\,
	datab => \cpu1|Selector354~4_combout\,
	datac => \cpu1|Selector354~0_combout\,
	datad => \cpu1|Selector354~1_combout\,
	combout => \cpu1|Selector354~6_combout\);

-- Location: LCCOMB_X10_Y17_N22
\cpu1|Selector370~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector370~1_combout\ = (\cpu1|right_ctrl.acca_right~2_combout\ & ((\cpu1|acca\(0)) # ((\cpu1|accb\(0) & \cpu1|right~0_combout\)))) # (!\cpu1|right_ctrl.acca_right~2_combout\ & (((\cpu1|accb\(0) & \cpu1|right~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right_ctrl.acca_right~2_combout\,
	datab => \cpu1|acca\(0),
	datac => \cpu1|accb\(0),
	datad => \cpu1|right~0_combout\,
	combout => \cpu1|Selector370~1_combout\);

-- Location: LCCOMB_X10_Y17_N20
\cpu1|Selector370~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector370~0_combout\ = (\cpu1|Mux572~0_combout\ & (\cpu1|ea\(0) & ((\cpu1|state.lea_state~q\) # (\cpu1|state.jmp_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.lea_state~q\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|ea\(0),
	datad => \cpu1|state.jmp_state~q\,
	combout => \cpu1|Selector370~0_combout\);

-- Location: LCCOMB_X10_Y17_N12
\cpu1|Selector370~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector370~2_combout\ = (\cpu1|Selector370~1_combout\) # ((\cpu1|Selector370~0_combout\) # ((\cpu1|md\(0) & \cpu1|WideOr10~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datab => \cpu1|WideOr10~combout\,
	datac => \cpu1|Selector370~1_combout\,
	datad => \cpu1|Selector370~0_combout\,
	combout => \cpu1|Selector370~2_combout\);

-- Location: LCCOMB_X11_Y14_N6
\cpu1|WideOr43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr43~0_combout\ = (!\cpu1|state.int_entire_state~q\ & (\cpu1|Selector593~0_combout\ & (\cpu1|WideOr56~0_combout\ & \cpu1|Selector594~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_entire_state~q\,
	datab => \cpu1|Selector593~0_combout\,
	datac => \cpu1|WideOr56~0_combout\,
	datad => \cpu1|Selector594~0_combout\,
	combout => \cpu1|WideOr43~0_combout\);

-- Location: LCCOMB_X11_Y14_N20
\cpu1|Selector580~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector580~1_combout\ = (!\cpu1|state.muld_state~q\ & (!\cpu1|state.exg_state~q\ & (\cpu1|alu_ctrl.alu_st16~0_combout\ & \cpu1|WideOr43~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.muld_state~q\,
	datab => \cpu1|state.exg_state~q\,
	datac => \cpu1|alu_ctrl.alu_st16~0_combout\,
	datad => \cpu1|WideOr43~0_combout\,
	combout => \cpu1|Selector580~1_combout\);

-- Location: LCCOMB_X10_Y10_N12
\cpu1|Selector596~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~1_combout\ = (!\cpu1|state.indexaddr2_state~q\ & (\cpu1|Selector596~0_combout\ & (!\cpu1|state.indirect3_state~q\ & \cpu1|state~311_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexaddr2_state~q\,
	datab => \cpu1|Selector596~0_combout\,
	datac => \cpu1|state.indirect3_state~q\,
	datad => \cpu1|state~311_combout\,
	combout => \cpu1|Selector596~1_combout\);

-- Location: LCCOMB_X9_Y13_N22
\cpu1|Selector596~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~12_combout\ = (\cpu1|Selector596~1_combout\ & (\cpu1|WideOr87~2_combout\ & (!\cpu1|state.postincr2_state~q\ & \cpu1|WideOr87~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector596~1_combout\,
	datab => \cpu1|WideOr87~2_combout\,
	datac => \cpu1|state.postincr2_state~q\,
	datad => \cpu1|WideOr87~5_combout\,
	combout => \cpu1|Selector596~12_combout\);

-- Location: LCCOMB_X11_Y9_N10
\cpu1|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux24~0_combout\ = (\cpu1|op_code\(3) & (!\cpu1|op_code\(0) & (\cpu1|op_code\(1) $ (\cpu1|op_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux24~0_combout\);

-- Location: LCCOMB_X9_Y13_N26
\cpu1|Selector596~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~10_combout\ = (\cpu1|Mux24~0_combout\ & ((\cpu1|WideOr20~2_combout\) # ((\cpu1|Mux370~8_combout\ & \cpu1|Selector595~0_combout\)))) # (!\cpu1|Mux24~0_combout\ & (\cpu1|Mux370~8_combout\ & (\cpu1|Selector595~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux24~0_combout\,
	datab => \cpu1|Mux370~8_combout\,
	datac => \cpu1|Selector595~0_combout\,
	datad => \cpu1|WideOr20~2_combout\,
	combout => \cpu1|Selector596~10_combout\);

-- Location: LCCOMB_X9_Y13_N20
\cpu1|Selector596~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~11_combout\ = (\cpu1|Selector601~0_combout\) # ((\cpu1|Selector596~10_combout\) # ((\cpu1|state.decode1_state~q\ & \cpu1|Mux76~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode1_state~q\,
	datab => \cpu1|Selector601~0_combout\,
	datac => \cpu1|Selector596~10_combout\,
	datad => \cpu1|Mux76~1_combout\,
	combout => \cpu1|Selector596~11_combout\);

-- Location: LCCOMB_X9_Y13_N28
\cpu1|Selector596~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~13_combout\ = (\cpu1|Selector596~11_combout\) # ((\cpu1|Selector580~1_combout\ & (\cpu1|Selector596~7_combout\ & \cpu1|Selector596~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector580~1_combout\,
	datab => \cpu1|Selector596~7_combout\,
	datac => \cpu1|Selector596~12_combout\,
	datad => \cpu1|Selector596~11_combout\,
	combout => \cpu1|Selector596~13_combout\);

-- Location: LCCOMB_X10_Y17_N26
\cpu1|Selector370~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector370~3_combout\ = (\cpu1|Selector370~2_combout\) # ((\cpu1|Mux572~0_combout\ & \cpu1|Selector596~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector370~2_combout\,
	datab => \cpu1|Mux572~0_combout\,
	datad => \cpu1|Selector596~13_combout\,
	combout => \cpu1|Selector370~3_combout\);

-- Location: LCCOMB_X11_Y21_N0
\cpu1|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~0_combout\ = (\cpu1|Selector354~6_combout\ & (\cpu1|Selector370~3_combout\ $ (VCC))) # (!\cpu1|Selector354~6_combout\ & (\cpu1|Selector370~3_combout\ & VCC))
-- \cpu1|Add5~1\ = CARRY((\cpu1|Selector354~6_combout\ & \cpu1|Selector370~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector354~6_combout\,
	datab => \cpu1|Selector370~3_combout\,
	datad => VCC,
	combout => \cpu1|Add5~0_combout\,
	cout => \cpu1|Add5~1\);

-- Location: LCCOMB_X11_Y21_N2
\cpu1|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~2_combout\ = (\cpu1|Selector369~4_combout\ & ((\cpu1|Selector353~6_combout\ & (\cpu1|Add5~1\ & VCC)) # (!\cpu1|Selector353~6_combout\ & (!\cpu1|Add5~1\)))) # (!\cpu1|Selector369~4_combout\ & ((\cpu1|Selector353~6_combout\ & (!\cpu1|Add5~1\)) # 
-- (!\cpu1|Selector353~6_combout\ & ((\cpu1|Add5~1\) # (GND)))))
-- \cpu1|Add5~3\ = CARRY((\cpu1|Selector369~4_combout\ & (!\cpu1|Selector353~6_combout\ & !\cpu1|Add5~1\)) # (!\cpu1|Selector369~4_combout\ & ((!\cpu1|Add5~1\) # (!\cpu1|Selector353~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector369~4_combout\,
	datab => \cpu1|Selector353~6_combout\,
	datad => VCC,
	cin => \cpu1|Add5~1\,
	combout => \cpu1|Add5~2_combout\,
	cout => \cpu1|Add5~3\);

-- Location: LCCOMB_X11_Y21_N4
\cpu1|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~4_combout\ = ((\cpu1|Selector368~combout\ $ (\cpu1|Selector352~6_combout\ $ (!\cpu1|Add5~3\)))) # (GND)
-- \cpu1|Add5~5\ = CARRY((\cpu1|Selector368~combout\ & ((\cpu1|Selector352~6_combout\) # (!\cpu1|Add5~3\))) # (!\cpu1|Selector368~combout\ & (\cpu1|Selector352~6_combout\ & !\cpu1|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector368~combout\,
	datab => \cpu1|Selector352~6_combout\,
	datad => VCC,
	cin => \cpu1|Add5~3\,
	combout => \cpu1|Add5~4_combout\,
	cout => \cpu1|Add5~5\);

-- Location: LCCOMB_X11_Y21_N6
\cpu1|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~6_combout\ = (\cpu1|Selector367~combout\ & ((\cpu1|Selector351~6_combout\ & (\cpu1|Add5~5\ & VCC)) # (!\cpu1|Selector351~6_combout\ & (!\cpu1|Add5~5\)))) # (!\cpu1|Selector367~combout\ & ((\cpu1|Selector351~6_combout\ & (!\cpu1|Add5~5\)) # 
-- (!\cpu1|Selector351~6_combout\ & ((\cpu1|Add5~5\) # (GND)))))
-- \cpu1|Add5~7\ = CARRY((\cpu1|Selector367~combout\ & (!\cpu1|Selector351~6_combout\ & !\cpu1|Add5~5\)) # (!\cpu1|Selector367~combout\ & ((!\cpu1|Add5~5\) # (!\cpu1|Selector351~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector367~combout\,
	datab => \cpu1|Selector351~6_combout\,
	datad => VCC,
	cin => \cpu1|Add5~5\,
	combout => \cpu1|Add5~6_combout\,
	cout => \cpu1|Add5~7\);

-- Location: LCCOMB_X11_Y21_N8
\cpu1|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~8_combout\ = ((\cpu1|Selector366~combout\ $ (\cpu1|Selector350~9_combout\ $ (!\cpu1|Add5~7\)))) # (GND)
-- \cpu1|Add5~9\ = CARRY((\cpu1|Selector366~combout\ & ((\cpu1|Selector350~9_combout\) # (!\cpu1|Add5~7\))) # (!\cpu1|Selector366~combout\ & (\cpu1|Selector350~9_combout\ & !\cpu1|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector366~combout\,
	datab => \cpu1|Selector350~9_combout\,
	datad => VCC,
	cin => \cpu1|Add5~7\,
	combout => \cpu1|Add5~8_combout\,
	cout => \cpu1|Add5~9\);

-- Location: LCCOMB_X11_Y21_N10
\cpu1|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~10_combout\ = (\cpu1|Selector349~6_combout\ & ((\cpu1|Selector365~2_combout\ & (\cpu1|Add5~9\ & VCC)) # (!\cpu1|Selector365~2_combout\ & (!\cpu1|Add5~9\)))) # (!\cpu1|Selector349~6_combout\ & ((\cpu1|Selector365~2_combout\ & (!\cpu1|Add5~9\)) # 
-- (!\cpu1|Selector365~2_combout\ & ((\cpu1|Add5~9\) # (GND)))))
-- \cpu1|Add5~11\ = CARRY((\cpu1|Selector349~6_combout\ & (!\cpu1|Selector365~2_combout\ & !\cpu1|Add5~9\)) # (!\cpu1|Selector349~6_combout\ & ((!\cpu1|Add5~9\) # (!\cpu1|Selector365~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector349~6_combout\,
	datab => \cpu1|Selector365~2_combout\,
	datad => VCC,
	cin => \cpu1|Add5~9\,
	combout => \cpu1|Add5~10_combout\,
	cout => \cpu1|Add5~11\);

-- Location: LCCOMB_X11_Y21_N12
\cpu1|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~12_combout\ = ((\cpu1|Selector364~2_combout\ $ (\cpu1|Selector348~6_combout\ $ (!\cpu1|Add5~11\)))) # (GND)
-- \cpu1|Add5~13\ = CARRY((\cpu1|Selector364~2_combout\ & ((\cpu1|Selector348~6_combout\) # (!\cpu1|Add5~11\))) # (!\cpu1|Selector364~2_combout\ & (\cpu1|Selector348~6_combout\ & !\cpu1|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector364~2_combout\,
	datab => \cpu1|Selector348~6_combout\,
	datad => VCC,
	cin => \cpu1|Add5~11\,
	combout => \cpu1|Add5~12_combout\,
	cout => \cpu1|Add5~13\);

-- Location: LCCOMB_X11_Y21_N14
\cpu1|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~14_combout\ = (\cpu1|Selector347~7_combout\ & ((\cpu1|Selector363~2_combout\ & (\cpu1|Add5~13\ & VCC)) # (!\cpu1|Selector363~2_combout\ & (!\cpu1|Add5~13\)))) # (!\cpu1|Selector347~7_combout\ & ((\cpu1|Selector363~2_combout\ & 
-- (!\cpu1|Add5~13\)) # (!\cpu1|Selector363~2_combout\ & ((\cpu1|Add5~13\) # (GND)))))
-- \cpu1|Add5~15\ = CARRY((\cpu1|Selector347~7_combout\ & (!\cpu1|Selector363~2_combout\ & !\cpu1|Add5~13\)) # (!\cpu1|Selector347~7_combout\ & ((!\cpu1|Add5~13\) # (!\cpu1|Selector363~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~7_combout\,
	datab => \cpu1|Selector363~2_combout\,
	datad => VCC,
	cin => \cpu1|Add5~13\,
	combout => \cpu1|Add5~14_combout\,
	cout => \cpu1|Add5~15\);

-- Location: LCCOMB_X11_Y21_N16
\cpu1|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~16_combout\ = (\cpu1|Selector346~5_combout\ & (\cpu1|Add5~15\ $ (GND))) # (!\cpu1|Selector346~5_combout\ & (!\cpu1|Add5~15\ & VCC))
-- \cpu1|Add5~17\ = CARRY((\cpu1|Selector346~5_combout\ & !\cpu1|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector346~5_combout\,
	datad => VCC,
	cin => \cpu1|Add5~15\,
	combout => \cpu1|Add5~16_combout\,
	cout => \cpu1|Add5~17\);

-- Location: LCCOMB_X11_Y21_N18
\cpu1|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~18_combout\ = (\cpu1|Selector345~5_combout\ & (!\cpu1|Add5~17\)) # (!\cpu1|Selector345~5_combout\ & ((\cpu1|Add5~17\) # (GND)))
-- \cpu1|Add5~19\ = CARRY((!\cpu1|Add5~17\) # (!\cpu1|Selector345~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector345~5_combout\,
	datad => VCC,
	cin => \cpu1|Add5~17\,
	combout => \cpu1|Add5~18_combout\,
	cout => \cpu1|Add5~19\);

-- Location: LCCOMB_X11_Y19_N22
\cpu1|Selector378~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~1_combout\ = (\cpu1|Selector378~0_combout\) # ((\cpu1|alu_ctrl.alu_abx~0_combout\ & \cpu1|Add5~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datac => \cpu1|Selector378~0_combout\,
	datad => \cpu1|Add5~18_combout\,
	combout => \cpu1|Selector378~1_combout\);

-- Location: LCCOMB_X11_Y17_N14
\cpu1|Selector371~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector371~0_combout\ = (\cpu1|Selector347~3_combout\) # ((\cpu1|Selector347~5_combout\) # (\cpu1|Selector347~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~3_combout\,
	datac => \cpu1|Selector347~5_combout\,
	datad => \cpu1|Selector347~4_combout\,
	combout => \cpu1|Selector371~0_combout\);

-- Location: LCCOMB_X11_Y17_N8
\cpu1|Selector371~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector371~1_combout\ = (\cpu1|WideOr20~3_combout\ & (\cpu1|Mux28~1_combout\ & ((\cpu1|Selector371~0_combout\) # (\cpu1|Selector347~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr20~3_combout\,
	datab => \cpu1|Mux28~1_combout\,
	datac => \cpu1|Selector371~0_combout\,
	datad => \cpu1|Selector347~2_combout\,
	combout => \cpu1|Selector371~1_combout\);

-- Location: LCCOMB_X9_Y21_N16
\cpu1|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~1_cout\ = CARRY((!\cpu1|Selector371~3_combout\ & !\cpu1|Selector371~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector371~3_combout\,
	datab => \cpu1|Selector371~1_combout\,
	datad => VCC,
	cout => \cpu1|Add3~1_cout\);

-- Location: LCCOMB_X9_Y21_N18
\cpu1|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~2_combout\ = (\cpu1|Selector354~6_combout\ & ((\cpu1|Selector370~3_combout\ & (!\cpu1|Add3~1_cout\)) # (!\cpu1|Selector370~3_combout\ & (\cpu1|Add3~1_cout\ & VCC)))) # (!\cpu1|Selector354~6_combout\ & ((\cpu1|Selector370~3_combout\ & 
-- ((\cpu1|Add3~1_cout\) # (GND))) # (!\cpu1|Selector370~3_combout\ & (!\cpu1|Add3~1_cout\))))
-- \cpu1|Add3~3\ = CARRY((\cpu1|Selector354~6_combout\ & (\cpu1|Selector370~3_combout\ & !\cpu1|Add3~1_cout\)) # (!\cpu1|Selector354~6_combout\ & ((\cpu1|Selector370~3_combout\) # (!\cpu1|Add3~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector354~6_combout\,
	datab => \cpu1|Selector370~3_combout\,
	datad => VCC,
	cin => \cpu1|Add3~1_cout\,
	combout => \cpu1|Add3~2_combout\,
	cout => \cpu1|Add3~3\);

-- Location: LCCOMB_X9_Y21_N20
\cpu1|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~4_combout\ = ((\cpu1|Selector369~4_combout\ $ (\cpu1|Selector353~6_combout\ $ (\cpu1|Add3~3\)))) # (GND)
-- \cpu1|Add3~5\ = CARRY((\cpu1|Selector369~4_combout\ & (\cpu1|Selector353~6_combout\ & !\cpu1|Add3~3\)) # (!\cpu1|Selector369~4_combout\ & ((\cpu1|Selector353~6_combout\) # (!\cpu1|Add3~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector369~4_combout\,
	datab => \cpu1|Selector353~6_combout\,
	datad => VCC,
	cin => \cpu1|Add3~3\,
	combout => \cpu1|Add3~4_combout\,
	cout => \cpu1|Add3~5\);

-- Location: LCCOMB_X9_Y21_N22
\cpu1|Add3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~7_combout\ = (\cpu1|Selector352~6_combout\ & ((\cpu1|Selector368~combout\ & (!\cpu1|Add3~5\)) # (!\cpu1|Selector368~combout\ & (\cpu1|Add3~5\ & VCC)))) # (!\cpu1|Selector352~6_combout\ & ((\cpu1|Selector368~combout\ & ((\cpu1|Add3~5\) # (GND))) 
-- # (!\cpu1|Selector368~combout\ & (!\cpu1|Add3~5\))))
-- \cpu1|Add3~8\ = CARRY((\cpu1|Selector352~6_combout\ & (\cpu1|Selector368~combout\ & !\cpu1|Add3~5\)) # (!\cpu1|Selector352~6_combout\ & ((\cpu1|Selector368~combout\) # (!\cpu1|Add3~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector352~6_combout\,
	datab => \cpu1|Selector368~combout\,
	datad => VCC,
	cin => \cpu1|Add3~5\,
	combout => \cpu1|Add3~7_combout\,
	cout => \cpu1|Add3~8\);

-- Location: LCCOMB_X9_Y21_N24
\cpu1|Add3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~9_combout\ = ((\cpu1|Selector351~6_combout\ $ (\cpu1|Selector367~combout\ $ (\cpu1|Add3~8\)))) # (GND)
-- \cpu1|Add3~10\ = CARRY((\cpu1|Selector351~6_combout\ & ((!\cpu1|Add3~8\) # (!\cpu1|Selector367~combout\))) # (!\cpu1|Selector351~6_combout\ & (!\cpu1|Selector367~combout\ & !\cpu1|Add3~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector351~6_combout\,
	datab => \cpu1|Selector367~combout\,
	datad => VCC,
	cin => \cpu1|Add3~8\,
	combout => \cpu1|Add3~9_combout\,
	cout => \cpu1|Add3~10\);

-- Location: LCCOMB_X9_Y21_N26
\cpu1|Add3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~11_combout\ = (\cpu1|Selector350~9_combout\ & ((\cpu1|Selector366~combout\ & (!\cpu1|Add3~10\)) # (!\cpu1|Selector366~combout\ & (\cpu1|Add3~10\ & VCC)))) # (!\cpu1|Selector350~9_combout\ & ((\cpu1|Selector366~combout\ & ((\cpu1|Add3~10\) # 
-- (GND))) # (!\cpu1|Selector366~combout\ & (!\cpu1|Add3~10\))))
-- \cpu1|Add3~12\ = CARRY((\cpu1|Selector350~9_combout\ & (\cpu1|Selector366~combout\ & !\cpu1|Add3~10\)) # (!\cpu1|Selector350~9_combout\ & ((\cpu1|Selector366~combout\) # (!\cpu1|Add3~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector350~9_combout\,
	datab => \cpu1|Selector366~combout\,
	datad => VCC,
	cin => \cpu1|Add3~10\,
	combout => \cpu1|Add3~11_combout\,
	cout => \cpu1|Add3~12\);

-- Location: LCCOMB_X9_Y21_N28
\cpu1|Add3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~13_combout\ = ((\cpu1|Selector365~2_combout\ $ (\cpu1|Selector349~6_combout\ $ (\cpu1|Add3~12\)))) # (GND)
-- \cpu1|Add3~14\ = CARRY((\cpu1|Selector365~2_combout\ & (\cpu1|Selector349~6_combout\ & !\cpu1|Add3~12\)) # (!\cpu1|Selector365~2_combout\ & ((\cpu1|Selector349~6_combout\) # (!\cpu1|Add3~12\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector365~2_combout\,
	datab => \cpu1|Selector349~6_combout\,
	datad => VCC,
	cin => \cpu1|Add3~12\,
	combout => \cpu1|Add3~13_combout\,
	cout => \cpu1|Add3~14\);

-- Location: LCCOMB_X9_Y21_N30
\cpu1|Add3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~15_combout\ = (\cpu1|Selector348~6_combout\ & ((\cpu1|Selector364~2_combout\ & (!\cpu1|Add3~14\)) # (!\cpu1|Selector364~2_combout\ & (\cpu1|Add3~14\ & VCC)))) # (!\cpu1|Selector348~6_combout\ & ((\cpu1|Selector364~2_combout\ & ((\cpu1|Add3~14\) 
-- # (GND))) # (!\cpu1|Selector364~2_combout\ & (!\cpu1|Add3~14\))))
-- \cpu1|Add3~16\ = CARRY((\cpu1|Selector348~6_combout\ & (\cpu1|Selector364~2_combout\ & !\cpu1|Add3~14\)) # (!\cpu1|Selector348~6_combout\ & ((\cpu1|Selector364~2_combout\) # (!\cpu1|Add3~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector348~6_combout\,
	datab => \cpu1|Selector364~2_combout\,
	datad => VCC,
	cin => \cpu1|Add3~14\,
	combout => \cpu1|Add3~15_combout\,
	cout => \cpu1|Add3~16\);

-- Location: LCCOMB_X9_Y20_N0
\cpu1|Add3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~17_combout\ = ((\cpu1|Selector363~2_combout\ $ (\cpu1|Selector347~7_combout\ $ (\cpu1|Add3~16\)))) # (GND)
-- \cpu1|Add3~18\ = CARRY((\cpu1|Selector363~2_combout\ & (\cpu1|Selector347~7_combout\ & !\cpu1|Add3~16\)) # (!\cpu1|Selector363~2_combout\ & ((\cpu1|Selector347~7_combout\) # (!\cpu1|Add3~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector363~2_combout\,
	datab => \cpu1|Selector347~7_combout\,
	datad => VCC,
	cin => \cpu1|Add3~16\,
	combout => \cpu1|Add3~17_combout\,
	cout => \cpu1|Add3~18\);

-- Location: LCCOMB_X9_Y20_N2
\cpu1|Add3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~19_combout\ = (\cpu1|Selector346~5_combout\ & ((\cpu1|Selector362~1_combout\ & (!\cpu1|Add3~18\)) # (!\cpu1|Selector362~1_combout\ & (\cpu1|Add3~18\ & VCC)))) # (!\cpu1|Selector346~5_combout\ & ((\cpu1|Selector362~1_combout\ & ((\cpu1|Add3~18\) 
-- # (GND))) # (!\cpu1|Selector362~1_combout\ & (!\cpu1|Add3~18\))))
-- \cpu1|Add3~20\ = CARRY((\cpu1|Selector346~5_combout\ & (\cpu1|Selector362~1_combout\ & !\cpu1|Add3~18\)) # (!\cpu1|Selector346~5_combout\ & ((\cpu1|Selector362~1_combout\) # (!\cpu1|Add3~18\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector346~5_combout\,
	datab => \cpu1|Selector362~1_combout\,
	datad => VCC,
	cin => \cpu1|Add3~18\,
	combout => \cpu1|Add3~19_combout\,
	cout => \cpu1|Add3~20\);

-- Location: LCCOMB_X9_Y20_N4
\cpu1|Add3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~21_combout\ = ((\cpu1|Selector361~1_combout\ $ (\cpu1|Selector345~5_combout\ $ (\cpu1|Add3~20\)))) # (GND)
-- \cpu1|Add3~22\ = CARRY((\cpu1|Selector361~1_combout\ & (\cpu1|Selector345~5_combout\ & !\cpu1|Add3~20\)) # (!\cpu1|Selector361~1_combout\ & ((\cpu1|Selector345~5_combout\) # (!\cpu1|Add3~20\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector361~1_combout\,
	datab => \cpu1|Selector345~5_combout\,
	datad => VCC,
	cin => \cpu1|Add3~20\,
	combout => \cpu1|Add3~21_combout\,
	cout => \cpu1|Add3~22\);

-- Location: LCCOMB_X8_Y21_N16
\cpu1|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~1_cout\ = CARRY((\cpu1|Selector371~3_combout\) # (\cpu1|Selector371~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector371~3_combout\,
	datab => \cpu1|Selector371~1_combout\,
	datad => VCC,
	cout => \cpu1|Add1~1_cout\);

-- Location: LCCOMB_X8_Y21_N18
\cpu1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~2_combout\ = (\cpu1|Selector354~6_combout\ & ((\cpu1|Selector370~3_combout\ & (\cpu1|Add1~1_cout\ & VCC)) # (!\cpu1|Selector370~3_combout\ & (!\cpu1|Add1~1_cout\)))) # (!\cpu1|Selector354~6_combout\ & ((\cpu1|Selector370~3_combout\ & 
-- (!\cpu1|Add1~1_cout\)) # (!\cpu1|Selector370~3_combout\ & ((\cpu1|Add1~1_cout\) # (GND)))))
-- \cpu1|Add1~3\ = CARRY((\cpu1|Selector354~6_combout\ & (!\cpu1|Selector370~3_combout\ & !\cpu1|Add1~1_cout\)) # (!\cpu1|Selector354~6_combout\ & ((!\cpu1|Add1~1_cout\) # (!\cpu1|Selector370~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector354~6_combout\,
	datab => \cpu1|Selector370~3_combout\,
	datad => VCC,
	cin => \cpu1|Add1~1_cout\,
	combout => \cpu1|Add1~2_combout\,
	cout => \cpu1|Add1~3\);

-- Location: LCCOMB_X8_Y21_N20
\cpu1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~4_combout\ = ((\cpu1|Selector353~6_combout\ $ (\cpu1|Selector369~4_combout\ $ (!\cpu1|Add1~3\)))) # (GND)
-- \cpu1|Add1~5\ = CARRY((\cpu1|Selector353~6_combout\ & ((\cpu1|Selector369~4_combout\) # (!\cpu1|Add1~3\))) # (!\cpu1|Selector353~6_combout\ & (\cpu1|Selector369~4_combout\ & !\cpu1|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector353~6_combout\,
	datab => \cpu1|Selector369~4_combout\,
	datad => VCC,
	cin => \cpu1|Add1~3\,
	combout => \cpu1|Add1~4_combout\,
	cout => \cpu1|Add1~5\);

-- Location: LCCOMB_X8_Y21_N22
\cpu1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~6_combout\ = (\cpu1|Selector368~combout\ & ((\cpu1|Selector352~6_combout\ & (\cpu1|Add1~5\ & VCC)) # (!\cpu1|Selector352~6_combout\ & (!\cpu1|Add1~5\)))) # (!\cpu1|Selector368~combout\ & ((\cpu1|Selector352~6_combout\ & (!\cpu1|Add1~5\)) # 
-- (!\cpu1|Selector352~6_combout\ & ((\cpu1|Add1~5\) # (GND)))))
-- \cpu1|Add1~7\ = CARRY((\cpu1|Selector368~combout\ & (!\cpu1|Selector352~6_combout\ & !\cpu1|Add1~5\)) # (!\cpu1|Selector368~combout\ & ((!\cpu1|Add1~5\) # (!\cpu1|Selector352~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector368~combout\,
	datab => \cpu1|Selector352~6_combout\,
	datad => VCC,
	cin => \cpu1|Add1~5\,
	combout => \cpu1|Add1~6_combout\,
	cout => \cpu1|Add1~7\);

-- Location: LCCOMB_X8_Y21_N24
\cpu1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~8_combout\ = ((\cpu1|Selector367~combout\ $ (\cpu1|Selector351~6_combout\ $ (!\cpu1|Add1~7\)))) # (GND)
-- \cpu1|Add1~9\ = CARRY((\cpu1|Selector367~combout\ & ((\cpu1|Selector351~6_combout\) # (!\cpu1|Add1~7\))) # (!\cpu1|Selector367~combout\ & (\cpu1|Selector351~6_combout\ & !\cpu1|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector367~combout\,
	datab => \cpu1|Selector351~6_combout\,
	datad => VCC,
	cin => \cpu1|Add1~7\,
	combout => \cpu1|Add1~8_combout\,
	cout => \cpu1|Add1~9\);

-- Location: LCCOMB_X8_Y21_N26
\cpu1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~10_combout\ = (\cpu1|Selector350~9_combout\ & ((\cpu1|Selector366~combout\ & (\cpu1|Add1~9\ & VCC)) # (!\cpu1|Selector366~combout\ & (!\cpu1|Add1~9\)))) # (!\cpu1|Selector350~9_combout\ & ((\cpu1|Selector366~combout\ & (!\cpu1|Add1~9\)) # 
-- (!\cpu1|Selector366~combout\ & ((\cpu1|Add1~9\) # (GND)))))
-- \cpu1|Add1~11\ = CARRY((\cpu1|Selector350~9_combout\ & (!\cpu1|Selector366~combout\ & !\cpu1|Add1~9\)) # (!\cpu1|Selector350~9_combout\ & ((!\cpu1|Add1~9\) # (!\cpu1|Selector366~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector350~9_combout\,
	datab => \cpu1|Selector366~combout\,
	datad => VCC,
	cin => \cpu1|Add1~9\,
	combout => \cpu1|Add1~10_combout\,
	cout => \cpu1|Add1~11\);

-- Location: LCCOMB_X8_Y21_N28
\cpu1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~12_combout\ = ((\cpu1|Selector365~2_combout\ $ (\cpu1|Selector349~6_combout\ $ (!\cpu1|Add1~11\)))) # (GND)
-- \cpu1|Add1~13\ = CARRY((\cpu1|Selector365~2_combout\ & ((\cpu1|Selector349~6_combout\) # (!\cpu1|Add1~11\))) # (!\cpu1|Selector365~2_combout\ & (\cpu1|Selector349~6_combout\ & !\cpu1|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector365~2_combout\,
	datab => \cpu1|Selector349~6_combout\,
	datad => VCC,
	cin => \cpu1|Add1~11\,
	combout => \cpu1|Add1~12_combout\,
	cout => \cpu1|Add1~13\);

-- Location: LCCOMB_X8_Y21_N30
\cpu1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~14_combout\ = (\cpu1|Selector364~2_combout\ & ((\cpu1|Selector348~6_combout\ & (\cpu1|Add1~13\ & VCC)) # (!\cpu1|Selector348~6_combout\ & (!\cpu1|Add1~13\)))) # (!\cpu1|Selector364~2_combout\ & ((\cpu1|Selector348~6_combout\ & 
-- (!\cpu1|Add1~13\)) # (!\cpu1|Selector348~6_combout\ & ((\cpu1|Add1~13\) # (GND)))))
-- \cpu1|Add1~15\ = CARRY((\cpu1|Selector364~2_combout\ & (!\cpu1|Selector348~6_combout\ & !\cpu1|Add1~13\)) # (!\cpu1|Selector364~2_combout\ & ((!\cpu1|Add1~13\) # (!\cpu1|Selector348~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector364~2_combout\,
	datab => \cpu1|Selector348~6_combout\,
	datad => VCC,
	cin => \cpu1|Add1~13\,
	combout => \cpu1|Add1~14_combout\,
	cout => \cpu1|Add1~15\);

-- Location: LCCOMB_X8_Y20_N0
\cpu1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~16_combout\ = ((\cpu1|Selector363~2_combout\ $ (\cpu1|Selector347~7_combout\ $ (!\cpu1|Add1~15\)))) # (GND)
-- \cpu1|Add1~17\ = CARRY((\cpu1|Selector363~2_combout\ & ((\cpu1|Selector347~7_combout\) # (!\cpu1|Add1~15\))) # (!\cpu1|Selector363~2_combout\ & (\cpu1|Selector347~7_combout\ & !\cpu1|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector363~2_combout\,
	datab => \cpu1|Selector347~7_combout\,
	datad => VCC,
	cin => \cpu1|Add1~15\,
	combout => \cpu1|Add1~16_combout\,
	cout => \cpu1|Add1~17\);

-- Location: LCCOMB_X8_Y20_N2
\cpu1|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~19_combout\ = (\cpu1|Selector346~5_combout\ & ((\cpu1|Selector362~1_combout\ & (\cpu1|Add1~17\ & VCC)) # (!\cpu1|Selector362~1_combout\ & (!\cpu1|Add1~17\)))) # (!\cpu1|Selector346~5_combout\ & ((\cpu1|Selector362~1_combout\ & 
-- (!\cpu1|Add1~17\)) # (!\cpu1|Selector362~1_combout\ & ((\cpu1|Add1~17\) # (GND)))))
-- \cpu1|Add1~20\ = CARRY((\cpu1|Selector346~5_combout\ & (!\cpu1|Selector362~1_combout\ & !\cpu1|Add1~17\)) # (!\cpu1|Selector346~5_combout\ & ((!\cpu1|Add1~17\) # (!\cpu1|Selector362~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector346~5_combout\,
	datab => \cpu1|Selector362~1_combout\,
	datad => VCC,
	cin => \cpu1|Add1~17\,
	combout => \cpu1|Add1~19_combout\,
	cout => \cpu1|Add1~20\);

-- Location: LCCOMB_X8_Y20_N4
\cpu1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~22_combout\ = ((\cpu1|Selector361~1_combout\ $ (\cpu1|Selector345~5_combout\ $ (!\cpu1|Add1~20\)))) # (GND)
-- \cpu1|Add1~23\ = CARRY((\cpu1|Selector361~1_combout\ & ((\cpu1|Selector345~5_combout\) # (!\cpu1|Add1~20\))) # (!\cpu1|Selector361~1_combout\ & (\cpu1|Selector345~5_combout\ & !\cpu1|Add1~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector361~1_combout\,
	datab => \cpu1|Selector345~5_combout\,
	datad => VCC,
	cin => \cpu1|Add1~20\,
	combout => \cpu1|Add1~22_combout\,
	cout => \cpu1|Add1~23\);

-- Location: LCCOMB_X10_Y14_N2
\cpu1|WideOr16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr16~2_combout\ = ((\cpu1|Mux572~0_combout\ & ((!\cpu1|WideOr87~0_combout\) # (!\cpu1|WideOr87~1_combout\)))) # (!\cpu1|Selector392~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector392~1_combout\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|WideOr87~1_combout\,
	datad => \cpu1|WideOr87~0_combout\,
	combout => \cpu1|WideOr16~2_combout\);

-- Location: LCCOMB_X10_Y20_N24
\cpu1|WideOr16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr16~combout\ = (\cpu1|Mux540~0_combout\) # ((\cpu1|WideOr16~2_combout\) # ((\cpu1|WideOr20~3_combout\ & \cpu1|Mux28~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr20~3_combout\,
	datab => \cpu1|Mux28~12_combout\,
	datac => \cpu1|Mux540~0_combout\,
	datad => \cpu1|WideOr16~2_combout\,
	combout => \cpu1|WideOr16~combout\);

-- Location: LCCOMB_X10_Y20_N12
\cpu1|Selector378~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~3_combout\ = (\cpu1|WideOr17~3_combout\ & ((\cpu1|Add3~21_combout\) # ((\cpu1|Add1~22_combout\ & \cpu1|WideOr16~combout\)))) # (!\cpu1|WideOr17~3_combout\ & (((\cpu1|Add1~22_combout\ & \cpu1|WideOr16~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr17~3_combout\,
	datab => \cpu1|Add3~21_combout\,
	datac => \cpu1|Add1~22_combout\,
	datad => \cpu1|WideOr16~combout\,
	combout => \cpu1|Selector378~3_combout\);

-- Location: LCCOMB_X11_Y22_N0
\cpu1|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~0_combout\ = (\cpu1|Selector354~6_combout\ & (\cpu1|Selector370~3_combout\ $ (VCC))) # (!\cpu1|Selector354~6_combout\ & ((\cpu1|Selector370~3_combout\) # (GND)))
-- \cpu1|Add6~1\ = CARRY((\cpu1|Selector370~3_combout\) # (!\cpu1|Selector354~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector354~6_combout\,
	datab => \cpu1|Selector370~3_combout\,
	datad => VCC,
	combout => \cpu1|Add6~0_combout\,
	cout => \cpu1|Add6~1\);

-- Location: LCCOMB_X11_Y22_N2
\cpu1|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~2_combout\ = (\cpu1|Selector369~4_combout\ & ((\cpu1|Selector353~6_combout\ & (!\cpu1|Add6~1\)) # (!\cpu1|Selector353~6_combout\ & (\cpu1|Add6~1\ & VCC)))) # (!\cpu1|Selector369~4_combout\ & ((\cpu1|Selector353~6_combout\ & ((\cpu1|Add6~1\) # 
-- (GND))) # (!\cpu1|Selector353~6_combout\ & (!\cpu1|Add6~1\))))
-- \cpu1|Add6~3\ = CARRY((\cpu1|Selector369~4_combout\ & (\cpu1|Selector353~6_combout\ & !\cpu1|Add6~1\)) # (!\cpu1|Selector369~4_combout\ & ((\cpu1|Selector353~6_combout\) # (!\cpu1|Add6~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector369~4_combout\,
	datab => \cpu1|Selector353~6_combout\,
	datad => VCC,
	cin => \cpu1|Add6~1\,
	combout => \cpu1|Add6~2_combout\,
	cout => \cpu1|Add6~3\);

-- Location: LCCOMB_X11_Y22_N4
\cpu1|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~4_combout\ = ((\cpu1|Selector352~6_combout\ $ (\cpu1|Selector368~combout\ $ (\cpu1|Add6~3\)))) # (GND)
-- \cpu1|Add6~5\ = CARRY((\cpu1|Selector352~6_combout\ & (\cpu1|Selector368~combout\ & !\cpu1|Add6~3\)) # (!\cpu1|Selector352~6_combout\ & ((\cpu1|Selector368~combout\) # (!\cpu1|Add6~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector352~6_combout\,
	datab => \cpu1|Selector368~combout\,
	datad => VCC,
	cin => \cpu1|Add6~3\,
	combout => \cpu1|Add6~4_combout\,
	cout => \cpu1|Add6~5\);

-- Location: LCCOMB_X11_Y22_N6
\cpu1|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~6_combout\ = (\cpu1|Selector367~combout\ & ((\cpu1|Selector351~6_combout\ & (!\cpu1|Add6~5\)) # (!\cpu1|Selector351~6_combout\ & (\cpu1|Add6~5\ & VCC)))) # (!\cpu1|Selector367~combout\ & ((\cpu1|Selector351~6_combout\ & ((\cpu1|Add6~5\) # 
-- (GND))) # (!\cpu1|Selector351~6_combout\ & (!\cpu1|Add6~5\))))
-- \cpu1|Add6~7\ = CARRY((\cpu1|Selector367~combout\ & (\cpu1|Selector351~6_combout\ & !\cpu1|Add6~5\)) # (!\cpu1|Selector367~combout\ & ((\cpu1|Selector351~6_combout\) # (!\cpu1|Add6~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector367~combout\,
	datab => \cpu1|Selector351~6_combout\,
	datad => VCC,
	cin => \cpu1|Add6~5\,
	combout => \cpu1|Add6~6_combout\,
	cout => \cpu1|Add6~7\);

-- Location: LCCOMB_X11_Y22_N8
\cpu1|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~8_combout\ = ((\cpu1|Selector350~9_combout\ $ (\cpu1|Selector366~combout\ $ (\cpu1|Add6~7\)))) # (GND)
-- \cpu1|Add6~9\ = CARRY((\cpu1|Selector350~9_combout\ & (\cpu1|Selector366~combout\ & !\cpu1|Add6~7\)) # (!\cpu1|Selector350~9_combout\ & ((\cpu1|Selector366~combout\) # (!\cpu1|Add6~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector350~9_combout\,
	datab => \cpu1|Selector366~combout\,
	datad => VCC,
	cin => \cpu1|Add6~7\,
	combout => \cpu1|Add6~8_combout\,
	cout => \cpu1|Add6~9\);

-- Location: LCCOMB_X11_Y22_N10
\cpu1|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~10_combout\ = (\cpu1|Selector365~2_combout\ & ((\cpu1|Selector349~6_combout\ & (!\cpu1|Add6~9\)) # (!\cpu1|Selector349~6_combout\ & (\cpu1|Add6~9\ & VCC)))) # (!\cpu1|Selector365~2_combout\ & ((\cpu1|Selector349~6_combout\ & ((\cpu1|Add6~9\) # 
-- (GND))) # (!\cpu1|Selector349~6_combout\ & (!\cpu1|Add6~9\))))
-- \cpu1|Add6~11\ = CARRY((\cpu1|Selector365~2_combout\ & (\cpu1|Selector349~6_combout\ & !\cpu1|Add6~9\)) # (!\cpu1|Selector365~2_combout\ & ((\cpu1|Selector349~6_combout\) # (!\cpu1|Add6~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector365~2_combout\,
	datab => \cpu1|Selector349~6_combout\,
	datad => VCC,
	cin => \cpu1|Add6~9\,
	combout => \cpu1|Add6~10_combout\,
	cout => \cpu1|Add6~11\);

-- Location: LCCOMB_X11_Y22_N12
\cpu1|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~12_combout\ = ((\cpu1|Selector364~2_combout\ $ (\cpu1|Selector348~6_combout\ $ (\cpu1|Add6~11\)))) # (GND)
-- \cpu1|Add6~13\ = CARRY((\cpu1|Selector364~2_combout\ & ((!\cpu1|Add6~11\) # (!\cpu1|Selector348~6_combout\))) # (!\cpu1|Selector364~2_combout\ & (!\cpu1|Selector348~6_combout\ & !\cpu1|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector364~2_combout\,
	datab => \cpu1|Selector348~6_combout\,
	datad => VCC,
	cin => \cpu1|Add6~11\,
	combout => \cpu1|Add6~12_combout\,
	cout => \cpu1|Add6~13\);

-- Location: LCCOMB_X11_Y22_N14
\cpu1|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~14_combout\ = (\cpu1|Selector347~7_combout\ & ((\cpu1|Selector363~2_combout\ & (!\cpu1|Add6~13\)) # (!\cpu1|Selector363~2_combout\ & ((\cpu1|Add6~13\) # (GND))))) # (!\cpu1|Selector347~7_combout\ & ((\cpu1|Selector363~2_combout\ & 
-- (\cpu1|Add6~13\ & VCC)) # (!\cpu1|Selector363~2_combout\ & (!\cpu1|Add6~13\))))
-- \cpu1|Add6~15\ = CARRY((\cpu1|Selector347~7_combout\ & ((!\cpu1|Add6~13\) # (!\cpu1|Selector363~2_combout\))) # (!\cpu1|Selector347~7_combout\ & (!\cpu1|Selector363~2_combout\ & !\cpu1|Add6~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~7_combout\,
	datab => \cpu1|Selector363~2_combout\,
	datad => VCC,
	cin => \cpu1|Add6~13\,
	combout => \cpu1|Add6~14_combout\,
	cout => \cpu1|Add6~15\);

-- Location: LCCOMB_X11_Y22_N16
\cpu1|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~16_combout\ = ((\cpu1|Selector346~5_combout\ $ (\cpu1|Selector362~1_combout\ $ (\cpu1|Add6~15\)))) # (GND)
-- \cpu1|Add6~17\ = CARRY((\cpu1|Selector346~5_combout\ & (\cpu1|Selector362~1_combout\ & !\cpu1|Add6~15\)) # (!\cpu1|Selector346~5_combout\ & ((\cpu1|Selector362~1_combout\) # (!\cpu1|Add6~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector346~5_combout\,
	datab => \cpu1|Selector362~1_combout\,
	datad => VCC,
	cin => \cpu1|Add6~15\,
	combout => \cpu1|Add6~16_combout\,
	cout => \cpu1|Add6~17\);

-- Location: LCCOMB_X11_Y22_N18
\cpu1|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~18_combout\ = (\cpu1|Selector345~5_combout\ & ((\cpu1|Selector361~1_combout\ & (!\cpu1|Add6~17\)) # (!\cpu1|Selector361~1_combout\ & ((\cpu1|Add6~17\) # (GND))))) # (!\cpu1|Selector345~5_combout\ & ((\cpu1|Selector361~1_combout\ & 
-- (\cpu1|Add6~17\ & VCC)) # (!\cpu1|Selector361~1_combout\ & (!\cpu1|Add6~17\))))
-- \cpu1|Add6~19\ = CARRY((\cpu1|Selector345~5_combout\ & ((!\cpu1|Add6~17\) # (!\cpu1|Selector361~1_combout\))) # (!\cpu1|Selector345~5_combout\ & (!\cpu1|Selector361~1_combout\ & !\cpu1|Add6~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector345~5_combout\,
	datab => \cpu1|Selector361~1_combout\,
	datad => VCC,
	cin => \cpu1|Add6~17\,
	combout => \cpu1|Add6~18_combout\,
	cout => \cpu1|Add6~19\);

-- Location: LCCOMB_X10_Y19_N16
\cpu1|Selector349~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector349~7_combout\ = (\cpu1|yreg\(5) & \cpu1|Mux521~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|yreg\(5),
	datad => \cpu1|Mux521~7_combout\,
	combout => \cpu1|Selector349~7_combout\);

-- Location: LCCOMB_X10_Y19_N26
\cpu1|Selector349~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector349~8_combout\ = (\cpu1|Selector349~4_combout\) # ((\cpu1|Selector349~7_combout\) # ((\cpu1|Mux522~5_combout\ & \cpu1|up\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector349~4_combout\,
	datab => \cpu1|Selector349~7_combout\,
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|up\(5),
	combout => \cpu1|Selector349~8_combout\);

-- Location: LCCOMB_X17_Y19_N14
\cpu1|Selector211~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector211~2_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (((\cpu1|pre_code[6]~1_combout\)))) # (!\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\ & ((\cpu1|Selector381~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~6_combout\,
	datab => \cpu1|ix_ctrl.pull_lo_ix~1_combout\,
	datac => \cpu1|pre_code[6]~1_combout\,
	datad => \cpu1|Selector381~7_combout\,
	combout => \cpu1|Selector211~2_combout\);

-- Location: FF_X17_Y19_N15
\cpu1|xreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector211~2_combout\,
	ena => \cpu1|xreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(6));

-- Location: LCCOMB_X16_Y15_N2
\cpu1|Selector243~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector243~2_combout\ = (\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (((\cpu1|pre_code[6]~1_combout\)))) # (!\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (\cpu1|sp_ctrl.load_sp~11_combout\ & (\cpu1|Selector381~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	datab => \cpu1|sp_ctrl.load_sp~11_combout\,
	datac => \cpu1|Selector381~7_combout\,
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|Selector243~2_combout\);

-- Location: FF_X16_Y15_N3
\cpu1|sp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector243~2_combout\,
	ena => \cpu1|sp[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(6));

-- Location: LCCOMB_X10_Y19_N28
\cpu1|Selector348~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector348~0_combout\ = (\cpu1|xreg\(6) & ((\cpu1|Mux520~8_combout\) # ((\cpu1|sp\(6) & \cpu1|Mux523~7_combout\)))) # (!\cpu1|xreg\(6) & (\cpu1|sp\(6) & (\cpu1|Mux523~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(6),
	datab => \cpu1|sp\(6),
	datac => \cpu1|Mux523~7_combout\,
	datad => \cpu1|Mux520~8_combout\,
	combout => \cpu1|Selector348~0_combout\);

-- Location: LCCOMB_X10_Y19_N0
\cpu1|Selector393~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~0_combout\ = (!\cpu1|Selector348~1_combout\ & (!\cpu1|Selector348~4_combout\ & (!\cpu1|Selector349~1_combout\ & !\cpu1|Selector348~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector348~1_combout\,
	datab => \cpu1|Selector348~4_combout\,
	datac => \cpu1|Selector349~1_combout\,
	datad => \cpu1|Selector348~5_combout\,
	combout => \cpu1|Selector393~0_combout\);

-- Location: LCCOMB_X10_Y19_N10
\cpu1|Selector393~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~1_combout\ = (!\cpu1|Selector349~8_combout\ & (!\cpu1|Selector348~0_combout\ & (!\cpu1|Selector349~0_combout\ & \cpu1|Selector393~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector349~8_combout\,
	datab => \cpu1|Selector348~0_combout\,
	datac => \cpu1|Selector349~0_combout\,
	datad => \cpu1|Selector393~0_combout\,
	combout => \cpu1|Selector393~1_combout\);

-- Location: LCCOMB_X11_Y18_N16
\cpu1|Selector350~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~3_combout\ = (\cpu1|left~1_combout\ & ((\cpu1|accb\(4)) # ((\cpu1|pc\(4) & \cpu1|Mux526~0_combout\)))) # (!\cpu1|left~1_combout\ & (\cpu1|pc\(4) & ((\cpu1|Mux526~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left~1_combout\,
	datab => \cpu1|pc\(4),
	datac => \cpu1|accb\(4),
	datad => \cpu1|Mux526~0_combout\,
	combout => \cpu1|Selector350~3_combout\);

-- Location: LCCOMB_X17_Y19_N10
\cpu1|Selector229~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector229~2_combout\ = (\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (((\cpu1|pre_code[4]~3_combout\)))) # (!\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\ & ((\cpu1|Selector383~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|iy_ctrl.load_iy~2_combout\,
	datab => \cpu1|iy_ctrl.pull_lo_iy~0_combout\,
	datac => \cpu1|pre_code[4]~3_combout\,
	datad => \cpu1|Selector383~8_combout\,
	combout => \cpu1|Selector229~2_combout\);

-- Location: FF_X17_Y19_N11
\cpu1|yreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector229~2_combout\,
	ena => \cpu1|yreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(4));

-- Location: LCCOMB_X16_Y16_N6
\cpu1|Selector262~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector262~0_combout\ = (\cpu1|up_ctrl.pull_lo_up~0_combout\ & ((\cpu1|pre_code[4]~3_combout\) # ((!\cpu1|Selector266~0_combout\ & \cpu1|Selector383~8_combout\)))) # (!\cpu1|up_ctrl.pull_lo_up~0_combout\ & (((!\cpu1|Selector266~0_combout\ & 
-- \cpu1|Selector383~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.pull_lo_up~0_combout\,
	datab => \cpu1|pre_code[4]~3_combout\,
	datac => \cpu1|Selector266~0_combout\,
	datad => \cpu1|Selector383~8_combout\,
	combout => \cpu1|Selector262~0_combout\);

-- Location: FF_X16_Y16_N7
\cpu1|up[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector262~0_combout\,
	ena => \cpu1|up[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(4));

-- Location: LCCOMB_X10_Y15_N24
\cpu1|Selector350~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~10_combout\ = (\cpu1|up\(4) & ((\cpu1|Mux522~3_combout\) # ((\cpu1|alu_ctrl.alu_st8~6_combout\ & \cpu1|Mux522~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_st8~6_combout\,
	datab => \cpu1|up\(4),
	datac => \cpu1|Mux522~4_combout\,
	datad => \cpu1|Mux522~3_combout\,
	combout => \cpu1|Selector350~10_combout\);

-- Location: LCCOMB_X10_Y15_N22
\cpu1|Selector350~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~11_combout\ = (\cpu1|Selector350~10_combout\) # ((\cpu1|Selector350~6_combout\) # ((\cpu1|yreg\(4) & \cpu1|Mux521~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(4),
	datab => \cpu1|Selector350~10_combout\,
	datac => \cpu1|Selector350~6_combout\,
	datad => \cpu1|Mux521~7_combout\,
	combout => \cpu1|Selector350~11_combout\);

-- Location: LCCOMB_X17_Y19_N0
\cpu1|Selector213~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector213~2_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (((\cpu1|pre_code[4]~3_combout\)))) # (!\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\ & ((\cpu1|Selector383~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~6_combout\,
	datab => \cpu1|ix_ctrl.pull_lo_ix~1_combout\,
	datac => \cpu1|pre_code[4]~3_combout\,
	datad => \cpu1|Selector383~8_combout\,
	combout => \cpu1|Selector213~2_combout\);

-- Location: FF_X17_Y19_N1
\cpu1|xreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector213~2_combout\,
	ena => \cpu1|xreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(4));

-- Location: LCCOMB_X16_Y15_N14
\cpu1|Selector245~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector245~2_combout\ = (\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (((\cpu1|pre_code[4]~3_combout\)))) # (!\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (\cpu1|sp_ctrl.load_sp~11_combout\ & ((\cpu1|Selector383~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	datab => \cpu1|sp_ctrl.load_sp~11_combout\,
	datac => \cpu1|pre_code[4]~3_combout\,
	datad => \cpu1|Selector383~8_combout\,
	combout => \cpu1|Selector245~2_combout\);

-- Location: FF_X16_Y15_N15
\cpu1|sp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector245~2_combout\,
	ena => \cpu1|sp[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(4));

-- Location: LCCOMB_X11_Y18_N18
\cpu1|Selector350~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~2_combout\ = (\cpu1|Mux520~8_combout\ & ((\cpu1|xreg\(4)) # ((\cpu1|sp\(4) & \cpu1|Mux523~7_combout\)))) # (!\cpu1|Mux520~8_combout\ & (((\cpu1|sp\(4) & \cpu1|Mux523~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux520~8_combout\,
	datab => \cpu1|xreg\(4),
	datac => \cpu1|sp\(4),
	datad => \cpu1|Mux523~7_combout\,
	combout => \cpu1|Selector350~2_combout\);

-- Location: LCCOMB_X11_Y18_N14
\cpu1|alu:daa_reg[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu:daa_reg[6]~0_combout\ = (!\cpu1|cc\(5) & ((\cpu1|Selector350~3_combout\) # ((\cpu1|Selector350~11_combout\) # (\cpu1|Selector350~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(5),
	datab => \cpu1|Selector350~3_combout\,
	datac => \cpu1|Selector350~11_combout\,
	datad => \cpu1|Selector350~2_combout\,
	combout => \cpu1|alu:daa_reg[6]~0_combout\);

-- Location: LCCOMB_X11_Y18_N0
\cpu1|alu:daa_reg[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu:daa_reg[6]~1_combout\ = (\cpu1|Selector351~6_combout\ & (\cpu1|alu:daa_reg[6]~0_combout\ & ((\cpu1|Selector353~6_combout\) # (\cpu1|Selector352~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector351~6_combout\,
	datab => \cpu1|Selector353~6_combout\,
	datac => \cpu1|alu:daa_reg[6]~0_combout\,
	datad => \cpu1|Selector352~6_combout\,
	combout => \cpu1|alu:daa_reg[6]~1_combout\);

-- Location: LCCOMB_X11_Y20_N0
\cpu1|alu:daa_reg[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu:daa_reg[6]~2_combout\ = (\cpu1|cc\(0)) # ((\cpu1|Selector347~7_combout\ & ((\cpu1|alu:daa_reg[6]~1_combout\) # (!\cpu1|Selector393~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector393~1_combout\,
	datab => \cpu1|cc\(0),
	datac => \cpu1|Selector347~7_combout\,
	datad => \cpu1|alu:daa_reg[6]~1_combout\,
	combout => \cpu1|alu:daa_reg[6]~2_combout\);

-- Location: LCCOMB_X11_Y18_N24
\cpu1|daa_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|daa_reg~0_combout\ = (\cpu1|cc\(5)) # ((\cpu1|Selector351~6_combout\ & ((\cpu1|Selector353~6_combout\) # (\cpu1|Selector352~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(5),
	datab => \cpu1|Selector353~6_combout\,
	datac => \cpu1|Selector351~6_combout\,
	datad => \cpu1|Selector352~6_combout\,
	combout => \cpu1|daa_reg~0_combout\);

-- Location: LCCOMB_X11_Y20_N2
\cpu1|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~0_combout\ = (\cpu1|daa_reg~0_combout\ & (\cpu1|Selector353~6_combout\ $ (VCC))) # (!\cpu1|daa_reg~0_combout\ & (\cpu1|Selector353~6_combout\ & VCC))
-- \cpu1|Add7~1\ = CARRY((\cpu1|daa_reg~0_combout\ & \cpu1|Selector353~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|daa_reg~0_combout\,
	datab => \cpu1|Selector353~6_combout\,
	datad => VCC,
	combout => \cpu1|Add7~0_combout\,
	cout => \cpu1|Add7~1\);

-- Location: LCCOMB_X11_Y20_N4
\cpu1|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~2_combout\ = (\cpu1|daa_reg~0_combout\ & ((\cpu1|Selector352~6_combout\ & (\cpu1|Add7~1\ & VCC)) # (!\cpu1|Selector352~6_combout\ & (!\cpu1|Add7~1\)))) # (!\cpu1|daa_reg~0_combout\ & ((\cpu1|Selector352~6_combout\ & (!\cpu1|Add7~1\)) # 
-- (!\cpu1|Selector352~6_combout\ & ((\cpu1|Add7~1\) # (GND)))))
-- \cpu1|Add7~3\ = CARRY((\cpu1|daa_reg~0_combout\ & (!\cpu1|Selector352~6_combout\ & !\cpu1|Add7~1\)) # (!\cpu1|daa_reg~0_combout\ & ((!\cpu1|Add7~1\) # (!\cpu1|Selector352~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|daa_reg~0_combout\,
	datab => \cpu1|Selector352~6_combout\,
	datad => VCC,
	cin => \cpu1|Add7~1\,
	combout => \cpu1|Add7~2_combout\,
	cout => \cpu1|Add7~3\);

-- Location: LCCOMB_X11_Y20_N6
\cpu1|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~4_combout\ = (\cpu1|Selector351~6_combout\ & (\cpu1|Add7~3\ $ (GND))) # (!\cpu1|Selector351~6_combout\ & (!\cpu1|Add7~3\ & VCC))
-- \cpu1|Add7~5\ = CARRY((\cpu1|Selector351~6_combout\ & !\cpu1|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector351~6_combout\,
	datad => VCC,
	cin => \cpu1|Add7~3\,
	combout => \cpu1|Add7~4_combout\,
	cout => \cpu1|Add7~5\);

-- Location: LCCOMB_X11_Y20_N8
\cpu1|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~6_combout\ = (\cpu1|Selector350~9_combout\ & (!\cpu1|Add7~5\)) # (!\cpu1|Selector350~9_combout\ & ((\cpu1|Add7~5\) # (GND)))
-- \cpu1|Add7~7\ = CARRY((!\cpu1|Add7~5\) # (!\cpu1|Selector350~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector350~9_combout\,
	datad => VCC,
	cin => \cpu1|Add7~5\,
	combout => \cpu1|Add7~6_combout\,
	cout => \cpu1|Add7~7\);

-- Location: LCCOMB_X11_Y20_N10
\cpu1|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~8_combout\ = ((\cpu1|Selector349~6_combout\ $ (\cpu1|alu:daa_reg[6]~2_combout\ $ (!\cpu1|Add7~7\)))) # (GND)
-- \cpu1|Add7~9\ = CARRY((\cpu1|Selector349~6_combout\ & ((\cpu1|alu:daa_reg[6]~2_combout\) # (!\cpu1|Add7~7\))) # (!\cpu1|Selector349~6_combout\ & (\cpu1|alu:daa_reg[6]~2_combout\ & !\cpu1|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector349~6_combout\,
	datab => \cpu1|alu:daa_reg[6]~2_combout\,
	datad => VCC,
	cin => \cpu1|Add7~7\,
	combout => \cpu1|Add7~8_combout\,
	cout => \cpu1|Add7~9\);

-- Location: LCCOMB_X11_Y20_N12
\cpu1|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~10_combout\ = (\cpu1|Selector348~6_combout\ & ((\cpu1|alu:daa_reg[6]~2_combout\ & (\cpu1|Add7~9\ & VCC)) # (!\cpu1|alu:daa_reg[6]~2_combout\ & (!\cpu1|Add7~9\)))) # (!\cpu1|Selector348~6_combout\ & ((\cpu1|alu:daa_reg[6]~2_combout\ & 
-- (!\cpu1|Add7~9\)) # (!\cpu1|alu:daa_reg[6]~2_combout\ & ((\cpu1|Add7~9\) # (GND)))))
-- \cpu1|Add7~11\ = CARRY((\cpu1|Selector348~6_combout\ & (!\cpu1|alu:daa_reg[6]~2_combout\ & !\cpu1|Add7~9\)) # (!\cpu1|Selector348~6_combout\ & ((!\cpu1|Add7~9\) # (!\cpu1|alu:daa_reg[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector348~6_combout\,
	datab => \cpu1|alu:daa_reg[6]~2_combout\,
	datad => VCC,
	cin => \cpu1|Add7~9\,
	combout => \cpu1|Add7~10_combout\,
	cout => \cpu1|Add7~11\);

-- Location: LCCOMB_X11_Y20_N14
\cpu1|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~12_combout\ = (\cpu1|Selector347~7_combout\ & (\cpu1|Add7~11\ $ (GND))) # (!\cpu1|Selector347~7_combout\ & (!\cpu1|Add7~11\ & VCC))
-- \cpu1|Add7~13\ = CARRY((\cpu1|Selector347~7_combout\ & !\cpu1|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~7_combout\,
	datad => VCC,
	cin => \cpu1|Add7~11\,
	combout => \cpu1|Add7~12_combout\,
	cout => \cpu1|Add7~13\);

-- Location: LCCOMB_X11_Y20_N16
\cpu1|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~14_combout\ = (\cpu1|Selector346~5_combout\ & (!\cpu1|Add7~13\)) # (!\cpu1|Selector346~5_combout\ & ((\cpu1|Add7~13\) # (GND)))
-- \cpu1|Add7~15\ = CARRY((!\cpu1|Add7~13\) # (!\cpu1|Selector346~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector346~5_combout\,
	datad => VCC,
	cin => \cpu1|Add7~13\,
	combout => \cpu1|Add7~14_combout\,
	cout => \cpu1|Add7~15\);

-- Location: LCCOMB_X11_Y20_N18
\cpu1|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~16_combout\ = (\cpu1|Selector345~5_combout\ & (\cpu1|Add7~15\ $ (GND))) # (!\cpu1|Selector345~5_combout\ & (!\cpu1|Add7~15\ & VCC))
-- \cpu1|Add7~17\ = CARRY((\cpu1|Selector345~5_combout\ & !\cpu1|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector345~5_combout\,
	datad => VCC,
	cin => \cpu1|Add7~15\,
	combout => \cpu1|Add7~16_combout\,
	cout => \cpu1|Add7~17\);

-- Location: LCCOMB_X11_Y19_N24
\cpu1|Selector378~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~2_combout\ = (\cpu1|alu_ctrl.alu_neg~0_combout\ & ((\cpu1|Add6~18_combout\) # ((\cpu1|alu_ctrl.alu_daa~0_combout\ & \cpu1|Add7~16_combout\)))) # (!\cpu1|alu_ctrl.alu_neg~0_combout\ & (\cpu1|alu_ctrl.alu_daa~0_combout\ & 
-- ((\cpu1|Add7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datab => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datac => \cpu1|Add6~18_combout\,
	datad => \cpu1|Add7~16_combout\,
	combout => \cpu1|Selector378~2_combout\);

-- Location: LCCOMB_X11_Y19_N10
\cpu1|Selector378~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~4_combout\ = (\cpu1|Selector378~1_combout\) # ((\cpu1|Selector378~3_combout\) # (\cpu1|Selector378~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector378~1_combout\,
	datac => \cpu1|Selector378~3_combout\,
	datad => \cpu1|Selector378~2_combout\,
	combout => \cpu1|Selector378~4_combout\);

-- Location: LCCOMB_X11_Y19_N12
\cpu1|Selector378~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector378~9_combout\ = (\cpu1|Selector378~8_combout\) # ((\cpu1|Selector378~4_combout\) # (\cpu1|Selector378~6_combout\ $ (\cpu1|Selector345~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector378~6_combout\,
	datab => \cpu1|Selector345~5_combout\,
	datac => \cpu1|Selector378~8_combout\,
	datad => \cpu1|Selector378~4_combout\,
	combout => \cpu1|Selector378~9_combout\);

-- Location: LCCOMB_X14_Y18_N24
\cpu1|Selector160~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector160~0_combout\ = (!\cpu1|Selector161~5_combout\ & ((\cpu1|WideOr79~combout\ & (\cpu1|pre_code[1]~5_combout\)) # (!\cpu1|WideOr79~combout\ & ((\cpu1|Selector378~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector161~5_combout\,
	datab => \cpu1|WideOr79~combout\,
	datac => \cpu1|pre_code[1]~5_combout\,
	datad => \cpu1|Selector378~9_combout\,
	combout => \cpu1|Selector160~0_combout\);

-- Location: LCCOMB_X14_Y18_N26
\cpu1|Selector160~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector160~1_combout\ = (\cpu1|Selector160~0_combout\) # ((\cpu1|Add0~18_combout\ & \cpu1|Selector421~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Add0~18_combout\,
	datac => \cpu1|Selector421~2_combout\,
	datad => \cpu1|Selector160~0_combout\,
	combout => \cpu1|Selector160~1_combout\);

-- Location: LCCOMB_X14_Y20_N0
\cpu1|pc[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pc[8]~11_combout\ = (!\cpu1|state.vect_lo_state~q\ & (\cpu1|WideOr78~0_combout\ & (!\cpu1|state.pulu_pcl_state~q\ & \cpu1|pc[8]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_lo_state~q\,
	datab => \cpu1|WideOr78~0_combout\,
	datac => \cpu1|state.pulu_pcl_state~q\,
	datad => \cpu1|pc[8]~9_combout\,
	combout => \cpu1|pc[8]~11_combout\);

-- Location: FF_X14_Y18_N27
\cpu1|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector160~1_combout\,
	ena => \cpu1|pc[8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(9));

-- Location: LCCOMB_X10_Y18_N10
\cpu1|Selector345~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector345~2_combout\ = (\cpu1|pc\(9) & (\cpu1|Mux572~0_combout\ & ((\cpu1|Selector594~9_combout\) # (!\cpu1|Selector614~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(9),
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|Selector614~3_combout\,
	datad => \cpu1|Selector594~9_combout\,
	combout => \cpu1|Selector345~2_combout\);

-- Location: LCCOMB_X10_Y15_N6
\cpu1|Mux524~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux524~4_combout\ = (\cpu1|Mux524~2_combout\) # ((\cpu1|Mux524~1_combout\) # ((\cpu1|up_ctrl.load_up~1_combout\ & \cpu1|Mux490~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.load_up~1_combout\,
	datab => \cpu1|Mux490~0_combout\,
	datac => \cpu1|Mux524~2_combout\,
	datad => \cpu1|Mux524~1_combout\,
	combout => \cpu1|Mux524~4_combout\);

-- Location: LCCOMB_X14_Y19_N16
\cpu1|Selector345~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector345~3_combout\ = (\cpu1|md\(9) & ((\cpu1|Mux525~0_combout\) # ((\cpu1|ea\(9) & \cpu1|left_ctrl.ea_left~2_combout\)))) # (!\cpu1|md\(9) & (\cpu1|ea\(9) & ((\cpu1|left_ctrl.ea_left~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(9),
	datab => \cpu1|ea\(9),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|left_ctrl.ea_left~2_combout\,
	combout => \cpu1|Selector345~3_combout\);

-- Location: LCCOMB_X10_Y18_N20
\cpu1|Selector345~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector345~4_combout\ = (\cpu1|Selector345~3_combout\) # ((\cpu1|acca\(1) & \cpu1|Mux524~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|acca\(1),
	datac => \cpu1|Mux524~4_combout\,
	datad => \cpu1|Selector345~3_combout\,
	combout => \cpu1|Selector345~4_combout\);

-- Location: LCCOMB_X16_Y18_N2
\cpu1|Selector240~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector240~0_combout\ = (\cpu1|Selector241~0_combout\ & (((\cpu1|pre_code[1]~5_combout\ & \cpu1|sp_ctrl.pull_hi_sp~0_combout\)))) # (!\cpu1|Selector241~0_combout\ & ((\cpu1|Selector378~9_combout\) # ((\cpu1|pre_code[1]~5_combout\ & 
-- \cpu1|sp_ctrl.pull_hi_sp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector241~0_combout\,
	datab => \cpu1|Selector378~9_combout\,
	datac => \cpu1|pre_code[1]~5_combout\,
	datad => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	combout => \cpu1|Selector240~0_combout\);

-- Location: FF_X16_Y18_N3
\cpu1|sp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector240~0_combout\,
	ena => \cpu1|sp[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(9));

-- Location: LCCOMB_X19_Y18_N28
\cpu1|Selector208~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector208~2_combout\ = (\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (\cpu1|pre_code[1]~5_combout\)) # (!\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (((\cpu1|ix_ctrl.load_ix~6_combout\ & \cpu1|Selector378~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[1]~5_combout\,
	datab => \cpu1|ix_ctrl.load_ix~6_combout\,
	datac => \cpu1|ix_ctrl.pull_hi_ix~0_combout\,
	datad => \cpu1|Selector378~9_combout\,
	combout => \cpu1|Selector208~2_combout\);

-- Location: FF_X19_Y18_N29
\cpu1|xreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector208~2_combout\,
	ena => \cpu1|xreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(9));

-- Location: LCCOMB_X10_Y18_N8
\cpu1|Selector345~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector345~0_combout\ = (\cpu1|sp\(9) & ((\cpu1|Mux523~7_combout\) # ((\cpu1|xreg\(9) & \cpu1|Mux520~8_combout\)))) # (!\cpu1|sp\(9) & (\cpu1|xreg\(9) & (\cpu1|Mux520~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(9),
	datab => \cpu1|xreg\(9),
	datac => \cpu1|Mux520~8_combout\,
	datad => \cpu1|Mux523~7_combout\,
	combout => \cpu1|Selector345~0_combout\);

-- Location: LCCOMB_X16_Y18_N16
\cpu1|Selector257~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector257~0_combout\ = (\cpu1|Selector258~0_combout\ & (((\cpu1|up_ctrl.pull_hi_up~0_combout\ & \cpu1|pre_code[1]~5_combout\)))) # (!\cpu1|Selector258~0_combout\ & ((\cpu1|Selector378~9_combout\) # ((\cpu1|up_ctrl.pull_hi_up~0_combout\ & 
-- \cpu1|pre_code[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector258~0_combout\,
	datab => \cpu1|Selector378~9_combout\,
	datac => \cpu1|up_ctrl.pull_hi_up~0_combout\,
	datad => \cpu1|pre_code[1]~5_combout\,
	combout => \cpu1|Selector257~0_combout\);

-- Location: FF_X16_Y18_N17
\cpu1|up[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector257~0_combout\,
	ena => \cpu1|up[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(9));

-- Location: LCCOMB_X12_Y16_N10
\cpu1|Selector224~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector224~2_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (((\cpu1|pre_code[1]~5_combout\)))) # (!\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (\cpu1|Selector378~9_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector378~9_combout\,
	datab => \cpu1|iy_ctrl.pull_hi_iy~1_combout\,
	datac => \cpu1|iy_ctrl.load_iy~2_combout\,
	datad => \cpu1|pre_code[1]~5_combout\,
	combout => \cpu1|Selector224~2_combout\);

-- Location: FF_X12_Y16_N11
\cpu1|yreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector224~2_combout\,
	ena => \cpu1|yreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(9));

-- Location: LCCOMB_X11_Y18_N2
\cpu1|Selector345~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector345~1_combout\ = (\cpu1|up\(9) & ((\cpu1|Mux522~5_combout\) # ((\cpu1|yreg\(9) & \cpu1|Mux521~7_combout\)))) # (!\cpu1|up\(9) & (\cpu1|yreg\(9) & ((\cpu1|Mux521~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(9),
	datab => \cpu1|yreg\(9),
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|Mux521~7_combout\,
	combout => \cpu1|Selector345~1_combout\);

-- Location: LCCOMB_X10_Y18_N30
\cpu1|Selector345~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector345~5_combout\ = (\cpu1|Selector345~2_combout\) # ((\cpu1|Selector345~4_combout\) # ((\cpu1|Selector345~0_combout\) # (\cpu1|Selector345~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector345~2_combout\,
	datab => \cpu1|Selector345~4_combout\,
	datac => \cpu1|Selector345~0_combout\,
	datad => \cpu1|Selector345~1_combout\,
	combout => \cpu1|Selector345~5_combout\);

-- Location: LCCOMB_X11_Y21_N20
\cpu1|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~20_combout\ = (\cpu1|Selector344~5_combout\ & (\cpu1|Add5~19\ $ (GND))) # (!\cpu1|Selector344~5_combout\ & (!\cpu1|Add5~19\ & VCC))
-- \cpu1|Add5~21\ = CARRY((\cpu1|Selector344~5_combout\ & !\cpu1|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector344~5_combout\,
	datad => VCC,
	cin => \cpu1|Add5~19\,
	combout => \cpu1|Add5~20_combout\,
	cout => \cpu1|Add5~21\);

-- Location: LCCOMB_X11_Y20_N20
\cpu1|Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~18_combout\ = (\cpu1|Selector344~5_combout\ & (!\cpu1|Add7~17\)) # (!\cpu1|Selector344~5_combout\ & ((\cpu1|Add7~17\) # (GND)))
-- \cpu1|Add7~19\ = CARRY((!\cpu1|Add7~17\) # (!\cpu1|Selector344~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector344~5_combout\,
	datad => VCC,
	cin => \cpu1|Add7~17\,
	combout => \cpu1|Add7~18_combout\,
	cout => \cpu1|Add7~19\);

-- Location: LCCOMB_X11_Y23_N8
\cpu1|Selector377~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector377~1_combout\ = (\cpu1|alu_ctrl.alu_daa~0_combout\ & ((\cpu1|Add7~18_combout\) # ((\cpu1|alu_ctrl.alu_abx~0_combout\ & \cpu1|Add5~20_combout\)))) # (!\cpu1|alu_ctrl.alu_daa~0_combout\ & (\cpu1|alu_ctrl.alu_abx~0_combout\ & 
-- (\cpu1|Add5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datab => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datac => \cpu1|Add5~20_combout\,
	datad => \cpu1|Add7~18_combout\,
	combout => \cpu1|Selector377~1_combout\);

-- Location: LCCOMB_X9_Y20_N6
\cpu1|Add3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~23_combout\ = (\cpu1|Selector344~5_combout\ & ((\cpu1|Selector360~1_combout\ & (!\cpu1|Add3~22\)) # (!\cpu1|Selector360~1_combout\ & (\cpu1|Add3~22\ & VCC)))) # (!\cpu1|Selector344~5_combout\ & ((\cpu1|Selector360~1_combout\ & ((\cpu1|Add3~22\) 
-- # (GND))) # (!\cpu1|Selector360~1_combout\ & (!\cpu1|Add3~22\))))
-- \cpu1|Add3~24\ = CARRY((\cpu1|Selector344~5_combout\ & (\cpu1|Selector360~1_combout\ & !\cpu1|Add3~22\)) # (!\cpu1|Selector344~5_combout\ & ((\cpu1|Selector360~1_combout\) # (!\cpu1|Add3~22\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector344~5_combout\,
	datab => \cpu1|Selector360~1_combout\,
	datad => VCC,
	cin => \cpu1|Add3~22\,
	combout => \cpu1|Add3~23_combout\,
	cout => \cpu1|Add3~24\);

-- Location: LCCOMB_X8_Y20_N6
\cpu1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~24_combout\ = (\cpu1|Selector360~1_combout\ & ((\cpu1|Selector344~5_combout\ & (\cpu1|Add1~23\ & VCC)) # (!\cpu1|Selector344~5_combout\ & (!\cpu1|Add1~23\)))) # (!\cpu1|Selector360~1_combout\ & ((\cpu1|Selector344~5_combout\ & 
-- (!\cpu1|Add1~23\)) # (!\cpu1|Selector344~5_combout\ & ((\cpu1|Add1~23\) # (GND)))))
-- \cpu1|Add1~25\ = CARRY((\cpu1|Selector360~1_combout\ & (!\cpu1|Selector344~5_combout\ & !\cpu1|Add1~23\)) # (!\cpu1|Selector360~1_combout\ & ((!\cpu1|Add1~23\) # (!\cpu1|Selector344~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector360~1_combout\,
	datab => \cpu1|Selector344~5_combout\,
	datad => VCC,
	cin => \cpu1|Add1~23\,
	combout => \cpu1|Add1~24_combout\,
	cout => \cpu1|Add1~25\);

-- Location: LCCOMB_X9_Y20_N22
\cpu1|Selector377~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector377~2_combout\ = (\cpu1|Add3~23_combout\ & ((\cpu1|WideOr17~3_combout\) # ((\cpu1|WideOr16~combout\ & \cpu1|Add1~24_combout\)))) # (!\cpu1|Add3~23_combout\ & (\cpu1|WideOr16~combout\ & (\cpu1|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add3~23_combout\,
	datab => \cpu1|WideOr16~combout\,
	datac => \cpu1|Add1~24_combout\,
	datad => \cpu1|WideOr17~3_combout\,
	combout => \cpu1|Selector377~2_combout\);

-- Location: LCCOMB_X11_Y22_N20
\cpu1|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~20_combout\ = ((\cpu1|Selector360~1_combout\ $ (\cpu1|Selector344~5_combout\ $ (\cpu1|Add6~19\)))) # (GND)
-- \cpu1|Add6~21\ = CARRY((\cpu1|Selector360~1_combout\ & ((!\cpu1|Add6~19\) # (!\cpu1|Selector344~5_combout\))) # (!\cpu1|Selector360~1_combout\ & (!\cpu1|Selector344~5_combout\ & !\cpu1|Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector360~1_combout\,
	datab => \cpu1|Selector344~5_combout\,
	datad => VCC,
	cin => \cpu1|Add6~19\,
	combout => \cpu1|Add6~20_combout\,
	cout => \cpu1|Add6~21\);

-- Location: LCCOMB_X10_Y22_N28
\cpu1|Selector377~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector377~0_combout\ = (\cpu1|alu_ctrl.alu_neg~0_combout\ & ((\cpu1|Add6~20_combout\) # ((\cpu1|WideOr18~0_combout\ & \cpu1|Selector345~5_combout\)))) # (!\cpu1|alu_ctrl.alu_neg~0_combout\ & (\cpu1|WideOr18~0_combout\ & 
-- ((\cpu1|Selector345~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datab => \cpu1|WideOr18~0_combout\,
	datac => \cpu1|Add6~20_combout\,
	datad => \cpu1|Selector345~5_combout\,
	combout => \cpu1|Selector377~0_combout\);

-- Location: LCCOMB_X11_Y23_N18
\cpu1|Selector377~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector377~3_combout\ = (\cpu1|Selector377~1_combout\) # ((\cpu1|Selector377~2_combout\) # (\cpu1|Selector377~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector377~1_combout\,
	datac => \cpu1|Selector377~2_combout\,
	datad => \cpu1|Selector377~0_combout\,
	combout => \cpu1|Selector377~3_combout\);

-- Location: LCCOMB_X11_Y23_N4
\cpu1|Selector377~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector377~7_combout\ = (\cpu1|Selector377~6_combout\) # ((\cpu1|Selector377~3_combout\) # (\cpu1|Selector377~4_combout\ $ (\cpu1|Selector344~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector377~6_combout\,
	datab => \cpu1|Selector377~4_combout\,
	datac => \cpu1|Selector344~5_combout\,
	datad => \cpu1|Selector377~3_combout\,
	combout => \cpu1|Selector377~7_combout\);

-- Location: LCCOMB_X19_Y18_N20
\cpu1|Selector207~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector207~2_combout\ = (\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (\cpuDataIn[2]~30_combout\)) # (!\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (((\cpu1|ix_ctrl.load_ix~6_combout\ & \cpu1|Selector377~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[2]~30_combout\,
	datab => \cpu1|ix_ctrl.load_ix~6_combout\,
	datac => \cpu1|Selector377~7_combout\,
	datad => \cpu1|ix_ctrl.pull_hi_ix~0_combout\,
	combout => \cpu1|Selector207~2_combout\);

-- Location: FF_X19_Y18_N21
\cpu1|xreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector207~2_combout\,
	ena => \cpu1|xreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(10));

-- Location: LCCOMB_X16_Y20_N20
\cpu1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~20_combout\ = (\cpu1|pc\(10) & (\cpu1|Add0~19\ $ (GND))) # (!\cpu1|pc\(10) & (!\cpu1|Add0~19\ & VCC))
-- \cpu1|Add0~21\ = CARRY((\cpu1|pc\(10) & !\cpu1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pc\(10),
	datad => VCC,
	cin => \cpu1|Add0~19\,
	combout => \cpu1|Add0~20_combout\,
	cout => \cpu1|Add0~21\);

-- Location: LCCOMB_X19_Y18_N12
\cpu1|Selector159~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector159~0_combout\ = (\cpu1|Add0~20_combout\ & ((\cpu1|Selector421~2_combout\) # ((\cpuDataIn[2]~30_combout\ & \cpu1|Selector161~2_combout\)))) # (!\cpu1|Add0~20_combout\ & (((\cpuDataIn[2]~30_combout\ & \cpu1|Selector161~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add0~20_combout\,
	datab => \cpu1|Selector421~2_combout\,
	datac => \cpuDataIn[2]~30_combout\,
	datad => \cpu1|Selector161~2_combout\,
	combout => \cpu1|Selector159~0_combout\);

-- Location: LCCOMB_X19_Y18_N8
\cpu1|Selector159~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector159~1_combout\ = (\cpu1|Selector159~0_combout\) # ((\cpu1|Selector161~6_combout\ & \cpu1|Selector377~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector161~6_combout\,
	datac => \cpu1|Selector377~7_combout\,
	datad => \cpu1|Selector159~0_combout\,
	combout => \cpu1|Selector159~1_combout\);

-- Location: FF_X19_Y18_N9
\cpu1|pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector159~1_combout\,
	ena => \cpu1|pc[8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(10));

-- Location: LCCOMB_X14_Y19_N20
\cpu1|Selector344~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector344~2_combout\ = (\cpu1|ea\(10) & ((\cpu1|left_ctrl.ea_left~2_combout\) # ((\cpu1|md\(10) & \cpu1|Mux525~0_combout\)))) # (!\cpu1|ea\(10) & (\cpu1|md\(10) & (\cpu1|Mux525~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(10),
	datab => \cpu1|md\(10),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|left_ctrl.ea_left~2_combout\,
	combout => \cpu1|Selector344~2_combout\);

-- Location: LCCOMB_X12_Y18_N4
\cpu1|Selector344~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector344~3_combout\ = (\cpu1|Selector344~2_combout\) # ((\cpu1|acca\(2) & \cpu1|Mux524~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|acca\(2),
	datac => \cpu1|Mux524~4_combout\,
	datad => \cpu1|Selector344~2_combout\,
	combout => \cpu1|Selector344~3_combout\);

-- Location: LCCOMB_X16_Y18_N30
\cpu1|Selector256~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector256~0_combout\ = (\cpu1|Selector258~0_combout\ & (\cpu1|up_ctrl.pull_hi_up~0_combout\ & ((\cpuDataIn[2]~30_combout\)))) # (!\cpu1|Selector258~0_combout\ & ((\cpu1|Selector377~7_combout\) # ((\cpu1|up_ctrl.pull_hi_up~0_combout\ & 
-- \cpuDataIn[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector258~0_combout\,
	datab => \cpu1|up_ctrl.pull_hi_up~0_combout\,
	datac => \cpu1|Selector377~7_combout\,
	datad => \cpuDataIn[2]~30_combout\,
	combout => \cpu1|Selector256~0_combout\);

-- Location: FF_X16_Y18_N31
\cpu1|up[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector256~0_combout\,
	ena => \cpu1|up[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(10));

-- Location: LCCOMB_X12_Y16_N16
\cpu1|Selector223~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector223~2_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (((\cpuDataIn[2]~30_combout\)))) # (!\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (\cpu1|Selector377~7_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector377~7_combout\,
	datab => \cpu1|iy_ctrl.load_iy~2_combout\,
	datac => \cpuDataIn[2]~30_combout\,
	datad => \cpu1|iy_ctrl.pull_hi_iy~1_combout\,
	combout => \cpu1|Selector223~2_combout\);

-- Location: FF_X12_Y16_N17
\cpu1|yreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector223~2_combout\,
	ena => \cpu1|yreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(10));

-- Location: LCCOMB_X12_Y18_N10
\cpu1|Selector344~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector344~1_combout\ = (\cpu1|up\(10) & ((\cpu1|Mux522~5_combout\) # ((\cpu1|yreg\(10) & \cpu1|Mux521~7_combout\)))) # (!\cpu1|up\(10) & (\cpu1|yreg\(10) & (\cpu1|Mux521~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(10),
	datab => \cpu1|yreg\(10),
	datac => \cpu1|Mux521~7_combout\,
	datad => \cpu1|Mux522~5_combout\,
	combout => \cpu1|Selector344~1_combout\);

-- Location: LCCOMB_X12_Y18_N22
\cpu1|Selector344~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector344~4_combout\ = (\cpu1|Selector344~3_combout\) # ((\cpu1|Selector344~1_combout\) # ((\cpu1|Mux526~0_combout\ & \cpu1|pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux526~0_combout\,
	datab => \cpu1|pc\(10),
	datac => \cpu1|Selector344~3_combout\,
	datad => \cpu1|Selector344~1_combout\,
	combout => \cpu1|Selector344~4_combout\);

-- Location: LCCOMB_X16_Y18_N12
\cpu1|Selector239~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector239~0_combout\ = (\cpu1|Selector241~0_combout\ & (\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & ((\cpuDataIn[2]~30_combout\)))) # (!\cpu1|Selector241~0_combout\ & ((\cpu1|Selector377~7_combout\) # ((\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & 
-- \cpuDataIn[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector241~0_combout\,
	datab => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	datac => \cpu1|Selector377~7_combout\,
	datad => \cpuDataIn[2]~30_combout\,
	combout => \cpu1|Selector239~0_combout\);

-- Location: FF_X16_Y18_N13
\cpu1|sp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector239~0_combout\,
	ena => \cpu1|sp[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(10));

-- Location: LCCOMB_X12_Y18_N20
\cpu1|Selector344~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector344~0_combout\ = (\cpu1|sp\(10) & ((\cpu1|Mux523~8_combout\) # (\cpu1|Mux523~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp\(10),
	datac => \cpu1|Mux523~8_combout\,
	datad => \cpu1|Mux523~2_combout\,
	combout => \cpu1|Selector344~0_combout\);

-- Location: LCCOMB_X12_Y18_N8
\cpu1|Selector344~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector344~5_combout\ = (\cpu1|Selector344~4_combout\) # ((\cpu1|Selector344~0_combout\) # ((\cpu1|Mux520~8_combout\ & \cpu1|xreg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux520~8_combout\,
	datab => \cpu1|xreg\(10),
	datac => \cpu1|Selector344~4_combout\,
	datad => \cpu1|Selector344~0_combout\,
	combout => \cpu1|Selector344~5_combout\);

-- Location: LCCOMB_X11_Y22_N22
\cpu1|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~22_combout\ = (\cpu1|Selector359~1_combout\ & ((\cpu1|Selector343~5_combout\ & (!\cpu1|Add6~21\)) # (!\cpu1|Selector343~5_combout\ & (\cpu1|Add6~21\ & VCC)))) # (!\cpu1|Selector359~1_combout\ & ((\cpu1|Selector343~5_combout\ & ((\cpu1|Add6~21\) 
-- # (GND))) # (!\cpu1|Selector343~5_combout\ & (!\cpu1|Add6~21\))))
-- \cpu1|Add6~23\ = CARRY((\cpu1|Selector359~1_combout\ & (\cpu1|Selector343~5_combout\ & !\cpu1|Add6~21\)) # (!\cpu1|Selector359~1_combout\ & ((\cpu1|Selector343~5_combout\) # (!\cpu1|Add6~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector359~1_combout\,
	datab => \cpu1|Selector343~5_combout\,
	datad => VCC,
	cin => \cpu1|Add6~21\,
	combout => \cpu1|Add6~22_combout\,
	cout => \cpu1|Add6~23\);

-- Location: LCCOMB_X10_Y22_N10
\cpu1|Selector376~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector376~2_combout\ = (\cpu1|alu_ctrl.alu_neg~0_combout\ & ((\cpu1|Add6~22_combout\) # ((\cpu1|WideOr18~0_combout\ & \cpu1|Selector344~5_combout\)))) # (!\cpu1|alu_ctrl.alu_neg~0_combout\ & (\cpu1|WideOr18~0_combout\ & 
-- (\cpu1|Selector344~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datab => \cpu1|WideOr18~0_combout\,
	datac => \cpu1|Selector344~5_combout\,
	datad => \cpu1|Add6~22_combout\,
	combout => \cpu1|Selector376~2_combout\);

-- Location: LCCOMB_X10_Y22_N16
\cpu1|Selector376~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector376~5_combout\ = (\cpu1|Selector376~4_combout\) # ((\cpu1|Selector376~2_combout\) # ((\cpu1|Selector387~4_combout\ & \cpu1|Selector359~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~4_combout\,
	datab => \cpu1|Selector359~1_combout\,
	datac => \cpu1|Selector376~4_combout\,
	datad => \cpu1|Selector376~2_combout\,
	combout => \cpu1|Selector376~5_combout\);

-- Location: LCCOMB_X9_Y20_N8
\cpu1|Add3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~25_combout\ = ((\cpu1|Selector343~5_combout\ $ (\cpu1|Selector359~1_combout\ $ (\cpu1|Add3~24\)))) # (GND)
-- \cpu1|Add3~26\ = CARRY((\cpu1|Selector343~5_combout\ & ((!\cpu1|Add3~24\) # (!\cpu1|Selector359~1_combout\))) # (!\cpu1|Selector343~5_combout\ & (!\cpu1|Selector359~1_combout\ & !\cpu1|Add3~24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector343~5_combout\,
	datab => \cpu1|Selector359~1_combout\,
	datad => VCC,
	cin => \cpu1|Add3~24\,
	combout => \cpu1|Add3~25_combout\,
	cout => \cpu1|Add3~26\);

-- Location: LCCOMB_X11_Y20_N22
\cpu1|Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~20_combout\ = (\cpu1|Selector343~5_combout\ & (\cpu1|Add7~19\ $ (GND))) # (!\cpu1|Selector343~5_combout\ & (!\cpu1|Add7~19\ & VCC))
-- \cpu1|Add7~21\ = CARRY((\cpu1|Selector343~5_combout\ & !\cpu1|Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector343~5_combout\,
	datad => VCC,
	cin => \cpu1|Add7~19\,
	combout => \cpu1|Add7~20_combout\,
	cout => \cpu1|Add7~21\);

-- Location: LCCOMB_X12_Y20_N8
\cpu1|Selector376~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector376~1_combout\ = (\cpu1|alu_ctrl.alu_daa~0_combout\ & ((\cpu1|Add7~20_combout\) # ((\cpu1|Add3~25_combout\ & \cpu1|WideOr17~3_combout\)))) # (!\cpu1|alu_ctrl.alu_daa~0_combout\ & (\cpu1|Add3~25_combout\ & (\cpu1|WideOr17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datab => \cpu1|Add3~25_combout\,
	datac => \cpu1|WideOr17~3_combout\,
	datad => \cpu1|Add7~20_combout\,
	combout => \cpu1|Selector376~1_combout\);

-- Location: LCCOMB_X8_Y20_N8
\cpu1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~26_combout\ = ((\cpu1|Selector343~5_combout\ $ (\cpu1|Selector359~1_combout\ $ (!\cpu1|Add1~25\)))) # (GND)
-- \cpu1|Add1~27\ = CARRY((\cpu1|Selector343~5_combout\ & ((\cpu1|Selector359~1_combout\) # (!\cpu1|Add1~25\))) # (!\cpu1|Selector343~5_combout\ & (\cpu1|Selector359~1_combout\ & !\cpu1|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector343~5_combout\,
	datab => \cpu1|Selector359~1_combout\,
	datad => VCC,
	cin => \cpu1|Add1~25\,
	combout => \cpu1|Add1~26_combout\,
	cout => \cpu1|Add1~27\);

-- Location: LCCOMB_X11_Y21_N22
\cpu1|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~22_combout\ = (\cpu1|Selector343~5_combout\ & (!\cpu1|Add5~21\)) # (!\cpu1|Selector343~5_combout\ & ((\cpu1|Add5~21\) # (GND)))
-- \cpu1|Add5~23\ = CARRY((!\cpu1|Add5~21\) # (!\cpu1|Selector343~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector343~5_combout\,
	datad => VCC,
	cin => \cpu1|Add5~21\,
	combout => \cpu1|Add5~22_combout\,
	cout => \cpu1|Add5~23\);

-- Location: LCCOMB_X12_Y20_N18
\cpu1|Selector376~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector376~0_combout\ = (\cpu1|Add1~26_combout\ & ((\cpu1|WideOr16~combout\) # ((\cpu1|alu_ctrl.alu_abx~0_combout\ & \cpu1|Add5~22_combout\)))) # (!\cpu1|Add1~26_combout\ & (((\cpu1|alu_ctrl.alu_abx~0_combout\ & \cpu1|Add5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add1~26_combout\,
	datab => \cpu1|WideOr16~combout\,
	datac => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datad => \cpu1|Add5~22_combout\,
	combout => \cpu1|Selector376~0_combout\);

-- Location: LCCOMB_X12_Y20_N30
\cpu1|Selector376~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector376~6_combout\ = (\cpu1|Selector378~5_combout\) # ((\cpu1|Selector376~5_combout\) # ((\cpu1|Selector376~1_combout\) # (\cpu1|Selector376~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector378~5_combout\,
	datab => \cpu1|Selector376~5_combout\,
	datac => \cpu1|Selector376~1_combout\,
	datad => \cpu1|Selector376~0_combout\,
	combout => \cpu1|Selector376~6_combout\);

-- Location: LCCOMB_X19_Y18_N18
\cpu1|Selector206~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector206~2_combout\ = (\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (\cpu1|pre_code[3]~4_combout\)) # (!\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (((\cpu1|ix_ctrl.load_ix~6_combout\ & \cpu1|Selector376~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[3]~4_combout\,
	datab => \cpu1|ix_ctrl.load_ix~6_combout\,
	datac => \cpu1|ix_ctrl.pull_hi_ix~0_combout\,
	datad => \cpu1|Selector376~6_combout\,
	combout => \cpu1|Selector206~2_combout\);

-- Location: FF_X19_Y18_N19
\cpu1|xreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector206~2_combout\,
	ena => \cpu1|xreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(11));

-- Location: LCCOMB_X16_Y18_N24
\cpu1|Selector238~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector238~0_combout\ = (\cpu1|Selector241~0_combout\ & (\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & ((\cpu1|pre_code[3]~4_combout\)))) # (!\cpu1|Selector241~0_combout\ & ((\cpu1|Selector376~6_combout\) # ((\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & 
-- \cpu1|pre_code[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector241~0_combout\,
	datab => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	datac => \cpu1|Selector376~6_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector238~0_combout\);

-- Location: FF_X16_Y18_N25
\cpu1|sp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector238~0_combout\,
	ena => \cpu1|sp[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(11));

-- Location: LCCOMB_X12_Y18_N30
\cpu1|Selector343~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector343~0_combout\ = (\cpu1|sp\(11) & ((\cpu1|Mux523~8_combout\) # (\cpu1|Mux523~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|sp\(11),
	datac => \cpu1|Mux523~8_combout\,
	datad => \cpu1|Mux523~2_combout\,
	combout => \cpu1|Selector343~0_combout\);

-- Location: LCCOMB_X16_Y20_N22
\cpu1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~22_combout\ = (\cpu1|pc\(11) & (!\cpu1|Add0~21\)) # (!\cpu1|pc\(11) & ((\cpu1|Add0~21\) # (GND)))
-- \cpu1|Add0~23\ = CARRY((!\cpu1|Add0~21\) # (!\cpu1|pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(11),
	datad => VCC,
	cin => \cpu1|Add0~21\,
	combout => \cpu1|Add0~22_combout\,
	cout => \cpu1|Add0~23\);

-- Location: LCCOMB_X14_Y18_N18
\cpu1|Selector158~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector158~0_combout\ = (!\cpu1|Selector161~5_combout\ & ((\cpu1|WideOr79~combout\ & ((\cpu1|pre_code[3]~4_combout\))) # (!\cpu1|WideOr79~combout\ & (\cpu1|Selector376~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector161~5_combout\,
	datab => \cpu1|WideOr79~combout\,
	datac => \cpu1|Selector376~6_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector158~0_combout\);

-- Location: LCCOMB_X14_Y18_N22
\cpu1|Selector158~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector158~1_combout\ = (\cpu1|Selector158~0_combout\) # ((\cpu1|Add0~22_combout\ & \cpu1|Selector421~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Add0~22_combout\,
	datac => \cpu1|Selector421~2_combout\,
	datad => \cpu1|Selector158~0_combout\,
	combout => \cpu1|Selector158~1_combout\);

-- Location: FF_X14_Y18_N23
\cpu1|pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector158~1_combout\,
	ena => \cpu1|pc[8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(11));

-- Location: LCCOMB_X14_Y19_N30
\cpu1|Selector343~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector343~2_combout\ = (\cpu1|md\(11) & ((\cpu1|Mux525~0_combout\) # ((\cpu1|ea\(11) & \cpu1|left_ctrl.ea_left~2_combout\)))) # (!\cpu1|md\(11) & (\cpu1|ea\(11) & ((\cpu1|left_ctrl.ea_left~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(11),
	datab => \cpu1|ea\(11),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|left_ctrl.ea_left~2_combout\,
	combout => \cpu1|Selector343~2_combout\);

-- Location: LCCOMB_X12_Y18_N26
\cpu1|Selector343~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector343~3_combout\ = (\cpu1|Selector343~2_combout\) # ((\cpu1|Mux524~4_combout\ & \cpu1|acca\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector343~2_combout\,
	datac => \cpu1|Mux524~4_combout\,
	datad => \cpu1|acca\(3),
	combout => \cpu1|Selector343~3_combout\);

-- Location: LCCOMB_X12_Y16_N18
\cpu1|Selector222~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector222~2_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (((\cpu1|pre_code[3]~4_combout\)))) # (!\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (\cpu1|Selector376~6_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector376~6_combout\,
	datab => \cpu1|iy_ctrl.pull_hi_iy~1_combout\,
	datac => \cpu1|iy_ctrl.load_iy~2_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector222~2_combout\);

-- Location: FF_X12_Y16_N19
\cpu1|yreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector222~2_combout\,
	ena => \cpu1|yreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(11));

-- Location: LCCOMB_X16_Y18_N8
\cpu1|Selector255~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector255~0_combout\ = (\cpu1|Selector258~0_combout\ & (\cpu1|up_ctrl.pull_hi_up~0_combout\ & ((\cpu1|pre_code[3]~4_combout\)))) # (!\cpu1|Selector258~0_combout\ & ((\cpu1|Selector376~6_combout\) # ((\cpu1|up_ctrl.pull_hi_up~0_combout\ & 
-- \cpu1|pre_code[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector258~0_combout\,
	datab => \cpu1|up_ctrl.pull_hi_up~0_combout\,
	datac => \cpu1|Selector376~6_combout\,
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector255~0_combout\);

-- Location: FF_X16_Y18_N9
\cpu1|up[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector255~0_combout\,
	ena => \cpu1|up[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(11));

-- Location: LCCOMB_X12_Y18_N24
\cpu1|Selector343~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector343~1_combout\ = (\cpu1|yreg\(11) & ((\cpu1|Mux521~7_combout\) # ((\cpu1|up\(11) & \cpu1|Mux522~5_combout\)))) # (!\cpu1|yreg\(11) & (\cpu1|up\(11) & ((\cpu1|Mux522~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(11),
	datab => \cpu1|up\(11),
	datac => \cpu1|Mux521~7_combout\,
	datad => \cpu1|Mux522~5_combout\,
	combout => \cpu1|Selector343~1_combout\);

-- Location: LCCOMB_X12_Y18_N12
\cpu1|Selector343~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector343~4_combout\ = (\cpu1|Selector343~3_combout\) # ((\cpu1|Selector343~1_combout\) # ((\cpu1|Mux526~0_combout\ & \cpu1|pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux526~0_combout\,
	datab => \cpu1|pc\(11),
	datac => \cpu1|Selector343~3_combout\,
	datad => \cpu1|Selector343~1_combout\,
	combout => \cpu1|Selector343~4_combout\);

-- Location: LCCOMB_X12_Y18_N14
\cpu1|Selector343~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector343~5_combout\ = (\cpu1|Selector343~0_combout\) # ((\cpu1|Selector343~4_combout\) # ((\cpu1|Mux520~8_combout\ & \cpu1|xreg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux520~8_combout\,
	datab => \cpu1|xreg\(11),
	datac => \cpu1|Selector343~0_combout\,
	datad => \cpu1|Selector343~4_combout\,
	combout => \cpu1|Selector343~5_combout\);

-- Location: LCCOMB_X11_Y21_N24
\cpu1|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~24_combout\ = (\cpu1|Selector342~5_combout\ & (\cpu1|Add5~23\ $ (GND))) # (!\cpu1|Selector342~5_combout\ & (!\cpu1|Add5~23\ & VCC))
-- \cpu1|Add5~25\ = CARRY((\cpu1|Selector342~5_combout\ & !\cpu1|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector342~5_combout\,
	datad => VCC,
	cin => \cpu1|Add5~23\,
	combout => \cpu1|Add5~24_combout\,
	cout => \cpu1|Add5~25\);

-- Location: LCCOMB_X15_Y19_N30
\cpu1|Selector358~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector358~0_combout\ = (\cpu1|Mux535~6_combout\ & ((\cpu1|md\(12)) # ((\cpu1|acca\(4) & \cpu1|right_ctrl.accd_right~3_combout\)))) # (!\cpu1|Mux535~6_combout\ & (((\cpu1|acca\(4) & \cpu1|right_ctrl.accd_right~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux535~6_combout\,
	datab => \cpu1|md\(12),
	datac => \cpu1|acca\(4),
	datad => \cpu1|right_ctrl.accd_right~3_combout\,
	combout => \cpu1|Selector358~0_combout\);

-- Location: LCCOMB_X10_Y16_N16
\cpu1|Selector294~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector294~0_combout\ = (\cpu1|WideOr56~1_combout\ & (\cpu1|dp[0]~2_combout\ & ((\cpu1|Selector383~8_combout\)))) # (!\cpu1|WideOr56~1_combout\ & (((\cpu1|pre_code[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr56~1_combout\,
	datab => \cpu1|dp[0]~2_combout\,
	datac => \cpu1|pre_code[4]~3_combout\,
	datad => \cpu1|Selector383~8_combout\,
	combout => \cpu1|Selector294~0_combout\);

-- Location: FF_X10_Y16_N17
\cpu1|dp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector294~0_combout\,
	ena => \cpu1|dp[5]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|dp\(4));

-- Location: LCCOMB_X15_Y15_N22
\cpu1|Selector173~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector173~0_combout\ = (\cpu1|state.extended_state~q\ & (\cpu1|ea\(4))) # (!\cpu1|state.extended_state~q\ & ((\cpu1|dp\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(4),
	datac => \cpu1|dp\(4),
	datad => \cpu1|state.extended_state~q\,
	combout => \cpu1|Selector173~0_combout\);

-- Location: LCCOMB_X15_Y18_N0
\cpu1|Selector173~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector173~1_combout\ = (\cpu1|Selector375~8_combout\ & ((\cpu1|Selector423~0_combout\) # ((\cpu1|Selector173~0_combout\ & !\cpu1|Selector185~0_combout\)))) # (!\cpu1|Selector375~8_combout\ & (((\cpu1|Selector173~0_combout\ & 
-- !\cpu1|Selector185~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector375~8_combout\,
	datab => \cpu1|Selector423~0_combout\,
	datac => \cpu1|Selector173~0_combout\,
	datad => \cpu1|Selector185~0_combout\,
	combout => \cpu1|Selector173~1_combout\);

-- Location: FF_X15_Y18_N1
\cpu1|ea[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector173~1_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(12));

-- Location: LCCOMB_X15_Y19_N0
\cpu1|Selector358~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector358~1_combout\ = (\cpu1|Selector358~0_combout\) # (((\cpu1|ea\(12) & \cpu1|right_ctrl.ea_right~0_combout\)) # (!\cpu1|Selector356~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector358~0_combout\,
	datab => \cpu1|ea\(12),
	datac => \cpu1|Selector356~0_combout\,
	datad => \cpu1|right_ctrl.ea_right~0_combout\,
	combout => \cpu1|Selector358~1_combout\);

-- Location: LCCOMB_X11_Y22_N24
\cpu1|Add6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~24_combout\ = ((\cpu1|Selector342~5_combout\ $ (\cpu1|Selector358~1_combout\ $ (\cpu1|Add6~23\)))) # (GND)
-- \cpu1|Add6~25\ = CARRY((\cpu1|Selector342~5_combout\ & (\cpu1|Selector358~1_combout\ & !\cpu1|Add6~23\)) # (!\cpu1|Selector342~5_combout\ & ((\cpu1|Selector358~1_combout\) # (!\cpu1|Add6~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector342~5_combout\,
	datab => \cpu1|Selector358~1_combout\,
	datad => VCC,
	cin => \cpu1|Add6~23\,
	combout => \cpu1|Add6~24_combout\,
	cout => \cpu1|Add6~25\);

-- Location: LCCOMB_X10_Y20_N6
\cpu1|Selector375~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector375~2_combout\ = (\cpu1|Add5~24_combout\ & ((\cpu1|alu_ctrl.alu_abx~0_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~24_combout\)))) # (!\cpu1|Add5~24_combout\ & (\cpu1|alu_ctrl.alu_neg~0_combout\ & (\cpu1|Add6~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add5~24_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|Add6~24_combout\,
	datad => \cpu1|alu_ctrl.alu_abx~0_combout\,
	combout => \cpu1|Selector375~2_combout\);

-- Location: LCCOMB_X10_Y21_N12
\cpu1|Selector375~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector375~5_combout\ = (\cpu1|Selector342~5_combout\ & ((\cpu1|Selector358~1_combout\ & ((\cpu1|alu_ctrl.alu_and~0_combout\))) # (!\cpu1|Selector358~1_combout\ & (\cpu1|alu_ctrl.alu_eor~2_combout\)))) # (!\cpu1|Selector342~5_combout\ & 
-- (\cpu1|alu_ctrl.alu_eor~2_combout\ & ((\cpu1|Selector358~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector342~5_combout\,
	datab => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|Selector358~1_combout\,
	combout => \cpu1|Selector375~5_combout\);

-- Location: LCCOMB_X7_Y20_N16
\cpu1|Selector375~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector375~9_combout\ = (\cpu1|Selector342~5_combout\ & (((!\cpu1|WideOr23~9_combout\)) # (!\cpu1|Selector387~2_combout\))) # (!\cpu1|Selector342~5_combout\ & (((\cpu1|alu_ctrl.alu_com~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~2_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|WideOr23~9_combout\,
	datad => \cpu1|Selector342~5_combout\,
	combout => \cpu1|Selector375~9_combout\);

-- Location: LCCOMB_X11_Y20_N24
\cpu1|Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~22_combout\ = (\cpu1|Selector342~5_combout\ & (!\cpu1|Add7~21\)) # (!\cpu1|Selector342~5_combout\ & ((\cpu1|Add7~21\) # (GND)))
-- \cpu1|Add7~23\ = CARRY((!\cpu1|Add7~21\) # (!\cpu1|Selector342~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector342~5_combout\,
	datad => VCC,
	cin => \cpu1|Add7~21\,
	combout => \cpu1|Add7~22_combout\,
	cout => \cpu1|Add7~23\);

-- Location: LCCOMB_X10_Y20_N18
\cpu1|Selector375~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector375~6_combout\ = (\cpu1|Selector375~5_combout\) # ((\cpu1|Selector375~9_combout\) # ((\cpu1|alu_ctrl.alu_daa~0_combout\ & \cpu1|Add7~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datab => \cpu1|Selector375~5_combout\,
	datac => \cpu1|Selector375~9_combout\,
	datad => \cpu1|Add7~22_combout\,
	combout => \cpu1|Selector375~6_combout\);

-- Location: LCCOMB_X9_Y20_N10
\cpu1|Add3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~27_combout\ = (\cpu1|Selector342~5_combout\ & ((\cpu1|Selector358~1_combout\ & (!\cpu1|Add3~26\)) # (!\cpu1|Selector358~1_combout\ & (\cpu1|Add3~26\ & VCC)))) # (!\cpu1|Selector342~5_combout\ & ((\cpu1|Selector358~1_combout\ & ((\cpu1|Add3~26\) 
-- # (GND))) # (!\cpu1|Selector358~1_combout\ & (!\cpu1|Add3~26\))))
-- \cpu1|Add3~28\ = CARRY((\cpu1|Selector342~5_combout\ & (\cpu1|Selector358~1_combout\ & !\cpu1|Add3~26\)) # (!\cpu1|Selector342~5_combout\ & ((\cpu1|Selector358~1_combout\) # (!\cpu1|Add3~26\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector342~5_combout\,
	datab => \cpu1|Selector358~1_combout\,
	datad => VCC,
	cin => \cpu1|Add3~26\,
	combout => \cpu1|Add3~27_combout\,
	cout => \cpu1|Add3~28\);

-- Location: LCCOMB_X9_Y20_N24
\cpu1|Selector375~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector375~3_combout\ = (\cpu1|Add3~27_combout\ & ((\cpu1|WideOr17~3_combout\) # ((\cpu1|Selector358~1_combout\ & \cpu1|Selector387~4_combout\)))) # (!\cpu1|Add3~27_combout\ & (((\cpu1|Selector358~1_combout\ & \cpu1|Selector387~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add3~27_combout\,
	datab => \cpu1|WideOr17~3_combout\,
	datac => \cpu1|Selector358~1_combout\,
	datad => \cpu1|Selector387~4_combout\,
	combout => \cpu1|Selector375~3_combout\);

-- Location: LCCOMB_X10_Y20_N4
\cpu1|Selector375~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector375~4_combout\ = (\cpu1|Selector378~5_combout\) # ((\cpu1|Selector375~3_combout\) # ((\cpu1|Selector343~5_combout\ & \cpu1|WideOr18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector343~5_combout\,
	datab => \cpu1|WideOr18~0_combout\,
	datac => \cpu1|Selector378~5_combout\,
	datad => \cpu1|Selector375~3_combout\,
	combout => \cpu1|Selector375~4_combout\);

-- Location: LCCOMB_X8_Y20_N10
\cpu1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~28_combout\ = (\cpu1|Selector342~5_combout\ & ((\cpu1|Selector358~1_combout\ & (\cpu1|Add1~27\ & VCC)) # (!\cpu1|Selector358~1_combout\ & (!\cpu1|Add1~27\)))) # (!\cpu1|Selector342~5_combout\ & ((\cpu1|Selector358~1_combout\ & 
-- (!\cpu1|Add1~27\)) # (!\cpu1|Selector358~1_combout\ & ((\cpu1|Add1~27\) # (GND)))))
-- \cpu1|Add1~29\ = CARRY((\cpu1|Selector342~5_combout\ & (!\cpu1|Selector358~1_combout\ & !\cpu1|Add1~27\)) # (!\cpu1|Selector342~5_combout\ & ((!\cpu1|Add1~27\) # (!\cpu1|Selector358~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector342~5_combout\,
	datab => \cpu1|Selector358~1_combout\,
	datad => VCC,
	cin => \cpu1|Add1~27\,
	combout => \cpu1|Add1~28_combout\,
	cout => \cpu1|Add1~29\);

-- Location: LCCOMB_X10_Y20_N0
\cpu1|Selector375~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector375~7_combout\ = (\cpu1|Add1~28_combout\ & ((\cpu1|WideOr16~2_combout\) # ((\cpu1|alu_ctrl.alu_inc~0_combout\) # (\cpu1|Mux540~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr16~2_combout\,
	datab => \cpu1|alu_ctrl.alu_inc~0_combout\,
	datac => \cpu1|Mux540~0_combout\,
	datad => \cpu1|Add1~28_combout\,
	combout => \cpu1|Selector375~7_combout\);

-- Location: LCCOMB_X10_Y20_N14
\cpu1|Selector375~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector375~8_combout\ = (\cpu1|Selector375~2_combout\) # ((\cpu1|Selector375~6_combout\) # ((\cpu1|Selector375~4_combout\) # (\cpu1|Selector375~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector375~2_combout\,
	datab => \cpu1|Selector375~6_combout\,
	datac => \cpu1|Selector375~4_combout\,
	datad => \cpu1|Selector375~7_combout\,
	combout => \cpu1|Selector375~8_combout\);

-- Location: LCCOMB_X12_Y16_N14
\cpu1|Selector221~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector221~2_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (\cpu1|pre_code[4]~3_combout\)) # (!\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (((\cpu1|Selector375~8_combout\ & \cpu1|iy_ctrl.load_iy~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[4]~3_combout\,
	datab => \cpu1|Selector375~8_combout\,
	datac => \cpu1|iy_ctrl.load_iy~2_combout\,
	datad => \cpu1|iy_ctrl.pull_hi_iy~1_combout\,
	combout => \cpu1|Selector221~2_combout\);

-- Location: FF_X12_Y16_N15
\cpu1|yreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector221~2_combout\,
	ena => \cpu1|yreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(12));

-- Location: LCCOMB_X16_Y18_N4
\cpu1|Selector254~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector254~0_combout\ = (\cpu1|Selector258~0_combout\ & (\cpu1|up_ctrl.pull_hi_up~0_combout\ & (\cpu1|pre_code[4]~3_combout\))) # (!\cpu1|Selector258~0_combout\ & ((\cpu1|Selector375~8_combout\) # ((\cpu1|up_ctrl.pull_hi_up~0_combout\ & 
-- \cpu1|pre_code[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector258~0_combout\,
	datab => \cpu1|up_ctrl.pull_hi_up~0_combout\,
	datac => \cpu1|pre_code[4]~3_combout\,
	datad => \cpu1|Selector375~8_combout\,
	combout => \cpu1|Selector254~0_combout\);

-- Location: FF_X16_Y18_N5
\cpu1|up[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector254~0_combout\,
	ena => \cpu1|up[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(12));

-- Location: LCCOMB_X10_Y18_N26
\cpu1|Selector342~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector342~1_combout\ = (\cpu1|yreg\(12) & ((\cpu1|Mux521~7_combout\) # ((\cpu1|Mux522~5_combout\ & \cpu1|up\(12))))) # (!\cpu1|yreg\(12) & (((\cpu1|Mux522~5_combout\ & \cpu1|up\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(12),
	datab => \cpu1|Mux521~7_combout\,
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|up\(12),
	combout => \cpu1|Selector342~1_combout\);

-- Location: LCCOMB_X16_Y18_N6
\cpu1|Selector237~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector237~0_combout\ = (\cpu1|Selector241~0_combout\ & (\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & (\cpu1|pre_code[4]~3_combout\))) # (!\cpu1|Selector241~0_combout\ & ((\cpu1|Selector375~8_combout\) # ((\cpu1|sp_ctrl.pull_hi_sp~0_combout\ & 
-- \cpu1|pre_code[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector241~0_combout\,
	datab => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	datac => \cpu1|pre_code[4]~3_combout\,
	datad => \cpu1|Selector375~8_combout\,
	combout => \cpu1|Selector237~0_combout\);

-- Location: FF_X16_Y18_N7
\cpu1|sp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector237~0_combout\,
	ena => \cpu1|sp[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(12));

-- Location: LCCOMB_X19_Y18_N22
\cpu1|Selector205~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector205~2_combout\ = (\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (\cpu1|pre_code[4]~3_combout\)) # (!\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (((\cpu1|ix_ctrl.load_ix~6_combout\ & \cpu1|Selector375~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[4]~3_combout\,
	datab => \cpu1|ix_ctrl.load_ix~6_combout\,
	datac => \cpu1|ix_ctrl.pull_hi_ix~0_combout\,
	datad => \cpu1|Selector375~8_combout\,
	combout => \cpu1|Selector205~2_combout\);

-- Location: FF_X19_Y18_N23
\cpu1|xreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector205~2_combout\,
	ena => \cpu1|xreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(12));

-- Location: LCCOMB_X10_Y18_N16
\cpu1|Selector342~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector342~0_combout\ = (\cpu1|sp\(12) & ((\cpu1|Mux523~7_combout\) # ((\cpu1|xreg\(12) & \cpu1|Mux520~8_combout\)))) # (!\cpu1|sp\(12) & (\cpu1|xreg\(12) & (\cpu1|Mux520~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(12),
	datab => \cpu1|xreg\(12),
	datac => \cpu1|Mux520~8_combout\,
	datad => \cpu1|Mux523~7_combout\,
	combout => \cpu1|Selector342~0_combout\);

-- Location: LCCOMB_X15_Y18_N12
\cpu1|Selector342~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector342~3_combout\ = (\cpu1|md\(12) & ((\cpu1|Mux525~0_combout\) # ((\cpu1|ea\(12) & \cpu1|left_ctrl.ea_left~2_combout\)))) # (!\cpu1|md\(12) & (\cpu1|ea\(12) & (\cpu1|left_ctrl.ea_left~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(12),
	datab => \cpu1|ea\(12),
	datac => \cpu1|left_ctrl.ea_left~2_combout\,
	datad => \cpu1|Mux525~0_combout\,
	combout => \cpu1|Selector342~3_combout\);

-- Location: LCCOMB_X10_Y18_N14
\cpu1|Selector342~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector342~4_combout\ = (\cpu1|Selector342~3_combout\) # ((\cpu1|Mux524~4_combout\ & \cpu1|acca\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux524~4_combout\,
	datac => \cpu1|acca\(4),
	datad => \cpu1|Selector342~3_combout\,
	combout => \cpu1|Selector342~4_combout\);

-- Location: LCCOMB_X16_Y20_N24
\cpu1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~24_combout\ = (\cpu1|pc\(12) & (\cpu1|Add0~23\ $ (GND))) # (!\cpu1|pc\(12) & (!\cpu1|Add0~23\ & VCC))
-- \cpu1|Add0~25\ = CARRY((\cpu1|pc\(12) & !\cpu1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(12),
	datad => VCC,
	cin => \cpu1|Add0~23\,
	combout => \cpu1|Add0~24_combout\,
	cout => \cpu1|Add0~25\);

-- Location: LCCOMB_X16_Y17_N8
\cpu1|Selector157~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector157~0_combout\ = (\cpu1|Selector161~2_combout\ & ((\cpu1|pre_code[4]~3_combout\) # ((\cpu1|Selector421~2_combout\ & \cpu1|Add0~24_combout\)))) # (!\cpu1|Selector161~2_combout\ & (\cpu1|Selector421~2_combout\ & (\cpu1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector161~2_combout\,
	datab => \cpu1|Selector421~2_combout\,
	datac => \cpu1|Add0~24_combout\,
	datad => \cpu1|pre_code[4]~3_combout\,
	combout => \cpu1|Selector157~0_combout\);

-- Location: LCCOMB_X15_Y17_N16
\cpu1|Selector157~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector157~1_combout\ = (\cpu1|Selector157~0_combout\) # ((\cpu1|Selector375~8_combout\ & \cpu1|Selector161~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector375~8_combout\,
	datac => \cpu1|Selector157~0_combout\,
	datad => \cpu1|Selector161~6_combout\,
	combout => \cpu1|Selector157~1_combout\);

-- Location: FF_X15_Y17_N17
\cpu1|pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector157~1_combout\,
	ena => \cpu1|pc[8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(12));

-- Location: LCCOMB_X10_Y18_N28
\cpu1|Selector342~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector342~2_combout\ = (\cpu1|pc\(12) & (\cpu1|Mux572~0_combout\ & ((\cpu1|Selector594~9_combout\) # (!\cpu1|Selector614~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector594~9_combout\,
	datab => \cpu1|pc\(12),
	datac => \cpu1|Selector614~3_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|Selector342~2_combout\);

-- Location: LCCOMB_X10_Y18_N24
\cpu1|Selector342~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector342~5_combout\ = (\cpu1|Selector342~1_combout\) # ((\cpu1|Selector342~0_combout\) # ((\cpu1|Selector342~4_combout\) # (\cpu1|Selector342~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector342~1_combout\,
	datab => \cpu1|Selector342~0_combout\,
	datac => \cpu1|Selector342~4_combout\,
	datad => \cpu1|Selector342~2_combout\,
	combout => \cpu1|Selector342~5_combout\);

-- Location: LCCOMB_X9_Y20_N12
\cpu1|Add3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~29_combout\ = ((\cpu1|Selector357~1_combout\ $ (\cpu1|Selector341~5_combout\ $ (\cpu1|Add3~28\)))) # (GND)
-- \cpu1|Add3~30\ = CARRY((\cpu1|Selector357~1_combout\ & (\cpu1|Selector341~5_combout\ & !\cpu1|Add3~28\)) # (!\cpu1|Selector357~1_combout\ & ((\cpu1|Selector341~5_combout\) # (!\cpu1|Add3~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector357~1_combout\,
	datab => \cpu1|Selector341~5_combout\,
	datad => VCC,
	cin => \cpu1|Add3~28\,
	combout => \cpu1|Add3~29_combout\,
	cout => \cpu1|Add3~30\);

-- Location: LCCOMB_X9_Y20_N26
\cpu1|Selector374~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector374~8_combout\ = (\cpu1|WideOr17~3_combout\ & \cpu1|Add3~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|WideOr17~3_combout\,
	datad => \cpu1|Add3~29_combout\,
	combout => \cpu1|Selector374~8_combout\);

-- Location: LCCOMB_X7_Y20_N14
\cpu1|Selector374~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector374~10_combout\ = (\cpu1|Selector341~5_combout\ & (((!\cpu1|Selector387~2_combout\)) # (!\cpu1|WideOr23~9_combout\))) # (!\cpu1|Selector341~5_combout\ & (((\cpu1|alu_ctrl.alu_com~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr23~9_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector341~5_combout\,
	datad => \cpu1|Selector387~2_combout\,
	combout => \cpu1|Selector374~10_combout\);

-- Location: LCCOMB_X11_Y22_N26
\cpu1|Add6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~26_combout\ = (\cpu1|Selector357~1_combout\ & ((\cpu1|Selector341~5_combout\ & (!\cpu1|Add6~25\)) # (!\cpu1|Selector341~5_combout\ & (\cpu1|Add6~25\ & VCC)))) # (!\cpu1|Selector357~1_combout\ & ((\cpu1|Selector341~5_combout\ & ((\cpu1|Add6~25\) 
-- # (GND))) # (!\cpu1|Selector341~5_combout\ & (!\cpu1|Add6~25\))))
-- \cpu1|Add6~27\ = CARRY((\cpu1|Selector357~1_combout\ & (\cpu1|Selector341~5_combout\ & !\cpu1|Add6~25\)) # (!\cpu1|Selector357~1_combout\ & ((\cpu1|Selector341~5_combout\) # (!\cpu1|Add6~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector357~1_combout\,
	datab => \cpu1|Selector341~5_combout\,
	datad => VCC,
	cin => \cpu1|Add6~25\,
	combout => \cpu1|Add6~26_combout\,
	cout => \cpu1|Add6~27\);

-- Location: LCCOMB_X8_Y20_N26
\cpu1|Selector374~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector374~5_combout\ = (\cpu1|Selector341~5_combout\ & ((\cpu1|Selector357~1_combout\ & (\cpu1|alu_ctrl.alu_and~0_combout\)) # (!\cpu1|Selector357~1_combout\ & ((\cpu1|alu_ctrl.alu_eor~2_combout\))))) # (!\cpu1|Selector341~5_combout\ & 
-- (((\cpu1|Selector357~1_combout\ & \cpu1|alu_ctrl.alu_eor~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_and~0_combout\,
	datab => \cpu1|Selector341~5_combout\,
	datac => \cpu1|Selector357~1_combout\,
	datad => \cpu1|alu_ctrl.alu_eor~2_combout\,
	combout => \cpu1|Selector374~5_combout\);

-- Location: LCCOMB_X10_Y20_N20
\cpu1|Selector374~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector374~6_combout\ = (\cpu1|Selector374~10_combout\) # ((\cpu1|Selector374~5_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector374~10_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|Add6~26_combout\,
	datad => \cpu1|Selector374~5_combout\,
	combout => \cpu1|Selector374~6_combout\);

-- Location: LCCOMB_X11_Y21_N26
\cpu1|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~26_combout\ = (\cpu1|Selector341~5_combout\ & (!\cpu1|Add5~25\)) # (!\cpu1|Selector341~5_combout\ & ((\cpu1|Add5~25\) # (GND)))
-- \cpu1|Add5~27\ = CARRY((!\cpu1|Add5~25\) # (!\cpu1|Selector341~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector341~5_combout\,
	datad => VCC,
	cin => \cpu1|Add5~25\,
	combout => \cpu1|Add5~26_combout\,
	cout => \cpu1|Add5~27\);

-- Location: LCCOMB_X10_Y20_N8
\cpu1|Selector374~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector374~3_combout\ = (\cpu1|WideOr18~0_combout\ & \cpu1|Selector342~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|WideOr18~0_combout\,
	datad => \cpu1|Selector342~5_combout\,
	combout => \cpu1|Selector374~3_combout\);

-- Location: LCCOMB_X10_Y23_N26
\cpu1|Selector374~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector374~2_combout\ = (\cpu1|Selector378~5_combout\) # ((\cpu1|Selector357~1_combout\ & ((\cpu1|Selector387~3_combout\) # (!\cpu1|WideOr23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector378~5_combout\,
	datab => \cpu1|WideOr23~4_combout\,
	datac => \cpu1|Selector387~3_combout\,
	datad => \cpu1|Selector357~1_combout\,
	combout => \cpu1|Selector374~2_combout\);

-- Location: LCCOMB_X10_Y20_N26
\cpu1|Selector374~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector374~4_combout\ = (\cpu1|Selector374~3_combout\) # ((\cpu1|Selector374~2_combout\) # ((\cpu1|Add5~26_combout\ & \cpu1|alu_ctrl.alu_abx~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add5~26_combout\,
	datab => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datac => \cpu1|Selector374~3_combout\,
	datad => \cpu1|Selector374~2_combout\,
	combout => \cpu1|Selector374~4_combout\);

-- Location: LCCOMB_X8_Y20_N12
\cpu1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~30_combout\ = ((\cpu1|Selector341~5_combout\ $ (\cpu1|Selector357~1_combout\ $ (!\cpu1|Add1~29\)))) # (GND)
-- \cpu1|Add1~31\ = CARRY((\cpu1|Selector341~5_combout\ & ((\cpu1|Selector357~1_combout\) # (!\cpu1|Add1~29\))) # (!\cpu1|Selector341~5_combout\ & (\cpu1|Selector357~1_combout\ & !\cpu1|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector341~5_combout\,
	datab => \cpu1|Selector357~1_combout\,
	datad => VCC,
	cin => \cpu1|Add1~29\,
	combout => \cpu1|Add1~30_combout\,
	cout => \cpu1|Add1~31\);

-- Location: LCCOMB_X11_Y20_N26
\cpu1|Add7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~24_combout\ = (\cpu1|Selector341~5_combout\ & (\cpu1|Add7~23\ $ (GND))) # (!\cpu1|Selector341~5_combout\ & (!\cpu1|Add7~23\ & VCC))
-- \cpu1|Add7~25\ = CARRY((\cpu1|Selector341~5_combout\ & !\cpu1|Add7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector341~5_combout\,
	datad => VCC,
	cin => \cpu1|Add7~23\,
	combout => \cpu1|Add7~24_combout\,
	cout => \cpu1|Add7~25\);

-- Location: LCCOMB_X10_Y20_N2
\cpu1|Selector374~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector374~7_combout\ = (\cpu1|alu_ctrl.alu_daa~0_combout\ & ((\cpu1|Add7~24_combout\) # ((\cpu1|WideOr16~combout\ & \cpu1|Add1~30_combout\)))) # (!\cpu1|alu_ctrl.alu_daa~0_combout\ & (\cpu1|WideOr16~combout\ & (\cpu1|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datab => \cpu1|WideOr16~combout\,
	datac => \cpu1|Add1~30_combout\,
	datad => \cpu1|Add7~24_combout\,
	combout => \cpu1|Selector374~7_combout\);

-- Location: LCCOMB_X10_Y20_N28
\cpu1|Selector374~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector374~9_combout\ = (\cpu1|Selector374~8_combout\) # ((\cpu1|Selector374~6_combout\) # ((\cpu1|Selector374~4_combout\) # (\cpu1|Selector374~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector374~8_combout\,
	datab => \cpu1|Selector374~6_combout\,
	datac => \cpu1|Selector374~4_combout\,
	datad => \cpu1|Selector374~7_combout\,
	combout => \cpu1|Selector374~9_combout\);

-- Location: LCCOMB_X16_Y20_N26
\cpu1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~26_combout\ = (\cpu1|pc\(13) & (!\cpu1|Add0~25\)) # (!\cpu1|pc\(13) & ((\cpu1|Add0~25\) # (GND)))
-- \cpu1|Add0~27\ = CARRY((!\cpu1|Add0~25\) # (!\cpu1|pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|pc\(13),
	datad => VCC,
	cin => \cpu1|Add0~25\,
	combout => \cpu1|Add0~26_combout\,
	cout => \cpu1|Add0~27\);

-- Location: LCCOMB_X16_Y17_N10
\cpu1|Selector156~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector156~0_combout\ = (\cpu1|Selector161~2_combout\ & ((\cpu1|pre_code[5]~2_combout\) # ((\cpu1|Add0~26_combout\ & \cpu1|Selector421~2_combout\)))) # (!\cpu1|Selector161~2_combout\ & (\cpu1|Add0~26_combout\ & (\cpu1|Selector421~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector161~2_combout\,
	datab => \cpu1|Add0~26_combout\,
	datac => \cpu1|Selector421~2_combout\,
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector156~0_combout\);

-- Location: LCCOMB_X16_Y17_N30
\cpu1|Selector156~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector156~1_combout\ = (\cpu1|Selector156~0_combout\) # ((\cpu1|Selector161~6_combout\ & \cpu1|Selector374~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector161~6_combout\,
	datac => \cpu1|Selector374~9_combout\,
	datad => \cpu1|Selector156~0_combout\,
	combout => \cpu1|Selector156~1_combout\);

-- Location: FF_X16_Y17_N31
\cpu1|pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector156~1_combout\,
	ena => \cpu1|pc[8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(13));

-- Location: LCCOMB_X16_Y20_N28
\cpu1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~28_combout\ = (\cpu1|pc\(14) & (\cpu1|Add0~27\ $ (GND))) # (!\cpu1|pc\(14) & (!\cpu1|Add0~27\ & VCC))
-- \cpu1|Add0~29\ = CARRY((\cpu1|pc\(14) & !\cpu1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(14),
	datad => VCC,
	cin => \cpu1|Add0~27\,
	combout => \cpu1|Add0~28_combout\,
	cout => \cpu1|Add0~29\);

-- Location: LCCOMB_X16_Y17_N28
\cpu1|Selector155~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector155~0_combout\ = (\cpu1|Selector161~2_combout\ & ((\cpu1|pre_code[6]~1_combout\) # ((\cpu1|Add0~28_combout\ & \cpu1|Selector421~2_combout\)))) # (!\cpu1|Selector161~2_combout\ & (\cpu1|Add0~28_combout\ & (\cpu1|Selector421~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector161~2_combout\,
	datab => \cpu1|Add0~28_combout\,
	datac => \cpu1|Selector421~2_combout\,
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|Selector155~0_combout\);

-- Location: LCCOMB_X15_Y17_N6
\cpu1|Selector155~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector155~1_combout\ = (\cpu1|Selector155~0_combout\) # ((\cpu1|Selector161~6_combout\ & \cpu1|Selector373~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector161~6_combout\,
	datab => \cpu1|Selector373~9_combout\,
	datad => \cpu1|Selector155~0_combout\,
	combout => \cpu1|Selector155~1_combout\);

-- Location: FF_X15_Y17_N7
\cpu1|pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector155~1_combout\,
	ena => \cpu1|pc[8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(14));

-- Location: LCCOMB_X11_Y17_N22
\cpu1|Selector171~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector171~0_combout\ = (\cpu1|state.extended_state~q\ & (\cpu1|ea\(6))) # (!\cpu1|state.extended_state~q\ & ((\cpu1|dp\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(6),
	datac => \cpu1|state.extended_state~q\,
	datad => \cpu1|dp\(6),
	combout => \cpu1|Selector171~0_combout\);

-- Location: LCCOMB_X15_Y17_N20
\cpu1|Selector171~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector171~1_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector373~9_combout\) # ((\cpu1|Selector171~0_combout\ & !\cpu1|Selector185~0_combout\)))) # (!\cpu1|Selector423~0_combout\ & (((\cpu1|Selector171~0_combout\ & 
-- !\cpu1|Selector185~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector373~9_combout\,
	datac => \cpu1|Selector171~0_combout\,
	datad => \cpu1|Selector185~0_combout\,
	combout => \cpu1|Selector171~1_combout\);

-- Location: FF_X15_Y17_N21
\cpu1|ea[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector171~1_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(14));

-- Location: LCCOMB_X20_Y18_N18
\cpu1|Selector340~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector340~2_combout\ = (\cpu1|left_ctrl.ea_left~2_combout\ & ((\cpu1|ea\(14)) # ((\cpu1|Mux525~0_combout\ & \cpu1|md\(14))))) # (!\cpu1|left_ctrl.ea_left~2_combout\ & (((\cpu1|Mux525~0_combout\ & \cpu1|md\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left_ctrl.ea_left~2_combout\,
	datab => \cpu1|ea\(14),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|md\(14),
	combout => \cpu1|Selector340~2_combout\);

-- Location: LCCOMB_X20_Y18_N16
\cpu1|Selector340~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector340~3_combout\ = (\cpu1|Selector340~2_combout\) # ((\cpu1|acca\(6) & \cpu1|Mux524~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|acca\(6),
	datac => \cpu1|Mux524~4_combout\,
	datad => \cpu1|Selector340~2_combout\,
	combout => \cpu1|Selector340~3_combout\);

-- Location: LCCOMB_X16_Y18_N20
\cpu1|Selector252~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector252~0_combout\ = (\cpu1|pre_code[6]~1_combout\ & ((\cpu1|up_ctrl.pull_hi_up~0_combout\) # ((!\cpu1|Selector258~0_combout\ & \cpu1|Selector373~9_combout\)))) # (!\cpu1|pre_code[6]~1_combout\ & (((!\cpu1|Selector258~0_combout\ & 
-- \cpu1|Selector373~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[6]~1_combout\,
	datab => \cpu1|up_ctrl.pull_hi_up~0_combout\,
	datac => \cpu1|Selector258~0_combout\,
	datad => \cpu1|Selector373~9_combout\,
	combout => \cpu1|Selector252~0_combout\);

-- Location: FF_X16_Y18_N21
\cpu1|up[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector252~0_combout\,
	ena => \cpu1|up[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(14));

-- Location: LCCOMB_X12_Y16_N0
\cpu1|Selector219~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector219~2_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (((\cpu1|pre_code[6]~1_combout\)))) # (!\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (\cpu1|Selector373~9_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector373~9_combout\,
	datab => \cpu1|iy_ctrl.load_iy~2_combout\,
	datac => \cpu1|pre_code[6]~1_combout\,
	datad => \cpu1|iy_ctrl.pull_hi_iy~1_combout\,
	combout => \cpu1|Selector219~2_combout\);

-- Location: FF_X12_Y16_N1
\cpu1|yreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector219~2_combout\,
	ena => \cpu1|yreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(14));

-- Location: LCCOMB_X12_Y18_N18
\cpu1|Selector340~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector340~1_combout\ = (\cpu1|up\(14) & ((\cpu1|Mux522~5_combout\) # ((\cpu1|yreg\(14) & \cpu1|Mux521~7_combout\)))) # (!\cpu1|up\(14) & (\cpu1|yreg\(14) & (\cpu1|Mux521~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(14),
	datab => \cpu1|yreg\(14),
	datac => \cpu1|Mux521~7_combout\,
	datad => \cpu1|Mux522~5_combout\,
	combout => \cpu1|Selector340~1_combout\);

-- Location: LCCOMB_X12_Y18_N16
\cpu1|Selector340~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector340~4_combout\ = (\cpu1|Selector340~3_combout\) # ((\cpu1|Selector340~1_combout\) # ((\cpu1|Mux526~0_combout\ & \cpu1|pc\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux526~0_combout\,
	datab => \cpu1|pc\(14),
	datac => \cpu1|Selector340~3_combout\,
	datad => \cpu1|Selector340~1_combout\,
	combout => \cpu1|Selector340~4_combout\);

-- Location: LCCOMB_X12_Y18_N6
\cpu1|Selector340~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector340~5_combout\ = (\cpu1|Selector340~0_combout\) # ((\cpu1|Selector340~4_combout\) # ((\cpu1|xreg\(14) & \cpu1|Mux520~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(14),
	datab => \cpu1|Selector340~0_combout\,
	datac => \cpu1|Mux520~8_combout\,
	datad => \cpu1|Selector340~4_combout\,
	combout => \cpu1|Selector340~5_combout\);

-- Location: LCCOMB_X11_Y21_N28
\cpu1|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~28_combout\ = (\cpu1|Selector340~5_combout\ & (\cpu1|Add5~27\ $ (GND))) # (!\cpu1|Selector340~5_combout\ & (!\cpu1|Add5~27\ & VCC))
-- \cpu1|Add5~29\ = CARRY((\cpu1|Selector340~5_combout\ & !\cpu1|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector340~5_combout\,
	datad => VCC,
	cin => \cpu1|Add5~27\,
	combout => \cpu1|Add5~28_combout\,
	cout => \cpu1|Add5~29\);

-- Location: LCCOMB_X14_Y19_N14
\cpu1|Selector356~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector356~1_combout\ = (\cpu1|md\(14) & ((\cpu1|Mux535~6_combout\) # ((\cpu1|acca\(6) & \cpu1|right_ctrl.accd_right~3_combout\)))) # (!\cpu1|md\(14) & (\cpu1|acca\(6) & ((\cpu1|right_ctrl.accd_right~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(14),
	datab => \cpu1|acca\(6),
	datac => \cpu1|Mux535~6_combout\,
	datad => \cpu1|right_ctrl.accd_right~3_combout\,
	combout => \cpu1|Selector356~1_combout\);

-- Location: LCCOMB_X15_Y19_N20
\cpu1|Selector356~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector356~2_combout\ = ((\cpu1|Selector356~1_combout\) # ((\cpu1|ea\(14) & \cpu1|right_ctrl.ea_right~0_combout\))) # (!\cpu1|Selector356~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(14),
	datab => \cpu1|right_ctrl.ea_right~0_combout\,
	datac => \cpu1|Selector356~0_combout\,
	datad => \cpu1|Selector356~1_combout\,
	combout => \cpu1|Selector356~2_combout\);

-- Location: LCCOMB_X11_Y22_N28
\cpu1|Add6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~28_combout\ = ((\cpu1|Selector340~5_combout\ $ (\cpu1|Selector356~2_combout\ $ (\cpu1|Add6~27\)))) # (GND)
-- \cpu1|Add6~29\ = CARRY((\cpu1|Selector340~5_combout\ & (\cpu1|Selector356~2_combout\ & !\cpu1|Add6~27\)) # (!\cpu1|Selector340~5_combout\ & ((\cpu1|Selector356~2_combout\) # (!\cpu1|Add6~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector340~5_combout\,
	datab => \cpu1|Selector356~2_combout\,
	datad => VCC,
	cin => \cpu1|Add6~27\,
	combout => \cpu1|Add6~28_combout\,
	cout => \cpu1|Add6~29\);

-- Location: LCCOMB_X12_Y20_N12
\cpu1|Selector373~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~0_combout\ = (\cpu1|alu_ctrl.alu_neg~0_combout\ & ((\cpu1|Add6~28_combout\) # ((\cpu1|alu_ctrl.alu_abx~0_combout\ & \cpu1|Add5~28_combout\)))) # (!\cpu1|alu_ctrl.alu_neg~0_combout\ & (\cpu1|alu_ctrl.alu_abx~0_combout\ & 
-- (\cpu1|Add5~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datab => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datac => \cpu1|Add5~28_combout\,
	datad => \cpu1|Add6~28_combout\,
	combout => \cpu1|Selector373~0_combout\);

-- Location: LCCOMB_X11_Y20_N28
\cpu1|Add7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~26_combout\ = (\cpu1|Selector340~5_combout\ & (!\cpu1|Add7~25\)) # (!\cpu1|Selector340~5_combout\ & ((\cpu1|Add7~25\) # (GND)))
-- \cpu1|Add7~27\ = CARRY((!\cpu1|Add7~25\) # (!\cpu1|Selector340~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector340~5_combout\,
	datad => VCC,
	cin => \cpu1|Add7~25\,
	combout => \cpu1|Add7~26_combout\,
	cout => \cpu1|Add7~27\);

-- Location: LCCOMB_X12_Y20_N2
\cpu1|Selector373~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~8_combout\ = (\cpu1|alu_ctrl.alu_daa~0_combout\ & \cpu1|Add7~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datad => \cpu1|Add7~26_combout\,
	combout => \cpu1|Selector373~8_combout\);

-- Location: LCCOMB_X10_Y20_N10
\cpu1|Selector373~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~3_combout\ = (\cpu1|alu_ctrl.alu_inc~0_combout\) # ((\cpu1|Mux540~0_combout\) # (\cpu1|WideOr16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|alu_ctrl.alu_inc~0_combout\,
	datac => \cpu1|Mux540~0_combout\,
	datad => \cpu1|WideOr16~2_combout\,
	combout => \cpu1|Selector373~3_combout\);

-- Location: LCCOMB_X7_Y22_N12
\cpu1|Selector373~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~1_combout\ = (\cpu1|Selector356~2_combout\ & ((\cpu1|alu_ctrl.alu_lea~0_combout\) # ((\cpu1|Selector387~3_combout\) # (\cpu1|alu_ctrl.alu_ld16~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_lea~0_combout\,
	datab => \cpu1|Selector356~2_combout\,
	datac => \cpu1|Selector387~3_combout\,
	datad => \cpu1|alu_ctrl.alu_ld16~3_combout\,
	combout => \cpu1|Selector373~1_combout\);

-- Location: LCCOMB_X8_Y20_N14
\cpu1|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~32_combout\ = (\cpu1|Selector356~2_combout\ & ((\cpu1|Selector340~5_combout\ & (\cpu1|Add1~31\ & VCC)) # (!\cpu1|Selector340~5_combout\ & (!\cpu1|Add1~31\)))) # (!\cpu1|Selector356~2_combout\ & ((\cpu1|Selector340~5_combout\ & 
-- (!\cpu1|Add1~31\)) # (!\cpu1|Selector340~5_combout\ & ((\cpu1|Add1~31\) # (GND)))))
-- \cpu1|Add1~33\ = CARRY((\cpu1|Selector356~2_combout\ & (!\cpu1|Selector340~5_combout\ & !\cpu1|Add1~31\)) # (!\cpu1|Selector356~2_combout\ & ((!\cpu1|Add1~31\) # (!\cpu1|Selector340~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector356~2_combout\,
	datab => \cpu1|Selector340~5_combout\,
	datad => VCC,
	cin => \cpu1|Add1~31\,
	combout => \cpu1|Add1~32_combout\,
	cout => \cpu1|Add1~33\);

-- Location: LCCOMB_X12_Y19_N26
\cpu1|Selector373~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~2_combout\ = (\cpu1|WideOr18~0_combout\ & ((\cpu1|Selector341~0_combout\) # ((\cpu1|Selector341~4_combout\) # (\cpu1|Selector341~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector341~0_combout\,
	datab => \cpu1|WideOr18~0_combout\,
	datac => \cpu1|Selector341~4_combout\,
	datad => \cpu1|Selector341~1_combout\,
	combout => \cpu1|Selector373~2_combout\);

-- Location: LCCOMB_X12_Y20_N26
\cpu1|Selector373~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~4_combout\ = (\cpu1|Selector373~1_combout\) # ((\cpu1|Selector373~2_combout\) # ((\cpu1|Selector373~3_combout\ & \cpu1|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector373~3_combout\,
	datab => \cpu1|Selector373~1_combout\,
	datac => \cpu1|Add1~32_combout\,
	datad => \cpu1|Selector373~2_combout\,
	combout => \cpu1|Selector373~4_combout\);

-- Location: LCCOMB_X8_Y20_N28
\cpu1|Selector373~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~5_combout\ = (\cpu1|Selector356~2_combout\ & ((\cpu1|Selector340~5_combout\ & ((\cpu1|alu_ctrl.alu_and~0_combout\))) # (!\cpu1|Selector340~5_combout\ & (\cpu1|alu_ctrl.alu_eor~2_combout\)))) # (!\cpu1|Selector356~2_combout\ & 
-- (\cpu1|alu_ctrl.alu_eor~2_combout\ & ((\cpu1|Selector340~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector356~2_combout\,
	datab => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|Selector340~5_combout\,
	combout => \cpu1|Selector373~5_combout\);

-- Location: LCCOMB_X8_Y20_N22
\cpu1|Selector373~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~6_combout\ = (\cpu1|Selector373~5_combout\) # ((\cpu1|Selector340~5_combout\ & (!\cpu1|Selector379~0_combout\)) # (!\cpu1|Selector340~5_combout\ & ((\cpu1|alu_ctrl.alu_com~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector379~0_combout\,
	datab => \cpu1|Selector373~5_combout\,
	datac => \cpu1|alu_ctrl.alu_com~0_combout\,
	datad => \cpu1|Selector340~5_combout\,
	combout => \cpu1|Selector373~6_combout\);

-- Location: LCCOMB_X9_Y20_N14
\cpu1|Add3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~31_combout\ = (\cpu1|Selector340~5_combout\ & ((\cpu1|Selector356~2_combout\ & (!\cpu1|Add3~30\)) # (!\cpu1|Selector356~2_combout\ & (\cpu1|Add3~30\ & VCC)))) # (!\cpu1|Selector340~5_combout\ & ((\cpu1|Selector356~2_combout\ & ((\cpu1|Add3~30\) 
-- # (GND))) # (!\cpu1|Selector356~2_combout\ & (!\cpu1|Add3~30\))))
-- \cpu1|Add3~32\ = CARRY((\cpu1|Selector340~5_combout\ & (\cpu1|Selector356~2_combout\ & !\cpu1|Add3~30\)) # (!\cpu1|Selector340~5_combout\ & ((\cpu1|Selector356~2_combout\) # (!\cpu1|Add3~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector340~5_combout\,
	datab => \cpu1|Selector356~2_combout\,
	datad => VCC,
	cin => \cpu1|Add3~30\,
	combout => \cpu1|Add3~31_combout\,
	cout => \cpu1|Add3~32\);

-- Location: LCCOMB_X12_Y20_N28
\cpu1|Selector373~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~7_combout\ = (\cpu1|Selector378~5_combout\) # ((\cpu1|Selector373~6_combout\) # ((\cpu1|WideOr17~3_combout\ & \cpu1|Add3~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector378~5_combout\,
	datab => \cpu1|WideOr17~3_combout\,
	datac => \cpu1|Selector373~6_combout\,
	datad => \cpu1|Add3~31_combout\,
	combout => \cpu1|Selector373~7_combout\);

-- Location: LCCOMB_X12_Y20_N24
\cpu1|Selector373~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector373~9_combout\ = (\cpu1|Selector373~0_combout\) # ((\cpu1|Selector373~8_combout\) # ((\cpu1|Selector373~4_combout\) # (\cpu1|Selector373~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector373~0_combout\,
	datab => \cpu1|Selector373~8_combout\,
	datac => \cpu1|Selector373~4_combout\,
	datad => \cpu1|Selector373~7_combout\,
	combout => \cpu1|Selector373~9_combout\);

-- Location: LCCOMB_X15_Y15_N24
\cpu1|Selector187~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector187~0_combout\ = (!\cpu1|Selector188~0_combout\ & ((\cpu1|Mux580~4_combout\ & (\cpu1|Selector373~9_combout\)) # (!\cpu1|Mux580~4_combout\ & ((\cpu1|Selector381~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector188~0_combout\,
	datab => \cpu1|Selector373~9_combout\,
	datac => \cpu1|Mux580~4_combout\,
	datad => \cpu1|Selector381~7_combout\,
	combout => \cpu1|Selector187~0_combout\);

-- Location: LCCOMB_X15_Y15_N28
\cpu1|Selector187~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector187~1_combout\ = (\cpu1|Selector187~0_combout\) # ((\cpu1|Mux581~1_combout\ & \cpu1|pre_code[6]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux581~1_combout\,
	datab => \cpu1|pre_code[6]~1_combout\,
	datad => \cpu1|Selector187~0_combout\,
	combout => \cpu1|Selector187~1_combout\);

-- Location: FF_X15_Y15_N29
\cpu1|acca[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector187~1_combout\,
	ena => \cpu1|acca[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|acca\(6));

-- Location: LCCOMB_X10_Y17_N30
\cpu1|Selector348~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector348~2_combout\ = (\cpu1|left_ctrl.ea_left~2_combout\ & ((\cpu1|ea\(6)) # ((\cpu1|cc\(6) & \cpu1|left_ctrl.cc_left~1_combout\)))) # (!\cpu1|left_ctrl.ea_left~2_combout\ & (\cpu1|cc\(6) & ((\cpu1|left_ctrl.cc_left~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left_ctrl.ea_left~2_combout\,
	datab => \cpu1|cc\(6),
	datac => \cpu1|ea\(6),
	datad => \cpu1|left_ctrl.cc_left~1_combout\,
	combout => \cpu1|Selector348~2_combout\);

-- Location: LCCOMB_X10_Y19_N8
\cpu1|Selector348~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector348~4_combout\ = (\cpu1|Selector348~3_combout\) # ((\cpu1|Selector348~2_combout\) # ((\cpu1|acca\(6) & \cpu1|Mux517~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector348~3_combout\,
	datab => \cpu1|acca\(6),
	datac => \cpu1|Selector348~2_combout\,
	datad => \cpu1|Mux517~3_combout\,
	combout => \cpu1|Selector348~4_combout\);

-- Location: LCCOMB_X10_Y19_N12
\cpu1|Selector348~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector348~6_combout\ = (\cpu1|Selector348~1_combout\) # ((\cpu1|Selector348~5_combout\) # ((\cpu1|Selector348~4_combout\) # (\cpu1|Selector348~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector348~1_combout\,
	datab => \cpu1|Selector348~5_combout\,
	datac => \cpu1|Selector348~4_combout\,
	datad => \cpu1|Selector348~0_combout\,
	combout => \cpu1|Selector348~6_combout\);

-- Location: LCCOMB_X4_Y20_N12
\cpu1|Selector380~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~4_combout\ = (\cpu1|Selector348~6_combout\ & (\cpu1|WideOr20~3_combout\ & ((\cpu1|Mux28~5_combout\) # (\cpu1|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector348~6_combout\,
	datab => \cpu1|Mux28~5_combout\,
	datac => \cpu1|WideOr20~3_combout\,
	datad => \cpu1|Mux28~6_combout\,
	combout => \cpu1|Selector380~4_combout\);

-- Location: LCCOMB_X10_Y20_N22
\cpu1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~18_combout\ = (\cpu1|Add1~16_combout\ & ((\cpu1|WideOr16~2_combout\) # ((\cpu1|alu_ctrl.alu_inc~0_combout\) # (\cpu1|Mux540~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr16~2_combout\,
	datab => \cpu1|alu_ctrl.alu_inc~0_combout\,
	datac => \cpu1|Mux540~0_combout\,
	datad => \cpu1|Add1~16_combout\,
	combout => \cpu1|Add1~18_combout\);

-- Location: LCCOMB_X10_Y20_N16
\cpu1|Selector380~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~5_combout\ = (\cpu1|alu_ctrl.alu_abx~0_combout\ & ((\cpu1|Add5~14_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~14_combout\)))) # (!\cpu1|alu_ctrl.alu_abx~0_combout\ & (\cpu1|alu_ctrl.alu_neg~0_combout\ & 
-- ((\cpu1|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|Add5~14_combout\,
	datad => \cpu1|Add6~14_combout\,
	combout => \cpu1|Selector380~5_combout\);

-- Location: LCCOMB_X10_Y20_N30
\cpu1|Selector380~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~6_combout\ = (\cpu1|Add1~18_combout\) # ((\cpu1|Selector380~5_combout\) # ((\cpu1|alu_ctrl.alu_daa~0_combout\ & \cpu1|Add7~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datab => \cpu1|Add7~12_combout\,
	datac => \cpu1|Add1~18_combout\,
	datad => \cpu1|Selector380~5_combout\,
	combout => \cpu1|Selector380~6_combout\);

-- Location: LCCOMB_X9_Y20_N20
\cpu1|Selector380~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~7_combout\ = (\cpu1|Selector380~4_combout\) # ((\cpu1|Selector380~6_combout\) # ((\cpu1|WideOr17~3_combout\ & \cpu1|Add3~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector380~4_combout\,
	datab => \cpu1|WideOr17~3_combout\,
	datac => \cpu1|Selector380~6_combout\,
	datad => \cpu1|Add3~17_combout\,
	combout => \cpu1|Selector380~7_combout\);

-- Location: LCCOMB_X7_Y21_N12
\cpu1|Selector380~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~0_combout\ = (\cpu1|alu_ctrl.alu_eor~2_combout\ & (\cpu1|Selector363~2_combout\ $ (((\cpu1|Selector347~6_combout\) # (\cpu1|Selector347~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~6_combout\,
	datab => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datac => \cpu1|Selector363~2_combout\,
	datad => \cpu1|Selector347~4_combout\,
	combout => \cpu1|Selector380~0_combout\);

-- Location: LCCOMB_X7_Y20_N12
\cpu1|Selector380~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~1_combout\ = (((\cpu1|Selector363~2_combout\ & \cpu1|alu_ctrl.alu_and~0_combout\)) # (!\cpu1|Selector387~2_combout\)) # (!\cpu1|WideOr23~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr23~3_combout\,
	datab => \cpu1|Selector363~2_combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|Selector387~2_combout\,
	combout => \cpu1|Selector380~1_combout\);

-- Location: LCCOMB_X7_Y21_N6
\cpu1|Selector380~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~2_combout\ = (\cpu1|Selector380~0_combout\) # ((\cpu1|Selector347~7_combout\ & ((\cpu1|Selector380~1_combout\))) # (!\cpu1|Selector347~7_combout\ & (\cpu1|alu_ctrl.alu_com~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector380~0_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector380~1_combout\,
	datad => \cpu1|Selector347~7_combout\,
	combout => \cpu1|Selector380~2_combout\);

-- Location: LCCOMB_X7_Y21_N0
\cpu1|Selector380~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~3_combout\ = (\cpu1|Selector380~2_combout\) # ((!\cpu1|WideOr24~0_combout\ & ((\cpu1|Selector371~3_combout\) # (\cpu1|Selector371~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector380~2_combout\,
	datab => \cpu1|Selector371~3_combout\,
	datac => \cpu1|WideOr24~0_combout\,
	datad => \cpu1|Selector371~1_combout\,
	combout => \cpu1|Selector380~3_combout\);

-- Location: LCCOMB_X8_Y22_N16
\cpu1|Selector287~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector287~3_combout\ = (\cpu1|Selector380~9_combout\) # ((\cpu1|Selector380~7_combout\) # (\cpu1|Selector380~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector380~9_combout\,
	datab => \cpu1|Selector380~7_combout\,
	datac => \cpu1|Selector380~3_combout\,
	combout => \cpu1|Selector287~3_combout\);

-- Location: LCCOMB_X8_Y22_N30
\cpu1|Selector287~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector287~4_combout\ = (\cpu1|WideOr27~0_combout\ & (\cpu1|WideOr29~4_combout\ & ((\cpu1|Selector287~3_combout\)))) # (!\cpu1|WideOr27~0_combout\ & ((\cpu1|Selector372~9_combout\) # ((\cpu1|WideOr29~4_combout\ & \cpu1|Selector287~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr27~0_combout\,
	datab => \cpu1|WideOr29~4_combout\,
	datac => \cpu1|Selector372~9_combout\,
	datad => \cpu1|Selector287~3_combout\,
	combout => \cpu1|Selector287~4_combout\);

-- Location: LCCOMB_X8_Y22_N12
\cpu1|Selector287~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector287~1_combout\ = (\cpu1|Selector287~0_combout\ & (((\cpu1|Selector351~6_combout\) # (!\cpu1|Selector390~0_combout\)))) # (!\cpu1|Selector287~0_combout\ & (!\cpu1|Selector283~0_combout\ & (\cpu1|Selector351~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector287~0_combout\,
	datab => \cpu1|Selector283~0_combout\,
	datac => \cpu1|Selector351~6_combout\,
	datad => \cpu1|Selector390~0_combout\,
	combout => \cpu1|Selector287~1_combout\);

-- Location: LCCOMB_X8_Y22_N4
\cpu1|Selector287~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector287~5_combout\ = (\cpu1|Selector287~2_combout\) # ((\cpu1|Mux575~4_combout\ & ((\cpu1|Selector287~4_combout\) # (\cpu1|Selector287~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux575~4_combout\,
	datab => \cpu1|Selector287~2_combout\,
	datac => \cpu1|Selector287~4_combout\,
	datad => \cpu1|Selector287~1_combout\,
	combout => \cpu1|Selector287~5_combout\);

-- Location: FF_X8_Y22_N5
\cpu1|cc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector287~5_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|cc\(3));

-- Location: LCCOMB_X3_Y13_N22
\cpu1|Mux341~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux341~2_combout\ = (\cpu1|op_code\(1) & (((!\cpu1|op_code\(2) & \cpu1|op_code\(3))) # (!\cpu1|cc\(2)))) # (!\cpu1|op_code\(1) & (((\cpu1|op_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|cc\(2),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux341~2_combout\);

-- Location: LCCOMB_X16_Y18_N10
\cpu1|Selector234~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector234~0_combout\ = (\cpu1|pre_code[7]~0_combout\ & ((\cpu1|sp_ctrl.pull_hi_sp~0_combout\) # ((\cpu1|Selector372~9_combout\ & !\cpu1|Selector241~0_combout\)))) # (!\cpu1|pre_code[7]~0_combout\ & (((\cpu1|Selector372~9_combout\ & 
-- !\cpu1|Selector241~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[7]~0_combout\,
	datab => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	datac => \cpu1|Selector372~9_combout\,
	datad => \cpu1|Selector241~0_combout\,
	combout => \cpu1|Selector234~0_combout\);

-- Location: FF_X16_Y18_N11
\cpu1|sp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector234~0_combout\,
	ena => \cpu1|sp[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(15));

-- Location: LCCOMB_X12_Y16_N26
\cpu1|Selector218~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector218~2_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (((\cpu1|pre_code[7]~0_combout\)))) # (!\cpu1|iy_ctrl.pull_hi_iy~1_combout\ & (\cpu1|Selector372~9_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector372~9_combout\,
	datab => \cpu1|iy_ctrl.pull_hi_iy~1_combout\,
	datac => \cpu1|iy_ctrl.load_iy~2_combout\,
	datad => \cpu1|pre_code[7]~0_combout\,
	combout => \cpu1|Selector218~2_combout\);

-- Location: FF_X12_Y16_N27
\cpu1|yreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector218~2_combout\,
	ena => \cpu1|yreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(15));

-- Location: LCCOMB_X16_Y18_N22
\cpu1|Selector251~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector251~0_combout\ = (\cpu1|Selector258~0_combout\ & (\cpu1|up_ctrl.pull_hi_up~0_combout\ & ((\cpu1|pre_code[7]~0_combout\)))) # (!\cpu1|Selector258~0_combout\ & ((\cpu1|Selector372~9_combout\) # ((\cpu1|up_ctrl.pull_hi_up~0_combout\ & 
-- \cpu1|pre_code[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector258~0_combout\,
	datab => \cpu1|up_ctrl.pull_hi_up~0_combout\,
	datac => \cpu1|Selector372~9_combout\,
	datad => \cpu1|pre_code[7]~0_combout\,
	combout => \cpu1|Selector251~0_combout\);

-- Location: FF_X16_Y18_N23
\cpu1|up[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector251~0_combout\,
	ena => \cpu1|up[8]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(15));

-- Location: LCCOMB_X12_Y17_N4
\cpu1|Selector339~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector339~0_combout\ = (\cpu1|yreg\(15) & ((\cpu1|Mux521~7_combout\) # ((\cpu1|Mux522~5_combout\ & \cpu1|up\(15))))) # (!\cpu1|yreg\(15) & (\cpu1|Mux522~5_combout\ & (\cpu1|up\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(15),
	datab => \cpu1|Mux522~5_combout\,
	datac => \cpu1|up\(15),
	datad => \cpu1|Mux521~7_combout\,
	combout => \cpu1|Selector339~0_combout\);

-- Location: LCCOMB_X19_Y18_N30
\cpu1|Selector202~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector202~2_combout\ = (\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (((\cpu1|pre_code[7]~0_combout\)))) # (!\cpu1|ix_ctrl.pull_hi_ix~0_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\ & (\cpu1|Selector372~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~6_combout\,
	datab => \cpu1|Selector372~9_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|ix_ctrl.pull_hi_ix~0_combout\,
	combout => \cpu1|Selector202~2_combout\);

-- Location: FF_X19_Y18_N31
\cpu1|xreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector202~2_combout\,
	ena => \cpu1|xreg[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(15));

-- Location: LCCOMB_X12_Y17_N14
\cpu1|Selector339~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector339~2_combout\ = (\cpu1|pc\(15) & ((\cpu1|Mux526~0_combout\) # ((\cpu1|acca\(7) & \cpu1|Mux524~4_combout\)))) # (!\cpu1|pc\(15) & (\cpu1|acca\(7) & (\cpu1|Mux524~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(15),
	datab => \cpu1|acca\(7),
	datac => \cpu1|Mux524~4_combout\,
	datad => \cpu1|Mux526~0_combout\,
	combout => \cpu1|Selector339~2_combout\);

-- Location: LCCOMB_X14_Y17_N22
\cpu1|Selector170~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector170~0_combout\ = (\cpu1|state.extended_state~q\ & (\cpu1|ea\(7))) # (!\cpu1|state.extended_state~q\ & ((\cpu1|dp\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.extended_state~q\,
	datac => \cpu1|ea\(7),
	datad => \cpu1|dp\(7),
	combout => \cpu1|Selector170~0_combout\);

-- Location: LCCOMB_X15_Y17_N28
\cpu1|Selector170~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector170~1_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector372~9_combout\) # ((\cpu1|Selector170~0_combout\ & !\cpu1|Selector185~0_combout\)))) # (!\cpu1|Selector423~0_combout\ & (\cpu1|Selector170~0_combout\ & 
-- ((!\cpu1|Selector185~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector170~0_combout\,
	datac => \cpu1|Selector372~9_combout\,
	datad => \cpu1|Selector185~0_combout\,
	combout => \cpu1|Selector170~1_combout\);

-- Location: FF_X15_Y17_N29
\cpu1|ea[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector170~1_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(15));

-- Location: LCCOMB_X14_Y19_N26
\cpu1|Selector339~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector339~1_combout\ = (\cpu1|md\(15) & ((\cpu1|Mux525~0_combout\) # ((\cpu1|ea\(15) & \cpu1|left_ctrl.ea_left~2_combout\)))) # (!\cpu1|md\(15) & (\cpu1|ea\(15) & ((\cpu1|left_ctrl.ea_left~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(15),
	datab => \cpu1|ea\(15),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|left_ctrl.ea_left~2_combout\,
	combout => \cpu1|Selector339~1_combout\);

-- Location: LCCOMB_X12_Y17_N16
\cpu1|Selector339~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector339~3_combout\ = (\cpu1|Selector339~2_combout\) # ((\cpu1|Selector339~1_combout\) # ((\cpu1|xreg\(15) & \cpu1|Mux520~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(15),
	datab => \cpu1|Selector339~2_combout\,
	datac => \cpu1|Selector339~1_combout\,
	datad => \cpu1|Mux520~8_combout\,
	combout => \cpu1|Selector339~3_combout\);

-- Location: LCCOMB_X12_Y17_N2
\cpu1|Selector339~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector339~4_combout\ = (\cpu1|Selector339~0_combout\) # ((\cpu1|Selector339~3_combout\) # ((\cpu1|Mux523~7_combout\ & \cpu1|sp\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux523~7_combout\,
	datab => \cpu1|sp\(15),
	datac => \cpu1|Selector339~0_combout\,
	datad => \cpu1|Selector339~3_combout\,
	combout => \cpu1|Selector339~4_combout\);

-- Location: LCCOMB_X10_Y22_N0
\cpu1|Selector393~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~7_combout\ = (\cpu1|Selector339~4_combout\ & ((\cpu1|Selector355~5_combout\ & (\cpu1|Mux540~0_combout\)) # (!\cpu1|Selector355~5_combout\ & ((\cpu1|Mux541~8_combout\))))) # (!\cpu1|Selector339~4_combout\ & ((\cpu1|Selector355~5_combout\ 
-- & ((\cpu1|Mux541~8_combout\))) # (!\cpu1|Selector355~5_combout\ & (\cpu1|Mux540~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector339~4_combout\,
	datab => \cpu1|Mux540~0_combout\,
	datac => \cpu1|Mux541~8_combout\,
	datad => \cpu1|Selector355~5_combout\,
	combout => \cpu1|Selector393~7_combout\);

-- Location: LCCOMB_X9_Y22_N4
\cpu1|Selector393~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~9_combout\ = (\cpu1|WideOr17~4_combout\ & \cpu1|Selector363~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|WideOr17~4_combout\,
	datad => \cpu1|Selector363~2_combout\,
	combout => \cpu1|Selector393~9_combout\);

-- Location: LCCOMB_X9_Y22_N22
\cpu1|Selector393~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~10_combout\ = (\cpu1|Selector347~7_combout\ & (\cpu1|cc\(0) & (\cpu1|alu_ctrl.alu_daa~0_combout\))) # (!\cpu1|Selector347~7_combout\ & ((\cpu1|Selector393~9_combout\) # ((!\cpu1|cc\(0) & \cpu1|alu_ctrl.alu_daa~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(0),
	datab => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datac => \cpu1|Selector393~9_combout\,
	datad => \cpu1|Selector347~7_combout\,
	combout => \cpu1|Selector393~10_combout\);

-- Location: LCCOMB_X5_Y21_N30
\cpu1|Selector393~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~13_combout\ = (\cpu1|Selector352~6_combout\ & (\cpu1|Selector354~6_combout\ & (!\cpu1|Selector347~7_combout\ & \cpu1|Selector351~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector352~6_combout\,
	datab => \cpu1|Selector354~6_combout\,
	datac => \cpu1|Selector347~7_combout\,
	datad => \cpu1|Selector351~6_combout\,
	combout => \cpu1|Selector393~13_combout\);

-- Location: LCCOMB_X10_Y19_N30
\cpu1|Selector393~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~14_combout\ = (\cpu1|alu_ctrl.alu_inc~0_combout\ & ((\cpu1|Selector349~8_combout\) # ((\cpu1|Selector349~0_combout\) # (\cpu1|Selector349~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector349~8_combout\,
	datab => \cpu1|Selector349~0_combout\,
	datac => \cpu1|Selector349~1_combout\,
	datad => \cpu1|alu_ctrl.alu_inc~0_combout\,
	combout => \cpu1|Selector393~14_combout\);

-- Location: LCCOMB_X5_Y21_N28
\cpu1|Selector393~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~15_combout\ = (\cpu1|Selector393~13_combout\ & (\cpu1|Selector393~14_combout\ & (\cpu1|Selector350~9_combout\ & \cpu1|Selector348~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector393~13_combout\,
	datab => \cpu1|Selector393~14_combout\,
	datac => \cpu1|Selector350~9_combout\,
	datad => \cpu1|Selector348~6_combout\,
	combout => \cpu1|Selector393~15_combout\);

-- Location: LCCOMB_X5_Y21_N14
\cpu1|Selector393~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~16_combout\ = ((\cpu1|Selector393~15_combout\) # ((\cpu1|cc\(1) & \cpu1|alu_ctrl.alu_andcc~0_combout\))) # (!\cpu1|Selector283~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(1),
	datab => \cpu1|Selector283~0_combout\,
	datac => \cpu1|alu_ctrl.alu_andcc~0_combout\,
	datad => \cpu1|Selector393~15_combout\,
	combout => \cpu1|Selector393~16_combout\);

-- Location: LCCOMB_X5_Y21_N8
\cpu1|Selector393~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~11_combout\ = (\cpu1|WideOr18~0_combout\ & (\cpu1|Selector347~7_combout\ $ (\cpu1|Selector348~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr18~0_combout\,
	datac => \cpu1|Selector347~7_combout\,
	datad => \cpu1|Selector348~6_combout\,
	combout => \cpu1|Selector393~11_combout\);

-- Location: LCCOMB_X5_Y21_N20
\cpu1|Selector393~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~12_combout\ = (\cpu1|Selector393~11_combout\) # ((\cpu1|cc\(1) & ((!\cpu1|WideOr24~0_combout\) # (!\cpu1|Selector390~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector390~0_combout\,
	datab => \cpu1|Selector393~11_combout\,
	datac => \cpu1|cc\(1),
	datad => \cpu1|WideOr24~0_combout\,
	combout => \cpu1|Selector393~12_combout\);

-- Location: LCCOMB_X5_Y21_N16
\cpu1|Selector393~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~17_combout\ = (\cpu1|Selector393~12_combout\) # ((\cpu1|Selector353~6_combout\ & \cpu1|Selector393~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector353~6_combout\,
	datac => \cpu1|Selector393~16_combout\,
	datad => \cpu1|Selector393~12_combout\,
	combout => \cpu1|Selector393~17_combout\);

-- Location: LCCOMB_X9_Y22_N10
\cpu1|Selector393~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~8_combout\ = (\cpu1|alu_ctrl.alu_daa~0_combout\ & (\cpu1|cc\(0) $ (\cpu1|Selector347~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(0),
	datac => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datad => \cpu1|Selector347~7_combout\,
	combout => \cpu1|Selector393~8_combout\);

-- Location: LCCOMB_X9_Y22_N24
\cpu1|Selector393~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~18_combout\ = (\cpu1|Selector393~17_combout\) # ((\cpu1|Selector380~8_combout\ & (\cpu1|Selector393~10_combout\)) # (!\cpu1|Selector380~8_combout\ & ((\cpu1|Selector393~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector393~10_combout\,
	datab => \cpu1|Selector393~17_combout\,
	datac => \cpu1|Selector380~8_combout\,
	datad => \cpu1|Selector393~8_combout\,
	combout => \cpu1|Selector393~18_combout\);

-- Location: LCCOMB_X9_Y22_N30
\cpu1|Selector393~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~19_combout\ = (\cpu1|Selector393~18_combout\) # ((\cpu1|Selector393~7_combout\ & (\cpu1|Selector372~9_combout\ $ (\cpu1|Selector339~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector372~9_combout\,
	datab => \cpu1|Selector393~7_combout\,
	datac => \cpu1|Selector339~4_combout\,
	datad => \cpu1|Selector393~18_combout\,
	combout => \cpu1|Selector393~19_combout\);

-- Location: LCCOMB_X4_Y20_N14
\cpu1|Selector393~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~2_combout\ = (\cpu1|Mux572~0_combout\ & (\cpu1|WideOr20~2_combout\ & ((\cpu1|Mux28~9_combout\) # (\cpu1|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~9_combout\,
	datab => \cpu1|Mux28~3_combout\,
	datac => \cpu1|Mux572~0_combout\,
	datad => \cpu1|WideOr20~2_combout\,
	combout => \cpu1|Selector393~2_combout\);

-- Location: LCCOMB_X5_Y21_N4
\cpu1|Selector393~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~3_combout\ = (\cpu1|Selector393~2_combout\ & (!\cpu1|Selector354~6_combout\ & (!\cpu1|Selector350~9_combout\ & !\cpu1|Selector351~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector393~2_combout\,
	datab => \cpu1|Selector354~6_combout\,
	datac => \cpu1|Selector350~9_combout\,
	datad => \cpu1|Selector351~6_combout\,
	combout => \cpu1|Selector393~3_combout\);

-- Location: LCCOMB_X5_Y21_N10
\cpu1|Selector393~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~4_combout\ = (!\cpu1|Selector352~6_combout\ & (!\cpu1|Selector353~6_combout\ & (\cpu1|Selector393~3_combout\ & \cpu1|Selector393~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector352~6_combout\,
	datab => \cpu1|Selector353~6_combout\,
	datac => \cpu1|Selector393~3_combout\,
	datad => \cpu1|Selector393~1_combout\,
	combout => \cpu1|Selector393~4_combout\);

-- Location: LCCOMB_X9_Y22_N2
\cpu1|Selector393~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~5_combout\ = (\cpu1|Selector363~2_combout\ & (\cpu1|cc_out~2_combout\ & ((\cpu1|Selector347~7_combout\)))) # (!\cpu1|Selector363~2_combout\ & ((\cpu1|Selector347~7_combout\ & ((\cpu1|WideOr17~4_combout\))) # 
-- (!\cpu1|Selector347~7_combout\ & (\cpu1|cc_out~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc_out~2_combout\,
	datab => \cpu1|Selector363~2_combout\,
	datac => \cpu1|WideOr17~4_combout\,
	datad => \cpu1|Selector347~7_combout\,
	combout => \cpu1|Selector393~5_combout\);

-- Location: LCCOMB_X9_Y22_N8
\cpu1|Selector393~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector393~6_combout\ = (\cpu1|Selector347~7_combout\ & ((\cpu1|Selector393~4_combout\) # ((!\cpu1|Selector380~8_combout\ & \cpu1|Selector393~5_combout\)))) # (!\cpu1|Selector347~7_combout\ & (((\cpu1|Selector380~8_combout\ & 
-- \cpu1|Selector393~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector393~4_combout\,
	datab => \cpu1|Selector347~7_combout\,
	datac => \cpu1|Selector380~8_combout\,
	datad => \cpu1|Selector393~5_combout\,
	combout => \cpu1|Selector393~6_combout\);

-- Location: LCCOMB_X9_Y22_N0
\cpu1|Selector289~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector289~0_combout\ = (\cpu1|cc\(1) & ((\cpu1|Mux577~0_combout\) # ((\cpu1|cc_ctrl.pull_cc~0_combout\ & \cpu1|pre_code[1]~5_combout\)))) # (!\cpu1|cc\(1) & (\cpu1|cc_ctrl.pull_cc~0_combout\ & (\cpu1|pre_code[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(1),
	datab => \cpu1|cc_ctrl.pull_cc~0_combout\,
	datac => \cpu1|pre_code[1]~5_combout\,
	datad => \cpu1|Mux577~0_combout\,
	combout => \cpu1|Selector289~0_combout\);

-- Location: LCCOMB_X9_Y22_N12
\cpu1|Selector289~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector289~1_combout\ = (\cpu1|Selector289~0_combout\) # ((\cpu1|Mux575~4_combout\ & ((\cpu1|Selector393~19_combout\) # (\cpu1|Selector393~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector393~19_combout\,
	datab => \cpu1|Mux575~4_combout\,
	datac => \cpu1|Selector393~6_combout\,
	datad => \cpu1|Selector289~0_combout\,
	combout => \cpu1|Selector289~1_combout\);

-- Location: FF_X9_Y22_N13
\cpu1|cc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector289~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|cc\(1));

-- Location: LCCOMB_X3_Y13_N28
\cpu1|Mux341~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux341~1_combout\ = (\cpu1|op_code\(3) & ((\cpu1|cc\(1)))) # (!\cpu1|op_code\(3) & (\cpu1|cc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|cc\(0),
	datac => \cpu1|cc\(1),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux341~1_combout\);

-- Location: LCCOMB_X3_Y13_N26
\cpu1|Mux341~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux341~4_combout\ = (\cpu1|Mux341~2_combout\ & (\cpu1|cc\(3) $ (((!\cpu1|Mux341~1_combout\) # (!\cpu1|op_code\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|cc\(3),
	datac => \cpu1|Mux341~2_combout\,
	datad => \cpu1|Mux341~1_combout\,
	combout => \cpu1|Mux341~4_combout\);

-- Location: LCCOMB_X3_Y13_N4
\cpu1|Mux341~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux341~3_combout\ = (\cpu1|Mux341~1_combout\ & (\cpu1|op_code\(2) $ (\cpu1|Mux341~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datac => \cpu1|Mux341~2_combout\,
	datad => \cpu1|Mux341~1_combout\,
	combout => \cpu1|Mux341~3_combout\);

-- Location: LCCOMB_X3_Y13_N30
\cpu1|Mux341~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux341~0_combout\ = (\cpu1|op_code\(1) & (((\cpu1|cc\(2)) # (\cpu1|op_code\(3))))) # (!\cpu1|op_code\(1) & (\cpu1|op_code\(2) & ((\cpu1|op_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(2),
	datab => \cpu1|cc\(2),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux341~0_combout\);

-- Location: LCCOMB_X3_Y13_N24
\cpu1|Mux341~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux341~5_combout\ = \cpu1|op_code\(0) $ (((\cpu1|Mux341~0_combout\ & (\cpu1|Mux341~4_combout\)) # (!\cpu1|Mux341~0_combout\ & ((!\cpu1|Mux341~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux341~4_combout\,
	datab => \cpu1|Mux341~3_combout\,
	datac => \cpu1|Mux341~0_combout\,
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux341~5_combout\);

-- Location: LCCOMB_X4_Y13_N22
\cpu1|Selector420~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector420~2_combout\ = (\cpu1|Selector420~1_combout\) # ((\cpu1|state.sbranch_state~q\ & ((\cpu1|Mux341~5_combout\) # (!\cpu1|Mux122~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.sbranch_state~q\,
	datab => \cpu1|Mux122~0_combout\,
	datac => \cpu1|Selector420~1_combout\,
	datad => \cpu1|Mux341~5_combout\,
	combout => \cpu1|Selector420~2_combout\);

-- Location: LCCOMB_X16_Y17_N22
\cpu1|Selector161~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector161~6_combout\ = (\cpu1|WideOr76~1_combout\ & (!\cpu1|state.vect_hi_state~q\ & (!\cpu1|Selector421~2_combout\ & \cpu1|Selector420~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr76~1_combout\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|Selector421~2_combout\,
	datad => \cpu1|Selector420~2_combout\,
	combout => \cpu1|Selector161~6_combout\);

-- Location: LCCOMB_X19_Y18_N10
\cpu1|Selector161~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector161~3_combout\ = (\cpu1|Selector161~2_combout\ & ((\cpuDataIn[0]~24_combout\) # ((\cpu1|Add0~16_combout\ & \cpu1|Selector421~2_combout\)))) # (!\cpu1|Selector161~2_combout\ & (\cpu1|Add0~16_combout\ & (\cpu1|Selector421~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector161~2_combout\,
	datab => \cpu1|Add0~16_combout\,
	datac => \cpu1|Selector421~2_combout\,
	datad => \cpuDataIn[0]~24_combout\,
	combout => \cpu1|Selector161~3_combout\);

-- Location: LCCOMB_X19_Y18_N24
\cpu1|Selector161~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector161~4_combout\ = (\cpu1|Selector161~3_combout\) # ((\cpu1|Selector161~6_combout\ & \cpu1|Selector379~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector161~6_combout\,
	datac => \cpu1|Selector379~7_combout\,
	datad => \cpu1|Selector161~3_combout\,
	combout => \cpu1|Selector161~4_combout\);

-- Location: FF_X19_Y18_N25
\cpu1|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector161~4_combout\,
	ena => \cpu1|pc[8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(8));

-- Location: LCCOMB_X14_Y19_N12
\cpu1|Selector346~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector346~3_combout\ = (\cpu1|md\(8) & ((\cpu1|Mux525~0_combout\) # ((\cpu1|ea\(8) & \cpu1|left_ctrl.ea_left~2_combout\)))) # (!\cpu1|md\(8) & (\cpu1|ea\(8) & ((\cpu1|left_ctrl.ea_left~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(8),
	datab => \cpu1|ea\(8),
	datac => \cpu1|Mux525~0_combout\,
	datad => \cpu1|left_ctrl.ea_left~2_combout\,
	combout => \cpu1|Selector346~3_combout\);

-- Location: LCCOMB_X12_Y19_N28
\cpu1|Selector346~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector346~4_combout\ = (\cpu1|Selector346~2_combout\) # ((\cpu1|Selector346~3_combout\) # ((\cpu1|pc\(8) & \cpu1|Mux526~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector346~2_combout\,
	datab => \cpu1|pc\(8),
	datac => \cpu1|Mux526~0_combout\,
	datad => \cpu1|Selector346~3_combout\,
	combout => \cpu1|Selector346~4_combout\);

-- Location: LCCOMB_X12_Y19_N22
\cpu1|Selector346~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector346~5_combout\ = (\cpu1|Selector346~0_combout\) # ((\cpu1|Selector346~1_combout\) # (\cpu1|Selector346~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector346~0_combout\,
	datac => \cpu1|Selector346~1_combout\,
	datad => \cpu1|Selector346~4_combout\,
	combout => \cpu1|Selector346~5_combout\);

-- Location: LCCOMB_X8_Y20_N30
\cpu1|Selector379~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector379~1_combout\ = (\cpu1|Selector362~1_combout\ & ((\cpu1|Selector346~5_combout\ & (\cpu1|alu_ctrl.alu_and~0_combout\)) # (!\cpu1|Selector346~5_combout\ & ((\cpu1|alu_ctrl.alu_eor~2_combout\))))) # (!\cpu1|Selector362~1_combout\ & 
-- (((\cpu1|alu_ctrl.alu_eor~2_combout\ & \cpu1|Selector346~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_and~0_combout\,
	datab => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datac => \cpu1|Selector362~1_combout\,
	datad => \cpu1|Selector346~5_combout\,
	combout => \cpu1|Selector379~1_combout\);

-- Location: LCCOMB_X8_Y20_N24
\cpu1|Selector379~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector379~2_combout\ = (\cpu1|Selector379~1_combout\) # ((\cpu1|Selector346~5_combout\ & ((!\cpu1|Selector379~0_combout\))) # (!\cpu1|Selector346~5_combout\ & (\cpu1|alu_ctrl.alu_com~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector379~1_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector379~0_combout\,
	datad => \cpu1|Selector346~5_combout\,
	combout => \cpu1|Selector379~2_combout\);

-- Location: LCCOMB_X4_Y20_N28
\cpu1|Selector379~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector379~3_combout\ = (\cpu1|Selector347~4_combout\ & ((\cpu1|alu_ctrl.alu_sex~0_combout\) # ((!\cpu1|WideOr29~0_combout\)))) # (!\cpu1|Selector347~4_combout\ & (\cpu1|Selector347~6_combout\ & ((\cpu1|alu_ctrl.alu_sex~0_combout\) # 
-- (!\cpu1|WideOr29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~4_combout\,
	datab => \cpu1|alu_ctrl.alu_sex~0_combout\,
	datac => \cpu1|WideOr29~0_combout\,
	datad => \cpu1|Selector347~6_combout\,
	combout => \cpu1|Selector379~3_combout\);

-- Location: LCCOMB_X12_Y20_N4
\cpu1|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~21_combout\ = (\cpu1|Add1~19_combout\ & \cpu1|WideOr16~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Add1~19_combout\,
	datad => \cpu1|WideOr16~combout\,
	combout => \cpu1|Add1~21_combout\);

-- Location: LCCOMB_X12_Y20_N10
\cpu1|Selector379~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector379~4_combout\ = (\cpu1|alu_ctrl.alu_neg~0_combout\ & ((\cpu1|Add6~16_combout\) # ((\cpu1|alu_ctrl.alu_abx~0_combout\ & \cpu1|Add5~16_combout\)))) # (!\cpu1|alu_ctrl.alu_neg~0_combout\ & (\cpu1|alu_ctrl.alu_abx~0_combout\ & 
-- ((\cpu1|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datab => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datac => \cpu1|Add6~16_combout\,
	datad => \cpu1|Add5~16_combout\,
	combout => \cpu1|Selector379~4_combout\);

-- Location: LCCOMB_X12_Y20_N20
\cpu1|Selector379~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector379~5_combout\ = (\cpu1|Add1~21_combout\) # ((\cpu1|Selector379~4_combout\) # ((\cpu1|alu_ctrl.alu_daa~0_combout\ & \cpu1|Add7~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datab => \cpu1|Add1~21_combout\,
	datac => \cpu1|Add7~14_combout\,
	datad => \cpu1|Selector379~4_combout\,
	combout => \cpu1|Selector379~5_combout\);

-- Location: LCCOMB_X12_Y20_N6
\cpu1|Selector379~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector379~6_combout\ = (\cpu1|Selector379~3_combout\) # ((\cpu1|Selector379~5_combout\) # ((\cpu1|WideOr17~3_combout\ & \cpu1|Add3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector379~3_combout\,
	datab => \cpu1|WideOr17~3_combout\,
	datac => \cpu1|Add3~19_combout\,
	datad => \cpu1|Selector379~5_combout\,
	combout => \cpu1|Selector379~6_combout\);

-- Location: LCCOMB_X12_Y20_N16
\cpu1|Selector379~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector379~7_combout\ = (\cpu1|Selector379~2_combout\) # ((\cpu1|Selector379~6_combout\) # ((\cpu1|Selector387~4_combout\ & \cpu1|Selector362~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~4_combout\,
	datab => \cpu1|Selector379~2_combout\,
	datac => \cpu1|Selector362~1_combout\,
	datad => \cpu1|Selector379~6_combout\,
	combout => \cpu1|Selector379~7_combout\);

-- Location: LCCOMB_X14_Y15_N18
\cpu1|Selector274~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector274~1_combout\ = (\cpu1|md[13]~6_combout\ & ((\cpu1|Selector274~0_combout\ & (\cpu1|pre_code[7]~0_combout\)) # (!\cpu1|Selector274~0_combout\ & ((\cpu1|Selector379~7_combout\))))) # (!\cpu1|md[13]~6_combout\ & (\cpu1|Selector274~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~6_combout\,
	datab => \cpu1|Selector274~0_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector379~7_combout\,
	combout => \cpu1|Selector274~1_combout\);

-- Location: LCCOMB_X14_Y15_N30
\cpu1|Selector274~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector274~2_combout\ = (\cpu1|md[13]~5_combout\ & \cpu1|Selector274~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md[13]~5_combout\,
	datad => \cpu1|Selector274~1_combout\,
	combout => \cpu1|Selector274~2_combout\);

-- Location: FF_X14_Y15_N31
\cpu1|md[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector274~2_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(8));

-- Location: LCCOMB_X14_Y15_N24
\cpu1|Selector273~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector273~0_combout\ = (\cpu1|md[13]~6_combout\ & (((\cpu1|md[13]~4_combout\) # (\cpu1|Selector378~9_combout\)))) # (!\cpu1|md[13]~6_combout\ & (\cpu1|md\(1) & (!\cpu1|md[13]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~6_combout\,
	datab => \cpu1|md\(1),
	datac => \cpu1|md[13]~4_combout\,
	datad => \cpu1|Selector378~9_combout\,
	combout => \cpu1|Selector273~0_combout\);

-- Location: LCCOMB_X14_Y15_N2
\cpu1|Selector273~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector273~1_combout\ = (\cpu1|md[13]~4_combout\ & ((\cpu1|Selector273~0_combout\ & ((\cpu1|pre_code[7]~0_combout\))) # (!\cpu1|Selector273~0_combout\ & (\cpu1|md\(8))))) # (!\cpu1|md[13]~4_combout\ & (((\cpu1|Selector273~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~4_combout\,
	datab => \cpu1|md\(8),
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector273~0_combout\,
	combout => \cpu1|Selector273~1_combout\);

-- Location: LCCOMB_X14_Y15_N8
\cpu1|Selector273~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector273~2_combout\ = (\cpu1|md[13]~5_combout\ & \cpu1|Selector273~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md[13]~5_combout\,
	datad => \cpu1|Selector273~1_combout\,
	combout => \cpu1|Selector273~2_combout\);

-- Location: FF_X14_Y15_N9
\cpu1|md[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector273~2_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(9));

-- Location: LCCOMB_X14_Y15_N4
\cpu1|Selector272~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector272~0_combout\ = (\cpu1|md[13]~4_combout\ & (((\cpu1|md[13]~6_combout\) # (\cpu1|md\(9))))) # (!\cpu1|md[13]~4_combout\ & (\cpu1|md\(2) & (!\cpu1|md[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~4_combout\,
	datab => \cpu1|md\(2),
	datac => \cpu1|md[13]~6_combout\,
	datad => \cpu1|md\(9),
	combout => \cpu1|Selector272~0_combout\);

-- Location: LCCOMB_X14_Y15_N10
\cpu1|Selector272~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector272~1_combout\ = (\cpu1|md[13]~6_combout\ & ((\cpu1|Selector272~0_combout\ & (\cpu1|pre_code[7]~0_combout\)) # (!\cpu1|Selector272~0_combout\ & ((\cpu1|Selector377~7_combout\))))) # (!\cpu1|md[13]~6_combout\ & (\cpu1|Selector272~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~6_combout\,
	datab => \cpu1|Selector272~0_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector377~7_combout\,
	combout => \cpu1|Selector272~1_combout\);

-- Location: LCCOMB_X14_Y15_N22
\cpu1|Selector272~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector272~2_combout\ = (\cpu1|md[13]~5_combout\ & \cpu1|Selector272~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md[13]~5_combout\,
	datad => \cpu1|Selector272~1_combout\,
	combout => \cpu1|Selector272~2_combout\);

-- Location: FF_X14_Y15_N23
\cpu1|md[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector272~2_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(10));

-- Location: LCCOMB_X14_Y15_N20
\cpu1|Selector271~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector271~0_combout\ = (\cpu1|md[13]~6_combout\ & (((\cpu1|md[13]~4_combout\) # (\cpu1|Selector376~6_combout\)))) # (!\cpu1|md[13]~6_combout\ & (\cpu1|md\(3) & (!\cpu1|md[13]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~6_combout\,
	datab => \cpu1|md\(3),
	datac => \cpu1|md[13]~4_combout\,
	datad => \cpu1|Selector376~6_combout\,
	combout => \cpu1|Selector271~0_combout\);

-- Location: LCCOMB_X14_Y15_N6
\cpu1|Selector271~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector271~1_combout\ = (\cpu1|md[13]~4_combout\ & ((\cpu1|Selector271~0_combout\ & ((\cpu1|pre_code[7]~0_combout\))) # (!\cpu1|Selector271~0_combout\ & (\cpu1|md\(10))))) # (!\cpu1|md[13]~4_combout\ & (((\cpu1|Selector271~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~4_combout\,
	datab => \cpu1|md\(10),
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector271~0_combout\,
	combout => \cpu1|Selector271~1_combout\);

-- Location: LCCOMB_X14_Y15_N0
\cpu1|Selector271~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector271~2_combout\ = (\cpu1|md[13]~5_combout\ & \cpu1|Selector271~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md[13]~5_combout\,
	datad => \cpu1|Selector271~1_combout\,
	combout => \cpu1|Selector271~2_combout\);

-- Location: FF_X14_Y15_N1
\cpu1|md[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector271~2_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(11));

-- Location: LCCOMB_X20_Y18_N2
\cpu1|Selector270~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector270~0_combout\ = (\cpu1|md[13]~4_combout\ & (((\cpu1|md[13]~6_combout\)))) # (!\cpu1|md[13]~4_combout\ & ((\cpu1|md[13]~6_combout\ & ((\cpu1|Selector375~8_combout\))) # (!\cpu1|md[13]~6_combout\ & (\cpu1|md\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md[13]~4_combout\,
	datac => \cpu1|md[13]~6_combout\,
	datad => \cpu1|Selector375~8_combout\,
	combout => \cpu1|Selector270~0_combout\);

-- Location: LCCOMB_X20_Y18_N20
\cpu1|Selector270~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector270~1_combout\ = (\cpu1|md[13]~4_combout\ & ((\cpu1|Selector270~0_combout\ & (\cpu1|pre_code[7]~0_combout\)) # (!\cpu1|Selector270~0_combout\ & ((\cpu1|md\(11)))))) # (!\cpu1|md[13]~4_combout\ & (((\cpu1|Selector270~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[7]~0_combout\,
	datab => \cpu1|md[13]~4_combout\,
	datac => \cpu1|md\(11),
	datad => \cpu1|Selector270~0_combout\,
	combout => \cpu1|Selector270~1_combout\);

-- Location: LCCOMB_X20_Y18_N6
\cpu1|Selector270~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector270~2_combout\ = (\cpu1|md[13]~5_combout\ & \cpu1|Selector270~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md[13]~5_combout\,
	datad => \cpu1|Selector270~1_combout\,
	combout => \cpu1|Selector270~2_combout\);

-- Location: FF_X20_Y18_N7
\cpu1|md[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector270~2_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(12));

-- Location: LCCOMB_X20_Y18_N30
\cpu1|Selector269~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector269~0_combout\ = (\cpu1|md[13]~4_combout\ & (((\cpu1|md[13]~6_combout\)))) # (!\cpu1|md[13]~4_combout\ & ((\cpu1|md[13]~6_combout\ & ((\cpu1|Selector374~9_combout\))) # (!\cpu1|md[13]~6_combout\ & (\cpu1|md\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(5),
	datab => \cpu1|md[13]~4_combout\,
	datac => \cpu1|md[13]~6_combout\,
	datad => \cpu1|Selector374~9_combout\,
	combout => \cpu1|Selector269~0_combout\);

-- Location: LCCOMB_X20_Y18_N28
\cpu1|Selector269~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector269~1_combout\ = (\cpu1|md[13]~4_combout\ & ((\cpu1|Selector269~0_combout\ & ((\cpu1|pre_code[7]~0_combout\))) # (!\cpu1|Selector269~0_combout\ & (\cpu1|md\(12))))) # (!\cpu1|md[13]~4_combout\ & (((\cpu1|Selector269~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(12),
	datab => \cpu1|md[13]~4_combout\,
	datac => \cpu1|Selector269~0_combout\,
	datad => \cpu1|pre_code[7]~0_combout\,
	combout => \cpu1|Selector269~1_combout\);

-- Location: LCCOMB_X20_Y18_N4
\cpu1|Selector269~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector269~2_combout\ = (\cpu1|md[13]~5_combout\ & \cpu1|Selector269~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md[13]~5_combout\,
	datad => \cpu1|Selector269~1_combout\,
	combout => \cpu1|Selector269~2_combout\);

-- Location: FF_X20_Y18_N5
\cpu1|md[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector269~2_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(13));

-- Location: LCCOMB_X20_Y18_N14
\cpu1|Selector268~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector268~0_combout\ = (\cpu1|md[13]~6_combout\ & (((\cpu1|md[13]~4_combout\)))) # (!\cpu1|md[13]~6_combout\ & ((\cpu1|md[13]~4_combout\ & (\cpu1|md\(13))) # (!\cpu1|md[13]~4_combout\ & ((\cpu1|md\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~6_combout\,
	datab => \cpu1|md\(13),
	datac => \cpu1|md\(6),
	datad => \cpu1|md[13]~4_combout\,
	combout => \cpu1|Selector268~0_combout\);

-- Location: LCCOMB_X20_Y18_N12
\cpu1|Selector268~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector268~1_combout\ = (\cpu1|md[13]~6_combout\ & ((\cpu1|Selector268~0_combout\ & ((\cpu1|pre_code[7]~0_combout\))) # (!\cpu1|Selector268~0_combout\ & (\cpu1|Selector373~9_combout\)))) # (!\cpu1|md[13]~6_combout\ & (\cpu1|Selector268~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~6_combout\,
	datab => \cpu1|Selector268~0_combout\,
	datac => \cpu1|Selector373~9_combout\,
	datad => \cpu1|pre_code[7]~0_combout\,
	combout => \cpu1|Selector268~1_combout\);

-- Location: LCCOMB_X20_Y18_N24
\cpu1|Selector268~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector268~2_combout\ = (\cpu1|md[13]~5_combout\ & \cpu1|Selector268~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|md[13]~5_combout\,
	datad => \cpu1|Selector268~1_combout\,
	combout => \cpu1|Selector268~2_combout\);

-- Location: FF_X20_Y18_N25
\cpu1|md[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector268~2_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(14));

-- Location: LCCOMB_X14_Y15_N12
\cpu1|Selector267~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector267~0_combout\ = (\cpu1|md[13]~6_combout\ & (((!\cpu1|md[13]~4_combout\)))) # (!\cpu1|md[13]~6_combout\ & ((\cpu1|md[13]~4_combout\ & ((\cpu1|md\(14)))) # (!\cpu1|md[13]~4_combout\ & (\cpu1|md\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~6_combout\,
	datab => \cpu1|md\(7),
	datac => \cpu1|md[13]~4_combout\,
	datad => \cpu1|md\(14),
	combout => \cpu1|Selector267~0_combout\);

-- Location: LCCOMB_X14_Y15_N14
\cpu1|Selector267~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector267~1_combout\ = (\cpu1|md[13]~5_combout\ & ((\cpu1|pre_code[7]~0_combout\) # (\cpu1|Selector267~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md[13]~5_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector267~0_combout\,
	combout => \cpu1|Selector267~1_combout\);

-- Location: LCCOMB_X14_Y15_N16
\cpu1|Selector267~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector267~2_combout\ = (\cpu1|Selector267~1_combout\ & ((\cpu1|Selector267~0_combout\ & ((\cpu1|Selector372~9_combout\) # (!\cpu1|md[13]~6_combout\))) # (!\cpu1|Selector267~0_combout\ & ((\cpu1|md[13]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector267~0_combout\,
	datab => \cpu1|Selector372~9_combout\,
	datac => \cpu1|md[13]~6_combout\,
	datad => \cpu1|Selector267~1_combout\,
	combout => \cpu1|Selector267~2_combout\);

-- Location: FF_X14_Y15_N17
\cpu1|md[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector267~2_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(15));

-- Location: LCCOMB_X14_Y19_N8
\cpu1|Selector355~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector355~3_combout\ = (\cpu1|md\(15) & ((\cpu1|Mux535~6_combout\) # ((\cpu1|ea\(15) & \cpu1|right_ctrl.ea_right~0_combout\)))) # (!\cpu1|md\(15) & (\cpu1|ea\(15) & ((\cpu1|right_ctrl.ea_right~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(15),
	datab => \cpu1|ea\(15),
	datac => \cpu1|Mux535~6_combout\,
	datad => \cpu1|right_ctrl.ea_right~0_combout\,
	combout => \cpu1|Selector355~3_combout\);

-- Location: LCCOMB_X10_Y14_N26
\cpu1|right_ctrl.accd_right~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|right_ctrl.accd_right~2_combout\ = (\cpu1|Selector595~0_combout\ & (((\cpu1|Mux28~2_combout\ & !\cpu1|op_code\(6))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~2_combout\,
	datab => \cpu1|op_code\(6),
	datac => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datad => \cpu1|Selector595~0_combout\,
	combout => \cpu1|right_ctrl.accd_right~2_combout\);

-- Location: LCCOMB_X11_Y17_N20
\cpu1|Selector355~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector355~5_combout\ = (\cpu1|Selector355~3_combout\) # (((\cpu1|Selector355~4_combout\ & \cpu1|right_ctrl.accd_right~2_combout\)) # (!\cpu1|Selector355~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector355~4_combout\,
	datab => \cpu1|Selector355~3_combout\,
	datac => \cpu1|right_ctrl.accd_right~2_combout\,
	datad => \cpu1|Selector355~2_combout\,
	combout => \cpu1|Selector355~5_combout\);

-- Location: LCCOMB_X10_Y22_N8
\cpu1|Selector372~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~3_combout\ = (\cpu1|Selector355~5_combout\ & ((\cpu1|Selector387~4_combout\) # ((\cpu1|Selector347~7_combout\ & \cpu1|alu_ctrl.alu_sex~0_combout\)))) # (!\cpu1|Selector355~5_combout\ & (\cpu1|Selector347~7_combout\ & 
-- ((\cpu1|alu_ctrl.alu_sex~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector355~5_combout\,
	datab => \cpu1|Selector347~7_combout\,
	datac => \cpu1|Selector387~4_combout\,
	datad => \cpu1|alu_ctrl.alu_sex~0_combout\,
	combout => \cpu1|Selector372~3_combout\);

-- Location: LCCOMB_X11_Y22_N30
\cpu1|Add6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add6~30_combout\ = \cpu1|Selector355~5_combout\ $ (\cpu1|Add6~29\ $ (!\cpu1|Selector339~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector355~5_combout\,
	datad => \cpu1|Selector339~4_combout\,
	cin => \cpu1|Add6~29\,
	combout => \cpu1|Add6~30_combout\);

-- Location: LCCOMB_X9_Y20_N18
\cpu1|Selector372~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~2_combout\ = (\cpu1|WideOr18~0_combout\ & \cpu1|Selector340~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr18~0_combout\,
	datac => \cpu1|Selector340~5_combout\,
	combout => \cpu1|Selector372~2_combout\);

-- Location: LCCOMB_X10_Y22_N6
\cpu1|Selector372~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~4_combout\ = (\cpu1|Selector372~3_combout\) # ((\cpu1|Selector372~2_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datab => \cpu1|Selector372~3_combout\,
	datac => \cpu1|Add6~30_combout\,
	datad => \cpu1|Selector372~2_combout\,
	combout => \cpu1|Selector372~4_combout\);

-- Location: LCCOMB_X11_Y16_N22
\cpu1|Mux541~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux541~7_combout\ = (\cpu1|Selector601~3_combout\ & ((!\cpu1|fic~q\) # (!\cpu1|op_code\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datac => \cpu1|Selector601~3_combout\,
	datad => \cpu1|fic~q\,
	combout => \cpu1|Mux541~7_combout\);

-- Location: LCCOMB_X9_Y20_N16
\cpu1|Add3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~33_combout\ = \cpu1|Selector355~5_combout\ $ (\cpu1|Selector339~4_combout\ $ (\cpu1|Add3~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector355~5_combout\,
	datab => \cpu1|Selector339~4_combout\,
	cin => \cpu1|Add3~32\,
	combout => \cpu1|Add3~33_combout\);

-- Location: LCCOMB_X9_Y20_N28
\cpu1|Selector372~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~1_combout\ = (\cpu1|Add3~33_combout\ & ((\cpu1|Mux541~6_combout\) # ((\cpu1|Mux541~7_combout\) # (\cpu1|WideOr17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux541~6_combout\,
	datab => \cpu1|Mux541~7_combout\,
	datac => \cpu1|WideOr17~2_combout\,
	datad => \cpu1|Add3~33_combout\,
	combout => \cpu1|Selector372~1_combout\);

-- Location: LCCOMB_X8_Y20_N16
\cpu1|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add1~34_combout\ = \cpu1|Selector355~5_combout\ $ (\cpu1|Selector339~4_combout\ $ (!\cpu1|Add1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector355~5_combout\,
	datab => \cpu1|Selector339~4_combout\,
	cin => \cpu1|Add1~33\,
	combout => \cpu1|Add1~34_combout\);

-- Location: LCCOMB_X11_Y20_N30
\cpu1|Add7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add7~28_combout\ = \cpu1|Selector339~4_combout\ $ (!\cpu1|Add7~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector339~4_combout\,
	cin => \cpu1|Add7~27\,
	combout => \cpu1|Add7~28_combout\);

-- Location: LCCOMB_X10_Y22_N22
\cpu1|Selector372~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~0_combout\ = (\cpu1|alu_ctrl.alu_daa~0_combout\ & ((\cpu1|Add7~28_combout\) # ((\cpu1|WideOr16~combout\ & \cpu1|Add1~34_combout\)))) # (!\cpu1|alu_ctrl.alu_daa~0_combout\ & (\cpu1|WideOr16~combout\ & (\cpu1|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datab => \cpu1|WideOr16~combout\,
	datac => \cpu1|Add1~34_combout\,
	datad => \cpu1|Add7~28_combout\,
	combout => \cpu1|Selector372~0_combout\);

-- Location: LCCOMB_X7_Y20_N22
\cpu1|Selector372~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~5_combout\ = (((\cpu1|Selector355~5_combout\ & \cpu1|alu_ctrl.alu_and~0_combout\)) # (!\cpu1|Selector387~2_combout\)) # (!\cpu1|WideOr23~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr23~9_combout\,
	datab => \cpu1|Selector355~5_combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|Selector387~2_combout\,
	combout => \cpu1|Selector372~5_combout\);

-- Location: LCCOMB_X10_Y22_N26
\cpu1|Selector372~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~7_combout\ = (\cpu1|Selector339~4_combout\ & (((\cpu1|alu_ctrl.alu_eor~2_combout\ & !\cpu1|Selector355~5_combout\)))) # (!\cpu1|Selector339~4_combout\ & ((\cpu1|alu_ctrl.alu_com~0_combout\) # ((\cpu1|alu_ctrl.alu_eor~2_combout\ & 
-- \cpu1|Selector355~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_com~0_combout\,
	datab => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datac => \cpu1|Selector339~4_combout\,
	datad => \cpu1|Selector355~5_combout\,
	combout => \cpu1|Selector372~7_combout\);

-- Location: LCCOMB_X11_Y21_N30
\cpu1|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add5~30_combout\ = \cpu1|Selector339~4_combout\ $ (\cpu1|Add5~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector339~4_combout\,
	cin => \cpu1|Add5~29\,
	combout => \cpu1|Add5~30_combout\);

-- Location: LCCOMB_X10_Y22_N12
\cpu1|Selector372~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~6_combout\ = (\cpu1|Add5~30_combout\ & ((\cpu1|alu_ctrl.alu_abx~0_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datab => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datac => \cpu1|Add6~30_combout\,
	datad => \cpu1|Add5~30_combout\,
	combout => \cpu1|Selector372~6_combout\);

-- Location: LCCOMB_X10_Y22_N20
\cpu1|Selector372~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~8_combout\ = (\cpu1|Selector372~7_combout\) # ((\cpu1|Selector372~6_combout\) # ((\cpu1|Selector339~4_combout\ & \cpu1|Selector372~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector339~4_combout\,
	datab => \cpu1|Selector372~5_combout\,
	datac => \cpu1|Selector372~7_combout\,
	datad => \cpu1|Selector372~6_combout\,
	combout => \cpu1|Selector372~8_combout\);

-- Location: LCCOMB_X10_Y22_N30
\cpu1|Selector372~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector372~9_combout\ = (\cpu1|Selector372~4_combout\) # ((\cpu1|Selector372~1_combout\) # ((\cpu1|Selector372~0_combout\) # (\cpu1|Selector372~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector372~4_combout\,
	datab => \cpu1|Selector372~1_combout\,
	datac => \cpu1|Selector372~0_combout\,
	datad => \cpu1|Selector372~8_combout\,
	combout => \cpu1|Selector372~9_combout\);

-- Location: LCCOMB_X11_Y19_N6
\cpu1|Selector186~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector186~0_combout\ = (\cpu1|Mux580~4_combout\ & (\cpu1|Selector372~9_combout\)) # (!\cpu1|Mux580~4_combout\ & ((\cpu1|Selector380~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux580~4_combout\,
	datac => \cpu1|Selector372~9_combout\,
	datad => \cpu1|Selector380~8_combout\,
	combout => \cpu1|Selector186~0_combout\);

-- Location: LCCOMB_X11_Y19_N4
\cpu1|Selector186~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector186~1_combout\ = (\cpu1|Selector186~0_combout\ & (((\cpu1|Mux581~1_combout\ & \cpu1|pre_code[7]~0_combout\)) # (!\cpu1|Selector188~0_combout\))) # (!\cpu1|Selector186~0_combout\ & (\cpu1|Mux581~1_combout\ & (\cpu1|pre_code[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector186~0_combout\,
	datab => \cpu1|Mux581~1_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector188~0_combout\,
	combout => \cpu1|Selector186~1_combout\);

-- Location: FF_X11_Y19_N5
\cpu1|acca[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector186~1_combout\,
	ena => \cpu1|acca[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|acca\(7));

-- Location: LCCOMB_X8_Y13_N12
\cpu1|Selector363~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector363~0_combout\ = (\cpu1|right_ctrl.acca_right~2_combout\ & ((\cpu1|acca\(7)) # ((\cpu1|right~0_combout\ & \cpu1|accb\(7))))) # (!\cpu1|right_ctrl.acca_right~2_combout\ & (\cpu1|right~0_combout\ & ((\cpu1|accb\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right_ctrl.acca_right~2_combout\,
	datab => \cpu1|right~0_combout\,
	datac => \cpu1|acca\(7),
	datad => \cpu1|accb\(7),
	combout => \cpu1|Selector363~0_combout\);

-- Location: LCCOMB_X8_Y13_N18
\cpu1|Selector363~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector363~1_combout\ = (\cpu1|Selector355~0_combout\) # ((\cpu1|ea\(7) & \cpu1|right_ctrl.ea_right~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(7),
	datac => \cpu1|Selector355~0_combout\,
	datad => \cpu1|right_ctrl.ea_right~0_combout\,
	combout => \cpu1|Selector363~1_combout\);

-- Location: LCCOMB_X8_Y13_N0
\cpu1|Selector363~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector363~2_combout\ = (\cpu1|Selector363~0_combout\) # ((\cpu1|Selector363~1_combout\) # ((!\cpu1|WideOr10~0_combout\ & \cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector363~0_combout\,
	datab => \cpu1|WideOr10~0_combout\,
	datac => \cpu1|md\(7),
	datad => \cpu1|Selector363~1_combout\,
	combout => \cpu1|Selector363~2_combout\);

-- Location: LCCOMB_X9_Y22_N26
\cpu1|Selector380~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector380~8_combout\ = (\cpu1|Selector380~3_combout\) # ((\cpu1|Selector380~7_combout\) # ((\cpu1|Selector387~4_combout\ & \cpu1|Selector363~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~4_combout\,
	datab => \cpu1|Selector363~2_combout\,
	datac => \cpu1|Selector380~3_combout\,
	datad => \cpu1|Selector380~7_combout\,
	combout => \cpu1|Selector380~8_combout\);

-- Location: LCCOMB_X14_Y16_N0
\cpu1|Selector178~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector178~0_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector380~8_combout\) # ((!\cpu1|Selector185~0_combout\ & \cpu1|pre_code[7]~0_combout\)))) # (!\cpu1|Selector423~0_combout\ & (!\cpu1|Selector185~0_combout\ & 
-- (\cpu1|pre_code[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector185~0_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector380~8_combout\,
	combout => \cpu1|Selector178~0_combout\);

-- Location: FF_X14_Y16_N1
\cpu1|ea[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector178~0_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(7));

-- Location: LCCOMB_X10_Y12_N10
\cpu1|state~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~347_combout\ = (\cpu1|state.mul6_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul6_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~347_combout\);

-- Location: FF_X10_Y12_N11
\cpu1|state.mul7_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~347_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mul7_state~q\);

-- Location: LCCOMB_X9_Y14_N4
\cpu1|Mux535~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux535~3_combout\ = (\cpu1|state.mul6_state~q\ & ((\cpu1|ea\(6)) # ((\cpu1|ea\(7) & \cpu1|state.mul7_state~q\)))) # (!\cpu1|state.mul6_state~q\ & (((\cpu1|ea\(7) & \cpu1|state.mul7_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul6_state~q\,
	datab => \cpu1|ea\(6),
	datac => \cpu1|ea\(7),
	datad => \cpu1|state.mul7_state~q\,
	combout => \cpu1|Mux535~3_combout\);

-- Location: LCCOMB_X9_Y14_N2
\cpu1|Mux535~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux535~4_combout\ = (\cpu1|ea\(4) & ((\cpu1|state.mul4_state~q\) # ((\cpu1|ea\(5) & \cpu1|state.mul5_state~q\)))) # (!\cpu1|ea\(4) & (\cpu1|ea\(5) & ((\cpu1|state.mul5_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(4),
	datab => \cpu1|ea\(5),
	datac => \cpu1|state.mul4_state~q\,
	datad => \cpu1|state.mul5_state~q\,
	combout => \cpu1|Mux535~4_combout\);

-- Location: LCCOMB_X9_Y14_N12
\cpu1|Mux535~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux535~5_combout\ = (\cpu1|Mux535~2_combout\) # ((\cpu1|Mux535~1_combout\) # ((\cpu1|Mux535~3_combout\) # (\cpu1|Mux535~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux535~2_combout\,
	datab => \cpu1|Mux535~1_combout\,
	datac => \cpu1|Mux535~3_combout\,
	datad => \cpu1|Mux535~4_combout\,
	combout => \cpu1|Mux535~5_combout\);

-- Location: LCCOMB_X10_Y12_N0
\cpu1|Mux535~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux535~0_combout\ = (\cpu1|ea\(1) & ((\cpu1|state.mul1_state~q\) # ((\cpu1|state.mul0_state~q\ & \cpu1|ea\(0))))) # (!\cpu1|ea\(1) & (\cpu1|state.mul0_state~q\ & ((\cpu1|ea\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(1),
	datab => \cpu1|state.mul0_state~q\,
	datac => \cpu1|state.mul1_state~q\,
	datad => \cpu1|ea\(0),
	combout => \cpu1|Mux535~0_combout\);

-- Location: LCCOMB_X8_Y13_N6
\cpu1|Mux535~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux535~6_combout\ = (\cpu1|Mux535~5_combout\) # ((\cpu1|state.sbranch_state~q\) # ((\cpu1|Mux535~0_combout\) # (!\cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux535~5_combout\,
	datab => \cpu1|state.sbranch_state~q\,
	datac => \cpu1|Mux572~0_combout\,
	datad => \cpu1|Mux535~0_combout\,
	combout => \cpu1|Mux535~6_combout\);

-- Location: LCCOMB_X8_Y13_N28
\cpu1|WideOr10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr10~0_combout\ = (!\cpu1|Mux535~6_combout\ & (((!\cpu1|state.pcrel8_state~q\ & !\cpu1|state.index8_state~q\)) # (!\cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pcrel8_state~q\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|state.index8_state~q\,
	datad => \cpu1|Mux535~6_combout\,
	combout => \cpu1|WideOr10~0_combout\);

-- Location: LCCOMB_X8_Y13_N22
\cpu1|WideOr10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr10~combout\ = ((\cpu1|state.indexed_state~q\ & (!\cpu1|md\(7) & \cpu1|Mux572~0_combout\))) # (!\cpu1|WideOr10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexed_state~q\,
	datab => \cpu1|md\(7),
	datac => \cpu1|Mux572~0_combout\,
	datad => \cpu1|WideOr10~0_combout\,
	combout => \cpu1|WideOr10~combout\);

-- Location: LCCOMB_X7_Y13_N4
\cpu1|Selector368~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector368~3_combout\ = (\cpu1|right~0_combout\) # (\cpu1|WideOr10~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|right~0_combout\,
	datad => \cpu1|WideOr10~combout\,
	combout => \cpu1|Selector368~3_combout\);

-- Location: LCCOMB_X9_Y14_N26
\cpu1|Selector595~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~4_combout\ = (\cpu1|ea\(4) & (!\cpu1|ea\(5) & ((\cpu1|state.mul5_state~q\)))) # (!\cpu1|ea\(4) & ((\cpu1|state.mul4_state~q\) # ((!\cpu1|ea\(5) & \cpu1|state.mul5_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(4),
	datab => \cpu1|ea\(5),
	datac => \cpu1|state.mul4_state~q\,
	datad => \cpu1|state.mul5_state~q\,
	combout => \cpu1|Selector595~4_combout\);

-- Location: LCCOMB_X9_Y14_N24
\cpu1|Selector595~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~3_combout\ = (\cpu1|ea\(7) & (!\cpu1|ea\(6) & (\cpu1|state.mul6_state~q\))) # (!\cpu1|ea\(7) & ((\cpu1|state.mul7_state~q\) # ((!\cpu1|ea\(6) & \cpu1|state.mul6_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(7),
	datab => \cpu1|ea\(6),
	datac => \cpu1|state.mul6_state~q\,
	datad => \cpu1|state.mul7_state~q\,
	combout => \cpu1|Selector595~3_combout\);

-- Location: LCCOMB_X9_Y14_N30
\cpu1|Selector595~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~5_combout\ = (\cpu1|Selector595~4_combout\) # ((\cpu1|Selector595~3_combout\) # ((\cpu1|Mux90~0_combout\ & \cpu1|state.decode1_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux90~0_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Selector595~4_combout\,
	datad => \cpu1|Selector595~3_combout\,
	combout => \cpu1|Selector595~5_combout\);

-- Location: LCCOMB_X11_Y9_N16
\cpu1|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux7~0_combout\ = (\cpu1|op_code\(0) & ((\cpu1|op_code\(3) & (!\cpu1|op_code\(1) & !\cpu1|op_code\(2))) # (!\cpu1|op_code\(3) & (\cpu1|op_code\(1) & \cpu1|op_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux7~0_combout\);

-- Location: LCCOMB_X11_Y9_N26
\cpu1|Selector595~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~1_combout\ = (\cpu1|op_code\(6) & (!\cpu1|Mux24~0_combout\)) # (!\cpu1|op_code\(6) & (((!\cpu1|op_code\(4)) # (!\cpu1|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux24~0_combout\,
	datab => \cpu1|Mux7~0_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(4),
	combout => \cpu1|Selector595~1_combout\);

-- Location: LCCOMB_X9_Y13_N8
\cpu1|Selector595~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~2_combout\ = (\cpu1|Selector594~2_combout\ & ((\cpu1|op_code\(7) & (!\cpu1|Selector487~0_combout\)) # (!\cpu1|op_code\(7) & ((\cpu1|Selector595~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|Selector594~2_combout\,
	datac => \cpu1|Selector487~0_combout\,
	datad => \cpu1|Selector595~1_combout\,
	combout => \cpu1|Selector595~2_combout\);

-- Location: LCCOMB_X9_Y13_N12
\cpu1|Mux167~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux167~0_combout\ = (\cpu1|md\(0) & ((\cpu1|md\(1) & ((\cpu1|md\(2)))) # (!\cpu1|md\(1) & ((\cpu1|md\(3)) # (!\cpu1|md\(2)))))) # (!\cpu1|md\(0) & ((\cpu1|md\(3)) # ((!\cpu1|md\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datab => \cpu1|md\(3),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Mux167~0_combout\);

-- Location: LCCOMB_X10_Y12_N2
\cpu1|Selector595~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~8_combout\ = (\cpu1|ea\(1) & (\cpu1|state.mul0_state~q\ & ((!\cpu1|ea\(0))))) # (!\cpu1|ea\(1) & ((\cpu1|state.mul1_state~q\) # ((\cpu1|state.mul0_state~q\ & !\cpu1|ea\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(1),
	datab => \cpu1|state.mul0_state~q\,
	datac => \cpu1|state.mul1_state~q\,
	datad => \cpu1|ea\(0),
	combout => \cpu1|Selector595~8_combout\);

-- Location: LCCOMB_X10_Y12_N18
\cpu1|Selector595~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~7_combout\ = (\cpu1|state.mul3_state~q\ & (((\cpu1|state.mul2_state~q\ & !\cpu1|ea\(2))) # (!\cpu1|ea\(3)))) # (!\cpu1|state.mul3_state~q\ & (\cpu1|state.mul2_state~q\ & ((!\cpu1|ea\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul3_state~q\,
	datab => \cpu1|state.mul2_state~q\,
	datac => \cpu1|ea\(3),
	datad => \cpu1|ea\(2),
	combout => \cpu1|Selector595~7_combout\);

-- Location: LCCOMB_X9_Y13_N10
\cpu1|Selector595~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~9_combout\ = (\cpu1|Selector595~8_combout\) # ((\cpu1|Selector595~7_combout\) # ((\cpu1|Mux167~0_combout\ & \cpu1|Selector595~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux167~0_combout\,
	datab => \cpu1|Selector595~0_combout\,
	datac => \cpu1|Selector595~8_combout\,
	datad => \cpu1|Selector595~7_combout\,
	combout => \cpu1|Selector595~9_combout\);

-- Location: LCCOMB_X9_Y13_N18
\cpu1|Selector595~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~6_combout\ = (!\cpu1|Mux24~0_combout\ & \cpu1|state.single_op_exec_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Mux24~0_combout\,
	datad => \cpu1|state.single_op_exec_state~q\,
	combout => \cpu1|Selector595~6_combout\);

-- Location: LCCOMB_X9_Y13_N16
\cpu1|Selector595~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~10_combout\ = (\cpu1|Selector595~9_combout\) # ((\cpu1|Selector595~6_combout\) # ((\cpu1|Selector614~2_combout\) # (!\cpu1|Selector580~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector595~9_combout\,
	datab => \cpu1|Selector595~6_combout\,
	datac => \cpu1|Selector614~2_combout\,
	datad => \cpu1|Selector580~1_combout\,
	combout => \cpu1|Selector595~10_combout\);

-- Location: LCCOMB_X9_Y13_N6
\cpu1|Selector595~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector595~11_combout\ = (\cpu1|Selector595~5_combout\) # (((\cpu1|Selector595~2_combout\) # (\cpu1|Selector595~10_combout\)) # (!\cpu1|Selector596~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector595~5_combout\,
	datab => \cpu1|Selector596~7_combout\,
	datac => \cpu1|Selector595~2_combout\,
	datad => \cpu1|Selector595~10_combout\,
	combout => \cpu1|Selector595~11_combout\);

-- Location: LCCOMB_X9_Y13_N0
\cpu1|Selector368~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector368~2_combout\ = (\cpu1|Selector595~11_combout\ & (\cpu1|alu_ctrl.alu_tfr~1_combout\ & (!\cpu1|Selector487~0_combout\))) # (!\cpu1|Selector595~11_combout\ & (((\cpu1|alu_ctrl.alu_tfr~1_combout\ & !\cpu1|Selector487~0_combout\)) # 
-- (!\cpu1|Selector596~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector595~11_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Selector487~0_combout\,
	datad => \cpu1|Selector596~13_combout\,
	combout => \cpu1|Selector368~2_combout\);

-- Location: LCCOMB_X7_Y13_N6
\cpu1|Selector368~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector368~4_combout\ = (!\cpu1|Selector368~3_combout\ & ((\cpu1|Selector368~0_combout\) # ((\cpu1|Selector368~1_combout\ & \cpu1|Selector368~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector368~1_combout\,
	datab => \cpu1|Selector368~3_combout\,
	datac => \cpu1|Selector368~2_combout\,
	datad => \cpu1|Selector368~0_combout\,
	combout => \cpu1|Selector368~4_combout\);

-- Location: LCCOMB_X7_Y13_N20
\cpu1|Selector367~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector367~0_combout\ = (\cpu1|Selector368~3_combout\ & ((\cpu1|Selector368~0_combout\ & (\cpu1|md\(3))) # (!\cpu1|Selector368~0_combout\ & ((\cpu1|accb\(3)))))) # (!\cpu1|Selector368~3_combout\ & (((\cpu1|Selector368~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|accb\(3),
	datac => \cpu1|Selector368~3_combout\,
	datad => \cpu1|Selector368~0_combout\,
	combout => \cpu1|Selector367~0_combout\);

-- Location: LCCOMB_X7_Y13_N18
\cpu1|Selector367\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector367~combout\ = (\cpu1|Selector368~4_combout\ & ((\cpu1|Selector367~0_combout\ & ((\cpu1|acca\(3)))) # (!\cpu1|Selector367~0_combout\ & (\cpu1|ea\(3))))) # (!\cpu1|Selector368~4_combout\ & (((\cpu1|Selector367~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector368~4_combout\,
	datab => \cpu1|ea\(3),
	datac => \cpu1|acca\(3),
	datad => \cpu1|Selector367~0_combout\,
	combout => \cpu1|Selector367~combout\);

-- Location: LCCOMB_X8_Y21_N10
\cpu1|Selector384~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector384~6_combout\ = (\cpu1|WideOr18~0_combout\ & ((\cpu1|Selector352~6_combout\) # ((\cpu1|Selector367~combout\ & \cpu1|Selector387~4_combout\)))) # (!\cpu1|WideOr18~0_combout\ & (((\cpu1|Selector367~combout\ & \cpu1|Selector387~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr18~0_combout\,
	datab => \cpu1|Selector352~6_combout\,
	datac => \cpu1|Selector367~combout\,
	datad => \cpu1|Selector387~4_combout\,
	combout => \cpu1|Selector384~6_combout\);

-- Location: LCCOMB_X5_Y13_N16
\cpu1|WideOr24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr24~1_combout\ = (((!\cpu1|Mux28~7_combout\ & !\cpu1|Mux28~8_combout\)) # (!\cpu1|WideOr20~2_combout\)) # (!\cpu1|Mux572~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux572~0_combout\,
	datab => \cpu1|WideOr20~2_combout\,
	datac => \cpu1|Mux28~7_combout\,
	datad => \cpu1|Mux28~8_combout\,
	combout => \cpu1|WideOr24~1_combout\);

-- Location: LCCOMB_X6_Y11_N20
\cpu1|alu_ctrl.alu_asr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_asr8~0_combout\ = (\cpu1|WideOr20~2_combout\ & (\cpu1|Mux28~1_combout\ & ((\cpu1|Selector487~0_combout\) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr20~2_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datac => \cpu1|Mux28~1_combout\,
	datad => \cpu1|Selector487~0_combout\,
	combout => \cpu1|alu_ctrl.alu_asr8~0_combout\);

-- Location: LCCOMB_X10_Y15_N18
\cpu1|Selector350~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~7_combout\ = (\cpu1|yreg\(4) & ((\cpu1|Mux521~7_combout\) # ((\cpu1|up\(4) & \cpu1|Mux522~5_combout\)))) # (!\cpu1|yreg\(4) & (((\cpu1|up\(4) & \cpu1|Mux522~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(4),
	datab => \cpu1|Mux521~7_combout\,
	datac => \cpu1|up\(4),
	datad => \cpu1|Mux522~5_combout\,
	combout => \cpu1|Selector350~7_combout\);

-- Location: LCCOMB_X10_Y21_N26
\cpu1|Selector350~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~8_combout\ = (\cpu1|Selector350~6_combout\) # ((\cpu1|Selector350~7_combout\) # (\cpu1|Selector350~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector350~6_combout\,
	datac => \cpu1|Selector350~7_combout\,
	datad => \cpu1|Selector350~3_combout\,
	combout => \cpu1|Selector350~8_combout\);

-- Location: LCCOMB_X10_Y21_N20
\cpu1|Selector384~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector384~2_combout\ = (\cpu1|WideOr24~1_combout\ & (\cpu1|alu_ctrl.alu_asr8~0_combout\ & ((\cpu1|Selector350~8_combout\) # (\cpu1|Selector350~2_combout\)))) # (!\cpu1|WideOr24~1_combout\ & (((\cpu1|Selector350~8_combout\) # 
-- (\cpu1|Selector350~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr24~1_combout\,
	datab => \cpu1|alu_ctrl.alu_asr8~0_combout\,
	datac => \cpu1|Selector350~8_combout\,
	datad => \cpu1|Selector350~2_combout\,
	combout => \cpu1|Selector384~2_combout\);

-- Location: LCCOMB_X10_Y21_N22
\cpu1|Selector384~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector384~0_combout\ = (\cpu1|Selector367~combout\ & ((\cpu1|Selector351~6_combout\ & ((\cpu1|alu_ctrl.alu_and~0_combout\))) # (!\cpu1|Selector351~6_combout\ & (\cpu1|alu_ctrl.alu_eor~2_combout\)))) # (!\cpu1|Selector367~combout\ & 
-- (\cpu1|alu_ctrl.alu_eor~2_combout\ & ((\cpu1|Selector351~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datab => \cpu1|Selector367~combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|Selector351~6_combout\,
	combout => \cpu1|Selector384~0_combout\);

-- Location: LCCOMB_X10_Y21_N28
\cpu1|Selector384~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector384~1_combout\ = (\cpu1|Selector384~0_combout\) # ((\cpu1|Selector351~6_combout\ & (!\cpu1|Selector386~0_combout\)) # (!\cpu1|Selector351~6_combout\ & ((\cpu1|alu_ctrl.alu_com~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector386~0_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector384~0_combout\,
	datad => \cpu1|Selector351~6_combout\,
	combout => \cpu1|Selector384~1_combout\);

-- Location: LCCOMB_X8_Y21_N0
\cpu1|Selector384~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector384~4_combout\ = (\cpu1|WideOr17~3_combout\ & ((\cpu1|Add3~9_combout\) # ((\cpu1|WideOr16~combout\ & \cpu1|Add1~8_combout\)))) # (!\cpu1|WideOr17~3_combout\ & (\cpu1|WideOr16~combout\ & ((\cpu1|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr17~3_combout\,
	datab => \cpu1|WideOr16~combout\,
	datac => \cpu1|Add3~9_combout\,
	datad => \cpu1|Add1~8_combout\,
	combout => \cpu1|Selector384~4_combout\);

-- Location: LCCOMB_X12_Y21_N28
\cpu1|Selector384~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector384~3_combout\ = (\cpu1|alu_ctrl.alu_abx~0_combout\ & ((\cpu1|Add5~6_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~6_combout\)))) # (!\cpu1|alu_ctrl.alu_abx~0_combout\ & (\cpu1|alu_ctrl.alu_neg~0_combout\ & 
-- ((\cpu1|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|Add5~6_combout\,
	datad => \cpu1|Add6~6_combout\,
	combout => \cpu1|Selector384~3_combout\);

-- Location: LCCOMB_X12_Y21_N2
\cpu1|Selector384~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector384~5_combout\ = (\cpu1|Selector384~4_combout\) # ((\cpu1|Selector384~3_combout\) # ((\cpu1|Add7~4_combout\ & \cpu1|alu_ctrl.alu_daa~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector384~4_combout\,
	datab => \cpu1|Add7~4_combout\,
	datac => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datad => \cpu1|Selector384~3_combout\,
	combout => \cpu1|Selector384~5_combout\);

-- Location: LCCOMB_X12_Y21_N16
\cpu1|Selector384~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector384~7_combout\ = (\cpu1|Selector384~6_combout\) # ((\cpu1|Selector384~2_combout\) # ((\cpu1|Selector384~1_combout\) # (\cpu1|Selector384~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector384~6_combout\,
	datab => \cpu1|Selector384~2_combout\,
	datac => \cpu1|Selector384~1_combout\,
	datad => \cpu1|Selector384~5_combout\,
	combout => \cpu1|Selector384~7_combout\);

-- Location: LCCOMB_X14_Y16_N12
\cpu1|Selector182~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector182~0_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector384~7_combout\) # ((!\cpu1|Selector185~0_combout\ & \cpu1|pre_code[3]~4_combout\)))) # (!\cpu1|Selector423~0_combout\ & (!\cpu1|Selector185~0_combout\ & 
-- (\cpu1|pre_code[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector185~0_combout\,
	datac => \cpu1|pre_code[3]~4_combout\,
	datad => \cpu1|Selector384~7_combout\,
	combout => \cpu1|Selector182~0_combout\);

-- Location: FF_X14_Y16_N13
\cpu1|ea[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector182~0_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(3));

-- Location: LCCOMB_X16_Y13_N26
\cpu1|Selector539~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector539~1_combout\ = (\cpu1|ea\(2) & ((\cpu1|state.pshs_dp_state~q\) # ((!\cpu1|ea\(3) & \cpu1|Selector539~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(3),
	datab => \cpu1|ea\(2),
	datac => \cpu1|state.pshs_dp_state~q\,
	datad => \cpu1|Selector539~0_combout\,
	combout => \cpu1|Selector539~1_combout\);

-- Location: FF_X16_Y13_N27
\cpu1|state.pshs_accb_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector539~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_accb_state~q\);

-- Location: LCCOMB_X15_Y13_N18
\cpu1|Selector538~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector538~1_combout\ = (\cpu1|state.pshs_accb_state~q\) # ((!\cpu1|ea\(2) & \cpu1|Selector540~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_accb_state~q\,
	datac => \cpu1|ea\(2),
	datad => \cpu1|Selector540~0_combout\,
	combout => \cpu1|Selector538~1_combout\);

-- Location: LCCOMB_X15_Y13_N28
\cpu1|Selector540~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector540~1_combout\ = (\cpu1|ea\(0) & ((\cpu1|state.pshs_acca_state~q\) # ((!\cpu1|ea\(1) & \cpu1|Selector538~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(0),
	datab => \cpu1|ea\(1),
	datac => \cpu1|Selector538~1_combout\,
	datad => \cpu1|state.pshs_acca_state~q\,
	combout => \cpu1|Selector540~1_combout\);

-- Location: FF_X15_Y13_N29
\cpu1|state.pshs_cc_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector540~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshs_cc_state~q\);

-- Location: LCCOMB_X14_Y13_N12
\cpu1|Selector564~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector564~0_combout\ = (\cpu1|state.pshu_accb_state~q\) # ((!\cpu1|ea\(2) & \cpu1|Selector566~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(2),
	datac => \cpu1|Selector566~0_combout\,
	datad => \cpu1|state.pshu_accb_state~q\,
	combout => \cpu1|Selector564~0_combout\);

-- Location: LCCOMB_X14_Y13_N0
\cpu1|Selector566~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector566~1_combout\ = (\cpu1|ea\(0) & ((\cpu1|state.pshu_acca_state~q\) # ((\cpu1|Selector564~0_combout\ & !\cpu1|ea\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector564~0_combout\,
	datab => \cpu1|ea\(1),
	datac => \cpu1|state.pshu_acca_state~q\,
	datad => \cpu1|ea\(0),
	combout => \cpu1|Selector566~1_combout\);

-- Location: FF_X14_Y13_N1
\cpu1|state.pshu_cc_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector566~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pshu_cc_state~q\);

-- Location: LCCOMB_X10_Y11_N4
\cpu1|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector30~1_combout\ = (\cpu1|Selector30~0_combout\ & ((\cpu1|Mux28~1_combout\) # ((\cpu1|saved_state.dual_op_write8_state~q\ & \cpu1|Selector428~4_combout\)))) # (!\cpu1|Selector30~0_combout\ & (((\cpu1|saved_state.dual_op_write8_state~q\ & 
-- \cpu1|Selector428~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector30~0_combout\,
	datab => \cpu1|Mux28~1_combout\,
	datac => \cpu1|saved_state.dual_op_write8_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|Selector30~1_combout\);

-- Location: FF_X10_Y11_N5
\cpu1|saved_state.dual_op_write8_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector30~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.dual_op_write8_state~q\);

-- Location: LCCOMB_X12_Y13_N30
\cpu1|Selector459~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector459~2_combout\ = (\cpu1|state.dual_op_write16_state~q\) # ((\cpu1|Mux28~1_combout\ & \cpu1|Selector459~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~1_combout\,
	datab => \cpu1|state.dual_op_write16_state~q\,
	datac => \cpu1|Selector459~1_combout\,
	combout => \cpu1|Selector459~2_combout\);

-- Location: LCCOMB_X11_Y11_N10
\cpu1|Selector459~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector459~3_combout\ = (\cpu1|Selector459~2_combout\) # ((\cpu1|saved_state.dual_op_write8_state~q\ & \cpu1|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|saved_state.dual_op_write8_state~q\,
	datac => \cpu1|Selector459~2_combout\,
	datad => \cpu1|Selector460~1_combout\,
	combout => \cpu1|Selector459~3_combout\);

-- Location: FF_X11_Y11_N11
\cpu1|state.dual_op_write8_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector459~3_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.dual_op_write8_state~q\);

-- Location: LCCOMB_X11_Y13_N18
\cpu1|Selector596~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~4_combout\ = (!\cpu1|state.dual_op_read8_state~q\ & (!\cpu1|state.vect_lo_state~q\ & (!\cpu1|state.pshu_cc_state~q\ & !\cpu1|state.dual_op_write8_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.dual_op_read8_state~q\,
	datab => \cpu1|state.vect_lo_state~q\,
	datac => \cpu1|state.pshu_cc_state~q\,
	datad => \cpu1|state.dual_op_write8_state~q\,
	combout => \cpu1|Selector596~4_combout\);

-- Location: LCCOMB_X11_Y13_N24
\cpu1|Selector596~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~5_combout\ = (\cpu1|Selector596~3_combout\ & (!\cpu1|state.vect_hi_state~q\ & (!\cpu1|state.pshs_cc_state~q\ & \cpu1|Selector596~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector596~3_combout\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|state.pshs_cc_state~q\,
	datad => \cpu1|Selector596~4_combout\,
	combout => \cpu1|Selector596~5_combout\);

-- Location: LCCOMB_X10_Y13_N16
\cpu1|Selector596~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~7_combout\ = (\cpu1|Selector580~4_combout\ & (\cpu1|WideOr87~4_combout\ & (\cpu1|Selector596~6_combout\ & \cpu1|Selector596~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector580~4_combout\,
	datab => \cpu1|WideOr87~4_combout\,
	datac => \cpu1|Selector596~6_combout\,
	datad => \cpu1|Selector596~5_combout\,
	combout => \cpu1|Selector596~7_combout\);

-- Location: LCCOMB_X9_Y13_N2
\cpu1|Selector614~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector614~3_combout\ = (!\cpu1|Selector594~1_combout\ & (!\cpu1|Selector614~2_combout\ & (!\cpu1|Selector581~3_combout\ & \cpu1|Selector596~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector594~1_combout\,
	datab => \cpu1|Selector614~2_combout\,
	datac => \cpu1|Selector581~3_combout\,
	datad => \cpu1|Selector596~7_combout\,
	combout => \cpu1|Selector614~3_combout\);

-- Location: LCCOMB_X5_Y11_N18
\cpu1|Selector614~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector614~0_combout\ = (\cpu1|op_code\(6) & (((\cpu1|Mux31~0_combout\)))) # (!\cpu1|op_code\(6) & (((!\cpu1|Mux8~0_combout\)) # (!\cpu1|op_code\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|op_code\(4),
	datac => \cpu1|Mux31~0_combout\,
	datad => \cpu1|Mux8~0_combout\,
	combout => \cpu1|Selector614~0_combout\);

-- Location: LCCOMB_X5_Y11_N22
\cpu1|Selector614~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector614~1_combout\ = (!\cpu1|op_code\(5) & ((\cpu1|op_code\(7) & ((!\cpu1|Selector487~0_combout\))) # (!\cpu1|op_code\(7) & (\cpu1|Selector614~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector614~0_combout\,
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Selector487~0_combout\,
	combout => \cpu1|Selector614~1_combout\);

-- Location: LCCOMB_X6_Y14_N26
\cpu1|Selector614~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector614~4_combout\ = ((\cpu1|state.decode1_state~q\ & ((\cpu1|Selector614~1_combout\) # (\cpu1|Mux90~0_combout\)))) # (!\cpu1|Selector614~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector614~3_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Selector614~1_combout\,
	datad => \cpu1|Mux90~0_combout\,
	combout => \cpu1|Selector614~4_combout\);

-- Location: LCCOMB_X6_Y14_N30
\cpu1|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr15~0_combout\ = (\cpu1|Selector286~0_combout\ & (((!\cpu1|state.int_entire_state~q\ & !\cpu1|Selector614~4_combout\)) # (!\cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux572~0_combout\,
	datab => \cpu1|Selector286~0_combout\,
	datac => \cpu1|state.int_entire_state~q\,
	datad => \cpu1|Selector614~4_combout\,
	combout => \cpu1|WideOr15~0_combout\);

-- Location: LCCOMB_X10_Y14_N4
\cpu1|Selector392~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector392~0_combout\ = (!\cpu1|alu_ctrl.alu_tfr~0_combout\ & (((!\cpu1|state.cwai_state~q\ & !\cpu1|state.andcc_state~q\)) # (!\cpu1|Mux572~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.cwai_state~q\,
	datab => \cpu1|state.andcc_state~q\,
	datac => \cpu1|alu_ctrl.alu_tfr~0_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|Selector392~0_combout\);

-- Location: LCCOMB_X6_Y20_N14
\cpu1|Selector387~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~2_combout\ = (!\cpu1|alu_ctrl.alu_st16~2_combout\ & (\cpu1|WideOr15~0_combout\ & (\cpu1|Selector392~0_combout\ & !\cpu1|alu_ctrl.alu_orcc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_st16~2_combout\,
	datab => \cpu1|WideOr15~0_combout\,
	datac => \cpu1|Selector392~0_combout\,
	datad => \cpu1|alu_ctrl.alu_orcc~0_combout\,
	combout => \cpu1|Selector387~2_combout\);

-- Location: LCCOMB_X7_Y20_N0
\cpu1|Selector386~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector386~0_combout\ = (\cpu1|WideOr23~3_combout\ & \cpu1|Selector387~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr23~3_combout\,
	datad => \cpu1|Selector387~2_combout\,
	combout => \cpu1|Selector386~0_combout\);

-- Location: LCCOMB_X10_Y21_N0
\cpu1|Selector382~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector382~0_combout\ = (\cpu1|Selector365~2_combout\ & ((\cpu1|Selector349~6_combout\ & (\cpu1|alu_ctrl.alu_and~0_combout\)) # (!\cpu1|Selector349~6_combout\ & ((\cpu1|alu_ctrl.alu_eor~2_combout\))))) # (!\cpu1|Selector365~2_combout\ & 
-- (((\cpu1|Selector349~6_combout\ & \cpu1|alu_ctrl.alu_eor~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector365~2_combout\,
	datab => \cpu1|alu_ctrl.alu_and~0_combout\,
	datac => \cpu1|Selector349~6_combout\,
	datad => \cpu1|alu_ctrl.alu_eor~2_combout\,
	combout => \cpu1|Selector382~0_combout\);

-- Location: LCCOMB_X10_Y21_N30
\cpu1|Selector382~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector382~1_combout\ = (\cpu1|Selector382~0_combout\) # ((\cpu1|Selector349~6_combout\ & (!\cpu1|Selector386~0_combout\)) # (!\cpu1|Selector349~6_combout\ & ((\cpu1|alu_ctrl.alu_com~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector386~0_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector349~6_combout\,
	datad => \cpu1|Selector382~0_combout\,
	combout => \cpu1|Selector382~1_combout\);

-- Location: LCCOMB_X10_Y21_N18
\cpu1|Selector382~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector382~6_combout\ = (\cpu1|Selector365~2_combout\ & ((\cpu1|Selector387~4_combout\) # ((\cpu1|WideOr18~0_combout\ & \cpu1|Selector350~9_combout\)))) # (!\cpu1|Selector365~2_combout\ & (\cpu1|WideOr18~0_combout\ & 
-- ((\cpu1|Selector350~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector365~2_combout\,
	datab => \cpu1|WideOr18~0_combout\,
	datac => \cpu1|Selector387~4_combout\,
	datad => \cpu1|Selector350~9_combout\,
	combout => \cpu1|Selector382~6_combout\);

-- Location: LCCOMB_X9_Y21_N10
\cpu1|Selector382~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector382~4_combout\ = (\cpu1|WideOr17~3_combout\ & ((\cpu1|Add3~13_combout\) # ((\cpu1|WideOr16~combout\ & \cpu1|Add1~12_combout\)))) # (!\cpu1|WideOr17~3_combout\ & (((\cpu1|WideOr16~combout\ & \cpu1|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr17~3_combout\,
	datab => \cpu1|Add3~13_combout\,
	datac => \cpu1|WideOr16~combout\,
	datad => \cpu1|Add1~12_combout\,
	combout => \cpu1|Selector382~4_combout\);

-- Location: LCCOMB_X9_Y21_N12
\cpu1|Selector382~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector382~3_combout\ = (\cpu1|Add5~10_combout\ & ((\cpu1|alu_ctrl.alu_abx~0_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~10_combout\)))) # (!\cpu1|Add5~10_combout\ & (\cpu1|alu_ctrl.alu_neg~0_combout\ & (\cpu1|Add6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add5~10_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|Add6~10_combout\,
	datad => \cpu1|alu_ctrl.alu_abx~0_combout\,
	combout => \cpu1|Selector382~3_combout\);

-- Location: LCCOMB_X9_Y21_N8
\cpu1|Selector382~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector382~5_combout\ = (\cpu1|Selector382~4_combout\) # ((\cpu1|Selector382~3_combout\) # ((\cpu1|alu_ctrl.alu_daa~0_combout\ & \cpu1|Add7~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector382~4_combout\,
	datab => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datac => \cpu1|Add7~8_combout\,
	datad => \cpu1|Selector382~3_combout\,
	combout => \cpu1|Selector382~5_combout\);

-- Location: LCCOMB_X10_Y21_N4
\cpu1|Selector382~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector382~2_combout\ = (\cpu1|Selector348~6_combout\ & ((\cpu1|alu_ctrl.alu_asr8~0_combout\) # (!\cpu1|WideOr24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr24~1_combout\,
	datac => \cpu1|alu_ctrl.alu_asr8~0_combout\,
	datad => \cpu1|Selector348~6_combout\,
	combout => \cpu1|Selector382~2_combout\);

-- Location: LCCOMB_X9_Y21_N2
\cpu1|Selector382~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector382~7_combout\ = (\cpu1|Selector382~1_combout\) # ((\cpu1|Selector382~6_combout\) # ((\cpu1|Selector382~5_combout\) # (\cpu1|Selector382~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector382~1_combout\,
	datab => \cpu1|Selector382~6_combout\,
	datac => \cpu1|Selector382~5_combout\,
	datad => \cpu1|Selector382~2_combout\,
	combout => \cpu1|Selector382~7_combout\);

-- Location: LCCOMB_X5_Y12_N2
\cpu1|Selector277~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector277~0_combout\ = (\cpu1|md\(4) & (((\cpu1|Selector280~7_combout\ & \cpu1|pre_code[5]~2_combout\)) # (!\cpu1|WideOr87~2_combout\))) # (!\cpu1|md\(4) & (\cpu1|Selector280~7_combout\ & (\cpu1|pre_code[5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|Selector280~7_combout\,
	datac => \cpu1|pre_code[5]~2_combout\,
	datad => \cpu1|WideOr87~2_combout\,
	combout => \cpu1|Selector277~0_combout\);

-- Location: LCCOMB_X5_Y12_N20
\cpu1|Selector277~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector277~1_combout\ = (\cpu1|Selector277~0_combout\) # ((\cpu1|Selector382~7_combout\ & \cpu1|Selector280~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector382~7_combout\,
	datac => \cpu1|Selector280~5_combout\,
	datad => \cpu1|Selector277~0_combout\,
	combout => \cpu1|Selector277~1_combout\);

-- Location: FF_X5_Y12_N21
\cpu1|md[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector277~1_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(5));

-- Location: LCCOMB_X5_Y12_N28
\cpu1|Mux374~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux374~0_combout\ = (\cpu1|md\(5)) # ((\cpu1|md\(6)) # (\cpu1|md\(4) $ (\cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(5),
	datac => \cpu1|md\(7),
	datad => \cpu1|md\(6),
	combout => \cpu1|Mux374~0_combout\);

-- Location: LCCOMB_X4_Y11_N0
\cpu1|Mux584~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux584~3_combout\ = ((\cpu1|state.muld_state~q\) # ((\cpu1|state.exg2_state~q\ & !\cpu1|Mux374~0_combout\))) # (!\cpu1|WideOr87~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~2_combout\,
	datab => \cpu1|state.muld_state~q\,
	datac => \cpu1|state.exg2_state~q\,
	datad => \cpu1|Mux374~0_combout\,
	combout => \cpu1|Mux584~3_combout\);

-- Location: LCCOMB_X4_Y11_N30
\cpu1|Mux584~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux584~4_combout\ = (\cpu1|Mux584~2_combout\) # ((\cpu1|Mux584~3_combout\) # ((\cpu1|Mux110~1_combout\ & \cpu1|state.decode1_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux584~2_combout\,
	datab => \cpu1|Mux584~3_combout\,
	datac => \cpu1|Mux110~1_combout\,
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Mux584~4_combout\);

-- Location: LCCOMB_X14_Y11_N6
\cpu1|Selector196~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector196~0_combout\ = (\cpu1|Mux585~0_combout\) # ((!\cpu1|Mux584~4_combout\ & ((\cpu1|WideOr227~0_combout\) # (\cpu1|Mux353~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr227~0_combout\,
	datab => \cpu1|Mux585~0_combout\,
	datac => \cpu1|Mux584~4_combout\,
	datad => \cpu1|Mux353~0_combout\,
	combout => \cpu1|Selector196~0_combout\);

-- Location: LCCOMB_X14_Y16_N18
\cpu1|Selector197~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector197~0_combout\ = (\cpu1|Mux585~0_combout\ & ((\cpu1|pre_code[4]~3_combout\) # ((!\cpu1|Selector196~0_combout\ & \cpu1|Selector383~8_combout\)))) # (!\cpu1|Mux585~0_combout\ & (!\cpu1|Selector196~0_combout\ & (\cpu1|Selector383~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux585~0_combout\,
	datab => \cpu1|Selector196~0_combout\,
	datac => \cpu1|Selector383~8_combout\,
	datad => \cpu1|pre_code[4]~3_combout\,
	combout => \cpu1|Selector197~0_combout\);

-- Location: FF_X14_Y16_N19
\cpu1|accb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector197~0_combout\,
	ena => \cpu1|accb[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|accb\(4));

-- Location: LCCOMB_X7_Y13_N30
\cpu1|Selector366~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector366~0_combout\ = (\cpu1|Selector368~3_combout\ & ((\cpu1|Selector368~0_combout\ & ((\cpu1|md\(4)))) # (!\cpu1|Selector368~0_combout\ & (\cpu1|accb\(4))))) # (!\cpu1|Selector368~3_combout\ & (((\cpu1|Selector368~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|accb\(4),
	datab => \cpu1|Selector368~3_combout\,
	datac => \cpu1|md\(4),
	datad => \cpu1|Selector368~0_combout\,
	combout => \cpu1|Selector366~0_combout\);

-- Location: LCCOMB_X7_Y13_N12
\cpu1|Selector366\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector366~combout\ = (\cpu1|Selector366~0_combout\ & (((\cpu1|acca\(4)) # (!\cpu1|Selector368~4_combout\)))) # (!\cpu1|Selector366~0_combout\ & (\cpu1|ea\(4) & ((\cpu1|Selector368~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(4),
	datab => \cpu1|acca\(4),
	datac => \cpu1|Selector366~0_combout\,
	datad => \cpu1|Selector368~4_combout\,
	combout => \cpu1|Selector366~combout\);

-- Location: LCCOMB_X10_Y21_N8
\cpu1|Selector383~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector383~0_combout\ = (\cpu1|alu_ctrl.alu_eor~2_combout\ & (\cpu1|Selector366~combout\ $ (((\cpu1|Selector350~8_combout\) # (\cpu1|Selector350~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector366~combout\,
	datab => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datac => \cpu1|Selector350~8_combout\,
	datad => \cpu1|Selector350~2_combout\,
	combout => \cpu1|Selector383~0_combout\);

-- Location: LCCOMB_X10_Y21_N10
\cpu1|Selector383~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector383~1_combout\ = (\cpu1|Selector350~9_combout\ & (((\cpu1|Selector366~combout\ & \cpu1|alu_ctrl.alu_and~0_combout\)) # (!\cpu1|Selector386~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector366~combout\,
	datab => \cpu1|alu_ctrl.alu_and~0_combout\,
	datac => \cpu1|Selector386~0_combout\,
	datad => \cpu1|Selector350~9_combout\,
	combout => \cpu1|Selector383~1_combout\);

-- Location: LCCOMB_X10_Y21_N16
\cpu1|Selector383~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector383~2_combout\ = (\cpu1|Selector383~0_combout\) # ((\cpu1|Selector383~1_combout\) # ((!\cpu1|Selector350~9_combout\ & \cpu1|alu_ctrl.alu_com~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector350~9_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector383~0_combout\,
	datad => \cpu1|Selector383~1_combout\,
	combout => \cpu1|Selector383~2_combout\);

-- Location: LCCOMB_X10_Y19_N24
\cpu1|Selector383~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector383~3_combout\ = (!\cpu1|WideOr24~0_combout\ & ((\cpu1|Selector349~8_combout\) # ((\cpu1|Selector349~0_combout\) # (\cpu1|Selector349~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector349~8_combout\,
	datab => \cpu1|Selector349~0_combout\,
	datac => \cpu1|Selector349~1_combout\,
	datad => \cpu1|WideOr24~0_combout\,
	combout => \cpu1|Selector383~3_combout\);

-- Location: LCCOMB_X10_Y21_N14
\cpu1|Selector383~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector383~7_combout\ = (\cpu1|Selector366~combout\ & ((\cpu1|Selector387~4_combout\) # ((\cpu1|WideOr18~0_combout\ & \cpu1|Selector351~6_combout\)))) # (!\cpu1|Selector366~combout\ & (\cpu1|WideOr18~0_combout\ & ((\cpu1|Selector351~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector366~combout\,
	datab => \cpu1|WideOr18~0_combout\,
	datac => \cpu1|Selector387~4_combout\,
	datad => \cpu1|Selector351~6_combout\,
	combout => \cpu1|Selector383~7_combout\);

-- Location: LCCOMB_X8_Y21_N8
\cpu1|Selector383~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector383~5_combout\ = (\cpu1|Add1~10_combout\ & ((\cpu1|WideOr16~combout\) # ((\cpu1|WideOr17~3_combout\ & \cpu1|Add3~11_combout\)))) # (!\cpu1|Add1~10_combout\ & (((\cpu1|WideOr17~3_combout\ & \cpu1|Add3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add1~10_combout\,
	datab => \cpu1|WideOr16~combout\,
	datac => \cpu1|WideOr17~3_combout\,
	datad => \cpu1|Add3~11_combout\,
	combout => \cpu1|Selector383~5_combout\);

-- Location: LCCOMB_X12_Y21_N10
\cpu1|Selector383~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector383~4_combout\ = (\cpu1|alu_ctrl.alu_abx~0_combout\ & ((\cpu1|Add5~8_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~8_combout\)))) # (!\cpu1|alu_ctrl.alu_abx~0_combout\ & (\cpu1|alu_ctrl.alu_neg~0_combout\ & 
-- (\cpu1|Add6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|Add6~8_combout\,
	datad => \cpu1|Add5~8_combout\,
	combout => \cpu1|Selector383~4_combout\);

-- Location: LCCOMB_X12_Y21_N24
\cpu1|Selector383~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector383~6_combout\ = (\cpu1|Selector383~5_combout\) # ((\cpu1|Selector383~4_combout\) # ((\cpu1|Add7~6_combout\ & \cpu1|alu_ctrl.alu_daa~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add7~6_combout\,
	datab => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datac => \cpu1|Selector383~5_combout\,
	datad => \cpu1|Selector383~4_combout\,
	combout => \cpu1|Selector383~6_combout\);

-- Location: LCCOMB_X12_Y21_N30
\cpu1|Selector383~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector383~8_combout\ = (\cpu1|Selector383~2_combout\) # ((\cpu1|Selector383~3_combout\) # ((\cpu1|Selector383~7_combout\) # (\cpu1|Selector383~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector383~2_combout\,
	datab => \cpu1|Selector383~3_combout\,
	datac => \cpu1|Selector383~7_combout\,
	datad => \cpu1|Selector383~6_combout\,
	combout => \cpu1|Selector383~8_combout\);

-- Location: LCCOMB_X14_Y16_N28
\cpu1|Selector181~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector181~0_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector383~8_combout\) # ((!\cpu1|Selector185~0_combout\ & \cpu1|pre_code[4]~3_combout\)))) # (!\cpu1|Selector423~0_combout\ & (!\cpu1|Selector185~0_combout\ & 
-- ((\cpu1|pre_code[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector185~0_combout\,
	datac => \cpu1|Selector383~8_combout\,
	datad => \cpu1|pre_code[4]~3_combout\,
	combout => \cpu1|Selector181~0_combout\);

-- Location: FF_X14_Y16_N29
\cpu1|ea[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector181~0_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(4));

-- Location: LCCOMB_X9_Y10_N24
\cpu1|state~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~318_combout\ = (!\cpu1|ea\(4) & ((\cpu1|state.indexaddr2_state~q\) # (!\cpu1|state~311_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~311_combout\,
	datac => \cpu1|state.indexaddr2_state~q\,
	datad => \cpu1|ea\(4),
	combout => \cpu1|state~318_combout\);

-- Location: LCCOMB_X10_Y13_N12
\cpu1|Selector433~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector433~0_combout\ = (\cpu1|md\(0) & (!\cpu1|md\(4) & ((!\cpu1|md\(3)) # (!\cpu1|md\(2))))) # (!\cpu1|md\(0) & (((!\cpu1|md\(2) & !\cpu1|md\(3))) # (!\cpu1|md\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datab => \cpu1|md\(2),
	datac => \cpu1|md\(4),
	datad => \cpu1|md\(3),
	combout => \cpu1|Selector433~0_combout\);

-- Location: LCCOMB_X10_Y13_N2
\cpu1|Selector459~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector459~0_combout\ = (\cpu1|state.indexed_state~q\ & (((\cpu1|md\(1) & \cpu1|Selector433~0_combout\)) # (!\cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datab => \cpu1|md\(7),
	datac => \cpu1|state.indexed_state~q\,
	datad => \cpu1|Selector433~0_combout\,
	combout => \cpu1|Selector459~0_combout\);

-- Location: LCCOMB_X10_Y13_N8
\cpu1|Selector460~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector460~1_combout\ = (\cpu1|WideOr97~combout\) # ((\cpu1|Selector460~0_combout\) # ((\cpu1|state~318_combout\) # (\cpu1|Selector459~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr97~combout\,
	datab => \cpu1|Selector460~0_combout\,
	datac => \cpu1|state~318_combout\,
	datad => \cpu1|Selector459~0_combout\,
	combout => \cpu1|Selector460~1_combout\);

-- Location: LCCOMB_X11_Y11_N26
\cpu1|Selector457~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector457~2_combout\ = (\cpu1|Selector457~3_combout\) # ((\cpu1|saved_state.dual_op_read16_state~q\ & \cpu1|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|saved_state.dual_op_read16_state~q\,
	datac => \cpu1|Selector457~3_combout\,
	datad => \cpu1|Selector460~1_combout\,
	combout => \cpu1|Selector457~2_combout\);

-- Location: FF_X11_Y11_N27
\cpu1|state.dual_op_read16_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector457~2_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.dual_op_read16_state~q\);

-- Location: LCCOMB_X11_Y11_N0
\cpu1|state~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~375_combout\ = (\cpu1|state.dual_op_read16_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~28_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state.dual_op_read16_state~q\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~375_combout\);

-- Location: FF_X11_Y11_N1
\cpu1|state.dual_op_read16_2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~375_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.dual_op_read16_2_state~q\);

-- Location: LCCOMB_X11_Y11_N20
\cpu1|state~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~376_combout\ = (\cpu1|state.indirect_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.indirect_state~q\,
	combout => \cpu1|state~376_combout\);

-- Location: FF_X11_Y11_N21
\cpu1|state.indirect2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~376_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.indirect2_state~q\);

-- Location: LCCOMB_X11_Y10_N16
\cpu1|WideOr87~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr87~4_combout\ = (!\cpu1|state.dual_op_read16_2_state~q\ & (!\cpu1|state.imm16_state~q\ & (!\cpu1|state.indirect2_state~q\ & \cpu1|WideOr76~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.dual_op_read16_2_state~q\,
	datab => \cpu1|state.imm16_state~q\,
	datac => \cpu1|state.indirect2_state~q\,
	datad => \cpu1|WideOr76~0_combout\,
	combout => \cpu1|WideOr87~4_combout\);

-- Location: LCCOMB_X8_Y12_N20
\cpu1|md~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|md~2_combout\ = ((\cpu1|Selector426~2_combout\) # (\cpu1|Selector581~3_combout\)) # (!\cpu1|WideOr87~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~4_combout\,
	datab => \cpu1|Selector426~2_combout\,
	datac => \cpu1|Selector581~3_combout\,
	combout => \cpu1|md~2_combout\);

-- Location: LCCOMB_X8_Y12_N12
\cpu1|Selector281~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector281~2_combout\ = ((!\cpu1|state.mul_state~q\ & (!\cpu1|Selector425~0_combout\ & !\cpu1|md~2_combout\))) # (!\cpu1|WideOr87~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul_state~q\,
	datab => \cpu1|WideOr87~2_combout\,
	datac => \cpu1|Selector425~0_combout\,
	datad => \cpu1|md~2_combout\,
	combout => \cpu1|Selector281~2_combout\);

-- Location: LCCOMB_X9_Y12_N0
\cpu1|Selector281~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector281~3_combout\ = (!\cpu1|Selector281~2_combout\ & ((\cpu1|md~2_combout\ & (\cpu1|pre_code[1]~5_combout\)) # (!\cpu1|md~2_combout\ & ((\cpu1|Selector386~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector281~2_combout\,
	datab => \cpu1|md~2_combout\,
	datac => \cpu1|pre_code[1]~5_combout\,
	datad => \cpu1|Selector386~8_combout\,
	combout => \cpu1|Selector281~3_combout\);

-- Location: LCCOMB_X9_Y12_N30
\cpu1|Selector281~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector281~4_combout\ = (\cpu1|Selector281~3_combout\) # ((\cpu1|md\(0) & ((!\cpu1|WideOr87~1_combout\) # (!\cpu1|WideOr87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~0_combout\,
	datab => \cpu1|md\(0),
	datac => \cpu1|WideOr87~1_combout\,
	datad => \cpu1|Selector281~3_combout\,
	combout => \cpu1|Selector281~4_combout\);

-- Location: FF_X9_Y12_N31
\cpu1|md[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector281~4_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(1));

-- Location: LCCOMB_X6_Y12_N30
\cpu1|Mux370~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~2_combout\ = (!\cpu1|md\(3) & (!\cpu1|md\(0) & (!\cpu1|md\(1) & !\cpu1|md\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Mux370~2_combout\);

-- Location: LCCOMB_X6_Y12_N20
\cpu1|Selector592~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector592~0_combout\ = (\cpu1|Mux370~2_combout\ & ((\cpu1|state.exg_state~q\) # ((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux349~2_combout\)))) # (!\cpu1|Mux370~2_combout\ & (((!\cpu1|WideOr227~0_combout\ & \cpu1|Mux349~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux370~2_combout\,
	datab => \cpu1|state.exg_state~q\,
	datac => \cpu1|WideOr227~0_combout\,
	datad => \cpu1|Mux349~2_combout\,
	combout => \cpu1|Selector592~0_combout\);

-- Location: LCCOMB_X10_Y15_N0
\cpu1|Mux524~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux524~0_combout\ = (\cpu1|alu_ctrl.alu_st8~7_combout\ & (((\cpu1|Selector592~0_combout\) # (!\cpu1|WideOr87~1_combout\)) # (!\cpu1|WideOr87~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_st8~7_combout\,
	datab => \cpu1|WideOr87~0_combout\,
	datac => \cpu1|Selector592~0_combout\,
	datad => \cpu1|WideOr87~1_combout\,
	combout => \cpu1|Mux524~0_combout\);

-- Location: LCCOMB_X10_Y15_N20
\cpu1|Mux524~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux524~1_combout\ = (\cpu1|alu_ctrl.alu_st8~6_combout\ & ((\cpu1|Mux524~0_combout\) # ((!\cpu1|Mux394~0_combout\ & \cpu1|Mux522~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_st8~6_combout\,
	datab => \cpu1|Mux394~0_combout\,
	datac => \cpu1|Mux522~2_combout\,
	datad => \cpu1|Mux524~0_combout\,
	combout => \cpu1|Mux524~1_combout\);

-- Location: LCCOMB_X6_Y12_N6
\cpu1|Mux370~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~3_combout\ = (\cpu1|md\(3) & (\cpu1|md\(0) & (!\cpu1|md\(1) & !\cpu1|md\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Mux370~3_combout\);

-- Location: LCCOMB_X5_Y12_N22
\cpu1|Mux349~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux349~3_combout\ = (\cpu1|md\(4) & (!\cpu1|md\(5) & (\cpu1|md\(7) & !\cpu1|md\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|md\(5),
	datac => \cpu1|md\(7),
	datad => \cpu1|md\(6),
	combout => \cpu1|Mux349~3_combout\);

-- Location: LCCOMB_X8_Y14_N16
\cpu1|Selector586~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector586~4_combout\ = (\cpu1|state.mulea_state~q\) # ((\cpu1|Mux349~3_combout\ & ((\cpu1|state.exg1_state~q\) # (\cpu1|state.tfr_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux349~3_combout\,
	datab => \cpu1|state.mulea_state~q\,
	datac => \cpu1|state.exg1_state~q\,
	datad => \cpu1|state.tfr_state~q\,
	combout => \cpu1|Selector586~4_combout\);

-- Location: LCCOMB_X9_Y10_N30
\cpu1|Selector586~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector586~2_combout\ = (\cpu1|op_code\(4) & (\cpu1|state~313_combout\ & ((\cpu1|Mux28~2_combout\) # (\cpu1|op_code\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~2_combout\,
	datab => \cpu1|op_code\(4),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|state~313_combout\,
	combout => \cpu1|Selector586~2_combout\);

-- Location: LCCOMB_X9_Y14_N6
\cpu1|Selector586~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector586~3_combout\ = (\cpu1|Selector586~4_combout\) # ((\cpu1|Selector586~2_combout\) # ((\cpu1|Mux370~3_combout\ & \cpu1|state.exg_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux370~3_combout\,
	datab => \cpu1|state.exg_state~q\,
	datac => \cpu1|Selector586~4_combout\,
	datad => \cpu1|Selector586~2_combout\,
	combout => \cpu1|Selector586~3_combout\);

-- Location: LCCOMB_X7_Y11_N24
\cpu1|Mux487~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux487~0_combout\ = (\cpu1|op_code\(3) & (((\cpu1|op_code\(2))))) # (!\cpu1|op_code\(3) & (\cpu1|op_code\(1) & (\cpu1|op_code\(0) & !\cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux487~0_combout\);

-- Location: LCCOMB_X10_Y15_N16
\cpu1|left~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|left~0_combout\ = (\cpu1|up_ctrl.load_up~1_combout\ & (((\cpu1|Mux572~0_combout\ & \cpu1|Selector586~3_combout\)) # (!\cpu1|Mux487~0_combout\))) # (!\cpu1|up_ctrl.load_up~1_combout\ & (\cpu1|Mux572~0_combout\ & (\cpu1|Selector586~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.load_up~1_combout\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|Selector586~3_combout\,
	datad => \cpu1|Mux487~0_combout\,
	combout => \cpu1|left~0_combout\);

-- Location: LCCOMB_X10_Y15_N2
\cpu1|left~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|left~1_combout\ = (\cpu1|Mux524~3_combout\) # ((\cpu1|Mux524~1_combout\) # ((\cpu1|Mux524~2_combout\) # (\cpu1|left~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux524~3_combout\,
	datab => \cpu1|Mux524~1_combout\,
	datac => \cpu1|Mux524~2_combout\,
	datad => \cpu1|left~0_combout\,
	combout => \cpu1|left~1_combout\);

-- Location: LCCOMB_X11_Y18_N10
\cpu1|Selector352~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector352~1_combout\ = (\cpu1|left~1_combout\ & ((\cpu1|accb\(2)) # ((\cpu1|pc\(2) & \cpu1|Mux526~0_combout\)))) # (!\cpu1|left~1_combout\ & (((\cpu1|pc\(2) & \cpu1|Mux526~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left~1_combout\,
	datab => \cpu1|accb\(2),
	datac => \cpu1|pc\(2),
	datad => \cpu1|Mux526~0_combout\,
	combout => \cpu1|Selector352~1_combout\);

-- Location: LCCOMB_X10_Y17_N18
\cpu1|Selector352~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector352~2_combout\ = (\cpu1|left_ctrl.ea_left~2_combout\ & ((\cpu1|ea\(2)) # ((\cpu1|cc\(2) & \cpu1|left_ctrl.cc_left~1_combout\)))) # (!\cpu1|left_ctrl.ea_left~2_combout\ & (((\cpu1|cc\(2) & \cpu1|left_ctrl.cc_left~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left_ctrl.ea_left~2_combout\,
	datab => \cpu1|ea\(2),
	datac => \cpu1|cc\(2),
	datad => \cpu1|left_ctrl.cc_left~1_combout\,
	combout => \cpu1|Selector352~2_combout\);

-- Location: LCCOMB_X7_Y14_N10
\cpu1|Selector352~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector352~3_combout\ = (\cpu1|Mux525~0_combout\ & ((\cpu1|md\(2)) # ((\cpu1|dp\(2) & \cpu1|left_ctrl.dp_left~1_combout\)))) # (!\cpu1|Mux525~0_combout\ & (\cpu1|dp\(2) & ((\cpu1|left_ctrl.dp_left~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux525~0_combout\,
	datab => \cpu1|dp\(2),
	datac => \cpu1|md\(2),
	datad => \cpu1|left_ctrl.dp_left~1_combout\,
	combout => \cpu1|Selector352~3_combout\);

-- Location: LCCOMB_X11_Y18_N8
\cpu1|Selector352~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector352~4_combout\ = (\cpu1|Selector352~2_combout\) # ((\cpu1|Selector352~3_combout\) # ((\cpu1|acca\(2) & \cpu1|Mux517~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|acca\(2),
	datab => \cpu1|Mux517~3_combout\,
	datac => \cpu1|Selector352~2_combout\,
	datad => \cpu1|Selector352~3_combout\,
	combout => \cpu1|Selector352~4_combout\);

-- Location: LCCOMB_X16_Y16_N30
\cpu1|Selector264~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector264~0_combout\ = (\cpu1|up_ctrl.pull_lo_up~0_combout\ & ((\cpuDataIn[2]~30_combout\) # ((\cpu1|Selector385~7_combout\ & !\cpu1|Selector266~0_combout\)))) # (!\cpu1|up_ctrl.pull_lo_up~0_combout\ & (\cpu1|Selector385~7_combout\ & 
-- (!\cpu1|Selector266~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.pull_lo_up~0_combout\,
	datab => \cpu1|Selector385~7_combout\,
	datac => \cpu1|Selector266~0_combout\,
	datad => \cpuDataIn[2]~30_combout\,
	combout => \cpu1|Selector264~0_combout\);

-- Location: FF_X16_Y16_N31
\cpu1|up[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector264~0_combout\,
	ena => \cpu1|up[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(2));

-- Location: LCCOMB_X17_Y19_N8
\cpu1|Selector231~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector231~2_combout\ = (\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (((\cpuDataIn[2]~30_combout\)))) # (!\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (\cpu1|iy_ctrl.load_iy~2_combout\ & ((\cpu1|Selector385~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|iy_ctrl.load_iy~2_combout\,
	datab => \cpu1|iy_ctrl.pull_lo_iy~0_combout\,
	datac => \cpuDataIn[2]~30_combout\,
	datad => \cpu1|Selector385~7_combout\,
	combout => \cpu1|Selector231~2_combout\);

-- Location: FF_X17_Y19_N9
\cpu1|yreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector231~2_combout\,
	ena => \cpu1|yreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(2));

-- Location: LCCOMB_X11_Y18_N26
\cpu1|Selector352~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector352~5_combout\ = (\cpu1|up\(2) & ((\cpu1|Mux522~5_combout\) # ((\cpu1|yreg\(2) & \cpu1|Mux521~7_combout\)))) # (!\cpu1|up\(2) & (\cpu1|yreg\(2) & ((\cpu1|Mux521~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(2),
	datab => \cpu1|yreg\(2),
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|Mux521~7_combout\,
	combout => \cpu1|Selector352~5_combout\);

-- Location: LCCOMB_X17_Y19_N30
\cpu1|Selector215~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector215~2_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (((\cpuDataIn[2]~30_combout\)))) # (!\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\ & ((\cpu1|Selector385~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~6_combout\,
	datab => \cpu1|ix_ctrl.pull_lo_ix~1_combout\,
	datac => \cpuDataIn[2]~30_combout\,
	datad => \cpu1|Selector385~7_combout\,
	combout => \cpu1|Selector215~2_combout\);

-- Location: FF_X17_Y19_N31
\cpu1|xreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector215~2_combout\,
	ena => \cpu1|xreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(2));

-- Location: LCCOMB_X16_Y15_N24
\cpu1|Selector247~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector247~2_combout\ = (\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (((\cpuDataIn[2]~30_combout\)))) # (!\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (\cpu1|sp_ctrl.load_sp~11_combout\ & ((\cpu1|Selector385~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	datab => \cpu1|sp_ctrl.load_sp~11_combout\,
	datac => \cpuDataIn[2]~30_combout\,
	datad => \cpu1|Selector385~7_combout\,
	combout => \cpu1|Selector247~2_combout\);

-- Location: FF_X16_Y15_N25
\cpu1|sp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector247~2_combout\,
	ena => \cpu1|sp[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(2));

-- Location: LCCOMB_X11_Y18_N28
\cpu1|Selector352~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector352~0_combout\ = (\cpu1|xreg\(2) & ((\cpu1|Mux520~8_combout\) # ((\cpu1|sp\(2) & \cpu1|Mux523~7_combout\)))) # (!\cpu1|xreg\(2) & (\cpu1|sp\(2) & (\cpu1|Mux523~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(2),
	datab => \cpu1|sp\(2),
	datac => \cpu1|Mux523~7_combout\,
	datad => \cpu1|Mux520~8_combout\,
	combout => \cpu1|Selector352~0_combout\);

-- Location: LCCOMB_X11_Y18_N12
\cpu1|Selector352~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector352~6_combout\ = (\cpu1|Selector352~1_combout\) # ((\cpu1|Selector352~4_combout\) # ((\cpu1|Selector352~5_combout\) # (\cpu1|Selector352~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector352~1_combout\,
	datab => \cpu1|Selector352~4_combout\,
	datac => \cpu1|Selector352~5_combout\,
	datad => \cpu1|Selector352~0_combout\,
	combout => \cpu1|Selector352~6_combout\);

-- Location: LCCOMB_X7_Y21_N14
\cpu1|Selector385~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector385~0_combout\ = (\cpu1|Selector368~combout\ & ((\cpu1|Selector352~6_combout\ & ((\cpu1|alu_ctrl.alu_and~0_combout\))) # (!\cpu1|Selector352~6_combout\ & (\cpu1|alu_ctrl.alu_eor~2_combout\)))) # (!\cpu1|Selector368~combout\ & 
-- (\cpu1|alu_ctrl.alu_eor~2_combout\ & ((\cpu1|Selector352~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datab => \cpu1|Selector368~combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|Selector352~6_combout\,
	combout => \cpu1|Selector385~0_combout\);

-- Location: LCCOMB_X7_Y21_N4
\cpu1|Selector385~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector385~1_combout\ = (\cpu1|Selector385~0_combout\) # ((\cpu1|Selector352~6_combout\ & ((!\cpu1|Selector386~0_combout\))) # (!\cpu1|Selector352~6_combout\ & (\cpu1|alu_ctrl.alu_com~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector352~6_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector385~0_combout\,
	datad => \cpu1|Selector386~0_combout\,
	combout => \cpu1|Selector385~1_combout\);

-- Location: LCCOMB_X10_Y21_N24
\cpu1|Selector385~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector385~2_combout\ = (\cpu1|Selector351~6_combout\ & ((\cpu1|alu_ctrl.alu_asr8~0_combout\) # (!\cpu1|WideOr24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr24~1_combout\,
	datac => \cpu1|alu_ctrl.alu_asr8~0_combout\,
	datad => \cpu1|Selector351~6_combout\,
	combout => \cpu1|Selector385~2_combout\);

-- Location: LCCOMB_X7_Y21_N26
\cpu1|Selector385~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector385~6_combout\ = (\cpu1|Selector353~6_combout\ & ((\cpu1|WideOr18~0_combout\) # ((\cpu1|Selector368~combout\ & \cpu1|Selector387~4_combout\)))) # (!\cpu1|Selector353~6_combout\ & (\cpu1|Selector368~combout\ & 
-- ((\cpu1|Selector387~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector353~6_combout\,
	datab => \cpu1|Selector368~combout\,
	datac => \cpu1|WideOr18~0_combout\,
	datad => \cpu1|Selector387~4_combout\,
	combout => \cpu1|Selector385~6_combout\);

-- Location: LCCOMB_X9_Y21_N14
\cpu1|Selector385~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector385~4_combout\ = (\cpu1|Add3~7_combout\ & ((\cpu1|WideOr17~3_combout\) # ((\cpu1|WideOr16~combout\ & \cpu1|Add1~6_combout\)))) # (!\cpu1|Add3~7_combout\ & (((\cpu1|WideOr16~combout\ & \cpu1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add3~7_combout\,
	datab => \cpu1|WideOr17~3_combout\,
	datac => \cpu1|WideOr16~combout\,
	datad => \cpu1|Add1~6_combout\,
	combout => \cpu1|Selector385~4_combout\);

-- Location: LCCOMB_X12_Y21_N18
\cpu1|Selector385~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector385~3_combout\ = (\cpu1|alu_ctrl.alu_abx~0_combout\ & ((\cpu1|Add5~4_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~4_combout\)))) # (!\cpu1|alu_ctrl.alu_abx~0_combout\ & (\cpu1|alu_ctrl.alu_neg~0_combout\ & 
-- ((\cpu1|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|Add5~4_combout\,
	datad => \cpu1|Add6~4_combout\,
	combout => \cpu1|Selector385~3_combout\);

-- Location: LCCOMB_X12_Y21_N20
\cpu1|Selector385~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector385~5_combout\ = (\cpu1|Selector385~4_combout\) # ((\cpu1|Selector385~3_combout\) # ((\cpu1|Add7~2_combout\ & \cpu1|alu_ctrl.alu_daa~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add7~2_combout\,
	datab => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datac => \cpu1|Selector385~4_combout\,
	datad => \cpu1|Selector385~3_combout\,
	combout => \cpu1|Selector385~5_combout\);

-- Location: LCCOMB_X12_Y21_N26
\cpu1|Selector385~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector385~7_combout\ = (\cpu1|Selector385~1_combout\) # ((\cpu1|Selector385~2_combout\) # ((\cpu1|Selector385~6_combout\) # (\cpu1|Selector385~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector385~1_combout\,
	datab => \cpu1|Selector385~2_combout\,
	datac => \cpu1|Selector385~6_combout\,
	datad => \cpu1|Selector385~5_combout\,
	combout => \cpu1|Selector385~7_combout\);

-- Location: LCCOMB_X14_Y16_N20
\cpu1|Selector183~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector183~0_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector385~7_combout\) # ((!\cpu1|Selector185~0_combout\ & \cpuDataIn[2]~30_combout\)))) # (!\cpu1|Selector423~0_combout\ & (!\cpu1|Selector185~0_combout\ & 
-- (\cpuDataIn[2]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector185~0_combout\,
	datac => \cpuDataIn[2]~30_combout\,
	datad => \cpu1|Selector385~7_combout\,
	combout => \cpu1|Selector183~0_combout\);

-- Location: FF_X14_Y16_N21
\cpu1|ea[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector183~0_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(2));

-- Location: LCCOMB_X15_Y12_N26
\cpu1|Selector544~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector544~1_combout\ = (\cpu1|ea\(2) & ((\cpu1|state.puls_acca_state~q\) # ((\cpu1|Selector544~0_combout\ & !\cpu1|ea\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector544~0_combout\,
	datab => \cpu1|ea\(2),
	datac => \cpu1|ea\(1),
	datad => \cpu1|state.puls_acca_state~q\,
	combout => \cpu1|Selector544~1_combout\);

-- Location: FF_X15_Y12_N27
\cpu1|state.puls_accb_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector544~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_accb_state~q\);

-- Location: LCCOMB_X15_Y12_N18
\cpu1|Selector547~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector547~0_combout\ = (!\cpu1|ea\(2) & ((\cpu1|state.puls_acca_state~q\) # ((\cpu1|Selector544~0_combout\ & !\cpu1|ea\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_acca_state~q\,
	datab => \cpu1|Selector544~0_combout\,
	datac => \cpu1|ea\(1),
	datad => \cpu1|ea\(2),
	combout => \cpu1|Selector547~0_combout\);

-- Location: LCCOMB_X15_Y12_N30
\cpu1|Selector551~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector551~0_combout\ = (\cpu1|state.puls_dp_state~q\) # ((!\cpu1|ea\(3) & ((\cpu1|state.puls_accb_state~q\) # (\cpu1|Selector547~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_accb_state~q\,
	datab => \cpu1|ea\(3),
	datac => \cpu1|Selector547~0_combout\,
	datad => \cpu1|state.puls_dp_state~q\,
	combout => \cpu1|Selector551~0_combout\);

-- Location: LCCOMB_X15_Y11_N22
\cpu1|Selector547~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector547~1_combout\ = (\cpu1|Selector551~0_combout\ & \cpu1|ea\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector551~0_combout\,
	datad => \cpu1|ea\(4),
	combout => \cpu1|Selector547~1_combout\);

-- Location: FF_X15_Y11_N23
\cpu1|state.puls_ixh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector547~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_ixh_state~q\);

-- Location: LCCOMB_X15_Y11_N20
\cpu1|state~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~445_combout\ = (\cpu1|state.puls_ixh_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_ixh_state~q\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~445_combout\);

-- Location: FF_X15_Y11_N21
\cpu1|state.puls_ixl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~445_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_ixl_state~q\);

-- Location: LCCOMB_X15_Y11_N30
\cpu1|Selector549~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector549~0_combout\ = (\cpu1|ea\(5) & ((\cpu1|state.puls_ixl_state~q\) # ((\cpu1|Selector551~0_combout\ & !\cpu1|ea\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_ixl_state~q\,
	datab => \cpu1|ea\(5),
	datac => \cpu1|Selector551~0_combout\,
	datad => \cpu1|ea\(4),
	combout => \cpu1|Selector549~0_combout\);

-- Location: FF_X15_Y11_N31
\cpu1|state.puls_iyh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector549~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_iyh_state~q\);

-- Location: LCCOMB_X15_Y11_N4
\cpu1|state~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~449_combout\ = (\cpu1|state.puls_iyh_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state.puls_iyh_state~q\,
	combout => \cpu1|state~449_combout\);

-- Location: FF_X15_Y11_N5
\cpu1|state.puls_iyl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~449_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_iyl_state~q\);

-- Location: LCCOMB_X15_Y11_N0
\cpu1|iy_ctrl.pull_lo_iy~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|iy_ctrl.pull_lo_iy~0_combout\ = (\cpu1|iy_ctrl.pull_hi_iy~0_combout\ & ((\cpu1|state.rti_iyl_state~q\) # ((\cpu1|state.pulu_iyl_state~q\) # (\cpu1|state.puls_iyl_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.rti_iyl_state~q\,
	datab => \cpu1|iy_ctrl.pull_hi_iy~0_combout\,
	datac => \cpu1|state.pulu_iyl_state~q\,
	datad => \cpu1|state.puls_iyl_state~q\,
	combout => \cpu1|iy_ctrl.pull_lo_iy~0_combout\);

-- Location: LCCOMB_X17_Y19_N20
\cpu1|Selector232~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector232~2_combout\ = (\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (\cpu1|pre_code[1]~5_combout\)) # (!\cpu1|iy_ctrl.pull_lo_iy~0_combout\ & (((\cpu1|iy_ctrl.load_iy~2_combout\ & \cpu1|Selector386~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[1]~5_combout\,
	datab => \cpu1|iy_ctrl.pull_lo_iy~0_combout\,
	datac => \cpu1|iy_ctrl.load_iy~2_combout\,
	datad => \cpu1|Selector386~8_combout\,
	combout => \cpu1|Selector232~2_combout\);

-- Location: FF_X17_Y19_N21
\cpu1|yreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector232~2_combout\,
	ena => \cpu1|yreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|yreg\(1));

-- Location: LCCOMB_X16_Y16_N24
\cpu1|Selector265~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector265~0_combout\ = (\cpu1|pre_code[1]~5_combout\ & ((\cpu1|up_ctrl.pull_lo_up~0_combout\) # ((\cpu1|Selector386~8_combout\ & !\cpu1|Selector266~0_combout\)))) # (!\cpu1|pre_code[1]~5_combout\ & (\cpu1|Selector386~8_combout\ & 
-- (!\cpu1|Selector266~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[1]~5_combout\,
	datab => \cpu1|Selector386~8_combout\,
	datac => \cpu1|Selector266~0_combout\,
	datad => \cpu1|up_ctrl.pull_lo_up~0_combout\,
	combout => \cpu1|Selector265~0_combout\);

-- Location: FF_X16_Y16_N25
\cpu1|up[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector265~0_combout\,
	ena => \cpu1|up[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|up\(1));

-- Location: LCCOMB_X11_Y17_N30
\cpu1|Selector353~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector353~5_combout\ = (\cpu1|yreg\(1) & ((\cpu1|Mux521~7_combout\) # ((\cpu1|up\(1) & \cpu1|Mux522~5_combout\)))) # (!\cpu1|yreg\(1) & (\cpu1|up\(1) & (\cpu1|Mux522~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(1),
	datab => \cpu1|up\(1),
	datac => \cpu1|Mux522~5_combout\,
	datad => \cpu1|Mux521~7_combout\,
	combout => \cpu1|Selector353~5_combout\);

-- Location: LCCOMB_X11_Y17_N16
\cpu1|Selector353~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector353~1_combout\ = (\cpu1|accb\(1) & ((\cpu1|left~1_combout\) # ((\cpu1|pc\(1) & \cpu1|Mux526~0_combout\)))) # (!\cpu1|accb\(1) & (\cpu1|pc\(1) & (\cpu1|Mux526~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|accb\(1),
	datab => \cpu1|pc\(1),
	datac => \cpu1|Mux526~0_combout\,
	datad => \cpu1|left~1_combout\,
	combout => \cpu1|Selector353~1_combout\);

-- Location: LCCOMB_X17_Y19_N26
\cpu1|Selector216~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector216~2_combout\ = (\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (((\cpu1|pre_code[1]~5_combout\)))) # (!\cpu1|ix_ctrl.pull_lo_ix~1_combout\ & (\cpu1|ix_ctrl.load_ix~6_combout\ & (\cpu1|Selector386~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ix_ctrl.load_ix~6_combout\,
	datab => \cpu1|ix_ctrl.pull_lo_ix~1_combout\,
	datac => \cpu1|Selector386~8_combout\,
	datad => \cpu1|pre_code[1]~5_combout\,
	combout => \cpu1|Selector216~2_combout\);

-- Location: FF_X17_Y19_N27
\cpu1|xreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector216~2_combout\,
	ena => \cpu1|xreg[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|xreg\(1));

-- Location: LCCOMB_X12_Y17_N8
\cpu1|Selector353~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector353~0_combout\ = (\cpu1|Mux520~8_combout\ & ((\cpu1|xreg\(1)) # ((\cpu1|Mux523~7_combout\ & \cpu1|sp\(1))))) # (!\cpu1|Mux520~8_combout\ & (((\cpu1|Mux523~7_combout\ & \cpu1|sp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux520~8_combout\,
	datab => \cpu1|xreg\(1),
	datac => \cpu1|Mux523~7_combout\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Selector353~0_combout\);

-- Location: LCCOMB_X10_Y16_N24
\cpu1|Selector353~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector353~2_combout\ = (\cpu1|left_ctrl.ea_left~2_combout\ & ((\cpu1|ea\(1)) # ((\cpu1|dp\(1) & \cpu1|left_ctrl.dp_left~1_combout\)))) # (!\cpu1|left_ctrl.ea_left~2_combout\ & (\cpu1|dp\(1) & ((\cpu1|left_ctrl.dp_left~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|left_ctrl.ea_left~2_combout\,
	datab => \cpu1|dp\(1),
	datac => \cpu1|ea\(1),
	datad => \cpu1|left_ctrl.dp_left~1_combout\,
	combout => \cpu1|Selector353~2_combout\);

-- Location: LCCOMB_X11_Y17_N10
\cpu1|Selector353~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector353~3_combout\ = (\cpu1|md\(1) & ((\cpu1|Mux525~0_combout\) # ((\cpu1|cc\(1) & \cpu1|left_ctrl.cc_left~1_combout\)))) # (!\cpu1|md\(1) & (((\cpu1|cc\(1) & \cpu1|left_ctrl.cc_left~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datab => \cpu1|Mux525~0_combout\,
	datac => \cpu1|cc\(1),
	datad => \cpu1|left_ctrl.cc_left~1_combout\,
	combout => \cpu1|Selector353~3_combout\);

-- Location: LCCOMB_X11_Y17_N24
\cpu1|Selector353~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector353~4_combout\ = (\cpu1|Selector353~2_combout\) # ((\cpu1|Selector353~3_combout\) # ((\cpu1|acca\(1) & \cpu1|Mux517~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector353~2_combout\,
	datab => \cpu1|acca\(1),
	datac => \cpu1|Mux517~3_combout\,
	datad => \cpu1|Selector353~3_combout\,
	combout => \cpu1|Selector353~4_combout\);

-- Location: LCCOMB_X11_Y17_N0
\cpu1|Selector353~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector353~6_combout\ = (\cpu1|Selector353~5_combout\) # ((\cpu1|Selector353~1_combout\) # ((\cpu1|Selector353~0_combout\) # (\cpu1|Selector353~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector353~5_combout\,
	datab => \cpu1|Selector353~1_combout\,
	datac => \cpu1|Selector353~0_combout\,
	datad => \cpu1|Selector353~4_combout\,
	combout => \cpu1|Selector353~6_combout\);

-- Location: LCCOMB_X7_Y21_N28
\cpu1|Selector386~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector386~1_combout\ = (\cpu1|Selector353~6_combout\ & ((\cpu1|Selector369~4_combout\ & ((\cpu1|alu_ctrl.alu_and~0_combout\))) # (!\cpu1|Selector369~4_combout\ & (\cpu1|alu_ctrl.alu_eor~2_combout\)))) # (!\cpu1|Selector353~6_combout\ & 
-- (\cpu1|alu_ctrl.alu_eor~2_combout\ & ((\cpu1|Selector369~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector353~6_combout\,
	datab => \cpu1|alu_ctrl.alu_eor~2_combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|Selector369~4_combout\,
	combout => \cpu1|Selector386~1_combout\);

-- Location: LCCOMB_X7_Y21_N10
\cpu1|Selector386~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector386~2_combout\ = (\cpu1|Selector386~1_combout\) # ((\cpu1|Selector353~6_combout\ & (!\cpu1|Selector386~0_combout\)) # (!\cpu1|Selector353~6_combout\ & ((\cpu1|alu_ctrl.alu_com~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector353~6_combout\,
	datab => \cpu1|Selector386~0_combout\,
	datac => \cpu1|alu_ctrl.alu_com~0_combout\,
	datad => \cpu1|Selector386~1_combout\,
	combout => \cpu1|Selector386~2_combout\);

-- Location: LCCOMB_X8_Y21_N12
\cpu1|Selector386~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector386~7_combout\ = (\cpu1|WideOr18~0_combout\ & ((\cpu1|Selector354~6_combout\) # ((\cpu1|Selector369~4_combout\ & \cpu1|Selector387~4_combout\)))) # (!\cpu1|WideOr18~0_combout\ & (((\cpu1|Selector369~4_combout\ & 
-- \cpu1|Selector387~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr18~0_combout\,
	datab => \cpu1|Selector354~6_combout\,
	datac => \cpu1|Selector369~4_combout\,
	datad => \cpu1|Selector387~4_combout\,
	combout => \cpu1|Selector386~7_combout\);

-- Location: LCCOMB_X9_Y21_N4
\cpu1|Selector386~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector386~5_combout\ = (\cpu1|Add1~4_combout\ & ((\cpu1|WideOr16~combout\) # ((\cpu1|WideOr17~3_combout\ & \cpu1|Add3~4_combout\)))) # (!\cpu1|Add1~4_combout\ & (\cpu1|WideOr17~3_combout\ & ((\cpu1|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add1~4_combout\,
	datab => \cpu1|WideOr17~3_combout\,
	datac => \cpu1|WideOr16~combout\,
	datad => \cpu1|Add3~4_combout\,
	combout => \cpu1|Selector386~5_combout\);

-- Location: LCCOMB_X12_Y21_N12
\cpu1|Selector386~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector386~4_combout\ = (\cpu1|Add5~2_combout\ & ((\cpu1|alu_ctrl.alu_abx~0_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~2_combout\)))) # (!\cpu1|Add5~2_combout\ & (\cpu1|alu_ctrl.alu_neg~0_combout\ & ((\cpu1|Add6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add5~2_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datad => \cpu1|Add6~2_combout\,
	combout => \cpu1|Selector386~4_combout\);

-- Location: LCCOMB_X12_Y21_N22
\cpu1|Selector386~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector386~6_combout\ = (\cpu1|Selector386~5_combout\) # ((\cpu1|Selector386~4_combout\) # ((\cpu1|Add7~0_combout\ & \cpu1|alu_ctrl.alu_daa~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add7~0_combout\,
	datab => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datac => \cpu1|Selector386~5_combout\,
	datad => \cpu1|Selector386~4_combout\,
	combout => \cpu1|Selector386~6_combout\);

-- Location: LCCOMB_X7_Y21_N20
\cpu1|Selector386~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector386~3_combout\ = (!\cpu1|WideOr24~0_combout\ & \cpu1|Selector352~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|WideOr24~0_combout\,
	datad => \cpu1|Selector352~6_combout\,
	combout => \cpu1|Selector386~3_combout\);

-- Location: LCCOMB_X12_Y21_N4
\cpu1|Selector386~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector386~8_combout\ = (\cpu1|Selector386~2_combout\) # ((\cpu1|Selector386~7_combout\) # ((\cpu1|Selector386~6_combout\) # (\cpu1|Selector386~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector386~2_combout\,
	datab => \cpu1|Selector386~7_combout\,
	datac => \cpu1|Selector386~6_combout\,
	datad => \cpu1|Selector386~3_combout\,
	combout => \cpu1|Selector386~8_combout\);

-- Location: LCCOMB_X14_Y16_N16
\cpu1|Selector184~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector184~0_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector386~8_combout\) # ((!\cpu1|Selector185~0_combout\ & \cpu1|pre_code[1]~5_combout\)))) # (!\cpu1|Selector423~0_combout\ & (!\cpu1|Selector185~0_combout\ & 
-- ((\cpu1|pre_code[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector185~0_combout\,
	datac => \cpu1|Selector386~8_combout\,
	datad => \cpu1|pre_code[1]~5_combout\,
	combout => \cpu1|Selector184~0_combout\);

-- Location: FF_X14_Y16_N17
\cpu1|ea[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector184~0_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(1));

-- Location: LCCOMB_X14_Y12_N30
\cpu1|Selector543~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector543~0_combout\ = (\cpu1|ea\(1) & ((\cpu1|state.puls_cc_state~q\) # ((!\cpu1|ea\(0) & \cpu1|state.puls_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_cc_state~q\,
	datab => \cpu1|ea\(0),
	datac => \cpu1|state.puls_state~q\,
	datad => \cpu1|ea\(1),
	combout => \cpu1|Selector543~0_combout\);

-- Location: LCCOMB_X15_Y12_N24
\cpu1|state.puls_acca_state~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state.puls_acca_state~feeder_combout\ = \cpu1|Selector543~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector543~0_combout\,
	combout => \cpu1|state.puls_acca_state~feeder_combout\);

-- Location: FF_X15_Y12_N25
\cpu1|state.puls_acca_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state.puls_acca_state~feeder_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.puls_acca_state~q\);

-- Location: LCCOMB_X15_Y15_N6
\cpu1|Mux581~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux581~1_combout\ = (\cpu1|Mux581~0_combout\ & ((\cpu1|state.puls_acca_state~q\) # ((\cpu1|state.pulu_acca_state~q\) # (\cpu1|state.rti_acca_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_acca_state~q\,
	datab => \cpu1|state.pulu_acca_state~q\,
	datac => \cpu1|Mux581~0_combout\,
	datad => \cpu1|state.rti_acca_state~q\,
	combout => \cpu1|Mux581~1_combout\);

-- Location: LCCOMB_X15_Y15_N18
\cpu1|Selector189~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector189~0_combout\ = (!\cpu1|Selector188~0_combout\ & ((\cpu1|Mux580~4_combout\ & ((\cpu1|Selector375~8_combout\))) # (!\cpu1|Mux580~4_combout\ & (\cpu1|Selector383~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector188~0_combout\,
	datab => \cpu1|Selector383~8_combout\,
	datac => \cpu1|Selector375~8_combout\,
	datad => \cpu1|Mux580~4_combout\,
	combout => \cpu1|Selector189~0_combout\);

-- Location: LCCOMB_X15_Y15_N30
\cpu1|Selector189~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector189~1_combout\ = (\cpu1|Selector189~0_combout\) # ((\cpu1|Mux581~1_combout\ & \cpu1|pre_code[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux581~1_combout\,
	datac => \cpu1|pre_code[4]~3_combout\,
	datad => \cpu1|Selector189~0_combout\,
	combout => \cpu1|Selector189~1_combout\);

-- Location: FF_X15_Y15_N31
\cpu1|acca[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector189~1_combout\,
	ena => \cpu1|acca[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|acca\(4));

-- Location: LCCOMB_X7_Y14_N2
\cpu1|Selector350~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~5_combout\ = (\cpu1|ea\(4) & ((\cpu1|left_ctrl.ea_left~0_combout\) # ((\cpu1|left_ctrl.cc_left~0_combout\ & \cpu1|cc\(4))))) # (!\cpu1|ea\(4) & (\cpu1|left_ctrl.cc_left~0_combout\ & (\cpu1|cc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(4),
	datab => \cpu1|left_ctrl.cc_left~0_combout\,
	datac => \cpu1|cc\(4),
	datad => \cpu1|left_ctrl.ea_left~0_combout\,
	combout => \cpu1|Selector350~5_combout\);

-- Location: LCCOMB_X7_Y14_N4
\cpu1|Selector350~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~12_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|Selector350~5_combout\) # ((\cpu1|left_ctrl.dp_left~0_combout\ & \cpu1|dp\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux572~0_combout\,
	datab => \cpu1|left_ctrl.dp_left~0_combout\,
	datac => \cpu1|dp\(4),
	datad => \cpu1|Selector350~5_combout\,
	combout => \cpu1|Selector350~12_combout\);

-- Location: LCCOMB_X7_Y14_N8
\cpu1|Selector350~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~4_combout\ = (\cpu1|md\(4) & \cpu1|Mux525~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datad => \cpu1|Mux525~0_combout\,
	combout => \cpu1|Selector350~4_combout\);

-- Location: LCCOMB_X7_Y14_N0
\cpu1|Selector350~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~6_combout\ = (\cpu1|Selector350~12_combout\) # ((\cpu1|Selector350~4_combout\) # ((\cpu1|acca\(4) & \cpu1|Mux517~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|acca\(4),
	datab => \cpu1|Selector350~12_combout\,
	datac => \cpu1|Selector350~4_combout\,
	datad => \cpu1|Mux517~3_combout\,
	combout => \cpu1|Selector350~6_combout\);

-- Location: LCCOMB_X10_Y21_N6
\cpu1|Selector350~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector350~9_combout\ = (\cpu1|Selector350~6_combout\) # ((\cpu1|Selector350~3_combout\) # ((\cpu1|Selector350~7_combout\) # (\cpu1|Selector350~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector350~6_combout\,
	datab => \cpu1|Selector350~3_combout\,
	datac => \cpu1|Selector350~7_combout\,
	datad => \cpu1|Selector350~2_combout\,
	combout => \cpu1|Selector350~9_combout\);

-- Location: LCCOMB_X6_Y20_N12
\cpu1|Selector286~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector286~2_combout\ = (\cpu1|Selector350~9_combout\ & ((\cpu1|cc\(4)) # ((!\cpu1|alu_ctrl.alu_andcc~0_combout\ & !\cpu1|Selector283~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_andcc~0_combout\,
	datab => \cpu1|cc\(4),
	datac => \cpu1|Selector350~9_combout\,
	datad => \cpu1|Selector283~0_combout\,
	combout => \cpu1|Selector286~2_combout\);

-- Location: LCCOMB_X6_Y20_N2
\cpu1|Selector286~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector286~3_combout\ = (\cpu1|Selector392~0_combout\ & ((\cpu1|cc\(4)) # ((!\cpu1|Selector286~0_combout\ & !\cpu1|alu_ctrl.alu_orcc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(4),
	datab => \cpu1|Selector286~0_combout\,
	datac => \cpu1|Selector392~0_combout\,
	datad => \cpu1|alu_ctrl.alu_orcc~0_combout\,
	combout => \cpu1|Selector286~3_combout\);

-- Location: LCCOMB_X6_Y20_N10
\cpu1|Selector286~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector286~1_combout\ = (\cpu1|cc_ctrl.pull_cc~0_combout\ & (\cpu1|pre_code[4]~3_combout\ & ((\cpu1|cc\(4)) # (!\cpu1|Mux577~0_combout\)))) # (!\cpu1|cc_ctrl.pull_cc~0_combout\ & (((\cpu1|cc\(4))) # (!\cpu1|Mux577~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc_ctrl.pull_cc~0_combout\,
	datab => \cpu1|Mux577~0_combout\,
	datac => \cpu1|pre_code[4]~3_combout\,
	datad => \cpu1|cc\(4),
	combout => \cpu1|Selector286~1_combout\);

-- Location: LCCOMB_X6_Y20_N20
\cpu1|Selector286~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector286~4_combout\ = (\cpu1|Selector286~1_combout\ & ((\cpu1|Selector286~2_combout\) # ((\cpu1|Selector286~3_combout\) # (!\cpu1|Mux575~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector286~2_combout\,
	datab => \cpu1|Mux575~4_combout\,
	datac => \cpu1|Selector286~3_combout\,
	datad => \cpu1|Selector286~1_combout\,
	combout => \cpu1|Selector286~4_combout\);

-- Location: FF_X6_Y20_N21
\cpu1|cc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector286~4_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|cc\(4));

-- Location: LCCOMB_X17_Y17_N2
\cpu1|Selector630~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector630~2_combout\ = (\cpu1|state.pshu_sph_state~q\) # ((\cpu1|Mux28~0_combout\ & (\cpu1|state.dual_op_write16_state~q\ & \cpu1|Selector629~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~0_combout\,
	datab => \cpu1|state.dual_op_write16_state~q\,
	datac => \cpu1|state.pshu_sph_state~q\,
	datad => \cpu1|Selector629~0_combout\,
	combout => \cpu1|Selector630~2_combout\);

-- Location: LCCOMB_X12_Y14_N22
\cpu1|Selector629~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector629~1_combout\ = (\cpu1|state.pshu_spl_state~q\) # ((\cpu1|state.dual_op_write8_state~q\ & (\cpu1|Mux28~0_combout\ & \cpu1|Selector629~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.dual_op_write8_state~q\,
	datab => \cpu1|state.pshu_spl_state~q\,
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|Selector629~0_combout\,
	combout => \cpu1|Selector629~1_combout\);

-- Location: LCCOMB_X17_Y18_N8
\cpu1|Selector334~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~0_combout\ = (\cpu1|sp\(12) & ((\cpu1|Selector630~2_combout\) # ((\cpu1|sp\(4) & \cpu1|Selector629~1_combout\)))) # (!\cpu1|sp\(12) & (\cpu1|sp\(4) & ((\cpu1|Selector629~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(12),
	datab => \cpu1|sp\(4),
	datac => \cpu1|Selector630~2_combout\,
	datad => \cpu1|Selector629~1_combout\,
	combout => \cpu1|Selector334~0_combout\);

-- Location: LCCOMB_X16_Y14_N18
\cpu1|Selector628~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector628~0_combout\ = (\cpu1|state.dual_op_write16_state~q\ & \cpu1|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.dual_op_write16_state~q\,
	datad => \cpu1|Mux28~0_combout\,
	combout => \cpu1|Selector628~0_combout\);

-- Location: LCCOMB_X16_Y14_N26
\cpu1|Selector628~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector628~1_combout\ = (\cpu1|state.pshs_uph_state~q\) # ((\cpu1|state.int_uph_state~q\) # ((\cpu1|Selector628~0_combout\ & \cpu1|Selector627~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_uph_state~q\,
	datab => \cpu1|Selector628~0_combout\,
	datac => \cpu1|state.int_uph_state~q\,
	datad => \cpu1|Selector627~0_combout\,
	combout => \cpu1|Selector628~1_combout\);

-- Location: LCCOMB_X16_Y14_N8
\cpu1|Selector627~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector627~1_combout\ = (!\cpu1|state.pshs_upl_state~q\ & !\cpu1|state.int_upl_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.pshs_upl_state~q\,
	datad => \cpu1|state.int_upl_state~q\,
	combout => \cpu1|Selector627~1_combout\);

-- Location: LCCOMB_X16_Y14_N4
\cpu1|Selector627~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector627~2_combout\ = ((\cpu1|Mux28~0_combout\ & (\cpu1|state.dual_op_write8_state~q\ & \cpu1|Selector627~0_combout\))) # (!\cpu1|Selector627~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~0_combout\,
	datab => \cpu1|Selector627~1_combout\,
	datac => \cpu1|state.dual_op_write8_state~q\,
	datad => \cpu1|Selector627~0_combout\,
	combout => \cpu1|Selector627~2_combout\);

-- Location: LCCOMB_X17_Y18_N26
\cpu1|Selector334~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~1_combout\ = (\cpu1|up\(4) & ((\cpu1|Selector627~2_combout\) # ((\cpu1|up\(12) & \cpu1|Selector628~1_combout\)))) # (!\cpu1|up\(4) & (\cpu1|up\(12) & (\cpu1|Selector628~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(4),
	datab => \cpu1|up\(12),
	datac => \cpu1|Selector628~1_combout\,
	datad => \cpu1|Selector627~2_combout\,
	combout => \cpu1|Selector334~1_combout\);

-- Location: LCCOMB_X16_Y14_N0
\cpu1|Selector624~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector624~0_combout\ = (\cpu1|Mux28~0_combout\ & (!\cpu1|Mux147~2_combout\ & (\cpu1|state.dual_op_write16_state~q\ & !\cpu1|op_code\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~0_combout\,
	datab => \cpu1|Mux147~2_combout\,
	datac => \cpu1|state.dual_op_write16_state~q\,
	datad => \cpu1|op_code\(6),
	combout => \cpu1|Selector624~0_combout\);

-- Location: LCCOMB_X16_Y14_N16
\cpu1|Selector624~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector624~1_combout\ = (\cpu1|state.pshu_ixh_state~q\) # ((\cpu1|state.int_ixh_state~q\) # ((\cpu1|state.pshs_ixh_state~q\) # (\cpu1|Selector624~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_ixh_state~q\,
	datab => \cpu1|state.int_ixh_state~q\,
	datac => \cpu1|state.pshs_ixh_state~q\,
	datad => \cpu1|Selector624~0_combout\,
	combout => \cpu1|Selector624~1_combout\);

-- Location: LCCOMB_X12_Y14_N24
\cpu1|Selector623~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector623~0_combout\ = (\cpu1|state.dual_op_write8_state~q\ & (!\cpu1|op_code\(6) & (\cpu1|Mux28~0_combout\ & !\cpu1|Mux147~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.dual_op_write8_state~q\,
	datab => \cpu1|op_code\(6),
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|Mux147~2_combout\,
	combout => \cpu1|Selector623~0_combout\);

-- Location: LCCOMB_X12_Y14_N8
\cpu1|Selector623~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector623~1_combout\ = (\cpu1|state.pshu_ixl_state~q\) # ((\cpu1|state.int_ixl_state~q\) # ((\cpu1|state.pshs_ixl_state~q\) # (\cpu1|Selector623~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_ixl_state~q\,
	datab => \cpu1|state.int_ixl_state~q\,
	datac => \cpu1|state.pshs_ixl_state~q\,
	datad => \cpu1|Selector623~0_combout\,
	combout => \cpu1|Selector623~1_combout\);

-- Location: LCCOMB_X17_Y18_N14
\cpu1|Selector334~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~3_combout\ = (\cpu1|xreg\(12) & ((\cpu1|Selector624~1_combout\) # ((\cpu1|xreg\(4) & \cpu1|Selector623~1_combout\)))) # (!\cpu1|xreg\(12) & (((\cpu1|xreg\(4) & \cpu1|Selector623~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(12),
	datab => \cpu1|Selector624~1_combout\,
	datac => \cpu1|xreg\(4),
	datad => \cpu1|Selector623~1_combout\,
	combout => \cpu1|Selector334~3_combout\);

-- Location: LCCOMB_X12_Y13_N24
\cpu1|dout_ctrl.md_hi_dout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|dout_ctrl.md_hi_dout~0_combout\ = (\cpu1|state.dual_op_write16_state~q\ & ((\cpu1|op_code\(6) & (\cpu1|Mux498~0_combout\)) # (!\cpu1|op_code\(6) & ((!\cpu1|Mux28~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|state.dual_op_write16_state~q\,
	datac => \cpu1|Mux498~0_combout\,
	datad => \cpu1|Mux28~0_combout\,
	combout => \cpu1|dout_ctrl.md_hi_dout~0_combout\);

-- Location: LCCOMB_X12_Y13_N22
\cpu1|Selector621~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector621~0_combout\ = (\cpu1|state.int_acca_state~q\) # ((!\cpu1|op_code\(6) & (\cpu1|state.dual_op_write8_state~q\ & \cpu1|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|state.dual_op_write8_state~q\,
	datac => \cpu1|state.int_acca_state~q\,
	datad => \cpu1|Mux28~1_combout\,
	combout => \cpu1|Selector621~0_combout\);

-- Location: LCCOMB_X12_Y13_N8
\cpu1|Selector621~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector621~1_combout\ = (!\cpu1|state.pshs_acca_state~q\ & !\cpu1|state.pshu_acca_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.pshs_acca_state~q\,
	datad => \cpu1|state.pshu_acca_state~q\,
	combout => \cpu1|Selector621~1_combout\);

-- Location: LCCOMB_X12_Y13_N6
\cpu1|Selector621~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector621~2_combout\ = ((\cpu1|op_code\(6) & (\cpu1|state.dual_op_write16_state~q\ & \cpu1|Mux28~2_combout\))) # (!\cpu1|Selector621~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|state.dual_op_write16_state~q\,
	datac => \cpu1|Selector621~1_combout\,
	datad => \cpu1|Mux28~2_combout\,
	combout => \cpu1|Selector621~2_combout\);

-- Location: LCCOMB_X12_Y13_N4
\cpu1|Selector621~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector621~3_combout\ = (\cpu1|Selector621~0_combout\) # (\cpu1|Selector621~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector621~0_combout\,
	datad => \cpu1|Selector621~2_combout\,
	combout => \cpu1|Selector621~3_combout\);

-- Location: LCCOMB_X17_Y18_N24
\cpu1|Selector334~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~4_combout\ = (\cpu1|dout_ctrl.md_hi_dout~0_combout\ & ((\cpu1|md\(12)) # ((\cpu1|acca\(4) & \cpu1|Selector621~3_combout\)))) # (!\cpu1|dout_ctrl.md_hi_dout~0_combout\ & (\cpu1|acca\(4) & ((\cpu1|Selector621~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|dout_ctrl.md_hi_dout~0_combout\,
	datab => \cpu1|acca\(4),
	datac => \cpu1|md\(12),
	datad => \cpu1|Selector621~3_combout\,
	combout => \cpu1|Selector334~4_combout\);

-- Location: LCCOMB_X11_Y11_N22
\cpu1|addr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr~1_combout\ = (!\cpu1|state.indirect2_state~q\ & (!\cpu1|state.single_op_read_state~q\ & !\cpu1|state.single_op_write_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.indirect2_state~q\,
	datac => \cpu1|state.single_op_read_state~q\,
	datad => \cpu1|state.single_op_write_state~q\,
	combout => \cpu1|addr~1_combout\);

-- Location: LCCOMB_X8_Y11_N2
\cpu1|Selector631~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector631~0_combout\ = (\cpu1|op_code\(1)) # ((\cpu1|op_code\(6) & \cpu1|op_code\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Selector631~0_combout\);

-- Location: LCCOMB_X8_Y11_N16
\cpu1|Selector631~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector631~1_combout\ = (\cpu1|op_code\(0) & (\cpu1|op_code\(2) & \cpu1|Selector631~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(0),
	datab => \cpu1|op_code\(2),
	datad => \cpu1|Selector631~0_combout\,
	combout => \cpu1|Selector631~1_combout\);

-- Location: LCCOMB_X8_Y11_N6
\cpu1|Selector631~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector631~2_combout\ = (\cpu1|state.decode3_state~q\) # (((\cpu1|state.dual_op_write8_state~q\ & !\cpu1|Selector631~1_combout\)) # (!\cpu1|addr~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode3_state~q\,
	datab => \cpu1|addr~1_combout\,
	datac => \cpu1|state.dual_op_write8_state~q\,
	datad => \cpu1|Selector631~1_combout\,
	combout => \cpu1|Selector631~2_combout\);

-- Location: LCCOMB_X16_Y13_N14
\cpu1|WideOr286~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr286~0_combout\ = (\cpu1|state.push_return_hi_state~q\) # ((\cpu1|state.pshs_pch_state~q\) # ((\cpu1|state.pshu_pch_state~q\) # (\cpu1|state.int_pch_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.push_return_hi_state~q\,
	datab => \cpu1|state.pshs_pch_state~q\,
	datac => \cpu1|state.pshu_pch_state~q\,
	datad => \cpu1|state.int_pch_state~q\,
	combout => \cpu1|WideOr286~0_combout\);

-- Location: LCCOMB_X14_Y13_N2
\cpu1|Mux153~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux153~0_combout\ = (\cpu1|op_code\(0) & (\cpu1|op_code\(2) & (\cpu1|op_code\(1) $ (\cpu1|op_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux153~0_combout\);

-- Location: LCCOMB_X14_Y13_N20
\cpu1|Selector622~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector622~0_combout\ = (\cpu1|state.int_accb_state~q\) # ((\cpu1|state.dual_op_write8_state~q\ & (\cpu1|op_code\(6) & \cpu1|Mux153~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_accb_state~q\,
	datab => \cpu1|state.dual_op_write8_state~q\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|Mux153~0_combout\,
	combout => \cpu1|Selector622~0_combout\);

-- Location: LCCOMB_X14_Y13_N26
\cpu1|Selector334~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~6_combout\ = (\cpu1|accb\(4) & ((\cpu1|state.pshu_accb_state~q\) # ((\cpu1|state.pshs_accb_state~q\) # (\cpu1|Selector622~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_accb_state~q\,
	datab => \cpu1|state.pshs_accb_state~q\,
	datac => \cpu1|accb\(4),
	datad => \cpu1|Selector622~0_combout\,
	combout => \cpu1|Selector334~6_combout\);

-- Location: LCCOMB_X12_Y14_N18
\cpu1|WideOr272\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr272~combout\ = (\cpu1|state.int_dp_state~q\) # ((\cpu1|state.pshu_dp_state~q\) # (\cpu1|state.pshs_dp_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.int_dp_state~q\,
	datac => \cpu1|state.pshu_dp_state~q\,
	datad => \cpu1|state.pshs_dp_state~q\,
	combout => \cpu1|WideOr272~combout\);

-- Location: LCCOMB_X15_Y13_N14
\cpu1|WideOr285~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr285~0_combout\ = (\cpu1|state.int_pcl_state~q\) # ((\cpu1|state.push_return_lo_state~q\) # ((\cpu1|state.pull_return_lo_state~q\) # (\cpu1|state.pshs_pcl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_pcl_state~q\,
	datab => \cpu1|state.push_return_lo_state~q\,
	datac => \cpu1|state.pull_return_lo_state~q\,
	datad => \cpu1|state.pshs_pcl_state~q\,
	combout => \cpu1|WideOr285~0_combout\);

-- Location: LCCOMB_X14_Y17_N16
\cpu1|WideOr285\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr285~combout\ = (\cpu1|WideOr285~0_combout\) # (\cpu1|state.pshu_pcl_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|WideOr285~0_combout\,
	datad => \cpu1|state.pshu_pcl_state~q\,
	combout => \cpu1|WideOr285~combout\);

-- Location: LCCOMB_X14_Y17_N28
\cpu1|Selector334~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~5_combout\ = (\cpu1|WideOr272~combout\ & ((\cpu1|dp\(4)) # ((\cpu1|pc\(4) & \cpu1|WideOr285~combout\)))) # (!\cpu1|WideOr272~combout\ & (((\cpu1|pc\(4) & \cpu1|WideOr285~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr272~combout\,
	datab => \cpu1|dp\(4),
	datac => \cpu1|pc\(4),
	datad => \cpu1|WideOr285~combout\,
	combout => \cpu1|Selector334~5_combout\);

-- Location: LCCOMB_X14_Y17_N6
\cpu1|Selector334~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~7_combout\ = (\cpu1|Selector334~6_combout\) # ((\cpu1|Selector334~5_combout\) # ((\cpu1|WideOr286~0_combout\ & \cpu1|pc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr286~0_combout\,
	datab => \cpu1|pc\(12),
	datac => \cpu1|Selector334~6_combout\,
	datad => \cpu1|Selector334~5_combout\,
	combout => \cpu1|Selector334~7_combout\);

-- Location: LCCOMB_X17_Y18_N30
\cpu1|Selector334~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~8_combout\ = (\cpu1|Selector334~4_combout\) # ((\cpu1|Selector334~7_combout\) # ((\cpu1|md\(4) & \cpu1|Selector631~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(4),
	datab => \cpu1|Selector334~4_combout\,
	datac => \cpu1|Selector631~2_combout\,
	datad => \cpu1|Selector334~7_combout\,
	combout => \cpu1|Selector334~8_combout\);

-- Location: LCCOMB_X16_Y14_N24
\cpu1|Selector625~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector625~0_combout\ = (!\cpu1|op_code\(6) & (\cpu1|Mux147~2_combout\ & (\cpu1|state.dual_op_write8_state~q\ & \cpu1|Mux28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|Mux147~2_combout\,
	datac => \cpu1|state.dual_op_write8_state~q\,
	datad => \cpu1|Mux28~0_combout\,
	combout => \cpu1|Selector625~0_combout\);

-- Location: LCCOMB_X16_Y14_N14
\cpu1|Selector625~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector625~1_combout\ = (\cpu1|state.int_iyl_state~q\) # ((\cpu1|state.pshs_iyl_state~q\) # ((\cpu1|state.pshu_iyl_state~q\) # (\cpu1|Selector625~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_iyl_state~q\,
	datab => \cpu1|state.pshs_iyl_state~q\,
	datac => \cpu1|state.pshu_iyl_state~q\,
	datad => \cpu1|Selector625~0_combout\,
	combout => \cpu1|Selector625~1_combout\);

-- Location: LCCOMB_X12_Y13_N0
\cpu1|Selector626~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector626~0_combout\ = (!\cpu1|op_code\(6) & (\cpu1|Mux28~0_combout\ & (\cpu1|state.dual_op_write16_state~q\ & \cpu1|Mux147~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|Mux28~0_combout\,
	datac => \cpu1|state.dual_op_write16_state~q\,
	datad => \cpu1|Mux147~2_combout\,
	combout => \cpu1|Selector626~0_combout\);

-- Location: LCCOMB_X12_Y13_N18
\cpu1|Selector626~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector626~1_combout\ = (\cpu1|state.pshu_iyh_state~q\) # ((\cpu1|state.pshs_iyh_state~q\) # ((\cpu1|state.int_iyh_state~q\) # (\cpu1|Selector626~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_iyh_state~q\,
	datab => \cpu1|state.pshs_iyh_state~q\,
	datac => \cpu1|state.int_iyh_state~q\,
	datad => \cpu1|Selector626~0_combout\,
	combout => \cpu1|Selector626~1_combout\);

-- Location: LCCOMB_X17_Y18_N12
\cpu1|Selector334~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~2_combout\ = (\cpu1|yreg\(12) & ((\cpu1|Selector626~1_combout\) # ((\cpu1|yreg\(4) & \cpu1|Selector625~1_combout\)))) # (!\cpu1|yreg\(12) & (\cpu1|yreg\(4) & (\cpu1|Selector625~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(12),
	datab => \cpu1|yreg\(4),
	datac => \cpu1|Selector625~1_combout\,
	datad => \cpu1|Selector626~1_combout\,
	combout => \cpu1|Selector334~2_combout\);

-- Location: LCCOMB_X17_Y18_N28
\cpu1|Selector334~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~9_combout\ = (\cpu1|Selector334~1_combout\) # ((\cpu1|Selector334~3_combout\) # ((\cpu1|Selector334~8_combout\) # (\cpu1|Selector334~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector334~1_combout\,
	datab => \cpu1|Selector334~3_combout\,
	datac => \cpu1|Selector334~8_combout\,
	datad => \cpu1|Selector334~2_combout\,
	combout => \cpu1|Selector334~9_combout\);

-- Location: LCCOMB_X17_Y18_N18
\cpu1|Selector334~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector334~10_combout\ = (\cpu1|Selector334~0_combout\) # ((\cpu1|Selector334~9_combout\) # ((!\cpu1|WideOr267~combout\ & \cpu1|cc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr267~combout\,
	datab => \cpu1|cc\(4),
	datac => \cpu1|Selector334~0_combout\,
	datad => \cpu1|Selector334~9_combout\,
	combout => \cpu1|Selector334~10_combout\);

-- Location: LCCOMB_X31_Y15_N0
\io1|dispByteWritten~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispByteWritten~0_combout\ = !\io1|dispByteSent~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|dispByteSent~q\,
	combout => \io1|dispByteWritten~0_combout\);

-- Location: FF_X31_Y15_N1
\io1|dispByteWritten\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	d => \io1|dispByteWritten~0_combout\,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteWritten~q\);

-- Location: LCCOMB_X31_Y15_N30
\io1|dispByteLatch[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispByteLatch[7]~2_combout\ = (\cpu1|Selector330~2_combout\ & (\io1|dispByteSent~q\ $ (!\io1|dispByteWritten~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispByteSent~q\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \io1|dispByteWritten~q\,
	combout => \io1|dispByteLatch[7]~2_combout\);

-- Location: FF_X29_Y15_N25
\io1|dispByteLatch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector334~10_combout\,
	sload => VCC,
	ena => \io1|dispByteLatch[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteLatch\(4));

-- Location: LCCOMB_X16_Y16_N18
\cpu1|Selector333~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~0_combout\ = (\cpu1|sp\(13) & ((\cpu1|Selector630~2_combout\) # ((\cpu1|sp\(5) & \cpu1|Selector629~1_combout\)))) # (!\cpu1|sp\(13) & (\cpu1|sp\(5) & ((\cpu1|Selector629~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(13),
	datab => \cpu1|sp\(5),
	datac => \cpu1|Selector630~2_combout\,
	datad => \cpu1|Selector629~1_combout\,
	combout => \cpu1|Selector333~0_combout\);

-- Location: LCCOMB_X16_Y19_N22
\cpu1|Selector333~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~2_combout\ = (\cpu1|yreg\(13) & ((\cpu1|Selector626~1_combout\) # ((\cpu1|yreg\(5) & \cpu1|Selector625~1_combout\)))) # (!\cpu1|yreg\(13) & (\cpu1|yreg\(5) & (\cpu1|Selector625~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(13),
	datab => \cpu1|yreg\(5),
	datac => \cpu1|Selector625~1_combout\,
	datad => \cpu1|Selector626~1_combout\,
	combout => \cpu1|Selector333~2_combout\);

-- Location: LCCOMB_X16_Y19_N28
\cpu1|Selector333~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~1_combout\ = (\cpu1|up\(13) & ((\cpu1|Selector628~1_combout\) # ((\cpu1|up\(5) & \cpu1|Selector627~2_combout\)))) # (!\cpu1|up\(13) & (\cpu1|up\(5) & (\cpu1|Selector627~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(13),
	datab => \cpu1|up\(5),
	datac => \cpu1|Selector627~2_combout\,
	datad => \cpu1|Selector628~1_combout\,
	combout => \cpu1|Selector333~1_combout\);

-- Location: LCCOMB_X14_Y17_N26
\cpu1|Selector333~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~5_combout\ = (\cpu1|pc\(5) & ((\cpu1|WideOr285~combout\) # ((\cpu1|dp\(5) & \cpu1|WideOr272~combout\)))) # (!\cpu1|pc\(5) & (\cpu1|dp\(5) & (\cpu1|WideOr272~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(5),
	datab => \cpu1|dp\(5),
	datac => \cpu1|WideOr272~combout\,
	datad => \cpu1|WideOr285~combout\,
	combout => \cpu1|Selector333~5_combout\);

-- Location: LCCOMB_X14_Y13_N4
\cpu1|Selector333~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~6_combout\ = (\cpu1|accb\(5) & ((\cpu1|state.pshu_accb_state~q\) # ((\cpu1|state.pshs_accb_state~q\) # (\cpu1|Selector622~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_accb_state~q\,
	datab => \cpu1|state.pshs_accb_state~q\,
	datac => \cpu1|accb\(5),
	datad => \cpu1|Selector622~0_combout\,
	combout => \cpu1|Selector333~6_combout\);

-- Location: LCCOMB_X15_Y19_N14
\cpu1|Selector333~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~7_combout\ = (\cpu1|Selector333~5_combout\) # ((\cpu1|Selector333~6_combout\) # ((\cpu1|WideOr286~0_combout\ & \cpu1|pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr286~0_combout\,
	datab => \cpu1|pc\(13),
	datac => \cpu1|Selector333~5_combout\,
	datad => \cpu1|Selector333~6_combout\,
	combout => \cpu1|Selector333~7_combout\);

-- Location: LCCOMB_X15_Y19_N28
\cpu1|Selector333~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~4_combout\ = (\cpu1|md\(13) & ((\cpu1|dout_ctrl.md_hi_dout~0_combout\) # ((\cpu1|acca\(5) & \cpu1|Selector621~3_combout\)))) # (!\cpu1|md\(13) & (\cpu1|acca\(5) & (\cpu1|Selector621~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(13),
	datab => \cpu1|acca\(5),
	datac => \cpu1|Selector621~3_combout\,
	datad => \cpu1|dout_ctrl.md_hi_dout~0_combout\,
	combout => \cpu1|Selector333~4_combout\);

-- Location: LCCOMB_X15_Y19_N16
\cpu1|Selector333~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~8_combout\ = (\cpu1|Selector333~7_combout\) # ((\cpu1|Selector333~4_combout\) # ((\cpu1|md\(5) & \cpu1|Selector631~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(5),
	datab => \cpu1|Selector631~2_combout\,
	datac => \cpu1|Selector333~7_combout\,
	datad => \cpu1|Selector333~4_combout\,
	combout => \cpu1|Selector333~8_combout\);

-- Location: LCCOMB_X16_Y19_N24
\cpu1|Selector333~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~3_combout\ = (\cpu1|xreg\(13) & ((\cpu1|Selector624~1_combout\) # ((\cpu1|xreg\(5) & \cpu1|Selector623~1_combout\)))) # (!\cpu1|xreg\(13) & (\cpu1|xreg\(5) & (\cpu1|Selector623~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(13),
	datab => \cpu1|xreg\(5),
	datac => \cpu1|Selector623~1_combout\,
	datad => \cpu1|Selector624~1_combout\,
	combout => \cpu1|Selector333~3_combout\);

-- Location: LCCOMB_X16_Y19_N10
\cpu1|Selector333~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~9_combout\ = (\cpu1|Selector333~2_combout\) # ((\cpu1|Selector333~1_combout\) # ((\cpu1|Selector333~8_combout\) # (\cpu1|Selector333~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector333~2_combout\,
	datab => \cpu1|Selector333~1_combout\,
	datac => \cpu1|Selector333~8_combout\,
	datad => \cpu1|Selector333~3_combout\,
	combout => \cpu1|Selector333~9_combout\);

-- Location: LCCOMB_X16_Y19_N16
\cpu1|Selector333~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector333~10_combout\ = (\cpu1|Selector333~0_combout\) # ((\cpu1|Selector333~9_combout\) # ((!\cpu1|WideOr267~combout\ & \cpu1|cc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr267~combout\,
	datab => \cpu1|cc\(5),
	datac => \cpu1|Selector333~0_combout\,
	datad => \cpu1|Selector333~9_combout\,
	combout => \cpu1|Selector333~10_combout\);

-- Location: FF_X29_Y15_N17
\io1|dispByteLatch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \io1|dispByteLatch[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteLatch\(5));

-- Location: FF_X29_Y15_N29
\io1|dispByteLatch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \io1|dispByteLatch[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteLatch\(7));

-- Location: FF_X29_Y15_N3
\io1|dispByteLatch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \io1|dispByteLatch[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteLatch\(1));

-- Location: FF_X33_Y15_N13
\io1|dispByteLatch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \io1|dispByteLatch[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteLatch\(2));

-- Location: FF_X29_Y15_N13
\io1|dispByteLatch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \io1|dispByteLatch[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteLatch\(0));

-- Location: LCCOMB_X33_Y15_N12
\io1|Equal45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal45~0_combout\ = (!\io1|dispByteLatch\(1) & (\io1|dispByteLatch\(2) & \io1|dispByteLatch\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispByteLatch\(1),
	datac => \io1|dispByteLatch\(2),
	datad => \io1|dispByteLatch\(0),
	combout => \io1|Equal45~0_combout\);

-- Location: FF_X29_Y15_N7
\io1|dispByteLatch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \io1|dispByteLatch[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteLatch\(6));

-- Location: LCCOMB_X31_Y15_N20
\io1|display_store~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~10_combout\ = (\io1|dispByteLatch\(5) & (!\io1|dispByteLatch\(7) & (\io1|Equal45~0_combout\ & \io1|dispByteLatch\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(5),
	datab => \io1|dispByteLatch\(7),
	datac => \io1|Equal45~0_combout\,
	datad => \io1|dispByteLatch\(6),
	combout => \io1|display_store~10_combout\);

-- Location: LCCOMB_X17_Y18_N4
\cpu1|Selector335~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~0_combout\ = (\cpu1|sp\(11) & ((\cpu1|Selector630~2_combout\) # ((\cpu1|sp\(3) & \cpu1|Selector629~1_combout\)))) # (!\cpu1|sp\(11) & (\cpu1|sp\(3) & ((\cpu1|Selector629~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(11),
	datab => \cpu1|sp\(3),
	datac => \cpu1|Selector630~2_combout\,
	datad => \cpu1|Selector629~1_combout\,
	combout => \cpu1|Selector335~0_combout\);

-- Location: LCCOMB_X17_Y18_N6
\cpu1|Selector335~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~3_combout\ = (\cpu1|xreg\(11) & ((\cpu1|Selector624~1_combout\) # ((\cpu1|xreg\(3) & \cpu1|Selector623~1_combout\)))) # (!\cpu1|xreg\(11) & (((\cpu1|xreg\(3) & \cpu1|Selector623~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(11),
	datab => \cpu1|Selector624~1_combout\,
	datac => \cpu1|xreg\(3),
	datad => \cpu1|Selector623~1_combout\,
	combout => \cpu1|Selector335~3_combout\);

-- Location: LCCOMB_X17_Y18_N2
\cpu1|Selector335~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~1_combout\ = (\cpu1|up\(11) & ((\cpu1|Selector628~1_combout\) # ((\cpu1|up\(3) & \cpu1|Selector627~2_combout\)))) # (!\cpu1|up\(11) & (\cpu1|up\(3) & ((\cpu1|Selector627~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(11),
	datab => \cpu1|up\(3),
	datac => \cpu1|Selector628~1_combout\,
	datad => \cpu1|Selector627~2_combout\,
	combout => \cpu1|Selector335~1_combout\);

-- Location: LCCOMB_X14_Y17_N10
\cpu1|Selector335~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~5_combout\ = (\cpu1|dp\(3) & ((\cpu1|WideOr272~combout\) # ((\cpu1|pc\(3) & \cpu1|WideOr285~combout\)))) # (!\cpu1|dp\(3) & (\cpu1|pc\(3) & ((\cpu1|WideOr285~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|dp\(3),
	datab => \cpu1|pc\(3),
	datac => \cpu1|WideOr272~combout\,
	datad => \cpu1|WideOr285~combout\,
	combout => \cpu1|Selector335~5_combout\);

-- Location: LCCOMB_X14_Y13_N16
\cpu1|Selector335~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~6_combout\ = (\cpu1|accb\(3) & ((\cpu1|state.pshu_accb_state~q\) # ((\cpu1|state.pshs_accb_state~q\) # (\cpu1|Selector622~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_accb_state~q\,
	datab => \cpu1|accb\(3),
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|Selector622~0_combout\,
	combout => \cpu1|Selector335~6_combout\);

-- Location: LCCOMB_X14_Y17_N8
\cpu1|Selector335~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~7_combout\ = (\cpu1|Selector335~5_combout\) # ((\cpu1|Selector335~6_combout\) # ((\cpu1|pc\(11) & \cpu1|WideOr286~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector335~5_combout\,
	datab => \cpu1|pc\(11),
	datac => \cpu1|WideOr286~0_combout\,
	datad => \cpu1|Selector335~6_combout\,
	combout => \cpu1|Selector335~7_combout\);

-- Location: LCCOMB_X14_Y17_N12
\cpu1|Selector335~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~4_combout\ = (\cpu1|md\(11) & ((\cpu1|dout_ctrl.md_hi_dout~0_combout\) # ((\cpu1|acca\(3) & \cpu1|Selector621~3_combout\)))) # (!\cpu1|md\(11) & (\cpu1|acca\(3) & ((\cpu1|Selector621~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(11),
	datab => \cpu1|acca\(3),
	datac => \cpu1|dout_ctrl.md_hi_dout~0_combout\,
	datad => \cpu1|Selector621~3_combout\,
	combout => \cpu1|Selector335~4_combout\);

-- Location: LCCOMB_X14_Y17_N30
\cpu1|Selector335~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~8_combout\ = (\cpu1|Selector335~7_combout\) # ((\cpu1|Selector335~4_combout\) # ((\cpu1|md\(3) & \cpu1|Selector631~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|Selector335~7_combout\,
	datac => \cpu1|Selector631~2_combout\,
	datad => \cpu1|Selector335~4_combout\,
	combout => \cpu1|Selector335~8_combout\);

-- Location: LCCOMB_X17_Y18_N0
\cpu1|Selector335~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~2_combout\ = (\cpu1|yreg\(3) & ((\cpu1|Selector625~1_combout\) # ((\cpu1|yreg\(11) & \cpu1|Selector626~1_combout\)))) # (!\cpu1|yreg\(3) & (\cpu1|yreg\(11) & ((\cpu1|Selector626~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(3),
	datab => \cpu1|yreg\(11),
	datac => \cpu1|Selector625~1_combout\,
	datad => \cpu1|Selector626~1_combout\,
	combout => \cpu1|Selector335~2_combout\);

-- Location: LCCOMB_X17_Y18_N20
\cpu1|Selector335~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~9_combout\ = (\cpu1|Selector335~3_combout\) # ((\cpu1|Selector335~1_combout\) # ((\cpu1|Selector335~8_combout\) # (\cpu1|Selector335~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector335~3_combout\,
	datab => \cpu1|Selector335~1_combout\,
	datac => \cpu1|Selector335~8_combout\,
	datad => \cpu1|Selector335~2_combout\,
	combout => \cpu1|Selector335~9_combout\);

-- Location: LCCOMB_X17_Y18_N10
\cpu1|Selector335~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector335~10_combout\ = (\cpu1|Selector335~0_combout\) # ((\cpu1|Selector335~9_combout\) # ((!\cpu1|WideOr267~combout\ & \cpu1|cc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr267~combout\,
	datab => \cpu1|cc\(3),
	datac => \cpu1|Selector335~0_combout\,
	datad => \cpu1|Selector335~9_combout\,
	combout => \cpu1|Selector335~10_combout\);

-- Location: FF_X29_Y15_N23
\io1|dispByteLatch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \io1|dispByteLatch[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteLatch\(3));

-- Location: LCCOMB_X36_Y15_N0
\io1|Equal34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal34~0_combout\ = (\io1|dispByteLatch\(1) & (\io1|dispByteLatch\(0) & !\io1|dispByteLatch\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispByteLatch\(1),
	datac => \io1|dispByteLatch\(0),
	datad => \io1|dispByteLatch\(2),
	combout => \io1|Equal34~0_combout\);

-- Location: LCCOMB_X31_Y15_N18
\io1|Equal31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal31~0_combout\ = (\io1|Equal34~0_combout\ & (\io1|dispByteLatch\(4) & !\io1|dispByteLatch\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal34~0_combout\,
	datab => \io1|dispByteLatch\(4),
	datad => \io1|dispByteLatch\(7),
	combout => \io1|Equal31~0_combout\);

-- Location: LCCOMB_X30_Y17_N22
\io1|Equal44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal44~0_combout\ = (!\io1|paramCount\(2) & (\io1|paramCount\(0) & !\io1|paramCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|paramCount\(2),
	datac => \io1|paramCount\(0),
	datad => \io1|paramCount\(1),
	combout => \io1|Equal44~0_combout\);

-- Location: LCCOMB_X31_Y15_N2
\io1|Equal33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal33~0_combout\ = (\io1|dispByteLatch\(6) & (!\io1|dispByteLatch\(4) & (!\io1|dispByteLatch\(5) & !\io1|dispByteLatch\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(6),
	datab => \io1|dispByteLatch\(4),
	datac => \io1|dispByteLatch\(5),
	datad => \io1|dispByteLatch\(7),
	combout => \io1|Equal33~0_combout\);

-- Location: LCCOMB_X33_Y15_N16
\io1|Equal42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal42~0_combout\ = (!\io1|dispByteLatch\(2) & (\io1|dispByteLatch\(1) & (\io1|Equal33~0_combout\ & !\io1|dispByteLatch\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(2),
	datab => \io1|dispByteLatch\(1),
	datac => \io1|Equal33~0_combout\,
	datad => \io1|dispByteLatch\(0),
	combout => \io1|Equal42~0_combout\);

-- Location: LCCOMB_X31_Y19_N12
\io1|param1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1~14_combout\ = (\io1|display_store~19_combout\ & ((\io1|escState.processingAdditionalParams~0_combout\))) # (!\io1|display_store~19_combout\ & (\io1|Equal44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|display_store~19_combout\,
	datac => \io1|Equal44~0_combout\,
	datad => \io1|escState.processingAdditionalParams~0_combout\,
	combout => \io1|param1~14_combout\);

-- Location: LCCOMB_X31_Y15_N8
\io1|Equal31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal31~1_combout\ = (!\io1|dispByteLatch\(5) & (\io1|Equal31~0_combout\ & (\io1|dispByteLatch\(3) & !\io1|dispByteLatch\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(5),
	datab => \io1|Equal31~0_combout\,
	datac => \io1|dispByteLatch\(3),
	datad => \io1|dispByteLatch\(6),
	combout => \io1|Equal31~1_combout\);

-- Location: LCCOMB_X31_Y15_N12
\io1|display_store~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~12_combout\ = (\io1|dispByteLatch\(6) & (\io1|dispByteLatch\(3) & (!\io1|dispByteLatch\(5) & !\io1|dispByteLatch\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(6),
	datab => \io1|dispByteLatch\(3),
	datac => \io1|dispByteLatch\(5),
	datad => \io1|dispByteLatch\(7),
	combout => \io1|display_store~12_combout\);

-- Location: LCCOMB_X33_Y15_N26
\io1|Equal33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal33~1_combout\ = (\io1|dispByteLatch\(3) & (!\io1|dispByteLatch\(1) & (\io1|Equal33~0_combout\ & !\io1|dispByteLatch\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|dispByteLatch\(1),
	datac => \io1|Equal33~0_combout\,
	datad => \io1|dispByteLatch\(0),
	combout => \io1|Equal33~1_combout\);

-- Location: LCCOMB_X30_Y17_N8
\io1|display_store~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~23_combout\ = (!\io1|paramCount\(2) & (!\io1|paramCount\(0) & \io1|paramCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|paramCount\(2),
	datac => \io1|paramCount\(0),
	datad => \io1|paramCount\(1),
	combout => \io1|display_store~23_combout\);

-- Location: LCCOMB_X31_Y17_N8
\io1|display_store~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~24_combout\ = (\io1|Equal33~1_combout\ & (!\io1|dispByteLatch\(2) & \io1|display_store~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal33~1_combout\,
	datac => \io1|dispByteLatch\(2),
	datad => \io1|display_store~23_combout\,
	combout => \io1|display_store~24_combout\);

-- Location: LCCOMB_X29_Y15_N2
\io1|Equal33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal33~2_combout\ = (!\io1|dispByteLatch\(0) & (\io1|Equal33~0_combout\ & !\io1|dispByteLatch\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(0),
	datab => \io1|Equal33~0_combout\,
	datac => \io1|dispByteLatch\(1),
	combout => \io1|Equal33~2_combout\);

-- Location: LCCOMB_X29_Y15_N8
\io1|display_store~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~39_combout\ = (\io1|Equal44~0_combout\ & (\io1|dispByteLatch\(2) & (!\io1|dispByteLatch\(3) & \io1|Equal33~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal44~0_combout\,
	datab => \io1|dispByteLatch\(2),
	datac => \io1|dispByteLatch\(3),
	datad => \io1|Equal33~2_combout\,
	combout => \io1|display_store~39_combout\);

-- Location: LCCOMB_X31_Y15_N22
\io1|display_store~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~38_combout\ = (!\io1|dispByteLatch\(3) & (\io1|Equal33~0_combout\ & (\io1|Equal44~0_combout\ & \io1|Equal34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|Equal33~0_combout\,
	datac => \io1|Equal44~0_combout\,
	datad => \io1|Equal34~0_combout\,
	combout => \io1|display_store~38_combout\);

-- Location: LCCOMB_X30_Y16_N22
\io1|escState~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|escState~11_combout\ = (!\io1|display_store~39_combout\ & !\io1|display_store~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~39_combout\,
	datac => \io1|display_store~38_combout\,
	combout => \io1|escState~11_combout\);

-- Location: LCCOMB_X33_Y15_N2
\io1|display_store~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~25_combout\ = (\io1|Equal44~0_combout\ & (!\io1|dispByteLatch\(3) & \io1|Equal42~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal44~0_combout\,
	datac => \io1|dispByteLatch\(3),
	datad => \io1|Equal42~0_combout\,
	combout => \io1|display_store~25_combout\);

-- Location: LCCOMB_X29_Y15_N12
\io1|Equal52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal52~0_combout\ = (!\io1|dispByteLatch\(1) & (!\io1|dispByteLatch\(2) & (\io1|dispByteLatch\(0) & !\io1|dispByteLatch\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(1),
	datab => \io1|dispByteLatch\(2),
	datac => \io1|dispByteLatch\(0),
	datad => \io1|dispByteLatch\(3),
	combout => \io1|Equal52~0_combout\);

-- Location: LCCOMB_X29_Y15_N0
\io1|display_store~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~26_combout\ = (\io1|Equal44~0_combout\ & (\io1|Equal33~0_combout\ & \io1|Equal52~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal44~0_combout\,
	datac => \io1|Equal33~0_combout\,
	datad => \io1|Equal52~0_combout\,
	combout => \io1|display_store~26_combout\);

-- Location: LCCOMB_X31_Y16_N6
\io1|escState~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|escState~12_combout\ = (!\io1|display_store~24_combout\ & (\io1|escState~11_combout\ & (!\io1|display_store~25_combout\ & !\io1|display_store~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~24_combout\,
	datab => \io1|escState~11_combout\,
	datac => \io1|display_store~25_combout\,
	datad => \io1|display_store~26_combout\,
	combout => \io1|escState~12_combout\);

-- Location: LCCOMB_X29_Y15_N6
\io1|Equal35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal35~0_combout\ = (\io1|Equal31~0_combout\ & (\io1|dispByteLatch\(5) & (\io1|dispByteLatch\(6) & !\io1|dispByteLatch\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal31~0_combout\,
	datab => \io1|dispByteLatch\(5),
	datac => \io1|dispByteLatch\(6),
	datad => \io1|dispByteLatch\(3),
	combout => \io1|Equal35~0_combout\);

-- Location: LCCOMB_X36_Y16_N0
\io1|param1[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[1]~8_combout\ = (\io1|dispByteLatch\(1) & (\io1|param1\(0) $ (VCC))) # (!\io1|dispByteLatch\(1) & (\io1|param1\(0) & VCC))
-- \io1|param1[1]~9\ = CARRY((\io1|dispByteLatch\(1) & \io1|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(1),
	datab => \io1|param1\(0),
	datad => VCC,
	combout => \io1|param1[1]~8_combout\,
	cout => \io1|param1[1]~9\);

-- Location: LCCOMB_X30_Y17_N30
\io1|param4[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param4[6]~6_combout\ = (!\io1|display_store~19_combout\ & (!\io1|display_store~16_combout\ & (!\io1|paramCount\(0) & !\io1|paramCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~19_combout\,
	datab => \io1|display_store~16_combout\,
	datac => \io1|paramCount\(0),
	datad => \io1|paramCount\(1),
	combout => \io1|param4[6]~6_combout\);

-- Location: LCCOMB_X33_Y15_N28
\io1|display_store~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~14_combout\ = (!\io1|dispByteLatch\(2) & (\io1|Equal33~1_combout\ & (\io1|Equal44~0_combout\ & \io1|Equal47~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(2),
	datab => \io1|Equal33~1_combout\,
	datac => \io1|Equal44~0_combout\,
	datad => \io1|Equal47~1_combout\,
	combout => \io1|display_store~14_combout\);

-- Location: LCCOMB_X35_Y17_N18
\io1|Equal30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal30~1_combout\ = (!\io1|dispByteLatch\(3) & (!\io1|dispByteLatch\(4) & (!\io1|dispByteLatch\(6) & \io1|dispByteLatch\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|dispByteLatch\(4),
	datac => \io1|dispByteLatch\(6),
	datad => \io1|dispByteLatch\(2),
	combout => \io1|Equal30~1_combout\);

-- Location: LCCOMB_X35_Y17_N16
\io1|Equal30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal30~0_combout\ = (!\io1|dispByteLatch\(5) & (\io1|dispByteLatch\(0) & (\io1|dispByteLatch\(1) & !\io1|dispByteLatch\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(5),
	datab => \io1|dispByteLatch\(0),
	datac => \io1|dispByteLatch\(1),
	datad => \io1|dispByteLatch\(7),
	combout => \io1|Equal30~0_combout\);

-- Location: LCCOMB_X35_Y17_N20
\io1|Equal30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal30~2_combout\ = (\io1|Equal30~1_combout\ & \io1|Equal30~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Equal30~1_combout\,
	datad => \io1|Equal30~0_combout\,
	combout => \io1|Equal30~2_combout\);

-- Location: LCCOMB_X31_Y15_N28
\io1|display_store~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~8_combout\ = (\io1|escState.processingAdditionalParams~q\) # (\io1|dispByteSent~q\ $ (\io1|dispByteWritten~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispByteSent~q\,
	datac => \io1|escState.processingAdditionalParams~q\,
	datad => \io1|dispByteWritten~q\,
	combout => \io1|display_store~8_combout\);

-- Location: LCCOMB_X31_Y19_N24
\io1|cursorVert~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~4_combout\ = (!\io1|Equal31~1_combout\ & (!\io1|display_store~13_combout\ & (!\io1|Equal30~2_combout\ & \io1|display_store~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal31~1_combout\,
	datab => \io1|display_store~13_combout\,
	datac => \io1|Equal30~2_combout\,
	datad => \io1|display_store~8_combout\,
	combout => \io1|cursorVert~4_combout\);

-- Location: LCCOMB_X29_Y15_N22
\io1|display_store~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~41_combout\ = (\io1|Equal34~0_combout\ & (\io1|Equal33~0_combout\ & (\io1|dispByteLatch\(3) & \io1|display_store~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal34~0_combout\,
	datab => \io1|Equal33~0_combout\,
	datac => \io1|dispByteLatch\(3),
	datad => \io1|display_store~32_combout\,
	combout => \io1|display_store~41_combout\);

-- Location: LCCOMB_X29_Y15_N10
\io1|display_store~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~33_combout\ = (!\io1|dispByteLatch\(3) & (\io1|dispByteLatch\(4) & (\io1|display_store~10_combout\ & \io1|display_store~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|dispByteLatch\(4),
	datac => \io1|display_store~10_combout\,
	datad => \io1|display_store~32_combout\,
	combout => \io1|display_store~33_combout\);

-- Location: LCCOMB_X30_Y15_N2
\io1|cursorVertRestore~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVertRestore~11_combout\ = (\io1|display_store~40_combout\) # ((\io1|display_store~16_combout\) # ((\io1|display_store~33_combout\) # (!\io1|display_store~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~40_combout\,
	datab => \io1|display_store~16_combout\,
	datac => \io1|display_store~19_combout\,
	datad => \io1|display_store~33_combout\,
	combout => \io1|cursorVertRestore~11_combout\);

-- Location: LCCOMB_X30_Y15_N0
\io1|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector32~0_combout\ = (!\io1|display_store~41_combout\ & (((\io1|cursorVertRestore~11_combout\) # (!\io1|escState~12_combout\)) # (!\io1|display_store~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~11_combout\,
	datab => \io1|display_store~41_combout\,
	datac => \io1|escState~12_combout\,
	datad => \io1|cursorVertRestore~11_combout\,
	combout => \io1|Selector32~0_combout\);

-- Location: LCCOMB_X30_Y16_N6
\io1|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector32~1_combout\ = (!\io1|dispState.idle~q\ & ((\io1|display_store~14_combout\) # ((\io1|Selector32~0_combout\) # (!\io1|cursorVert~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~14_combout\,
	datab => \io1|cursorVert~4_combout\,
	datac => \io1|dispState.idle~q\,
	datad => \io1|Selector32~0_combout\,
	combout => \io1|Selector32~1_combout\);

-- Location: LCCOMB_X33_Y15_N8
\io1|display_store~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~27_combout\ = (\io1|dispByteLatch\(2) & (\io1|Equal33~1_combout\ & \io1|Equal44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(2),
	datab => \io1|Equal33~1_combout\,
	datad => \io1|Equal44~0_combout\,
	combout => \io1|display_store~27_combout\);

-- Location: LCCOMB_X37_Y16_N22
\io1|Add26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add26~0_combout\ = (\io1|param1\(2) & (\io1|param1\(0) $ (VCC))) # (!\io1|param1\(2) & (\io1|param1\(0) & VCC))
-- \io1|Add26~1\ = CARRY((\io1|param1\(2) & \io1|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(2),
	datab => \io1|param1\(0),
	datad => VCC,
	combout => \io1|Add26~0_combout\,
	cout => \io1|Add26~1\);

-- Location: LCCOMB_X37_Y16_N24
\io1|Add26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add26~2_combout\ = (\io1|param1\(1) & ((\io1|param1\(3) & (\io1|Add26~1\ & VCC)) # (!\io1|param1\(3) & (!\io1|Add26~1\)))) # (!\io1|param1\(1) & ((\io1|param1\(3) & (!\io1|Add26~1\)) # (!\io1|param1\(3) & ((\io1|Add26~1\) # (GND)))))
-- \io1|Add26~3\ = CARRY((\io1|param1\(1) & (!\io1|param1\(3) & !\io1|Add26~1\)) # (!\io1|param1\(1) & ((!\io1|Add26~1\) # (!\io1|param1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(1),
	datab => \io1|param1\(3),
	datad => VCC,
	cin => \io1|Add26~1\,
	combout => \io1|Add26~2_combout\,
	cout => \io1|Add26~3\);

-- Location: LCCOMB_X36_Y16_N2
\io1|param1[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[2]~10_combout\ = (\io1|dispByteLatch\(2) & ((\io1|param1\(1) & (\io1|param1[1]~9\ & VCC)) # (!\io1|param1\(1) & (!\io1|param1[1]~9\)))) # (!\io1|dispByteLatch\(2) & ((\io1|param1\(1) & (!\io1|param1[1]~9\)) # (!\io1|param1\(1) & 
-- ((\io1|param1[1]~9\) # (GND)))))
-- \io1|param1[2]~11\ = CARRY((\io1|dispByteLatch\(2) & (!\io1|param1\(1) & !\io1|param1[1]~9\)) # (!\io1|dispByteLatch\(2) & ((!\io1|param1[1]~9\) # (!\io1|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(2),
	datab => \io1|param1\(1),
	datad => VCC,
	cin => \io1|param1[1]~9\,
	combout => \io1|param1[2]~10_combout\,
	cout => \io1|param1[2]~11\);

-- Location: LCCOMB_X36_Y16_N4
\io1|param1[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[3]~12_combout\ = ((\io1|dispByteLatch\(3) $ (\io1|Add26~0_combout\ $ (!\io1|param1[2]~11\)))) # (GND)
-- \io1|param1[3]~13\ = CARRY((\io1|dispByteLatch\(3) & ((\io1|Add26~0_combout\) # (!\io1|param1[2]~11\))) # (!\io1|dispByteLatch\(3) & (\io1|Add26~0_combout\ & !\io1|param1[2]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|Add26~0_combout\,
	datad => VCC,
	cin => \io1|param1[2]~11\,
	combout => \io1|param1[3]~12_combout\,
	cout => \io1|param1[3]~13\);

-- Location: LCCOMB_X36_Y16_N6
\io1|param1[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[4]~17_combout\ = (\io1|dispByteLatch\(4) & ((\io1|Add26~2_combout\ & (!\io1|param1[3]~13\)) # (!\io1|Add26~2_combout\ & ((\io1|param1[3]~13\) # (GND))))) # (!\io1|dispByteLatch\(4) & ((\io1|Add26~2_combout\ & (\io1|param1[3]~13\ & VCC)) # 
-- (!\io1|Add26~2_combout\ & (!\io1|param1[3]~13\))))
-- \io1|param1[4]~18\ = CARRY((\io1|dispByteLatch\(4) & ((!\io1|param1[3]~13\) # (!\io1|Add26~2_combout\))) # (!\io1|dispByteLatch\(4) & (!\io1|Add26~2_combout\ & !\io1|param1[3]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(4),
	datab => \io1|Add26~2_combout\,
	datad => VCC,
	cin => \io1|param1[3]~13\,
	combout => \io1|param1[4]~17_combout\,
	cout => \io1|param1[4]~18\);

-- Location: LCCOMB_X36_Y15_N18
\io1|param2[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2[1]~10_combout\ = (\io1|param2\(0) & (\io1|dispByteLatch\(1) $ (VCC))) # (!\io1|param2\(0) & (\io1|dispByteLatch\(1) & VCC))
-- \io1|param2[1]~11\ = CARRY((\io1|param2\(0) & \io1|dispByteLatch\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(0),
	datab => \io1|dispByteLatch\(1),
	datad => VCC,
	combout => \io1|param2[1]~10_combout\,
	cout => \io1|param2[1]~11\);

-- Location: LCCOMB_X36_Y15_N20
\io1|param2[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2[2]~12_combout\ = (\io1|dispByteLatch\(2) & ((\io1|param2\(1) & (\io1|param2[1]~11\ & VCC)) # (!\io1|param2\(1) & (!\io1|param2[1]~11\)))) # (!\io1|dispByteLatch\(2) & ((\io1|param2\(1) & (!\io1|param2[1]~11\)) # (!\io1|param2\(1) & 
-- ((\io1|param2[1]~11\) # (GND)))))
-- \io1|param2[2]~13\ = CARRY((\io1|dispByteLatch\(2) & (!\io1|param2\(1) & !\io1|param2[1]~11\)) # (!\io1|dispByteLatch\(2) & ((!\io1|param2[1]~11\) # (!\io1|param2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(2),
	datab => \io1|param2\(1),
	datad => VCC,
	cin => \io1|param2[1]~11\,
	combout => \io1|param2[2]~12_combout\,
	cout => \io1|param2[2]~13\);

-- Location: LCCOMB_X35_Y17_N4
\io1|param3[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3[1]~11_combout\ = (\io1|dispByteLatch\(1) & (\io1|param3\(0) $ (VCC))) # (!\io1|dispByteLatch\(1) & (\io1|param3\(0) & VCC))
-- \io1|param3[1]~12\ = CARRY((\io1|dispByteLatch\(1) & \io1|param3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(1),
	datab => \io1|param3\(0),
	datad => VCC,
	combout => \io1|param3[1]~11_combout\,
	cout => \io1|param3[1]~12\);

-- Location: LCCOMB_X32_Y17_N0
\io1|param4[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param4[1]~9_combout\ = (\io1|dispByteLatch\(1) & (\io1|param4\(0) $ (VCC))) # (!\io1|dispByteLatch\(1) & (\io1|param4\(0) & VCC))
-- \io1|param4[1]~10\ = CARRY((\io1|dispByteLatch\(1) & \io1|param4\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(1),
	datab => \io1|param4\(0),
	datad => VCC,
	combout => \io1|param4[1]~9_combout\,
	cout => \io1|param4[1]~10\);

-- Location: FF_X32_Y17_N1
\io1|param4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param4[1]~9_combout\,
	sclr => \io1|Equal31~1_combout\,
	ena => \io1|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param4\(1));

-- Location: LCCOMB_X30_Y17_N20
\io1|param3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3~6_combout\ = (!\io1|paramCount\(2) & (!\io1|display_store~19_combout\ & \io1|paramCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|paramCount\(2),
	datac => \io1|display_store~19_combout\,
	datad => \io1|paramCount\(1),
	combout => \io1|param3~6_combout\);

-- Location: LCCOMB_X30_Y17_N16
\io1|param3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3~8_combout\ = (\io1|display_store~19_combout\ & ((\io1|escState.processingAdditionalParams~0_combout\) # ((\io1|param3~6_combout\ & \io1|paramCount\(0))))) # (!\io1|display_store~19_combout\ & (\io1|param3~6_combout\ & (\io1|paramCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~19_combout\,
	datab => \io1|param3~6_combout\,
	datac => \io1|paramCount\(0),
	datad => \io1|escState.processingAdditionalParams~0_combout\,
	combout => \io1|param3~8_combout\);

-- Location: LCCOMB_X31_Y19_N10
\io1|param3[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3[6]~9_combout\ = (\io1|paramCount[2]~1_combout\ & ((\io1|Equal31~1_combout\) # ((\io1|param3~8_combout\ & \io1|param1[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param3~8_combout\,
	datab => \io1|Equal31~1_combout\,
	datac => \io1|param1[6]~15_combout\,
	datad => \io1|paramCount[2]~1_combout\,
	combout => \io1|param3[6]~9_combout\);

-- Location: FF_X35_Y17_N5
\io1|param3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param3[1]~11_combout\,
	asdata => \io1|param4\(1),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param3[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param3\(1));

-- Location: LCCOMB_X35_Y17_N6
\io1|param3[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3[2]~13_combout\ = (\io1|param3\(1) & ((\io1|dispByteLatch\(2) & (\io1|param3[1]~12\ & VCC)) # (!\io1|dispByteLatch\(2) & (!\io1|param3[1]~12\)))) # (!\io1|param3\(1) & ((\io1|dispByteLatch\(2) & (!\io1|param3[1]~12\)) # (!\io1|dispByteLatch\(2) 
-- & ((\io1|param3[1]~12\) # (GND)))))
-- \io1|param3[2]~14\ = CARRY((\io1|param3\(1) & (!\io1|dispByteLatch\(2) & !\io1|param3[1]~12\)) # (!\io1|param3\(1) & ((!\io1|param3[1]~12\) # (!\io1|dispByteLatch\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param3\(1),
	datab => \io1|dispByteLatch\(2),
	datad => VCC,
	cin => \io1|param3[1]~12\,
	combout => \io1|param3[2]~13_combout\,
	cout => \io1|param3[2]~14\);

-- Location: LCCOMB_X32_Y17_N2
\io1|param4[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param4[2]~11_combout\ = (\io1|param4\(1) & ((\io1|dispByteLatch\(2) & (\io1|param4[1]~10\ & VCC)) # (!\io1|dispByteLatch\(2) & (!\io1|param4[1]~10\)))) # (!\io1|param4\(1) & ((\io1|dispByteLatch\(2) & (!\io1|param4[1]~10\)) # (!\io1|dispByteLatch\(2) 
-- & ((\io1|param4[1]~10\) # (GND)))))
-- \io1|param4[2]~12\ = CARRY((\io1|param4\(1) & (!\io1|dispByteLatch\(2) & !\io1|param4[1]~10\)) # (!\io1|param4\(1) & ((!\io1|param4[1]~10\) # (!\io1|dispByteLatch\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param4\(1),
	datab => \io1|dispByteLatch\(2),
	datad => VCC,
	cin => \io1|param4[1]~10\,
	combout => \io1|param4[2]~11_combout\,
	cout => \io1|param4[2]~12\);

-- Location: FF_X32_Y17_N3
\io1|param4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param4[2]~11_combout\,
	sclr => \io1|Equal31~1_combout\,
	ena => \io1|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param4\(2));

-- Location: FF_X35_Y17_N7
\io1|param3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param3[2]~13_combout\,
	asdata => \io1|param4\(2),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param3[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param3\(2));

-- Location: LCCOMB_X30_Y17_N2
\io1|param2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2~7_combout\ = (\io1|display_store~19_combout\ & ((\io1|escState.processingAdditionalParams~0_combout\) # ((\io1|param3~6_combout\ & !\io1|paramCount\(0))))) # (!\io1|display_store~19_combout\ & (\io1|param3~6_combout\ & (!\io1|paramCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~19_combout\,
	datab => \io1|param3~6_combout\,
	datac => \io1|paramCount\(0),
	datad => \io1|escState.processingAdditionalParams~0_combout\,
	combout => \io1|param2~7_combout\);

-- Location: LCCOMB_X31_Y19_N0
\io1|param2[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2[6]~8_combout\ = (\io1|paramCount[2]~1_combout\ & ((\io1|Equal31~1_combout\) # ((\io1|param2~7_combout\ & \io1|param1[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2~7_combout\,
	datab => \io1|Equal31~1_combout\,
	datac => \io1|param1[6]~15_combout\,
	datad => \io1|paramCount[2]~1_combout\,
	combout => \io1|param2[6]~8_combout\);

-- Location: FF_X36_Y15_N21
\io1|param2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param2[2]~12_combout\,
	asdata => \io1|param3\(2),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param2\(2));

-- Location: LCCOMB_X36_Y15_N6
\io1|Add29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add29~0_combout\ = (\io1|param2\(0) & (\io1|param2\(2) $ (VCC))) # (!\io1|param2\(0) & (\io1|param2\(2) & VCC))
-- \io1|Add29~1\ = CARRY((\io1|param2\(0) & \io1|param2\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(0),
	datab => \io1|param2\(2),
	datad => VCC,
	combout => \io1|Add29~0_combout\,
	cout => \io1|Add29~1\);

-- Location: LCCOMB_X36_Y15_N22
\io1|param2[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2[3]~14_combout\ = ((\io1|Add29~0_combout\ $ (\io1|dispByteLatch\(3) $ (!\io1|param2[2]~13\)))) # (GND)
-- \io1|param2[3]~15\ = CARRY((\io1|Add29~0_combout\ & ((\io1|dispByteLatch\(3)) # (!\io1|param2[2]~13\))) # (!\io1|Add29~0_combout\ & (\io1|dispByteLatch\(3) & !\io1|param2[2]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add29~0_combout\,
	datab => \io1|dispByteLatch\(3),
	datad => VCC,
	cin => \io1|param2[2]~13\,
	combout => \io1|param2[3]~14_combout\,
	cout => \io1|param2[3]~15\);

-- Location: LCCOMB_X35_Y17_N24
\io1|Add31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add31~0_combout\ = (\io1|param3\(2) & (\io1|param3\(0) $ (VCC))) # (!\io1|param3\(2) & (\io1|param3\(0) & VCC))
-- \io1|Add31~1\ = CARRY((\io1|param3\(2) & \io1|param3\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param3\(2),
	datab => \io1|param3\(0),
	datad => VCC,
	combout => \io1|Add31~0_combout\,
	cout => \io1|Add31~1\);

-- Location: LCCOMB_X35_Y17_N8
\io1|param3[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3[3]~15_combout\ = ((\io1|dispByteLatch\(3) $ (\io1|Add31~0_combout\ $ (!\io1|param3[2]~14\)))) # (GND)
-- \io1|param3[3]~16\ = CARRY((\io1|dispByteLatch\(3) & ((\io1|Add31~0_combout\) # (!\io1|param3[2]~14\))) # (!\io1|dispByteLatch\(3) & (\io1|Add31~0_combout\ & !\io1|param3[2]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|Add31~0_combout\,
	datad => VCC,
	cin => \io1|param3[2]~14\,
	combout => \io1|param3[3]~15_combout\,
	cout => \io1|param3[3]~16\);

-- Location: LCCOMB_X32_Y17_N22
\io1|Add33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add33~0_combout\ = (\io1|param4\(0) & (\io1|param4\(2) $ (VCC))) # (!\io1|param4\(0) & (\io1|param4\(2) & VCC))
-- \io1|Add33~1\ = CARRY((\io1|param4\(0) & \io1|param4\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param4\(0),
	datab => \io1|param4\(2),
	datad => VCC,
	combout => \io1|Add33~0_combout\,
	cout => \io1|Add33~1\);

-- Location: LCCOMB_X32_Y17_N4
\io1|param4[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param4[3]~13_combout\ = ((\io1|Add33~0_combout\ $ (\io1|dispByteLatch\(3) $ (!\io1|param4[2]~12\)))) # (GND)
-- \io1|param4[3]~14\ = CARRY((\io1|Add33~0_combout\ & ((\io1|dispByteLatch\(3)) # (!\io1|param4[2]~12\))) # (!\io1|Add33~0_combout\ & (\io1|dispByteLatch\(3) & !\io1|param4[2]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add33~0_combout\,
	datab => \io1|dispByteLatch\(3),
	datad => VCC,
	cin => \io1|param4[2]~12\,
	combout => \io1|param4[3]~13_combout\,
	cout => \io1|param4[3]~14\);

-- Location: FF_X32_Y17_N5
\io1|param4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param4[3]~13_combout\,
	sclr => \io1|Equal31~1_combout\,
	ena => \io1|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param4\(3));

-- Location: FF_X35_Y17_N9
\io1|param3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param3[3]~15_combout\,
	asdata => \io1|param4\(3),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param3[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param3\(3));

-- Location: FF_X36_Y15_N23
\io1|param2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param2[3]~14_combout\,
	asdata => \io1|param3\(3),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param2\(3));

-- Location: LCCOMB_X36_Y15_N8
\io1|Add29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add29~2_combout\ = (\io1|param2\(3) & ((\io1|param2\(1) & (\io1|Add29~1\ & VCC)) # (!\io1|param2\(1) & (!\io1|Add29~1\)))) # (!\io1|param2\(3) & ((\io1|param2\(1) & (!\io1|Add29~1\)) # (!\io1|param2\(1) & ((\io1|Add29~1\) # (GND)))))
-- \io1|Add29~3\ = CARRY((\io1|param2\(3) & (!\io1|param2\(1) & !\io1|Add29~1\)) # (!\io1|param2\(3) & ((!\io1|Add29~1\) # (!\io1|param2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(3),
	datab => \io1|param2\(1),
	datad => VCC,
	cin => \io1|Add29~1\,
	combout => \io1|Add29~2_combout\,
	cout => \io1|Add29~3\);

-- Location: LCCOMB_X36_Y15_N24
\io1|param2[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2[4]~16_combout\ = (\io1|dispByteLatch\(4) & ((\io1|Add29~2_combout\ & (!\io1|param2[3]~15\)) # (!\io1|Add29~2_combout\ & ((\io1|param2[3]~15\) # (GND))))) # (!\io1|dispByteLatch\(4) & ((\io1|Add29~2_combout\ & (\io1|param2[3]~15\ & VCC)) # 
-- (!\io1|Add29~2_combout\ & (!\io1|param2[3]~15\))))
-- \io1|param2[4]~17\ = CARRY((\io1|dispByteLatch\(4) & ((!\io1|param2[3]~15\) # (!\io1|Add29~2_combout\))) # (!\io1|dispByteLatch\(4) & (!\io1|Add29~2_combout\ & !\io1|param2[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(4),
	datab => \io1|Add29~2_combout\,
	datad => VCC,
	cin => \io1|param2[3]~15\,
	combout => \io1|param2[4]~16_combout\,
	cout => \io1|param2[4]~17\);

-- Location: LCCOMB_X35_Y17_N26
\io1|Add31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add31~2_combout\ = (\io1|param3\(1) & ((\io1|param3\(3) & (\io1|Add31~1\ & VCC)) # (!\io1|param3\(3) & (!\io1|Add31~1\)))) # (!\io1|param3\(1) & ((\io1|param3\(3) & (!\io1|Add31~1\)) # (!\io1|param3\(3) & ((\io1|Add31~1\) # (GND)))))
-- \io1|Add31~3\ = CARRY((\io1|param3\(1) & (!\io1|param3\(3) & !\io1|Add31~1\)) # (!\io1|param3\(1) & ((!\io1|Add31~1\) # (!\io1|param3\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param3\(1),
	datab => \io1|param3\(3),
	datad => VCC,
	cin => \io1|Add31~1\,
	combout => \io1|Add31~2_combout\,
	cout => \io1|Add31~3\);

-- Location: LCCOMB_X35_Y17_N10
\io1|param3[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3[4]~17_combout\ = (\io1|Add31~2_combout\ & ((\io1|dispByteLatch\(4) & (!\io1|param3[3]~16\)) # (!\io1|dispByteLatch\(4) & (\io1|param3[3]~16\ & VCC)))) # (!\io1|Add31~2_combout\ & ((\io1|dispByteLatch\(4) & ((\io1|param3[3]~16\) # (GND))) # 
-- (!\io1|dispByteLatch\(4) & (!\io1|param3[3]~16\))))
-- \io1|param3[4]~18\ = CARRY((\io1|Add31~2_combout\ & (\io1|dispByteLatch\(4) & !\io1|param3[3]~16\)) # (!\io1|Add31~2_combout\ & ((\io1|dispByteLatch\(4)) # (!\io1|param3[3]~16\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add31~2_combout\,
	datab => \io1|dispByteLatch\(4),
	datad => VCC,
	cin => \io1|param3[3]~16\,
	combout => \io1|param3[4]~17_combout\,
	cout => \io1|param3[4]~18\);

-- Location: LCCOMB_X32_Y17_N24
\io1|Add33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add33~2_combout\ = (\io1|param4\(3) & ((\io1|param4\(1) & (\io1|Add33~1\ & VCC)) # (!\io1|param4\(1) & (!\io1|Add33~1\)))) # (!\io1|param4\(3) & ((\io1|param4\(1) & (!\io1|Add33~1\)) # (!\io1|param4\(1) & ((\io1|Add33~1\) # (GND)))))
-- \io1|Add33~3\ = CARRY((\io1|param4\(3) & (!\io1|param4\(1) & !\io1|Add33~1\)) # (!\io1|param4\(3) & ((!\io1|Add33~1\) # (!\io1|param4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param4\(3),
	datab => \io1|param4\(1),
	datad => VCC,
	cin => \io1|Add33~1\,
	combout => \io1|Add33~2_combout\,
	cout => \io1|Add33~3\);

-- Location: LCCOMB_X32_Y17_N6
\io1|param4[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param4[4]~15_combout\ = (\io1|dispByteLatch\(4) & ((\io1|Add33~2_combout\ & (!\io1|param4[3]~14\)) # (!\io1|Add33~2_combout\ & ((\io1|param4[3]~14\) # (GND))))) # (!\io1|dispByteLatch\(4) & ((\io1|Add33~2_combout\ & (\io1|param4[3]~14\ & VCC)) # 
-- (!\io1|Add33~2_combout\ & (!\io1|param4[3]~14\))))
-- \io1|param4[4]~16\ = CARRY((\io1|dispByteLatch\(4) & ((!\io1|param4[3]~14\) # (!\io1|Add33~2_combout\))) # (!\io1|dispByteLatch\(4) & (!\io1|Add33~2_combout\ & !\io1|param4[3]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(4),
	datab => \io1|Add33~2_combout\,
	datad => VCC,
	cin => \io1|param4[3]~14\,
	combout => \io1|param4[4]~15_combout\,
	cout => \io1|param4[4]~16\);

-- Location: FF_X32_Y17_N7
\io1|param4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param4[4]~15_combout\,
	sclr => \io1|Equal31~1_combout\,
	ena => \io1|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param4\(4));

-- Location: FF_X35_Y17_N11
\io1|param3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param3[4]~17_combout\,
	asdata => \io1|param4\(4),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param3[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param3\(4));

-- Location: FF_X36_Y15_N25
\io1|param2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param2[4]~16_combout\,
	asdata => \io1|param3\(4),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param2\(4));

-- Location: FF_X36_Y16_N7
\io1|param1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param1[4]~17_combout\,
	asdata => \io1|param2\(4),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param1[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param1\(4));

-- Location: LCCOMB_X35_Y17_N2
\io1|Add27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add27~0_combout\ = \io1|dispByteLatch\(5) $ (\io1|dispByteLatch\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(5),
	datad => \io1|dispByteLatch\(4),
	combout => \io1|Add27~0_combout\);

-- Location: LCCOMB_X37_Y16_N26
\io1|Add26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add26~4_combout\ = ((\io1|param1\(2) $ (\io1|param1\(4) $ (!\io1|Add26~3\)))) # (GND)
-- \io1|Add26~5\ = CARRY((\io1|param1\(2) & ((\io1|param1\(4)) # (!\io1|Add26~3\))) # (!\io1|param1\(2) & (\io1|param1\(4) & !\io1|Add26~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(2),
	datab => \io1|param1\(4),
	datad => VCC,
	cin => \io1|Add26~3\,
	combout => \io1|Add26~4_combout\,
	cout => \io1|Add26~5\);

-- Location: LCCOMB_X36_Y16_N8
\io1|param1[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[5]~21_combout\ = ((\io1|Add27~0_combout\ $ (\io1|Add26~4_combout\ $ (!\io1|param1[4]~18\)))) # (GND)
-- \io1|param1[5]~22\ = CARRY((\io1|Add27~0_combout\ & ((\io1|Add26~4_combout\) # (!\io1|param1[4]~18\))) # (!\io1|Add27~0_combout\ & (\io1|Add26~4_combout\ & !\io1|param1[4]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add27~0_combout\,
	datab => \io1|Add26~4_combout\,
	datad => VCC,
	cin => \io1|param1[4]~18\,
	combout => \io1|param1[5]~21_combout\,
	cout => \io1|param1[5]~22\);

-- Location: LCCOMB_X36_Y15_N10
\io1|Add29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add29~4_combout\ = ((\io1|param2\(4) $ (\io1|param2\(2) $ (!\io1|Add29~3\)))) # (GND)
-- \io1|Add29~5\ = CARRY((\io1|param2\(4) & ((\io1|param2\(2)) # (!\io1|Add29~3\))) # (!\io1|param2\(4) & (\io1|param2\(2) & !\io1|Add29~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(4),
	datab => \io1|param2\(2),
	datad => VCC,
	cin => \io1|Add29~3\,
	combout => \io1|Add29~4_combout\,
	cout => \io1|Add29~5\);

-- Location: LCCOMB_X36_Y15_N26
\io1|param2[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2[5]~18_combout\ = ((\io1|Add29~4_combout\ $ (\io1|Add27~0_combout\ $ (!\io1|param2[4]~17\)))) # (GND)
-- \io1|param2[5]~19\ = CARRY((\io1|Add29~4_combout\ & ((\io1|Add27~0_combout\) # (!\io1|param2[4]~17\))) # (!\io1|Add29~4_combout\ & (\io1|Add27~0_combout\ & !\io1|param2[4]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add29~4_combout\,
	datab => \io1|Add27~0_combout\,
	datad => VCC,
	cin => \io1|param2[4]~17\,
	combout => \io1|param2[5]~18_combout\,
	cout => \io1|param2[5]~19\);

-- Location: LCCOMB_X35_Y17_N28
\io1|Add31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add31~4_combout\ = ((\io1|param3\(2) $ (\io1|param3\(4) $ (!\io1|Add31~3\)))) # (GND)
-- \io1|Add31~5\ = CARRY((\io1|param3\(2) & ((\io1|param3\(4)) # (!\io1|Add31~3\))) # (!\io1|param3\(2) & (\io1|param3\(4) & !\io1|Add31~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param3\(2),
	datab => \io1|param3\(4),
	datad => VCC,
	cin => \io1|Add31~3\,
	combout => \io1|Add31~4_combout\,
	cout => \io1|Add31~5\);

-- Location: LCCOMB_X35_Y17_N12
\io1|param3[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3[5]~19_combout\ = ((\io1|Add27~0_combout\ $ (\io1|Add31~4_combout\ $ (!\io1|param3[4]~18\)))) # (GND)
-- \io1|param3[5]~20\ = CARRY((\io1|Add27~0_combout\ & ((\io1|Add31~4_combout\) # (!\io1|param3[4]~18\))) # (!\io1|Add27~0_combout\ & (\io1|Add31~4_combout\ & !\io1|param3[4]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add27~0_combout\,
	datab => \io1|Add31~4_combout\,
	datad => VCC,
	cin => \io1|param3[4]~18\,
	combout => \io1|param3[5]~19_combout\,
	cout => \io1|param3[5]~20\);

-- Location: LCCOMB_X32_Y17_N26
\io1|Add33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add33~4_combout\ = ((\io1|param4\(4) $ (\io1|param4\(2) $ (!\io1|Add33~3\)))) # (GND)
-- \io1|Add33~5\ = CARRY((\io1|param4\(4) & ((\io1|param4\(2)) # (!\io1|Add33~3\))) # (!\io1|param4\(4) & (\io1|param4\(2) & !\io1|Add33~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param4\(4),
	datab => \io1|param4\(2),
	datad => VCC,
	cin => \io1|Add33~3\,
	combout => \io1|Add33~4_combout\,
	cout => \io1|Add33~5\);

-- Location: LCCOMB_X32_Y17_N8
\io1|param4[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param4[5]~17_combout\ = ((\io1|Add33~4_combout\ $ (\io1|Add27~0_combout\ $ (!\io1|param4[4]~16\)))) # (GND)
-- \io1|param4[5]~18\ = CARRY((\io1|Add33~4_combout\ & ((\io1|Add27~0_combout\) # (!\io1|param4[4]~16\))) # (!\io1|Add33~4_combout\ & (\io1|Add27~0_combout\ & !\io1|param4[4]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add33~4_combout\,
	datab => \io1|Add27~0_combout\,
	datad => VCC,
	cin => \io1|param4[4]~16\,
	combout => \io1|param4[5]~17_combout\,
	cout => \io1|param4[5]~18\);

-- Location: FF_X32_Y17_N9
\io1|param4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param4[5]~17_combout\,
	sclr => \io1|Equal31~1_combout\,
	ena => \io1|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param4\(5));

-- Location: FF_X35_Y17_N13
\io1|param3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param3[5]~19_combout\,
	asdata => \io1|param4\(5),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param3[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param3\(5));

-- Location: FF_X36_Y15_N27
\io1|param2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param2[5]~18_combout\,
	asdata => \io1|param3\(5),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param2\(5));

-- Location: FF_X36_Y16_N9
\io1|param1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param1[5]~21_combout\,
	asdata => \io1|param2\(5),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param1[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param1\(5));

-- Location: LCCOMB_X31_Y15_N24
\io1|Add27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add27~1_combout\ = \io1|dispByteLatch\(6) $ (((\io1|dispByteLatch\(5) & \io1|dispByteLatch\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(6),
	datac => \io1|dispByteLatch\(5),
	datad => \io1|dispByteLatch\(4),
	combout => \io1|Add27~1_combout\);

-- Location: LCCOMB_X37_Y16_N28
\io1|Add26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add26~6_combout\ = \io1|param1\(3) $ (\io1|Add26~5\ $ (\io1|param1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|param1\(3),
	datad => \io1|param1\(5),
	cin => \io1|Add26~5\,
	combout => \io1|Add26~6_combout\);

-- Location: LCCOMB_X36_Y16_N10
\io1|param1[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[6]~23_combout\ = \io1|Add27~1_combout\ $ (\io1|param1[5]~22\ $ (!\io1|Add26~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add27~1_combout\,
	datad => \io1|Add26~6_combout\,
	cin => \io1|param1[5]~22\,
	combout => \io1|param1[6]~23_combout\);

-- Location: LCCOMB_X36_Y15_N12
\io1|Add29~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add29~6_combout\ = \io1|param2\(5) $ (\io1|Add29~5\ $ (\io1|param2\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(5),
	datad => \io1|param2\(3),
	cin => \io1|Add29~5\,
	combout => \io1|Add29~6_combout\);

-- Location: LCCOMB_X36_Y15_N28
\io1|param2[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2[6]~20_combout\ = \io1|Add27~1_combout\ $ (\io1|param2[5]~19\ $ (!\io1|Add29~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add27~1_combout\,
	datad => \io1|Add29~6_combout\,
	cin => \io1|param2[5]~19\,
	combout => \io1|param2[6]~20_combout\);

-- Location: LCCOMB_X35_Y17_N30
\io1|Add31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add31~6_combout\ = \io1|param3\(3) $ (\io1|Add31~5\ $ (\io1|param3\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|param3\(3),
	datad => \io1|param3\(5),
	cin => \io1|Add31~5\,
	combout => \io1|Add31~6_combout\);

-- Location: LCCOMB_X35_Y17_N14
\io1|param3[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3[6]~21_combout\ = \io1|Add31~6_combout\ $ (\io1|param3[5]~20\ $ (!\io1|Add27~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add31~6_combout\,
	datad => \io1|Add27~1_combout\,
	cin => \io1|param3[5]~20\,
	combout => \io1|param3[6]~21_combout\);

-- Location: LCCOMB_X32_Y17_N28
\io1|Add33~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add33~6_combout\ = \io1|param4\(3) $ (\io1|Add33~5\ $ (\io1|param4\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|param4\(3),
	datad => \io1|param4\(5),
	cin => \io1|Add33~5\,
	combout => \io1|Add33~6_combout\);

-- Location: LCCOMB_X32_Y17_N10
\io1|param4[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param4[6]~19_combout\ = \io1|Add27~1_combout\ $ (\io1|param4[5]~18\ $ (!\io1|Add33~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add27~1_combout\,
	datad => \io1|Add33~6_combout\,
	cin => \io1|param4[5]~18\,
	combout => \io1|param4[6]~19_combout\);

-- Location: FF_X32_Y17_N11
\io1|param4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param4[6]~19_combout\,
	sclr => \io1|Equal31~1_combout\,
	ena => \io1|param4[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param4\(6));

-- Location: FF_X35_Y17_N15
\io1|param3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param3[6]~21_combout\,
	asdata => \io1|param4\(6),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param3[6]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param3\(6));

-- Location: FF_X36_Y15_N29
\io1|param2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param2[6]~20_combout\,
	asdata => \io1|param3\(6),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param2\(6));

-- Location: FF_X36_Y16_N11
\io1|param1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param1[6]~23_combout\,
	asdata => \io1|param2\(6),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param1[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param1\(6));

-- Location: LCCOMB_X35_Y15_N26
\io1|Equal47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal47~2_combout\ = (!\io1|param1\(5) & !\io1|param1\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|param1\(5),
	datad => \io1|param1\(6),
	combout => \io1|Equal47~2_combout\);

-- Location: LCCOMB_X35_Y15_N20
\io1|display_store~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~29_combout\ = (!\io1|param1\(0) & (!\io1|param1\(3) & (\io1|Equal47~2_combout\ & \io1|param1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(0),
	datab => \io1|param1\(3),
	datac => \io1|Equal47~2_combout\,
	datad => \io1|param1\(1),
	combout => \io1|display_store~29_combout\);

-- Location: LCCOMB_X35_Y15_N18
\io1|display_store~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~30_combout\ = (!\io1|param1\(2) & (!\io1|param1\(4) & (\io1|Equal44~0_combout\ & \io1|display_store~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(2),
	datab => \io1|param1\(4),
	datac => \io1|Equal44~0_combout\,
	datad => \io1|display_store~29_combout\,
	combout => \io1|display_store~30_combout\);

-- Location: LCCOMB_X33_Y15_N20
\io1|display_store~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~31_combout\ = (\io1|Equal42~0_combout\ & (\io1|dispByteLatch\(3) & \io1|display_store~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Equal42~0_combout\,
	datac => \io1|dispByteLatch\(3),
	datad => \io1|display_store~30_combout\,
	combout => \io1|display_store~31_combout\);

-- Location: LCCOMB_X30_Y15_N4
\io1|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~2_combout\ = (!\io1|display_store~14_combout\ & (!\io1|dispState.idle~q\ & \io1|cursorVert~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~14_combout\,
	datab => \io1|dispState.idle~q\,
	datad => \io1|cursorVert~4_combout\,
	combout => \io1|Selector12~2_combout\);

-- Location: LCCOMB_X30_Y15_N28
\io1|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector40~0_combout\ = (!\io1|display_store~41_combout\ & (\io1|Selector12~2_combout\ & !\io1|cursorVertRestore~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|display_store~41_combout\,
	datac => \io1|Selector12~2_combout\,
	datad => \io1|cursorVertRestore~11_combout\,
	combout => \io1|Selector40~0_combout\);

-- Location: LCCOMB_X30_Y15_N14
\io1|dispState~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispState~32_combout\ = (!\io1|display_store~27_combout\ & (!\io1|display_store~28_combout\ & (!\io1|display_store~31_combout\ & \io1|Selector40~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~27_combout\,
	datab => \io1|display_store~28_combout\,
	datac => \io1|display_store~31_combout\,
	datad => \io1|Selector40~0_combout\,
	combout => \io1|dispState~32_combout\);

-- Location: LCCOMB_X33_Y15_N30
\io1|display_store~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~20_combout\ = (((!\io1|Equal44~0_combout\) # (!\io1|Equal45~0_combout\)) # (!\io1|Equal33~0_combout\)) # (!\io1|dispByteLatch\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|Equal33~0_combout\,
	datac => \io1|Equal45~0_combout\,
	datad => \io1|Equal44~0_combout\,
	combout => \io1|display_store~20_combout\);

-- Location: LCCOMB_X29_Y15_N4
\io1|Equal34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal34~1_combout\ = (\io1|Equal34~0_combout\ & (\io1|Equal33~0_combout\ & \io1|dispByteLatch\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal34~0_combout\,
	datab => \io1|Equal33~0_combout\,
	datad => \io1|dispByteLatch\(3),
	combout => \io1|Equal34~1_combout\);

-- Location: LCCOMB_X29_Y15_N26
\io1|cursorVert~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~15_combout\ = (\io1|display_store~32_combout\ & ((\io1|Equal34~1_combout\) # (\io1|Equal35~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~32_combout\,
	datab => \io1|Equal34~1_combout\,
	datad => \io1|Equal35~0_combout\,
	combout => \io1|cursorVert~15_combout\);

-- Location: LCCOMB_X30_Y19_N28
\io1|cursorVert~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~5_combout\ = (\io1|display_store~16_combout\) # (!\io1|display_store~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~19_combout\,
	datad => \io1|display_store~16_combout\,
	combout => \io1|cursorVert~5_combout\);

-- Location: LCCOMB_X30_Y19_N18
\io1|Selector8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~14_combout\ = (!\io1|display_store~14_combout\ & ((\io1|cursorVert~15_combout\) # ((\io1|cursorVert~5_combout\ & !\io1|display_store~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~15_combout\,
	datab => \io1|cursorVert~5_combout\,
	datac => \io1|display_store~14_combout\,
	datad => \io1|display_store~33_combout\,
	combout => \io1|Selector8~14_combout\);

-- Location: LCCOMB_X30_Y19_N4
\io1|Selector8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~15_combout\ = (!\io1|dispState.idle~q\ & ((\io1|Selector8~14_combout\) # (!\io1|cursorVert~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert~4_combout\,
	datac => \io1|dispState.idle~q\,
	datad => \io1|Selector8~14_combout\,
	combout => \io1|Selector8~15_combout\);

-- Location: LCCOMB_X24_Y17_N28
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X29_Y19_N6
\io1|charHoriz[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz[0]~8_combout\ = \io1|charHoriz\(0) $ (VCC)
-- \io1|charHoriz[0]~9\ = CARRY(\io1|charHoriz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charHoriz\(0),
	datad => VCC,
	combout => \io1|charHoriz[0]~8_combout\,
	cout => \io1|charHoriz[0]~9\);

-- Location: LCCOMB_X29_Y21_N6
\io1|horizCount[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[0]~12_combout\ = \io1|horizCount\(0) $ (VCC)
-- \io1|horizCount[0]~13\ = CARRY(\io1|horizCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(0),
	datad => VCC,
	combout => \io1|horizCount[0]~12_combout\,
	cout => \io1|horizCount[0]~13\);

-- Location: FF_X29_Y21_N7
\io1|horizCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[0]~12_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(0));

-- Location: LCCOMB_X29_Y21_N8
\io1|horizCount[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[1]~14_combout\ = (\io1|horizCount\(1) & (!\io1|horizCount[0]~13\)) # (!\io1|horizCount\(1) & ((\io1|horizCount[0]~13\) # (GND)))
-- \io1|horizCount[1]~15\ = CARRY((!\io1|horizCount[0]~13\) # (!\io1|horizCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|horizCount\(1),
	datad => VCC,
	cin => \io1|horizCount[0]~13\,
	combout => \io1|horizCount[1]~14_combout\,
	cout => \io1|horizCount[1]~15\);

-- Location: FF_X29_Y21_N9
\io1|horizCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[1]~14_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(1));

-- Location: LCCOMB_X29_Y21_N10
\io1|horizCount[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[2]~16_combout\ = (\io1|horizCount\(2) & (\io1|horizCount[1]~15\ $ (GND))) # (!\io1|horizCount\(2) & (!\io1|horizCount[1]~15\ & VCC))
-- \io1|horizCount[2]~17\ = CARRY((\io1|horizCount\(2) & !\io1|horizCount[1]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(2),
	datad => VCC,
	cin => \io1|horizCount[1]~15\,
	combout => \io1|horizCount[2]~16_combout\,
	cout => \io1|horizCount[2]~17\);

-- Location: FF_X29_Y21_N11
\io1|horizCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[2]~16_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(2));

-- Location: LCCOMB_X29_Y21_N12
\io1|horizCount[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[3]~18_combout\ = (\io1|horizCount\(3) & (!\io1|horizCount[2]~17\)) # (!\io1|horizCount\(3) & ((\io1|horizCount[2]~17\) # (GND)))
-- \io1|horizCount[3]~19\ = CARRY((!\io1|horizCount[2]~17\) # (!\io1|horizCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(3),
	datad => VCC,
	cin => \io1|horizCount[2]~17\,
	combout => \io1|horizCount[3]~18_combout\,
	cout => \io1|horizCount[3]~19\);

-- Location: FF_X29_Y21_N13
\io1|horizCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[3]~18_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(3));

-- Location: LCCOMB_X29_Y21_N14
\io1|horizCount[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[4]~20_combout\ = (\io1|horizCount\(4) & (\io1|horizCount[3]~19\ $ (GND))) # (!\io1|horizCount\(4) & (!\io1|horizCount[3]~19\ & VCC))
-- \io1|horizCount[4]~21\ = CARRY((\io1|horizCount\(4) & !\io1|horizCount[3]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|horizCount\(4),
	datad => VCC,
	cin => \io1|horizCount[3]~19\,
	combout => \io1|horizCount[4]~20_combout\,
	cout => \io1|horizCount[4]~21\);

-- Location: FF_X29_Y21_N15
\io1|horizCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[4]~20_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(4));

-- Location: LCCOMB_X29_Y21_N16
\io1|horizCount[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[5]~22_combout\ = (\io1|horizCount\(5) & (!\io1|horizCount[4]~21\)) # (!\io1|horizCount\(5) & ((\io1|horizCount[4]~21\) # (GND)))
-- \io1|horizCount[5]~23\ = CARRY((!\io1|horizCount[4]~21\) # (!\io1|horizCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|horizCount\(5),
	datad => VCC,
	cin => \io1|horizCount[4]~21\,
	combout => \io1|horizCount[5]~22_combout\,
	cout => \io1|horizCount[5]~23\);

-- Location: FF_X29_Y21_N17
\io1|horizCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[5]~22_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(5));

-- Location: LCCOMB_X29_Y21_N18
\io1|horizCount[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[6]~24_combout\ = (\io1|horizCount\(6) & (\io1|horizCount[5]~23\ $ (GND))) # (!\io1|horizCount\(6) & (!\io1|horizCount[5]~23\ & VCC))
-- \io1|horizCount[6]~25\ = CARRY((\io1|horizCount\(6) & !\io1|horizCount[5]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|horizCount\(6),
	datad => VCC,
	cin => \io1|horizCount[5]~23\,
	combout => \io1|horizCount[6]~24_combout\,
	cout => \io1|horizCount[6]~25\);

-- Location: FF_X29_Y21_N19
\io1|horizCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[6]~24_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(6));

-- Location: LCCOMB_X29_Y21_N20
\io1|horizCount[7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[7]~26_combout\ = (\io1|horizCount\(7) & (!\io1|horizCount[6]~25\)) # (!\io1|horizCount\(7) & ((\io1|horizCount[6]~25\) # (GND)))
-- \io1|horizCount[7]~27\ = CARRY((!\io1|horizCount[6]~25\) # (!\io1|horizCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|horizCount\(7),
	datad => VCC,
	cin => \io1|horizCount[6]~25\,
	combout => \io1|horizCount[7]~26_combout\,
	cout => \io1|horizCount[7]~27\);

-- Location: FF_X29_Y21_N21
\io1|horizCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[7]~26_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(7));

-- Location: LCCOMB_X29_Y21_N22
\io1|horizCount[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[8]~28_combout\ = (\io1|horizCount\(8) & (\io1|horizCount[7]~27\ $ (GND))) # (!\io1|horizCount\(8) & (!\io1|horizCount[7]~27\ & VCC))
-- \io1|horizCount[8]~29\ = CARRY((\io1|horizCount\(8) & !\io1|horizCount[7]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(8),
	datad => VCC,
	cin => \io1|horizCount[7]~27\,
	combout => \io1|horizCount[8]~28_combout\,
	cout => \io1|horizCount[8]~29\);

-- Location: FF_X29_Y21_N23
\io1|horizCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[8]~28_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(8));

-- Location: LCCOMB_X29_Y21_N24
\io1|horizCount[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[9]~30_combout\ = (\io1|horizCount\(9) & (!\io1|horizCount[8]~29\)) # (!\io1|horizCount\(9) & ((\io1|horizCount[8]~29\) # (GND)))
-- \io1|horizCount[9]~31\ = CARRY((!\io1|horizCount[8]~29\) # (!\io1|horizCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|horizCount\(9),
	datad => VCC,
	cin => \io1|horizCount[8]~29\,
	combout => \io1|horizCount[9]~30_combout\,
	cout => \io1|horizCount[9]~31\);

-- Location: FF_X29_Y21_N25
\io1|horizCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[9]~30_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(9));

-- Location: LCCOMB_X29_Y21_N4
\io1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan0~0_combout\ = ((!\io1|horizCount\(7) & (!\io1|horizCount\(6) & !\io1|horizCount\(8)))) # (!\io1|horizCount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(7),
	datab => \io1|horizCount\(6),
	datac => \io1|horizCount\(8),
	datad => \io1|horizCount\(9),
	combout => \io1|LessThan0~0_combout\);

-- Location: LCCOMB_X29_Y21_N26
\io1|horizCount[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[10]~32_combout\ = (\io1|horizCount\(10) & (\io1|horizCount[9]~31\ $ (GND))) # (!\io1|horizCount\(10) & (!\io1|horizCount[9]~31\ & VCC))
-- \io1|horizCount[10]~33\ = CARRY((\io1|horizCount\(10) & !\io1|horizCount[9]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(10),
	datad => VCC,
	cin => \io1|horizCount[9]~31\,
	combout => \io1|horizCount[10]~32_combout\,
	cout => \io1|horizCount[10]~33\);

-- Location: FF_X29_Y21_N27
\io1|horizCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[10]~32_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(10));

-- Location: LCCOMB_X29_Y21_N28
\io1|horizCount[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|horizCount[11]~34_combout\ = \io1|horizCount\(11) $ (\io1|horizCount[10]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(11),
	cin => \io1|horizCount[10]~33\,
	combout => \io1|horizCount[11]~34_combout\);

-- Location: FF_X29_Y21_N29
\io1|horizCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|horizCount[11]~34_combout\,
	sclr => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|horizCount\(11));

-- Location: LCCOMB_X28_Y21_N26
\io1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan0~1_combout\ = (\io1|horizCount\(11)) # ((!\io1|LessThan0~0_combout\ & \io1|horizCount\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan0~0_combout\,
	datab => \io1|horizCount\(11),
	datad => \io1|horizCount\(10),
	combout => \io1|LessThan0~1_combout\);

-- Location: LCCOMB_X28_Y21_N8
\io1|hActive~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|hActive~0_combout\ = (\io1|horizCount\(6)) # ((\io1|horizCount\(7)) # (\io1|horizCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|horizCount\(6),
	datac => \io1|horizCount\(7),
	datad => \io1|horizCount\(5),
	combout => \io1|hActive~0_combout\);

-- Location: LCCOMB_X28_Y21_N14
\io1|hActive~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|hActive~1_combout\ = (\io1|horizCount\(9) & (((!\io1|hActive~0_combout\ & !\io1|horizCount\(8))) # (!\io1|horizCount\(10)))) # (!\io1|horizCount\(9) & ((\io1|horizCount\(10)) # ((\io1|hActive~0_combout\ & \io1|horizCount\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(9),
	datab => \io1|horizCount\(10),
	datac => \io1|hActive~0_combout\,
	datad => \io1|horizCount\(8),
	combout => \io1|hActive~1_combout\);

-- Location: LCCOMB_X27_Y19_N20
\io1|hActive~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|hActive~2_combout\ = (\io1|LessThan0~1_combout\ & (\io1|hActive~q\)) # (!\io1|LessThan0~1_combout\ & ((\io1|hActive~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan0~1_combout\,
	datac => \io1|hActive~q\,
	datad => \io1|hActive~1_combout\,
	combout => \io1|hActive~2_combout\);

-- Location: FF_X27_Y19_N21
\io1|hActive\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|hActive~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|hActive~q\);

-- Location: LCCOMB_X30_Y20_N2
\io1|vertLineCount[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[0]~10_combout\ = \io1|vertLineCount\(0) $ (VCC)
-- \io1|vertLineCount[0]~11\ = CARRY(\io1|vertLineCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|vertLineCount\(0),
	datad => VCC,
	combout => \io1|vertLineCount[0]~10_combout\,
	cout => \io1|vertLineCount[0]~11\);

-- Location: FF_X30_Y20_N3
\io1|vertLineCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[0]~10_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(0));

-- Location: LCCOMB_X30_Y20_N4
\io1|vertLineCount[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[1]~12_combout\ = (\io1|vertLineCount\(1) & (!\io1|vertLineCount[0]~11\)) # (!\io1|vertLineCount\(1) & ((\io1|vertLineCount[0]~11\) # (GND)))
-- \io1|vertLineCount[1]~13\ = CARRY((!\io1|vertLineCount[0]~11\) # (!\io1|vertLineCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|vertLineCount\(1),
	datad => VCC,
	cin => \io1|vertLineCount[0]~11\,
	combout => \io1|vertLineCount[1]~12_combout\,
	cout => \io1|vertLineCount[1]~13\);

-- Location: FF_X30_Y20_N5
\io1|vertLineCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[1]~12_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(1));

-- Location: LCCOMB_X30_Y20_N6
\io1|vertLineCount[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[2]~14_combout\ = (\io1|vertLineCount\(2) & (\io1|vertLineCount[1]~13\ $ (GND))) # (!\io1|vertLineCount\(2) & (!\io1|vertLineCount[1]~13\ & VCC))
-- \io1|vertLineCount[2]~15\ = CARRY((\io1|vertLineCount\(2) & !\io1|vertLineCount[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(2),
	datad => VCC,
	cin => \io1|vertLineCount[1]~13\,
	combout => \io1|vertLineCount[2]~14_combout\,
	cout => \io1|vertLineCount[2]~15\);

-- Location: FF_X30_Y20_N7
\io1|vertLineCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[2]~14_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(2));

-- Location: LCCOMB_X30_Y20_N8
\io1|vertLineCount[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[3]~16_combout\ = (\io1|vertLineCount\(3) & (!\io1|vertLineCount[2]~15\)) # (!\io1|vertLineCount\(3) & ((\io1|vertLineCount[2]~15\) # (GND)))
-- \io1|vertLineCount[3]~17\ = CARRY((!\io1|vertLineCount[2]~15\) # (!\io1|vertLineCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|vertLineCount\(3),
	datad => VCC,
	cin => \io1|vertLineCount[2]~15\,
	combout => \io1|vertLineCount[3]~16_combout\,
	cout => \io1|vertLineCount[3]~17\);

-- Location: FF_X30_Y20_N9
\io1|vertLineCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[3]~16_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(3));

-- Location: LCCOMB_X30_Y20_N10
\io1|vertLineCount[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[4]~18_combout\ = (\io1|vertLineCount\(4) & (\io1|vertLineCount[3]~17\ $ (GND))) # (!\io1|vertLineCount\(4) & (!\io1|vertLineCount[3]~17\ & VCC))
-- \io1|vertLineCount[4]~19\ = CARRY((\io1|vertLineCount\(4) & !\io1|vertLineCount[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(4),
	datad => VCC,
	cin => \io1|vertLineCount[3]~17\,
	combout => \io1|vertLineCount[4]~18_combout\,
	cout => \io1|vertLineCount[4]~19\);

-- Location: FF_X30_Y20_N11
\io1|vertLineCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[4]~18_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(4));

-- Location: LCCOMB_X30_Y20_N12
\io1|vertLineCount[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[5]~20_combout\ = (\io1|vertLineCount\(5) & (!\io1|vertLineCount[4]~19\)) # (!\io1|vertLineCount\(5) & ((\io1|vertLineCount[4]~19\) # (GND)))
-- \io1|vertLineCount[5]~21\ = CARRY((!\io1|vertLineCount[4]~19\) # (!\io1|vertLineCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(5),
	datad => VCC,
	cin => \io1|vertLineCount[4]~19\,
	combout => \io1|vertLineCount[5]~20_combout\,
	cout => \io1|vertLineCount[5]~21\);

-- Location: FF_X30_Y20_N13
\io1|vertLineCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[5]~20_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(5));

-- Location: LCCOMB_X30_Y20_N14
\io1|vertLineCount[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[6]~22_combout\ = (\io1|vertLineCount\(6) & (\io1|vertLineCount[5]~21\ $ (GND))) # (!\io1|vertLineCount\(6) & (!\io1|vertLineCount[5]~21\ & VCC))
-- \io1|vertLineCount[6]~23\ = CARRY((\io1|vertLineCount\(6) & !\io1|vertLineCount[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|vertLineCount\(6),
	datad => VCC,
	cin => \io1|vertLineCount[5]~21\,
	combout => \io1|vertLineCount[6]~22_combout\,
	cout => \io1|vertLineCount[6]~23\);

-- Location: FF_X30_Y20_N15
\io1|vertLineCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[6]~22_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(6));

-- Location: LCCOMB_X30_Y20_N16
\io1|vertLineCount[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[7]~24_combout\ = (\io1|vertLineCount\(7) & (!\io1|vertLineCount[6]~23\)) # (!\io1|vertLineCount\(7) & ((\io1|vertLineCount[6]~23\) # (GND)))
-- \io1|vertLineCount[7]~25\ = CARRY((!\io1|vertLineCount[6]~23\) # (!\io1|vertLineCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|vertLineCount\(7),
	datad => VCC,
	cin => \io1|vertLineCount[6]~23\,
	combout => \io1|vertLineCount[7]~24_combout\,
	cout => \io1|vertLineCount[7]~25\);

-- Location: FF_X30_Y20_N17
\io1|vertLineCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[7]~24_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(7));

-- Location: LCCOMB_X30_Y20_N18
\io1|vertLineCount[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[8]~26_combout\ = (\io1|vertLineCount\(8) & (\io1|vertLineCount[7]~25\ $ (GND))) # (!\io1|vertLineCount\(8) & (!\io1|vertLineCount[7]~25\ & VCC))
-- \io1|vertLineCount[8]~27\ = CARRY((\io1|vertLineCount\(8) & !\io1|vertLineCount[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|vertLineCount\(8),
	datad => VCC,
	cin => \io1|vertLineCount[7]~25\,
	combout => \io1|vertLineCount[8]~26_combout\,
	cout => \io1|vertLineCount[8]~27\);

-- Location: FF_X30_Y20_N19
\io1|vertLineCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[8]~26_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(8));

-- Location: LCCOMB_X30_Y20_N20
\io1|vertLineCount[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vertLineCount[9]~28_combout\ = \io1|vertLineCount[8]~27\ $ (\io1|vertLineCount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|vertLineCount\(9),
	cin => \io1|vertLineCount[8]~27\,
	combout => \io1|vertLineCount[9]~28_combout\);

-- Location: FF_X30_Y20_N21
\io1|vertLineCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vertLineCount[9]~28_combout\,
	sclr => \io1|LessThan3~0_combout\,
	ena => \io1|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vertLineCount\(9));

-- Location: LCCOMB_X30_Y20_N30
\io1|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan3~0_combout\ = (\io1|vertLineCount\(9)) # ((\io1|vertLineCount\(7) & (\io1|vertLineCount\(6) & \io1|vertLineCount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(7),
	datab => \io1|vertLineCount\(9),
	datac => \io1|vertLineCount\(6),
	datad => \io1|vertLineCount\(8),
	combout => \io1|LessThan3~0_combout\);

-- Location: LCCOMB_X29_Y21_N30
\io1|vActive~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vActive~0_combout\ = (!\io1|LessThan3~0_combout\ & ((\io1|horizCount\(11)) # ((!\io1|LessThan0~0_combout\ & \io1|horizCount\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(11),
	datab => \io1|LessThan0~0_combout\,
	datac => \io1|horizCount\(10),
	datad => \io1|LessThan3~0_combout\,
	combout => \io1|vActive~0_combout\);

-- Location: LCCOMB_X30_Y20_N24
\io1|screen_render~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~11_combout\ = (!\io1|vertLineCount\(2) & (!\io1|vertLineCount\(3) & ((!\io1|vertLineCount\(0)) # (!\io1|vertLineCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(2),
	datab => \io1|vertLineCount\(3),
	datac => \io1|vertLineCount\(1),
	datad => \io1|vertLineCount\(0),
	combout => \io1|screen_render~11_combout\);

-- Location: LCCOMB_X30_Y20_N26
\io1|screen_render~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~12_combout\ = (\io1|vertLineCount\(5) & ((\io1|vertLineCount\(8) & (!\io1|screen_render~11_combout\ & \io1|vertLineCount\(4))) # (!\io1|vertLineCount\(8) & ((\io1|vertLineCount\(4)) # (!\io1|screen_render~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(5),
	datab => \io1|vertLineCount\(8),
	datac => \io1|screen_render~11_combout\,
	datad => \io1|vertLineCount\(4),
	combout => \io1|screen_render~12_combout\);

-- Location: LCCOMB_X30_Y20_N0
\io1|screen_render~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~13_combout\ = (\io1|vertLineCount\(7) & (\io1|vertLineCount\(8) & ((\io1|screen_render~12_combout\) # (\io1|vertLineCount\(6))))) # (!\io1|vertLineCount\(7) & (!\io1|screen_render~12_combout\ & (!\io1|vertLineCount\(6) & 
-- !\io1|vertLineCount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|screen_render~12_combout\,
	datab => \io1|vertLineCount\(7),
	datac => \io1|vertLineCount\(6),
	datad => \io1|vertLineCount\(8),
	combout => \io1|screen_render~13_combout\);

-- Location: LCCOMB_X28_Y21_N6
\io1|vActive~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|vActive~1_combout\ = (\io1|vActive~0_combout\ & (!\io1|screen_render~13_combout\ & ((!\io1|vertLineCount\(9))))) # (!\io1|vActive~0_combout\ & (((\io1|vActive~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vActive~0_combout\,
	datab => \io1|screen_render~13_combout\,
	datac => \io1|vActive~q\,
	datad => \io1|vertLineCount\(9),
	combout => \io1|vActive~1_combout\);

-- Location: FF_X28_Y21_N7
\io1|vActive\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|vActive~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vActive~q\);

-- Location: LCCOMB_X26_Y19_N24
\io1|screen_render~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~0_combout\ = (!\io1|vActive~q\) # (!\io1|hActive~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|hActive~q\,
	datad => \io1|vActive~q\,
	combout => \io1|screen_render~0_combout\);

-- Location: LCCOMB_X26_Y19_N10
\io1|videoB0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoB0~1_combout\ = ((\io1|pixelClockCount\(0)) # (!\io1|vActive~q\)) # (!\io1|hActive~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|hActive~q\,
	datac => \io1|pixelClockCount\(0),
	datad => \io1|vActive~q\,
	combout => \io1|videoB0~1_combout\);

-- Location: LCCOMB_X26_Y19_N8
\io1|pixelClockCount[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|pixelClockCount[0]~0_combout\ = !\io1|videoB0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|videoB0~1_combout\,
	combout => \io1|pixelClockCount[0]~0_combout\);

-- Location: FF_X26_Y19_N9
\io1|pixelClockCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|pixelClockCount[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|pixelClockCount\(0));

-- Location: LCCOMB_X26_Y19_N22
\io1|charHoriz~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz~7_combout\ = (\io1|hActive~q\ & (!\io1|pixelCount\(0) & (\io1|pixelClockCount\(0) & \io1|vActive~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|hActive~q\,
	datab => \io1|pixelCount\(0),
	datac => \io1|pixelClockCount\(0),
	datad => \io1|vActive~q\,
	combout => \io1|charHoriz~7_combout\);

-- Location: LCCOMB_X26_Y19_N30
\io1|pixelCount[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|pixelCount[2]~5_combout\ = (\io1|LessThan0~1_combout\) # ((\io1|hActive~q\ & (\io1|vActive~q\ & \io1|pixelClockCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|hActive~q\,
	datab => \io1|vActive~q\,
	datac => \io1|pixelClockCount\(0),
	datad => \io1|LessThan0~1_combout\,
	combout => \io1|pixelCount[2]~5_combout\);

-- Location: FF_X26_Y19_N25
\io1|pixelCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|charHoriz~7_combout\,
	sload => VCC,
	ena => \io1|pixelCount[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|pixelCount\(0));

-- Location: LCCOMB_X26_Y19_N18
\io1|pixelCount~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|pixelCount~4_combout\ = (!\io1|screen_render~0_combout\ & (\io1|pixelClockCount\(0) & (\io1|pixelCount\(1) $ (\io1|pixelCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|screen_render~0_combout\,
	datab => \io1|pixelClockCount\(0),
	datac => \io1|pixelCount\(1),
	datad => \io1|pixelCount\(0),
	combout => \io1|pixelCount~4_combout\);

-- Location: FF_X26_Y19_N19
\io1|pixelCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|pixelCount~4_combout\,
	ena => \io1|pixelCount[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|pixelCount\(1));

-- Location: LCCOMB_X26_Y19_N20
\io1|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add12~0_combout\ = \io1|pixelCount\(2) $ (((\io1|pixelCount\(0) & \io1|pixelCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|pixelCount\(2),
	datab => \io1|pixelCount\(0),
	datad => \io1|pixelCount\(1),
	combout => \io1|Add12~0_combout\);

-- Location: LCCOMB_X26_Y19_N12
\io1|pixelCount~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|pixelCount~6_combout\ = (\io1|Add12~0_combout\ & (\io1|pixelClockCount\(0) & (\io1|hActive~q\ & \io1|vActive~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add12~0_combout\,
	datab => \io1|pixelClockCount\(0),
	datac => \io1|hActive~q\,
	datad => \io1|vActive~q\,
	combout => \io1|pixelCount~6_combout\);

-- Location: FF_X26_Y19_N13
\io1|pixelCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|pixelCount~6_combout\,
	ena => \io1|pixelCount[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|pixelCount\(2));

-- Location: LCCOMB_X26_Y19_N2
\io1|charHoriz~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz~10_combout\ = ((!\io1|pixelCount\(2)) # (!\io1|charHoriz~7_combout\)) # (!\io1|pixelCount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|pixelCount\(1),
	datac => \io1|charHoriz~7_combout\,
	datad => \io1|pixelCount\(2),
	combout => \io1|charHoriz~10_combout\);

-- Location: LCCOMB_X26_Y19_N4
\io1|charHoriz[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz[2]~11_combout\ = (\io1|LessThan0~1_combout\) # ((\io1|pixelCount\(2) & (\io1|pixelCount\(1) & \io1|charHoriz~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|pixelCount\(2),
	datab => \io1|pixelCount\(1),
	datac => \io1|charHoriz~7_combout\,
	datad => \io1|LessThan0~1_combout\,
	combout => \io1|charHoriz[2]~11_combout\);

-- Location: FF_X29_Y19_N7
\io1|charHoriz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charHoriz[0]~8_combout\,
	sclr => \io1|charHoriz~10_combout\,
	ena => \io1|charHoriz[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charHoriz\(0));

-- Location: LCCOMB_X29_Y19_N8
\io1|charHoriz[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz[1]~12_combout\ = (\io1|charHoriz\(1) & (!\io1|charHoriz[0]~9\)) # (!\io1|charHoriz\(1) & ((\io1|charHoriz[0]~9\) # (GND)))
-- \io1|charHoriz[1]~13\ = CARRY((!\io1|charHoriz[0]~9\) # (!\io1|charHoriz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|charHoriz\(1),
	datad => VCC,
	cin => \io1|charHoriz[0]~9\,
	combout => \io1|charHoriz[1]~12_combout\,
	cout => \io1|charHoriz[1]~13\);

-- Location: FF_X29_Y19_N9
\io1|charHoriz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charHoriz[1]~12_combout\,
	sclr => \io1|charHoriz~10_combout\,
	ena => \io1|charHoriz[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charHoriz\(1));

-- Location: LCCOMB_X29_Y18_N0
\io1|startAddr[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|startAddr[4]~9_combout\ = \io1|startAddr\(4) $ (VCC)
-- \io1|startAddr[4]~10\ = CARRY(\io1|startAddr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|startAddr\(4),
	datad => VCC,
	combout => \io1|startAddr[4]~9_combout\,
	cout => \io1|startAddr[4]~10\);

-- Location: LCCOMB_X29_Y18_N14
\io1|LessThan51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan51~0_combout\ = (\io1|startAddr\(9) & (\io1|startAddr\(10) & (\io1|startAddr\(8) & \io1|startAddr\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(9),
	datab => \io1|startAddr\(10),
	datac => \io1|startAddr\(8),
	datad => \io1|startAddr\(7),
	combout => \io1|LessThan51~0_combout\);

-- Location: LCCOMB_X29_Y15_N18
\io1|escState~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|escState~13_combout\ = (\io1|escState~12_combout\ & ((\io1|dispByteLatch\(4)) # ((\io1|display_store~9_combout\) # (!\io1|display_store~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|escState~12_combout\,
	datab => \io1|dispByteLatch\(4),
	datac => \io1|display_store~10_combout\,
	datad => \io1|display_store~9_combout\,
	combout => \io1|escState~13_combout\);

-- Location: LCCOMB_X30_Y15_N10
\io1|dispState~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispState~33_combout\ = (\io1|display_store~20_combout\ & (\io1|dispState~32_combout\ & ((\io1|dispState.dispWrite~q\) # (\io1|escState~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~20_combout\,
	datab => \io1|dispState~32_combout\,
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|escState~13_combout\,
	combout => \io1|dispState~33_combout\);

-- Location: FF_X30_Y15_N11
\io1|dispState.dispWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|dispState~33_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.dispWrite~q\);

-- Location: LCCOMB_X29_Y16_N18
\io1|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector13~0_combout\ = (\io1|cursorVert[2]~18_combout\ & (\io1|dispState.dispWrite~q\ & (!\io1|Equal56~2_combout\ & \io1|cursorVert~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~18_combout\,
	datab => \io1|dispState.dispWrite~q\,
	datac => \io1|Equal56~2_combout\,
	datad => \io1|cursorVert~20_combout\,
	combout => \io1|Selector13~0_combout\);

-- Location: FF_X30_Y15_N31
\io1|dispState.clearS2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|dispState.clearScreen~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.clearS2~q\);

-- Location: LCCOMB_X29_Y17_N2
\io1|Selector36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector36~4_combout\ = (\io1|dispState.clearS2~q\ & (((!\io1|LessThan53~1_combout\) # (!\io1|cursorVert\(4))) # (!\io1|cursorVert\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|cursorVert\(4),
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|dispState.clearS2~q\,
	combout => \io1|Selector36~4_combout\);

-- Location: LCCOMB_X29_Y17_N20
\io1|Selector36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector36~2_combout\ = (\io1|Selector36~4_combout\) # ((\io1|Equal58~0_combout\ & \io1|dispState.dispWrite~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal58~0_combout\,
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|Selector36~4_combout\,
	combout => \io1|Selector36~2_combout\);

-- Location: LCCOMB_X30_Y15_N26
\io1|Selector36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector36~3_combout\ = (\io1|Selector36~2_combout\) # ((\io1|Selector40~0_combout\ & ((\io1|display_store~28_combout\) # (\io1|display_store~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector36~2_combout\,
	datab => \io1|display_store~28_combout\,
	datac => \io1|display_store~31_combout\,
	datad => \io1|Selector40~0_combout\,
	combout => \io1|Selector36~3_combout\);

-- Location: FF_X30_Y15_N27
\io1|dispState.clearScreen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector36~3_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.clearScreen~q\);

-- Location: LCCOMB_X31_Y14_N28
\io1|Equal63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal63~1_combout\ = (\io1|Equal63~0_combout\) # (!\io1|cursorVert\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert\(0),
	datad => \io1|Equal63~0_combout\,
	combout => \io1|Equal63~1_combout\);

-- Location: FF_X30_Y14_N19
\io1|dispState.ins3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|dispState.ins2~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.ins3~q\);

-- Location: LCCOMB_X29_Y19_N10
\io1|charHoriz[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz[2]~14_combout\ = (\io1|charHoriz\(2) & (\io1|charHoriz[1]~13\ $ (GND))) # (!\io1|charHoriz\(2) & (!\io1|charHoriz[1]~13\ & VCC))
-- \io1|charHoriz[2]~15\ = CARRY((\io1|charHoriz\(2) & !\io1|charHoriz[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charHoriz\(2),
	datad => VCC,
	cin => \io1|charHoriz[1]~13\,
	combout => \io1|charHoriz[2]~14_combout\,
	cout => \io1|charHoriz[2]~15\);

-- Location: FF_X29_Y19_N11
\io1|charHoriz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charHoriz[2]~14_combout\,
	sclr => \io1|charHoriz~10_combout\,
	ena => \io1|charHoriz[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charHoriz\(2));

-- Location: LCCOMB_X24_Y17_N8
\io1|Mod0|auto_generated|divider|divider|StageOut[130]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\ = (\io1|charHoriz\(2) & !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|charHoriz\(2),
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\);

-- Location: LCCOMB_X24_Y17_N18
\io1|Mod0|auto_generated|divider|divider|StageOut[130]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\ = (\io1|charHoriz\(2) & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|charHoriz\(2),
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\);

-- Location: LCCOMB_X24_Y17_N12
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[130]~90_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|StageOut[130]~89_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\);

-- Location: LCCOMB_X24_Y17_N30
\io1|Mod0|auto_generated|divider|divider|StageOut[144]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\);

-- Location: LCCOMB_X24_Y17_N20
\io1|Mod0|auto_generated|divider|divider|StageOut[144]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\ = (\io1|charHoriz\(2) & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|charHoriz\(2),
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\);

-- Location: LCCOMB_X24_Y17_N26
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\);

-- Location: LCCOMB_X26_Y18_N4
\io1|Mod0|auto_generated|divider|divider|StageOut[140]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Add2~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\);

-- Location: LCCOMB_X32_Y18_N14
\io1|charVert[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charVert[0]~6_combout\ = \io1|charVert\(0) $ (VCC)
-- \io1|charVert[0]~7\ = CARRY(\io1|charVert\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|charVert\(0),
	datad => VCC,
	combout => \io1|charVert[0]~6_combout\,
	cout => \io1|charVert[0]~7\);

-- Location: LCCOMB_X30_Y20_N28
\io1|charScanLine[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charScanLine[2]~0_combout\ = (!\io1|vertLineCount\(4) & (!\io1|vertLineCount\(7) & (!\io1|vertLineCount\(6) & !\io1|vertLineCount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(4),
	datab => \io1|vertLineCount\(7),
	datac => \io1|vertLineCount\(6),
	datad => \io1|vertLineCount\(8),
	combout => \io1|charScanLine[2]~0_combout\);

-- Location: LCCOMB_X30_Y20_N22
\io1|charScanLine[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charScanLine[2]~1_combout\ = (!\io1|vertLineCount\(2) & (!\io1|vertLineCount\(9) & (!\io1|vertLineCount\(3) & \io1|charScanLine[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(2),
	datab => \io1|vertLineCount\(9),
	datac => \io1|vertLineCount\(3),
	datad => \io1|charScanLine[2]~0_combout\,
	combout => \io1|charScanLine[2]~1_combout\);

-- Location: LCCOMB_X28_Y21_N10
\io1|charScanLine[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charScanLine[2]~2_combout\ = (\io1|vertLineCount\(0) & (\io1|vertLineCount\(5) & \io1|vertLineCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(0),
	datac => \io1|vertLineCount\(5),
	datad => \io1|vertLineCount\(1),
	combout => \io1|charScanLine[2]~2_combout\);

-- Location: LCCOMB_X28_Y21_N12
\io1|charScanLine[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charScanLine[0]~3_combout\ = ((\io1|charScanLine[2]~1_combout\ & (\io1|charVert[0]~5_combout\ & \io1|charScanLine[2]~2_combout\))) # (!\io1|vActive~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charScanLine[2]~1_combout\,
	datab => \io1|charVert[0]~5_combout\,
	datac => \io1|vActive~0_combout\,
	datad => \io1|charScanLine[2]~2_combout\,
	combout => \io1|charScanLine[0]~3_combout\);

-- Location: LCCOMB_X28_Y21_N16
\io1|charScanLine[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charScanLine[0]~6_combout\ = (\io1|charScanLine[0]~3_combout\ & (\io1|charScanLine\(0))) # (!\io1|charScanLine[0]~3_combout\ & (!\io1|charScanLine\(0) & \io1|charVert[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charScanLine[0]~3_combout\,
	datac => \io1|charScanLine\(0),
	datad => \io1|charVert[0]~5_combout\,
	combout => \io1|charScanLine[0]~6_combout\);

-- Location: FF_X28_Y21_N17
\io1|charScanLine[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charScanLine[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charScanLine\(0));

-- Location: LCCOMB_X28_Y21_N22
\io1|charScanLine[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charScanLine[1]~7_combout\ = (\io1|charScanLine[0]~3_combout\ & (((\io1|charScanLine\(1))))) # (!\io1|charScanLine[0]~3_combout\ & (\io1|charVert[0]~5_combout\ & (\io1|charScanLine\(0) $ (\io1|charScanLine\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charScanLine[0]~3_combout\,
	datab => \io1|charScanLine\(0),
	datac => \io1|charScanLine\(1),
	datad => \io1|charVert[0]~5_combout\,
	combout => \io1|charScanLine[1]~7_combout\);

-- Location: FF_X28_Y21_N23
\io1|charScanLine[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charScanLine[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charScanLine\(1));

-- Location: LCCOMB_X28_Y21_N18
\io1|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add8~0_combout\ = \io1|charScanLine\(2) $ (((\io1|charScanLine\(0) & \io1|charScanLine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|charScanLine\(0),
	datac => \io1|charScanLine\(1),
	datad => \io1|charScanLine\(2),
	combout => \io1|Add8~0_combout\);

-- Location: LCCOMB_X28_Y21_N2
\io1|charScanLine[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charScanLine[2]~5_combout\ = (\io1|charScanLine[0]~3_combout\ & (((\io1|charScanLine\(2))))) # (!\io1|charScanLine[0]~3_combout\ & (\io1|Add8~0_combout\ & ((\io1|charVert[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charScanLine[0]~3_combout\,
	datab => \io1|Add8~0_combout\,
	datac => \io1|charScanLine\(2),
	datad => \io1|charVert[0]~5_combout\,
	combout => \io1|charScanLine[2]~5_combout\);

-- Location: FF_X28_Y21_N3
\io1|charScanLine[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charScanLine[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charScanLine\(2));

-- Location: LCCOMB_X28_Y21_N24
\io1|screen_render~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~1_combout\ = (\io1|charScanLine\(0) & (\io1|charScanLine\(1) & \io1|charScanLine\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|charScanLine\(0),
	datac => \io1|charScanLine\(1),
	datad => \io1|charScanLine\(2),
	combout => \io1|screen_render~1_combout\);

-- Location: LCCOMB_X28_Y21_N28
\io1|charScanLine[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charScanLine[3]~4_combout\ = (\io1|charScanLine[0]~3_combout\ & (((\io1|charScanLine\(3))))) # (!\io1|charScanLine[0]~3_combout\ & (\io1|charVert[0]~5_combout\ & (\io1|screen_render~1_combout\ $ (\io1|charScanLine\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charScanLine[0]~3_combout\,
	datab => \io1|screen_render~1_combout\,
	datac => \io1|charScanLine\(3),
	datad => \io1|charVert[0]~5_combout\,
	combout => \io1|charScanLine[3]~4_combout\);

-- Location: FF_X28_Y21_N29
\io1|charScanLine[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charScanLine[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charScanLine\(3));

-- Location: LCCOMB_X28_Y21_N20
\io1|charVert[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charVert[0]~5_combout\ = (!\io1|vertLineCount\(9) & (!\io1|screen_render~13_combout\ & ((!\io1|screen_render~1_combout\) # (!\io1|charScanLine\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|vertLineCount\(9),
	datab => \io1|screen_render~13_combout\,
	datac => \io1|charScanLine\(3),
	datad => \io1|screen_render~1_combout\,
	combout => \io1|charVert[0]~5_combout\);

-- Location: LCCOMB_X28_Y21_N4
\io1|charVert[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charVert[4]~10_combout\ = (\io1|vActive~0_combout\ & !\io1|charVert[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|vActive~0_combout\,
	datad => \io1|charVert[0]~5_combout\,
	combout => \io1|charVert[4]~10_combout\);

-- Location: FF_X32_Y18_N15
\io1|charVert[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charVert[0]~6_combout\,
	sclr => \io1|screen_render~13_combout\,
	ena => \io1|charVert[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charVert\(0));

-- Location: LCCOMB_X32_Y18_N16
\io1|charVert[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charVert[1]~8_combout\ = (\io1|charVert\(1) & (!\io1|charVert[0]~7\)) # (!\io1|charVert\(1) & ((\io1|charVert[0]~7\) # (GND)))
-- \io1|charVert[1]~9\ = CARRY((!\io1|charVert[0]~7\) # (!\io1|charVert\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|charVert\(1),
	datad => VCC,
	cin => \io1|charVert[0]~7\,
	combout => \io1|charVert[1]~8_combout\,
	cout => \io1|charVert[1]~9\);

-- Location: FF_X32_Y18_N17
\io1|charVert[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charVert[1]~8_combout\,
	sclr => \io1|screen_render~13_combout\,
	ena => \io1|charVert[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charVert\(1));

-- Location: LCCOMB_X32_Y18_N18
\io1|charVert[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charVert[2]~11_combout\ = (\io1|charVert\(2) & (\io1|charVert[1]~9\ $ (GND))) # (!\io1|charVert\(2) & (!\io1|charVert[1]~9\ & VCC))
-- \io1|charVert[2]~12\ = CARRY((\io1|charVert\(2) & !\io1|charVert[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|charVert\(2),
	datad => VCC,
	cin => \io1|charVert[1]~9\,
	combout => \io1|charVert[2]~11_combout\,
	cout => \io1|charVert[2]~12\);

-- Location: FF_X32_Y18_N19
\io1|charVert[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charVert[2]~11_combout\,
	sclr => \io1|screen_render~13_combout\,
	ena => \io1|charVert[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charVert\(2));

-- Location: LCCOMB_X32_Y18_N20
\io1|charVert[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charVert[3]~13_combout\ = (\io1|charVert\(3) & (!\io1|charVert[2]~12\)) # (!\io1|charVert\(3) & ((\io1|charVert[2]~12\) # (GND)))
-- \io1|charVert[3]~14\ = CARRY((!\io1|charVert[2]~12\) # (!\io1|charVert\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|charVert\(3),
	datad => VCC,
	cin => \io1|charVert[2]~12\,
	combout => \io1|charVert[3]~13_combout\,
	cout => \io1|charVert[3]~14\);

-- Location: FF_X32_Y18_N21
\io1|charVert[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charVert[3]~13_combout\,
	sclr => \io1|screen_render~13_combout\,
	ena => \io1|charVert[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charVert\(3));

-- Location: LCCOMB_X32_Y18_N22
\io1|charVert[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charVert[4]~15_combout\ = \io1|charVert\(4) $ (!\io1|charVert[3]~14\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charVert\(4),
	cin => \io1|charVert[3]~14\,
	combout => \io1|charVert[4]~15_combout\);

-- Location: FF_X32_Y18_N23
\io1|charVert[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charVert[4]~15_combout\,
	sclr => \io1|screen_render~13_combout\,
	ena => \io1|charVert[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charVert\(4));

-- Location: LCCOMB_X32_Y18_N0
\io1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add1~0_combout\ = (\io1|charVert\(0) & (\io1|charVert\(2) $ (VCC))) # (!\io1|charVert\(0) & (\io1|charVert\(2) & VCC))
-- \io1|Add1~1\ = CARRY((\io1|charVert\(0) & \io1|charVert\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charVert\(0),
	datab => \io1|charVert\(2),
	datad => VCC,
	combout => \io1|Add1~0_combout\,
	cout => \io1|Add1~1\);

-- Location: LCCOMB_X32_Y18_N2
\io1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add1~2_combout\ = (\io1|charVert\(1) & ((\io1|charVert\(3) & (\io1|Add1~1\ & VCC)) # (!\io1|charVert\(3) & (!\io1|Add1~1\)))) # (!\io1|charVert\(1) & ((\io1|charVert\(3) & (!\io1|Add1~1\)) # (!\io1|charVert\(3) & ((\io1|Add1~1\) # (GND)))))
-- \io1|Add1~3\ = CARRY((\io1|charVert\(1) & (!\io1|charVert\(3) & !\io1|Add1~1\)) # (!\io1|charVert\(1) & ((!\io1|Add1~1\) # (!\io1|charVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charVert\(1),
	datab => \io1|charVert\(3),
	datad => VCC,
	cin => \io1|Add1~1\,
	combout => \io1|Add1~2_combout\,
	cout => \io1|Add1~3\);

-- Location: LCCOMB_X32_Y18_N4
\io1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add1~4_combout\ = ((\io1|charVert\(4) $ (\io1|charVert\(2) $ (!\io1|Add1~3\)))) # (GND)
-- \io1|Add1~5\ = CARRY((\io1|charVert\(4) & ((\io1|charVert\(2)) # (!\io1|Add1~3\))) # (!\io1|charVert\(4) & (\io1|charVert\(2) & !\io1|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charVert\(4),
	datab => \io1|charVert\(2),
	datad => VCC,
	cin => \io1|Add1~3\,
	combout => \io1|Add1~4_combout\,
	cout => \io1|Add1~5\);

-- Location: LCCOMB_X32_Y18_N6
\io1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add1~6_combout\ = (\io1|charVert\(3) & (!\io1|Add1~5\)) # (!\io1|charVert\(3) & ((\io1|Add1~5\) # (GND)))
-- \io1|Add1~7\ = CARRY((!\io1|Add1~5\) # (!\io1|charVert\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|charVert\(3),
	datad => VCC,
	cin => \io1|Add1~5\,
	combout => \io1|Add1~6_combout\,
	cout => \io1|Add1~7\);

-- Location: LCCOMB_X32_Y18_N8
\io1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add1~8_combout\ = (\io1|charVert\(4) & (\io1|Add1~7\ $ (GND))) # (!\io1|charVert\(4) & (!\io1|Add1~7\ & VCC))
-- \io1|Add1~9\ = CARRY((\io1|charVert\(4) & !\io1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charVert\(4),
	datad => VCC,
	cin => \io1|Add1~7\,
	combout => \io1|Add1~8_combout\,
	cout => \io1|Add1~9\);

-- Location: LCCOMB_X32_Y18_N10
\io1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add1~10_combout\ = \io1|Add1~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add1~9\,
	combout => \io1|Add1~10_combout\);

-- Location: LCCOMB_X29_Y19_N12
\io1|charHoriz[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz[3]~16_combout\ = (\io1|charHoriz\(3) & (!\io1|charHoriz[2]~15\)) # (!\io1|charHoriz\(3) & ((\io1|charHoriz[2]~15\) # (GND)))
-- \io1|charHoriz[3]~17\ = CARRY((!\io1|charHoriz[2]~15\) # (!\io1|charHoriz\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charHoriz\(3),
	datad => VCC,
	cin => \io1|charHoriz[2]~15\,
	combout => \io1|charHoriz[3]~16_combout\,
	cout => \io1|charHoriz[3]~17\);

-- Location: FF_X29_Y19_N13
\io1|charHoriz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charHoriz[3]~16_combout\,
	sclr => \io1|charHoriz~10_combout\,
	ena => \io1|charHoriz[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charHoriz\(3));

-- Location: LCCOMB_X29_Y19_N14
\io1|charHoriz[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz[4]~18_combout\ = (\io1|charHoriz\(4) & (\io1|charHoriz[3]~17\ $ (GND))) # (!\io1|charHoriz\(4) & (!\io1|charHoriz[3]~17\ & VCC))
-- \io1|charHoriz[4]~19\ = CARRY((\io1|charHoriz\(4) & !\io1|charHoriz[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|charHoriz\(4),
	datad => VCC,
	cin => \io1|charHoriz[3]~17\,
	combout => \io1|charHoriz[4]~18_combout\,
	cout => \io1|charHoriz[4]~19\);

-- Location: FF_X29_Y19_N15
\io1|charHoriz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charHoriz[4]~18_combout\,
	sclr => \io1|charHoriz~10_combout\,
	ena => \io1|charHoriz[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charHoriz\(4));

-- Location: LCCOMB_X29_Y19_N16
\io1|charHoriz[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz[5]~20_combout\ = (\io1|charHoriz\(5) & (!\io1|charHoriz[4]~19\)) # (!\io1|charHoriz\(5) & ((\io1|charHoriz[4]~19\) # (GND)))
-- \io1|charHoriz[5]~21\ = CARRY((!\io1|charHoriz[4]~19\) # (!\io1|charHoriz\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|charHoriz\(5),
	datad => VCC,
	cin => \io1|charHoriz[4]~19\,
	combout => \io1|charHoriz[5]~20_combout\,
	cout => \io1|charHoriz[5]~21\);

-- Location: FF_X29_Y19_N17
\io1|charHoriz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charHoriz[5]~20_combout\,
	sclr => \io1|charHoriz~10_combout\,
	ena => \io1|charHoriz[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charHoriz\(5));

-- Location: LCCOMB_X29_Y19_N18
\io1|charHoriz[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|charHoriz[6]~22_combout\ = \io1|charHoriz[5]~21\ $ (!\io1|charHoriz\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|charHoriz\(6),
	cin => \io1|charHoriz[5]~21\,
	combout => \io1|charHoriz[6]~22_combout\);

-- Location: FF_X29_Y19_N19
\io1|charHoriz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|charHoriz[6]~22_combout\,
	sclr => \io1|charHoriz~10_combout\,
	ena => \io1|charHoriz[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|charHoriz\(6));

-- Location: LCCOMB_X29_Y18_N16
\io1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add0~0_combout\ = (\io1|charHoriz\(4) & (\io1|startAddr\(4) $ (VCC))) # (!\io1|charHoriz\(4) & (\io1|startAddr\(4) & VCC))
-- \io1|Add0~1\ = CARRY((\io1|charHoriz\(4) & \io1|startAddr\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charHoriz\(4),
	datab => \io1|startAddr\(4),
	datad => VCC,
	combout => \io1|Add0~0_combout\,
	cout => \io1|Add0~1\);

-- Location: LCCOMB_X29_Y18_N18
\io1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add0~2_combout\ = (\io1|charHoriz\(5) & ((\io1|startAddr\(5) & (\io1|Add0~1\ & VCC)) # (!\io1|startAddr\(5) & (!\io1|Add0~1\)))) # (!\io1|charHoriz\(5) & ((\io1|startAddr\(5) & (!\io1|Add0~1\)) # (!\io1|startAddr\(5) & ((\io1|Add0~1\) # (GND)))))
-- \io1|Add0~3\ = CARRY((\io1|charHoriz\(5) & (!\io1|startAddr\(5) & !\io1|Add0~1\)) # (!\io1|charHoriz\(5) & ((!\io1|Add0~1\) # (!\io1|startAddr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charHoriz\(5),
	datab => \io1|startAddr\(5),
	datad => VCC,
	cin => \io1|Add0~1\,
	combout => \io1|Add0~2_combout\,
	cout => \io1|Add0~3\);

-- Location: LCCOMB_X29_Y18_N20
\io1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add0~4_combout\ = ((\io1|startAddr\(6) $ (\io1|charHoriz\(6) $ (!\io1|Add0~3\)))) # (GND)
-- \io1|Add0~5\ = CARRY((\io1|startAddr\(6) & ((\io1|charHoriz\(6)) # (!\io1|Add0~3\))) # (!\io1|startAddr\(6) & (\io1|charHoriz\(6) & !\io1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(6),
	datab => \io1|charHoriz\(6),
	datad => VCC,
	cin => \io1|Add0~3\,
	combout => \io1|Add0~4_combout\,
	cout => \io1|Add0~5\);

-- Location: LCCOMB_X29_Y18_N22
\io1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add0~6_combout\ = (\io1|startAddr\(7) & (!\io1|Add0~5\)) # (!\io1|startAddr\(7) & ((\io1|Add0~5\) # (GND)))
-- \io1|Add0~7\ = CARRY((!\io1|Add0~5\) # (!\io1|startAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(7),
	datad => VCC,
	cin => \io1|Add0~5\,
	combout => \io1|Add0~6_combout\,
	cout => \io1|Add0~7\);

-- Location: LCCOMB_X29_Y18_N24
\io1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add0~8_combout\ = (\io1|startAddr\(8) & (\io1|Add0~7\ $ (GND))) # (!\io1|startAddr\(8) & (!\io1|Add0~7\ & VCC))
-- \io1|Add0~9\ = CARRY((\io1|startAddr\(8) & !\io1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|startAddr\(8),
	datad => VCC,
	cin => \io1|Add0~7\,
	combout => \io1|Add0~8_combout\,
	cout => \io1|Add0~9\);

-- Location: LCCOMB_X29_Y18_N26
\io1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add0~10_combout\ = (\io1|startAddr\(9) & (!\io1|Add0~9\)) # (!\io1|startAddr\(9) & ((\io1|Add0~9\) # (GND)))
-- \io1|Add0~11\ = CARRY((!\io1|Add0~9\) # (!\io1|startAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(9),
	datad => VCC,
	cin => \io1|Add0~9\,
	combout => \io1|Add0~10_combout\,
	cout => \io1|Add0~11\);

-- Location: LCCOMB_X29_Y18_N28
\io1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add0~12_combout\ = (\io1|startAddr\(10) & (\io1|Add0~11\ $ (GND))) # (!\io1|startAddr\(10) & (!\io1|Add0~11\ & VCC))
-- \io1|Add0~13\ = CARRY((\io1|startAddr\(10) & !\io1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(10),
	datad => VCC,
	cin => \io1|Add0~11\,
	combout => \io1|Add0~12_combout\,
	cout => \io1|Add0~13\);

-- Location: LCCOMB_X28_Y18_N8
\io1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add2~0_combout\ = (\io1|charVert\(0) & (\io1|Add0~0_combout\ $ (VCC))) # (!\io1|charVert\(0) & (\io1|Add0~0_combout\ & VCC))
-- \io1|Add2~1\ = CARRY((\io1|charVert\(0) & \io1|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charVert\(0),
	datab => \io1|Add0~0_combout\,
	datad => VCC,
	combout => \io1|Add2~0_combout\,
	cout => \io1|Add2~1\);

-- Location: LCCOMB_X28_Y18_N10
\io1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add2~2_combout\ = (\io1|charVert\(1) & ((\io1|Add0~2_combout\ & (\io1|Add2~1\ & VCC)) # (!\io1|Add0~2_combout\ & (!\io1|Add2~1\)))) # (!\io1|charVert\(1) & ((\io1|Add0~2_combout\ & (!\io1|Add2~1\)) # (!\io1|Add0~2_combout\ & ((\io1|Add2~1\) # 
-- (GND)))))
-- \io1|Add2~3\ = CARRY((\io1|charVert\(1) & (!\io1|Add0~2_combout\ & !\io1|Add2~1\)) # (!\io1|charVert\(1) & ((!\io1|Add2~1\) # (!\io1|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charVert\(1),
	datab => \io1|Add0~2_combout\,
	datad => VCC,
	cin => \io1|Add2~1\,
	combout => \io1|Add2~2_combout\,
	cout => \io1|Add2~3\);

-- Location: LCCOMB_X28_Y18_N12
\io1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add2~4_combout\ = ((\io1|Add0~4_combout\ $ (\io1|Add1~0_combout\ $ (!\io1|Add2~3\)))) # (GND)
-- \io1|Add2~5\ = CARRY((\io1|Add0~4_combout\ & ((\io1|Add1~0_combout\) # (!\io1|Add2~3\))) # (!\io1|Add0~4_combout\ & (\io1|Add1~0_combout\ & !\io1|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add0~4_combout\,
	datab => \io1|Add1~0_combout\,
	datad => VCC,
	cin => \io1|Add2~3\,
	combout => \io1|Add2~4_combout\,
	cout => \io1|Add2~5\);

-- Location: LCCOMB_X28_Y18_N14
\io1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add2~6_combout\ = (\io1|Add1~2_combout\ & ((\io1|Add0~6_combout\ & (\io1|Add2~5\ & VCC)) # (!\io1|Add0~6_combout\ & (!\io1|Add2~5\)))) # (!\io1|Add1~2_combout\ & ((\io1|Add0~6_combout\ & (!\io1|Add2~5\)) # (!\io1|Add0~6_combout\ & ((\io1|Add2~5\) # 
-- (GND)))))
-- \io1|Add2~7\ = CARRY((\io1|Add1~2_combout\ & (!\io1|Add0~6_combout\ & !\io1|Add2~5\)) # (!\io1|Add1~2_combout\ & ((!\io1|Add2~5\) # (!\io1|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add1~2_combout\,
	datab => \io1|Add0~6_combout\,
	datad => VCC,
	cin => \io1|Add2~5\,
	combout => \io1|Add2~6_combout\,
	cout => \io1|Add2~7\);

-- Location: LCCOMB_X28_Y18_N16
\io1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add2~8_combout\ = ((\io1|Add1~4_combout\ $ (\io1|Add0~8_combout\ $ (!\io1|Add2~7\)))) # (GND)
-- \io1|Add2~9\ = CARRY((\io1|Add1~4_combout\ & ((\io1|Add0~8_combout\) # (!\io1|Add2~7\))) # (!\io1|Add1~4_combout\ & (\io1|Add0~8_combout\ & !\io1|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add1~4_combout\,
	datab => \io1|Add0~8_combout\,
	datad => VCC,
	cin => \io1|Add2~7\,
	combout => \io1|Add2~8_combout\,
	cout => \io1|Add2~9\);

-- Location: LCCOMB_X28_Y18_N18
\io1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add2~10_combout\ = (\io1|Add0~10_combout\ & ((\io1|Add1~6_combout\ & (\io1|Add2~9\ & VCC)) # (!\io1|Add1~6_combout\ & (!\io1|Add2~9\)))) # (!\io1|Add0~10_combout\ & ((\io1|Add1~6_combout\ & (!\io1|Add2~9\)) # (!\io1|Add1~6_combout\ & ((\io1|Add2~9\) 
-- # (GND)))))
-- \io1|Add2~11\ = CARRY((\io1|Add0~10_combout\ & (!\io1|Add1~6_combout\ & !\io1|Add2~9\)) # (!\io1|Add0~10_combout\ & ((!\io1|Add2~9\) # (!\io1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add0~10_combout\,
	datab => \io1|Add1~6_combout\,
	datad => VCC,
	cin => \io1|Add2~9\,
	combout => \io1|Add2~10_combout\,
	cout => \io1|Add2~11\);

-- Location: LCCOMB_X28_Y18_N20
\io1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add2~12_combout\ = ((\io1|Add1~8_combout\ $ (\io1|Add0~12_combout\ $ (!\io1|Add2~11\)))) # (GND)
-- \io1|Add2~13\ = CARRY((\io1|Add1~8_combout\ & ((\io1|Add0~12_combout\) # (!\io1|Add2~11\))) # (!\io1|Add1~8_combout\ & (\io1|Add0~12_combout\ & !\io1|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add1~8_combout\,
	datab => \io1|Add0~12_combout\,
	datad => VCC,
	cin => \io1|Add2~11\,
	combout => \io1|Add2~12_combout\,
	cout => \io1|Add2~13\);

-- Location: LCCOMB_X28_Y18_N22
\io1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add2~14_combout\ = (\io1|Add0~14_combout\ & ((\io1|Add1~10_combout\ & (\io1|Add2~13\ & VCC)) # (!\io1|Add1~10_combout\ & (!\io1|Add2~13\)))) # (!\io1|Add0~14_combout\ & ((\io1|Add1~10_combout\ & (!\io1|Add2~13\)) # (!\io1|Add1~10_combout\ & 
-- ((\io1|Add2~13\) # (GND)))))
-- \io1|Add2~15\ = CARRY((\io1|Add0~14_combout\ & (!\io1|Add1~10_combout\ & !\io1|Add2~13\)) # (!\io1|Add0~14_combout\ & ((!\io1|Add2~13\) # (!\io1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add0~14_combout\,
	datab => \io1|Add1~10_combout\,
	datad => VCC,
	cin => \io1|Add2~13\,
	combout => \io1|Add2~14_combout\,
	cout => \io1|Add2~15\);

-- Location: LCCOMB_X27_Y18_N0
\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = \io1|Add2~4_combout\ $ (VCC)
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY(\io1|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add2~4_combout\,
	datad => VCC,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X27_Y18_N2
\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\io1|Add2~6_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & VCC)) # (!\io1|Add2~6_combout\ & 
-- (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\io1|Add2~6_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add2~6_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X27_Y18_N4
\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\io1|Add2~8_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ $ (GND))) # (!\io1|Add2~8_combout\ & 
-- (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & VCC))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((\io1|Add2~8_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add2~8_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X27_Y18_N6
\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\io1|Add2~10_combout\ & (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)) # (!\io1|Add2~10_combout\ & 
-- ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (GND)))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (!\io1|Add2~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add2~10_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X27_Y18_N8
\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ = (\io1|Add2~12_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ $ (GND))) # (!\io1|Add2~12_combout\ & 
-- (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & VCC))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ = CARRY((\io1|Add2~12_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~12_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\);

-- Location: LCCOMB_X27_Y18_N10
\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ = (\io1|Add2~14_combout\ & (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\)) # (!\io1|Add2~14_combout\ & 
-- ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\) # (GND)))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\) # (!\io1|Add2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add2~14_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~9\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\);

-- Location: LCCOMB_X27_Y18_N18
\io1|Mod0|auto_generated|divider|divider|StageOut[139]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\);

-- Location: LCCOMB_X27_Y18_N16
\io1|Mod0|auto_generated|divider|divider|StageOut[139]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Add2~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\);

-- Location: LCCOMB_X27_Y18_N20
\io1|Mod0|auto_generated|divider|divider|StageOut[138]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\);

-- Location: LCCOMB_X26_Y18_N0
\io1|Mod0|auto_generated|divider|divider|StageOut[138]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Add2~12_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\);

-- Location: LCCOMB_X27_Y18_N30
\io1|Mod0|auto_generated|divider|divider|StageOut[137]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Add2~10_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\);

-- Location: LCCOMB_X27_Y18_N24
\io1|Mod0|auto_generated|divider|divider|StageOut[137]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\);

-- Location: LCCOMB_X28_Y18_N4
\io1|Mod0|auto_generated|divider|divider|StageOut[136]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ = (\io1|Add2~8_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add2~8_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\);

-- Location: LCCOMB_X28_Y18_N2
\io1|Mod0|auto_generated|divider|divider|StageOut[136]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\);

-- Location: LCCOMB_X28_Y18_N28
\io1|Mod0|auto_generated|divider|divider|StageOut[135]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\ = (\io1|Add2~6_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Add2~6_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\);

-- Location: LCCOMB_X27_Y18_N22
\io1|Mod0|auto_generated|divider|divider|StageOut[135]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\);

-- Location: LCCOMB_X28_Y18_N26
\io1|Mod0|auto_generated|divider|divider|StageOut[134]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\ = (\io1|Add2~4_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~4_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\);

-- Location: LCCOMB_X27_Y18_N28
\io1|Mod0|auto_generated|divider|divider|StageOut[134]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\);

-- Location: LCCOMB_X28_Y18_N6
\io1|Mod0|auto_generated|divider|divider|StageOut[133]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\ = (\io1|Add2~2_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~2_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\);

-- Location: LCCOMB_X28_Y18_N0
\io1|Mod0|auto_generated|divider|divider|StageOut[133]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\ = (\io1|Add2~2_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~2_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\);

-- Location: LCCOMB_X26_Y18_N6
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ = (((\io1|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\)))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ = CARRY((\io1|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[133]~70_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[133]~71_combout\,
	datad => VCC,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\);

-- Location: LCCOMB_X26_Y18_N8
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (!\io1|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\ & 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\)))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\ & (!\io1|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\ & 
-- !\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[134]~68_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[134]~69_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~1\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\);

-- Location: LCCOMB_X26_Y18_N10
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((((\io1|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[135]~66_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[135]~67_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~3\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\);

-- Location: LCCOMB_X26_Y18_N12
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ & (((!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)))) # 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\ & (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)) # 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\) # (GND)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ = CARRY(((!\io1|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\ & !\io1|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\)) # 
-- (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[136]~65_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~5\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\);

-- Location: LCCOMB_X26_Y18_N14
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((((\io1|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[137]~62_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[137]~63_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~7\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\);

-- Location: LCCOMB_X26_Y18_N16
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\ & (((!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)))) # 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\ & (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)) # 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\) # (GND)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ = CARRY(((!\io1|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\ & !\io1|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\)) # 
-- (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[138]~61_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[138]~60_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~9\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\);

-- Location: LCCOMB_X26_Y18_N18
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((((\io1|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[139]~59_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[139]~58_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~11\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\);

-- Location: LCCOMB_X26_Y18_N20
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (!\io1|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\ & 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\)))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\ & (!\io1|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\ & 
-- !\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[140]~56_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~13\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\);

-- Location: LCCOMB_X26_Y18_N28
\io1|Mod0|auto_generated|divider|divider|StageOut[154]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\);

-- Location: LCCOMB_X27_Y18_N12
\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ = (\io1|Add2~16_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ $ (GND))) # (!\io1|Add2~16_combout\ & 
-- (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & VCC))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ = CARRY((\io1|Add2~16_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add2~16_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~11\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\);

-- Location: LCCOMB_X26_Y18_N24
\io1|Mod0|auto_generated|divider|divider|StageOut[154]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\io1|Add2~16_combout\))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \io1|Add2~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\);

-- Location: LCCOMB_X26_Y18_N2
\io1|Mod0|auto_generated|divider|divider|StageOut[153]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\);

-- Location: LCCOMB_X27_Y18_N26
\io1|Mod0|auto_generated|divider|divider|StageOut[153]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\io1|Add2~14_combout\))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datab => \io1|Add2~14_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\);

-- Location: LCCOMB_X26_Y18_N26
\io1|Mod0|auto_generated|divider|divider|StageOut[152]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\io1|Add2~12_combout\))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	datad => \io1|Add2~12_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\);

-- Location: LCCOMB_X27_Y17_N26
\io1|Mod0|auto_generated|divider|divider|StageOut[152]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\);

-- Location: LCCOMB_X27_Y17_N18
\io1|Mod0|auto_generated|divider|divider|StageOut[151]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\io1|Add2~10_combout\)) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~10_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\);

-- Location: LCCOMB_X27_Y17_N8
\io1|Mod0|auto_generated|divider|divider|StageOut[151]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\);

-- Location: LCCOMB_X27_Y17_N4
\io1|Mod0|auto_generated|divider|divider|StageOut[150]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\io1|Add2~8_combout\))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Add2~8_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\);

-- Location: LCCOMB_X27_Y17_N10
\io1|Mod0|auto_generated|divider|divider|StageOut[150]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\);

-- Location: LCCOMB_X27_Y17_N30
\io1|Mod0|auto_generated|divider|divider|StageOut[149]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\io1|Add2~6_combout\)) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~6_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\);

-- Location: LCCOMB_X27_Y17_N12
\io1|Mod0|auto_generated|divider|divider|StageOut[149]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\);

-- Location: LCCOMB_X27_Y17_N6
\io1|Mod0|auto_generated|divider|divider|StageOut[148]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\);

-- Location: LCCOMB_X28_Y18_N30
\io1|Mod0|auto_generated|divider|divider|StageOut[148]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\io1|Add2~4_combout\)) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~4_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\);

-- Location: LCCOMB_X27_Y17_N2
\io1|Mod0|auto_generated|divider|divider|StageOut[147]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\);

-- Location: LCCOMB_X27_Y17_N28
\io1|Mod0|auto_generated|divider|divider|StageOut[147]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Add2~2_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\);

-- Location: LCCOMB_X27_Y17_N20
\io1|Mod0|auto_generated|divider|divider|StageOut[146]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\ = (\io1|Add2~0_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~0_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\);

-- Location: LCCOMB_X27_Y17_N22
\io1|Mod0|auto_generated|divider|divider|StageOut[132]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\ = (\io1|Add2~0_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~0_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\);

-- Location: LCCOMB_X27_Y17_N16
\io1|Mod0|auto_generated|divider|divider|StageOut[132]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\ = (\io1|Add2~0_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add2~0_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\);

-- Location: LCCOMB_X27_Y17_N24
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[132]~84_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|StageOut[132]~85_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\);

-- Location: LCCOMB_X27_Y17_N14
\io1|Mod0|auto_generated|divider|divider|StageOut[146]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~18_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\);

-- Location: LCCOMB_X26_Y17_N10
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (((\io1|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\)))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((\io1|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\,
	datad => VCC,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X26_Y17_N12
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (!\io1|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\ & 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\)))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\ & (!\io1|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\ & 
-- !\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X26_Y17_N14
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ & ((((\io1|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X26_Y17_N16
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\ & (((!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\)))) # 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\ & (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\)) # 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\) # (GND)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY(((!\io1|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\ & !\io1|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\)) # 
-- (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X26_Y17_N18
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & ((((\io1|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X26_Y17_N20
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\ & (((!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\)))) # 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\ & (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\)) # 
-- (!\io1|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\ & ((\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\) # (GND)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY(((!\io1|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\ & !\io1|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\)) # 
-- (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X26_Y17_N22
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & ((((\io1|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\)))))
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\);

-- Location: LCCOMB_X26_Y17_N24
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\ = CARRY((!\io1|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\ & (!\io1|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\ & 
-- !\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[153]~75_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[153]~106_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\);

-- Location: LCCOMB_X26_Y17_N26
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\ = CARRY((\io1|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\) # ((\io1|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\) # 
-- (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[154]~74_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[154]~105_combout\,
	datad => VCC,
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17_cout\,
	cout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\);

-- Location: LCCOMB_X26_Y17_N28
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ = !\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19_cout\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\);

-- Location: LCCOMB_X24_Y17_N0
\io1|Mod0|auto_generated|divider|divider|StageOut[158]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\) # 
-- ((\io1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[144]~91_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[144]~88_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[158]~92_combout\);

-- Location: LCCOMB_X24_Y17_N14
\io1|Mod0|auto_generated|divider|divider|StageOut[145]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\ = (\io1|charHoriz\(3) & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|charHoriz\(3),
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\);

-- Location: LCCOMB_X24_Y17_N22
\io1|Mod0|auto_generated|divider|divider|StageOut[131]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\ = (\io1|charHoriz\(3) & !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|charHoriz\(3),
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\);

-- Location: LCCOMB_X24_Y17_N16
\io1|Mod0|auto_generated|divider|divider|StageOut[131]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\ = (\io1|charHoriz\(3) & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|charHoriz\(3),
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\);

-- Location: LCCOMB_X24_Y17_N4
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[131]~95_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|StageOut[131]~94_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\);

-- Location: LCCOMB_X24_Y17_N24
\io1|Mod0|auto_generated|divider|divider|StageOut[145]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\ & !\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~22_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\);

-- Location: LCCOMB_X24_Y17_N6
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\);

-- Location: LCCOMB_X24_Y17_N10
\io1|Mod0|auto_generated|divider|divider|StageOut[159]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~24_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[145]~96_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[145]~93_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[159]~97_combout\);

-- Location: LCCOMB_X26_Y17_N0
\io1|Mod0|auto_generated|divider|divider|StageOut[160]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[146]~86_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[146]~83_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[160]~98_combout\);

-- Location: LCCOMB_X27_Y17_N0
\io1|Mod0|auto_generated|divider|divider|StageOut[161]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[147]~81_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|StageOut[147]~82_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[161]~99_combout\);

-- Location: LCCOMB_X26_Y17_N2
\io1|Mod0|auto_generated|divider|divider|StageOut[162]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\) # 
-- ((\io1|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[148]~80_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[148]~111_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[162]~100_combout\);

-- Location: LCCOMB_X26_Y17_N4
\io1|Mod0|auto_generated|divider|divider|StageOut[163]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\) # 
-- ((\io1|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[149]~110_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[149]~79_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[163]~101_combout\);

-- Location: LCCOMB_X26_Y17_N6
\io1|Mod0|auto_generated|divider|divider|StageOut[164]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\io1|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\) # 
-- ((\io1|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|StageOut[150]~109_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[150]~78_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[164]~102_combout\);

-- Location: LCCOMB_X26_Y17_N8
\io1|Mod0|auto_generated|divider|divider|StageOut[165]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[151]~108_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[151]~77_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[165]~103_combout\);

-- Location: LCCOMB_X26_Y17_N30
\io1|Mod0|auto_generated|divider|divider|StageOut[166]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (((\io1|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\) # 
-- (\io1|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\)))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	datab => \io1|Mod0|auto_generated|divider|divider|StageOut[152]~76_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[152]~107_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[166]~104_combout\);

-- Location: FF_X30_Y15_N5
\io1|dispState.clearL2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|dispState.clearLine~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.clearL2~q\);

-- Location: LCCOMB_X30_Y14_N16
\io1|cursorVert[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~17_combout\ = (!\io1|dispState.clearL2~q\ & (((!\io1|cursorVert\(3)) # (!\io1|cursorVert\(4))) # (!\io1|dispState.clearS2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.clearS2~q\,
	datab => \io1|dispState.clearL2~q\,
	datac => \io1|cursorVert\(4),
	datad => \io1|cursorVert\(3),
	combout => \io1|cursorVert[2]~17_combout\);

-- Location: LCCOMB_X30_Y16_N12
\io1|cursorHoriz[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~5_combout\ = (!\io1|dispState.idle~q\ & (\io1|display_store~38_combout\ & \io1|Equal47~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.idle~q\,
	datac => \io1|display_store~38_combout\,
	datad => \io1|Equal47~1_combout\,
	combout => \io1|cursorHoriz[5]~5_combout\);

-- Location: FF_X30_Y14_N3
\io1|dispState.del2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|dispState.deleteLine~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.del2~q\);

-- Location: FF_X32_Y14_N25
\io1|dispState.del3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|dispState.del2~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.del3~q\);

-- Location: LCCOMB_X31_Y14_N0
\io1|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|WideOr3~0_combout\ = (!\io1|dispState.ins3~q\ & !\io1|dispState.del3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.ins3~q\,
	datad => \io1|dispState.del3~q\,
	combout => \io1|WideOr3~0_combout\);

-- Location: LCCOMB_X30_Y16_N18
\io1|cursorHoriz[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~6_combout\ = (\io1|dispState.dispNextLoc~q\) # (((\io1|cursorHoriz[5]~5_combout\ & !\io1|LessThan53~1_combout\)) # (!\io1|WideOr3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~5_combout\,
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|WideOr3~0_combout\,
	combout => \io1|cursorHoriz[5]~6_combout\);

-- Location: LCCOMB_X30_Y16_N24
\io1|cursorHoriz[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~7_combout\ = (\io1|cursorHoriz[5]~6_combout\) # ((!\io1|LessThan53~1_combout\ & ((\io1|dispState.clearS2~q\) # (\io1|dispState.clearL2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.clearS2~q\,
	datab => \io1|dispState.clearL2~q\,
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|cursorHoriz[5]~6_combout\,
	combout => \io1|cursorHoriz[5]~7_combout\);

-- Location: LCCOMB_X30_Y19_N30
\io1|cursorHoriz[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~9_combout\ = (\io1|display_store~33_combout\) # ((\io1|display_store~14_combout\) # ((\io1|display_store~31_combout\) # (!\io1|Equal47~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~33_combout\,
	datab => \io1|display_store~14_combout\,
	datac => \io1|Equal47~1_combout\,
	datad => \io1|display_store~31_combout\,
	combout => \io1|cursorHoriz[5]~9_combout\);

-- Location: LCCOMB_X30_Y16_N2
\io1|cursorHoriz[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~8_combout\ = (\io1|display_store~39_combout\ & (\io1|cursorVert~20_combout\ & ((\io1|LessThan53~1_combout\) # (!\io1|display_store~38_combout\)))) # (!\io1|display_store~39_combout\ & ((\io1|LessThan53~1_combout\) # 
-- ((!\io1|display_store~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~39_combout\,
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|cursorVert~20_combout\,
	datad => \io1|display_store~38_combout\,
	combout => \io1|cursorHoriz[5]~8_combout\);

-- Location: LCCOMB_X30_Y16_N10
\io1|cursorHoriz[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~11_combout\ = (!\io1|dispState.idle~q\ & ((\io1|cursorHoriz[5]~9_combout\) # (\io1|cursorHoriz[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.idle~q\,
	datac => \io1|cursorHoriz[5]~9_combout\,
	datad => \io1|cursorHoriz[5]~8_combout\,
	combout => \io1|cursorHoriz[5]~11_combout\);

-- Location: LCCOMB_X30_Y16_N8
\io1|cursorHoriz[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~12_combout\ = (\io1|cursorHoriz[5]~11_combout\) # ((!\io1|cursorVert[2]~17_combout\ & (!\io1|cursorHoriz[5]~7_combout\ & \io1|LessThan53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~17_combout\,
	datab => \io1|cursorHoriz[5]~7_combout\,
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|cursorHoriz[5]~11_combout\,
	combout => \io1|cursorHoriz[5]~12_combout\);

-- Location: LCCOMB_X35_Y16_N18
\io1|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector30~0_combout\ = (\io1|cursorHoriz\(1) & (!\io1|dispState.dispNextLoc~q\ & !\io1|cursorVertRestore[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(1),
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|cursorVertRestore[0]~7_combout\,
	combout => \io1|Selector30~0_combout\);

-- Location: LCCOMB_X29_Y16_N26
\io1|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~2_combout\ = (\io1|dispState.dispWrite~q\ & !\io1|Equal56~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.dispWrite~q\,
	datac => \io1|Equal56~2_combout\,
	combout => \io1|Selector8~2_combout\);

-- Location: LCCOMB_X29_Y17_N0
\io1|cursorVertRestore[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVertRestore[0]~12_combout\ = (\io1|Equal57~0_combout\ & (\io1|Equal58~0_combout\)) # (!\io1|Equal57~0_combout\ & (((\io1|cursorVert\(4) & \io1|cursorVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal58~0_combout\,
	datab => \io1|cursorVert\(4),
	datac => \io1|cursorVert\(3),
	datad => \io1|Equal57~0_combout\,
	combout => \io1|cursorVertRestore[0]~12_combout\);

-- Location: LCCOMB_X33_Y15_N18
\io1|Equal45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal45~1_combout\ = (\io1|Equal45~0_combout\ & (\io1|Equal33~0_combout\ & \io1|dispByteLatch\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal45~0_combout\,
	datab => \io1|Equal33~0_combout\,
	datac => \io1|dispByteLatch\(3),
	combout => \io1|Equal45~1_combout\);

-- Location: LCCOMB_X33_Y15_N24
\io1|escState~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|escState~10_combout\ = (\io1|Equal44~0_combout\ & ((\io1|Equal45~1_combout\) # ((\io1|dispByteLatch\(2) & \io1|Equal33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(2),
	datab => \io1|Equal45~1_combout\,
	datac => \io1|Equal44~0_combout\,
	datad => \io1|Equal33~1_combout\,
	combout => \io1|escState~10_combout\);

-- Location: LCCOMB_X30_Y15_N6
\io1|cursorVertRestore[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVertRestore[0]~6_combout\ = (!\io1|display_store~28_combout\ & (!\io1|display_store~31_combout\ & !\io1|escState~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|display_store~28_combout\,
	datac => \io1|display_store~31_combout\,
	datad => \io1|escState~10_combout\,
	combout => \io1|cursorVertRestore[0]~6_combout\);

-- Location: LCCOMB_X30_Y15_N22
\io1|cursorVertRestore[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVertRestore[0]~8_combout\ = ((!\io1|display_store~41_combout\ & ((\io1|cursorVertRestore[0]~6_combout\) # (\io1|cursorVertRestore~11_combout\)))) # (!\io1|Selector12~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore[0]~6_combout\,
	datab => \io1|display_store~41_combout\,
	datac => \io1|Selector12~2_combout\,
	datad => \io1|cursorVertRestore~11_combout\,
	combout => \io1|cursorVertRestore[0]~8_combout\);

-- Location: LCCOMB_X29_Y17_N12
\io1|cursorVertRestore[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVertRestore[0]~9_combout\ = (\io1|cursorVertRestore[0]~8_combout\ & \io1|startAddr[6]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|cursorVertRestore[0]~8_combout\,
	datad => \io1|startAddr[6]~24_combout\,
	combout => \io1|cursorVertRestore[0]~9_combout\);

-- Location: LCCOMB_X29_Y17_N30
\io1|cursorHorizRestore[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHorizRestore[6]~0_combout\ = (\n_reset~input_o\ & (((\io1|Selector8~2_combout\ & \io1|cursorVertRestore[0]~12_combout\)) # (!\io1|cursorVertRestore[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector8~2_combout\,
	datab => \io1|cursorVertRestore[0]~12_combout\,
	datac => \n_reset~input_o\,
	datad => \io1|cursorVertRestore[0]~9_combout\,
	combout => \io1|cursorHorizRestore[6]~0_combout\);

-- Location: FF_X35_Y16_N19
\io1|cursorHorizRestore[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector30~0_combout\,
	ena => \io1|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHorizRestore\(1));

-- Location: LCCOMB_X37_Y16_N4
\io1|Add46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add46~0_combout\ = (\io1|cursorHoriz\(0) & ((GND) # (!\io1|param1\(0)))) # (!\io1|cursorHoriz\(0) & (\io1|param1\(0) $ (GND)))
-- \io1|Add46~1\ = CARRY((\io1|cursorHoriz\(0)) # (!\io1|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(0),
	datab => \io1|param1\(0),
	datad => VCC,
	combout => \io1|Add46~0_combout\,
	cout => \io1|Add46~1\);

-- Location: LCCOMB_X37_Y16_N6
\io1|Add46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add46~2_combout\ = (\io1|cursorHoriz\(1) & ((\io1|param1\(1) & (!\io1|Add46~1\)) # (!\io1|param1\(1) & (\io1|Add46~1\ & VCC)))) # (!\io1|cursorHoriz\(1) & ((\io1|param1\(1) & ((\io1|Add46~1\) # (GND))) # (!\io1|param1\(1) & (!\io1|Add46~1\))))
-- \io1|Add46~3\ = CARRY((\io1|cursorHoriz\(1) & (\io1|param1\(1) & !\io1|Add46~1\)) # (!\io1|cursorHoriz\(1) & ((\io1|param1\(1)) # (!\io1|Add46~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(1),
	datab => \io1|param1\(1),
	datad => VCC,
	cin => \io1|Add46~1\,
	combout => \io1|Add46~2_combout\,
	cout => \io1|Add46~3\);

-- Location: LCCOMB_X36_Y16_N18
\io1|Add48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add48~0_combout\ = \io1|param2\(0) $ (VCC)
-- \io1|Add48~1\ = CARRY(\io1|param2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(0),
	datad => VCC,
	combout => \io1|Add48~0_combout\,
	cout => \io1|Add48~1\);

-- Location: LCCOMB_X36_Y16_N20
\io1|Add48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add48~2_combout\ = (\io1|param2\(1) & (\io1|Add48~1\ & VCC)) # (!\io1|param2\(1) & (!\io1|Add48~1\))
-- \io1|Add48~3\ = CARRY((!\io1|param2\(1) & !\io1|Add48~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|param2\(1),
	datad => VCC,
	cin => \io1|Add48~1\,
	combout => \io1|Add48~2_combout\,
	cout => \io1|Add48~3\);

-- Location: LCCOMB_X36_Y15_N16
\io1|cursorHoriz[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~14_combout\ = (!\io1|param2\(0) & (!\io1|param2\(2) & (!\io1|param2\(3) & !\io1|param2\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(0),
	datab => \io1|param2\(2),
	datac => \io1|param2\(3),
	datad => \io1|param2\(1),
	combout => \io1|cursorHoriz[5]~14_combout\);

-- Location: LCCOMB_X36_Y15_N14
\io1|cursorHoriz[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~15_combout\ = ((!\io1|param2\(5) & ((\io1|cursorHoriz[5]~14_combout\) # (!\io1|param2\(4))))) # (!\io1|param2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(4),
	datab => \io1|param2\(6),
	datac => \io1|param2\(5),
	datad => \io1|cursorHoriz[5]~14_combout\,
	combout => \io1|cursorHoriz[5]~15_combout\);

-- Location: LCCOMB_X28_Y16_N0
\io1|cursorHoriz[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~13_combout\ = (\io1|display_store~20_combout\ & (!\io1|display_store~38_combout\ & (!\io1|display_store~31_combout\ & !\io1|display_store~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~20_combout\,
	datab => \io1|display_store~38_combout\,
	datac => \io1|display_store~31_combout\,
	datad => \io1|display_store~27_combout\,
	combout => \io1|cursorHoriz[5]~13_combout\);

-- Location: LCCOMB_X37_Y17_N4
\io1|cursorHoriz[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~16_combout\ = (!\io1|display_store~33_combout\ & (\io1|cursorHoriz[5]~13_combout\ & ((\io1|cursorHoriz[5]~15_combout\) # (\io1|display_store~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~15_combout\,
	datab => \io1|display_store~39_combout\,
	datac => \io1|display_store~33_combout\,
	datad => \io1|cursorHoriz[5]~13_combout\,
	combout => \io1|cursorHoriz[5]~16_combout\);

-- Location: LCCOMB_X30_Y15_N12
\io1|attInverse~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|attInverse~4_combout\ = (\n_reset~input_o\ & (!\io1|dispState.idle~q\ & ((\io1|escState.processingAdditionalParams~q\) # (!\io1|display_store~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \io1|display_store~2_combout\,
	datac => \io1|dispState.idle~q\,
	datad => \io1|escState.processingAdditionalParams~q\,
	combout => \io1|attInverse~4_combout\);

-- Location: LCCOMB_X29_Y15_N20
\io1|savedCursorVert[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|savedCursorVert[4]~0_combout\ = (\io1|display_store~32_combout\ & (\io1|attInverse~4_combout\ & \io1|Equal35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~32_combout\,
	datac => \io1|attInverse~4_combout\,
	datad => \io1|Equal35~0_combout\,
	combout => \io1|savedCursorVert[4]~0_combout\);

-- Location: FF_X36_Y17_N23
\io1|savedCursorHoriz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorHoriz\(1),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorHoriz\(1));

-- Location: LCCOMB_X37_Y17_N24
\io1|cursorHoriz[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~18_combout\ = (!\io1|display_store~33_combout\ & \io1|cursorHoriz[5]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|display_store~33_combout\,
	datad => \io1|cursorHoriz[5]~13_combout\,
	combout => \io1|cursorHoriz[5]~18_combout\);

-- Location: LCCOMB_X36_Y17_N12
\io1|Add44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add44~0_combout\ = (\io1|param1\(0) & (\io1|cursorHoriz\(0) $ (VCC))) # (!\io1|param1\(0) & (\io1|cursorHoriz\(0) & VCC))
-- \io1|Add44~1\ = CARRY((\io1|param1\(0) & \io1|cursorHoriz\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(0),
	datab => \io1|cursorHoriz\(0),
	datad => VCC,
	combout => \io1|Add44~0_combout\,
	cout => \io1|Add44~1\);

-- Location: LCCOMB_X36_Y17_N14
\io1|Add44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add44~2_combout\ = (\io1|cursorHoriz\(1) & ((\io1|param1\(1) & (\io1|Add44~1\ & VCC)) # (!\io1|param1\(1) & (!\io1|Add44~1\)))) # (!\io1|cursorHoriz\(1) & ((\io1|param1\(1) & (!\io1|Add44~1\)) # (!\io1|param1\(1) & ((\io1|Add44~1\) # (GND)))))
-- \io1|Add44~3\ = CARRY((\io1|cursorHoriz\(1) & (!\io1|param1\(1) & !\io1|Add44~1\)) # (!\io1|cursorHoriz\(1) & ((!\io1|Add44~1\) # (!\io1|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(1),
	datab => \io1|param1\(1),
	datad => VCC,
	cin => \io1|Add44~1\,
	combout => \io1|Add44~2_combout\,
	cout => \io1|Add44~3\);

-- Location: LCCOMB_X35_Y16_N14
\io1|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector26~0_combout\ = (!\io1|cursorVertRestore[0]~7_combout\ & (!\io1|dispState.dispNextLoc~q\ & \io1|cursorHoriz\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore[0]~7_combout\,
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|cursorHoriz\(5),
	combout => \io1|Selector26~0_combout\);

-- Location: FF_X35_Y16_N15
\io1|cursorHorizRestore[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector26~0_combout\,
	ena => \io1|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHorizRestore\(5));

-- Location: LCCOMB_X30_Y16_N4
\io1|cursorHoriz[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~10_combout\ = (\io1|cursorHoriz[5]~7_combout\) # ((!\io1|dispState.idle~q\ & ((\io1|cursorHoriz[5]~9_combout\) # (\io1|cursorHoriz[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~9_combout\,
	datab => \io1|cursorHoriz[5]~7_combout\,
	datac => \io1|dispState.idle~q\,
	datad => \io1|cursorHoriz[5]~8_combout\,
	combout => \io1|cursorHoriz[5]~10_combout\);

-- Location: LCCOMB_X35_Y16_N22
\io1|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector29~0_combout\ = (\io1|cursorHoriz\(2) & (!\io1|dispState.dispNextLoc~q\ & !\io1|cursorVertRestore[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorHoriz\(2),
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|cursorVertRestore[0]~7_combout\,
	combout => \io1|Selector29~0_combout\);

-- Location: FF_X35_Y16_N23
\io1|cursorHorizRestore[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector29~0_combout\,
	ena => \io1|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHorizRestore\(2));

-- Location: LCCOMB_X35_Y19_N14
\io1|Add45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add45~0_combout\ = \io1|cursorHoriz\(0) $ (VCC)
-- \io1|Add45~1\ = CARRY(\io1|cursorHoriz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(0),
	datad => VCC,
	combout => \io1|Add45~0_combout\,
	cout => \io1|Add45~1\);

-- Location: LCCOMB_X35_Y19_N16
\io1|Add45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add45~2_combout\ = (\io1|cursorHoriz\(1) & (\io1|Add45~1\ & VCC)) # (!\io1|cursorHoriz\(1) & (!\io1|Add45~1\))
-- \io1|Add45~3\ = CARRY((!\io1|cursorHoriz\(1) & !\io1|Add45~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorHoriz\(1),
	datad => VCC,
	cin => \io1|Add45~1\,
	combout => \io1|Add45~2_combout\,
	cout => \io1|Add45~3\);

-- Location: LCCOMB_X35_Y19_N18
\io1|Add45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add45~4_combout\ = (\io1|cursorHoriz\(2) & ((GND) # (!\io1|Add45~3\))) # (!\io1|cursorHoriz\(2) & (\io1|Add45~3\ $ (GND)))
-- \io1|Add45~5\ = CARRY((\io1|cursorHoriz\(2)) # (!\io1|Add45~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorHoriz\(2),
	datad => VCC,
	cin => \io1|Add45~3\,
	combout => \io1|Add45~4_combout\,
	cout => \io1|Add45~5\);

-- Location: LCCOMB_X36_Y19_N10
\io1|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector17~0_combout\ = (\io1|cursorHoriz[5]~10_combout\ & (((\io1|cursorHoriz[5]~12_combout\)))) # (!\io1|cursorHoriz[5]~10_combout\ & ((\io1|cursorHoriz[5]~12_combout\ & (\io1|cursorHorizRestore\(2))) # (!\io1|cursorHoriz[5]~12_combout\ & 
-- ((\io1|Add45~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHorizRestore\(2),
	datab => \io1|cursorHoriz[5]~10_combout\,
	datac => \io1|cursorHoriz[5]~12_combout\,
	datad => \io1|Add45~4_combout\,
	combout => \io1|Selector17~0_combout\);

-- Location: LCCOMB_X35_Y19_N0
\io1|Add43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add43~0_combout\ = \io1|cursorHoriz\(0) $ (VCC)
-- \io1|Add43~1\ = CARRY(\io1|cursorHoriz\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(0),
	datad => VCC,
	combout => \io1|Add43~0_combout\,
	cout => \io1|Add43~1\);

-- Location: LCCOMB_X35_Y19_N2
\io1|Add43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add43~2_combout\ = (\io1|cursorHoriz\(1) & (!\io1|Add43~1\)) # (!\io1|cursorHoriz\(1) & ((\io1|Add43~1\) # (GND)))
-- \io1|Add43~3\ = CARRY((!\io1|Add43~1\) # (!\io1|cursorHoriz\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorHoriz\(1),
	datad => VCC,
	cin => \io1|Add43~1\,
	combout => \io1|Add43~2_combout\,
	cout => \io1|Add43~3\);

-- Location: LCCOMB_X35_Y19_N4
\io1|Add43~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add43~4_combout\ = (\io1|cursorHoriz\(2) & (\io1|Add43~3\ $ (GND))) # (!\io1|cursorHoriz\(2) & (!\io1|Add43~3\ & VCC))
-- \io1|Add43~5\ = CARRY((\io1|cursorHoriz\(2) & !\io1|Add43~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorHoriz\(2),
	datad => VCC,
	cin => \io1|Add43~3\,
	combout => \io1|Add43~4_combout\,
	cout => \io1|Add43~5\);

-- Location: LCCOMB_X37_Y16_N8
\io1|Add46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add46~4_combout\ = ((\io1|param1\(2) $ (\io1|cursorHoriz\(2) $ (\io1|Add46~3\)))) # (GND)
-- \io1|Add46~5\ = CARRY((\io1|param1\(2) & (\io1|cursorHoriz\(2) & !\io1|Add46~3\)) # (!\io1|param1\(2) & ((\io1|cursorHoriz\(2)) # (!\io1|Add46~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(2),
	datab => \io1|cursorHoriz\(2),
	datad => VCC,
	cin => \io1|Add46~3\,
	combout => \io1|Add46~4_combout\,
	cout => \io1|Add46~5\);

-- Location: LCCOMB_X36_Y16_N22
\io1|Add48~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add48~4_combout\ = (\io1|param2\(2) & ((GND) # (!\io1|Add48~3\))) # (!\io1|param2\(2) & (\io1|Add48~3\ $ (GND)))
-- \io1|Add48~5\ = CARRY((\io1|param2\(2)) # (!\io1|Add48~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|param2\(2),
	datad => VCC,
	cin => \io1|Add48~3\,
	combout => \io1|Add48~4_combout\,
	cout => \io1|Add48~5\);

-- Location: LCCOMB_X36_Y17_N16
\io1|Add44~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add44~4_combout\ = ((\io1|cursorHoriz\(2) $ (\io1|param1\(2) $ (!\io1|Add44~3\)))) # (GND)
-- \io1|Add44~5\ = CARRY((\io1|cursorHoriz\(2) & ((\io1|param1\(2)) # (!\io1|Add44~3\))) # (!\io1|cursorHoriz\(2) & (\io1|param1\(2) & !\io1|Add44~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(2),
	datab => \io1|param1\(2),
	datad => VCC,
	cin => \io1|Add44~3\,
	combout => \io1|Add44~4_combout\,
	cout => \io1|Add44~5\);

-- Location: LCCOMB_X36_Y17_N24
\io1|Add44~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add44~12_combout\ = ((\io1|param1\(6) $ (\io1|cursorHoriz\(6) $ (!\io1|Add44~11\)))) # (GND)
-- \io1|Add44~13\ = CARRY((\io1|param1\(6) & ((\io1|cursorHoriz\(6)) # (!\io1|Add44~11\))) # (!\io1|param1\(6) & (\io1|cursorHoriz\(6) & !\io1|Add44~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(6),
	datab => \io1|cursorHoriz\(6),
	datad => VCC,
	cin => \io1|Add44~11\,
	combout => \io1|Add44~12_combout\,
	cout => \io1|Add44~13\);

-- Location: LCCOMB_X36_Y17_N18
\io1|Add44~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add44~6_combout\ = (\io1|cursorHoriz\(3) & ((\io1|param1\(3) & (\io1|Add44~5\ & VCC)) # (!\io1|param1\(3) & (!\io1|Add44~5\)))) # (!\io1|cursorHoriz\(3) & ((\io1|param1\(3) & (!\io1|Add44~5\)) # (!\io1|param1\(3) & ((\io1|Add44~5\) # (GND)))))
-- \io1|Add44~7\ = CARRY((\io1|cursorHoriz\(3) & (!\io1|param1\(3) & !\io1|Add44~5\)) # (!\io1|cursorHoriz\(3) & ((!\io1|Add44~5\) # (!\io1|param1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(3),
	datab => \io1|param1\(3),
	datad => VCC,
	cin => \io1|Add44~5\,
	combout => \io1|Add44~6_combout\,
	cout => \io1|Add44~7\);

-- Location: LCCOMB_X36_Y17_N20
\io1|Add44~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add44~8_combout\ = ((\io1|cursorHoriz\(4) $ (\io1|param1\(4) $ (!\io1|Add44~7\)))) # (GND)
-- \io1|Add44~9\ = CARRY((\io1|cursorHoriz\(4) & ((\io1|param1\(4)) # (!\io1|Add44~7\))) # (!\io1|cursorHoriz\(4) & (\io1|param1\(4) & !\io1|Add44~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(4),
	datab => \io1|param1\(4),
	datad => VCC,
	cin => \io1|Add44~7\,
	combout => \io1|Add44~8_combout\,
	cout => \io1|Add44~9\);

-- Location: LCCOMB_X36_Y17_N22
\io1|Add44~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add44~10_combout\ = (\io1|param1\(5) & ((\io1|cursorHoriz\(5) & (\io1|Add44~9\ & VCC)) # (!\io1|cursorHoriz\(5) & (!\io1|Add44~9\)))) # (!\io1|param1\(5) & ((\io1|cursorHoriz\(5) & (!\io1|Add44~9\)) # (!\io1|cursorHoriz\(5) & ((\io1|Add44~9\) # 
-- (GND)))))
-- \io1|Add44~11\ = CARRY((\io1|param1\(5) & (!\io1|cursorHoriz\(5) & !\io1|Add44~9\)) # (!\io1|param1\(5) & ((!\io1|Add44~9\) # (!\io1|cursorHoriz\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(5),
	datab => \io1|cursorHoriz\(5),
	datad => VCC,
	cin => \io1|Add44~9\,
	combout => \io1|Add44~10_combout\,
	cout => \io1|Add44~11\);

-- Location: LCCOMB_X37_Y17_N30
\io1|LessThan45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan45~0_combout\ = (((!\io1|Add44~2_combout\) # (!\io1|Add44~4_combout\)) # (!\io1|Add44~6_combout\)) # (!\io1|Add44~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add44~0_combout\,
	datab => \io1|Add44~6_combout\,
	datac => \io1|Add44~4_combout\,
	datad => \io1|Add44~2_combout\,
	combout => \io1|LessThan45~0_combout\);

-- Location: LCCOMB_X37_Y17_N16
\io1|LessThan45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan45~1_combout\ = ((!\io1|Add44~10_combout\ & (\io1|LessThan45~0_combout\ & !\io1|Add44~8_combout\))) # (!\io1|Add44~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add44~12_combout\,
	datab => \io1|Add44~10_combout\,
	datac => \io1|LessThan45~0_combout\,
	datad => \io1|Add44~8_combout\,
	combout => \io1|LessThan45~1_combout\);

-- Location: LCCOMB_X37_Y17_N0
\io1|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector13~1_combout\ = (\io1|display_store~31_combout\) # ((\io1|escState~10_combout\) # ((!\io1|Add44~14_combout\ & \io1|LessThan45~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~31_combout\,
	datab => \io1|escState~10_combout\,
	datac => \io1|Add44~14_combout\,
	datad => \io1|LessThan45~1_combout\,
	combout => \io1|Selector13~1_combout\);

-- Location: LCCOMB_X37_Y17_N6
\io1|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector17~1_combout\ = ((\io1|cursorHoriz[5]~17_combout\ & \io1|Add44~4_combout\)) # (!\io1|Selector13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~17_combout\,
	datac => \io1|Add44~4_combout\,
	datad => \io1|Selector13~1_combout\,
	combout => \io1|Selector17~1_combout\);

-- Location: LCCOMB_X37_Y17_N2
\io1|cursorHoriz[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~19_combout\ = (\io1|display_store~33_combout\) # ((\io1|display_store~39_combout\ & \io1|cursorHoriz[5]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|display_store~39_combout\,
	datac => \io1|display_store~33_combout\,
	datad => \io1|cursorHoriz[5]~13_combout\,
	combout => \io1|cursorHoriz[5]~19_combout\);

-- Location: FF_X36_Y17_N25
\io1|savedCursorHoriz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorHoriz\(2),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorHoriz\(2));

-- Location: LCCOMB_X37_Y17_N8
\io1|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector17~2_combout\ = (\io1|cursorHoriz[5]~18_combout\ & (((!\io1|cursorHoriz[5]~19_combout\)))) # (!\io1|cursorHoriz[5]~18_combout\ & ((\io1|cursorHoriz[5]~19_combout\ & ((\io1|savedCursorHoriz\(2)))) # (!\io1|cursorHoriz[5]~19_combout\ & 
-- (\io1|Selector17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector17~1_combout\,
	datab => \io1|cursorHoriz[5]~18_combout\,
	datac => \io1|cursorHoriz[5]~19_combout\,
	datad => \io1|savedCursorHoriz\(2),
	combout => \io1|Selector17~2_combout\);

-- Location: LCCOMB_X36_Y19_N28
\io1|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector17~3_combout\ = (\io1|Selector17~2_combout\ & (((\io1|Add48~4_combout\) # (!\io1|cursorHoriz[5]~16_combout\)))) # (!\io1|Selector17~2_combout\ & (\io1|Add46~4_combout\ & ((\io1|cursorHoriz[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add46~4_combout\,
	datab => \io1|Add48~4_combout\,
	datac => \io1|Selector17~2_combout\,
	datad => \io1|cursorHoriz[5]~16_combout\,
	combout => \io1|Selector17~3_combout\);

-- Location: LCCOMB_X36_Y19_N30
\io1|Selector17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector17~4_combout\ = (\io1|Selector17~0_combout\ & (((\io1|Selector17~3_combout\)) # (!\io1|cursorHoriz[5]~10_combout\))) # (!\io1|Selector17~0_combout\ & (\io1|cursorHoriz[5]~10_combout\ & (\io1|Add43~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector17~0_combout\,
	datab => \io1|cursorHoriz[5]~10_combout\,
	datac => \io1|Add43~4_combout\,
	datad => \io1|Selector17~3_combout\,
	combout => \io1|Selector17~4_combout\);

-- Location: LCCOMB_X29_Y16_N20
\io1|Selector17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector17~5_combout\ = (!\io1|cursorHoriz[5]~33_combout\ & ((\io1|Selector13~0_combout\) # ((!\io1|cursorHoriz[5]~21_combout\ & \io1|Selector17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~21_combout\,
	datab => \io1|Selector13~0_combout\,
	datac => \io1|cursorHoriz[5]~33_combout\,
	datad => \io1|Selector17~4_combout\,
	combout => \io1|Selector17~5_combout\);

-- Location: LCCOMB_X32_Y14_N24
\io1|cursorVert[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~22_combout\ = (!\io1|dispState.insertLine~q\ & ((\io1|LessThan53~1_combout\) # (!\io1|dispState.del3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.insertLine~q\,
	datac => \io1|dispState.del3~q\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|cursorVert[2]~22_combout\);

-- Location: LCCOMB_X32_Y14_N6
\io1|Selector11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~5_combout\ = ((\io1|LessThan43~0_combout\ & (\io1|LessThan53~1_combout\ & \io1|dispState.dispNextLoc~q\))) # (!\io1|cursorVert[2]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan43~0_combout\,
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|cursorVert[2]~22_combout\,
	combout => \io1|Selector11~5_combout\);

-- Location: LCCOMB_X32_Y14_N12
\io1|Selector11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~6_combout\ = (\io1|Selector11~5_combout\) # ((\io1|LessThan43~0_combout\ & (!\io1|Equal57~0_combout\ & \io1|Selector8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan43~0_combout\,
	datab => \io1|Equal57~0_combout\,
	datac => \io1|Selector8~2_combout\,
	datad => \io1|Selector11~5_combout\,
	combout => \io1|Selector11~6_combout\);

-- Location: LCCOMB_X33_Y14_N2
\io1|Add41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add41~0_combout\ = \io1|cursorVert\(0) $ (\io1|cursorVert\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|cursorVert\(0),
	datad => \io1|cursorVert\(1),
	combout => \io1|Add41~0_combout\);

-- Location: LCCOMB_X33_Y18_N22
\io1|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector23~0_combout\ = (!\io1|cursorVertRestore[0]~7_combout\ & \io1|cursorVert\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore[0]~7_combout\,
	datad => \io1|cursorVert\(1),
	combout => \io1|Selector23~0_combout\);

-- Location: LCCOMB_X29_Y17_N26
\io1|cursorVertRestore[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVertRestore[0]~10_combout\ = (\n_reset~input_o\ & (((\io1|dispState.dispWrite~q\ & \io1|cursorVertRestore[0]~12_combout\)) # (!\io1|cursorVertRestore[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore[0]~9_combout\,
	datab => \n_reset~input_o\,
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|cursorVertRestore[0]~12_combout\,
	combout => \io1|cursorVertRestore[0]~10_combout\);

-- Location: FF_X33_Y18_N23
\io1|cursorVertRestore[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector23~0_combout\,
	ena => \io1|cursorVertRestore[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVertRestore\(1));

-- Location: LCCOMB_X31_Y15_N4
\io1|cursorHoriz[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~4_combout\ = (\io1|dispState.clearS2~q\ & ((!\io1|cursorVert\(4)) # (!\io1|cursorVert\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert\(3),
	datac => \io1|dispState.clearS2~q\,
	datad => \io1|cursorVert\(4),
	combout => \io1|cursorHoriz[5]~4_combout\);

-- Location: LCCOMB_X31_Y14_N24
\io1|Selector12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~7_combout\ = ((\io1|dispState.ins3~q\ & \io1|Equal62~3_combout\)) # (!\io1|cursorVert[2]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.ins3~q\,
	datac => \io1|cursorVert[2]~17_combout\,
	datad => \io1|Equal62~3_combout\,
	combout => \io1|Selector12~7_combout\);

-- Location: LCCOMB_X33_Y18_N8
\io1|Selector11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~7_combout\ = (\io1|cursorVertRestore\(1) & ((\io1|Selector12~7_combout\) # ((\io1|cursorHoriz[5]~4_combout\ & \io1|Add41~0_combout\)))) # (!\io1|cursorVertRestore\(1) & (\io1|cursorHoriz[5]~4_combout\ & ((\io1|Add41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore\(1),
	datab => \io1|cursorHoriz[5]~4_combout\,
	datac => \io1|Selector12~7_combout\,
	datad => \io1|Add41~0_combout\,
	combout => \io1|Selector11~7_combout\);

-- Location: LCCOMB_X31_Y14_N4
\io1|Selector11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~8_combout\ = (\io1|Selector11~7_combout\) # ((!\io1|cursorVert\(1) & ((\io1|Selector12~11_combout\) # (\io1|dispState.del3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|Selector12~11_combout\,
	datac => \io1|Selector11~7_combout\,
	datad => \io1|dispState.del3~q\,
	combout => \io1|Selector11~8_combout\);

-- Location: LCCOMB_X29_Y14_N6
\io1|Selector11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~9_combout\ = (\io1|Selector11~6_combout\ & ((\io1|Add41~0_combout\) # ((\io1|Selector11~8_combout\ & \io1|LessThan53~1_combout\)))) # (!\io1|Selector11~6_combout\ & (((\io1|Selector11~8_combout\ & \io1|LessThan53~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector11~6_combout\,
	datab => \io1|Add41~0_combout\,
	datac => \io1|Selector11~8_combout\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|Selector11~9_combout\);

-- Location: LCCOMB_X29_Y17_N14
\io1|Selector11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~3_combout\ = (\io1|dispState.dispWrite~q\ & (((!\io1|LessThan43~0_combout\ & !\io1|Equal57~0_combout\)) # (!\io1|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan43~0_combout\,
	datab => \io1|Selector11~2_combout\,
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|Equal57~0_combout\,
	combout => \io1|Selector11~3_combout\);

-- Location: LCCOMB_X30_Y14_N24
\io1|WideOr2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|WideOr2~combout\ = ((\io1|dispState.ins2~q\) # ((\io1|dispState.clearC2~q\) # (\io1|dispState.del2~q\))) # (!\io1|WideOr1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|WideOr1~0_combout\,
	datab => \io1|dispState.ins2~q\,
	datac => \io1|dispState.clearC2~q\,
	datad => \io1|dispState.del2~q\,
	combout => \io1|WideOr2~combout\);

-- Location: LCCOMB_X29_Y14_N18
\io1|Selector12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~13_combout\ = (!\io1|WideOr2~combout\ & ((\io1|LessThan53~1_combout\) # ((!\io1|dispState.clearL2~q\ & !\io1|dispState.clearS2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.clearL2~q\,
	datab => \io1|WideOr2~combout\,
	datac => \io1|dispState.clearS2~q\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|Selector12~13_combout\);

-- Location: LCCOMB_X29_Y14_N20
\io1|Selector12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~14_combout\ = (\io1|Selector12~13_combout\ & ((\io1|cursorVert~4_combout\) # (\io1|dispState.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert~4_combout\,
	datac => \io1|dispState.idle~q\,
	datad => \io1|Selector12~13_combout\,
	combout => \io1|Selector12~14_combout\);

-- Location: LCCOMB_X29_Y14_N28
\io1|Selector11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~13_combout\ = (\io1|dispState.dispNextLoc~q\ & (((\io1|cursorVert\(3) & \io1|cursorVert\(4))) # (!\io1|LessThan53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|cursorVert\(4),
	combout => \io1|Selector11~13_combout\);

-- Location: LCCOMB_X29_Y14_N8
\io1|Selector11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~4_combout\ = (\io1|cursorVert\(1) & ((\io1|Selector11~3_combout\) # ((\io1|Selector11~13_combout\) # (!\io1|Selector12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector11~3_combout\,
	datab => \io1|Selector12~14_combout\,
	datac => \io1|cursorVert\(1),
	datad => \io1|Selector11~13_combout\,
	combout => \io1|Selector11~4_combout\);

-- Location: LCCOMB_X32_Y14_N22
\io1|cursorVert~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~21_combout\ = (\io1|display_store~37_combout\ & (\io1|LessThan41~1_combout\ & \io1|cursorVert~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~37_combout\,
	datac => \io1|LessThan41~1_combout\,
	datad => \io1|cursorVert~20_combout\,
	combout => \io1|cursorVert~21_combout\);

-- Location: LCCOMB_X29_Y14_N4
\io1|Selector11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~10_combout\ = (!\io1|Equal56~2_combout\ & (\io1|cursorVert[2]~18_combout\ & (\io1|dispState.dispWrite~q\ & \io1|cursorVert~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal56~2_combout\,
	datab => \io1|cursorVert[2]~18_combout\,
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|cursorVert~21_combout\,
	combout => \io1|Selector11~10_combout\);

-- Location: LCCOMB_X30_Y14_N18
\io1|Selector8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~3_combout\ = (\io1|dispState.deleteLine~q\) # ((\io1|Selector11~10_combout\) # ((\io1|dispState.ins3~q\ & !\io1|LessThan53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.deleteLine~q\,
	datab => \io1|Selector11~10_combout\,
	datac => \io1|dispState.ins3~q\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|Selector8~3_combout\);

-- Location: LCCOMB_X29_Y14_N30
\io1|Selector11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~11_combout\ = (\io1|Selector11~9_combout\) # ((\io1|Selector11~4_combout\) # ((!\io1|Add41~0_combout\ & \io1|Selector8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector11~9_combout\,
	datab => \io1|Selector11~4_combout\,
	datac => \io1|Add41~0_combout\,
	datad => \io1|Selector8~3_combout\,
	combout => \io1|Selector11~11_combout\);

-- Location: LCCOMB_X31_Y15_N14
\io1|cursorVert~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~12_combout\ = (!\io1|display_store~28_combout\ & ((\io1|escState~10_combout\ & ((\io1|LessThan43~0_combout\))) # (!\io1|escState~10_combout\ & (\io1|display_store~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~11_combout\,
	datab => \io1|LessThan43~0_combout\,
	datac => \io1|display_store~28_combout\,
	datad => \io1|escState~10_combout\,
	combout => \io1|cursorVert~12_combout\);

-- Location: LCCOMB_X32_Y15_N24
\io1|cursorVert~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~32_combout\ = (!\io1|display_store~33_combout\ & ((\io1|cursorVert~5_combout\) # ((!\io1|display_store~31_combout\ & !\io1|cursorVert~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~33_combout\,
	datab => \io1|cursorVert~5_combout\,
	datac => \io1|display_store~31_combout\,
	datad => \io1|cursorVert~12_combout\,
	combout => \io1|cursorVert~32_combout\);

-- Location: LCCOMB_X32_Y15_N20
\io1|cursorVert~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~30_combout\ = (!\io1|display_store~31_combout\ & (!\io1|display_store~16_combout\ & (!\io1|display_store~33_combout\ & \io1|display_store~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~31_combout\,
	datab => \io1|display_store~16_combout\,
	datac => \io1|display_store~33_combout\,
	datad => \io1|display_store~19_combout\,
	combout => \io1|cursorVert~30_combout\);

-- Location: LCCOMB_X33_Y16_N26
\io1|Selector10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector10~4_combout\ = (\io1|param1\(1) & (((!\io1|param1\(4))))) # (!\io1|param1\(1) & ((\io1|param1\(2) & ((!\io1|param1\(4)))) # (!\io1|param1\(2) & (\io1|param1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(1),
	datab => \io1|param1\(2),
	datac => \io1|param1\(3),
	datad => \io1|param1\(4),
	combout => \io1|Selector10~4_combout\);

-- Location: LCCOMB_X32_Y16_N16
\io1|Selector10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector10~5_combout\ = (\io1|Selector10~4_combout\) # ((!\io1|param1\(3) & ((\io1|param1\(4)) # (\io1|param1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(4),
	datab => \io1|param1\(0),
	datac => \io1|param1\(3),
	datad => \io1|Selector10~4_combout\,
	combout => \io1|Selector10~5_combout\);

-- Location: LCCOMB_X32_Y16_N14
\io1|Selector10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector10~10_combout\ = (!\io1|param1\(6) & (!\io1|param1\(5) & \io1|Selector10~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(6),
	datac => \io1|param1\(5),
	datad => \io1|Selector10~5_combout\,
	combout => \io1|Selector10~10_combout\);

-- Location: LCCOMB_X33_Y16_N0
\io1|Add47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add47~0_combout\ = \io1|param1\(0) $ (VCC)
-- \io1|Add47~1\ = CARRY(\io1|param1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|param1\(0),
	datad => VCC,
	combout => \io1|Add47~0_combout\,
	cout => \io1|Add47~1\);

-- Location: LCCOMB_X33_Y16_N2
\io1|Add47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add47~2_combout\ = (\io1|param1\(1) & (\io1|Add47~1\ & VCC)) # (!\io1|param1\(1) & (!\io1|Add47~1\))
-- \io1|Add47~3\ = CARRY((!\io1|param1\(1) & !\io1|Add47~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(1),
	datad => VCC,
	cin => \io1|Add47~1\,
	combout => \io1|Add47~2_combout\,
	cout => \io1|Add47~3\);

-- Location: LCCOMB_X31_Y16_N24
\io1|cursorVert~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~25_combout\ = (\io1|display_store~24_combout\ & (((\io1|Selector10~10_combout\ & \io1|Add47~2_combout\)))) # (!\io1|display_store~24_combout\ & (\io1|cursorVert\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|display_store~24_combout\,
	datac => \io1|Selector10~10_combout\,
	datad => \io1|Add47~2_combout\,
	combout => \io1|cursorVert~25_combout\);

-- Location: LCCOMB_X33_Y16_N10
\io1|Add42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add42~0_combout\ = (\io1|cursorVert\(0) & (\io1|param1\(0) $ (VCC))) # (!\io1|cursorVert\(0) & (\io1|param1\(0) & VCC))
-- \io1|Add42~1\ = CARRY((\io1|cursorVert\(0) & \io1|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datab => \io1|param1\(0),
	datad => VCC,
	combout => \io1|Add42~0_combout\,
	cout => \io1|Add42~1\);

-- Location: LCCOMB_X33_Y16_N12
\io1|Add42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add42~2_combout\ = (\io1|param1\(1) & ((\io1|cursorVert\(1) & (\io1|Add42~1\ & VCC)) # (!\io1|cursorVert\(1) & (!\io1|Add42~1\)))) # (!\io1|param1\(1) & ((\io1|cursorVert\(1) & (!\io1|Add42~1\)) # (!\io1|cursorVert\(1) & ((\io1|Add42~1\) # (GND)))))
-- \io1|Add42~3\ = CARRY((\io1|param1\(1) & (!\io1|cursorVert\(1) & !\io1|Add42~1\)) # (!\io1|param1\(1) & ((!\io1|Add42~1\) # (!\io1|cursorVert\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(1),
	datab => \io1|cursorVert\(1),
	datad => VCC,
	cin => \io1|Add42~1\,
	combout => \io1|Add42~2_combout\,
	cout => \io1|Add42~3\);

-- Location: LCCOMB_X33_Y16_N14
\io1|Add42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add42~4_combout\ = ((\io1|cursorVert\(2) $ (\io1|param1\(2) $ (!\io1|Add42~3\)))) # (GND)
-- \io1|Add42~5\ = CARRY((\io1|cursorVert\(2) & ((\io1|param1\(2)) # (!\io1|Add42~3\))) # (!\io1|cursorVert\(2) & (\io1|param1\(2) & !\io1|Add42~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(2),
	datab => \io1|param1\(2),
	datad => VCC,
	cin => \io1|Add42~3\,
	combout => \io1|Add42~4_combout\,
	cout => \io1|Add42~5\);

-- Location: LCCOMB_X33_Y16_N16
\io1|Add42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add42~6_combout\ = (\io1|cursorVert\(3) & ((\io1|param1\(3) & (\io1|Add42~5\ & VCC)) # (!\io1|param1\(3) & (!\io1|Add42~5\)))) # (!\io1|cursorVert\(3) & ((\io1|param1\(3) & (!\io1|Add42~5\)) # (!\io1|param1\(3) & ((\io1|Add42~5\) # (GND)))))
-- \io1|Add42~7\ = CARRY((\io1|cursorVert\(3) & (!\io1|param1\(3) & !\io1|Add42~5\)) # (!\io1|cursorVert\(3) & ((!\io1|Add42~5\) # (!\io1|param1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|param1\(3),
	datad => VCC,
	cin => \io1|Add42~5\,
	combout => \io1|Add42~6_combout\,
	cout => \io1|Add42~7\);

-- Location: LCCOMB_X33_Y16_N18
\io1|Add42~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add42~8_combout\ = ((\io1|param1\(4) $ (\io1|cursorVert\(4) $ (!\io1|Add42~7\)))) # (GND)
-- \io1|Add42~9\ = CARRY((\io1|param1\(4) & ((\io1|cursorVert\(4)) # (!\io1|Add42~7\))) # (!\io1|param1\(4) & (\io1|cursorVert\(4) & !\io1|Add42~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(4),
	datab => \io1|cursorVert\(4),
	datad => VCC,
	cin => \io1|Add42~7\,
	combout => \io1|Add42~8_combout\,
	cout => \io1|Add42~9\);

-- Location: LCCOMB_X33_Y16_N20
\io1|Add42~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add42~10_combout\ = (\io1|param1\(5) & (!\io1|Add42~9\)) # (!\io1|param1\(5) & ((\io1|Add42~9\) # (GND)))
-- \io1|Add42~11\ = CARRY((!\io1|Add42~9\) # (!\io1|param1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(5),
	datad => VCC,
	cin => \io1|Add42~9\,
	combout => \io1|Add42~10_combout\,
	cout => \io1|Add42~11\);

-- Location: LCCOMB_X33_Y16_N22
\io1|Add42~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add42~12_combout\ = (\io1|param1\(6) & (\io1|Add42~11\ $ (GND))) # (!\io1|param1\(6) & (!\io1|Add42~11\ & VCC))
-- \io1|Add42~13\ = CARRY((\io1|param1\(6) & !\io1|Add42~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(6),
	datad => VCC,
	cin => \io1|Add42~11\,
	combout => \io1|Add42~12_combout\,
	cout => \io1|Add42~13\);

-- Location: LCCOMB_X32_Y16_N8
\io1|LessThan44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan44~0_combout\ = (!\io1|Add42~12_combout\ & (!\io1|Add42~10_combout\ & ((!\io1|Add42~8_combout\) # (!\io1|Add42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add42~12_combout\,
	datab => \io1|Add42~6_combout\,
	datac => \io1|Add42~10_combout\,
	datad => \io1|Add42~8_combout\,
	combout => \io1|LessThan44~0_combout\);

-- Location: LCCOMB_X33_Y16_N24
\io1|Add42~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add42~14_combout\ = \io1|Add42~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add42~13\,
	combout => \io1|Add42~14_combout\);

-- Location: LCCOMB_X32_Y16_N26
\io1|LessThan44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan44~1_combout\ = (\io1|LessThan44~0_combout\ & !\io1|Add42~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|LessThan44~0_combout\,
	datad => \io1|Add42~14_combout\,
	combout => \io1|LessThan44~1_combout\);

-- Location: LCCOMB_X32_Y16_N24
\io1|display_store~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~22_combout\ = (\io1|Equal47~1_combout\ & ((!\io1|cursorVert\(3)) # (!\io1|cursorVert\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert\(4),
	datac => \io1|cursorVert\(3),
	datad => \io1|Equal47~1_combout\,
	combout => \io1|display_store~22_combout\);

-- Location: LCCOMB_X32_Y16_N10
\io1|cursorVert~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~24_combout\ = (\io1|display_store~22_combout\ & (((\io1|Add41~0_combout\)))) # (!\io1|display_store~22_combout\ & (\io1|LessThan44~1_combout\ & ((\io1|Add42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan44~1_combout\,
	datab => \io1|Add41~0_combout\,
	datac => \io1|Add42~2_combout\,
	datad => \io1|display_store~22_combout\,
	combout => \io1|cursorVert~24_combout\);

-- Location: LCCOMB_X31_Y16_N22
\io1|cursorVert~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~26_combout\ = (!\io1|display_store~26_combout\ & ((\io1|display_store~25_combout\ & ((\io1|cursorVert~24_combout\))) # (!\io1|display_store~25_combout\ & (\io1|cursorVert~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~25_combout\,
	datab => \io1|cursorVert~25_combout\,
	datac => \io1|cursorVert~24_combout\,
	datad => \io1|display_store~26_combout\,
	combout => \io1|cursorVert~26_combout\);

-- Location: LCCOMB_X31_Y13_N12
\io1|LessThan42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan42~0_combout\ = (\io1|cursorVert\(1) & (((!\io1|param1\(0) & \io1|cursorVert\(0))) # (!\io1|param1\(1)))) # (!\io1|cursorVert\(1) & (!\io1|param1\(1) & (!\io1|param1\(0) & \io1|cursorVert\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|param1\(1),
	datac => \io1|param1\(0),
	datad => \io1|cursorVert\(0),
	combout => \io1|LessThan42~0_combout\);

-- Location: LCCOMB_X31_Y13_N6
\io1|LessThan42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan42~1_combout\ = (\io1|LessThan42~0_combout\ & ((\io1|cursorVert\(2)) # (!\io1|param1\(2)))) # (!\io1|LessThan42~0_combout\ & (!\io1|param1\(2) & \io1|cursorVert\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan42~0_combout\,
	datac => \io1|param1\(2),
	datad => \io1|cursorVert\(2),
	combout => \io1|LessThan42~1_combout\);

-- Location: LCCOMB_X31_Y13_N16
\io1|LessThan42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan42~2_combout\ = (\io1|cursorVert\(3) & ((\io1|LessThan42~1_combout\) # (!\io1|param1\(3)))) # (!\io1|cursorVert\(3) & (!\io1|param1\(3) & \io1|LessThan42~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datac => \io1|param1\(3),
	datad => \io1|LessThan42~1_combout\,
	combout => \io1|LessThan42~2_combout\);

-- Location: LCCOMB_X31_Y13_N14
\io1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector9~0_combout\ = (\io1|Equal47~2_combout\ & ((\io1|cursorVert\(4) & ((\io1|LessThan42~2_combout\) # (!\io1|param1\(4)))) # (!\io1|cursorVert\(4) & (!\io1|param1\(4) & \io1|LessThan42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(4),
	datab => \io1|Equal47~2_combout\,
	datac => \io1|param1\(4),
	datad => \io1|LessThan42~2_combout\,
	combout => \io1|Selector9~0_combout\);

-- Location: LCCOMB_X31_Y13_N22
\io1|Add40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add40~0_combout\ = (\io1|cursorVert\(0) & ((GND) # (!\io1|param1\(0)))) # (!\io1|cursorVert\(0) & (\io1|param1\(0) $ (GND)))
-- \io1|Add40~1\ = CARRY((\io1|cursorVert\(0)) # (!\io1|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datab => \io1|param1\(0),
	datad => VCC,
	combout => \io1|Add40~0_combout\,
	cout => \io1|Add40~1\);

-- Location: LCCOMB_X31_Y13_N24
\io1|Add40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add40~2_combout\ = (\io1|cursorVert\(1) & ((\io1|param1\(1) & (!\io1|Add40~1\)) # (!\io1|param1\(1) & (\io1|Add40~1\ & VCC)))) # (!\io1|cursorVert\(1) & ((\io1|param1\(1) & ((\io1|Add40~1\) # (GND))) # (!\io1|param1\(1) & (!\io1|Add40~1\))))
-- \io1|Add40~3\ = CARRY((\io1|cursorVert\(1) & (\io1|param1\(1) & !\io1|Add40~1\)) # (!\io1|cursorVert\(1) & ((\io1|param1\(1)) # (!\io1|Add40~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|param1\(1),
	datad => VCC,
	cin => \io1|Add40~1\,
	combout => \io1|Add40~2_combout\,
	cout => \io1|Add40~3\);

-- Location: LCCOMB_X31_Y13_N20
\io1|cursorVert~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~27_combout\ = (\io1|display_store~21_combout\ & (!\io1|Add41~0_combout\)) # (!\io1|display_store~21_combout\ & (((\io1|Selector9~0_combout\ & \io1|Add40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add41~0_combout\,
	datab => \io1|display_store~21_combout\,
	datac => \io1|Selector9~0_combout\,
	datad => \io1|Add40~2_combout\,
	combout => \io1|cursorVert~27_combout\);

-- Location: LCCOMB_X31_Y16_N0
\io1|cursorVert~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~28_combout\ = (\io1|display_store~20_combout\ & ((\io1|cursorVert~26_combout\) # ((\io1|cursorVert~27_combout\ & \io1|display_store~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~26_combout\,
	datab => \io1|cursorVert~27_combout\,
	datac => \io1|display_store~20_combout\,
	datad => \io1|display_store~26_combout\,
	combout => \io1|cursorVert~28_combout\);

-- Location: LCCOMB_X29_Y16_N0
\io1|cursorVert~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~29_combout\ = (\io1|display_store~27_combout\) # ((\io1|cursorVert~28_combout\) # ((!\io1|display_store~20_combout\ & \io1|Add41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~27_combout\,
	datab => \io1|display_store~20_combout\,
	datac => \io1|cursorVert~28_combout\,
	datad => \io1|Add41~0_combout\,
	combout => \io1|cursorVert~29_combout\);

-- Location: FF_X32_Y15_N19
\io1|savedCursorVert[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorVert\(1),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorVert\(1));

-- Location: LCCOMB_X32_Y15_N18
\io1|cursorVert~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~23_combout\ = (\io1|display_store~33_combout\ & \io1|savedCursorVert\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~33_combout\,
	datac => \io1|savedCursorVert\(1),
	combout => \io1|cursorVert~23_combout\);

-- Location: LCCOMB_X32_Y15_N6
\io1|cursorVert~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~31_combout\ = (\io1|cursorVert~23_combout\) # ((\io1|cursorVert~12_combout\ & (\io1|cursorVert~30_combout\ & \io1|cursorVert~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~12_combout\,
	datab => \io1|cursorVert~30_combout\,
	datac => \io1|cursorVert~29_combout\,
	datad => \io1|cursorVert~23_combout\,
	combout => \io1|cursorVert~31_combout\);

-- Location: LCCOMB_X32_Y15_N26
\io1|cursorVert~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~33_combout\ = (\io1|cursorVert~15_combout\ & (((\io1|cursorVert\(1))))) # (!\io1|cursorVert~15_combout\ & ((\io1|cursorVert~31_combout\) # ((\io1|cursorVert~32_combout\ & \io1|cursorVert\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~15_combout\,
	datab => \io1|cursorVert~32_combout\,
	datac => \io1|cursorVert\(1),
	datad => \io1|cursorVert~31_combout\,
	combout => \io1|cursorVert~33_combout\);

-- Location: LCCOMB_X29_Y14_N16
\io1|Selector11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~12_combout\ = (\io1|Selector11~11_combout\) # ((\io1|cursorVert~33_combout\ & \io1|Selector12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector11~11_combout\,
	datac => \io1|cursorVert~33_combout\,
	datad => \io1|Selector12~2_combout\,
	combout => \io1|Selector11~12_combout\);

-- Location: FF_X29_Y14_N17
\io1|cursorVert[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector11~12_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVert\(1));

-- Location: LCCOMB_X31_Y13_N0
\io1|LessThan41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan41~0_combout\ = (!\io1|cursorVert\(1) & (!\io1|cursorVert\(3) & !\io1|cursorVert\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datac => \io1|cursorVert\(3),
	datad => \io1|cursorVert\(2),
	combout => \io1|LessThan41~0_combout\);

-- Location: LCCOMB_X32_Y14_N4
\io1|LessThan41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan41~1_combout\ = (\io1|cursorVert\(0)) # ((\io1|cursorVert\(4)) # (!\io1|LessThan41~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datac => \io1|cursorVert\(4),
	datad => \io1|LessThan41~0_combout\,
	combout => \io1|LessThan41~1_combout\);

-- Location: LCCOMB_X32_Y14_N0
\io1|cursorHoriz[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~29_combout\ = (\io1|cursorVert[2]~18_combout\ & (((!\io1|LessThan41~1_combout\ & \io1|cursorVert~20_combout\)) # (!\io1|display_store~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~37_combout\,
	datab => \io1|LessThan41~1_combout\,
	datac => \io1|cursorVert[2]~18_combout\,
	datad => \io1|cursorVert~20_combout\,
	combout => \io1|cursorHoriz[5]~29_combout\);

-- Location: LCCOMB_X32_Y14_N26
\io1|cursorHoriz[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~30_combout\ = (\io1|Selector8~2_combout\ & ((\io1|cursorHoriz[5]~29_combout\) # ((\io1|LessThan43~0_combout\ & !\io1|Equal57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan43~0_combout\,
	datab => \io1|Equal57~0_combout\,
	datac => \io1|Selector8~2_combout\,
	datad => \io1|cursorHoriz[5]~29_combout\,
	combout => \io1|cursorHoriz[5]~30_combout\);

-- Location: LCCOMB_X33_Y15_N14
\io1|Equal52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal52~1_combout\ = (\io1|Equal33~0_combout\ & \io1|Equal52~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Equal33~0_combout\,
	datad => \io1|Equal52~0_combout\,
	combout => \io1|Equal52~1_combout\);

-- Location: LCCOMB_X33_Y15_N0
\io1|cursorHoriz[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[6]~24_combout\ = ((!\io1|Equal52~1_combout\ & ((\io1|dispByteLatch\(3)) # (!\io1|Equal42~0_combout\)))) # (!\io1|Equal44~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|Equal52~1_combout\,
	datac => \io1|Equal44~0_combout\,
	datad => \io1|Equal42~0_combout\,
	combout => \io1|cursorHoriz[6]~24_combout\);

-- Location: LCCOMB_X31_Y16_N16
\io1|cursorHoriz[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[6]~25_combout\ = (\io1|cursorHoriz[6]~24_combout\ & (\io1|display_store~11_combout\ & ((\io1|display_store~24_combout\) # (!\io1|escState~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[6]~24_combout\,
	datab => \io1|display_store~24_combout\,
	datac => \io1|display_store~11_combout\,
	datad => \io1|escState~11_combout\,
	combout => \io1|cursorHoriz[6]~25_combout\);

-- Location: LCCOMB_X33_Y15_N6
\io1|paramCount[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[1]~0_combout\ = (\io1|display_store~20_combout\ & (((!\io1|dispByteLatch\(2)) # (!\io1|Equal33~1_combout\)) # (!\io1|Equal44~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~20_combout\,
	datab => \io1|Equal44~0_combout\,
	datac => \io1|Equal33~1_combout\,
	datad => \io1|dispByteLatch\(2),
	combout => \io1|paramCount[1]~0_combout\);

-- Location: LCCOMB_X30_Y19_N8
\io1|cursorHoriz[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[6]~26_combout\ = (\io1|display_store~31_combout\) # ((!\io1|display_store~28_combout\ & ((\io1|cursorHoriz[6]~25_combout\) # (!\io1|paramCount[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~28_combout\,
	datab => \io1|cursorHoriz[6]~25_combout\,
	datac => \io1|paramCount[1]~0_combout\,
	datad => \io1|display_store~31_combout\,
	combout => \io1|cursorHoriz[6]~26_combout\);

-- Location: LCCOMB_X30_Y19_N10
\io1|cursorHoriz[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[6]~27_combout\ = (!\io1|cursorVert~15_combout\ & ((\io1|display_store~33_combout\) # ((\io1|cursorHoriz[6]~26_combout\ & !\io1|cursorVert~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~33_combout\,
	datab => \io1|cursorHoriz[6]~26_combout\,
	datac => \io1|cursorVert~15_combout\,
	datad => \io1|cursorVert~5_combout\,
	combout => \io1|cursorHoriz[6]~27_combout\);

-- Location: LCCOMB_X30_Y19_N16
\io1|cursorHoriz[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[6]~28_combout\ = (\io1|dispState.idle~q\) # ((\io1|cursorVert~4_combout\ & ((\io1|display_store~14_combout\) # (\io1|cursorHoriz[6]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.idle~q\,
	datab => \io1|cursorVert~4_combout\,
	datac => \io1|display_store~14_combout\,
	datad => \io1|cursorHoriz[6]~27_combout\,
	combout => \io1|cursorHoriz[6]~28_combout\);

-- Location: LCCOMB_X30_Y16_N30
\io1|WideOr3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|WideOr3~1_combout\ = (!\io1|dispState.clearS2~q\ & (!\io1|dispState.clearL2~q\ & !\io1|dispState.dispNextLoc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.clearS2~q\,
	datab => \io1|dispState.clearL2~q\,
	datac => \io1|dispState.dispNextLoc~q\,
	combout => \io1|WideOr3~1_combout\);

-- Location: LCCOMB_X30_Y16_N16
\io1|WideOr3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|WideOr3~2_combout\ = (((\io1|dispState.dispWrite~q\) # (!\io1|WideOr3~0_combout\)) # (!\io1|dispState.idle~q\)) # (!\io1|WideOr3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|WideOr3~1_combout\,
	datab => \io1|dispState.idle~q\,
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|WideOr3~0_combout\,
	combout => \io1|WideOr3~2_combout\);

-- Location: LCCOMB_X29_Y16_N28
\io1|cursorHoriz[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[6]~31_combout\ = (!\io1|cursorHoriz[5]~30_combout\ & (\io1|cursorHoriz[6]~28_combout\ & (\n_reset~input_o\ & \io1|WideOr3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~30_combout\,
	datab => \io1|cursorHoriz[6]~28_combout\,
	datac => \n_reset~input_o\,
	datad => \io1|WideOr3~2_combout\,
	combout => \io1|cursorHoriz[6]~31_combout\);

-- Location: FF_X29_Y16_N21
\io1|cursorHoriz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector17~5_combout\,
	ena => \io1|cursorHoriz[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHoriz\(2));

-- Location: LCCOMB_X35_Y19_N20
\io1|Add45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add45~6_combout\ = (\io1|cursorHoriz\(3) & (\io1|Add45~5\ & VCC)) # (!\io1|cursorHoriz\(3) & (!\io1|Add45~5\))
-- \io1|Add45~7\ = CARRY((!\io1|cursorHoriz\(3) & !\io1|Add45~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(3),
	datad => VCC,
	cin => \io1|Add45~5\,
	combout => \io1|Add45~6_combout\,
	cout => \io1|Add45~7\);

-- Location: LCCOMB_X35_Y19_N6
\io1|Add43~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add43~6_combout\ = (\io1|cursorHoriz\(3) & (!\io1|Add43~5\)) # (!\io1|cursorHoriz\(3) & ((\io1|Add43~5\) # (GND)))
-- \io1|Add43~7\ = CARRY((!\io1|Add43~5\) # (!\io1|cursorHoriz\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(3),
	datad => VCC,
	cin => \io1|Add43~5\,
	combout => \io1|Add43~6_combout\,
	cout => \io1|Add43~7\);

-- Location: LCCOMB_X35_Y19_N30
\io1|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector16~0_combout\ = (\io1|cursorHoriz[5]~10_combout\ & (((\io1|cursorHoriz[5]~12_combout\) # (\io1|Add43~6_combout\)))) # (!\io1|cursorHoriz[5]~10_combout\ & (\io1|Add45~6_combout\ & (!\io1|cursorHoriz[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~10_combout\,
	datab => \io1|Add45~6_combout\,
	datac => \io1|cursorHoriz[5]~12_combout\,
	datad => \io1|Add43~6_combout\,
	combout => \io1|Selector16~0_combout\);

-- Location: LCCOMB_X36_Y16_N24
\io1|Add48~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add48~6_combout\ = (\io1|param2\(3) & (\io1|Add48~5\ & VCC)) # (!\io1|param2\(3) & (!\io1|Add48~5\))
-- \io1|Add48~7\ = CARRY((!\io1|param2\(3) & !\io1|Add48~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|param2\(3),
	datad => VCC,
	cin => \io1|Add48~5\,
	combout => \io1|Add48~6_combout\,
	cout => \io1|Add48~7\);

-- Location: LCCOMB_X37_Y16_N10
\io1|Add46~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add46~6_combout\ = (\io1|cursorHoriz\(3) & ((\io1|param1\(3) & (!\io1|Add46~5\)) # (!\io1|param1\(3) & (\io1|Add46~5\ & VCC)))) # (!\io1|cursorHoriz\(3) & ((\io1|param1\(3) & ((\io1|Add46~5\) # (GND))) # (!\io1|param1\(3) & (!\io1|Add46~5\))))
-- \io1|Add46~7\ = CARRY((\io1|cursorHoriz\(3) & (\io1|param1\(3) & !\io1|Add46~5\)) # (!\io1|cursorHoriz\(3) & ((\io1|param1\(3)) # (!\io1|Add46~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(3),
	datab => \io1|param1\(3),
	datad => VCC,
	cin => \io1|Add46~5\,
	combout => \io1|Add46~6_combout\,
	cout => \io1|Add46~7\);

-- Location: LCCOMB_X36_Y17_N8
\io1|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector16~1_combout\ = ((\io1|Add44~6_combout\ & \io1|cursorHoriz[5]~17_combout\)) # (!\io1|Selector13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add44~6_combout\,
	datab => \io1|Selector13~1_combout\,
	datad => \io1|cursorHoriz[5]~17_combout\,
	combout => \io1|Selector16~1_combout\);

-- Location: FF_X36_Y17_N5
\io1|savedCursorHoriz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorHoriz\(3),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorHoriz\(3));

-- Location: LCCOMB_X36_Y17_N4
\io1|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector16~2_combout\ = (\io1|cursorHoriz[5]~18_combout\ & (((!\io1|cursorHoriz[5]~19_combout\)))) # (!\io1|cursorHoriz[5]~18_combout\ & ((\io1|cursorHoriz[5]~19_combout\ & ((\io1|savedCursorHoriz\(3)))) # (!\io1|cursorHoriz[5]~19_combout\ & 
-- (\io1|Selector16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~18_combout\,
	datab => \io1|Selector16~1_combout\,
	datac => \io1|savedCursorHoriz\(3),
	datad => \io1|cursorHoriz[5]~19_combout\,
	combout => \io1|Selector16~2_combout\);

-- Location: LCCOMB_X36_Y17_N30
\io1|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector16~3_combout\ = (\io1|Selector16~2_combout\ & ((\io1|Add48~6_combout\) # ((!\io1|cursorHoriz[5]~16_combout\)))) # (!\io1|Selector16~2_combout\ & (((\io1|Add46~6_combout\ & \io1|cursorHoriz[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add48~6_combout\,
	datab => \io1|Add46~6_combout\,
	datac => \io1|Selector16~2_combout\,
	datad => \io1|cursorHoriz[5]~16_combout\,
	combout => \io1|Selector16~3_combout\);

-- Location: LCCOMB_X35_Y16_N12
\io1|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector28~0_combout\ = (\io1|cursorHoriz\(3) & (!\io1|dispState.dispNextLoc~q\ & !\io1|cursorVertRestore[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(3),
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|cursorVertRestore[0]~7_combout\,
	combout => \io1|Selector28~0_combout\);

-- Location: FF_X35_Y16_N13
\io1|cursorHorizRestore[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector28~0_combout\,
	ena => \io1|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHorizRestore\(3));

-- Location: LCCOMB_X35_Y16_N26
\io1|Selector16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector16~4_combout\ = (\io1|cursorHoriz[5]~12_combout\ & ((\io1|Selector16~0_combout\ & (\io1|Selector16~3_combout\)) # (!\io1|Selector16~0_combout\ & ((\io1|cursorHorizRestore\(3)))))) # (!\io1|cursorHoriz[5]~12_combout\ & 
-- (\io1|Selector16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~12_combout\,
	datab => \io1|Selector16~0_combout\,
	datac => \io1|Selector16~3_combout\,
	datad => \io1|cursorHorizRestore\(3),
	combout => \io1|Selector16~4_combout\);

-- Location: LCCOMB_X29_Y16_N2
\io1|Selector16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector16~5_combout\ = (!\io1|cursorHoriz[5]~33_combout\ & ((\io1|Selector13~0_combout\) # ((!\io1|cursorHoriz[5]~21_combout\ & \io1|Selector16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~21_combout\,
	datab => \io1|Selector13~0_combout\,
	datac => \io1|cursorHoriz[5]~33_combout\,
	datad => \io1|Selector16~4_combout\,
	combout => \io1|Selector16~5_combout\);

-- Location: FF_X29_Y16_N3
\io1|cursorHoriz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector16~5_combout\,
	ena => \io1|cursorHoriz[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHoriz\(3));

-- Location: LCCOMB_X35_Y19_N8
\io1|Add43~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add43~8_combout\ = (\io1|cursorHoriz\(4) & (\io1|Add43~7\ $ (GND))) # (!\io1|cursorHoriz\(4) & (!\io1|Add43~7\ & VCC))
-- \io1|Add43~9\ = CARRY((\io1|cursorHoriz\(4) & !\io1|Add43~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(4),
	datad => VCC,
	cin => \io1|Add43~7\,
	combout => \io1|Add43~8_combout\,
	cout => \io1|Add43~9\);

-- Location: LCCOMB_X35_Y16_N16
\io1|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector27~0_combout\ = (\io1|cursorHoriz\(4) & (!\io1|dispState.dispNextLoc~q\ & !\io1|cursorVertRestore[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(4),
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|cursorVertRestore[0]~7_combout\,
	combout => \io1|Selector27~0_combout\);

-- Location: FF_X35_Y16_N17
\io1|cursorHorizRestore[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector27~0_combout\,
	ena => \io1|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHorizRestore\(4));

-- Location: LCCOMB_X35_Y19_N22
\io1|Add45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add45~8_combout\ = (\io1|cursorHoriz\(4) & ((GND) # (!\io1|Add45~7\))) # (!\io1|cursorHoriz\(4) & (\io1|Add45~7\ $ (GND)))
-- \io1|Add45~9\ = CARRY((\io1|cursorHoriz\(4)) # (!\io1|Add45~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(4),
	datad => VCC,
	cin => \io1|Add45~7\,
	combout => \io1|Add45~8_combout\,
	cout => \io1|Add45~9\);

-- Location: LCCOMB_X36_Y19_N16
\io1|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector15~0_combout\ = (\io1|cursorHoriz[5]~10_combout\ & (((\io1|cursorHoriz[5]~12_combout\)))) # (!\io1|cursorHoriz[5]~10_combout\ & ((\io1|cursorHoriz[5]~12_combout\ & (\io1|cursorHorizRestore\(4))) # (!\io1|cursorHoriz[5]~12_combout\ & 
-- ((\io1|Add45~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHorizRestore\(4),
	datab => \io1|cursorHoriz[5]~10_combout\,
	datac => \io1|cursorHoriz[5]~12_combout\,
	datad => \io1|Add45~8_combout\,
	combout => \io1|Selector15~0_combout\);

-- Location: LCCOMB_X36_Y16_N26
\io1|Add48~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add48~8_combout\ = (\io1|param2\(4) & ((GND) # (!\io1|Add48~7\))) # (!\io1|param2\(4) & (\io1|Add48~7\ $ (GND)))
-- \io1|Add48~9\ = CARRY((\io1|param2\(4)) # (!\io1|Add48~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(4),
	datad => VCC,
	cin => \io1|Add48~7\,
	combout => \io1|Add48~8_combout\,
	cout => \io1|Add48~9\);

-- Location: LCCOMB_X36_Y17_N28
\io1|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector15~1_combout\ = (\io1|Add44~8_combout\ & \io1|cursorHoriz[5]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add44~8_combout\,
	datad => \io1|cursorHoriz[5]~17_combout\,
	combout => \io1|Selector15~1_combout\);

-- Location: FF_X36_Y17_N3
\io1|savedCursorHoriz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorHoriz\(4),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorHoriz\(4));

-- Location: LCCOMB_X36_Y17_N2
\io1|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector15~2_combout\ = (\io1|cursorHoriz[5]~18_combout\ & (((\io1|cursorHoriz[5]~19_combout\)))) # (!\io1|cursorHoriz[5]~18_combout\ & ((\io1|cursorHoriz[5]~19_combout\ & ((\io1|savedCursorHoriz\(4)))) # (!\io1|cursorHoriz[5]~19_combout\ & 
-- (\io1|Selector15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~18_combout\,
	datab => \io1|Selector15~1_combout\,
	datac => \io1|savedCursorHoriz\(4),
	datad => \io1|cursorHoriz[5]~19_combout\,
	combout => \io1|Selector15~2_combout\);

-- Location: LCCOMB_X37_Y16_N12
\io1|Add46~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add46~8_combout\ = ((\io1|cursorHoriz\(4) $ (\io1|param1\(4) $ (\io1|Add46~7\)))) # (GND)
-- \io1|Add46~9\ = CARRY((\io1|cursorHoriz\(4) & ((!\io1|Add46~7\) # (!\io1|param1\(4)))) # (!\io1|cursorHoriz\(4) & (!\io1|param1\(4) & !\io1|Add46~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(4),
	datab => \io1|param1\(4),
	datad => VCC,
	cin => \io1|Add46~7\,
	combout => \io1|Add46~8_combout\,
	cout => \io1|Add46~9\);

-- Location: LCCOMB_X36_Y19_N18
\io1|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector15~3_combout\ = (\io1|Selector15~2_combout\ & (((\io1|Add46~8_combout\) # (!\io1|cursorHoriz[5]~16_combout\)))) # (!\io1|Selector15~2_combout\ & (\io1|Add48~8_combout\ & ((\io1|cursorHoriz[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add48~8_combout\,
	datab => \io1|Selector15~2_combout\,
	datac => \io1|Add46~8_combout\,
	datad => \io1|cursorHoriz[5]~16_combout\,
	combout => \io1|Selector15~3_combout\);

-- Location: LCCOMB_X36_Y19_N4
\io1|Selector15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector15~4_combout\ = (\io1|Selector15~0_combout\ & (((\io1|Selector15~3_combout\) # (!\io1|cursorHoriz[5]~10_combout\)))) # (!\io1|Selector15~0_combout\ & (\io1|Add43~8_combout\ & (\io1|cursorHoriz[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add43~8_combout\,
	datab => \io1|Selector15~0_combout\,
	datac => \io1|cursorHoriz[5]~10_combout\,
	datad => \io1|Selector15~3_combout\,
	combout => \io1|Selector15~4_combout\);

-- Location: LCCOMB_X29_Y16_N24
\io1|Selector14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector14~8_combout\ = (!\io1|cursorHoriz[5]~20_combout\ & (!\io1|cursorHoriz[5]~23_combout\ & ((!\io1|LessThan53~1_combout\) # (!\io1|cursorHoriz[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~20_combout\,
	datab => \io1|cursorHoriz[5]~23_combout\,
	datac => \io1|cursorHoriz[5]~4_combout\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|Selector14~8_combout\);

-- Location: LCCOMB_X29_Y16_N4
\io1|Selector15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector15~5_combout\ = (\io1|Selector15~4_combout\ & \io1|Selector14~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Selector15~4_combout\,
	datad => \io1|Selector14~8_combout\,
	combout => \io1|Selector15~5_combout\);

-- Location: FF_X29_Y16_N5
\io1|cursorHoriz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector15~5_combout\,
	ena => \io1|cursorHoriz[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHoriz\(4));

-- Location: LCCOMB_X35_Y19_N10
\io1|Add43~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add43~10_combout\ = (\io1|cursorHoriz\(5) & (!\io1|Add43~9\)) # (!\io1|cursorHoriz\(5) & ((\io1|Add43~9\) # (GND)))
-- \io1|Add43~11\ = CARRY((!\io1|Add43~9\) # (!\io1|cursorHoriz\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorHoriz\(5),
	datad => VCC,
	cin => \io1|Add43~9\,
	combout => \io1|Add43~10_combout\,
	cout => \io1|Add43~11\);

-- Location: LCCOMB_X35_Y19_N24
\io1|Add45~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add45~10_combout\ = (\io1|cursorHoriz\(5) & (\io1|Add45~9\ & VCC)) # (!\io1|cursorHoriz\(5) & (!\io1|Add45~9\))
-- \io1|Add45~11\ = CARRY((!\io1|cursorHoriz\(5) & !\io1|Add45~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorHoriz\(5),
	datad => VCC,
	cin => \io1|Add45~9\,
	combout => \io1|Add45~10_combout\,
	cout => \io1|Add45~11\);

-- Location: LCCOMB_X36_Y19_N26
\io1|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector14~2_combout\ = (\io1|cursorHoriz[5]~10_combout\ & ((\io1|Add43~10_combout\) # ((\io1|cursorHoriz[5]~12_combout\)))) # (!\io1|cursorHoriz[5]~10_combout\ & (((!\io1|cursorHoriz[5]~12_combout\ & \io1|Add45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add43~10_combout\,
	datab => \io1|cursorHoriz[5]~10_combout\,
	datac => \io1|cursorHoriz[5]~12_combout\,
	datad => \io1|Add45~10_combout\,
	combout => \io1|Selector14~2_combout\);

-- Location: LCCOMB_X36_Y16_N28
\io1|Add48~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add48~10_combout\ = (\io1|param2\(5) & (\io1|Add48~9\ & VCC)) # (!\io1|param2\(5) & (!\io1|Add48~9\))
-- \io1|Add48~11\ = CARRY((!\io1|param2\(5) & !\io1|Add48~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(5),
	datad => VCC,
	cin => \io1|Add48~9\,
	combout => \io1|Add48~10_combout\,
	cout => \io1|Add48~11\);

-- Location: LCCOMB_X37_Y16_N14
\io1|Add46~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add46~10_combout\ = (\io1|param1\(5) & ((\io1|cursorHoriz\(5) & (!\io1|Add46~9\)) # (!\io1|cursorHoriz\(5) & ((\io1|Add46~9\) # (GND))))) # (!\io1|param1\(5) & ((\io1|cursorHoriz\(5) & (\io1|Add46~9\ & VCC)) # (!\io1|cursorHoriz\(5) & 
-- (!\io1|Add46~9\))))
-- \io1|Add46~11\ = CARRY((\io1|param1\(5) & ((!\io1|Add46~9\) # (!\io1|cursorHoriz\(5)))) # (!\io1|param1\(5) & (!\io1|cursorHoriz\(5) & !\io1|Add46~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(5),
	datab => \io1|cursorHoriz\(5),
	datad => VCC,
	cin => \io1|Add46~9\,
	combout => \io1|Add46~10_combout\,
	cout => \io1|Add46~11\);

-- Location: LCCOMB_X37_Y17_N10
\io1|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector14~3_combout\ = (\io1|Add44~10_combout\ & \io1|cursorHoriz[5]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add44~10_combout\,
	datac => \io1|cursorHoriz[5]~17_combout\,
	combout => \io1|Selector14~3_combout\);

-- Location: FF_X36_Y17_N1
\io1|savedCursorHoriz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorHoriz\(5),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorHoriz\(5));

-- Location: LCCOMB_X37_Y17_N28
\io1|Selector14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector14~4_combout\ = (\io1|cursorHoriz[5]~18_combout\ & (((\io1|cursorHoriz[5]~19_combout\)))) # (!\io1|cursorHoriz[5]~18_combout\ & ((\io1|cursorHoriz[5]~19_combout\ & ((\io1|savedCursorHoriz\(5)))) # (!\io1|cursorHoriz[5]~19_combout\ & 
-- (\io1|Selector14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector14~3_combout\,
	datab => \io1|cursorHoriz[5]~18_combout\,
	datac => \io1|savedCursorHoriz\(5),
	datad => \io1|cursorHoriz[5]~19_combout\,
	combout => \io1|Selector14~4_combout\);

-- Location: LCCOMB_X37_Y16_N2
\io1|Selector14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector14~5_combout\ = (\io1|cursorHoriz[5]~16_combout\ & ((\io1|Selector14~4_combout\ & ((\io1|Add46~10_combout\))) # (!\io1|Selector14~4_combout\ & (\io1|Add48~10_combout\)))) # (!\io1|cursorHoriz[5]~16_combout\ & (((\io1|Selector14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~16_combout\,
	datab => \io1|Add48~10_combout\,
	datac => \io1|Add46~10_combout\,
	datad => \io1|Selector14~4_combout\,
	combout => \io1|Selector14~5_combout\);

-- Location: LCCOMB_X36_Y16_N16
\io1|Selector14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector14~6_combout\ = (\io1|Selector14~2_combout\ & (((\io1|Selector14~5_combout\) # (!\io1|cursorHoriz[5]~12_combout\)))) # (!\io1|Selector14~2_combout\ & (\io1|cursorHorizRestore\(5) & (\io1|cursorHoriz[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHorizRestore\(5),
	datab => \io1|Selector14~2_combout\,
	datac => \io1|cursorHoriz[5]~12_combout\,
	datad => \io1|Selector14~5_combout\,
	combout => \io1|Selector14~6_combout\);

-- Location: LCCOMB_X29_Y16_N22
\io1|Selector14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector14~7_combout\ = (\io1|Selector14~6_combout\ & \io1|Selector14~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Selector14~6_combout\,
	datad => \io1|Selector14~8_combout\,
	combout => \io1|Selector14~7_combout\);

-- Location: FF_X29_Y16_N23
\io1|cursorHoriz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector14~7_combout\,
	ena => \io1|cursorHoriz[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHoriz\(5));

-- Location: LCCOMB_X36_Y17_N26
\io1|Add44~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add44~14_combout\ = \io1|Add44~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add44~13\,
	combout => \io1|Add44~14_combout\);

-- Location: LCCOMB_X37_Y17_N26
\io1|cursorHoriz[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~17_combout\ = (!\io1|display_store~31_combout\ & (!\io1|escState~10_combout\ & (!\io1|Add44~14_combout\ & \io1|LessThan45~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~31_combout\,
	datab => \io1|escState~10_combout\,
	datac => \io1|Add44~14_combout\,
	datad => \io1|LessThan45~1_combout\,
	combout => \io1|cursorHoriz[5]~17_combout\);

-- Location: LCCOMB_X37_Y17_N14
\io1|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector18~1_combout\ = ((\io1|Add44~2_combout\ & \io1|cursorHoriz[5]~17_combout\)) # (!\io1|Selector13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add44~2_combout\,
	datac => \io1|cursorHoriz[5]~17_combout\,
	datad => \io1|Selector13~1_combout\,
	combout => \io1|Selector18~1_combout\);

-- Location: LCCOMB_X37_Y17_N20
\io1|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector18~2_combout\ = (\io1|cursorHoriz[5]~18_combout\ & (((!\io1|cursorHoriz[5]~19_combout\)))) # (!\io1|cursorHoriz[5]~18_combout\ & ((\io1|cursorHoriz[5]~19_combout\ & (\io1|savedCursorHoriz\(1))) # (!\io1|cursorHoriz[5]~19_combout\ & 
-- ((\io1|Selector18~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|savedCursorHoriz\(1),
	datab => \io1|cursorHoriz[5]~18_combout\,
	datac => \io1|Selector18~1_combout\,
	datad => \io1|cursorHoriz[5]~19_combout\,
	combout => \io1|Selector18~2_combout\);

-- Location: LCCOMB_X36_Y16_N14
\io1|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector18~3_combout\ = (\io1|cursorHoriz[5]~16_combout\ & ((\io1|Selector18~2_combout\ & ((\io1|Add48~2_combout\))) # (!\io1|Selector18~2_combout\ & (\io1|Add46~2_combout\)))) # (!\io1|cursorHoriz[5]~16_combout\ & (((\io1|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add46~2_combout\,
	datab => \io1|Add48~2_combout\,
	datac => \io1|cursorHoriz[5]~16_combout\,
	datad => \io1|Selector18~2_combout\,
	combout => \io1|Selector18~3_combout\);

-- Location: LCCOMB_X35_Y19_N28
\io1|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector18~0_combout\ = (\io1|cursorHoriz[5]~10_combout\ & (((\io1|cursorHoriz[5]~12_combout\) # (\io1|Add43~2_combout\)))) # (!\io1|cursorHoriz[5]~10_combout\ & (\io1|Add45~2_combout\ & (!\io1|cursorHoriz[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~10_combout\,
	datab => \io1|Add45~2_combout\,
	datac => \io1|cursorHoriz[5]~12_combout\,
	datad => \io1|Add43~2_combout\,
	combout => \io1|Selector18~0_combout\);

-- Location: LCCOMB_X35_Y16_N24
\io1|Selector18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector18~4_combout\ = (\io1|cursorHoriz[5]~12_combout\ & ((\io1|Selector18~0_combout\ & ((\io1|Selector18~3_combout\))) # (!\io1|Selector18~0_combout\ & (\io1|cursorHorizRestore\(1))))) # (!\io1|cursorHoriz[5]~12_combout\ & 
-- (((\io1|Selector18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~12_combout\,
	datab => \io1|cursorHorizRestore\(1),
	datac => \io1|Selector18~3_combout\,
	datad => \io1|Selector18~0_combout\,
	combout => \io1|Selector18~4_combout\);

-- Location: LCCOMB_X29_Y16_N10
\io1|Selector18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector18~5_combout\ = (!\io1|cursorHoriz[5]~33_combout\ & ((\io1|Selector13~0_combout\) # ((!\io1|cursorHoriz[5]~21_combout\ & \io1|Selector18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~21_combout\,
	datab => \io1|Selector13~0_combout\,
	datac => \io1|cursorHoriz[5]~33_combout\,
	datad => \io1|Selector18~4_combout\,
	combout => \io1|Selector18~5_combout\);

-- Location: FF_X29_Y16_N11
\io1|cursorHoriz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector18~5_combout\,
	ena => \io1|cursorHoriz[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHoriz\(1));

-- Location: LCCOMB_X30_Y18_N4
\io1|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add3~0_combout\ = (\io1|startAddr\(4) & (\io1|cursorHoriz\(4) $ (VCC))) # (!\io1|startAddr\(4) & (\io1|cursorHoriz\(4) & VCC))
-- \io1|Add3~1\ = CARRY((\io1|startAddr\(4) & \io1|cursorHoriz\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(4),
	datab => \io1|cursorHoriz\(4),
	datad => VCC,
	combout => \io1|Add3~0_combout\,
	cout => \io1|Add3~1\);

-- Location: LCCOMB_X31_Y18_N0
\io1|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add5~0_combout\ = (\io1|cursorVert\(0) & (\io1|Add3~0_combout\ $ (VCC))) # (!\io1|cursorVert\(0) & (\io1|Add3~0_combout\ & VCC))
-- \io1|Add5~1\ = CARRY((\io1|cursorVert\(0) & \io1|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datab => \io1|Add3~0_combout\,
	datad => VCC,
	combout => \io1|Add5~0_combout\,
	cout => \io1|Add5~1\);

-- Location: LCCOMB_X31_Y18_N20
\io1|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add4~0_combout\ = (\io1|cursorVert\(0) & (\io1|cursorVert\(2) $ (VCC))) # (!\io1|cursorVert\(0) & (\io1|cursorVert\(2) & VCC))
-- \io1|Add4~1\ = CARRY((\io1|cursorVert\(0) & \io1|cursorVert\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datab => \io1|cursorVert\(2),
	datad => VCC,
	combout => \io1|Add4~0_combout\,
	cout => \io1|Add4~1\);

-- Location: LCCOMB_X31_Y18_N22
\io1|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add4~2_combout\ = (\io1|cursorVert\(1) & ((\io1|cursorVert\(3) & (\io1|Add4~1\ & VCC)) # (!\io1|cursorVert\(3) & (!\io1|Add4~1\)))) # (!\io1|cursorVert\(1) & ((\io1|cursorVert\(3) & (!\io1|Add4~1\)) # (!\io1|cursorVert\(3) & ((\io1|Add4~1\) # 
-- (GND)))))
-- \io1|Add4~3\ = CARRY((\io1|cursorVert\(1) & (!\io1|cursorVert\(3) & !\io1|Add4~1\)) # (!\io1|cursorVert\(1) & ((!\io1|Add4~1\) # (!\io1|cursorVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|cursorVert\(3),
	datad => VCC,
	cin => \io1|Add4~1\,
	combout => \io1|Add4~2_combout\,
	cout => \io1|Add4~3\);

-- Location: LCCOMB_X31_Y18_N24
\io1|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add4~4_combout\ = ((\io1|cursorVert\(4) $ (\io1|cursorVert\(2) $ (!\io1|Add4~3\)))) # (GND)
-- \io1|Add4~5\ = CARRY((\io1|cursorVert\(4) & ((\io1|cursorVert\(2)) # (!\io1|Add4~3\))) # (!\io1|cursorVert\(4) & (\io1|cursorVert\(2) & !\io1|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(4),
	datab => \io1|cursorVert\(2),
	datad => VCC,
	cin => \io1|Add4~3\,
	combout => \io1|Add4~4_combout\,
	cout => \io1|Add4~5\);

-- Location: LCCOMB_X31_Y18_N26
\io1|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add4~6_combout\ = (\io1|cursorVert\(3) & (!\io1|Add4~5\)) # (!\io1|cursorVert\(3) & ((\io1|Add4~5\) # (GND)))
-- \io1|Add4~7\ = CARRY((!\io1|Add4~5\) # (!\io1|cursorVert\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert\(3),
	datad => VCC,
	cin => \io1|Add4~5\,
	combout => \io1|Add4~6_combout\,
	cout => \io1|Add4~7\);

-- Location: LCCOMB_X31_Y18_N28
\io1|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add4~8_combout\ = (\io1|cursorVert\(4) & (\io1|Add4~7\ $ (GND))) # (!\io1|cursorVert\(4) & (!\io1|Add4~7\ & VCC))
-- \io1|Add4~9\ = CARRY((\io1|cursorVert\(4) & !\io1|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert\(4),
	datad => VCC,
	cin => \io1|Add4~7\,
	combout => \io1|Add4~8_combout\,
	cout => \io1|Add4~9\);

-- Location: LCCOMB_X31_Y18_N30
\io1|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add4~10_combout\ = \io1|Add4~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add4~9\,
	combout => \io1|Add4~10_combout\);

-- Location: LCCOMB_X30_Y18_N6
\io1|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add3~2_combout\ = (\io1|startAddr\(5) & ((\io1|cursorHoriz\(5) & (\io1|Add3~1\ & VCC)) # (!\io1|cursorHoriz\(5) & (!\io1|Add3~1\)))) # (!\io1|startAddr\(5) & ((\io1|cursorHoriz\(5) & (!\io1|Add3~1\)) # (!\io1|cursorHoriz\(5) & ((\io1|Add3~1\) # 
-- (GND)))))
-- \io1|Add3~3\ = CARRY((\io1|startAddr\(5) & (!\io1|cursorHoriz\(5) & !\io1|Add3~1\)) # (!\io1|startAddr\(5) & ((!\io1|Add3~1\) # (!\io1|cursorHoriz\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(5),
	datab => \io1|cursorHoriz\(5),
	datad => VCC,
	cin => \io1|Add3~1\,
	combout => \io1|Add3~2_combout\,
	cout => \io1|Add3~3\);

-- Location: LCCOMB_X30_Y18_N8
\io1|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add3~4_combout\ = ((\io1|cursorHoriz\(6) $ (\io1|startAddr\(6) $ (!\io1|Add3~3\)))) # (GND)
-- \io1|Add3~5\ = CARRY((\io1|cursorHoriz\(6) & ((\io1|startAddr\(6)) # (!\io1|Add3~3\))) # (!\io1|cursorHoriz\(6) & (\io1|startAddr\(6) & !\io1|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(6),
	datab => \io1|startAddr\(6),
	datad => VCC,
	cin => \io1|Add3~3\,
	combout => \io1|Add3~4_combout\,
	cout => \io1|Add3~5\);

-- Location: LCCOMB_X30_Y18_N10
\io1|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add3~6_combout\ = (\io1|startAddr\(7) & (!\io1|Add3~5\)) # (!\io1|startAddr\(7) & ((\io1|Add3~5\) # (GND)))
-- \io1|Add3~7\ = CARRY((!\io1|Add3~5\) # (!\io1|startAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|startAddr\(7),
	datad => VCC,
	cin => \io1|Add3~5\,
	combout => \io1|Add3~6_combout\,
	cout => \io1|Add3~7\);

-- Location: LCCOMB_X30_Y18_N12
\io1|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add3~8_combout\ = (\io1|startAddr\(8) & (\io1|Add3~7\ $ (GND))) # (!\io1|startAddr\(8) & (!\io1|Add3~7\ & VCC))
-- \io1|Add3~9\ = CARRY((\io1|startAddr\(8) & !\io1|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(8),
	datad => VCC,
	cin => \io1|Add3~7\,
	combout => \io1|Add3~8_combout\,
	cout => \io1|Add3~9\);

-- Location: LCCOMB_X30_Y18_N14
\io1|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add3~10_combout\ = (\io1|startAddr\(9) & (!\io1|Add3~9\)) # (!\io1|startAddr\(9) & ((\io1|Add3~9\) # (GND)))
-- \io1|Add3~11\ = CARRY((!\io1|Add3~9\) # (!\io1|startAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(9),
	datad => VCC,
	cin => \io1|Add3~9\,
	combout => \io1|Add3~10_combout\,
	cout => \io1|Add3~11\);

-- Location: LCCOMB_X30_Y18_N16
\io1|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add3~12_combout\ = (\io1|startAddr\(10) & (\io1|Add3~11\ $ (GND))) # (!\io1|startAddr\(10) & (!\io1|Add3~11\ & VCC))
-- \io1|Add3~13\ = CARRY((\io1|startAddr\(10) & !\io1|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(10),
	datad => VCC,
	cin => \io1|Add3~11\,
	combout => \io1|Add3~12_combout\,
	cout => \io1|Add3~13\);

-- Location: LCCOMB_X30_Y18_N18
\io1|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add3~14_combout\ = \io1|Add3~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add3~13\,
	combout => \io1|Add3~14_combout\);

-- Location: LCCOMB_X31_Y18_N2
\io1|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add5~2_combout\ = (\io1|cursorVert\(1) & ((\io1|Add3~2_combout\ & (\io1|Add5~1\ & VCC)) # (!\io1|Add3~2_combout\ & (!\io1|Add5~1\)))) # (!\io1|cursorVert\(1) & ((\io1|Add3~2_combout\ & (!\io1|Add5~1\)) # (!\io1|Add3~2_combout\ & ((\io1|Add5~1\) # 
-- (GND)))))
-- \io1|Add5~3\ = CARRY((\io1|cursorVert\(1) & (!\io1|Add3~2_combout\ & !\io1|Add5~1\)) # (!\io1|cursorVert\(1) & ((!\io1|Add5~1\) # (!\io1|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|Add3~2_combout\,
	datad => VCC,
	cin => \io1|Add5~1\,
	combout => \io1|Add5~2_combout\,
	cout => \io1|Add5~3\);

-- Location: LCCOMB_X31_Y18_N4
\io1|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add5~4_combout\ = ((\io1|Add3~4_combout\ $ (\io1|Add4~0_combout\ $ (!\io1|Add5~3\)))) # (GND)
-- \io1|Add5~5\ = CARRY((\io1|Add3~4_combout\ & ((\io1|Add4~0_combout\) # (!\io1|Add5~3\))) # (!\io1|Add3~4_combout\ & (\io1|Add4~0_combout\ & !\io1|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add3~4_combout\,
	datab => \io1|Add4~0_combout\,
	datad => VCC,
	cin => \io1|Add5~3\,
	combout => \io1|Add5~4_combout\,
	cout => \io1|Add5~5\);

-- Location: LCCOMB_X31_Y18_N6
\io1|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add5~6_combout\ = (\io1|Add4~2_combout\ & ((\io1|Add3~6_combout\ & (\io1|Add5~5\ & VCC)) # (!\io1|Add3~6_combout\ & (!\io1|Add5~5\)))) # (!\io1|Add4~2_combout\ & ((\io1|Add3~6_combout\ & (!\io1|Add5~5\)) # (!\io1|Add3~6_combout\ & ((\io1|Add5~5\) # 
-- (GND)))))
-- \io1|Add5~7\ = CARRY((\io1|Add4~2_combout\ & (!\io1|Add3~6_combout\ & !\io1|Add5~5\)) # (!\io1|Add4~2_combout\ & ((!\io1|Add5~5\) # (!\io1|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add4~2_combout\,
	datab => \io1|Add3~6_combout\,
	datad => VCC,
	cin => \io1|Add5~5\,
	combout => \io1|Add5~6_combout\,
	cout => \io1|Add5~7\);

-- Location: LCCOMB_X31_Y18_N8
\io1|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add5~8_combout\ = ((\io1|Add3~8_combout\ $ (\io1|Add4~4_combout\ $ (!\io1|Add5~7\)))) # (GND)
-- \io1|Add5~9\ = CARRY((\io1|Add3~8_combout\ & ((\io1|Add4~4_combout\) # (!\io1|Add5~7\))) # (!\io1|Add3~8_combout\ & (\io1|Add4~4_combout\ & !\io1|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add3~8_combout\,
	datab => \io1|Add4~4_combout\,
	datad => VCC,
	cin => \io1|Add5~7\,
	combout => \io1|Add5~8_combout\,
	cout => \io1|Add5~9\);

-- Location: LCCOMB_X31_Y18_N10
\io1|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add5~10_combout\ = (\io1|Add4~6_combout\ & ((\io1|Add3~10_combout\ & (\io1|Add5~9\ & VCC)) # (!\io1|Add3~10_combout\ & (!\io1|Add5~9\)))) # (!\io1|Add4~6_combout\ & ((\io1|Add3~10_combout\ & (!\io1|Add5~9\)) # (!\io1|Add3~10_combout\ & 
-- ((\io1|Add5~9\) # (GND)))))
-- \io1|Add5~11\ = CARRY((\io1|Add4~6_combout\ & (!\io1|Add3~10_combout\ & !\io1|Add5~9\)) # (!\io1|Add4~6_combout\ & ((!\io1|Add5~9\) # (!\io1|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add4~6_combout\,
	datab => \io1|Add3~10_combout\,
	datad => VCC,
	cin => \io1|Add5~9\,
	combout => \io1|Add5~10_combout\,
	cout => \io1|Add5~11\);

-- Location: LCCOMB_X31_Y18_N12
\io1|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add5~12_combout\ = ((\io1|Add3~12_combout\ $ (\io1|Add4~8_combout\ $ (!\io1|Add5~11\)))) # (GND)
-- \io1|Add5~13\ = CARRY((\io1|Add3~12_combout\ & ((\io1|Add4~8_combout\) # (!\io1|Add5~11\))) # (!\io1|Add3~12_combout\ & (\io1|Add4~8_combout\ & !\io1|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add3~12_combout\,
	datab => \io1|Add4~8_combout\,
	datad => VCC,
	cin => \io1|Add5~11\,
	combout => \io1|Add5~12_combout\,
	cout => \io1|Add5~13\);

-- Location: LCCOMB_X31_Y18_N14
\io1|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add5~14_combout\ = (\io1|Add4~10_combout\ & ((\io1|Add3~14_combout\ & (\io1|Add5~13\ & VCC)) # (!\io1|Add3~14_combout\ & (!\io1|Add5~13\)))) # (!\io1|Add4~10_combout\ & ((\io1|Add3~14_combout\ & (!\io1|Add5~13\)) # (!\io1|Add3~14_combout\ & 
-- ((\io1|Add5~13\) # (GND)))))
-- \io1|Add5~15\ = CARRY((\io1|Add4~10_combout\ & (!\io1|Add3~14_combout\ & !\io1|Add5~13\)) # (!\io1|Add4~10_combout\ & ((!\io1|Add5~13\) # (!\io1|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add4~10_combout\,
	datab => \io1|Add3~14_combout\,
	datad => VCC,
	cin => \io1|Add5~13\,
	combout => \io1|Add5~14_combout\,
	cout => \io1|Add5~15\);

-- Location: LCCOMB_X31_Y18_N16
\io1|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add5~16_combout\ = !\io1|Add5~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add5~15\,
	combout => \io1|Add5~16_combout\);

-- Location: LCCOMB_X35_Y21_N0
\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\ = \io1|Add5~4_combout\ $ (VCC)
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ = CARRY(\io1|Add5~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~4_combout\,
	datad => VCC,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\);

-- Location: LCCOMB_X35_Y21_N2
\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\ = (\io1|Add5~6_combout\ & (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\ & VCC)) # (!\io1|Add5~6_combout\ & 
-- (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ = CARRY((!\io1|Add5~6_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~6_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~1\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\);

-- Location: LCCOMB_X35_Y21_N4
\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ = (\io1|Add5~8_combout\ & (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ $ (GND))) # (!\io1|Add5~8_combout\ & 
-- (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\ & VCC))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\ = CARRY((\io1|Add5~8_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add5~8_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~3\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\);

-- Location: LCCOMB_X35_Y21_N6
\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\ = (\io1|Add5~10_combout\ & (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\)) # (!\io1|Add5~10_combout\ & 
-- ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (GND)))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\) # (!\io1|Add5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~10_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~5\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\);

-- Location: LCCOMB_X35_Y21_N8
\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ = (\io1|Add5~12_combout\ & (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ $ (GND))) # (!\io1|Add5~12_combout\ & 
-- (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\ & VCC))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\ = CARRY((\io1|Add5~12_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add5~12_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~7\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\);

-- Location: LCCOMB_X35_Y21_N10
\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ = (\io1|Add5~14_combout\ & (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\)) # (!\io1|Add5~14_combout\ & 
-- ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\) # (GND)))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\) # (!\io1|Add5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add5~14_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~9\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\);

-- Location: LCCOMB_X35_Y21_N12
\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ = (\io1|Add5~16_combout\ & (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ $ (GND))) # (!\io1|Add5~16_combout\ & 
-- (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\ & VCC))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\ = CARRY((\io1|Add5~16_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~16_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~11\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\);

-- Location: LCCOMB_X35_Y21_N14
\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ = !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~13\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\);

-- Location: LCCOMB_X36_Y21_N30
\io1|Mod1|auto_generated|divider|divider|StageOut[140]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\);

-- Location: LCCOMB_X36_Y21_N28
\io1|Mod1|auto_generated|divider|divider|StageOut[140]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\ = (\io1|Add5~16_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Add5~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\);

-- Location: LCCOMB_X36_Y21_N6
\io1|Mod1|auto_generated|divider|divider|StageOut[139]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\);

-- Location: LCCOMB_X36_Y21_N0
\io1|Mod1|auto_generated|divider|divider|StageOut[139]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\ = (\io1|Add5~14_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~14_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\);

-- Location: LCCOMB_X35_Y21_N16
\io1|Mod1|auto_generated|divider|divider|StageOut[138]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\ = (\io1|Add5~12_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add5~12_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\);

-- Location: LCCOMB_X35_Y21_N22
\io1|Mod1|auto_generated|divider|divider|StageOut[138]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\);

-- Location: LCCOMB_X35_Y21_N26
\io1|Mod1|auto_generated|divider|divider|StageOut[137]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\ = (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\);

-- Location: LCCOMB_X35_Y21_N24
\io1|Mod1|auto_generated|divider|divider|StageOut[137]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Add5~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Add5~10_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\);

-- Location: LCCOMB_X32_Y21_N24
\io1|Mod1|auto_generated|divider|divider|StageOut[136]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ = (\io1|Add5~8_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~8_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\);

-- Location: LCCOMB_X35_Y21_N20
\io1|Mod1|auto_generated|divider|divider|StageOut[136]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\);

-- Location: LCCOMB_X37_Y21_N4
\io1|Mod1|auto_generated|divider|divider|StageOut[135]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Add5~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Add5~6_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\);

-- Location: LCCOMB_X35_Y21_N18
\io1|Mod1|auto_generated|divider|divider|StageOut[135]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\ = (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\);

-- Location: LCCOMB_X37_Y21_N2
\io1|Mod1|auto_generated|divider|divider|StageOut[134]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\ = (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\);

-- Location: LCCOMB_X32_Y21_N6
\io1|Mod1|auto_generated|divider|divider|StageOut[134]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\ = (\io1|Add5~4_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Add5~4_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\);

-- Location: LCCOMB_X32_Y21_N22
\io1|Mod1|auto_generated|divider|divider|StageOut[133]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\ = (\io1|Add5~2_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Add5~2_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\);

-- Location: LCCOMB_X32_Y21_N0
\io1|Mod1|auto_generated|divider|divider|StageOut[133]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\ = (\io1|Add5~2_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Add5~2_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\);

-- Location: LCCOMB_X36_Y21_N8
\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ = (((\io1|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\) # (\io1|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\)))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ = CARRY((\io1|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\) # (\io1|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[133]~71_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[133]~70_combout\,
	datad => VCC,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\);

-- Location: LCCOMB_X36_Y21_N10
\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\ & (!\io1|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\ & 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\)))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\ & (!\io1|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\ & 
-- !\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[134]~69_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[134]~68_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~1\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\);

-- Location: LCCOMB_X36_Y21_N12
\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((((\io1|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[135]~66_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[135]~67_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~3\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\);

-- Location: LCCOMB_X36_Y21_N14
\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\ = (\io1|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ & (((!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)))) # 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\ & (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\)) # 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\) # (GND)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ = CARRY(((!\io1|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\ & !\io1|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\)) # 
-- (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[136]~64_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[136]~65_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~5\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\);

-- Location: LCCOMB_X36_Y21_N16
\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((((\io1|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[137]~63_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[137]~62_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~7\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\);

-- Location: LCCOMB_X36_Y21_N18
\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\ = (\io1|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\ & (((!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)))) # 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\ & (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\)) # 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\) # (GND)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ = CARRY(((!\io1|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\ & !\io1|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\)) # 
-- (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[138]~60_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[138]~61_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~9\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\);

-- Location: LCCOMB_X36_Y21_N20
\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((((\io1|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[139]~59_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[139]~58_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~11\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\);

-- Location: LCCOMB_X36_Y21_N22
\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\ & (!\io1|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\ & 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\)))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\ & (!\io1|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\ & 
-- !\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[140]~57_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[140]~56_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~13\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\);

-- Location: LCCOMB_X36_Y21_N24
\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ = \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~15\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\);

-- Location: LCCOMB_X32_Y21_N16
\io1|Mod1|auto_generated|divider|divider|StageOut[146]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[146]~72_combout\ = (\io1|Add5~0_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add5~0_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[146]~72_combout\);

-- Location: LCCOMB_X37_Y21_N20
\io1|Mod1|auto_generated|divider|divider|StageOut[146]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[146]~73_combout\ = (\io1|Add5~0_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Add5~0_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[146]~73_combout\);

-- Location: LCCOMB_X36_Y21_N2
\io1|Mod1|auto_generated|divider|divider|StageOut[154]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~14_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\);

-- Location: LCCOMB_X36_Y21_N26
\io1|Mod1|auto_generated|divider|divider|StageOut[154]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[154]~90_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\io1|Add5~16_combout\)) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \io1|Add5~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[154]~90_combout\);

-- Location: LCCOMB_X32_Y21_N10
\io1|Mod1|auto_generated|divider|divider|StageOut[153]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[153]~91_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\io1|Add5~14_combout\)) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~14_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~10_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[153]~91_combout\);

-- Location: LCCOMB_X36_Y21_N4
\io1|Mod1|auto_generated|divider|divider|StageOut[153]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~12_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\);

-- Location: LCCOMB_X35_Y21_N28
\io1|Mod1|auto_generated|divider|divider|StageOut[152]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[152]~92_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\io1|Add5~12_combout\))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~8_combout\,
	datac => \io1|Add5~12_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[152]~92_combout\);

-- Location: LCCOMB_X37_Y21_N10
\io1|Mod1|auto_generated|divider|divider|StageOut[152]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\ = (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~10_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\);

-- Location: LCCOMB_X32_Y21_N2
\io1|Mod1|auto_generated|divider|divider|StageOut[151]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\ = (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~8_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\);

-- Location: LCCOMB_X35_Y21_N30
\io1|Mod1|auto_generated|divider|divider|StageOut[151]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[151]~93_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\io1|Add5~10_combout\)) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~10_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~6_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[151]~93_combout\);

-- Location: LCCOMB_X32_Y21_N8
\io1|Mod1|auto_generated|divider|divider|StageOut[150]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[150]~94_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\io1|Add5~8_combout\)) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~8_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~4_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[150]~94_combout\);

-- Location: LCCOMB_X37_Y21_N24
\io1|Mod1|auto_generated|divider|divider|StageOut[150]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\ = (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~6_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\);

-- Location: LCCOMB_X32_Y21_N26
\io1|Mod1|auto_generated|divider|divider|StageOut[149]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[149]~95_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- (\io1|Add5~6_combout\)) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~6_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~2_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[149]~95_combout\);

-- Location: LCCOMB_X37_Y21_N18
\io1|Mod1|auto_generated|divider|divider|StageOut[149]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\ = (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~4_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\);

-- Location: LCCOMB_X32_Y21_N12
\io1|Mod1|auto_generated|divider|divider|StageOut[148]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[148]~96_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & 
-- ((\io1|Add5~4_combout\))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & (\io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~0_combout\,
	datab => \io1|Add5~4_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[148]~96_combout\);

-- Location: LCCOMB_X32_Y21_N4
\io1|Mod1|auto_generated|divider|divider|StageOut[148]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\ = (!\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~2_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\);

-- Location: LCCOMB_X32_Y21_N14
\io1|Mod1|auto_generated|divider|divider|StageOut[147]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\ = (\io1|Add5~2_combout\ & \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add5~2_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\);

-- Location: LCCOMB_X37_Y21_N12
\io1|Mod1|auto_generated|divider|divider|StageOut[147]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\ & !\io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~0_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\);

-- Location: LCCOMB_X33_Y21_N12
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\ = (((\io1|Mod1|auto_generated|divider|divider|StageOut[146]~72_combout\) # (\io1|Mod1|auto_generated|divider|divider|StageOut[146]~73_combout\)))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ = CARRY((\io1|Mod1|auto_generated|divider|divider|StageOut[146]~72_combout\) # (\io1|Mod1|auto_generated|divider|divider|StageOut[146]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[146]~72_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[146]~73_combout\,
	datad => VCC,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~1\);

-- Location: LCCOMB_X33_Y21_N14
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~1\ & (!\io1|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\ & 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\)))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\ & (!\io1|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\ & 
-- !\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~1\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~3\);

-- Location: LCCOMB_X33_Y21_N16
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[148]~96_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ & ((((\io1|Mod1|auto_generated|divider|divider|StageOut[148]~96_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~5\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~3\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[148]~96_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[148]~96_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~3\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~5\);

-- Location: LCCOMB_X33_Y21_N18
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\ = (\io1|Mod1|auto_generated|divider|divider|StageOut[149]~95_combout\ & (((!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~5\)))) # 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[149]~95_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\ & (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~5\)) # 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~5\) # (GND)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ = CARRY(((!\io1|Mod1|auto_generated|divider|divider|StageOut[149]~95_combout\ & !\io1|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\)) # 
-- (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[149]~95_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~5\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~7\);

-- Location: LCCOMB_X33_Y21_N20
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[150]~94_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ & ((((\io1|Mod1|auto_generated|divider|divider|StageOut[150]~94_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~9\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~7\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[150]~94_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[150]~94_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~7\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~9\);

-- Location: LCCOMB_X33_Y21_N22
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\ = (\io1|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\ & (((!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~9\)))) # 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[151]~93_combout\ & (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~9\)) # 
-- (!\io1|Mod1|auto_generated|divider|divider|StageOut[151]~93_combout\ & ((\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~9\) # (GND)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ = CARRY(((!\io1|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\ & !\io1|Mod1|auto_generated|divider|divider|StageOut[151]~93_combout\)) # 
-- (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[151]~93_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~9\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11\);

-- Location: LCCOMB_X33_Y21_N24
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[152]~92_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ & ((((\io1|Mod1|auto_generated|divider|divider|StageOut[152]~92_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\)))))
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~13\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[152]~92_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[152]~92_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~11\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~13\);

-- Location: LCCOMB_X33_Y21_N26
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~15_cout\ = CARRY((!\io1|Mod1|auto_generated|divider|divider|StageOut[153]~91_combout\ & (!\io1|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\ & 
-- !\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[153]~91_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[153]~75_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~13\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~15_cout\);

-- Location: LCCOMB_X33_Y21_N28
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~17_cout\ = CARRY((\io1|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\) # ((\io1|Mod1|auto_generated|divider|divider|StageOut[154]~90_combout\) # 
-- (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[154]~74_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[154]~90_combout\,
	datad => VCC,
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~15_cout\,
	cout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~17_cout\);

-- Location: LCCOMB_X33_Y21_N30
\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ = !\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~17_cout\,
	combout => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\);

-- Location: LCCOMB_X33_Y21_N4
\io1|Mod1|auto_generated|divider|divider|StageOut[160]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[160]~83_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[146]~72_combout\) # 
-- ((\io1|Mod1|auto_generated|divider|divider|StageOut[146]~73_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & (((\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[146]~72_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[146]~73_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~0_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[160]~83_combout\);

-- Location: LCCOMB_X33_Y21_N10
\io1|Mod1|auto_generated|divider|divider|StageOut[161]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[161]~84_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\) # 
-- ((\io1|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & (((\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[147]~82_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~2_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|StageOut[147]~81_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[161]~84_combout\);

-- Location: LCCOMB_X33_Y21_N0
\io1|Mod1|auto_generated|divider|divider|StageOut[162]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[162]~85_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[148]~96_combout\) # 
-- ((\io1|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & (((\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[148]~96_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[148]~80_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~4_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[162]~85_combout\);

-- Location: LCCOMB_X33_Y21_N2
\io1|Mod1|auto_generated|divider|divider|StageOut[163]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[163]~86_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[149]~95_combout\) # 
-- ((\io1|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & (((\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[149]~95_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[149]~79_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~6_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[163]~86_combout\);

-- Location: LCCOMB_X33_Y21_N8
\io1|Mod1|auto_generated|divider|divider|StageOut[164]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[164]~87_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[150]~94_combout\) # 
-- ((\io1|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & (((\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[150]~94_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[150]~78_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~8_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[164]~87_combout\);

-- Location: LCCOMB_X32_Y21_N28
\io1|Mod1|auto_generated|divider|divider|StageOut[165]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & (((\io1|Mod1|auto_generated|divider|divider|StageOut[151]~93_combout\) # 
-- (\io1|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~10_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[151]~93_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|StageOut[151]~77_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[165]~88_combout\);

-- Location: LCCOMB_X33_Y21_N6
\io1|Mod1|auto_generated|divider|divider|StageOut[166]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod1|auto_generated|divider|divider|StageOut[166]~89_combout\ = (\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & ((\io1|Mod1|auto_generated|divider|divider|StageOut[152]~92_combout\) # 
-- ((\io1|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\)))) # (!\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\ & (((\io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mod1|auto_generated|divider|divider|StageOut[152]~92_combout\,
	datab => \io1|Mod1|auto_generated|divider|divider|StageOut[152]~76_combout\,
	datac => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~18_combout\,
	datad => \io1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~12_combout\,
	combout => \io1|Mod1|auto_generated|divider|divider|StageOut[166]~89_combout\);

-- Location: M9K_X25_Y17_N0
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \io1|dispWR~q\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y17_N24
\io1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector7~0_combout\ = (\io1|dispAttWRData~12_combout\ & (\io1|dispByteLatch\(0) & (\io1|WideOr1~0_combout\))) # (!\io1|dispAttWRData~12_combout\ & (((\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(0),
	datab => \io1|dispAttWRData~12_combout\,
	datac => \io1|WideOr1~0_combout\,
	datad => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(0),
	combout => \io1|Selector7~0_combout\);

-- Location: LCCOMB_X30_Y14_N2
\io1|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|WideOr2~0_combout\ = (!\io1|dispState.ins2~q\ & (!\io1|dispState.del2~q\ & \io1|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.ins2~q\,
	datac => \io1|dispState.del2~q\,
	datad => \io1|WideOr1~0_combout\,
	combout => \io1|WideOr2~0_combout\);

-- Location: LCCOMB_X29_Y14_N12
\io1|dispCharWRData[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispCharWRData[7]~0_combout\ = (\n_reset~input_o\ & ((\io1|dispState.idle~q\ & ((!\io1|WideOr2~0_combout\))) # (!\io1|dispState.idle~q\ & (\io1|dispByteSent~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \io1|dispByteSent~0_combout\,
	datac => \io1|dispState.idle~q\,
	datad => \io1|WideOr2~0_combout\,
	combout => \io1|dispCharWRData[7]~0_combout\);

-- Location: FF_X28_Y17_N25
\io1|dispCharWRData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector7~0_combout\,
	ena => \io1|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispCharWRData\(0));

-- Location: LCCOMB_X29_Y17_N28
\io1|Equal57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal57~0_combout\ = (\io1|dispCharWRData\(2)) # (((\io1|dispCharWRData\(0)) # (!\io1|Equal56~1_combout\)) # (!\io1|dispCharWRData\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispCharWRData\(2),
	datab => \io1|dispCharWRData\(1),
	datac => \io1|Equal56~1_combout\,
	datad => \io1|dispCharWRData\(0),
	combout => \io1|Equal57~0_combout\);

-- Location: LCCOMB_X32_Y16_N4
\io1|cursorVertRestore[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVertRestore[0]~7_combout\ = (\io1|dispState.idle~q\ & (((\io1|Equal57~0_combout\ & \io1|dispState.dispWrite~q\)))) # (!\io1|dispState.idle~q\ & ((\io1|display_store~31_combout\) # ((\io1|Equal57~0_combout\ & \io1|dispState.dispWrite~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.idle~q\,
	datab => \io1|display_store~31_combout\,
	datac => \io1|Equal57~0_combout\,
	datad => \io1|dispState.dispWrite~q\,
	combout => \io1|cursorVertRestore[0]~7_combout\);

-- Location: LCCOMB_X33_Y18_N6
\io1|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector20~0_combout\ = (!\io1|cursorVertRestore[0]~7_combout\ & \io1|cursorVert\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore[0]~7_combout\,
	datac => \io1|cursorVert\(4),
	combout => \io1|Selector20~0_combout\);

-- Location: FF_X33_Y18_N7
\io1|cursorVertRestore[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector20~0_combout\,
	ena => \io1|cursorVertRestore[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVertRestore\(4));

-- Location: LCCOMB_X33_Y18_N30
\io1|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector21~0_combout\ = (\io1|cursorVert\(3) & !\io1|cursorVertRestore[0]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|cursorVert\(3),
	datad => \io1|cursorVertRestore[0]~7_combout\,
	combout => \io1|Selector21~0_combout\);

-- Location: FF_X33_Y18_N31
\io1|cursorVertRestore[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector21~0_combout\,
	ena => \io1|cursorVertRestore[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVertRestore\(3));

-- Location: LCCOMB_X33_Y18_N28
\io1|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector22~0_combout\ = (!\io1|cursorVertRestore[0]~7_combout\ & \io1|cursorVert\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore[0]~7_combout\,
	datad => \io1|cursorVert\(2),
	combout => \io1|Selector22~0_combout\);

-- Location: FF_X33_Y18_N29
\io1|cursorVertRestore[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector22~0_combout\,
	ena => \io1|cursorVertRestore[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVertRestore\(2));

-- Location: LCCOMB_X33_Y18_N24
\io1|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector24~0_combout\ = (\io1|cursorVert\(0) & !\io1|cursorVertRestore[0]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datad => \io1|cursorVertRestore[0]~7_combout\,
	combout => \io1|Selector24~0_combout\);

-- Location: FF_X33_Y18_N25
\io1|cursorVertRestore[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector24~0_combout\,
	ena => \io1|cursorVertRestore[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVertRestore\(0));

-- Location: LCCOMB_X33_Y18_N10
\io1|Add50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add50~0_combout\ = (\io1|cursorVertRestore\(1) & (\io1|cursorVertRestore\(0) $ (VCC))) # (!\io1|cursorVertRestore\(1) & (\io1|cursorVertRestore\(0) & VCC))
-- \io1|Add50~1\ = CARRY((\io1|cursorVertRestore\(1) & \io1|cursorVertRestore\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore\(1),
	datab => \io1|cursorVertRestore\(0),
	datad => VCC,
	combout => \io1|Add50~0_combout\,
	cout => \io1|Add50~1\);

-- Location: LCCOMB_X33_Y18_N12
\io1|Add50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add50~2_combout\ = (\io1|cursorVertRestore\(2) & (!\io1|Add50~1\)) # (!\io1|cursorVertRestore\(2) & ((\io1|Add50~1\) # (GND)))
-- \io1|Add50~3\ = CARRY((!\io1|Add50~1\) # (!\io1|cursorVertRestore\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVertRestore\(2),
	datad => VCC,
	cin => \io1|Add50~1\,
	combout => \io1|Add50~2_combout\,
	cout => \io1|Add50~3\);

-- Location: LCCOMB_X33_Y18_N14
\io1|Add50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add50~4_combout\ = (\io1|cursorVertRestore\(3) & (\io1|Add50~3\ $ (GND))) # (!\io1|cursorVertRestore\(3) & (!\io1|Add50~3\ & VCC))
-- \io1|Add50~5\ = CARRY((\io1|cursorVertRestore\(3) & !\io1|Add50~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore\(3),
	datad => VCC,
	cin => \io1|Add50~3\,
	combout => \io1|Add50~4_combout\,
	cout => \io1|Add50~5\);

-- Location: LCCOMB_X33_Y18_N16
\io1|Add50~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add50~6_combout\ = (\io1|cursorVertRestore\(4) & (!\io1|Add50~5\)) # (!\io1|cursorVertRestore\(4) & ((\io1|Add50~5\) # (GND)))
-- \io1|Add50~7\ = CARRY((!\io1|Add50~5\) # (!\io1|cursorVertRestore\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVertRestore\(4),
	datad => VCC,
	cin => \io1|Add50~5\,
	combout => \io1|Add50~6_combout\,
	cout => \io1|Add50~7\);

-- Location: LCCOMB_X33_Y18_N18
\io1|Add50~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add50~8_combout\ = !\io1|Add50~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add50~7\,
	combout => \io1|Add50~8_combout\);

-- Location: LCCOMB_X33_Y18_N20
\io1|Equal62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal62~1_combout\ = (\io1|cursorVert\(3) & (\io1|Add50~4_combout\ & (\io1|cursorVert\(2) $ (!\io1|Add50~2_combout\)))) # (!\io1|cursorVert\(3) & (!\io1|Add50~4_combout\ & (\io1|cursorVert\(2) $ (!\io1|Add50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|cursorVert\(2),
	datac => \io1|Add50~4_combout\,
	datad => \io1|Add50~2_combout\,
	combout => \io1|Equal62~1_combout\);

-- Location: LCCOMB_X33_Y18_N4
\io1|Equal62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal62~2_combout\ = \io1|cursorVert\(4) $ (\io1|Add50~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|cursorVert\(4),
	datad => \io1|Add50~6_combout\,
	combout => \io1|Equal62~2_combout\);

-- Location: LCCOMB_X33_Y18_N0
\io1|Equal62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal62~0_combout\ = (\io1|Add50~0_combout\ & (\io1|cursorVert\(1) & (\io1|cursorVertRestore\(0) $ (\io1|cursorVert\(0))))) # (!\io1|Add50~0_combout\ & (!\io1|cursorVert\(1) & (\io1|cursorVertRestore\(0) $ (\io1|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add50~0_combout\,
	datab => \io1|cursorVertRestore\(0),
	datac => \io1|cursorVert\(1),
	datad => \io1|cursorVert\(0),
	combout => \io1|Equal62~0_combout\);

-- Location: LCCOMB_X33_Y18_N2
\io1|Equal62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal62~3_combout\ = (!\io1|Add50~8_combout\ & (\io1|Equal62~1_combout\ & (!\io1|Equal62~2_combout\ & \io1|Equal62~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add50~8_combout\,
	datab => \io1|Equal62~1_combout\,
	datac => \io1|Equal62~2_combout\,
	datad => \io1|Equal62~0_combout\,
	combout => \io1|Equal62~3_combout\);

-- Location: LCCOMB_X31_Y14_N14
\io1|Selector12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~11_combout\ = (\io1|dispState.ins3~q\ & !\io1|Equal62~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.ins3~q\,
	datad => \io1|Equal62~3_combout\,
	combout => \io1|Selector12~11_combout\);

-- Location: LCCOMB_X31_Y14_N30
\io1|Selector12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~12_combout\ = (\io1|LessThan53~1_combout\ & ((\io1|Selector12~11_combout\) # ((\io1|Equal63~1_combout\ & \io1|dispState.del3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan53~1_combout\,
	datab => \io1|Equal63~1_combout\,
	datac => \io1|Selector12~11_combout\,
	datad => \io1|dispState.del3~q\,
	combout => \io1|Selector12~12_combout\);

-- Location: LCCOMB_X29_Y14_N2
\io1|Selector12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~15_combout\ = (\io1|Selector12~12_combout\) # (((\io1|dispState.dispWrite~q\ & \io1|Equal56~2_combout\)) # (!\io1|Selector12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.dispWrite~q\,
	datab => \io1|Selector12~12_combout\,
	datac => \io1|Equal56~2_combout\,
	datad => \io1|Selector12~14_combout\,
	combout => \io1|Selector12~15_combout\);

-- Location: FF_X32_Y15_N15
\io1|savedCursorVert[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorVert\(0),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorVert\(0));

-- Location: LCCOMB_X31_Y16_N8
\io1|cursorVert~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~8_combout\ = (\io1|display_store~24_combout\ & (\io1|Add47~0_combout\ & (\io1|Selector10~10_combout\))) # (!\io1|display_store~24_combout\ & (((\io1|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add47~0_combout\,
	datab => \io1|display_store~24_combout\,
	datac => \io1|Selector10~10_combout\,
	datad => \io1|cursorVert\(0),
	combout => \io1|cursorVert~8_combout\);

-- Location: LCCOMB_X32_Y16_N18
\io1|cursorVert~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~7_combout\ = (\io1|display_store~22_combout\ & (!\io1|cursorVert\(0))) # (!\io1|display_store~22_combout\ & (((\io1|Add42~0_combout\ & \io1|LessThan44~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datab => \io1|Add42~0_combout\,
	datac => \io1|LessThan44~1_combout\,
	datad => \io1|display_store~22_combout\,
	combout => \io1|cursorVert~7_combout\);

-- Location: LCCOMB_X31_Y16_N30
\io1|cursorVert~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~9_combout\ = (\io1|display_store~25_combout\ & ((\io1|cursorVert~7_combout\))) # (!\io1|display_store~25_combout\ & (\io1|cursorVert~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert~8_combout\,
	datac => \io1|display_store~25_combout\,
	datad => \io1|cursorVert~7_combout\,
	combout => \io1|cursorVert~9_combout\);

-- Location: LCCOMB_X31_Y13_N4
\io1|cursorVert~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~6_combout\ = (\io1|display_store~21_combout\ & (((!\io1|cursorVert\(0))))) # (!\io1|display_store~21_combout\ & (\io1|Add40~0_combout\ & (\io1|Selector9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add40~0_combout\,
	datab => \io1|display_store~21_combout\,
	datac => \io1|Selector9~0_combout\,
	datad => \io1|cursorVert\(0),
	combout => \io1|cursorVert~6_combout\);

-- Location: LCCOMB_X31_Y16_N28
\io1|cursorVert~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~10_combout\ = (\io1|display_store~20_combout\ & ((\io1|display_store~26_combout\ & ((\io1|cursorVert~6_combout\))) # (!\io1|display_store~26_combout\ & (\io1|cursorVert~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~9_combout\,
	datab => \io1|cursorVert~6_combout\,
	datac => \io1|display_store~20_combout\,
	datad => \io1|display_store~26_combout\,
	combout => \io1|cursorVert~10_combout\);

-- Location: LCCOMB_X31_Y16_N18
\io1|cursorVert~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~11_combout\ = (\io1|display_store~27_combout\) # ((\io1|cursorVert~10_combout\) # ((!\io1|display_store~20_combout\ & !\io1|cursorVert\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~20_combout\,
	datab => \io1|cursorVert\(0),
	datac => \io1|display_store~27_combout\,
	datad => \io1|cursorVert~10_combout\,
	combout => \io1|cursorVert~11_combout\);

-- Location: LCCOMB_X32_Y15_N16
\io1|cursorVert~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~13_combout\ = (\io1|cursorVert~12_combout\ & ((\io1|cursorVert~11_combout\))) # (!\io1|cursorVert~12_combout\ & (\io1|cursorVert\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~12_combout\,
	datac => \io1|cursorVert\(0),
	datad => \io1|cursorVert~11_combout\,
	combout => \io1|cursorVert~13_combout\);

-- Location: LCCOMB_X32_Y15_N10
\io1|cursorVert~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~14_combout\ = (\io1|cursorVert~5_combout\ & (((\io1|cursorVert\(0))))) # (!\io1|cursorVert~5_combout\ & (!\io1|display_store~31_combout\ & ((\io1|cursorVert~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~31_combout\,
	datab => \io1|cursorVert~5_combout\,
	datac => \io1|cursorVert\(0),
	datad => \io1|cursorVert~13_combout\,
	combout => \io1|cursorVert~14_combout\);

-- Location: LCCOMB_X32_Y15_N14
\io1|cursorVert~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~16_combout\ = (!\io1|cursorVert~15_combout\ & ((\io1|display_store~33_combout\ & (\io1|savedCursorVert\(0))) # (!\io1|display_store~33_combout\ & ((\io1|cursorVert~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~33_combout\,
	datab => \io1|cursorVert~15_combout\,
	datac => \io1|savedCursorVert\(0),
	datad => \io1|cursorVert~14_combout\,
	combout => \io1|cursorVert~16_combout\);

-- Location: LCCOMB_X32_Y15_N28
\io1|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~3_combout\ = (\io1|Selector12~2_combout\ & ((\io1|cursorVert~16_combout\) # ((\io1|cursorVert~15_combout\ & \io1|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~15_combout\,
	datab => \io1|cursorVert\(0),
	datac => \io1|cursorVert~16_combout\,
	datad => \io1|Selector12~2_combout\,
	combout => \io1|Selector12~3_combout\);

-- Location: LCCOMB_X32_Y14_N14
\io1|Selector12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~6_combout\ = (\io1|dispState.dispNextLoc~q\ & (\io1|cursorVert\(0) $ (((\io1|LessThan43~0_combout\ & \io1|LessThan53~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datab => \io1|dispState.dispNextLoc~q\,
	datac => \io1|LessThan43~0_combout\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|Selector12~6_combout\);

-- Location: LCCOMB_X33_Y14_N18
\io1|Selector12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~8_combout\ = (\io1|Selector12~6_combout\) # ((\io1|LessThan53~1_combout\ & (\io1|Selector12~7_combout\ & \io1|cursorVertRestore\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector12~6_combout\,
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|Selector12~7_combout\,
	datad => \io1|cursorVertRestore\(0),
	combout => \io1|Selector12~8_combout\);

-- Location: LCCOMB_X32_Y14_N28
\io1|Selector12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~17_combout\ = (!\io1|Equal57~0_combout\ & (\io1|cursorVert\(0) $ (((!\io1|cursorVert\(4)) # (!\io1|cursorVert\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datab => \io1|cursorVert\(3),
	datac => \io1|cursorVert\(4),
	datad => \io1|Equal57~0_combout\,
	combout => \io1|Selector12~17_combout\);

-- Location: LCCOMB_X32_Y14_N16
\io1|Selector12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~9_combout\ = (\io1|Selector12~17_combout\) # ((\io1|cursorVert[2]~18_combout\ & (\io1|cursorVert~21_combout\ $ (\io1|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~18_combout\,
	datab => \io1|cursorVert~21_combout\,
	datac => \io1|cursorVert\(0),
	datad => \io1|Selector12~17_combout\,
	combout => \io1|Selector12~9_combout\);

-- Location: LCCOMB_X31_Y14_N6
\io1|Selector12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~4_combout\ = (\io1|dispState.insertLine~q\) # ((\io1|dispState.deleteLine~q\) # ((!\io1|LessThan53~1_combout\ & !\io1|WideOr3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan53~1_combout\,
	datab => \io1|dispState.insertLine~q\,
	datac => \io1|dispState.deleteLine~q\,
	datad => \io1|WideOr3~0_combout\,
	combout => \io1|Selector12~4_combout\);

-- Location: LCCOMB_X33_Y14_N28
\io1|Selector12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~5_combout\ = (!\io1|cursorVert\(0) & ((\io1|Selector12~4_combout\) # ((\io1|LessThan53~1_combout\ & \io1|cursorHoriz[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(0),
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|cursorHoriz[5]~4_combout\,
	datad => \io1|Selector12~4_combout\,
	combout => \io1|Selector12~5_combout\);

-- Location: LCCOMB_X33_Y14_N12
\io1|Selector12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~10_combout\ = (\io1|Selector12~8_combout\) # ((\io1|Selector12~5_combout\) # ((\io1|Selector8~2_combout\ & \io1|Selector12~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector8~2_combout\,
	datab => \io1|Selector12~8_combout\,
	datac => \io1|Selector12~9_combout\,
	datad => \io1|Selector12~5_combout\,
	combout => \io1|Selector12~10_combout\);

-- Location: LCCOMB_X32_Y15_N8
\io1|Selector12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector12~16_combout\ = (\io1|Selector12~3_combout\) # ((\io1|Selector12~10_combout\) # ((\io1|Selector12~15_combout\ & \io1|cursorVert\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector12~15_combout\,
	datab => \io1|Selector12~3_combout\,
	datac => \io1|cursorVert\(0),
	datad => \io1|Selector12~10_combout\,
	combout => \io1|Selector12~16_combout\);

-- Location: FF_X32_Y15_N9
\io1|cursorVert[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector12~16_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVert\(0));

-- Location: LCCOMB_X31_Y14_N12
\io1|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector34~1_combout\ = (!\io1|Equal63~0_combout\ & (\io1|cursorVert\(0) & \io1|dispState.del3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal63~0_combout\,
	datab => \io1|cursorVert\(0),
	datad => \io1|dispState.del3~q\,
	combout => \io1|Selector34~1_combout\);

-- Location: LCCOMB_X31_Y14_N22
\io1|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector34~2_combout\ = (\io1|LessThan53~1_combout\ & ((\io1|Selector34~1_combout\) # ((\io1|dispState.ins3~q\ & \io1|Equal62~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector34~1_combout\,
	datab => \io1|dispState.ins3~q\,
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|Equal62~3_combout\,
	combout => \io1|Selector34~2_combout\);

-- Location: LCCOMB_X29_Y14_N14
\io1|Selector34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector34~3_combout\ = (\io1|Selector34~2_combout\) # (((!\io1|LessThan53~1_combout\ & \io1|dispState.clearL2~q\)) # (!\io1|Selector34~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector34~2_combout\,
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|Selector34~0_combout\,
	datad => \io1|dispState.clearL2~q\,
	combout => \io1|Selector34~3_combout\);

-- Location: LCCOMB_X30_Y15_N8
\io1|Selector34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector34~4_combout\ = (\io1|display_store~41_combout\) # ((!\io1|LessThan43~0_combout\ & (\io1|escState~10_combout\ & !\io1|cursorVertRestore~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan43~0_combout\,
	datab => \io1|display_store~41_combout\,
	datac => \io1|escState~10_combout\,
	datad => \io1|cursorVertRestore~11_combout\,
	combout => \io1|Selector34~4_combout\);

-- Location: LCCOMB_X30_Y15_N16
\io1|Selector34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector34~5_combout\ = (\io1|Selector34~3_combout\) # ((\io1|Selector12~2_combout\ & \io1|Selector34~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Selector12~2_combout\,
	datac => \io1|Selector34~3_combout\,
	datad => \io1|Selector34~4_combout\,
	combout => \io1|Selector34~5_combout\);

-- Location: FF_X30_Y15_N17
\io1|dispState.clearLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector34~5_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.clearLine~q\);

-- Location: LCCOMB_X30_Y15_N30
\io1|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|WideOr1~0_combout\ = (!\io1|dispState.clearChar~q\ & (!\io1|dispState.clearScreen~q\ & !\io1|dispState.clearLine~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.clearChar~q\,
	datac => \io1|dispState.clearScreen~q\,
	datad => \io1|dispState.clearLine~q\,
	combout => \io1|WideOr1~0_combout\);

-- Location: LCCOMB_X28_Y17_N4
\io1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector4~0_combout\ = (\io1|dispAttWRData~12_combout\ & (\io1|dispByteLatch\(3) & (\io1|WideOr1~0_combout\))) # (!\io1|dispAttWRData~12_combout\ & (((\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|dispAttWRData~12_combout\,
	datac => \io1|WideOr1~0_combout\,
	datad => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(3),
	combout => \io1|Selector4~0_combout\);

-- Location: FF_X28_Y17_N5
\io1|dispCharWRData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector4~0_combout\,
	ena => \io1|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispCharWRData\(3));

-- Location: M9K_X25_Y18_N0
\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \io1|dispWR~q\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\,
	portbdataout => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y17_N6
\io1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector1~0_combout\ = (\io1|dispAttWRData~12_combout\ & (\io1|dispByteLatch\(6) & (\io1|WideOr1~0_combout\))) # (!\io1|dispAttWRData~12_combout\ & (((\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(6),
	datab => \io1|dispAttWRData~12_combout\,
	datac => \io1|WideOr1~0_combout\,
	datad => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(6),
	combout => \io1|Selector1~0_combout\);

-- Location: FF_X28_Y17_N7
\io1|dispCharWRData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector1~0_combout\,
	ena => \io1|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispCharWRData\(6));

-- Location: LCCOMB_X28_Y17_N8
\io1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector2~0_combout\ = (\io1|dispAttWRData~12_combout\ & ((\io1|dispByteLatch\(5)) # ((!\io1|WideOr1~0_combout\)))) # (!\io1|dispAttWRData~12_combout\ & (((\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(5),
	datab => \io1|dispAttWRData~12_combout\,
	datac => \io1|WideOr1~0_combout\,
	datad => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(5),
	combout => \io1|Selector2~0_combout\);

-- Location: FF_X28_Y17_N9
\io1|dispCharWRData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector2~0_combout\,
	ena => \io1|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispCharWRData\(5));

-- Location: LCCOMB_X28_Y17_N10
\io1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector3~0_combout\ = (\io1|dispAttWRData~12_combout\ & (((\io1|WideOr1~0_combout\ & \io1|dispByteLatch\(4))))) # (!\io1|dispAttWRData~12_combout\ & (\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(4),
	datab => \io1|dispAttWRData~12_combout\,
	datac => \io1|WideOr1~0_combout\,
	datad => \io1|dispByteLatch\(4),
	combout => \io1|Selector3~0_combout\);

-- Location: FF_X28_Y17_N11
\io1|dispCharWRData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector3~0_combout\,
	ena => \io1|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispCharWRData\(4));

-- Location: LCCOMB_X28_Y17_N20
\io1|Equal56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal56~0_combout\ = (!\io1|dispCharWRData\(4) & (!\io1|dispCharWRData\(5) & !\io1|dispCharWRData\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispCharWRData\(4),
	datac => \io1|dispCharWRData\(5),
	datad => \io1|dispCharWRData\(6),
	combout => \io1|Equal56~0_combout\);

-- Location: LCCOMB_X28_Y17_N14
\io1|display_store~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~34_combout\ = (!\io1|dispCharWRData\(2) & (!\io1|dispCharWRData\(0) & (!\io1|dispCharWRData\(1) & \io1|Equal56~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispCharWRData\(2),
	datab => \io1|dispCharWRData\(0),
	datac => \io1|dispCharWRData\(1),
	datad => \io1|Equal56~0_combout\,
	combout => \io1|display_store~34_combout\);

-- Location: LCCOMB_X28_Y17_N0
\io1|display_store~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~35_combout\ = (\io1|dispCharWRData\(4) & (\io1|dispCharWRData\(2) & (\io1|dispCharWRData\(5) & \io1|dispCharWRData\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispCharWRData\(4),
	datab => \io1|dispCharWRData\(2),
	datac => \io1|dispCharWRData\(5),
	datad => \io1|dispCharWRData\(6),
	combout => \io1|display_store~35_combout\);

-- Location: LCCOMB_X28_Y17_N18
\io1|display_store~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~36_combout\ = (\io1|display_store~34_combout\) # ((\io1|dispCharWRData\(1) & (\io1|dispCharWRData\(0) & \io1|display_store~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispCharWRData\(1),
	datab => \io1|dispCharWRData\(0),
	datac => \io1|display_store~34_combout\,
	datad => \io1|display_store~35_combout\,
	combout => \io1|display_store~36_combout\);

-- Location: LCCOMB_X28_Y17_N12
\io1|display_store~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~37_combout\ = (\io1|dispCharWRData\(3) & (!\io1|dispCharWRData\(7) & \io1|display_store~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispCharWRData\(3),
	datac => \io1|dispCharWRData\(7),
	datad => \io1|display_store~36_combout\,
	combout => \io1|display_store~37_combout\);

-- Location: LCCOMB_X30_Y14_N20
\io1|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector33~0_combout\ = (\io1|cursorVert[2]~18_combout\ & (!\io1|display_store~37_combout\ & (!\io1|Equal56~2_combout\ & \io1|dispState.dispWrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~18_combout\,
	datab => \io1|display_store~37_combout\,
	datac => \io1|Equal56~2_combout\,
	datad => \io1|dispState.dispWrite~q\,
	combout => \io1|Selector33~0_combout\);

-- Location: FF_X30_Y14_N21
\io1|dispState.dispNextLoc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector33~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.dispNextLoc~q\);

-- Location: LCCOMB_X31_Y14_N20
\io1|cursorHoriz[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~32_combout\ = (\io1|LessThan53~1_combout\ & ((\io1|dispState.dispNextLoc~q\) # ((\io1|dispState.ins3~q\) # (\io1|dispState.del3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.dispNextLoc~q\,
	datab => \io1|dispState.ins3~q\,
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|dispState.del3~q\,
	combout => \io1|cursorHoriz[5]~32_combout\);

-- Location: LCCOMB_X33_Y17_N2
\io1|LessThan46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan46~1_cout\ = CARRY((\io1|cursorHoriz\(0) & !\io1|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(0),
	datab => \io1|param1\(0),
	datad => VCC,
	cout => \io1|LessThan46~1_cout\);

-- Location: LCCOMB_X33_Y17_N4
\io1|LessThan46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan46~3_cout\ = CARRY((\io1|cursorHoriz\(1) & (\io1|param1\(1) & !\io1|LessThan46~1_cout\)) # (!\io1|cursorHoriz\(1) & ((\io1|param1\(1)) # (!\io1|LessThan46~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(1),
	datab => \io1|param1\(1),
	datad => VCC,
	cin => \io1|LessThan46~1_cout\,
	cout => \io1|LessThan46~3_cout\);

-- Location: LCCOMB_X33_Y17_N6
\io1|LessThan46~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan46~5_cout\ = CARRY((\io1|param1\(2) & (\io1|cursorHoriz\(2) & !\io1|LessThan46~3_cout\)) # (!\io1|param1\(2) & ((\io1|cursorHoriz\(2)) # (!\io1|LessThan46~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(2),
	datab => \io1|cursorHoriz\(2),
	datad => VCC,
	cin => \io1|LessThan46~3_cout\,
	cout => \io1|LessThan46~5_cout\);

-- Location: LCCOMB_X33_Y17_N8
\io1|LessThan46~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan46~7_cout\ = CARRY((\io1|param1\(3) & ((!\io1|LessThan46~5_cout\) # (!\io1|cursorHoriz\(3)))) # (!\io1|param1\(3) & (!\io1|cursorHoriz\(3) & !\io1|LessThan46~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(3),
	datab => \io1|cursorHoriz\(3),
	datad => VCC,
	cin => \io1|LessThan46~5_cout\,
	cout => \io1|LessThan46~7_cout\);

-- Location: LCCOMB_X33_Y17_N10
\io1|LessThan46~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan46~9_cout\ = CARRY((\io1|cursorHoriz\(4) & ((!\io1|LessThan46~7_cout\) # (!\io1|param1\(4)))) # (!\io1|cursorHoriz\(4) & (!\io1|param1\(4) & !\io1|LessThan46~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(4),
	datab => \io1|param1\(4),
	datad => VCC,
	cin => \io1|LessThan46~7_cout\,
	cout => \io1|LessThan46~9_cout\);

-- Location: LCCOMB_X33_Y17_N12
\io1|LessThan46~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan46~11_cout\ = CARRY((\io1|cursorHoriz\(5) & (\io1|param1\(5) & !\io1|LessThan46~9_cout\)) # (!\io1|cursorHoriz\(5) & ((\io1|param1\(5)) # (!\io1|LessThan46~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(5),
	datab => \io1|param1\(5),
	datad => VCC,
	cin => \io1|LessThan46~9_cout\,
	cout => \io1|LessThan46~11_cout\);

-- Location: LCCOMB_X33_Y17_N14
\io1|LessThan46~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan46~12_combout\ = (\io1|cursorHoriz\(6) & ((!\io1|param1\(6)) # (!\io1|LessThan46~11_cout\))) # (!\io1|cursorHoriz\(6) & (!\io1|LessThan46~11_cout\ & !\io1|param1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(6),
	datad => \io1|param1\(6),
	cin => \io1|LessThan46~11_cout\,
	combout => \io1|LessThan46~12_combout\);

-- Location: LCCOMB_X36_Y17_N6
\io1|cursorHoriz[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~22_combout\ = (\io1|display_store~14_combout\) # ((!\io1|LessThan46~12_combout\ & (\io1|cursorHoriz[5]~18_combout\ & \io1|cursorHoriz[5]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~14_combout\,
	datab => \io1|LessThan46~12_combout\,
	datac => \io1|cursorHoriz[5]~18_combout\,
	datad => \io1|cursorHoriz[5]~19_combout\,
	combout => \io1|cursorHoriz[5]~22_combout\);

-- Location: LCCOMB_X36_Y19_N24
\io1|cursorHoriz[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~23_combout\ = (\io1|cursorHoriz[5]~10_combout\ & ((\io1|cursorHoriz[5]~12_combout\ & ((\io1|cursorHoriz[5]~22_combout\))) # (!\io1|cursorHoriz[5]~12_combout\ & (\io1|cursorHoriz[5]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~32_combout\,
	datab => \io1|cursorHoriz[5]~10_combout\,
	datac => \io1|cursorHoriz[5]~12_combout\,
	datad => \io1|cursorHoriz[5]~22_combout\,
	combout => \io1|cursorHoriz[5]~23_combout\);

-- Location: LCCOMB_X29_Y16_N30
\io1|cursorHoriz[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~33_combout\ = (!\io1|cursorHoriz[5]~20_combout\ & (\io1|cursorHoriz[5]~23_combout\ & ((!\io1|LessThan53~1_combout\) # (!\io1|cursorHoriz[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~20_combout\,
	datab => \io1|cursorHoriz[5]~23_combout\,
	datac => \io1|cursorHoriz[5]~4_combout\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|cursorHoriz[5]~33_combout\);

-- Location: LCCOMB_X35_Y16_N20
\io1|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector31~0_combout\ = (\io1|cursorHoriz\(0) & (!\io1|dispState.dispNextLoc~q\ & !\io1|cursorVertRestore[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(0),
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|cursorVertRestore[0]~7_combout\,
	combout => \io1|Selector31~0_combout\);

-- Location: FF_X35_Y16_N21
\io1|cursorHorizRestore[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector31~0_combout\,
	ena => \io1|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHorizRestore\(0));

-- Location: LCCOMB_X36_Y19_N8
\io1|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector19~0_combout\ = (\io1|cursorHoriz[5]~10_combout\ & (((\io1|cursorHoriz[5]~12_combout\)))) # (!\io1|cursorHoriz[5]~10_combout\ & ((\io1|cursorHoriz[5]~12_combout\ & ((\io1|cursorHorizRestore\(0)))) # (!\io1|cursorHoriz[5]~12_combout\ & 
-- (\io1|Add45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add45~0_combout\,
	datab => \io1|cursorHoriz[5]~10_combout\,
	datac => \io1|cursorHoriz[5]~12_combout\,
	datad => \io1|cursorHorizRestore\(0),
	combout => \io1|Selector19~0_combout\);

-- Location: FF_X36_Y17_N9
\io1|savedCursorHoriz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorHoriz\(0),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorHoriz\(0));

-- Location: LCCOMB_X37_Y17_N22
\io1|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector19~1_combout\ = ((\io1|Add44~0_combout\ & \io1|cursorHoriz[5]~17_combout\)) # (!\io1|Selector13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add44~0_combout\,
	datac => \io1|cursorHoriz[5]~17_combout\,
	datad => \io1|Selector13~1_combout\,
	combout => \io1|Selector19~1_combout\);

-- Location: LCCOMB_X37_Y17_N12
\io1|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector19~2_combout\ = (\io1|cursorHoriz[5]~18_combout\ & (((!\io1|cursorHoriz[5]~19_combout\)))) # (!\io1|cursorHoriz[5]~18_combout\ & ((\io1|cursorHoriz[5]~19_combout\ & (\io1|savedCursorHoriz\(0))) # (!\io1|cursorHoriz[5]~19_combout\ & 
-- ((\io1|Selector19~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|savedCursorHoriz\(0),
	datab => \io1|cursorHoriz[5]~18_combout\,
	datac => \io1|Selector19~1_combout\,
	datad => \io1|cursorHoriz[5]~19_combout\,
	combout => \io1|Selector19~2_combout\);

-- Location: LCCOMB_X37_Y16_N0
\io1|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector19~3_combout\ = (\io1|cursorHoriz[5]~16_combout\ & ((\io1|Selector19~2_combout\ & (\io1|Add48~0_combout\)) # (!\io1|Selector19~2_combout\ & ((\io1|Add46~0_combout\))))) # (!\io1|cursorHoriz[5]~16_combout\ & (((\io1|Selector19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~16_combout\,
	datab => \io1|Add48~0_combout\,
	datac => \io1|Add46~0_combout\,
	datad => \io1|Selector19~2_combout\,
	combout => \io1|Selector19~3_combout\);

-- Location: LCCOMB_X36_Y19_N22
\io1|Selector19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector19~4_combout\ = (\io1|cursorHoriz[5]~10_combout\ & ((\io1|Selector19~0_combout\ & ((\io1|Selector19~3_combout\))) # (!\io1|Selector19~0_combout\ & (\io1|Add43~0_combout\)))) # (!\io1|cursorHoriz[5]~10_combout\ & 
-- (((\io1|Selector19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add43~0_combout\,
	datab => \io1|cursorHoriz[5]~10_combout\,
	datac => \io1|Selector19~0_combout\,
	datad => \io1|Selector19~3_combout\,
	combout => \io1|Selector19~4_combout\);

-- Location: LCCOMB_X29_Y16_N8
\io1|Selector19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector19~5_combout\ = (!\io1|cursorHoriz[5]~33_combout\ & ((\io1|Selector13~0_combout\) # ((!\io1|cursorHoriz[5]~21_combout\ & \io1|Selector19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~21_combout\,
	datab => \io1|Selector13~0_combout\,
	datac => \io1|cursorHoriz[5]~33_combout\,
	datad => \io1|Selector19~4_combout\,
	combout => \io1|Selector19~5_combout\);

-- Location: FF_X29_Y16_N9
\io1|cursorHoriz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector19~5_combout\,
	ena => \io1|cursorHoriz[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHoriz\(0));

-- Location: LCCOMB_X35_Y16_N28
\io1|cursorVert~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~19_combout\ = (!\io1|cursorHoriz\(6) & (!\io1|cursorHoriz\(5) & (!\io1|cursorHoriz\(4) & !\io1|cursorHoriz\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(6),
	datab => \io1|cursorHoriz\(5),
	datac => \io1|cursorHoriz\(4),
	datad => \io1|cursorHoriz\(3),
	combout => \io1|cursorVert~19_combout\);

-- Location: LCCOMB_X35_Y16_N2
\io1|cursorVert~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~20_combout\ = (!\io1|cursorHoriz\(0) & (!\io1|cursorHoriz\(2) & (!\io1|cursorHoriz\(1) & \io1|cursorVert~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(0),
	datab => \io1|cursorHoriz\(2),
	datac => \io1|cursorHoriz\(1),
	datad => \io1|cursorVert~19_combout\,
	combout => \io1|cursorVert~20_combout\);

-- Location: LCCOMB_X29_Y16_N12
\io1|cursorHoriz[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~20_combout\ = (\io1|dispState.dispWrite~q\ & (((\io1|Equal56~2_combout\) # (\io1|cursorVert~20_combout\)) # (!\io1|cursorVert[2]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~18_combout\,
	datab => \io1|dispState.dispWrite~q\,
	datac => \io1|Equal56~2_combout\,
	datad => \io1|cursorVert~20_combout\,
	combout => \io1|cursorHoriz[5]~20_combout\);

-- Location: LCCOMB_X29_Y16_N6
\io1|cursorHoriz[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorHoriz[5]~21_combout\ = (\io1|cursorHoriz[5]~20_combout\) # ((\io1|cursorHoriz[5]~4_combout\ & \io1|LessThan53~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~20_combout\,
	datac => \io1|cursorHoriz[5]~4_combout\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|cursorHoriz[5]~21_combout\);

-- Location: LCCOMB_X35_Y19_N12
\io1|Add43~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add43~12_combout\ = \io1|Add43~11\ $ (!\io1|cursorHoriz\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|cursorHoriz\(6),
	cin => \io1|Add43~11\,
	combout => \io1|Add43~12_combout\);

-- Location: LCCOMB_X36_Y17_N0
\io1|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector13~3_combout\ = ((\io1|Add44~12_combout\ & \io1|cursorHoriz[5]~17_combout\)) # (!\io1|Selector13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add44~12_combout\,
	datab => \io1|Selector13~1_combout\,
	datad => \io1|cursorHoriz[5]~17_combout\,
	combout => \io1|Selector13~3_combout\);

-- Location: FF_X36_Y17_N11
\io1|savedCursorHoriz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorHoriz\(6),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorHoriz\(6));

-- Location: LCCOMB_X36_Y17_N10
\io1|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector13~4_combout\ = (\io1|cursorHoriz[5]~18_combout\ & (((!\io1|cursorHoriz[5]~19_combout\)))) # (!\io1|cursorHoriz[5]~18_combout\ & ((\io1|cursorHoriz[5]~19_combout\ & ((\io1|savedCursorHoriz\(6)))) # (!\io1|cursorHoriz[5]~19_combout\ & 
-- (\io1|Selector13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~18_combout\,
	datab => \io1|Selector13~3_combout\,
	datac => \io1|savedCursorHoriz\(6),
	datad => \io1|cursorHoriz[5]~19_combout\,
	combout => \io1|Selector13~4_combout\);

-- Location: LCCOMB_X37_Y16_N16
\io1|Add46~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add46~12_combout\ = \io1|cursorHoriz\(6) $ (\io1|Add46~11\ $ (\io1|param1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(6),
	datad => \io1|param1\(6),
	cin => \io1|Add46~11\,
	combout => \io1|Add46~12_combout\);

-- Location: LCCOMB_X36_Y16_N30
\io1|Add48~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add48~12_combout\ = \io1|Add48~11\ $ (\io1|param2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|param2\(6),
	cin => \io1|Add48~11\,
	combout => \io1|Add48~12_combout\);

-- Location: LCCOMB_X36_Y19_N14
\io1|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector13~5_combout\ = (\io1|Selector13~4_combout\ & (((\io1|Add48~12_combout\) # (!\io1|cursorHoriz[5]~16_combout\)))) # (!\io1|Selector13~4_combout\ & (\io1|Add46~12_combout\ & ((\io1|cursorHoriz[5]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector13~4_combout\,
	datab => \io1|Add46~12_combout\,
	datac => \io1|Add48~12_combout\,
	datad => \io1|cursorHoriz[5]~16_combout\,
	combout => \io1|Selector13~5_combout\);

-- Location: LCCOMB_X35_Y19_N26
\io1|Add45~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add45~12_combout\ = \io1|Add45~11\ $ (\io1|cursorHoriz\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|cursorHoriz\(6),
	cin => \io1|Add45~11\,
	combout => \io1|Add45~12_combout\);

-- Location: LCCOMB_X35_Y16_N4
\io1|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector25~0_combout\ = (\io1|cursorHoriz\(6) & (!\io1|dispState.dispNextLoc~q\ & !\io1|cursorVertRestore[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(6),
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|cursorVertRestore[0]~7_combout\,
	combout => \io1|Selector25~0_combout\);

-- Location: FF_X35_Y16_N5
\io1|cursorHorizRestore[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector25~0_combout\,
	ena => \io1|cursorHorizRestore[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHorizRestore\(6));

-- Location: LCCOMB_X36_Y19_N20
\io1|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector13~2_combout\ = (\io1|cursorHoriz[5]~12_combout\ & (((\io1|cursorHoriz[5]~10_combout\) # (\io1|cursorHorizRestore\(6))))) # (!\io1|cursorHoriz[5]~12_combout\ & (\io1|Add45~12_combout\ & (!\io1|cursorHoriz[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add45~12_combout\,
	datab => \io1|cursorHoriz[5]~12_combout\,
	datac => \io1|cursorHoriz[5]~10_combout\,
	datad => \io1|cursorHorizRestore\(6),
	combout => \io1|Selector13~2_combout\);

-- Location: LCCOMB_X36_Y19_N12
\io1|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector13~6_combout\ = (\io1|cursorHoriz[5]~10_combout\ & ((\io1|Selector13~2_combout\ & ((\io1|Selector13~5_combout\))) # (!\io1|Selector13~2_combout\ & (\io1|Add43~12_combout\)))) # (!\io1|cursorHoriz[5]~10_combout\ & 
-- (((\io1|Selector13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add43~12_combout\,
	datab => \io1|cursorHoriz[5]~10_combout\,
	datac => \io1|Selector13~5_combout\,
	datad => \io1|Selector13~2_combout\,
	combout => \io1|Selector13~6_combout\);

-- Location: LCCOMB_X29_Y16_N16
\io1|Selector13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector13~7_combout\ = (!\io1|cursorHoriz[5]~33_combout\ & ((\io1|Selector13~0_combout\) # ((!\io1|cursorHoriz[5]~21_combout\ & \io1|Selector13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz[5]~21_combout\,
	datab => \io1|Selector13~0_combout\,
	datac => \io1|cursorHoriz[5]~33_combout\,
	datad => \io1|Selector13~6_combout\,
	combout => \io1|Selector13~7_combout\);

-- Location: FF_X29_Y16_N17
\io1|cursorHoriz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector13~7_combout\,
	ena => \io1|cursorHoriz[6]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorHoriz\(6));

-- Location: LCCOMB_X29_Y19_N0
\io1|LessThan53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan53~0_combout\ = (\io1|cursorHoriz\(1) & (\io1|cursorHoriz\(2) & (\io1|cursorHoriz\(0) & \io1|cursorHoriz\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(1),
	datab => \io1|cursorHoriz\(2),
	datac => \io1|cursorHoriz\(0),
	datad => \io1|cursorHoriz\(3),
	combout => \io1|LessThan53~0_combout\);

-- Location: LCCOMB_X30_Y18_N24
\io1|LessThan53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan53~1_combout\ = (\io1|cursorHoriz\(6) & ((\io1|cursorHoriz\(5)) # ((\io1|cursorHoriz\(4)) # (\io1|LessThan53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(6),
	datab => \io1|cursorHoriz\(5),
	datac => \io1|cursorHoriz\(4),
	datad => \io1|LessThan53~0_combout\,
	combout => \io1|LessThan53~1_combout\);

-- Location: LCCOMB_X29_Y17_N18
\io1|startAddr[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|startAddr[6]~24_combout\ = (((!\io1|dispState.dispNextLoc~q\) # (!\io1|LessThan53~1_combout\)) # (!\io1|cursorVert\(4))) # (!\io1|cursorVert\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|cursorVert\(4),
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|dispState.dispNextLoc~q\,
	combout => \io1|startAddr[6]~24_combout\);

-- Location: LCCOMB_X29_Y17_N4
\io1|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector34~0_combout\ = (\io1|startAddr[6]~24_combout\ & ((\io1|LessThan43~0_combout\) # ((\io1|Equal57~0_combout\) # (!\io1|dispState.dispWrite~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan43~0_combout\,
	datab => \io1|startAddr[6]~24_combout\,
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|Equal57~0_combout\,
	combout => \io1|Selector34~0_combout\);

-- Location: LCCOMB_X29_Y17_N6
\io1|startAddr[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|startAddr[6]~23_combout\ = (!\io1|Selector34~0_combout\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Selector34~0_combout\,
	datac => \n_reset~input_o\,
	combout => \io1|startAddr[6]~23_combout\);

-- Location: FF_X29_Y18_N1
\io1|startAddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|startAddr[4]~9_combout\,
	sclr => \io1|LessThan51~0_combout\,
	ena => \io1|startAddr[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|startAddr\(4));

-- Location: LCCOMB_X29_Y18_N2
\io1|startAddr[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|startAddr[5]~11_combout\ = (\io1|startAddr\(5) & (!\io1|startAddr[4]~10\)) # (!\io1|startAddr\(5) & ((\io1|startAddr[4]~10\) # (GND)))
-- \io1|startAddr[5]~12\ = CARRY((!\io1|startAddr[4]~10\) # (!\io1|startAddr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|startAddr\(5),
	datad => VCC,
	cin => \io1|startAddr[4]~10\,
	combout => \io1|startAddr[5]~11_combout\,
	cout => \io1|startAddr[5]~12\);

-- Location: FF_X29_Y18_N3
\io1|startAddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|startAddr[5]~11_combout\,
	sclr => \io1|LessThan51~0_combout\,
	ena => \io1|startAddr[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|startAddr\(5));

-- Location: LCCOMB_X29_Y18_N4
\io1|startAddr[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|startAddr[6]~13_combout\ = (\io1|startAddr\(6) & ((GND) # (!\io1|startAddr[5]~12\))) # (!\io1|startAddr\(6) & (\io1|startAddr[5]~12\ $ (GND)))
-- \io1|startAddr[6]~14\ = CARRY((\io1|startAddr\(6)) # (!\io1|startAddr[5]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|startAddr\(6),
	datad => VCC,
	cin => \io1|startAddr[5]~12\,
	combout => \io1|startAddr[6]~13_combout\,
	cout => \io1|startAddr[6]~14\);

-- Location: FF_X29_Y18_N5
\io1|startAddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|startAddr[6]~13_combout\,
	sclr => \io1|LessThan51~0_combout\,
	ena => \io1|startAddr[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|startAddr\(6));

-- Location: LCCOMB_X29_Y18_N6
\io1|startAddr[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|startAddr[7]~15_combout\ = (\io1|startAddr\(7) & (!\io1|startAddr[6]~14\)) # (!\io1|startAddr\(7) & ((\io1|startAddr[6]~14\) # (GND)))
-- \io1|startAddr[7]~16\ = CARRY((!\io1|startAddr[6]~14\) # (!\io1|startAddr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(7),
	datad => VCC,
	cin => \io1|startAddr[6]~14\,
	combout => \io1|startAddr[7]~15_combout\,
	cout => \io1|startAddr[7]~16\);

-- Location: FF_X29_Y18_N7
\io1|startAddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|startAddr[7]~15_combout\,
	sclr => \io1|LessThan51~0_combout\,
	ena => \io1|startAddr[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|startAddr\(7));

-- Location: LCCOMB_X29_Y18_N8
\io1|startAddr[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|startAddr[8]~17_combout\ = (\io1|startAddr\(8) & (\io1|startAddr[7]~16\ $ (GND))) # (!\io1|startAddr\(8) & (!\io1|startAddr[7]~16\ & VCC))
-- \io1|startAddr[8]~18\ = CARRY((\io1|startAddr\(8) & !\io1|startAddr[7]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|startAddr\(8),
	datad => VCC,
	cin => \io1|startAddr[7]~16\,
	combout => \io1|startAddr[8]~17_combout\,
	cout => \io1|startAddr[8]~18\);

-- Location: FF_X29_Y18_N9
\io1|startAddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|startAddr[8]~17_combout\,
	sclr => \io1|LessThan51~0_combout\,
	ena => \io1|startAddr[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|startAddr\(8));

-- Location: LCCOMB_X29_Y18_N10
\io1|startAddr[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|startAddr[9]~19_combout\ = (\io1|startAddr\(9) & (!\io1|startAddr[8]~18\)) # (!\io1|startAddr\(9) & ((\io1|startAddr[8]~18\) # (GND)))
-- \io1|startAddr[9]~20\ = CARRY((!\io1|startAddr[8]~18\) # (!\io1|startAddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|startAddr\(9),
	datad => VCC,
	cin => \io1|startAddr[8]~18\,
	combout => \io1|startAddr[9]~19_combout\,
	cout => \io1|startAddr[9]~20\);

-- Location: FF_X29_Y18_N11
\io1|startAddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|startAddr[9]~19_combout\,
	sclr => \io1|LessThan51~0_combout\,
	ena => \io1|startAddr[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|startAddr\(9));

-- Location: LCCOMB_X29_Y18_N12
\io1|startAddr[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|startAddr[10]~21_combout\ = \io1|startAddr[9]~20\ $ (!\io1|startAddr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|startAddr\(10),
	cin => \io1|startAddr[9]~20\,
	combout => \io1|startAddr[10]~21_combout\);

-- Location: FF_X29_Y18_N13
\io1|startAddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|startAddr[10]~21_combout\,
	sclr => \io1|LessThan51~0_combout\,
	ena => \io1|startAddr[6]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|startAddr\(10));

-- Location: LCCOMB_X29_Y18_N30
\io1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add0~14_combout\ = \io1|Add0~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add0~13\,
	combout => \io1|Add0~14_combout\);

-- Location: LCCOMB_X28_Y18_N24
\io1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add2~16_combout\ = !\io1|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Add2~15\,
	combout => \io1|Add2~16_combout\);

-- Location: LCCOMB_X27_Y18_N14
\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ = !\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~13\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\);

-- Location: LCCOMB_X26_Y18_N30
\io1|Mod0|auto_generated|divider|divider|StageOut[140]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\ = (!\io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\ & \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~14_combout\,
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~12_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[140]~57_combout\);

-- Location: LCCOMB_X26_Y18_N22
\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\ = \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~15\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\);

-- Location: LCCOMB_X29_Y19_N22
\io1|Mod0|auto_generated|divider|divider|StageOut[143]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\ = (\io1|charHoriz\(1) & !\io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|charHoriz\(1),
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\);

-- Location: LCCOMB_X29_Y19_N28
\io1|Mod0|auto_generated|divider|divider|StageOut[143]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\ = (\io1|charHoriz\(1) & \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|charHoriz\(1),
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~16_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\);

-- Location: LCCOMB_X29_Y19_N4
\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (\io1|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\) # (\io1|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|Mod0|auto_generated|divider|divider|StageOut[143]~73_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|StageOut[143]~72_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\);

-- Location: LCCOMB_X26_Y19_N0
\io1|Mod0|auto_generated|divider|divider|StageOut[157]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\ = (\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & (\io1|charHoriz\(1))) # (!\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ 
-- & ((\io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|charHoriz\(1),
	datac => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \io1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \io1|Mod0|auto_generated|divider|divider|StageOut[157]~87_combout\);

-- Location: LCCOMB_X28_Y17_N26
\io1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector0~0_combout\ = (\io1|dispAttWRData~12_combout\ & (((\io1|WideOr1~0_combout\ & \io1|dispByteLatch\(7))))) # (!\io1|dispAttWRData~12_combout\ & (\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(7),
	datab => \io1|dispAttWRData~12_combout\,
	datac => \io1|WideOr1~0_combout\,
	datad => \io1|dispByteLatch\(7),
	combout => \io1|Selector0~0_combout\);

-- Location: FF_X28_Y17_N27
\io1|dispCharWRData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector0~0_combout\,
	ena => \io1|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispCharWRData\(7));

-- Location: LCCOMB_X28_Y17_N16
\io1|Equal56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal56~1_combout\ = (!\io1|dispCharWRData\(7) & (\io1|Equal56~0_combout\ & \io1|dispCharWRData\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispCharWRData\(7),
	datab => \io1|Equal56~0_combout\,
	datac => \io1|dispCharWRData\(3),
	combout => \io1|Equal56~1_combout\);

-- Location: LCCOMB_X28_Y17_N30
\io1|Equal56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal56~2_combout\ = (\io1|dispCharWRData\(2) & (\io1|Equal56~1_combout\ & (!\io1|dispCharWRData\(1) & \io1|dispCharWRData\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispCharWRData\(2),
	datab => \io1|Equal56~1_combout\,
	datac => \io1|dispCharWRData\(1),
	datad => \io1|dispCharWRData\(0),
	combout => \io1|Equal56~2_combout\);

-- Location: LCCOMB_X29_Y17_N24
\io1|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector11~2_combout\ = (!\io1|Equal56~2_combout\ & ((\io1|Equal58~0_combout\) # ((\io1|cursorVert~21_combout\) # (!\io1|Equal57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal58~0_combout\,
	datab => \io1|Equal56~2_combout\,
	datac => \io1|cursorVert~21_combout\,
	datad => \io1|Equal57~0_combout\,
	combout => \io1|Selector11~2_combout\);

-- Location: LCCOMB_X29_Y14_N24
\io1|Selector8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~16_combout\ = (\io1|WideOr2~combout\) # ((!\io1|LessThan53~1_combout\ & !\io1|WideOr3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|WideOr3~1_combout\,
	datad => \io1|WideOr2~combout\,
	combout => \io1|Selector8~16_combout\);

-- Location: LCCOMB_X29_Y14_N22
\io1|Selector8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~17_combout\ = (\io1|Selector8~15_combout\) # ((\io1|Selector8~16_combout\) # ((!\io1|Selector11~2_combout\ & \io1|dispState.dispWrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector8~15_combout\,
	datab => \io1|Selector11~2_combout\,
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|Selector8~16_combout\,
	combout => \io1|Selector8~17_combout\);

-- Location: LCCOMB_X30_Y19_N12
\io1|Selector8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~4_combout\ = (!\io1|dispState.idle~q\ & (\io1|cursorVert~4_combout\ & (!\io1|cursorVert~15_combout\ & !\io1|display_store~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.idle~q\,
	datab => \io1|cursorVert~4_combout\,
	datac => \io1|cursorVert~15_combout\,
	datad => \io1|display_store~14_combout\,
	combout => \io1|Selector8~4_combout\);

-- Location: FF_X32_Y15_N13
\io1|savedCursorVert[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorVert\(4),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorVert\(4));

-- Location: LCCOMB_X31_Y17_N30
\io1|Add41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add41~1_combout\ = (\io1|cursorVert\(0) & \io1|cursorVert\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert\(0),
	datac => \io1|cursorVert\(1),
	combout => \io1|Add41~1_combout\);

-- Location: LCCOMB_X31_Y17_N4
\io1|Add41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add41~3_combout\ = \io1|cursorVert\(4) $ (((\io1|cursorVert\(3) & (\io1|cursorVert\(2) & \io1|Add41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|cursorVert\(2),
	datac => \io1|Add41~1_combout\,
	datad => \io1|cursorVert\(4),
	combout => \io1|Add41~3_combout\);

-- Location: LCCOMB_X31_Y13_N26
\io1|Add40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add40~4_combout\ = ((\io1|cursorVert\(2) $ (\io1|param1\(2) $ (\io1|Add40~3\)))) # (GND)
-- \io1|Add40~5\ = CARRY((\io1|cursorVert\(2) & ((!\io1|Add40~3\) # (!\io1|param1\(2)))) # (!\io1|cursorVert\(2) & (!\io1|param1\(2) & !\io1|Add40~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(2),
	datab => \io1|param1\(2),
	datad => VCC,
	cin => \io1|Add40~3\,
	combout => \io1|Add40~4_combout\,
	cout => \io1|Add40~5\);

-- Location: LCCOMB_X31_Y13_N28
\io1|Add40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add40~6_combout\ = (\io1|cursorVert\(3) & ((\io1|param1\(3) & (!\io1|Add40~5\)) # (!\io1|param1\(3) & (\io1|Add40~5\ & VCC)))) # (!\io1|cursorVert\(3) & ((\io1|param1\(3) & ((\io1|Add40~5\) # (GND))) # (!\io1|param1\(3) & (!\io1|Add40~5\))))
-- \io1|Add40~7\ = CARRY((\io1|cursorVert\(3) & (\io1|param1\(3) & !\io1|Add40~5\)) # (!\io1|cursorVert\(3) & ((\io1|param1\(3)) # (!\io1|Add40~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|param1\(3),
	datad => VCC,
	cin => \io1|Add40~5\,
	combout => \io1|Add40~6_combout\,
	cout => \io1|Add40~7\);

-- Location: LCCOMB_X31_Y13_N30
\io1|Add40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add40~8_combout\ = \io1|param1\(4) $ (\io1|Add40~7\ $ (\io1|cursorVert\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|param1\(4),
	datad => \io1|cursorVert\(4),
	cin => \io1|Add40~7\,
	combout => \io1|Add40~8_combout\);

-- Location: LCCOMB_X31_Y17_N16
\io1|Add39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add39~0_combout\ = (\io1|cursorVert\(0)) # (\io1|cursorVert\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert\(0),
	datac => \io1|cursorVert\(1),
	combout => \io1|Add39~0_combout\);

-- Location: LCCOMB_X31_Y13_N18
\io1|Add39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add39~1_combout\ = \io1|cursorVert\(4) $ (((\io1|Add39~0_combout\) # ((\io1|cursorVert\(3)) # (\io1|cursorVert\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(4),
	datab => \io1|Add39~0_combout\,
	datac => \io1|cursorVert\(3),
	datad => \io1|cursorVert\(2),
	combout => \io1|Add39~1_combout\);

-- Location: LCCOMB_X31_Y13_N8
\io1|cursorVert~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~73_combout\ = (\io1|display_store~21_combout\ & (((!\io1|Add39~1_combout\)))) # (!\io1|display_store~21_combout\ & (\io1|Add40~8_combout\ & ((\io1|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add40~8_combout\,
	datab => \io1|Add39~1_combout\,
	datac => \io1|Selector9~0_combout\,
	datad => \io1|display_store~21_combout\,
	combout => \io1|cursorVert~73_combout\);

-- Location: LCCOMB_X32_Y16_N6
\io1|cursorVert~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~69_combout\ = (\io1|display_store~22_combout\ & (((\io1|Add41~3_combout\)))) # (!\io1|display_store~22_combout\ & (((\io1|Add42~8_combout\)) # (!\io1|LessThan44~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan44~1_combout\,
	datab => \io1|display_store~22_combout\,
	datac => \io1|Add41~3_combout\,
	datad => \io1|Add42~8_combout\,
	combout => \io1|cursorVert~69_combout\);

-- Location: LCCOMB_X35_Y15_N24
\io1|LessThan48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan48~0_combout\ = (((!\io1|param1\(2) & !\io1|param1\(1))) # (!\io1|param1\(4))) # (!\io1|param1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(3),
	datab => \io1|param1\(4),
	datac => \io1|param1\(2),
	datad => \io1|param1\(1),
	combout => \io1|LessThan48~0_combout\);

-- Location: LCCOMB_X33_Y16_N4
\io1|Add47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add47~4_combout\ = (\io1|param1\(2) & ((GND) # (!\io1|Add47~3\))) # (!\io1|param1\(2) & (\io1|Add47~3\ $ (GND)))
-- \io1|Add47~5\ = CARRY((\io1|param1\(2)) # (!\io1|Add47~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|param1\(2),
	datad => VCC,
	cin => \io1|Add47~3\,
	combout => \io1|Add47~4_combout\,
	cout => \io1|Add47~5\);

-- Location: LCCOMB_X33_Y16_N6
\io1|Add47~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add47~6_combout\ = (\io1|param1\(3) & (\io1|Add47~5\ & VCC)) # (!\io1|param1\(3) & (!\io1|Add47~5\))
-- \io1|Add47~7\ = CARRY((!\io1|param1\(3) & !\io1|Add47~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|param1\(3),
	datad => VCC,
	cin => \io1|Add47~5\,
	combout => \io1|Add47~6_combout\,
	cout => \io1|Add47~7\);

-- Location: LCCOMB_X33_Y16_N8
\io1|Add47~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add47~8_combout\ = \io1|Add47~7\ $ (\io1|param1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|param1\(4),
	cin => \io1|Add47~7\,
	combout => \io1|Add47~8_combout\);

-- Location: LCCOMB_X35_Y15_N10
\io1|cursorVert~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~70_combout\ = (\io1|param1\(0) & (((\io1|Add47~8_combout\)) # (!\io1|LessThan48~0_combout\))) # (!\io1|param1\(0) & (!\io1|Equal47~0_combout\ & ((\io1|Add47~8_combout\) # (!\io1|LessThan48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(0),
	datab => \io1|LessThan48~0_combout\,
	datac => \io1|Add47~8_combout\,
	datad => \io1|Equal47~0_combout\,
	combout => \io1|cursorVert~70_combout\);

-- Location: LCCOMB_X31_Y16_N20
\io1|cursorVert~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~71_combout\ = (\io1|display_store~24_combout\ & (((\io1|cursorVert~70_combout\) # (!\io1|Equal47~2_combout\)))) # (!\io1|display_store~24_combout\ & (\io1|cursorVert\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(4),
	datab => \io1|Equal47~2_combout\,
	datac => \io1|cursorVert~70_combout\,
	datad => \io1|display_store~24_combout\,
	combout => \io1|cursorVert~71_combout\);

-- Location: LCCOMB_X31_Y16_N2
\io1|cursorVert~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~72_combout\ = (!\io1|display_store~26_combout\ & ((\io1|display_store~25_combout\ & (\io1|cursorVert~69_combout\)) # (!\io1|display_store~25_combout\ & ((\io1|cursorVert~71_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~69_combout\,
	datab => \io1|cursorVert~71_combout\,
	datac => \io1|display_store~25_combout\,
	datad => \io1|display_store~26_combout\,
	combout => \io1|cursorVert~72_combout\);

-- Location: LCCOMB_X31_Y16_N12
\io1|cursorVert~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~74_combout\ = (\io1|display_store~20_combout\ & ((\io1|cursorVert~72_combout\) # ((\io1|display_store~26_combout\ & \io1|cursorVert~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~20_combout\,
	datab => \io1|display_store~26_combout\,
	datac => \io1|cursorVert~73_combout\,
	datad => \io1|cursorVert~72_combout\,
	combout => \io1|cursorVert~74_combout\);

-- Location: LCCOMB_X31_Y16_N14
\io1|cursorVert~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert~75_combout\ = (\io1|display_store~27_combout\) # ((\io1|cursorVert~74_combout\) # ((\io1|Add41~3_combout\ & !\io1|display_store~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~27_combout\,
	datab => \io1|Add41~3_combout\,
	datac => \io1|display_store~20_combout\,
	datad => \io1|cursorVert~74_combout\,
	combout => \io1|cursorVert~75_combout\);

-- Location: LCCOMB_X32_Y15_N2
\io1|Selector8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~5_combout\ = (\io1|cursorVert~30_combout\ & ((\io1|cursorVert~12_combout\ & (\io1|cursorVert~75_combout\)) # (!\io1|cursorVert~12_combout\ & ((\io1|cursorVert\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~12_combout\,
	datab => \io1|cursorVert~30_combout\,
	datac => \io1|cursorVert~75_combout\,
	datad => \io1|cursorVert\(4),
	combout => \io1|Selector8~5_combout\);

-- Location: LCCOMB_X32_Y15_N12
\io1|Selector8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~6_combout\ = (\io1|Selector8~4_combout\ & ((\io1|Selector8~5_combout\) # ((\io1|display_store~33_combout\ & \io1|savedCursorVert\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~33_combout\,
	datab => \io1|Selector8~4_combout\,
	datac => \io1|savedCursorVert\(4),
	datad => \io1|Selector8~5_combout\,
	combout => \io1|Selector8~6_combout\);

-- Location: LCCOMB_X32_Y14_N20
\io1|Selector8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~11_combout\ = (\io1|Equal57~0_combout\ & (((\io1|dispState.dispNextLoc~q\ & \io1|LessThan53~1_combout\)))) # (!\io1|Equal57~0_combout\ & ((\io1|Selector8~2_combout\) # ((\io1|dispState.dispNextLoc~q\ & \io1|LessThan53~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal57~0_combout\,
	datab => \io1|Selector8~2_combout\,
	datac => \io1|dispState.dispNextLoc~q\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|Selector8~11_combout\);

-- Location: LCCOMB_X32_Y14_N30
\io1|Selector8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~19_combout\ = (\io1|cursorVert\(1) & (\io1|cursorVert\(2) & ((\io1|LessThan53~1_combout\) # (\io1|cursorVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|cursorVert\(0),
	datad => \io1|cursorVert\(2),
	combout => \io1|Selector8~19_combout\);

-- Location: LCCOMB_X32_Y14_N10
\io1|Selector8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~10_combout\ = (\io1|dispState.del3~q\ & (\io1|cursorVert\(4) $ (((\io1|Selector8~19_combout\ & \io1|cursorVert\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector8~19_combout\,
	datab => \io1|cursorVert\(4),
	datac => \io1|dispState.del3~q\,
	datad => \io1|cursorVert\(3),
	combout => \io1|Selector8~10_combout\);

-- Location: LCCOMB_X32_Y14_N18
\io1|Selector8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~12_combout\ = (\io1|Selector8~10_combout\) # ((\io1|Selector8~11_combout\ & ((\io1|Add41~3_combout\) # (!\io1|LessThan43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add41~3_combout\,
	datab => \io1|Selector8~11_combout\,
	datac => \io1|LessThan43~0_combout\,
	datad => \io1|Selector8~10_combout\,
	combout => \io1|Selector8~12_combout\);

-- Location: LCCOMB_X33_Y18_N26
\io1|Selector8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~7_combout\ = (\io1|Selector12~7_combout\ & ((\io1|cursorVertRestore\(4)) # ((\io1|Add41~3_combout\ & \io1|cursorHoriz[5]~4_combout\)))) # (!\io1|Selector12~7_combout\ & (\io1|Add41~3_combout\ & (\io1|cursorHoriz[5]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector12~7_combout\,
	datab => \io1|Add41~3_combout\,
	datac => \io1|cursorHoriz[5]~4_combout\,
	datad => \io1|cursorVertRestore\(4),
	combout => \io1|Selector8~7_combout\);

-- Location: LCCOMB_X32_Y14_N2
\io1|Selector8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~8_combout\ = (\io1|Selector8~7_combout\) # ((\io1|Selector12~11_combout\ & (\io1|LessThan41~0_combout\ $ (\io1|cursorVert\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector12~11_combout\,
	datab => \io1|LessThan41~0_combout\,
	datac => \io1|cursorVert\(4),
	datad => \io1|Selector8~7_combout\,
	combout => \io1|Selector8~8_combout\);

-- Location: LCCOMB_X32_Y14_N8
\io1|Selector8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~9_combout\ = (\io1|Add41~3_combout\ & ((\io1|dispState.insertLine~q\) # ((\io1|LessThan53~1_combout\ & \io1|Selector8~8_combout\)))) # (!\io1|Add41~3_combout\ & (\io1|LessThan53~1_combout\ & ((\io1|Selector8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add41~3_combout\,
	datab => \io1|LessThan53~1_combout\,
	datac => \io1|dispState.insertLine~q\,
	datad => \io1|Selector8~8_combout\,
	combout => \io1|Selector8~9_combout\);

-- Location: LCCOMB_X30_Y14_N4
\io1|Selector8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~13_combout\ = (\io1|Selector8~12_combout\) # ((\io1|Selector8~9_combout\) # ((!\io1|Add39~1_combout\ & \io1|Selector8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector8~12_combout\,
	datab => \io1|Add39~1_combout\,
	datac => \io1|Selector8~9_combout\,
	datad => \io1|Selector8~3_combout\,
	combout => \io1|Selector8~13_combout\);

-- Location: LCCOMB_X31_Y18_N18
\io1|Selector8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector8~18_combout\ = (\io1|Selector8~6_combout\) # ((\io1|Selector8~13_combout\) # ((\io1|Selector8~17_combout\ & \io1|cursorVert\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector8~17_combout\,
	datab => \io1|Selector8~6_combout\,
	datac => \io1|cursorVert\(4),
	datad => \io1|Selector8~13_combout\,
	combout => \io1|Selector8~18_combout\);

-- Location: FF_X31_Y18_N19
\io1|cursorVert[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector8~18_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVert\(4));

-- Location: LCCOMB_X31_Y13_N2
\io1|display_store~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~21_combout\ = (\io1|Equal47~1_combout\ & ((\io1|cursorVert\(4)) # ((\io1|cursorVert\(0)) # (!\io1|LessThan41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(4),
	datab => \io1|cursorVert\(0),
	datac => \io1|Equal47~1_combout\,
	datad => \io1|LessThan41~0_combout\,
	combout => \io1|display_store~21_combout\);

-- Location: LCCOMB_X31_Y16_N26
\io1|cursorVert[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~34_combout\ = (\io1|display_store~25_combout\ & (!\io1|display_store~31_combout\ & \io1|display_store~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~25_combout\,
	datac => \io1|display_store~31_combout\,
	datad => \io1|display_store~22_combout\,
	combout => \io1|cursorVert[2]~34_combout\);

-- Location: LCCOMB_X30_Y16_N14
\io1|cursorVert[2]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~51_combout\ = (\io1|display_store~20_combout\ & (!\io1|cursorVert[2]~34_combout\ & ((!\io1|display_store~26_combout\) # (!\io1|display_store~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~21_combout\,
	datab => \io1|display_store~26_combout\,
	datac => \io1|display_store~20_combout\,
	datad => \io1|cursorVert[2]~34_combout\,
	combout => \io1|cursorVert[2]~51_combout\);

-- Location: LCCOMB_X30_Y16_N20
\io1|cursorVert[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~52_combout\ = (!\io1|dispState.idle~q\ & (!\io1|display_store~14_combout\ & ((\io1|display_store~33_combout\) # (\io1|cursorVert[2]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~33_combout\,
	datab => \io1|dispState.idle~q\,
	datac => \io1|cursorVert[2]~51_combout\,
	datad => \io1|display_store~14_combout\,
	combout => \io1|cursorVert[2]~52_combout\);

-- Location: LCCOMB_X29_Y17_N16
\io1|cursorVert[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~36_combout\ = (\io1|dispState.dispNextLoc~q\) # ((\io1|cursorHoriz[5]~4_combout\) # ((\io1|dispState.dispWrite~q\ & !\io1|Equal57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.dispNextLoc~q\,
	datab => \io1|cursorHoriz[5]~4_combout\,
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|Equal57~0_combout\,
	combout => \io1|cursorVert[2]~36_combout\);

-- Location: LCCOMB_X30_Y16_N0
\io1|cursorVert[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~35_combout\ = (!\io1|dispState.idle~q\ & (((!\io1|display_store~14_combout\ & \io1|cursorVert[2]~34_combout\)) # (!\io1|display_store~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~14_combout\,
	datab => \io1|cursorVert[2]~34_combout\,
	datac => \io1|display_store~20_combout\,
	datad => \io1|dispState.idle~q\,
	combout => \io1|cursorVert[2]~35_combout\);

-- Location: LCCOMB_X30_Y17_N14
\io1|cursorVert[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~37_combout\ = (\io1|cursorVert[2]~36_combout\) # ((\io1|cursorVert[2]~35_combout\) # (!\io1|cursorVert[2]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~36_combout\,
	datac => \io1|cursorVert[2]~22_combout\,
	datad => \io1|cursorVert[2]~35_combout\,
	combout => \io1|cursorVert[2]~37_combout\);

-- Location: LCCOMB_X31_Y17_N18
\io1|cursorVert[2]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~76_combout\ = (\io1|cursorVert[2]~37_combout\ & (\io1|cursorVert\(2) $ (((\io1|cursorVert\(1) & \io1|cursorVert\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~37_combout\,
	datab => \io1|cursorVert\(1),
	datac => \io1|cursorVert\(0),
	datad => \io1|cursorVert\(2),
	combout => \io1|cursorVert[2]~76_combout\);

-- Location: LCCOMB_X31_Y14_N10
\io1|cursorVert[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~38_combout\ = ((\io1|LessThan53~1_combout\ & (\io1|dispState.ins3~q\ & \io1|Equal62~3_combout\))) # (!\io1|cursorVert[2]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan53~1_combout\,
	datab => \io1|dispState.ins3~q\,
	datac => \io1|cursorVert[2]~17_combout\,
	datad => \io1|Equal62~3_combout\,
	combout => \io1|cursorVert[2]~38_combout\);

-- Location: LCCOMB_X31_Y14_N8
\io1|cursorVert[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~39_combout\ = (\io1|dispState.ins3~q\ & ((!\io1|Equal62~3_combout\) # (!\io1|LessThan53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.ins3~q\,
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|Equal62~3_combout\,
	combout => \io1|cursorVert[2]~39_combout\);

-- Location: LCCOMB_X31_Y14_N18
\io1|cursorVert[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~40_combout\ = (\io1|cursorVert\(2) & ((\io1|cursorVert\(1) & (\io1|cursorVert[2]~39_combout\)) # (!\io1|cursorVert\(1) & ((\io1|dispState.del3~q\))))) # (!\io1|cursorVert\(2) & ((\io1|cursorVert\(1) & ((\io1|dispState.del3~q\))) # 
-- (!\io1|cursorVert\(1) & (\io1|cursorVert[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(2),
	datab => \io1|cursorVert[2]~39_combout\,
	datac => \io1|cursorVert\(1),
	datad => \io1|dispState.del3~q\,
	combout => \io1|cursorVert[2]~40_combout\);

-- Location: LCCOMB_X31_Y14_N16
\io1|cursorVert[2]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~41_combout\ = (\io1|cursorVert[2]~38_combout\ & ((\io1|cursorVertRestore\(2)) # ((\io1|cursorVert[2]~40_combout\ & \io1|LessThan53~1_combout\)))) # (!\io1|cursorVert[2]~38_combout\ & (\io1|cursorVert[2]~40_combout\ & 
-- (\io1|LessThan53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~38_combout\,
	datab => \io1|cursorVert[2]~40_combout\,
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|cursorVertRestore\(2),
	combout => \io1|cursorVert[2]~41_combout\);

-- Location: LCCOMB_X31_Y14_N2
\io1|cursorVert[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~44_combout\ = (\io1|dispState.deleteLine~q\) # ((!\io1|LessThan53~1_combout\ & \io1|dispState.ins3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan53~1_combout\,
	datac => \io1|dispState.deleteLine~q\,
	datad => \io1|dispState.ins3~q\,
	combout => \io1|cursorVert[2]~44_combout\);

-- Location: LCCOMB_X30_Y16_N26
\io1|cursorVert[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~42_combout\ = (\io1|display_store~33_combout\) # ((\io1|display_store~14_combout\) # ((!\io1|cursorVert[2]~34_combout\ & \io1|display_store~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~33_combout\,
	datab => \io1|cursorVert[2]~34_combout\,
	datac => \io1|display_store~20_combout\,
	datad => \io1|display_store~14_combout\,
	combout => \io1|cursorVert[2]~42_combout\);

-- Location: LCCOMB_X30_Y16_N28
\io1|cursorVert[2]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~43_combout\ = (\io1|display_store~21_combout\ & (\io1|display_store~26_combout\ & (\io1|cursorVert[2]~42_combout\ & !\io1|dispState.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~21_combout\,
	datab => \io1|display_store~26_combout\,
	datac => \io1|cursorVert[2]~42_combout\,
	datad => \io1|dispState.idle~q\,
	combout => \io1|cursorVert[2]~43_combout\);

-- Location: LCCOMB_X30_Y14_N6
\io1|cursorVert[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~45_combout\ = (\io1|cursorVert[2]~44_combout\) # ((\io1|cursorVert[2]~43_combout\) # ((\io1|cursorVert[2]~18_combout\ & \io1|dispState.dispWrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~44_combout\,
	datab => \io1|cursorVert[2]~43_combout\,
	datac => \io1|cursorVert[2]~18_combout\,
	datad => \io1|dispState.dispWrite~q\,
	combout => \io1|cursorVert[2]~45_combout\);

-- Location: LCCOMB_X31_Y17_N26
\io1|cursorVert[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~46_combout\ = (\io1|cursorVert[2]~41_combout\) # ((\io1|cursorVert[2]~45_combout\ & (\io1|cursorVert\(2) $ (!\io1|Add39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~41_combout\,
	datab => \io1|cursorVert\(2),
	datac => \io1|cursorVert[2]~45_combout\,
	datad => \io1|Add39~0_combout\,
	combout => \io1|cursorVert[2]~46_combout\);

-- Location: LCCOMB_X32_Y16_N12
\io1|Selector10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector10~6_combout\ = (\io1|LessThan44~0_combout\ & (\io1|Add42~4_combout\ & !\io1|Add42~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|LessThan44~0_combout\,
	datac => \io1|Add42~4_combout\,
	datad => \io1|Add42~14_combout\,
	combout => \io1|Selector10~6_combout\);

-- Location: LCCOMB_X33_Y15_N4
\io1|cursorVert[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~47_combout\ = (\io1|Equal44~0_combout\ & ((\io1|Equal52~1_combout\) # ((\io1|dispByteLatch\(2) & \io1|Equal33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(2),
	datab => \io1|Equal52~1_combout\,
	datac => \io1|Equal44~0_combout\,
	datad => \io1|Equal33~1_combout\,
	combout => \io1|cursorVert[2]~47_combout\);

-- Location: LCCOMB_X33_Y15_N22
\io1|cursorVert[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~48_combout\ = (\io1|cursorVert[2]~47_combout\) # ((\io1|dispByteLatch\(3) & (\io1|display_store~30_combout\ & \io1|Equal42~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|display_store~30_combout\,
	datac => \io1|cursorVert[2]~47_combout\,
	datad => \io1|Equal42~0_combout\,
	combout => \io1|cursorVert[2]~48_combout\);

-- Location: LCCOMB_X32_Y15_N0
\io1|cursorVert[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~49_combout\ = (\io1|display_store~33_combout\) # ((\io1|display_store~25_combout\ & !\io1|cursorVert[2]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|display_store~25_combout\,
	datac => \io1|display_store~33_combout\,
	datad => \io1|cursorVert[2]~48_combout\,
	combout => \io1|cursorVert[2]~49_combout\);

-- Location: FF_X33_Y16_N17
\io1|savedCursorVert[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorVert\(2),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorVert\(2));

-- Location: LCCOMB_X28_Y16_N28
\io1|Selector10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector10~7_combout\ = (!\io1|display_store~31_combout\ & ((\io1|display_store~27_combout\) # ((\io1|Add40~4_combout\ & \io1|Selector9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add40~4_combout\,
	datab => \io1|display_store~27_combout\,
	datac => \io1|display_store~31_combout\,
	datad => \io1|Selector9~0_combout\,
	combout => \io1|Selector10~7_combout\);

-- Location: LCCOMB_X33_Y16_N28
\io1|Selector10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector10~11_combout\ = (!\io1|param1\(6) & (\io1|Add47~4_combout\ & (\io1|Selector10~5_combout\ & !\io1|param1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(6),
	datab => \io1|Add47~4_combout\,
	datac => \io1|Selector10~5_combout\,
	datad => \io1|param1\(5),
	combout => \io1|Selector10~11_combout\);

-- Location: LCCOMB_X32_Y15_N30
\io1|cursorVert[2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~50_combout\ = (\io1|display_store~33_combout\) # (\io1|cursorVert[2]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|display_store~33_combout\,
	datad => \io1|cursorVert[2]~48_combout\,
	combout => \io1|cursorVert[2]~50_combout\);

-- Location: LCCOMB_X32_Y16_N2
\io1|Selector10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector10~8_combout\ = (\io1|cursorVert[2]~50_combout\ & ((\io1|Selector10~7_combout\) # ((\io1|cursorVert[2]~49_combout\)))) # (!\io1|cursorVert[2]~50_combout\ & (((\io1|Selector10~11_combout\ & !\io1|cursorVert[2]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector10~7_combout\,
	datab => \io1|Selector10~11_combout\,
	datac => \io1|cursorVert[2]~50_combout\,
	datad => \io1|cursorVert[2]~49_combout\,
	combout => \io1|Selector10~8_combout\);

-- Location: LCCOMB_X32_Y16_N0
\io1|Selector10~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector10~9_combout\ = (\io1|cursorVert[2]~49_combout\ & ((\io1|Selector10~8_combout\ & ((\io1|savedCursorVert\(2)))) # (!\io1|Selector10~8_combout\ & (\io1|Selector10~6_combout\)))) # (!\io1|cursorVert[2]~49_combout\ & 
-- (((\io1|Selector10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector10~6_combout\,
	datab => \io1|cursorVert[2]~49_combout\,
	datac => \io1|savedCursorVert\(2),
	datad => \io1|Selector10~8_combout\,
	combout => \io1|Selector10~9_combout\);

-- Location: LCCOMB_X31_Y17_N28
\io1|cursorVert[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~53_combout\ = (\io1|cursorVert[2]~76_combout\) # ((\io1|cursorVert[2]~46_combout\) # ((\io1|cursorVert[2]~52_combout\ & \io1|Selector10~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~52_combout\,
	datab => \io1|cursorVert[2]~76_combout\,
	datac => \io1|cursorVert[2]~46_combout\,
	datad => \io1|Selector10~9_combout\,
	combout => \io1|cursorVert[2]~53_combout\);

-- Location: LCCOMB_X31_Y17_N0
\io1|cursorVert[2]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~62_combout\ = (\io1|cursorVert[3]~61_combout\ & ((\io1|cursorVert[2]~53_combout\))) # (!\io1|cursorVert[3]~61_combout\ & (\io1|cursorVert\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[3]~61_combout\,
	datac => \io1|cursorVert\(2),
	datad => \io1|cursorVert[2]~53_combout\,
	combout => \io1|cursorVert[2]~62_combout\);

-- Location: FF_X31_Y17_N1
\io1|cursorVert[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursorVert[2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVert\(2));

-- Location: LCCOMB_X31_Y13_N10
\io1|Equal63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal63~0_combout\ = (((\io1|cursorVert\(3)) # (!\io1|cursorVert\(1))) # (!\io1|cursorVert\(4))) # (!\io1|cursorVert\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(2),
	datab => \io1|cursorVert\(4),
	datac => \io1|cursorVert\(3),
	datad => \io1|cursorVert\(1),
	combout => \io1|Equal63~0_combout\);

-- Location: LCCOMB_X31_Y14_N26
\io1|Selector43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector43~3_combout\ = (\io1|dispState.del3~q\ & ((\io1|Equal63~0_combout\) # ((!\io1|cursorVert\(0)) # (!\io1|LessThan53~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal63~0_combout\,
	datab => \io1|dispState.del3~q\,
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|cursorVert\(0),
	combout => \io1|Selector43~3_combout\);

-- Location: LCCOMB_X30_Y14_N26
\io1|Selector43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector43~2_combout\ = (\io1|Selector43~3_combout\) # ((\io1|dispState~32_combout\ & (!\io1|display_store~20_combout\ & \io1|LessThan43~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState~32_combout\,
	datab => \io1|display_store~20_combout\,
	datac => \io1|LessThan43~0_combout\,
	datad => \io1|Selector43~3_combout\,
	combout => \io1|Selector43~2_combout\);

-- Location: FF_X30_Y14_N27
\io1|dispState.deleteLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector43~2_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.deleteLine~q\);

-- Location: LCCOMB_X30_Y14_N12
\io1|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector65~0_combout\ = (\io1|dispState.deleteLine~q\) # ((\io1|dispState.dispWrite~q\) # ((\io1|dispState.insertLine~q\) # (!\io1|dispState.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.deleteLine~q\,
	datab => \io1|dispState.dispWrite~q\,
	datac => \io1|dispState.insertLine~q\,
	datad => \io1|dispState.idle~q\,
	combout => \io1|Selector65~0_combout\);

-- Location: LCCOMB_X30_Y14_N30
\io1|Selector65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector65~1_combout\ = ((\io1|Selector33~0_combout\) # ((\io1|Selector65~0_combout\ & \io1|dispWR~q\))) # (!\io1|WideOr2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector65~0_combout\,
	datab => \io1|WideOr2~0_combout\,
	datac => \io1|dispWR~q\,
	datad => \io1|Selector33~0_combout\,
	combout => \io1|Selector65~1_combout\);

-- Location: FF_X30_Y14_N31
\io1|dispWR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector65~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispWR~q\);

-- Location: LCCOMB_X28_Y17_N22
\io1|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector6~0_combout\ = (\io1|dispAttWRData~12_combout\ & (((\io1|WideOr1~0_combout\ & \io1|dispByteLatch\(1))))) # (!\io1|dispAttWRData~12_combout\ & (\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(1),
	datab => \io1|dispAttWRData~12_combout\,
	datac => \io1|WideOr1~0_combout\,
	datad => \io1|dispByteLatch\(1),
	combout => \io1|Selector6~0_combout\);

-- Location: FF_X28_Y17_N23
\io1|dispCharWRData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector6~0_combout\,
	ena => \io1|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispCharWRData\(1));

-- Location: LCCOMB_X29_Y17_N22
\io1|Equal58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal58~0_combout\ = (\io1|dispCharWRData\(2) & (!\io1|dispCharWRData\(1) & (\io1|Equal56~1_combout\ & !\io1|dispCharWRData\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispCharWRData\(2),
	datab => \io1|dispCharWRData\(1),
	datac => \io1|Equal56~1_combout\,
	datad => \io1|dispCharWRData\(0),
	combout => \io1|Equal58~0_combout\);

-- Location: LCCOMB_X29_Y17_N8
\io1|cursorVert[2]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~77_combout\ = (\io1|dispState.dispWrite~q\ & ((\io1|Equal57~0_combout\) # ((\io1|cursorVert\(3) & \io1|cursorVert\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|cursorVert\(4),
	datac => \io1|dispState.dispWrite~q\,
	datad => \io1|Equal57~0_combout\,
	combout => \io1|cursorVert[2]~77_combout\);

-- Location: LCCOMB_X29_Y17_N10
\io1|cursorVert[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~55_combout\ = (\io1|cursorVert[2]~77_combout\ & (((!\io1|Equal58~0_combout\ & !\io1|cursorVert~21_combout\)) # (!\io1|Equal57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal58~0_combout\,
	datab => \io1|cursorVert[2]~77_combout\,
	datac => \io1|cursorVert~21_combout\,
	datad => \io1|Equal57~0_combout\,
	combout => \io1|cursorVert[2]~55_combout\);

-- Location: LCCOMB_X29_Y14_N0
\io1|cursorVert[3]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[3]~54_combout\ = (!\io1|Selector11~13_combout\ & ((\io1|LessThan53~1_combout\) # ((!\io1|dispState.clearL2~q\ & !\io1|dispState.clearS2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.clearL2~q\,
	datab => \io1|Selector11~13_combout\,
	datac => \io1|dispState.clearS2~q\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|cursorVert[3]~54_combout\);

-- Location: LCCOMB_X29_Y14_N10
\io1|cursorVert[3]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[3]~56_combout\ = (!\io1|cursorVert[2]~55_combout\ & (!\io1|WideOr2~combout\ & (\n_reset~input_o\ & \io1|cursorVert[3]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~55_combout\,
	datab => \io1|WideOr2~combout\,
	datac => \n_reset~input_o\,
	datad => \io1|cursorVert[3]~54_combout\,
	combout => \io1|cursorVert[3]~56_combout\);

-- Location: LCCOMB_X31_Y16_N4
\io1|cursorVert[2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~57_combout\ = (!\io1|escState~10_combout\ & (!\io1|display_store~26_combout\ & (!\io1|display_store~25_combout\ & !\io1|display_store~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|escState~10_combout\,
	datab => \io1|display_store~26_combout\,
	datac => \io1|display_store~25_combout\,
	datad => \io1|display_store~24_combout\,
	combout => \io1|cursorVert[2]~57_combout\);

-- Location: LCCOMB_X31_Y16_N10
\io1|cursorVert[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~58_combout\ = (\io1|cursorVert[2]~57_combout\) # ((\io1|display_store~28_combout\) # ((!\io1|LessThan43~0_combout\ & \io1|escState~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan43~0_combout\,
	datab => \io1|cursorVert[2]~57_combout\,
	datac => \io1|escState~10_combout\,
	datad => \io1|display_store~28_combout\,
	combout => \io1|cursorVert[2]~58_combout\);

-- Location: LCCOMB_X30_Y19_N6
\io1|cursorVert[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~59_combout\ = (!\io1|display_store~33_combout\ & ((\io1|cursorVert~5_combout\) # ((!\io1|display_store~31_combout\ & \io1|cursorVert[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~31_combout\,
	datab => \io1|cursorVert~5_combout\,
	datac => \io1|cursorVert[2]~58_combout\,
	datad => \io1|display_store~33_combout\,
	combout => \io1|cursorVert[2]~59_combout\);

-- Location: LCCOMB_X30_Y19_N24
\io1|cursorVert[2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~60_combout\ = ((!\io1|display_store~14_combout\ & ((\io1|cursorVert~15_combout\) # (\io1|cursorVert[2]~59_combout\)))) # (!\io1|cursorVert~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert~15_combout\,
	datab => \io1|cursorVert~4_combout\,
	datac => \io1|display_store~14_combout\,
	datad => \io1|cursorVert[2]~59_combout\,
	combout => \io1|cursorVert[2]~60_combout\);

-- Location: LCCOMB_X30_Y19_N2
\io1|cursorVert[3]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[3]~61_combout\ = (\io1|cursorVert[3]~56_combout\ & ((\io1|dispState.idle~q\) # (!\io1|cursorVert[2]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.idle~q\,
	datac => \io1|cursorVert[3]~56_combout\,
	datad => \io1|cursorVert[2]~60_combout\,
	combout => \io1|cursorVert[3]~61_combout\);

-- Location: LCCOMB_X31_Y17_N10
\io1|cursorVert[3]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[3]~64_combout\ = (\io1|cursorVert[2]~45_combout\ & (\io1|cursorVert\(3) $ (((!\io1|cursorVert\(2) & !\io1|Add39~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|cursorVert\(2),
	datac => \io1|cursorVert[2]~45_combout\,
	datad => \io1|Add39~0_combout\,
	combout => \io1|cursorVert[3]~64_combout\);

-- Location: LCCOMB_X31_Y17_N6
\io1|Add51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add51~0_combout\ = \io1|cursorVert\(3) $ (((\io1|cursorVert\(1)) # (\io1|cursorVert\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datac => \io1|cursorVert\(3),
	datad => \io1|cursorVert\(2),
	combout => \io1|Add51~0_combout\);

-- Location: LCCOMB_X31_Y17_N20
\io1|cursorVert[3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[3]~65_combout\ = (\io1|dispState.del3~q\ & (\io1|cursorVert\(3) $ (((\io1|cursorVert\(1) & \io1|cursorVert\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|cursorVert\(2),
	datac => \io1|cursorVert\(3),
	datad => \io1|dispState.del3~q\,
	combout => \io1|cursorVert[3]~65_combout\);

-- Location: LCCOMB_X31_Y17_N12
\io1|cursorVert[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[3]~66_combout\ = (\io1|LessThan53~1_combout\ & ((\io1|cursorVert[3]~65_combout\) # ((!\io1|Add51~0_combout\ & \io1|cursorVert[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add51~0_combout\,
	datab => \io1|cursorVert[2]~39_combout\,
	datac => \io1|LessThan53~1_combout\,
	datad => \io1|cursorVert[3]~65_combout\,
	combout => \io1|cursorVert[3]~66_combout\);

-- Location: LCCOMB_X31_Y17_N2
\io1|cursorVert[3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[3]~67_combout\ = (\io1|cursorVert[3]~64_combout\) # ((\io1|cursorVert[3]~66_combout\) # ((\io1|cursorVertRestore\(3) & \io1|cursorVert[2]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[3]~64_combout\,
	datab => \io1|cursorVertRestore\(3),
	datac => \io1|cursorVert[2]~38_combout\,
	datad => \io1|cursorVert[3]~66_combout\,
	combout => \io1|cursorVert[3]~67_combout\);

-- Location: LCCOMB_X28_Y16_N26
\io1|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector9~1_combout\ = (\io1|Add40~6_combout\ & (!\io1|display_store~27_combout\ & (!\io1|display_store~31_combout\ & \io1|Selector9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add40~6_combout\,
	datab => \io1|display_store~27_combout\,
	datac => \io1|display_store~31_combout\,
	datad => \io1|Selector9~0_combout\,
	combout => \io1|Selector9~1_combout\);

-- Location: FF_X32_Y16_N21
\io1|savedCursorVert[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|cursorVert\(3),
	sload => VCC,
	ena => \io1|savedCursorVert[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|savedCursorVert\(3));

-- Location: LCCOMB_X32_Y16_N30
\io1|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector9~2_combout\ = (\io1|Add42~14_combout\) # ((\io1|Add42~6_combout\) # (!\io1|LessThan44~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Add42~14_combout\,
	datac => \io1|LessThan44~0_combout\,
	datad => \io1|Add42~6_combout\,
	combout => \io1|Selector9~2_combout\);

-- Location: LCCOMB_X35_Y15_N2
\io1|Equal47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal47~3_combout\ = (!\io1|param1\(0) & \io1|Equal47~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(0),
	datad => \io1|Equal47~0_combout\,
	combout => \io1|Equal47~3_combout\);

-- Location: LCCOMB_X35_Y15_N4
\io1|Selector9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector9~3_combout\ = ((\io1|Add47~6_combout\ & ((!\io1|Equal47~3_combout\))) # (!\io1|Add47~6_combout\ & (!\io1|LessThan48~0_combout\))) # (!\io1|Equal47~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add47~6_combout\,
	datab => \io1|LessThan48~0_combout\,
	datac => \io1|Equal47~2_combout\,
	datad => \io1|Equal47~3_combout\,
	combout => \io1|Selector9~3_combout\);

-- Location: LCCOMB_X32_Y15_N4
\io1|Selector9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector9~4_combout\ = (\io1|cursorVert[2]~50_combout\ & (\io1|cursorVert[2]~49_combout\)) # (!\io1|cursorVert[2]~50_combout\ & ((\io1|cursorVert[2]~49_combout\ & (\io1|Selector9~2_combout\)) # (!\io1|cursorVert[2]~49_combout\ & 
-- ((\io1|Selector9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~50_combout\,
	datab => \io1|cursorVert[2]~49_combout\,
	datac => \io1|Selector9~2_combout\,
	datad => \io1|Selector9~3_combout\,
	combout => \io1|Selector9~4_combout\);

-- Location: LCCOMB_X32_Y16_N20
\io1|Selector9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector9~5_combout\ = (\io1|cursorVert[2]~50_combout\ & ((\io1|Selector9~4_combout\ & ((\io1|savedCursorVert\(3)))) # (!\io1|Selector9~4_combout\ & (\io1|Selector9~1_combout\)))) # (!\io1|cursorVert[2]~50_combout\ & (((\io1|Selector9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~50_combout\,
	datab => \io1|Selector9~1_combout\,
	datac => \io1|savedCursorVert\(3),
	datad => \io1|Selector9~4_combout\,
	combout => \io1|Selector9~5_combout\);

-- Location: LCCOMB_X31_Y17_N14
\io1|Add41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Add41~2_combout\ = \io1|cursorVert\(3) $ (((\io1|cursorVert\(1) & (\io1|cursorVert\(0) & \io1|cursorVert\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|cursorVert\(0),
	datac => \io1|cursorVert\(3),
	datad => \io1|cursorVert\(2),
	combout => \io1|Add41~2_combout\);

-- Location: LCCOMB_X31_Y17_N24
\io1|cursorVert[3]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[3]~63_combout\ = (\io1|cursorVert[2]~37_combout\ & ((\io1|Add41~2_combout\) # ((\io1|Selector9~5_combout\ & \io1|cursorVert[2]~52_combout\)))) # (!\io1|cursorVert[2]~37_combout\ & (\io1|Selector9~5_combout\ & 
-- ((\io1|cursorVert[2]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~37_combout\,
	datab => \io1|Selector9~5_combout\,
	datac => \io1|Add41~2_combout\,
	datad => \io1|cursorVert[2]~52_combout\,
	combout => \io1|cursorVert[3]~63_combout\);

-- Location: LCCOMB_X31_Y17_N22
\io1|cursorVert[3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[3]~68_combout\ = (\io1|cursorVert[3]~61_combout\ & ((\io1|cursorVert[3]~67_combout\) # ((\io1|cursorVert[3]~63_combout\)))) # (!\io1|cursorVert[3]~61_combout\ & (((\io1|cursorVert\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[3]~61_combout\,
	datab => \io1|cursorVert[3]~67_combout\,
	datac => \io1|cursorVert\(3),
	datad => \io1|cursorVert[3]~63_combout\,
	combout => \io1|cursorVert[3]~68_combout\);

-- Location: FF_X31_Y17_N23
\io1|cursorVert[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursorVert[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorVert\(3));

-- Location: LCCOMB_X31_Y15_N16
\io1|LessThan43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan43~0_combout\ = (!\io1|cursorVert\(4)) # (!\io1|cursorVert\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursorVert\(3),
	datad => \io1|cursorVert\(4),
	combout => \io1|LessThan43~0_combout\);

-- Location: LCCOMB_X30_Y15_N24
\io1|Selector40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector40~1_combout\ = (\io1|cursorVert[2]~39_combout\) # ((\io1|display_store~27_combout\ & (\io1|LessThan43~0_combout\ & \io1|Selector40~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~27_combout\,
	datab => \io1|LessThan43~0_combout\,
	datac => \io1|cursorVert[2]~39_combout\,
	datad => \io1|Selector40~0_combout\,
	combout => \io1|Selector40~1_combout\);

-- Location: FF_X30_Y15_N25
\io1|dispState.insertLine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector40~1_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.insertLine~q\);

-- Location: FF_X30_Y14_N9
\io1|dispState.ins2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|dispState.insertLine~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.ins2~q\);

-- Location: LCCOMB_X30_Y14_N8
\io1|dispAttWRData~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~12_combout\ = (!\io1|dispState.ins2~q\ & !\io1|dispState.del2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|dispState.ins2~q\,
	datad => \io1|dispState.del2~q\,
	combout => \io1|dispAttWRData~12_combout\);

-- Location: LCCOMB_X28_Y17_N2
\io1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector5~0_combout\ = (\io1|dispAttWRData~12_combout\ & (\io1|dispByteLatch\(2) & (\io1|WideOr1~0_combout\))) # (!\io1|dispAttWRData~12_combout\ & (((\io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(2),
	datab => \io1|dispAttWRData~12_combout\,
	datac => \io1|WideOr1~0_combout\,
	datad => \io1|GEN_2KRAM:dispCharRam|altsyncram_component|auto_generated|q_b\(2),
	combout => \io1|Selector5~0_combout\);

-- Location: FF_X28_Y17_N3
\io1|dispCharWRData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector5~0_combout\,
	ena => \io1|dispCharWRData[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispCharWRData\(2));

-- Location: LCCOMB_X28_Y17_N28
\io1|cursorVert[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursorVert[2]~18_combout\ = ((\io1|dispCharWRData\(0)) # (\io1|dispCharWRData\(2) $ (!\io1|dispCharWRData\(1)))) # (!\io1|Equal56~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispCharWRData\(2),
	datab => \io1|Equal56~1_combout\,
	datac => \io1|dispCharWRData\(1),
	datad => \io1|dispCharWRData\(0),
	combout => \io1|cursorVert[2]~18_combout\);

-- Location: LCCOMB_X30_Y14_N22
\io1|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector38~0_combout\ = (\io1|cursorVert[2]~18_combout\ & (\io1|display_store~37_combout\ & (!\io1|Equal56~2_combout\ & \io1|dispState.dispWrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert[2]~18_combout\,
	datab => \io1|display_store~37_combout\,
	datac => \io1|Equal56~2_combout\,
	datad => \io1|dispState.dispWrite~q\,
	combout => \io1|Selector38~0_combout\);

-- Location: FF_X30_Y14_N23
\io1|dispState.clearChar\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector38~0_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.clearChar~q\);

-- Location: FF_X30_Y14_N25
\io1|dispState.clearC2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|dispState.clearChar~q\,
	sload => VCC,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.clearC2~q\);

-- Location: LCCOMB_X30_Y14_N14
\io1|Selector32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector32~3_combout\ = (\io1|dispState.dispWrite~q\ & ((\io1|Equal56~2_combout\) # ((!\io1|Equal57~0_combout\ & \io1|LessThan43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal57~0_combout\,
	datab => \io1|LessThan43~0_combout\,
	datac => \io1|Equal56~2_combout\,
	datad => \io1|dispState.dispWrite~q\,
	combout => \io1|Selector32~3_combout\);

-- Location: LCCOMB_X30_Y14_N10
\io1|Selector32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector32~2_combout\ = (\io1|LessThan53~1_combout\ & (((\io1|dispState.dispNextLoc~q\ & \io1|LessThan43~0_combout\)) # (!\io1|cursorVert[2]~17_combout\))) # (!\io1|LessThan53~1_combout\ & (\io1|dispState.dispNextLoc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.dispNextLoc~q\,
	datab => \io1|cursorVert[2]~17_combout\,
	datac => \io1|LessThan43~0_combout\,
	datad => \io1|LessThan53~1_combout\,
	combout => \io1|Selector32~2_combout\);

-- Location: LCCOMB_X30_Y14_N0
\io1|Selector32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector32~4_combout\ = (!\io1|Selector32~1_combout\ & (!\io1|dispState.clearC2~q\ & (!\io1|Selector32~3_combout\ & !\io1|Selector32~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector32~1_combout\,
	datab => \io1|dispState.clearC2~q\,
	datac => \io1|Selector32~3_combout\,
	datad => \io1|Selector32~2_combout\,
	combout => \io1|Selector32~4_combout\);

-- Location: FF_X30_Y14_N1
\io1|dispState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector32~4_combout\,
	ena => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispState.idle~q\);

-- Location: LCCOMB_X31_Y19_N20
\io1|paramCount[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[2]~1_combout\ = (\n_reset~input_o\ & (!\io1|dispState.idle~q\ & (!\io1|Equal30~2_combout\ & \io1|display_store~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \io1|dispState.idle~q\,
	datac => \io1|Equal30~2_combout\,
	datad => \io1|display_store~8_combout\,
	combout => \io1|paramCount[2]~1_combout\);

-- Location: LCCOMB_X32_Y17_N30
\io1|param4[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param4[6]~7_combout\ = (\io1|paramCount[2]~1_combout\ & ((\io1|param4[6]~6_combout\) # (\io1|Equal31~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|param4[6]~6_combout\,
	datac => \io1|Equal31~1_combout\,
	datad => \io1|paramCount[2]~1_combout\,
	combout => \io1|param4[6]~7_combout\);

-- Location: LCCOMB_X32_Y17_N18
\io1|param4[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param4[0]~8_combout\ = (\io1|param4[6]~7_combout\ & (!\io1|Equal31~1_combout\ & ((\io1|dispByteLatch\(0))))) # (!\io1|param4[6]~7_combout\ & (((\io1|param4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param4[6]~7_combout\,
	datab => \io1|Equal31~1_combout\,
	datac => \io1|param4\(0),
	datad => \io1|dispByteLatch\(0),
	combout => \io1|param4[0]~8_combout\);

-- Location: FF_X32_Y17_N19
\io1|param4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param4[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param4\(0));

-- Location: LCCOMB_X32_Y17_N20
\io1|param3[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3[0]~7_combout\ = (!\io1|Equal31~1_combout\ & ((\io1|display_store~19_combout\ & ((\io1|param4\(0)))) # (!\io1|display_store~19_combout\ & (\io1|dispByteLatch\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(0),
	datab => \io1|param4\(0),
	datac => \io1|Equal31~1_combout\,
	datad => \io1|display_store~19_combout\,
	combout => \io1|param3[0]~7_combout\);

-- Location: LCCOMB_X35_Y17_N0
\io1|param3[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param3[0]~10_combout\ = (\io1|param3[6]~9_combout\ & (\io1|param3[0]~7_combout\)) # (!\io1|param3[6]~9_combout\ & ((\io1|param3\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param3[0]~7_combout\,
	datac => \io1|param3\(0),
	datad => \io1|param3[6]~9_combout\,
	combout => \io1|param3[0]~10_combout\);

-- Location: FF_X35_Y17_N1
\io1|param3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param3[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param3\(0));

-- Location: LCCOMB_X35_Y17_N22
\io1|param2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2[0]~6_combout\ = (\io1|display_store~19_combout\ & ((\io1|param3\(0)))) # (!\io1|display_store~19_combout\ & (\io1|dispByteLatch\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~19_combout\,
	datab => \io1|dispByteLatch\(0),
	datad => \io1|param3\(0),
	combout => \io1|param2[0]~6_combout\);

-- Location: LCCOMB_X36_Y15_N30
\io1|param2[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param2[0]~9_combout\ = (\io1|param2[6]~8_combout\ & (\io1|param2[0]~6_combout\ & (!\io1|Equal31~1_combout\))) # (!\io1|param2[6]~8_combout\ & (((\io1|param2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2[0]~6_combout\,
	datab => \io1|Equal31~1_combout\,
	datac => \io1|param2\(0),
	datad => \io1|param2[6]~8_combout\,
	combout => \io1|param2[0]~9_combout\);

-- Location: FF_X36_Y15_N31
\io1|param2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param2[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param2\(0));

-- Location: FF_X36_Y15_N19
\io1|param2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param2[1]~10_combout\,
	asdata => \io1|param3\(1),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param2[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param2\(1));

-- Location: FF_X36_Y16_N1
\io1|param1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param1[1]~8_combout\,
	asdata => \io1|param2\(1),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param1[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param1\(1));

-- Location: FF_X36_Y16_N3
\io1|param1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param1[2]~10_combout\,
	asdata => \io1|param2\(2),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param1[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param1\(2));

-- Location: FF_X36_Y16_N5
\io1|param1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param1[3]~12_combout\,
	asdata => \io1|param2\(3),
	sclr => \io1|Equal31~1_combout\,
	sload => \io1|display_store~19_combout\,
	ena => \io1|param1[6]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param1\(3));

-- Location: LCCOMB_X35_Y15_N28
\io1|Equal47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal47~0_combout\ = (!\io1|param1\(3) & (!\io1|param1\(4) & (!\io1|param1\(2) & !\io1|param1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(3),
	datab => \io1|param1\(4),
	datac => \io1|param1\(2),
	datad => \io1|param1\(1),
	combout => \io1|Equal47~0_combout\);

-- Location: LCCOMB_X35_Y15_N12
\io1|display_store~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~32_combout\ = (\io1|Equal44~0_combout\ & (\io1|Equal47~0_combout\ & (\io1|Equal47~2_combout\ & !\io1|param1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal44~0_combout\,
	datab => \io1|Equal47~0_combout\,
	datac => \io1|Equal47~2_combout\,
	datad => \io1|param1\(0),
	combout => \io1|display_store~32_combout\);

-- Location: LCCOMB_X29_Y15_N14
\io1|display_store~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~40_combout\ = (\io1|Equal35~0_combout\ & \io1|display_store~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal35~0_combout\,
	datad => \io1|display_store~32_combout\,
	combout => \io1|display_store~40_combout\);

-- Location: LCCOMB_X30_Y15_N20
\io1|param1[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[6]~6_combout\ = (!\io1|display_store~40_combout\ & (!\io1|display_store~41_combout\ & (!\io1|display_store~14_combout\ & !\io1|display_store~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~40_combout\,
	datab => \io1|display_store~41_combout\,
	datac => \io1|display_store~14_combout\,
	datad => \io1|display_store~33_combout\,
	combout => \io1|param1[6]~6_combout\);

-- Location: LCCOMB_X31_Y19_N18
\io1|param1[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[6]~7_combout\ = (!\io1|display_store~16_combout\ & \io1|param1[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|display_store~16_combout\,
	datad => \io1|param1[6]~6_combout\,
	combout => \io1|param1[6]~7_combout\);

-- Location: LCCOMB_X31_Y19_N22
\io1|escState.processingAdditionalParams~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|escState.processingAdditionalParams~2_combout\ = (\io1|escState~12_combout\ & (\io1|param1[6]~7_combout\ & (\io1|cursorVertRestore[0]~6_combout\ & \io1|escState.processingAdditionalParams~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|escState~12_combout\,
	datab => \io1|param1[6]~7_combout\,
	datac => \io1|cursorVertRestore[0]~6_combout\,
	datad => \io1|escState.processingAdditionalParams~1_combout\,
	combout => \io1|escState.processingAdditionalParams~2_combout\);

-- Location: FF_X31_Y15_N11
\io1|escState.waitForLeftBracket\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|Equal31~1_combout\,
	sload => VCC,
	ena => \io1|escState.processingAdditionalParams~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|escState.waitForLeftBracket~q\);

-- Location: LCCOMB_X31_Y15_N10
\io1|display_store~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~13_combout\ = (\io1|display_store~12_combout\ & (\io1|dispByteLatch\(4) & (\io1|escState.waitForLeftBracket~q\ & \io1|Equal34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~12_combout\,
	datab => \io1|dispByteLatch\(4),
	datac => \io1|escState.waitForLeftBracket~q\,
	datad => \io1|Equal34~0_combout\,
	combout => \io1|display_store~13_combout\);

-- Location: LCCOMB_X31_Y19_N14
\io1|param1[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[6]~15_combout\ = (!\io1|display_store~16_combout\ & (!\io1|display_store~13_combout\ & \io1|param1[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|display_store~16_combout\,
	datac => \io1|display_store~13_combout\,
	datad => \io1|param1[6]~6_combout\,
	combout => \io1|param1[6]~15_combout\);

-- Location: LCCOMB_X31_Y19_N4
\io1|param1[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[6]~16_combout\ = (\io1|paramCount[2]~1_combout\ & ((\io1|Equal31~1_combout\) # ((\io1|param1~14_combout\ & \io1|param1[6]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1~14_combout\,
	datab => \io1|Equal31~1_combout\,
	datac => \io1|param1[6]~15_combout\,
	datad => \io1|paramCount[2]~1_combout\,
	combout => \io1|param1[6]~16_combout\);

-- Location: LCCOMB_X36_Y15_N4
\io1|param1[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[0]~19_combout\ = (!\io1|Equal31~1_combout\ & ((\io1|display_store~19_combout\ & (\io1|param2\(0))) # (!\io1|display_store~19_combout\ & ((\io1|dispByteLatch\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param2\(0),
	datab => \io1|display_store~19_combout\,
	datac => \io1|dispByteLatch\(0),
	datad => \io1|Equal31~1_combout\,
	combout => \io1|param1[0]~19_combout\);

-- Location: LCCOMB_X35_Y15_N6
\io1|param1[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|param1[0]~20_combout\ = (\io1|param1[6]~16_combout\ & ((\io1|param1[0]~19_combout\))) # (!\io1|param1[6]~16_combout\ & (\io1|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|param1[6]~16_combout\,
	datac => \io1|param1\(0),
	datad => \io1|param1[0]~19_combout\,
	combout => \io1|param1[0]~20_combout\);

-- Location: FF_X35_Y15_N7
\io1|param1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|param1[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|param1\(0));

-- Location: LCCOMB_X35_Y15_N16
\io1|Equal47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal47~1_combout\ = (!\io1|param1\(0) & (!\io1|param1\(6) & (!\io1|param1\(5) & \io1|Equal47~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(0),
	datab => \io1|param1\(6),
	datac => \io1|param1\(5),
	datad => \io1|Equal47~0_combout\,
	combout => \io1|Equal47~1_combout\);

-- Location: LCCOMB_X33_Y15_N10
\io1|display_store~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~28_combout\ = (\io1|Equal44~0_combout\ & (\io1|Equal42~0_combout\ & (\io1|dispByteLatch\(3) & \io1|Equal47~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal44~0_combout\,
	datab => \io1|Equal42~0_combout\,
	datac => \io1|dispByteLatch\(3),
	datad => \io1|Equal47~1_combout\,
	combout => \io1|display_store~28_combout\);

-- Location: LCCOMB_X30_Y19_N26
\io1|paramCount[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[1]~9_combout\ = (!\io1|display_store~28_combout\ & (\io1|escState.processingAdditionalParams~0_combout\ & \io1|paramCount[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~28_combout\,
	datab => \io1|escState.processingAdditionalParams~0_combout\,
	datac => \io1|paramCount[1]~0_combout\,
	combout => \io1|paramCount[1]~9_combout\);

-- Location: LCCOMB_X30_Y17_N10
\io1|paramCount[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[1]~10_combout\ = (\io1|display_store~16_combout\ & ((\io1|paramCount\(0) $ (\io1|paramCount\(1))))) # (!\io1|display_store~16_combout\ & (\io1|paramCount[1]~9_combout\ & (\io1|paramCount\(0) $ (!\io1|paramCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|paramCount[1]~9_combout\,
	datab => \io1|paramCount\(0),
	datac => \io1|display_store~16_combout\,
	datad => \io1|paramCount\(1),
	combout => \io1|paramCount[1]~10_combout\);

-- Location: LCCOMB_X31_Y19_N8
\io1|paramCount[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[0]~3_combout\ = (\io1|Equal31~1_combout\) # ((\io1|display_store~13_combout\) # (!\io1|param1[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Equal31~1_combout\,
	datac => \io1|display_store~13_combout\,
	datad => \io1|param1[6]~6_combout\,
	combout => \io1|paramCount[0]~3_combout\);

-- Location: LCCOMB_X30_Y17_N18
\io1|paramCount[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[1]~11_combout\ = (\io1|escState.processingAdditionalParams~1_combout\ & (\io1|paramCount[1]~10_combout\ & ((!\io1|paramCount[0]~3_combout\)))) # (!\io1|escState.processingAdditionalParams~1_combout\ & (((\io1|paramCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|paramCount[1]~10_combout\,
	datab => \io1|escState.processingAdditionalParams~1_combout\,
	datac => \io1|paramCount\(1),
	datad => \io1|paramCount[0]~3_combout\,
	combout => \io1|paramCount[1]~11_combout\);

-- Location: FF_X30_Y17_N19
\io1|paramCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|paramCount[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|paramCount\(1));

-- Location: LCCOMB_X30_Y17_N6
\io1|display_store~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~17_combout\ = (!\io1|dispByteLatch\(6) & ((\io1|paramCount\(2)) # ((\io1|paramCount\(0)) # (\io1|paramCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(6),
	datab => \io1|paramCount\(2),
	datac => \io1|paramCount\(0),
	datad => \io1|paramCount\(1),
	combout => \io1|display_store~17_combout\);

-- Location: LCCOMB_X29_Y15_N28
\io1|display_store~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~18_combout\ = (!\io1|dispByteLatch\(7) & (((!\io1|dispByteLatch\(1) & !\io1|dispByteLatch\(2))) # (!\io1|dispByteLatch\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(1),
	datab => \io1|dispByteLatch\(2),
	datac => \io1|dispByteLatch\(7),
	datad => \io1|dispByteLatch\(3),
	combout => \io1|display_store~18_combout\);

-- Location: LCCOMB_X29_Y15_N16
\io1|display_store~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~19_combout\ = (((!\io1|dispByteLatch\(4)) # (!\io1|dispByteLatch\(5))) # (!\io1|display_store~18_combout\)) # (!\io1|display_store~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~17_combout\,
	datab => \io1|display_store~18_combout\,
	datac => \io1|dispByteLatch\(5),
	datad => \io1|dispByteLatch\(4),
	combout => \io1|display_store~19_combout\);

-- Location: LCCOMB_X32_Y17_N16
\io1|escState.processingAdditionalParams~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|escState.processingAdditionalParams~1_combout\ = (\io1|display_store~19_combout\ & \io1|paramCount[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~19_combout\,
	datad => \io1|paramCount[2]~1_combout\,
	combout => \io1|escState.processingAdditionalParams~1_combout\);

-- Location: LCCOMB_X31_Y19_N30
\io1|paramCount[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[0]~2_combout\ = (!\io1|Equal31~1_combout\ & \io1|display_store~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|Equal31~1_combout\,
	datac => \io1|display_store~13_combout\,
	combout => \io1|paramCount[0]~2_combout\);

-- Location: LCCOMB_X31_Y19_N6
\io1|paramCount[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[0]~4_combout\ = (!\io1|paramCount\(0) & (!\io1|paramCount[0]~3_combout\ & ((\io1|escState.processingAdditionalParams~0_combout\) # (\io1|display_store~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|paramCount\(0),
	datab => \io1|escState.processingAdditionalParams~0_combout\,
	datac => \io1|paramCount[0]~3_combout\,
	datad => \io1|display_store~16_combout\,
	combout => \io1|paramCount[0]~4_combout\);

-- Location: LCCOMB_X31_Y19_N28
\io1|paramCount[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[0]~5_combout\ = (\io1|escState.processingAdditionalParams~1_combout\ & ((\io1|paramCount[0]~2_combout\) # ((\io1|paramCount[0]~4_combout\)))) # (!\io1|escState.processingAdditionalParams~1_combout\ & (((\io1|paramCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|escState.processingAdditionalParams~1_combout\,
	datab => \io1|paramCount[0]~2_combout\,
	datac => \io1|paramCount\(0),
	datad => \io1|paramCount[0]~4_combout\,
	combout => \io1|paramCount[0]~5_combout\);

-- Location: FF_X31_Y19_N29
\io1|paramCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|paramCount[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|paramCount\(0));

-- Location: LCCOMB_X30_Y17_N28
\io1|display_store~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~15_combout\ = (\io1|dispByteLatch\(5) & ((\io1|paramCount\(2)) # ((\io1|paramCount\(0)) # (\io1|paramCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(5),
	datab => \io1|paramCount\(2),
	datac => \io1|paramCount\(0),
	datad => \io1|paramCount\(1),
	combout => \io1|display_store~15_combout\);

-- Location: LCCOMB_X30_Y15_N18
\io1|display_store~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~16_combout\ = (\io1|Equal31~0_combout\ & (!\io1|dispByteLatch\(6) & (\io1|display_store~15_combout\ & \io1|dispByteLatch\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal31~0_combout\,
	datab => \io1|dispByteLatch\(6),
	datac => \io1|display_store~15_combout\,
	datad => \io1|dispByteLatch\(3),
	combout => \io1|display_store~16_combout\);

-- Location: LCCOMB_X30_Y17_N26
\io1|paramCount[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[2]~6_combout\ = (\io1|display_store~16_combout\ & (\io1|paramCount\(0) & \io1|paramCount\(1))) # (!\io1|display_store~16_combout\ & ((\io1|paramCount\(0)) # (\io1|paramCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|display_store~16_combout\,
	datac => \io1|paramCount\(0),
	datad => \io1|paramCount\(1),
	combout => \io1|paramCount[2]~6_combout\);

-- Location: LCCOMB_X30_Y17_N12
\io1|paramCount[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[2]~7_combout\ = (\io1|display_store~16_combout\ & ((\io1|paramCount[2]~6_combout\ $ (\io1|paramCount\(2))))) # (!\io1|display_store~16_combout\ & (!\io1|display_store~11_combout\ & (\io1|paramCount[2]~6_combout\ & \io1|paramCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~11_combout\,
	datab => \io1|display_store~16_combout\,
	datac => \io1|paramCount[2]~6_combout\,
	datad => \io1|paramCount\(2),
	combout => \io1|paramCount[2]~7_combout\);

-- Location: LCCOMB_X30_Y17_N0
\io1|paramCount[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|paramCount[2]~8_combout\ = (\io1|escState.processingAdditionalParams~1_combout\ & (\io1|paramCount[2]~7_combout\ & ((!\io1|paramCount[0]~3_combout\)))) # (!\io1|escState.processingAdditionalParams~1_combout\ & (((\io1|paramCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|paramCount[2]~7_combout\,
	datab => \io1|escState.processingAdditionalParams~1_combout\,
	datac => \io1|paramCount\(2),
	datad => \io1|paramCount[0]~3_combout\,
	combout => \io1|paramCount[2]~8_combout\);

-- Location: FF_X30_Y17_N1
\io1|paramCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|paramCount[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|paramCount\(2));

-- Location: LCCOMB_X30_Y17_N4
\io1|display_store~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~9_combout\ = ((!\io1|paramCount\(2) & (!\io1|paramCount\(0) & !\io1|paramCount\(1)))) # (!\io1|dispByteLatch\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispByteLatch\(3),
	datab => \io1|paramCount\(2),
	datac => \io1|paramCount\(0),
	datad => \io1|paramCount\(1),
	combout => \io1|display_store~9_combout\);

-- Location: LCCOMB_X29_Y15_N30
\io1|display_store~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~11_combout\ = (\io1|dispByteLatch\(4)) # ((\io1|display_store~9_combout\) # (!\io1|display_store~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispByteLatch\(4),
	datac => \io1|display_store~10_combout\,
	datad => \io1|display_store~9_combout\,
	combout => \io1|display_store~11_combout\);

-- Location: LCCOMB_X30_Y17_N24
\io1|escState.processingAdditionalParams~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|escState.processingAdditionalParams~0_combout\ = (!\io1|display_store~11_combout\ & ((\io1|paramCount\(2)) # (\io1|paramCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~11_combout\,
	datab => \io1|paramCount\(2),
	datad => \io1|paramCount\(1),
	combout => \io1|escState.processingAdditionalParams~0_combout\);

-- Location: FF_X31_Y15_N29
\io1|escState.processingAdditionalParams\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|escState.processingAdditionalParams~0_combout\,
	sload => VCC,
	ena => \io1|escState.processingAdditionalParams~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|escState.processingAdditionalParams~q\);

-- Location: LCCOMB_X31_Y15_N6
\io1|dispByteSent~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispByteSent~0_combout\ = (!\io1|escState.processingAdditionalParams~q\ & (\io1|dispByteSent~q\ $ (\io1|dispByteWritten~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|escState.processingAdditionalParams~q\,
	datac => \io1|dispByteSent~q\,
	datad => \io1|dispByteWritten~q\,
	combout => \io1|dispByteSent~0_combout\);

-- Location: LCCOMB_X30_Y14_N28
\io1|dispByteSent~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispByteSent~1_combout\ = \io1|dispByteSent~q\ $ (((\n_reset~input_o\ & (\io1|dispByteSent~0_combout\ & !\io1|dispState.idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_reset~input_o\,
	datab => \io1|dispByteSent~0_combout\,
	datac => \io1|dispByteSent~q\,
	datad => \io1|dispState.idle~q\,
	combout => \io1|dispByteSent~1_combout\);

-- Location: FF_X30_Y14_N29
\io1|dispByteSent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|dispByteSent~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispByteSent~q\);

-- Location: LCCOMB_X31_Y15_N26
\io1|display_store~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~2_combout\ = \io1|dispByteSent~q\ $ (!\io1|dispByteWritten~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|dispByteSent~q\,
	datad => \io1|dispByteWritten~q\,
	combout => \io1|display_store~2_combout\);

-- Location: FF_X26_Y20_N25
\io1|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|dataOut[1]~0_combout\,
	asdata => \io1|display_store~2_combout\,
	sload => \cpu1|ALT_INV_Selector330~2_combout\,
	ena => \io1|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(1));

-- Location: FF_X23_Y21_N17
\io2|rxCurrentByteBuffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io2|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \io2|rxCurrentByteBuffer[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxCurrentByteBuffer\(2));

-- Location: LCCOMB_X23_Y21_N12
\io2|rxCurrentByteBuffer[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxCurrentByteBuffer[1]~feeder_combout\ = \io2|rxCurrentByteBuffer\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxCurrentByteBuffer\(2),
	combout => \io2|rxCurrentByteBuffer[1]~feeder_combout\);

-- Location: FF_X23_Y21_N13
\io2|rxCurrentByteBuffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxCurrentByteBuffer[1]~feeder_combout\,
	ena => \io2|rxCurrentByteBuffer[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxCurrentByteBuffer\(1));

-- Location: LCCOMB_X23_Y21_N24
\io2|rxBuffer~15feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBuffer~15feeder_combout\ = \io2|rxCurrentByteBuffer\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxCurrentByteBuffer\(1),
	combout => \io2|rxBuffer~15feeder_combout\);

-- Location: LCCOMB_X21_Y24_N20
\io2|rxClockCount[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxClockCount[0]~6_combout\ = \io2|rxClockCount\(0) $ (VCC)
-- \io2|rxClockCount[0]~7\ = CARRY(\io2|rxClockCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxClockCount\(0),
	datad => VCC,
	combout => \io2|rxClockCount[0]~6_combout\,
	cout => \io2|rxClockCount[0]~7\);

-- Location: LCCOMB_X21_Y24_N26
\io2|rxClockCount[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxClockCount[3]~12_combout\ = (\io2|rxClockCount\(3) & (!\io2|rxClockCount[2]~11\)) # (!\io2|rxClockCount\(3) & ((\io2|rxClockCount[2]~11\) # (GND)))
-- \io2|rxClockCount[3]~13\ = CARRY((!\io2|rxClockCount[2]~11\) # (!\io2|rxClockCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxClockCount\(3),
	datad => VCC,
	cin => \io2|rxClockCount[2]~11\,
	combout => \io2|rxClockCount[3]~12_combout\,
	cout => \io2|rxClockCount[3]~13\);

-- Location: LCCOMB_X21_Y24_N28
\io2|rxClockCount[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxClockCount[4]~16_combout\ = (\io2|rxClockCount\(4) & (\io2|rxClockCount[3]~13\ $ (GND))) # (!\io2|rxClockCount\(4) & (!\io2|rxClockCount[3]~13\ & VCC))
-- \io2|rxClockCount[4]~17\ = CARRY((\io2|rxClockCount\(4) & !\io2|rxClockCount[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxClockCount\(4),
	datad => VCC,
	cin => \io2|rxClockCount[3]~13\,
	combout => \io2|rxClockCount[4]~16_combout\,
	cout => \io2|rxClockCount[4]~17\);

-- Location: FF_X21_Y24_N29
\io2|rxClockCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxClockCount[4]~16_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|rxClockCount[0]~15_combout\,
	ena => \serialClkEn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxClockCount\(4));

-- Location: LCCOMB_X21_Y24_N4
\io2|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal5~0_combout\ = (\io2|rxClockCount\(2) & (!\io2|rxClockCount\(4) & (\io2|rxClockCount\(1) & \io2|rxClockCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxClockCount\(2),
	datab => \io2|rxClockCount\(4),
	datac => \io2|rxClockCount\(1),
	datad => \io2|rxClockCount\(0),
	combout => \io2|Equal5~0_combout\);

-- Location: LCCOMB_X21_Y24_N30
\io2|rxClockCount[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxClockCount[5]~18_combout\ = \io2|rxClockCount\(5) $ (\io2|rxClockCount[4]~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxClockCount\(5),
	cin => \io2|rxClockCount[4]~17\,
	combout => \io2|rxClockCount[5]~18_combout\);

-- Location: FF_X21_Y24_N31
\io2|rxClockCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxClockCount[5]~18_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|rxClockCount[0]~15_combout\,
	ena => \serialClkEn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxClockCount\(5));

-- Location: LCCOMB_X22_Y24_N22
\io2|rxState.dataBit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxState.dataBit~0_combout\ = !\io2|rxState.idle~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxState.idle~q\,
	combout => \io2|rxState.dataBit~0_combout\);

-- Location: LCCOMB_X21_Y24_N14
\io2|rxState.stopBit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxState.stopBit~0_combout\ = (!\io2|rxClockCount\(3) & (\io2|Equal5~0_combout\ & !\io2|rxClockCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxClockCount\(3),
	datab => \io2|Equal5~0_combout\,
	datac => \io2|rxClockCount\(5),
	combout => \io2|rxState.stopBit~0_combout\);

-- Location: LCCOMB_X22_Y24_N20
\io2|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector3~0_combout\ = (\io2|rxState.dataBit~q\ & !\io2|rxBitCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxState.dataBit~q\,
	datac => \io2|rxBitCount\(0),
	combout => \io2|Selector3~0_combout\);

-- Location: LCCOMB_X21_Y24_N12
\io2|rxCurrentByteBuffer[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxCurrentByteBuffer[0]~2_combout\ = (\io2|rxClockCount\(3) & (\io2|Equal5~0_combout\ & (!\io2|rxClockCount\(5) & \io2|rxState.dataBit~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxClockCount\(3),
	datab => \io2|Equal5~0_combout\,
	datac => \io2|rxClockCount\(5),
	datad => \io2|rxState.dataBit~q\,
	combout => \io2|rxCurrentByteBuffer[0]~2_combout\);

-- Location: LCCOMB_X22_Y24_N4
\io2|rxBitCount[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBitCount[0]~0_combout\ = (\serialClkEn~q\ & ((\io2|rxCurrentByteBuffer[0]~2_combout\) # ((!\io2|rxState.idle~q\ & !\io2|rxdFiltered~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxCurrentByteBuffer[0]~2_combout\,
	datab => \io2|rxState.idle~q\,
	datac => \io2|rxdFiltered~q\,
	datad => \serialClkEn~q\,
	combout => \io2|rxBitCount[0]~0_combout\);

-- Location: FF_X22_Y24_N21
\io2|rxBitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector3~0_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	ena => \io2|rxBitCount[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBitCount\(0));

-- Location: LCCOMB_X22_Y24_N26
\io2|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector2~0_combout\ = (\io2|rxState.dataBit~q\ & (\io2|rxBitCount\(1) $ (\io2|rxBitCount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxState.dataBit~q\,
	datac => \io2|rxBitCount\(1),
	datad => \io2|rxBitCount\(0),
	combout => \io2|Selector2~0_combout\);

-- Location: FF_X22_Y24_N27
\io2|rxBitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector2~0_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	ena => \io2|rxBitCount[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBitCount\(1));

-- Location: LCCOMB_X22_Y24_N18
\io2|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector1~0_combout\ = (\io2|rxState.dataBit~q\ & (\io2|rxBitCount\(2) $ (((\io2|rxBitCount\(1) & \io2|rxBitCount\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxBitCount\(1),
	datab => \io2|rxBitCount\(0),
	datac => \io2|rxBitCount\(2),
	datad => \io2|rxState.dataBit~q\,
	combout => \io2|Selector1~0_combout\);

-- Location: FF_X22_Y24_N19
\io2|rxBitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector1~0_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	ena => \io2|rxBitCount[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBitCount\(2));

-- Location: LCCOMB_X22_Y24_N12
\io2|rxState.stopBit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxState.stopBit~2_combout\ = (\io2|rxBitCount\(0) & (\io2|rxBitCount\(1) & \io2|rxBitCount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxBitCount\(0),
	datac => \io2|rxBitCount\(1),
	datad => \io2|rxBitCount\(2),
	combout => \io2|rxState.stopBit~2_combout\);

-- Location: LCCOMB_X22_Y24_N14
\io2|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector0~0_combout\ = (\io2|rxState.dataBit~q\ & (\io2|rxBitCount\(3) $ (\io2|rxState.stopBit~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxState.dataBit~q\,
	datac => \io2|rxBitCount\(3),
	datad => \io2|rxState.stopBit~2_combout\,
	combout => \io2|Selector0~0_combout\);

-- Location: FF_X22_Y24_N15
\io2|rxBitCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector0~0_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	ena => \io2|rxBitCount[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBitCount\(3));

-- Location: LCCOMB_X22_Y24_N28
\io2|rxState.stopBit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxState.stopBit~3_combout\ = (\io2|rxClockCount[0]~14_combout\ & (((!\io2|rxBitCount\(3) & \io2|rxState.stopBit~2_combout\)) # (!\io2|rxState.dataBit~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxState.dataBit~q\,
	datab => \io2|rxBitCount\(3),
	datac => \io2|rxClockCount[0]~14_combout\,
	datad => \io2|rxState.stopBit~2_combout\,
	combout => \io2|rxState.stopBit~3_combout\);

-- Location: LCCOMB_X22_Y24_N8
\io2|rxState.stopBit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxState.stopBit~1_combout\ = (\io2|rxdFiltered~q\ & !\io2|rxState.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|rxdFiltered~q\,
	datad => \io2|rxState.idle~q\,
	combout => \io2|rxState.stopBit~1_combout\);

-- Location: LCCOMB_X22_Y24_N2
\io2|rxState.stopBit~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxState.stopBit~4_combout\ = (\serialClkEn~q\ & ((\io2|rxState.stopBit~3_combout\) # ((\io2|rxState.stopBit~0_combout\ & \io2|rxState.stopBit~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxState.stopBit~0_combout\,
	datab => \io2|rxState.stopBit~3_combout\,
	datac => \io2|rxState.stopBit~1_combout\,
	datad => \serialClkEn~q\,
	combout => \io2|rxState.stopBit~4_combout\);

-- Location: FF_X22_Y24_N23
\io2|rxState.dataBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxState.dataBit~0_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	ena => \io2|rxState.stopBit~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxState.dataBit~q\);

-- Location: FF_X22_Y24_N17
\io2|rxState.stopBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io2|rxState.dataBit~q\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sload => VCC,
	ena => \io2|rxState.stopBit~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxState.stopBit~q\);

-- Location: LCCOMB_X22_Y24_N6
\io2|rxState.idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxState.idle~0_combout\ = !\io2|rxState.stopBit~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxState.stopBit~q\,
	combout => \io2|rxState.idle~0_combout\);

-- Location: FF_X22_Y24_N7
\io2|rxState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxState.idle~0_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	ena => \io2|rxState.stopBit~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxState.idle~q\);

-- Location: LCCOMB_X21_Y24_N16
\io2|rxClockCount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxClockCount[0]~14_combout\ = (\io2|rxClockCount\(3) & (\io2|Equal5~0_combout\ & (!\io2|rxClockCount\(5) & \io2|rxState.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxClockCount\(3),
	datab => \io2|Equal5~0_combout\,
	datac => \io2|rxClockCount\(5),
	datad => \io2|rxState.idle~q\,
	combout => \io2|rxClockCount[0]~14_combout\);

-- Location: LCCOMB_X22_Y24_N24
\io2|rxClockCount[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxClockCount[0]~15_combout\ = (\io2|rxClockCount[0]~14_combout\) # ((!\io2|rxState.idle~q\ & ((\io2|rxState.stopBit~0_combout\) # (!\io2|rxdFiltered~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxClockCount[0]~14_combout\,
	datab => \io2|rxState.idle~q\,
	datac => \io2|rxdFiltered~q\,
	datad => \io2|rxState.stopBit~0_combout\,
	combout => \io2|rxClockCount[0]~15_combout\);

-- Location: FF_X21_Y24_N21
\io2|rxClockCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxClockCount[0]~6_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|rxClockCount[0]~15_combout\,
	ena => \serialClkEn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxClockCount\(0));

-- Location: LCCOMB_X21_Y24_N22
\io2|rxClockCount[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxClockCount[1]~8_combout\ = (\io2|rxClockCount\(1) & (!\io2|rxClockCount[0]~7\)) # (!\io2|rxClockCount\(1) & ((\io2|rxClockCount[0]~7\) # (GND)))
-- \io2|rxClockCount[1]~9\ = CARRY((!\io2|rxClockCount[0]~7\) # (!\io2|rxClockCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxClockCount\(1),
	datad => VCC,
	cin => \io2|rxClockCount[0]~7\,
	combout => \io2|rxClockCount[1]~8_combout\,
	cout => \io2|rxClockCount[1]~9\);

-- Location: FF_X21_Y24_N23
\io2|rxClockCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxClockCount[1]~8_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|rxClockCount[0]~15_combout\,
	ena => \serialClkEn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxClockCount\(1));

-- Location: LCCOMB_X21_Y24_N24
\io2|rxClockCount[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxClockCount[2]~10_combout\ = (\io2|rxClockCount\(2) & (\io2|rxClockCount[1]~9\ $ (GND))) # (!\io2|rxClockCount\(2) & (!\io2|rxClockCount[1]~9\ & VCC))
-- \io2|rxClockCount[2]~11\ = CARRY((\io2|rxClockCount\(2) & !\io2|rxClockCount[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxClockCount\(2),
	datad => VCC,
	cin => \io2|rxClockCount[1]~9\,
	combout => \io2|rxClockCount[2]~10_combout\,
	cout => \io2|rxClockCount[2]~11\);

-- Location: FF_X21_Y24_N25
\io2|rxClockCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxClockCount[2]~10_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|rxClockCount[0]~15_combout\,
	ena => \serialClkEn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxClockCount\(2));

-- Location: FF_X21_Y24_N27
\io2|rxClockCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxClockCount[3]~12_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|rxClockCount[0]~15_combout\,
	ena => \serialClkEn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxClockCount\(3));

-- Location: LCCOMB_X22_Y24_N16
\io2|rxInPointer[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[5]~10_combout\ = (\io2|rxState.stopBit~q\ & \serialClkEn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|rxState.stopBit~q\,
	datad => \serialClkEn~q\,
	combout => \io2|rxInPointer[5]~10_combout\);

-- Location: LCCOMB_X21_Y24_N10
\io2|rxInPointer[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[5]~11_combout\ = (\io2|rxClockCount\(3) & (\io2|Equal5~0_combout\ & (!\io2|rxClockCount\(5) & \io2|rxInPointer[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxClockCount\(3),
	datab => \io2|Equal5~0_combout\,
	datac => \io2|rxClockCount\(5),
	datad => \io2|rxInPointer[5]~10_combout\,
	combout => \io2|rxInPointer[5]~11_combout\);

-- Location: LCCOMB_X23_Y24_N8
\io2|rxInPointer[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[0]~6_combout\ = \io2|rxInPointer\(0) $ (VCC)
-- \io2|rxInPointer[0]~7\ = CARRY(\io2|rxInPointer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxInPointer\(0),
	datad => VCC,
	combout => \io2|rxInPointer[0]~6_combout\,
	cout => \io2|rxInPointer[0]~7\);

-- Location: LCCOMB_X23_Y24_N30
\io2|rxInPointer[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[0]~feeder_combout\ = \io2|rxInPointer[0]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|rxInPointer[0]~6_combout\,
	combout => \io2|rxInPointer[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N10
\io2|rxInPointer[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[1]~8_combout\ = (\io2|rxInPointer\(1) & (!\io2|rxInPointer[0]~7\)) # (!\io2|rxInPointer\(1) & ((\io2|rxInPointer[0]~7\) # (GND)))
-- \io2|rxInPointer[1]~9\ = CARRY((!\io2|rxInPointer[0]~7\) # (!\io2|rxInPointer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(1),
	datad => VCC,
	cin => \io2|rxInPointer[0]~7\,
	combout => \io2|rxInPointer[1]~8_combout\,
	cout => \io2|rxInPointer[1]~9\);

-- Location: LCCOMB_X23_Y24_N12
\io2|rxInPointer[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[2]~12_combout\ = (\io2|rxInPointer\(2) & (\io2|rxInPointer[1]~9\ $ (GND))) # (!\io2|rxInPointer\(2) & (!\io2|rxInPointer[1]~9\ & VCC))
-- \io2|rxInPointer[2]~13\ = CARRY((\io2|rxInPointer\(2) & !\io2|rxInPointer[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(2),
	datad => VCC,
	cin => \io2|rxInPointer[1]~9\,
	combout => \io2|rxInPointer[2]~12_combout\,
	cout => \io2|rxInPointer[2]~13\);

-- Location: LCCOMB_X23_Y24_N26
\io2|rxInPointer[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[2]~feeder_combout\ = \io2|rxInPointer[2]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxInPointer[2]~12_combout\,
	combout => \io2|rxInPointer[2]~feeder_combout\);

-- Location: FF_X23_Y24_N27
\io2|rxInPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxInPointer[2]~feeder_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|LessThan4~1_combout\,
	ena => \io2|rxInPointer[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxInPointer\(2));

-- Location: LCCOMB_X23_Y24_N14
\io2|rxInPointer[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[3]~14_combout\ = (\io2|rxInPointer\(3) & (!\io2|rxInPointer[2]~13\)) # (!\io2|rxInPointer\(3) & ((\io2|rxInPointer[2]~13\) # (GND)))
-- \io2|rxInPointer[3]~15\ = CARRY((!\io2|rxInPointer[2]~13\) # (!\io2|rxInPointer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxInPointer\(3),
	datad => VCC,
	cin => \io2|rxInPointer[2]~13\,
	combout => \io2|rxInPointer[3]~14_combout\,
	cout => \io2|rxInPointer[3]~15\);

-- Location: LCCOMB_X23_Y24_N0
\io2|rxInPointer[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[3]~feeder_combout\ = \io2|rxInPointer[3]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|rxInPointer[3]~14_combout\,
	combout => \io2|rxInPointer[3]~feeder_combout\);

-- Location: FF_X23_Y24_N1
\io2|rxInPointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxInPointer[3]~feeder_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|LessThan4~1_combout\,
	ena => \io2|rxInPointer[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxInPointer\(3));

-- Location: LCCOMB_X23_Y24_N16
\io2|rxInPointer[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[4]~16_combout\ = (\io2|rxInPointer\(4) & (\io2|rxInPointer[3]~15\ $ (GND))) # (!\io2|rxInPointer\(4) & (!\io2|rxInPointer[3]~15\ & VCC))
-- \io2|rxInPointer[4]~17\ = CARRY((\io2|rxInPointer\(4) & !\io2|rxInPointer[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxInPointer\(4),
	datad => VCC,
	cin => \io2|rxInPointer[3]~15\,
	combout => \io2|rxInPointer[4]~16_combout\,
	cout => \io2|rxInPointer[4]~17\);

-- Location: FF_X23_Y24_N17
\io2|rxInPointer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxInPointer[4]~16_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|LessThan4~1_combout\,
	ena => \io2|rxInPointer[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxInPointer\(4));

-- Location: LCCOMB_X23_Y24_N4
\io2|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan4~0_combout\ = (((!\io2|rxInPointer\(3)) # (!\io2|rxInPointer\(2))) # (!\io2|rxInPointer\(0))) # (!\io2|rxInPointer\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(1),
	datab => \io2|rxInPointer\(0),
	datac => \io2|rxInPointer\(2),
	datad => \io2|rxInPointer\(3),
	combout => \io2|LessThan4~0_combout\);

-- Location: LCCOMB_X23_Y24_N18
\io2|rxInPointer[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[5]~18_combout\ = \io2|rxInPointer[4]~17\ $ (\io2|rxInPointer\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxInPointer\(5),
	cin => \io2|rxInPointer[4]~17\,
	combout => \io2|rxInPointer[5]~18_combout\);

-- Location: FF_X23_Y24_N19
\io2|rxInPointer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxInPointer[5]~18_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|LessThan4~1_combout\,
	ena => \io2|rxInPointer[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxInPointer\(5));

-- Location: LCCOMB_X23_Y24_N22
\io2|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan4~1_combout\ = (\io2|rxInPointer\(4)) # ((\io2|rxInPointer\(5)) # (!\io2|LessThan4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxInPointer\(4),
	datac => \io2|LessThan4~0_combout\,
	datad => \io2|rxInPointer\(5),
	combout => \io2|LessThan4~1_combout\);

-- Location: FF_X23_Y24_N31
\io2|rxInPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxInPointer[0]~feeder_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|LessThan4~1_combout\,
	ena => \io2|rxInPointer[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxInPointer\(0));

-- Location: LCCOMB_X23_Y24_N24
\io2|rxInPointer[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxInPointer[1]~feeder_combout\ = \io2|rxInPointer[1]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxInPointer[1]~8_combout\,
	combout => \io2|rxInPointer[1]~feeder_combout\);

-- Location: FF_X23_Y24_N25
\io2|rxInPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxInPointer[1]~feeder_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|LessThan4~1_combout\,
	ena => \io2|rxInPointer[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxInPointer\(1));

-- Location: LCCOMB_X23_Y24_N20
\io2|rxBuffer~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBuffer~22_combout\ = (!\io2|rxInPointer\(1) & (!\io2|rxInPointer\(0) & (!\io2|rxInPointer\(2) & !\io2|rxInPointer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(1),
	datab => \io2|rxInPointer\(0),
	datac => \io2|rxInPointer\(2),
	datad => \io2|rxInPointer\(3),
	combout => \io2|rxBuffer~22_combout\);

-- Location: LCCOMB_X23_Y24_N6
\io2|rxBuffer~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBuffer~23_combout\ = (\io2|rxInPointer[5]~11_combout\ & (!\io2|func_reset~q\ & \io2|rxBuffer~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer[5]~11_combout\,
	datac => \io2|func_reset~q\,
	datad => \io2|rxBuffer~22_combout\,
	combout => \io2|rxBuffer~23_combout\);

-- Location: FF_X23_Y21_N25
\io2|rxBuffer~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxBuffer~15feeder_combout\,
	ena => \io2|rxBuffer~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBuffer~15_q\);

-- Location: LCCOMB_X23_Y24_N28
\io2|rxBuffer~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBuffer~24_combout\ = (!\io2|func_reset~q\ & \io2|rxInPointer[5]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|func_reset~q\,
	datad => \io2|rxInPointer[5]~11_combout\,
	combout => \io2|rxBuffer~24_combout\);

-- Location: LCCOMB_X24_Y23_N20
\io2|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~0_combout\ = \io2|rxReadPointer\(0) $ (VCC)
-- \io2|Add5~1\ = CARRY(\io2|rxReadPointer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxReadPointer\(0),
	datad => VCC,
	combout => \io2|Add5~0_combout\,
	cout => \io2|Add5~1\);

-- Location: LCCOMB_X24_Y23_N16
\io2|rxReadPointer[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxReadPointer[0]~1_combout\ = (\io2|rxReadPointer[0]~0_combout\ & (((\io2|rxReadPointer\(0))))) # (!\io2|rxReadPointer[0]~0_combout\ & (\io2|LessThan3~1_combout\ & ((\io2|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|LessThan3~1_combout\,
	datab => \io2|rxReadPointer[0]~0_combout\,
	datac => \io2|rxReadPointer\(0),
	datad => \io2|Add5~0_combout\,
	combout => \io2|rxReadPointer[0]~1_combout\);

-- Location: FF_X24_Y23_N17
\io2|rxReadPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|rxReadPointer[0]~1_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxReadPointer\(0));

-- Location: LCCOMB_X24_Y23_N22
\io2|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~2_combout\ = (\io2|rxReadPointer\(1) & (!\io2|Add5~1\)) # (!\io2|rxReadPointer\(1) & ((\io2|Add5~1\) # (GND)))
-- \io2|Add5~3\ = CARRY((!\io2|Add5~1\) # (!\io2|rxReadPointer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxReadPointer\(1),
	datad => VCC,
	cin => \io2|Add5~1\,
	combout => \io2|Add5~2_combout\,
	cout => \io2|Add5~3\);

-- Location: LCCOMB_X24_Y23_N18
\io2|rxReadPointer[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxReadPointer[1]~2_combout\ = (\io2|rxReadPointer[0]~0_combout\ & (((\io2|rxReadPointer\(1))))) # (!\io2|rxReadPointer[0]~0_combout\ & (\io2|Add5~2_combout\ & ((\io2|LessThan3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Add5~2_combout\,
	datab => \io2|rxReadPointer[0]~0_combout\,
	datac => \io2|rxReadPointer\(1),
	datad => \io2|LessThan3~1_combout\,
	combout => \io2|rxReadPointer[1]~2_combout\);

-- Location: FF_X24_Y23_N19
\io2|rxReadPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|rxReadPointer[1]~2_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxReadPointer\(1));

-- Location: LCCOMB_X24_Y23_N24
\io2|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~4_combout\ = (\io2|rxReadPointer\(2) & (\io2|Add5~3\ $ (GND))) # (!\io2|rxReadPointer\(2) & (!\io2|Add5~3\ & VCC))
-- \io2|Add5~5\ = CARRY((\io2|rxReadPointer\(2) & !\io2|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxReadPointer\(2),
	datad => VCC,
	cin => \io2|Add5~3\,
	combout => \io2|Add5~4_combout\,
	cout => \io2|Add5~5\);

-- Location: LCCOMB_X24_Y23_N8
\io2|rxReadPointer[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxReadPointer[2]~3_combout\ = (\io2|rxReadPointer[0]~0_combout\ & (((\io2|rxReadPointer\(2))))) # (!\io2|rxReadPointer[0]~0_combout\ & (\io2|LessThan3~1_combout\ & ((\io2|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|LessThan3~1_combout\,
	datab => \io2|rxReadPointer[0]~0_combout\,
	datac => \io2|rxReadPointer\(2),
	datad => \io2|Add5~4_combout\,
	combout => \io2|rxReadPointer[2]~3_combout\);

-- Location: FF_X24_Y23_N9
\io2|rxReadPointer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|rxReadPointer[2]~3_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxReadPointer\(2));

-- Location: LCCOMB_X24_Y23_N26
\io2|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~6_combout\ = (\io2|rxReadPointer\(3) & (!\io2|Add5~5\)) # (!\io2|rxReadPointer\(3) & ((\io2|Add5~5\) # (GND)))
-- \io2|Add5~7\ = CARRY((!\io2|Add5~5\) # (!\io2|rxReadPointer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxReadPointer\(3),
	datad => VCC,
	cin => \io2|Add5~5\,
	combout => \io2|Add5~6_combout\,
	cout => \io2|Add5~7\);

-- Location: LCCOMB_X24_Y23_N14
\io2|rxReadPointer[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxReadPointer[3]~4_combout\ = (\io2|rxReadPointer[0]~0_combout\ & (((\io2|rxReadPointer\(3))))) # (!\io2|rxReadPointer[0]~0_combout\ & (\io2|Add5~6_combout\ & ((\io2|LessThan3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Add5~6_combout\,
	datab => \io2|rxReadPointer[0]~0_combout\,
	datac => \io2|rxReadPointer\(3),
	datad => \io2|LessThan3~1_combout\,
	combout => \io2|rxReadPointer[3]~4_combout\);

-- Location: FF_X24_Y23_N15
\io2|rxReadPointer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|rxReadPointer[3]~4_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxReadPointer\(3));

-- Location: LCCOMB_X24_Y23_N28
\io2|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~8_combout\ = (\io2|rxReadPointer\(4) & (\io2|Add5~7\ $ (GND))) # (!\io2|rxReadPointer\(4) & (!\io2|Add5~7\ & VCC))
-- \io2|Add5~9\ = CARRY((\io2|rxReadPointer\(4) & !\io2|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxReadPointer\(4),
	datad => VCC,
	cin => \io2|Add5~7\,
	combout => \io2|Add5~8_combout\,
	cout => \io2|Add5~9\);

-- Location: LCCOMB_X24_Y23_N30
\io2|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~10_combout\ = \io2|Add5~9\ $ (\io2|rxReadPointer\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxReadPointer\(5),
	cin => \io2|Add5~9\,
	combout => \io2|Add5~10_combout\);

-- Location: LCCOMB_X24_Y23_N10
\io2|rxReadPointer[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxReadPointer[5]~6_combout\ = (\io2|rxReadPointer[0]~0_combout\ & (((\io2|rxReadPointer\(5))))) # (!\io2|rxReadPointer[0]~0_combout\ & (\io2|LessThan3~1_combout\ & ((\io2|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|LessThan3~1_combout\,
	datab => \io2|rxReadPointer[0]~0_combout\,
	datac => \io2|rxReadPointer\(5),
	datad => \io2|Add5~10_combout\,
	combout => \io2|rxReadPointer[5]~6_combout\);

-- Location: FF_X24_Y23_N11
\io2|rxReadPointer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|rxReadPointer[5]~6_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxReadPointer\(5));

-- Location: LCCOMB_X23_Y23_N18
\io2|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan3~0_combout\ = (((!\io2|rxReadPointer\(0)) # (!\io2|rxReadPointer\(2))) # (!\io2|rxReadPointer\(1))) # (!\io2|rxReadPointer\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(3),
	datab => \io2|rxReadPointer\(1),
	datac => \io2|rxReadPointer\(2),
	datad => \io2|rxReadPointer\(0),
	combout => \io2|LessThan3~0_combout\);

-- Location: LCCOMB_X23_Y23_N16
\io2|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan3~1_combout\ = (!\io2|rxReadPointer\(4) & (!\io2|rxReadPointer\(5) & \io2|LessThan3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxReadPointer\(4),
	datac => \io2|rxReadPointer\(5),
	datad => \io2|LessThan3~0_combout\,
	combout => \io2|LessThan3~1_combout\);

-- Location: LCCOMB_X24_Y23_N4
\io2|rxReadPointer[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxReadPointer[4]~5_combout\ = (\io2|rxReadPointer[0]~0_combout\ & (((\io2|rxReadPointer\(4))))) # (!\io2|rxReadPointer[0]~0_combout\ & (\io2|LessThan3~1_combout\ & ((\io2|Add5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|LessThan3~1_combout\,
	datab => \io2|rxReadPointer[0]~0_combout\,
	datac => \io2|rxReadPointer\(4),
	datad => \io2|Add5~8_combout\,
	combout => \io2|rxReadPointer[4]~5_combout\);

-- Location: FF_X24_Y23_N5
\io2|rxReadPointer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|rxReadPointer[4]~5_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxReadPointer\(4));

-- Location: LCCOMB_X23_Y23_N30
\io2|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal0~2_combout\ = (\io2|rxInPointer\(4) & (\io2|rxReadPointer\(4) & (\io2|rxReadPointer\(5) $ (!\io2|rxInPointer\(5))))) # (!\io2|rxInPointer\(4) & (!\io2|rxReadPointer\(4) & (\io2|rxReadPointer\(5) $ (!\io2|rxInPointer\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(4),
	datab => \io2|rxReadPointer\(4),
	datac => \io2|rxReadPointer\(5),
	datad => \io2|rxInPointer\(5),
	combout => \io2|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y23_N22
\io2|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal0~0_combout\ = (\io2|rxInPointer\(1) & (\io2|rxReadPointer\(1) & (\io2|rxInPointer\(0) $ (!\io2|rxReadPointer\(0))))) # (!\io2|rxInPointer\(1) & (!\io2|rxReadPointer\(1) & (\io2|rxInPointer\(0) $ (!\io2|rxReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(1),
	datab => \io2|rxReadPointer\(1),
	datac => \io2|rxInPointer\(0),
	datad => \io2|rxReadPointer\(0),
	combout => \io2|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y23_N24
\io2|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal0~1_combout\ = (\io2|rxReadPointer\(3) & (\io2|rxInPointer\(3) & (\io2|rxReadPointer\(2) $ (!\io2|rxInPointer\(2))))) # (!\io2|rxReadPointer\(3) & (!\io2|rxInPointer\(3) & (\io2|rxReadPointer\(2) $ (!\io2|rxInPointer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(3),
	datab => \io2|rxReadPointer\(2),
	datac => \io2|rxInPointer\(2),
	datad => \io2|rxInPointer\(3),
	combout => \io2|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y23_N24
\io2|rxReadPointer[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxReadPointer[0]~0_combout\ = ((\io2|Equal0~2_combout\ & (\io2|Equal0~0_combout\ & \io2|Equal0~1_combout\))) # (!\cpu1|Selector330~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal0~2_combout\,
	datab => \io2|Equal0~0_combout\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \io2|Equal0~1_combout\,
	combout => \io2|rxReadPointer[0]~0_combout\);

-- Location: LCCOMB_X26_Y21_N8
\io2|rxReadPointer[0]~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxReadPointer[0]~0_wirecell_combout\ = !\io2|rxReadPointer[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxReadPointer[0]~0_combout\,
	combout => \io2|rxReadPointer[0]~0_wirecell_combout\);

-- Location: LCCOMB_X23_Y21_N10
\io2|rxCurrentByteBuffer[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxCurrentByteBuffer[0]~feeder_combout\ = \io2|rxCurrentByteBuffer\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxCurrentByteBuffer\(1),
	combout => \io2|rxCurrentByteBuffer[0]~feeder_combout\);

-- Location: FF_X23_Y21_N11
\io2|rxCurrentByteBuffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxCurrentByteBuffer[0]~feeder_combout\,
	ena => \io2|rxCurrentByteBuffer[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxCurrentByteBuffer\(0));

-- Location: LCCOMB_X24_Y23_N12
\io2|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~12_combout\ = (!\io2|rxReadPointer\(5) & (\io2|LessThan3~0_combout\ & (!\io2|rxReadPointer\(4) & \io2|Add5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(5),
	datab => \io2|LessThan3~0_combout\,
	datac => \io2|rxReadPointer\(4),
	datad => \io2|Add5~0_combout\,
	combout => \io2|Add5~12_combout\);

-- Location: LCCOMB_X24_Y23_N6
\io2|Add5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~13_combout\ = (!\io2|rxReadPointer\(5) & (!\io2|rxReadPointer\(4) & (\io2|Add5~2_combout\ & \io2|LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(5),
	datab => \io2|rxReadPointer\(4),
	datac => \io2|Add5~2_combout\,
	datad => \io2|LessThan3~0_combout\,
	combout => \io2|Add5~13_combout\);

-- Location: LCCOMB_X24_Y23_N0
\io2|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~14_combout\ = (!\io2|rxReadPointer\(5) & (\io2|LessThan3~0_combout\ & (!\io2|rxReadPointer\(4) & \io2|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(5),
	datab => \io2|LessThan3~0_combout\,
	datac => \io2|rxReadPointer\(4),
	datad => \io2|Add5~4_combout\,
	combout => \io2|Add5~14_combout\);

-- Location: LCCOMB_X24_Y23_N2
\io2|Add5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add5~15_combout\ = (!\io2|rxReadPointer\(5) & (!\io2|rxReadPointer\(4) & (\io2|Add5~6_combout\ & \io2|LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(5),
	datab => \io2|rxReadPointer\(4),
	datac => \io2|Add5~6_combout\,
	datad => \io2|LessThan3~0_combout\,
	combout => \io2|Add5~15_combout\);

-- Location: M9K_X25_Y21_N0
\io2|rxBuffer_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "bufferedUART:io2|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \io2|rxBuffer~24_combout\,
	portbre => VCC,
	portbaddrstall => \io2|ALT_INV_rxReadPointer[0]~0_wirecell_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \n_RD_uart~clkctrl_outclk\,
	ena0 => \io2|rxBuffer~24_combout\,
	portadatain => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y21_N28
\io2|rxBuffer~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBuffer~25_combout\ = (\io2|rxBuffer~13_q\) # (!\io2|rxReadPointer[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|rxBuffer~13_q\,
	datad => \io2|rxReadPointer[0]~0_combout\,
	combout => \io2|rxBuffer~25_combout\);

-- Location: FF_X24_Y21_N29
\io2|rxBuffer~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|rxBuffer~25_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBuffer~13_q\);

-- Location: LCCOMB_X24_Y21_N4
\io2|dataOut[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|dataOut[1]~0_combout\ = (\io2|rxBuffer~13_q\ & ((\io2|rxBuffer_rtl_0|auto_generated|ram_block1a1\))) # (!\io2|rxBuffer~13_q\ & (\io2|rxBuffer~15_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxBuffer~15_q\,
	datab => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a1\,
	datad => \io2|rxBuffer~13_q\,
	combout => \io2|dataOut[1]~0_combout\);

-- Location: CLKCTRL_G14
\n_WR_uart~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \n_WR_uart~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \n_WR_uart~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y23_N2
\io2|txState.dataBit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txState.dataBit~0_combout\ = !\io2|txState.idle~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|txState.idle~q\,
	combout => \io2|txState.dataBit~0_combout\);

-- Location: LCCOMB_X19_Y24_N16
\io2|txClockCount[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txClockCount[0]~6_combout\ = \io2|txClockCount\(0) $ (VCC)
-- \io2|txClockCount[0]~7\ = CARRY(\io2|txClockCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|txClockCount\(0),
	datad => VCC,
	combout => \io2|txClockCount[0]~6_combout\,
	cout => \io2|txClockCount[0]~7\);

-- Location: LCCOMB_X19_Y24_N10
\io2|txd~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txd~4_combout\ = (\io2|Selector25~0_combout\) # (!\io2|txState.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|txState.idle~q\,
	datac => \io2|Selector25~0_combout\,
	combout => \io2|txd~4_combout\);

-- Location: LCCOMB_X19_Y24_N18
\io2|txClockCount[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txClockCount[1]~9_combout\ = (\io2|txClockCount\(1) & (!\io2|txClockCount[0]~7\)) # (!\io2|txClockCount\(1) & ((\io2|txClockCount[0]~7\) # (GND)))
-- \io2|txClockCount[1]~10\ = CARRY((!\io2|txClockCount[0]~7\) # (!\io2|txClockCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|txClockCount\(1),
	datad => VCC,
	cin => \io2|txClockCount[0]~7\,
	combout => \io2|txClockCount[1]~9_combout\,
	cout => \io2|txClockCount[1]~10\);

-- Location: FF_X19_Y24_N19
\io2|txClockCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txClockCount[1]~9_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|txd~4_combout\,
	ena => \io2|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txClockCount\(1));

-- Location: LCCOMB_X19_Y24_N20
\io2|txClockCount[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txClockCount[2]~11_combout\ = (\io2|txClockCount\(2) & (\io2|txClockCount[1]~10\ $ (GND))) # (!\io2|txClockCount\(2) & (!\io2|txClockCount[1]~10\ & VCC))
-- \io2|txClockCount[2]~12\ = CARRY((\io2|txClockCount\(2) & !\io2|txClockCount[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|txClockCount\(2),
	datad => VCC,
	cin => \io2|txClockCount[1]~10\,
	combout => \io2|txClockCount[2]~11_combout\,
	cout => \io2|txClockCount[2]~12\);

-- Location: FF_X19_Y24_N21
\io2|txClockCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txClockCount[2]~11_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|txd~4_combout\,
	ena => \io2|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txClockCount\(2));

-- Location: LCCOMB_X19_Y24_N22
\io2|txClockCount[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txClockCount[3]~13_combout\ = (\io2|txClockCount\(3) & (!\io2|txClockCount[2]~12\)) # (!\io2|txClockCount\(3) & ((\io2|txClockCount[2]~12\) # (GND)))
-- \io2|txClockCount[3]~14\ = CARRY((!\io2|txClockCount[2]~12\) # (!\io2|txClockCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txClockCount\(3),
	datad => VCC,
	cin => \io2|txClockCount[2]~12\,
	combout => \io2|txClockCount[3]~13_combout\,
	cout => \io2|txClockCount[3]~14\);

-- Location: FF_X19_Y24_N23
\io2|txClockCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txClockCount[3]~13_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|txd~4_combout\,
	ena => \io2|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txClockCount\(3));

-- Location: LCCOMB_X19_Y24_N24
\io2|txClockCount[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txClockCount[4]~15_combout\ = (\io2|txClockCount\(4) & (\io2|txClockCount[3]~14\ $ (GND))) # (!\io2|txClockCount\(4) & (!\io2|txClockCount[3]~14\ & VCC))
-- \io2|txClockCount[4]~16\ = CARRY((\io2|txClockCount\(4) & !\io2|txClockCount[3]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|txClockCount\(4),
	datad => VCC,
	cin => \io2|txClockCount[3]~14\,
	combout => \io2|txClockCount[4]~15_combout\,
	cout => \io2|txClockCount[4]~16\);

-- Location: FF_X19_Y24_N25
\io2|txClockCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txClockCount[4]~15_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|txd~4_combout\,
	ena => \io2|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txClockCount\(4));

-- Location: LCCOMB_X19_Y24_N26
\io2|txClockCount[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txClockCount[5]~17_combout\ = \io2|txClockCount\(5) $ (\io2|txClockCount[4]~16\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txClockCount\(5),
	cin => \io2|txClockCount[4]~16\,
	combout => \io2|txClockCount[5]~17_combout\);

-- Location: FF_X19_Y24_N27
\io2|txClockCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txClockCount[5]~17_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|txd~4_combout\,
	ena => \io2|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txClockCount\(5));

-- Location: LCCOMB_X19_Y24_N8
\io2|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal7~1_combout\ = (\io2|Equal7~0_combout\ & (!\io2|txClockCount\(5) & !\io2|txClockCount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal7~0_combout\,
	datac => \io2|txClockCount\(5),
	datad => \io2|txClockCount\(4),
	combout => \io2|Equal7~1_combout\);

-- Location: IOIBUF_X21_Y29_N1
\cts1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_cts1,
	o => \cts1~input_o\);

-- Location: LCCOMB_X20_Y23_N28
\io2|txd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txd~1_combout\ = (!\io2|txState.idle~q\ & ((\cts1~input_o\) # (\io2|txByteWritten~q\ $ (!\io2|txByteSent~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txState.idle~q\,
	datab => \io2|txByteWritten~q\,
	datac => \cts1~input_o\,
	datad => \io2|txByteSent~q\,
	combout => \io2|txd~1_combout\);

-- Location: LCCOMB_X20_Y23_N0
\io2|txClockCount[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txClockCount[0]~8_combout\ = (\serialClkEn~q\ & (!\io2|txd~1_combout\ & ((!\io2|txState.stopBit~q\) # (!\io2|Equal7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \serialClkEn~q\,
	datab => \io2|Equal7~1_combout\,
	datac => \io2|txState.stopBit~q\,
	datad => \io2|txd~1_combout\,
	combout => \io2|txClockCount[0]~8_combout\);

-- Location: FF_X19_Y24_N17
\io2|txClockCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txClockCount[0]~6_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sclr => \io2|txd~4_combout\,
	ena => \io2|txClockCount[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txClockCount\(0));

-- Location: LCCOMB_X19_Y24_N12
\io2|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal7~0_combout\ = (\io2|txClockCount\(0) & (\io2|txClockCount\(2) & (\io2|txClockCount\(3) & \io2|txClockCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txClockCount\(0),
	datab => \io2|txClockCount\(2),
	datac => \io2|txClockCount\(3),
	datad => \io2|txClockCount\(1),
	combout => \io2|Equal7~0_combout\);

-- Location: LCCOMB_X19_Y24_N30
\io2|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector25~0_combout\ = (\io2|Equal7~0_combout\ & (!\io2|txClockCount\(4) & (!\io2|txClockCount\(5) & \io2|txState.dataBit~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal7~0_combout\,
	datab => \io2|txClockCount\(4),
	datac => \io2|txClockCount\(5),
	datad => \io2|txState.dataBit~q\,
	combout => \io2|Selector25~0_combout\);

-- Location: LCCOMB_X20_Y23_N6
\io2|txBitCount[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBitCount[0]~0_combout\ = (\serialClkEn~q\ & ((\io2|txByteSent~0_combout\) # ((!\io2|Equal8~0_combout\ & \io2|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal8~0_combout\,
	datab => \serialClkEn~q\,
	datac => \io2|Selector25~0_combout\,
	datad => \io2|txByteSent~0_combout\,
	combout => \io2|txBitCount[0]~0_combout\);

-- Location: LCCOMB_X19_Y23_N16
\io2|txBitCount[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBitCount[0]~2_combout\ = (\io2|txBitCount\(0) & ((!\io2|txBitCount[0]~0_combout\))) # (!\io2|txBitCount\(0) & (\io2|txState.dataBit~q\ & \io2|txBitCount[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txState.dataBit~q\,
	datac => \io2|txBitCount\(0),
	datad => \io2|txBitCount[0]~0_combout\,
	combout => \io2|txBitCount[0]~2_combout\);

-- Location: FF_X19_Y23_N17
\io2|txBitCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txBitCount[0]~2_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBitCount\(0));

-- Location: LCCOMB_X19_Y23_N18
\io2|txBitCount[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBitCount[1]~3_combout\ = (\io2|txBitCount[0]~0_combout\ & (\io2|txState.dataBit~q\ & (\io2|txBitCount\(0) $ (\io2|txBitCount\(1))))) # (!\io2|txBitCount[0]~0_combout\ & (((\io2|txBitCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txState.dataBit~q\,
	datab => \io2|txBitCount\(0),
	datac => \io2|txBitCount\(1),
	datad => \io2|txBitCount[0]~0_combout\,
	combout => \io2|txBitCount[1]~3_combout\);

-- Location: FF_X19_Y23_N19
\io2|txBitCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txBitCount[1]~3_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBitCount\(1));

-- Location: LCCOMB_X19_Y23_N2
\io2|Add9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add9~1_combout\ = \io2|txBitCount\(2) $ (((\io2|txBitCount\(0) & \io2|txBitCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|txBitCount\(0),
	datac => \io2|txBitCount\(2),
	datad => \io2|txBitCount\(1),
	combout => \io2|Add9~1_combout\);

-- Location: LCCOMB_X19_Y23_N8
\io2|txBitCount[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBitCount[2]~4_combout\ = (\io2|txBitCount[0]~0_combout\ & (\io2|txState.dataBit~q\ & (\io2|Add9~1_combout\))) # (!\io2|txBitCount[0]~0_combout\ & (((\io2|txBitCount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txState.dataBit~q\,
	datab => \io2|Add9~1_combout\,
	datac => \io2|txBitCount\(2),
	datad => \io2|txBitCount[0]~0_combout\,
	combout => \io2|txBitCount[2]~4_combout\);

-- Location: FF_X19_Y23_N9
\io2|txBitCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txBitCount[2]~4_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBitCount\(2));

-- Location: LCCOMB_X19_Y23_N28
\io2|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add9~0_combout\ = \io2|txBitCount\(3) $ (((\io2|txBitCount\(0) & (\io2|txBitCount\(2) & \io2|txBitCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txBitCount\(3),
	datab => \io2|txBitCount\(0),
	datac => \io2|txBitCount\(2),
	datad => \io2|txBitCount\(1),
	combout => \io2|Add9~0_combout\);

-- Location: LCCOMB_X19_Y23_N22
\io2|txBitCount[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBitCount[3]~1_combout\ = (\io2|txBitCount[0]~0_combout\ & (\io2|txState.dataBit~q\ & (\io2|Add9~0_combout\))) # (!\io2|txBitCount[0]~0_combout\ & (((\io2|txBitCount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txState.dataBit~q\,
	datab => \io2|Add9~0_combout\,
	datac => \io2|txBitCount\(3),
	datad => \io2|txBitCount[0]~0_combout\,
	combout => \io2|txBitCount[3]~1_combout\);

-- Location: FF_X19_Y23_N23
\io2|txBitCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txBitCount[3]~1_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBitCount\(3));

-- Location: LCCOMB_X19_Y23_N14
\io2|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal8~0_combout\ = (\io2|txBitCount\(3) & (!\io2|txBitCount\(0) & (!\io2|txBitCount\(2) & !\io2|txBitCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txBitCount\(3),
	datab => \io2|txBitCount\(0),
	datac => \io2|txBitCount\(2),
	datad => \io2|txBitCount\(1),
	combout => \io2|Equal8~0_combout\);

-- Location: LCCOMB_X20_Y23_N8
\io2|txState.idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txState.idle~0_combout\ = (\io2|Equal7~1_combout\ & (\io2|txState.idle~q\ & ((\io2|Equal8~0_combout\) # (!\io2|txState.dataBit~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal8~0_combout\,
	datab => \io2|Equal7~1_combout\,
	datac => \io2|txState.idle~q\,
	datad => \io2|txState.dataBit~q\,
	combout => \io2|txState.idle~0_combout\);

-- Location: LCCOMB_X20_Y23_N14
\io2|txState.idle~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txState.idle~1_combout\ = (\serialClkEn~q\ & ((\io2|txState.idle~0_combout\) # (\io2|txByteSent~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \serialClkEn~q\,
	datac => \io2|txState.idle~0_combout\,
	datad => \io2|txByteSent~0_combout\,
	combout => \io2|txState.idle~1_combout\);

-- Location: FF_X20_Y23_N3
\io2|txState.dataBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txState.dataBit~0_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	ena => \io2|txState.idle~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txState.dataBit~q\);

-- Location: FF_X20_Y23_N1
\io2|txState.stopBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io2|txState.dataBit~q\,
	clrn => \io2|ALT_INV_func_reset~q\,
	sload => VCC,
	ena => \io2|txState.idle~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txState.stopBit~q\);

-- Location: LCCOMB_X20_Y23_N22
\io2|txState.idle~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txState.idle~2_combout\ = !\io2|txState.stopBit~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|txState.stopBit~q\,
	combout => \io2|txState.idle~2_combout\);

-- Location: FF_X20_Y23_N23
\io2|txState.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txState.idle~2_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	ena => \io2|txState.idle~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txState.idle~q\);

-- Location: LCCOMB_X20_Y23_N10
\io2|txByteSent~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteSent~0_combout\ = (!\io2|txState.idle~q\ & (!\cts1~input_o\ & (\io2|txByteWritten~q\ $ (\io2|txByteSent~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txState.idle~q\,
	datab => \io2|txByteWritten~q\,
	datac => \cts1~input_o\,
	datad => \io2|txByteSent~q\,
	combout => \io2|txByteSent~0_combout\);

-- Location: LCCOMB_X20_Y23_N18
\io2|txByteSent~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteSent~1_combout\ = \io2|txByteSent~q\ $ (((\serialClkEn~q\ & \io2|txByteSent~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \serialClkEn~q\,
	datac => \io2|txByteSent~q\,
	datad => \io2|txByteSent~0_combout\,
	combout => \io2|txByteSent~1_combout\);

-- Location: FF_X20_Y23_N19
\io2|txByteSent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txByteSent~1_combout\,
	clrn => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteSent~q\);

-- Location: LCCOMB_X20_Y22_N0
\io2|txByteWritten~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteWritten~0_combout\ = !\io2|txByteSent~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|txByteSent~q\,
	combout => \io2|txByteWritten~0_combout\);

-- Location: FF_X20_Y22_N1
\io2|txByteWritten\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	d => \io2|txByteWritten~0_combout\,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteWritten~q\);

-- Location: LCCOMB_X19_Y23_N12
\io2|tx_fsm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|tx_fsm~0_combout\ = \io2|txByteWritten~q\ $ (!\io2|txByteSent~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|txByteWritten~q\,
	datad => \io2|txByteSent~q\,
	combout => \io2|tx_fsm~0_combout\);

-- Location: FF_X24_Y21_N5
\io2|dataOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|dataOut[1]~0_combout\,
	asdata => \io2|tx_fsm~0_combout\,
	sload => \cpu1|ALT_INV_Selector330~2_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(1));

-- Location: LCCOMB_X15_Y14_N8
\cpu1|addr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr~3_combout\ = ((\cpu1|state.pshu_cc_state~q\) # ((!\cpu1|WideOr68~1_combout\) # (!\cpu1|WideOr101~2_combout\))) # (!\cpu1|up_ctrl.load_up~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up_ctrl.load_up~0_combout\,
	datab => \cpu1|state.pshu_cc_state~q\,
	datac => \cpu1|WideOr101~2_combout\,
	datad => \cpu1|WideOr68~1_combout\,
	combout => \cpu1|addr~3_combout\);

-- Location: LCCOMB_X11_Y11_N2
\cpu1|addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr~0_combout\ = (!\cpu1|state.dual_op_read8_state~q\ & !\cpu1|state.dual_op_write8_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.dual_op_read8_state~q\,
	datad => \cpu1|state.dual_op_write8_state~q\,
	combout => \cpu1|addr~0_combout\);

-- Location: LCCOMB_X11_Y11_N12
\cpu1|addr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr~2_combout\ = ((\cpu1|state.dual_op_read16_2_state~q\) # ((!\cpu1|addr~0_combout\) # (!\cpu1|WideOr82~0_combout\))) # (!\cpu1|addr~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr~1_combout\,
	datab => \cpu1|state.dual_op_read16_2_state~q\,
	datac => \cpu1|WideOr82~0_combout\,
	datad => \cpu1|addr~0_combout\,
	combout => \cpu1|addr~2_combout\);

-- Location: LCCOMB_X15_Y16_N8
\cpu1|Selector327~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector327~1_combout\ = (\cpu1|addr~3_combout\ & (\cpu1|up\(3) & ((\cpu1|ea\(3)) # (!\cpu1|addr~2_combout\)))) # (!\cpu1|addr~3_combout\ & (((\cpu1|ea\(3)) # (!\cpu1|addr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr~3_combout\,
	datab => \cpu1|up\(3),
	datac => \cpu1|addr~2_combout\,
	datad => \cpu1|ea\(3),
	combout => \cpu1|Selector327~1_combout\);

-- Location: LCCOMB_X15_Y13_N30
\cpu1|WideOr221~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr221~0_combout\ = (\cpu1|state.int_cc_state~q\) # ((\cpu1|state.push_return_hi_state~q\) # (\cpu1|state.pshs_cc_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_cc_state~q\,
	datac => \cpu1|state.push_return_hi_state~q\,
	datad => \cpu1|state.pshs_cc_state~q\,
	combout => \cpu1|WideOr221~0_combout\);

-- Location: LCCOMB_X15_Y14_N20
\cpu1|addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|addr~8_combout\ = (\cpu1|addr~7_combout\ & (\cpu1|WideOr101~6_combout\ & (\cpu1|sp_ctrl.load_sp~4_combout\ & !\cpu1|WideOr221~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr~7_combout\,
	datab => \cpu1|WideOr101~6_combout\,
	datac => \cpu1|sp_ctrl.load_sp~4_combout\,
	datad => \cpu1|WideOr221~0_combout\,
	combout => \cpu1|addr~8_combout\);

-- Location: LCCOMB_X9_Y10_N8
\cpu1|Selector581~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector581~5_combout\ = ((\cpu1|state.decode3_state~q\) # ((\cpu1|state.decode1_state~q\) # (\cpu1|state.decode2_state~q\))) # (!\cpu1|Selector581~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector581~4_combout\,
	datab => \cpu1|state.decode3_state~q\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|state.decode2_state~q\,
	combout => \cpu1|Selector581~5_combout\);

-- Location: LCCOMB_X8_Y14_N24
\cpu1|Selector151~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector151~0_combout\ = (((\cpu1|alu_ctrl.alu_abx~1_combout\ & \cpu1|Mux28~0_combout\)) # (!\cpu1|state.reset_state~q\)) # (!\cpu1|WideOr34~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datab => \cpu1|Mux28~0_combout\,
	datac => \cpu1|WideOr34~0_combout\,
	datad => \cpu1|state.reset_state~q\,
	combout => \cpu1|Selector151~0_combout\);

-- Location: LCCOMB_X6_Y10_N14
\cpu1|Selector151~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector151~1_combout\ = (\cpu1|Selector151~0_combout\) # ((\cpu1|state.int_cwai_state~q\ & ((\cpu1|nmi_req~q\) # (!\cpu1|process_22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector151~0_combout\,
	datab => \cpu1|nmi_req~q\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state.int_cwai_state~q\,
	combout => \cpu1|Selector151~1_combout\);

-- Location: LCCOMB_X15_Y16_N24
\cpu1|Selector151~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector151~2_combout\ = (\cpu1|Selector151~1_combout\) # ((\cpu1|Selector396~2_combout\ & \cpu1|iv\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector396~2_combout\,
	datac => \cpu1|iv\(2),
	datad => \cpu1|Selector151~1_combout\,
	combout => \cpu1|Selector151~2_combout\);

-- Location: FF_X15_Y16_N25
\cpu1|iv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector151~2_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|iv\(2));

-- Location: LCCOMB_X15_Y16_N20
\cpu1|Selector327~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector327~0_combout\ = (\cpu1|Selector329~0_combout\ & (((\cpu1|pc\(3))) # (!\cpu1|Selector581~5_combout\))) # (!\cpu1|Selector329~0_combout\ & (\cpu1|iv\(2) & ((\cpu1|pc\(3)) # (!\cpu1|Selector581~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector329~0_combout\,
	datab => \cpu1|Selector581~5_combout\,
	datac => \cpu1|pc\(3),
	datad => \cpu1|iv\(2),
	combout => \cpu1|Selector327~0_combout\);

-- Location: LCCOMB_X15_Y16_N0
\cpu1|Selector327~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector327~2_combout\ = (\cpu1|Selector327~1_combout\ & (\cpu1|Selector327~0_combout\ & ((\cpu1|sp\(3)) # (\cpu1|addr~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(3),
	datab => \cpu1|Selector327~1_combout\,
	datac => \cpu1|addr~8_combout\,
	datad => \cpu1|Selector327~0_combout\,
	combout => \cpu1|Selector327~2_combout\);

-- Location: LCCOMB_X15_Y18_N30
\cpu1|WideOr6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr6~combout\ = (\cpu1|Selector580~7_combout\) # ((\cpu1|state.vect_lo_state~q\) # (\cpu1|state.vect_hi_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector580~7_combout\,
	datac => \cpu1|state.vect_lo_state~q\,
	datad => \cpu1|state.vect_hi_state~q\,
	combout => \cpu1|WideOr6~combout\);

-- Location: LCCOMB_X15_Y14_N10
\cpu1|WideOr221\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr221~combout\ = (\cpu1|WideOr221~0_combout\) # ((!\cpu1|WideOr101~6_combout\) # (!\cpu1|sp_ctrl.load_sp~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr221~0_combout\,
	datac => \cpu1|sp_ctrl.load_sp~4_combout\,
	datad => \cpu1|WideOr101~6_combout\,
	combout => \cpu1|WideOr221~combout\);

-- Location: LCCOMB_X15_Y14_N30
\cpu1|Selector316~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector316~6_combout\ = (!\cpu1|addr~3_combout\ & (\cpu1|addr~7_combout\ & !\cpu1|WideOr221~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|addr~3_combout\,
	datac => \cpu1|addr~7_combout\,
	datad => \cpu1|WideOr221~combout\,
	combout => \cpu1|Selector316~6_combout\);

-- Location: LCCOMB_X15_Y14_N0
\cpu1|Selector316~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector316~0_combout\ = (\cpu1|Selector316~6_combout\ & (\cpu1|addr~2_combout\)) # (!\cpu1|Selector316~6_combout\ & ((\cpu1|addr~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~6_combout\,
	datab => \cpu1|addr~2_combout\,
	datac => \cpu1|addr~3_combout\,
	combout => \cpu1|Selector316~0_combout\);

-- Location: LCCOMB_X16_Y16_N2
\cpu1|Selector323~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector323~3_combout\ = (\cpu1|Selector316~0_combout\ & (((\cpu1|Selector316~6_combout\) # (\cpu1|up\(7))))) # (!\cpu1|Selector316~0_combout\ & (\cpu1|sp\(7) & (!\cpu1|Selector316~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(7),
	datab => \cpu1|Selector316~0_combout\,
	datac => \cpu1|Selector316~6_combout\,
	datad => \cpu1|up\(7),
	combout => \cpu1|Selector323~3_combout\);

-- Location: LCCOMB_X15_Y17_N4
\cpu1|Selector323~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector323~4_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector323~3_combout\ & (\cpu1|ea\(7))) # (!\cpu1|Selector323~3_combout\ & ((\cpu1|pc\(7)))))) # (!\cpu1|Selector316~6_combout\ & (((\cpu1|Selector323~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(7),
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|pc\(7),
	datad => \cpu1|Selector323~3_combout\,
	combout => \cpu1|Selector323~4_combout\);

-- Location: LCCOMB_X15_Y18_N26
\cpu1|Selector324~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector324~3_combout\ = (\cpu1|Selector316~0_combout\ & ((\cpu1|Selector316~6_combout\) # ((\cpu1|up\(6))))) # (!\cpu1|Selector316~0_combout\ & (!\cpu1|Selector316~6_combout\ & (\cpu1|sp\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~0_combout\,
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|sp\(6),
	datad => \cpu1|up\(6),
	combout => \cpu1|Selector324~3_combout\);

-- Location: LCCOMB_X15_Y18_N14
\cpu1|Selector324~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector324~4_combout\ = (\cpu1|Selector324~3_combout\ & (((\cpu1|ea\(6))) # (!\cpu1|Selector316~6_combout\))) # (!\cpu1|Selector324~3_combout\ & (\cpu1|Selector316~6_combout\ & ((\cpu1|pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector324~3_combout\,
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|ea\(6),
	datad => \cpu1|pc\(6),
	combout => \cpu1|Selector324~4_combout\);

-- Location: LCCOMB_X15_Y18_N20
\cpu1|Selector322~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector322~3_combout\ = (\cpu1|Selector316~0_combout\ & ((\cpu1|Selector316~6_combout\) # ((\cpu1|up\(8))))) # (!\cpu1|Selector316~0_combout\ & (!\cpu1|Selector316~6_combout\ & (\cpu1|sp\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~0_combout\,
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|sp\(8),
	datad => \cpu1|up\(8),
	combout => \cpu1|Selector322~3_combout\);

-- Location: LCCOMB_X15_Y18_N28
\cpu1|Selector322~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector322~4_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector322~3_combout\ & (\cpu1|ea\(8))) # (!\cpu1|Selector322~3_combout\ & ((\cpu1|pc\(8)))))) # (!\cpu1|Selector316~6_combout\ & (((\cpu1|Selector322~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(8),
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|pc\(8),
	datad => \cpu1|Selector322~3_combout\,
	combout => \cpu1|Selector322~4_combout\);

-- Location: LCCOMB_X15_Y17_N18
\Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = (\cpu1|WideOr6~combout\) # ((\cpu1|Selector323~4_combout\ & (\cpu1|Selector324~4_combout\ & \cpu1|Selector322~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr6~combout\,
	datab => \cpu1|Selector323~4_combout\,
	datac => \cpu1|Selector324~4_combout\,
	datad => \cpu1|Selector322~4_combout\,
	combout => \Equal3~0_combout\);

-- Location: LCCOMB_X15_Y17_N26
\cpu1|Selector326~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector326~3_combout\ = (\cpu1|Selector316~6_combout\ & (((\cpu1|Selector316~0_combout\)))) # (!\cpu1|Selector316~6_combout\ & ((\cpu1|Selector316~0_combout\ & ((\cpu1|up\(4)))) # (!\cpu1|Selector316~0_combout\ & (\cpu1|sp\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(4),
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|up\(4),
	datad => \cpu1|Selector316~0_combout\,
	combout => \cpu1|Selector326~3_combout\);

-- Location: LCCOMB_X14_Y18_N8
\cpu1|Selector326~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector326~4_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector326~3_combout\ & (\cpu1|ea\(4))) # (!\cpu1|Selector326~3_combout\ & ((\cpu1|pc\(4)))))) # (!\cpu1|Selector316~6_combout\ & (((\cpu1|Selector326~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~6_combout\,
	datab => \cpu1|ea\(4),
	datac => \cpu1|Selector326~3_combout\,
	datad => \cpu1|pc\(4),
	combout => \cpu1|Selector326~4_combout\);

-- Location: LCCOMB_X16_Y16_N10
\cpu1|Selector325~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector325~3_combout\ = (\cpu1|Selector316~0_combout\ & (((\cpu1|Selector316~6_combout\) # (\cpu1|up\(5))))) # (!\cpu1|Selector316~0_combout\ & (\cpu1|sp\(5) & (!\cpu1|Selector316~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~0_combout\,
	datab => \cpu1|sp\(5),
	datac => \cpu1|Selector316~6_combout\,
	datad => \cpu1|up\(5),
	combout => \cpu1|Selector325~3_combout\);

-- Location: LCCOMB_X16_Y16_N0
\cpu1|Selector325~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector325~4_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector325~3_combout\ & (\cpu1|ea\(5))) # (!\cpu1|Selector325~3_combout\ & ((\cpu1|pc\(5)))))) # (!\cpu1|Selector316~6_combout\ & (((\cpu1|Selector325~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(5),
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|pc\(5),
	datad => \cpu1|Selector325~3_combout\,
	combout => \cpu1|Selector325~4_combout\);

-- Location: LCCOMB_X15_Y17_N8
\Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~1_combout\ = (!\cpu1|WideOr6~combout\ & (\Equal3~0_combout\ & (\cpu1|Selector326~4_combout\ & !\cpu1|Selector325~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr6~combout\,
	datab => \Equal3~0_combout\,
	datac => \cpu1|Selector326~4_combout\,
	datad => \cpu1|Selector325~4_combout\,
	combout => \Equal3~1_combout\);

-- Location: LCCOMB_X14_Y18_N14
\cpu1|Selector319~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector319~3_combout\ = (\cpu1|Selector316~6_combout\ & (((\cpu1|Selector316~0_combout\)))) # (!\cpu1|Selector316~6_combout\ & ((\cpu1|Selector316~0_combout\ & ((\cpu1|up\(11)))) # (!\cpu1|Selector316~0_combout\ & (\cpu1|sp\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~6_combout\,
	datab => \cpu1|sp\(11),
	datac => \cpu1|up\(11),
	datad => \cpu1|Selector316~0_combout\,
	combout => \cpu1|Selector319~3_combout\);

-- Location: LCCOMB_X14_Y18_N6
\cpu1|Selector319~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector319~4_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector319~3_combout\ & ((\cpu1|ea\(11)))) # (!\cpu1|Selector319~3_combout\ & (\cpu1|pc\(11))))) # (!\cpu1|Selector316~6_combout\ & (\cpu1|Selector319~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~6_combout\,
	datab => \cpu1|Selector319~3_combout\,
	datac => \cpu1|pc\(11),
	datad => \cpu1|ea\(11),
	combout => \cpu1|Selector319~4_combout\);

-- Location: LCCOMB_X15_Y18_N22
\cpu1|Selector318~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector318~3_combout\ = (\cpu1|Selector316~0_combout\ & ((\cpu1|Selector316~6_combout\) # ((\cpu1|up\(12))))) # (!\cpu1|Selector316~0_combout\ & (!\cpu1|Selector316~6_combout\ & (\cpu1|sp\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~0_combout\,
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|sp\(12),
	datad => \cpu1|up\(12),
	combout => \cpu1|Selector318~3_combout\);

-- Location: LCCOMB_X15_Y18_N8
\cpu1|Selector318~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector318~4_combout\ = (\cpu1|Selector318~3_combout\ & (((\cpu1|ea\(12))) # (!\cpu1|Selector316~6_combout\))) # (!\cpu1|Selector318~3_combout\ & (\cpu1|Selector316~6_combout\ & ((\cpu1|pc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector318~3_combout\,
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|ea\(12),
	datad => \cpu1|pc\(12),
	combout => \cpu1|Selector318~4_combout\);

-- Location: LCCOMB_X14_Y18_N0
\cpu1|Selector321~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector321~3_combout\ = (\cpu1|Selector316~6_combout\ & (((\cpu1|Selector316~0_combout\)))) # (!\cpu1|Selector316~6_combout\ & ((\cpu1|Selector316~0_combout\ & ((\cpu1|up\(9)))) # (!\cpu1|Selector316~0_combout\ & (\cpu1|sp\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~6_combout\,
	datab => \cpu1|sp\(9),
	datac => \cpu1|up\(9),
	datad => \cpu1|Selector316~0_combout\,
	combout => \cpu1|Selector321~3_combout\);

-- Location: LCCOMB_X14_Y18_N4
\cpu1|Selector321~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector321~4_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector321~3_combout\ & (\cpu1|ea\(9))) # (!\cpu1|Selector321~3_combout\ & ((\cpu1|pc\(9)))))) # (!\cpu1|Selector316~6_combout\ & (((\cpu1|Selector321~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~6_combout\,
	datab => \cpu1|ea\(9),
	datac => \cpu1|pc\(9),
	datad => \cpu1|Selector321~3_combout\,
	combout => \cpu1|Selector321~4_combout\);

-- Location: LCCOMB_X15_Y18_N16
\cpu1|Selector320~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector320~3_combout\ = (\cpu1|Selector316~6_combout\ & (((\cpu1|Selector316~0_combout\)))) # (!\cpu1|Selector316~6_combout\ & ((\cpu1|Selector316~0_combout\ & ((\cpu1|up\(10)))) # (!\cpu1|Selector316~0_combout\ & (\cpu1|sp\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(10),
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|up\(10),
	datad => \cpu1|Selector316~0_combout\,
	combout => \cpu1|Selector320~3_combout\);

-- Location: LCCOMB_X15_Y18_N2
\cpu1|Selector320~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector320~4_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector320~3_combout\ & ((\cpu1|ea\(10)))) # (!\cpu1|Selector320~3_combout\ & (\cpu1|pc\(10))))) # (!\cpu1|Selector316~6_combout\ & (((\cpu1|Selector320~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(10),
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|ea\(10),
	datad => \cpu1|Selector320~3_combout\,
	combout => \cpu1|Selector320~4_combout\);

-- Location: LCCOMB_X15_Y18_N10
\mm1|amap~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|amap~0_combout\ = (\cpu1|WideOr6~combout\) # ((\cpu1|Selector321~4_combout\ & \cpu1|Selector320~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr6~combout\,
	datac => \cpu1|Selector321~4_combout\,
	datad => \cpu1|Selector320~4_combout\,
	combout => \mm1|amap~0_combout\);

-- Location: LCCOMB_X15_Y18_N6
\mm1|amap~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|amap~1_combout\ = (\mm1|amap~0_combout\ & ((\cpu1|WideOr6~combout\) # ((\cpu1|Selector319~4_combout\ & \cpu1|Selector318~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr6~combout\,
	datab => \cpu1|Selector319~4_combout\,
	datac => \cpu1|Selector318~4_combout\,
	datad => \mm1|amap~0_combout\,
	combout => \mm1|amap~1_combout\);

-- Location: LCCOMB_X15_Y17_N24
\Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal6~0_combout\ = (\n_basRomCS~0_combout\ & (\cpu1|Selector327~2_combout\ & (\Equal3~1_combout\ & \mm1|amap~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_basRomCS~0_combout\,
	datab => \cpu1|Selector327~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \mm1|amap~1_combout\,
	combout => \Equal6~0_combout\);

-- Location: LCCOMB_X23_Y13_N22
\sd1|state.write_block_byte~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_byte~0_combout\ = (\sd1|Equal11~0_combout\ & \sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datac => \sd1|state.write_block_data~q\,
	combout => \sd1|state.write_block_byte~0_combout\);

-- Location: LCCOMB_X20_Y13_N10
\n_RD~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n_RD~2_combout\ = (((!state(1) & !state(0))) # (!\cpu1|WideOr7~1_combout\)) # (!\hold~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(1),
	datab => \hold~q\,
	datac => state(0),
	datad => \cpu1|WideOr7~1_combout\,
	combout => \n_RD~2_combout\);

-- Location: FF_X20_Y17_N11
n_RD : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \n_sRamWE~0_combout\,
	sload => VCC,
	ena => \n_RD~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n_RD~q\);

-- Location: LCCOMB_X20_Y17_N6
n_RD_sd : cycloneive_lcell_comb
-- Equation(s):
-- \n_RD_sd~combout\ = LCELL((\n_RD~q\) # (!\Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal6~0_combout\,
	datad => \n_RD~q\,
	combout => \n_RD_sd~combout\);

-- Location: LCCOMB_X19_Y20_N0
n_WR_sd : cycloneive_lcell_comb
-- Equation(s):
-- \n_WR_sd~combout\ = LCELL((\n_WR~q\) # (!\Equal6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal6~0_combout\,
	datad => \n_WR~q\,
	combout => \n_WR_sd~combout\);

-- Location: CLKCTRL_G11
\n_WR_sd~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \n_WR_sd~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \n_WR_sd~clkctrl_outclk\);

-- Location: LCCOMB_X4_Y13_N6
\cpu1|Selector153~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector153~0_combout\ = (\cpu1|Mux28~0_combout\ & (\cpu1|Mux51~0_combout\ & ((\cpu1|state.decode1_state~q\) # (\cpu1|state.decode3_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~0_combout\,
	datab => \cpu1|Mux51~0_combout\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|state.decode3_state~q\,
	combout => \cpu1|Selector153~0_combout\);

-- Location: LCCOMB_X4_Y14_N6
\cpu1|Selector153~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector153~1_combout\ = (\cpu1|Selector153~0_combout\) # (((\cpu1|Selector396~2_combout\ & \cpu1|iv\(0))) # (!\cpu1|state.reset_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector153~0_combout\,
	datab => \cpu1|Selector396~2_combout\,
	datac => \cpu1|iv\(0),
	datad => \cpu1|state.reset_state~q\,
	combout => \cpu1|Selector153~1_combout\);

-- Location: FF_X4_Y14_N7
\cpu1|iv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector153~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|iv\(0));

-- Location: LCCOMB_X15_Y16_N26
\cpu1|Selector329~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector329~1_combout\ = (\cpu1|Selector329~0_combout\ & (((\cpu1|pc\(1))) # (!\cpu1|Selector581~5_combout\))) # (!\cpu1|Selector329~0_combout\ & (\cpu1|iv\(0) & ((\cpu1|pc\(1)) # (!\cpu1|Selector581~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector329~0_combout\,
	datab => \cpu1|Selector581~5_combout\,
	datac => \cpu1|iv\(0),
	datad => \cpu1|pc\(1),
	combout => \cpu1|Selector329~1_combout\);

-- Location: LCCOMB_X15_Y16_N4
\cpu1|Selector329~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector329~2_combout\ = (\cpu1|addr~3_combout\ & (\cpu1|up\(1) & ((\cpu1|ea\(1)) # (!\cpu1|addr~2_combout\)))) # (!\cpu1|addr~3_combout\ & (((\cpu1|ea\(1))) # (!\cpu1|addr~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr~3_combout\,
	datab => \cpu1|addr~2_combout\,
	datac => \cpu1|ea\(1),
	datad => \cpu1|up\(1),
	combout => \cpu1|Selector329~2_combout\);

-- Location: LCCOMB_X15_Y16_N12
\cpu1|Selector329~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector329~3_combout\ = (\cpu1|Selector329~1_combout\ & (\cpu1|Selector329~2_combout\ & ((\cpu1|addr~8_combout\) # (\cpu1|sp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr~8_combout\,
	datab => \cpu1|Selector329~1_combout\,
	datac => \cpu1|Selector329~2_combout\,
	datad => \cpu1|sp\(1),
	combout => \cpu1|Selector329~3_combout\);

-- Location: LCCOMB_X19_Y17_N14
\mm1|proc_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|proc_reg~2_combout\ = (!\cpu1|Selector329~3_combout\ & \cpu1|Selector330~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector329~3_combout\,
	datad => \cpu1|Selector330~2_combout\,
	combout => \mm1|proc_reg~2_combout\);

-- Location: LCCOMB_X20_Y17_N20
\sd1|wr_cmd_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|wr_cmd_reg~0_combout\ = (!\cpu1|Selector331~10_combout\ & (!\cpu1|Selector328~2_combout\ & (!\cpu1|Selector333~10_combout\ & \mm1|proc_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector331~10_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \cpu1|Selector333~10_combout\,
	datad => \mm1|proc_reg~2_combout\,
	combout => \sd1|wr_cmd_reg~0_combout\);

-- Location: LCCOMB_X21_Y14_N20
\sd1|wr_cmd_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|wr_cmd_reg~1_combout\ = (!\cpu1|Selector337~10_combout\ & (!\cpu1|Selector332~10_combout\ & (!\cpu1|Selector336~10_combout\ & !\cpu1|Selector334~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector337~10_combout\,
	datab => \cpu1|Selector332~10_combout\,
	datac => \cpu1|Selector336~10_combout\,
	datad => \cpu1|Selector334~10_combout\,
	combout => \sd1|wr_cmd_reg~1_combout\);

-- Location: LCCOMB_X21_Y14_N18
\sd1|wr_cmd_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|wr_cmd_reg~2_combout\ = (\sd1|wr_cmd_reg~0_combout\ & (!\cpu1|Selector335~10_combout\ & \sd1|wr_cmd_reg~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|wr_cmd_reg~0_combout\,
	datac => \cpu1|Selector335~10_combout\,
	datad => \sd1|wr_cmd_reg~1_combout\,
	combout => \sd1|wr_cmd_reg~2_combout\);

-- Location: LCCOMB_X21_Y14_N2
\sd1|block_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|block_read~0_combout\ = (\sd1|block_read~q\) # ((!\cpu1|Selector338~10_combout\ & \sd1|wr_cmd_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector338~10_combout\,
	datac => \sd1|block_read~q\,
	datad => \sd1|wr_cmd_reg~2_combout\,
	combout => \sd1|block_read~0_combout\);

-- Location: LCCOMB_X23_Y14_N16
\sd1|Selector103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector103~0_combout\ = (\sd1|state.rst~q\ & ((\sd1|init_busy~q\) # (\sd1|state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datac => \sd1|init_busy~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector103~0_combout\);

-- Location: LCCOMB_X22_Y11_N4
\sd1|clkCount[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|clkCount[0]~6_combout\ = \sd1|clkCount\(0) $ (VCC)
-- \sd1|clkCount[0]~7\ = CARRY(\sd1|clkCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|clkCount\(0),
	datad => VCC,
	combout => \sd1|clkCount[0]~6_combout\,
	cout => \sd1|clkCount[0]~7\);

-- Location: LCCOMB_X22_Y11_N12
\sd1|clkCount[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|clkCount[4]~14_combout\ = (\sd1|clkCount\(4) & (\sd1|clkCount[3]~13\ $ (GND))) # (!\sd1|clkCount\(4) & (!\sd1|clkCount[3]~13\ & VCC))
-- \sd1|clkCount[4]~15\ = CARRY((\sd1|clkCount\(4) & !\sd1|clkCount[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|clkCount\(4),
	datad => VCC,
	cin => \sd1|clkCount[3]~13\,
	combout => \sd1|clkCount[4]~14_combout\,
	cout => \sd1|clkCount[4]~15\);

-- Location: LCCOMB_X22_Y11_N14
\sd1|clkCount[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|clkCount[5]~16_combout\ = \sd1|clkCount\(5) $ (\sd1|clkCount[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|clkCount\(5),
	cin => \sd1|clkCount[4]~15\,
	combout => \sd1|clkCount[5]~16_combout\);

-- Location: FF_X22_Y11_N15
\sd1|clkCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|clkCount[5]~16_combout\,
	sclr => \sd1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|clkCount\(5));

-- Location: LCCOMB_X22_Y11_N30
\sd1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|LessThan0~0_combout\ = (\sd1|clkCount\(5)) # ((\sd1|clkCount\(4) & \sd1|clkCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|clkCount\(4),
	datac => \sd1|clkCount\(5),
	datad => \sd1|clkCount\(3),
	combout => \sd1|LessThan0~0_combout\);

-- Location: FF_X22_Y11_N5
\sd1|clkCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|clkCount[0]~6_combout\,
	sclr => \sd1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|clkCount\(0));

-- Location: LCCOMB_X22_Y11_N6
\sd1|clkCount[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|clkCount[1]~8_combout\ = (\sd1|clkCount\(1) & (!\sd1|clkCount[0]~7\)) # (!\sd1|clkCount\(1) & ((\sd1|clkCount[0]~7\) # (GND)))
-- \sd1|clkCount[1]~9\ = CARRY((!\sd1|clkCount[0]~7\) # (!\sd1|clkCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|clkCount\(1),
	datad => VCC,
	cin => \sd1|clkCount[0]~7\,
	combout => \sd1|clkCount[1]~8_combout\,
	cout => \sd1|clkCount[1]~9\);

-- Location: FF_X22_Y11_N7
\sd1|clkCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|clkCount[1]~8_combout\,
	sclr => \sd1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|clkCount\(1));

-- Location: LCCOMB_X22_Y11_N8
\sd1|clkCount[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|clkCount[2]~10_combout\ = (\sd1|clkCount\(2) & (\sd1|clkCount[1]~9\ $ (GND))) # (!\sd1|clkCount\(2) & (!\sd1|clkCount[1]~9\ & VCC))
-- \sd1|clkCount[2]~11\ = CARRY((\sd1|clkCount\(2) & !\sd1|clkCount[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|clkCount\(2),
	datad => VCC,
	cin => \sd1|clkCount[1]~9\,
	combout => \sd1|clkCount[2]~10_combout\,
	cout => \sd1|clkCount[2]~11\);

-- Location: FF_X22_Y11_N9
\sd1|clkCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|clkCount[2]~10_combout\,
	sclr => \sd1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|clkCount\(2));

-- Location: LCCOMB_X22_Y11_N10
\sd1|clkCount[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|clkCount[3]~12_combout\ = (\sd1|clkCount\(3) & (!\sd1|clkCount[2]~11\)) # (!\sd1|clkCount\(3) & ((\sd1|clkCount[2]~11\) # (GND)))
-- \sd1|clkCount[3]~13\ = CARRY((!\sd1|clkCount[2]~11\) # (!\sd1|clkCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|clkCount\(3),
	datad => VCC,
	cin => \sd1|clkCount[2]~11\,
	combout => \sd1|clkCount[3]~12_combout\,
	cout => \sd1|clkCount[3]~13\);

-- Location: FF_X22_Y11_N11
\sd1|clkCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|clkCount[3]~12_combout\,
	sclr => \sd1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|clkCount\(3));

-- Location: FF_X22_Y11_N13
\sd1|clkCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|clkCount[4]~14_combout\,
	sclr => \sd1|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|clkCount\(4));

-- Location: LCCOMB_X22_Y11_N0
\sd1|HighSpeed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|HighSpeed~0_combout\ = (\sd1|HighSpeed~q\) # ((\sd1|clkEn~combout\ & \sd1|state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|clkEn~combout\,
	datac => \sd1|HighSpeed~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|HighSpeed~0_combout\);

-- Location: FF_X22_Y11_N1
\sd1|HighSpeed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|HighSpeed~0_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|HighSpeed~q\);

-- Location: LCCOMB_X22_Y11_N18
\sd1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal0~0_combout\ = (!\sd1|clkCount\(1) & (!\sd1|clkCount\(0) & (!\sd1|clkCount\(2) & !\sd1|clkCount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|clkCount\(1),
	datab => \sd1|clkCount\(0),
	datac => \sd1|clkCount\(2),
	datad => \sd1|clkCount\(3),
	combout => \sd1|Equal0~0_combout\);

-- Location: LCCOMB_X22_Y11_N16
\sd1|clkEn\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|clkEn~combout\ = (\sd1|HighSpeed~q\) # ((!\sd1|clkCount\(4) & (!\sd1|clkCount\(5) & \sd1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|clkCount\(4),
	datab => \sd1|HighSpeed~q\,
	datac => \sd1|clkCount\(5),
	datad => \sd1|Equal0~0_combout\,
	combout => \sd1|clkEn~combout\);

-- Location: LCCOMB_X23_Y14_N12
\sd1|return_state.write_block_wait~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|return_state.write_block_wait~0_combout\ = (\sd1|clkEn~combout\ & \n_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|clkEn~combout\,
	datad => \n_reset~input_o\,
	combout => \sd1|return_state.write_block_wait~0_combout\);

-- Location: FF_X23_Y14_N17
\sd1|init_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector103~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|init_busy~q\);

-- Location: LCCOMB_X23_Y14_N28
\sd1|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector90~0_combout\ = (\sd1|block_read~q\ & \sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|block_read~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector90~0_combout\);

-- Location: FF_X23_Y14_N29
\sd1|state.read_block_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector90~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.read_block_cmd~q\);

-- Location: LCCOMB_X23_Y14_N14
\sd1|Selector104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector104~0_combout\ = (\sd1|state.write_block_cmd~q\) # (\sd1|state.read_block_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.write_block_cmd~q\,
	datad => \sd1|state.read_block_cmd~q\,
	combout => \sd1|Selector104~0_combout\);

-- Location: LCCOMB_X21_Y14_N8
\sd1|block_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|block_write~0_combout\ = (\sd1|block_write~q\) # ((\cpu1|Selector338~10_combout\ & \sd1|wr_cmd_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector338~10_combout\,
	datac => \sd1|block_write~q\,
	datad => \sd1|wr_cmd_reg~2_combout\,
	combout => \sd1|block_write~0_combout\);

-- Location: FF_X21_Y14_N9
\sd1|block_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|block_write~0_combout\,
	clrn => \sd1|ALT_INV_wr_cmd_reg~3clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_write~q\);

-- Location: LCCOMB_X23_Y14_N20
\sd1|Selector104~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector104~1_combout\ = (\sd1|state.idle~q\ & ((\sd1|block_write~q\) # ((\sd1|block_read~q\) # (\sd1|block_start_ack~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|block_write~q\,
	datab => \sd1|state.idle~q\,
	datac => \sd1|block_read~q\,
	datad => \sd1|block_start_ack~q\,
	combout => \sd1|Selector104~1_combout\);

-- Location: LCCOMB_X23_Y14_N24
\sd1|Selector104~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector104~2_combout\ = (\sd1|Selector104~1_combout\) # ((\sd1|state.rst~q\ & (!\sd1|Selector104~0_combout\ & \sd1|block_start_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|Selector104~0_combout\,
	datac => \sd1|block_start_ack~q\,
	datad => \sd1|Selector104~1_combout\,
	combout => \sd1|Selector104~2_combout\);

-- Location: FF_X23_Y14_N25
\sd1|block_start_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector104~2_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_start_ack~q\);

-- Location: LCCOMB_X23_Y14_N2
\sd1|wr_cmd_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|wr_cmd_reg~3_combout\ = (\sd1|block_start_ack~q\) # (!\sd1|init_busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|init_busy~q\,
	datad => \sd1|block_start_ack~q\,
	combout => \sd1|wr_cmd_reg~3_combout\);

-- Location: CLKCTRL_G15
\sd1|wr_cmd_reg~3clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sd1|wr_cmd_reg~3clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sd1|wr_cmd_reg~3clkctrl_outclk\);

-- Location: FF_X21_Y14_N3
\sd1|block_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|block_read~0_combout\,
	clrn => \sd1|ALT_INV_wr_cmd_reg~3clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_read~q\);

-- Location: LCCOMB_X22_Y11_N22
\sd1|Selector98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector98~0_combout\ = (!\sd1|block_read~q\ & (\sd1|block_write~q\ & \sd1|state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|block_read~q\,
	datac => \sd1|block_write~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector98~0_combout\);

-- Location: FF_X22_Y11_N23
\sd1|state.write_block_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector98~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_cmd~q\);

-- Location: LCCOMB_X27_Y13_N12
\sd1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~0_combout\ = \sd1|fsm:byte_counter[0]~q\ $ (VCC)
-- \sd1|Add2~1\ = CARRY(\sd1|fsm:byte_counter[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:byte_counter[0]~q\,
	datad => VCC,
	combout => \sd1|Add2~0_combout\,
	cout => \sd1|Add2~1\);

-- Location: LCCOMB_X27_Y13_N14
\sd1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~2_combout\ = (\sd1|fsm:byte_counter[1]~q\ & (\sd1|Add2~1\ & VCC)) # (!\sd1|fsm:byte_counter[1]~q\ & (!\sd1|Add2~1\))
-- \sd1|Add2~3\ = CARRY((!\sd1|fsm:byte_counter[1]~q\ & !\sd1|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:byte_counter[1]~q\,
	datad => VCC,
	cin => \sd1|Add2~1\,
	combout => \sd1|Add2~2_combout\,
	cout => \sd1|Add2~3\);

-- Location: LCCOMB_X26_Y13_N6
\sd1|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector67~0_combout\ = (\sd1|state.write_block_init~q\) # ((\sd1|cmd_out[15]~32_combout\ & (\sd1|Add2~2_combout\ & !\sd1|state.read_block_wait~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[15]~32_combout\,
	datab => \sd1|state.write_block_init~q\,
	datac => \sd1|Add2~2_combout\,
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|Selector67~0_combout\);

-- Location: IOIBUF_X35_Y29_N1
\sdMISO~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdMISO,
	o => \sdMISO~input_o\);

-- Location: LCCOMB_X24_Y13_N6
\sd1|fsm~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm~2_combout\ = (\sd1|sclk_sig~q\) # (\sdMISO~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|sclk_sig~q\,
	datad => \sdMISO~input_o\,
	combout => \sd1|fsm~2_combout\);

-- Location: LCCOMB_X24_Y13_N0
\sd1|WideOr31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr31~0_combout\ = (!\sd1|state.read_block_data~q\ & !\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.read_block_data~q\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|WideOr31~0_combout\);

-- Location: LCCOMB_X26_Y13_N26
\sd1|fsm:byte_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:byte_counter[0]~1_combout\ = (\sd1|state.read_block_wait~q\ & (!\sd1|fsm~2_combout\ & ((!\sd1|WideOr31~1_combout\) # (!\sd1|WideOr31~0_combout\)))) # (!\sd1|state.read_block_wait~q\ & (((!\sd1|WideOr31~1_combout\) # (!\sd1|WideOr31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|fsm~2_combout\,
	datac => \sd1|WideOr31~0_combout\,
	datad => \sd1|WideOr31~1_combout\,
	combout => \sd1|fsm:byte_counter[0]~1_combout\);

-- Location: LCCOMB_X26_Y12_N2
\sd1|fsm:byte_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:byte_counter[0]~0_combout\ = (\sd1|clkEn~combout\ & (\n_reset~input_o\ & ((\sd1|bit_counter~0_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|bit_counter~0_combout\,
	datac => \sd1|clkEn~combout\,
	datad => \n_reset~input_o\,
	combout => \sd1|fsm:byte_counter[0]~0_combout\);

-- Location: LCCOMB_X26_Y13_N24
\sd1|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal13~0_combout\ = (\sd1|Equal12~1_combout\ & (\sd1|fsm:byte_counter[0]~q\ & (!\sd1|fsm:byte_counter[9]~q\ & !\sd1|fsm:byte_counter[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal12~1_combout\,
	datab => \sd1|fsm:byte_counter[0]~q\,
	datac => \sd1|fsm:byte_counter[9]~q\,
	datad => \sd1|fsm:byte_counter[1]~q\,
	combout => \sd1|Equal13~0_combout\);

-- Location: LCCOMB_X26_Y13_N2
\sd1|fsm:byte_counter[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:byte_counter[1]~1_combout\ = (!\sd1|Equal13~0_combout\ & (\sd1|state.read_block_data~q\ & ((\sd1|rd_dat_reg~0_combout\) # (!\sd1|Equal11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|rd_dat_reg~0_combout\,
	datab => \sd1|Equal13~0_combout\,
	datac => \sd1|state.read_block_data~q\,
	datad => \sd1|Equal11~0_combout\,
	combout => \sd1|fsm:byte_counter[1]~1_combout\);

-- Location: LCCOMB_X26_Y13_N20
\sd1|fsm:byte_counter[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:byte_counter[0]~2_combout\ = (\sd1|fsm:byte_counter[0]~1_combout\ & (\sd1|fsm:byte_counter[0]~0_combout\ & !\sd1|fsm:byte_counter[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:byte_counter[0]~1_combout\,
	datac => \sd1|fsm:byte_counter[0]~0_combout\,
	datad => \sd1|fsm:byte_counter[1]~1_combout\,
	combout => \sd1|fsm:byte_counter[0]~2_combout\);

-- Location: FF_X26_Y13_N7
\sd1|fsm:byte_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector67~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[1]~q\);

-- Location: LCCOMB_X27_Y13_N16
\sd1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~4_combout\ = (\sd1|fsm:byte_counter[2]~q\ & ((GND) # (!\sd1|Add2~3\))) # (!\sd1|fsm:byte_counter[2]~q\ & (\sd1|Add2~3\ $ (GND)))
-- \sd1|Add2~5\ = CARRY((\sd1|fsm:byte_counter[2]~q\) # (!\sd1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:byte_counter[2]~q\,
	datad => VCC,
	cin => \sd1|Add2~3\,
	combout => \sd1|Add2~4_combout\,
	cout => \sd1|Add2~5\);

-- Location: LCCOMB_X27_Y13_N8
\sd1|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector66~0_combout\ = (\sd1|WideOr31~1_combout\ & \sd1|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|WideOr31~1_combout\,
	datad => \sd1|Add2~4_combout\,
	combout => \sd1|Selector66~0_combout\);

-- Location: FF_X27_Y13_N9
\sd1|fsm:byte_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector66~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[2]~q\);

-- Location: LCCOMB_X27_Y13_N18
\sd1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~6_combout\ = (\sd1|fsm:byte_counter[3]~q\ & (\sd1|Add2~5\ & VCC)) # (!\sd1|fsm:byte_counter[3]~q\ & (!\sd1|Add2~5\))
-- \sd1|Add2~7\ = CARRY((!\sd1|fsm:byte_counter[3]~q\ & !\sd1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:byte_counter[3]~q\,
	datad => VCC,
	cin => \sd1|Add2~5\,
	combout => \sd1|Add2~6_combout\,
	cout => \sd1|Add2~7\);

-- Location: LCCOMB_X27_Y13_N2
\sd1|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector65~0_combout\ = (\sd1|WideOr31~1_combout\ & \sd1|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|WideOr31~1_combout\,
	datad => \sd1|Add2~6_combout\,
	combout => \sd1|Selector65~0_combout\);

-- Location: FF_X27_Y13_N3
\sd1|fsm:byte_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector65~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[3]~q\);

-- Location: LCCOMB_X27_Y13_N20
\sd1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~8_combout\ = (\sd1|fsm:byte_counter[4]~q\ & ((GND) # (!\sd1|Add2~7\))) # (!\sd1|fsm:byte_counter[4]~q\ & (\sd1|Add2~7\ $ (GND)))
-- \sd1|Add2~9\ = CARRY((\sd1|fsm:byte_counter[4]~q\) # (!\sd1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:byte_counter[4]~q\,
	datad => VCC,
	cin => \sd1|Add2~7\,
	combout => \sd1|Add2~8_combout\,
	cout => \sd1|Add2~9\);

-- Location: LCCOMB_X27_Y13_N0
\sd1|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector64~0_combout\ = (\sd1|WideOr31~1_combout\ & \sd1|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|WideOr31~1_combout\,
	datad => \sd1|Add2~8_combout\,
	combout => \sd1|Selector64~0_combout\);

-- Location: FF_X27_Y13_N1
\sd1|fsm:byte_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector64~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[4]~q\);

-- Location: LCCOMB_X27_Y13_N22
\sd1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~10_combout\ = (\sd1|fsm:byte_counter[5]~q\ & (\sd1|Add2~9\ & VCC)) # (!\sd1|fsm:byte_counter[5]~q\ & (!\sd1|Add2~9\))
-- \sd1|Add2~11\ = CARRY((!\sd1|fsm:byte_counter[5]~q\ & !\sd1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:byte_counter[5]~q\,
	datad => VCC,
	cin => \sd1|Add2~9\,
	combout => \sd1|Add2~10_combout\,
	cout => \sd1|Add2~11\);

-- Location: LCCOMB_X27_Y13_N10
\sd1|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector63~0_combout\ = (\sd1|WideOr31~1_combout\ & \sd1|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|WideOr31~1_combout\,
	datac => \sd1|Add2~10_combout\,
	combout => \sd1|Selector63~0_combout\);

-- Location: FF_X27_Y13_N11
\sd1|fsm:byte_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector63~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[5]~q\);

-- Location: LCCOMB_X27_Y13_N24
\sd1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~12_combout\ = (\sd1|fsm:byte_counter[6]~q\ & ((GND) # (!\sd1|Add2~11\))) # (!\sd1|fsm:byte_counter[6]~q\ & (\sd1|Add2~11\ $ (GND)))
-- \sd1|Add2~13\ = CARRY((\sd1|fsm:byte_counter[6]~q\) # (!\sd1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:byte_counter[6]~q\,
	datad => VCC,
	cin => \sd1|Add2~11\,
	combout => \sd1|Add2~12_combout\,
	cout => \sd1|Add2~13\);

-- Location: LCCOMB_X26_Y13_N4
\sd1|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector62~0_combout\ = (\sd1|WideOr31~1_combout\ & \sd1|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr31~1_combout\,
	datad => \sd1|Add2~12_combout\,
	combout => \sd1|Selector62~0_combout\);

-- Location: FF_X26_Y13_N5
\sd1|fsm:byte_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector62~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[6]~q\);

-- Location: LCCOMB_X27_Y13_N26
\sd1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~14_combout\ = (\sd1|fsm:byte_counter[7]~q\ & (\sd1|Add2~13\ & VCC)) # (!\sd1|fsm:byte_counter[7]~q\ & (!\sd1|Add2~13\))
-- \sd1|Add2~15\ = CARRY((!\sd1|fsm:byte_counter[7]~q\ & !\sd1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:byte_counter[7]~q\,
	datad => VCC,
	cin => \sd1|Add2~13\,
	combout => \sd1|Add2~14_combout\,
	cout => \sd1|Add2~15\);

-- Location: LCCOMB_X27_Y13_N28
\sd1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~16_combout\ = (\sd1|fsm:byte_counter[8]~q\ & ((GND) # (!\sd1|Add2~15\))) # (!\sd1|fsm:byte_counter[8]~q\ & (\sd1|Add2~15\ $ (GND)))
-- \sd1|Add2~17\ = CARRY((\sd1|fsm:byte_counter[8]~q\) # (!\sd1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:byte_counter[8]~q\,
	datad => VCC,
	cin => \sd1|Add2~15\,
	combout => \sd1|Add2~16_combout\,
	cout => \sd1|Add2~17\);

-- Location: LCCOMB_X26_Y13_N18
\sd1|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector60~0_combout\ = (\sd1|WideOr31~1_combout\ & \sd1|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr31~1_combout\,
	datad => \sd1|Add2~16_combout\,
	combout => \sd1|Selector60~0_combout\);

-- Location: FF_X26_Y13_N19
\sd1|fsm:byte_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector60~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[8]~q\);

-- Location: LCCOMB_X27_Y13_N30
\sd1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add2~18_combout\ = \sd1|Add2~17\ $ (!\sd1|fsm:byte_counter[9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \sd1|fsm:byte_counter[9]~q\,
	cin => \sd1|Add2~17\,
	combout => \sd1|Add2~18_combout\);

-- Location: LCCOMB_X26_Y13_N14
\sd1|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector59~0_combout\ = (\sd1|state.write_block_init~q\) # ((\sd1|state.read_block_wait~q\) # ((\sd1|cmd_out[15]~32_combout\ & \sd1|Add2~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[15]~32_combout\,
	datab => \sd1|state.write_block_init~q\,
	datac => \sd1|Add2~18_combout\,
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|Selector59~0_combout\);

-- Location: FF_X26_Y13_N15
\sd1|fsm:byte_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector59~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[9]~q\);

-- Location: LCCOMB_X26_Y13_N0
\sd1|fsm:bit_counter[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~6_combout\ = ((\sd1|fsm:byte_counter[9]~q\) # (\sd1|fsm:byte_counter[1]~q\)) # (!\sd1|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal12~1_combout\,
	datac => \sd1|fsm:byte_counter[9]~q\,
	datad => \sd1|fsm:byte_counter[1]~q\,
	combout => \sd1|fsm:bit_counter[4]~6_combout\);

-- Location: LCCOMB_X24_Y14_N8
\sd1|Selector75~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector75~9_combout\ = (\sd1|state.read_block_data~q\ & (\sd1|fsm:bit_counter[4]~6_combout\ & (\sd1|sd_read_flag~q\ $ (\sd1|host_read_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_data~q\,
	datab => \sd1|sd_read_flag~q\,
	datac => \sd1|host_read_flag~q\,
	datad => \sd1|fsm:bit_counter[4]~6_combout\,
	combout => \sd1|Selector75~9_combout\);

-- Location: LCCOMB_X23_Y13_N16
\sd1|Selector124~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector124~0_combout\ = (\sd1|state.write_block_cmd~q\) # ((\sd1|return_state.write_block_init~q\ & ((\sd1|Selector75~9_combout\) # (!\sd1|return_state.read_block_cmd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.read_block_cmd~1_combout\,
	datab => \sd1|state.write_block_cmd~q\,
	datac => \sd1|return_state.write_block_init~q\,
	datad => \sd1|Selector75~9_combout\,
	combout => \sd1|Selector124~0_combout\);

-- Location: FF_X23_Y13_N17
\sd1|return_state.write_block_init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector124~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.write_block_init~q\);

-- Location: LCCOMB_X23_Y13_N28
\sd1|state.write_block_init~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_init~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|return_state.write_block_init~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|return_state.write_block_init~q\,
	combout => \sd1|state.write_block_init~0_combout\);

-- Location: FF_X23_Y13_N29
\sd1|state.write_block_init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.write_block_init~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|state.write_block_wait~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_init~q\);

-- Location: LCCOMB_X26_Y13_N16
\sd1|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector68~0_combout\ = (\sd1|state.write_block_init~q\) # ((\sd1|state.read_block_wait~q\) # ((\sd1|cmd_out[15]~32_combout\ & \sd1|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[15]~32_combout\,
	datab => \sd1|state.write_block_init~q\,
	datac => \sd1|Add2~0_combout\,
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|Selector68~0_combout\);

-- Location: FF_X26_Y13_N17
\sd1|fsm:byte_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector68~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[0]~q\);

-- Location: LCCOMB_X26_Y13_N22
\sd1|Equal14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal14~0_combout\ = (((!\sd1|fsm:byte_counter[1]~q\) # (!\sd1|fsm:byte_counter[9]~q\)) # (!\sd1|fsm:byte_counter[0]~q\)) # (!\sd1|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal12~1_combout\,
	datab => \sd1|fsm:byte_counter[0]~q\,
	datac => \sd1|fsm:byte_counter[9]~q\,
	datad => \sd1|fsm:byte_counter[1]~q\,
	combout => \sd1|Equal14~0_combout\);

-- Location: LCCOMB_X26_Y13_N8
\sd1|fsm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm~1_combout\ = (\sd1|Equal12~1_combout\ & (!\sd1|fsm:byte_counter[9]~q\ & (\sd1|fsm:byte_counter[0]~q\ $ (\sd1|fsm:byte_counter[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal12~1_combout\,
	datab => \sd1|fsm:byte_counter[0]~q\,
	datac => \sd1|fsm:byte_counter[9]~q\,
	datad => \sd1|fsm:byte_counter[1]~q\,
	combout => \sd1|fsm~1_combout\);

-- Location: LCCOMB_X26_Y13_N10
\sd1|sd_write_flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|sd_write_flag~0_combout\ = (\sd1|fsm:byte_counter[9]~q\ $ (((\sd1|fsm:byte_counter[0]~q\ & \sd1|fsm:byte_counter[1]~q\)))) # (!\sd1|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal12~1_combout\,
	datab => \sd1|fsm:byte_counter[0]~q\,
	datac => \sd1|fsm:byte_counter[9]~q\,
	datad => \sd1|fsm:byte_counter[1]~q\,
	combout => \sd1|sd_write_flag~0_combout\);

-- Location: LCCOMB_X27_Y12_N16
\sd1|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector1~4_combout\ = (\sd1|state.write_block_data~q\ & ((\sd1|sd_write_flag~0_combout\ & (\sd1|host_write_flag~q\)) # (!\sd1|sd_write_flag~0_combout\ & ((\sd1|sd_write_flag~q\))))) # (!\sd1|state.write_block_data~q\ & (((\sd1|sd_write_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|sd_write_flag~0_combout\,
	datac => \sd1|host_write_flag~q\,
	datad => \sd1|sd_write_flag~q\,
	combout => \sd1|Selector1~4_combout\);

-- Location: LCCOMB_X27_Y12_N28
\sd1|Selector1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector1~5_combout\ = (\sd1|state.rst~q\ & ((\sd1|state.idle~q\ & (\sd1|host_write_flag~q\)) # (!\sd1|state.idle~q\ & ((\sd1|Selector1~4_combout\))))) # (!\sd1|state.rst~q\ & (((\sd1|host_write_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.idle~q\,
	datac => \sd1|host_write_flag~q\,
	datad => \sd1|Selector1~4_combout\,
	combout => \sd1|Selector1~5_combout\);

-- Location: FF_X27_Y12_N29
\sd1|sd_write_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector1~5_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sd_write_flag~q\);

-- Location: LCCOMB_X27_Y12_N14
\sd1|host_write_flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|host_write_flag~0_combout\ = !\sd1|sd_write_flag~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|sd_write_flag~q\,
	combout => \sd1|host_write_flag~0_combout\);

-- Location: LCCOMB_X21_Y16_N0
\sd1|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal5~0_combout\ = (!\cpu1|Selector330~2_combout\ & (!\cpu1|Selector329~3_combout\ & !\cpu1|Selector328~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector330~2_combout\,
	datac => \cpu1|Selector329~3_combout\,
	datad => \cpu1|Selector328~2_combout\,
	combout => \sd1|Equal5~0_combout\);

-- Location: FF_X27_Y12_N15
\sd1|host_write_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|host_write_flag~0_combout\,
	ena => \sd1|Equal5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|host_write_flag~q\);

-- Location: LCCOMB_X27_Y12_N2
\sd1|fsm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm~0_combout\ = \sd1|host_write_flag~q\ $ (\sd1|sd_write_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|host_write_flag~q\,
	datad => \sd1|sd_write_flag~q\,
	combout => \sd1|fsm~0_combout\);

-- Location: LCCOMB_X26_Y12_N0
\sd1|bit_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~0_combout\ = (\sd1|Equal11~0_combout\ & (((\sd1|fsm~1_combout\) # (\sd1|fsm~0_combout\)) # (!\sd1|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal14~0_combout\,
	datab => \sd1|fsm~1_combout\,
	datac => \sd1|fsm~0_combout\,
	datad => \sd1|Equal11~0_combout\,
	combout => \sd1|bit_counter~0_combout\);

-- Location: LCCOMB_X24_Y13_N18
\sd1|return_state.write_block_wait~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|return_state.write_block_wait~feeder_combout\ = \sd1|state.write_block_data~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|return_state.write_block_wait~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N30
\sd1|fsm:bit_counter[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~17_combout\ = (\sd1|state.read_block_data~q\ & (((\sd1|fsm:byte_counter[9]~q\) # (\sd1|fsm:byte_counter[1]~q\)) # (!\sd1|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal12~1_combout\,
	datab => \sd1|fsm:byte_counter[9]~q\,
	datac => \sd1|state.read_block_data~q\,
	datad => \sd1|fsm:byte_counter[1]~q\,
	combout => \sd1|fsm:bit_counter[4]~17_combout\);

-- Location: LCCOMB_X24_Y13_N12
\sd1|return_state.read_block_cmd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|return_state.read_block_cmd~2_combout\ = (\sd1|return_state.write_block_wait~0_combout\ & (\sd1|return_state.read_block_cmd~1_combout\ & ((!\sd1|fsm:bit_counter[4]~17_combout\) # (!\sd1|rd_dat_reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.write_block_wait~0_combout\,
	datab => \sd1|return_state.read_block_cmd~1_combout\,
	datac => \sd1|rd_dat_reg~0_combout\,
	datad => \sd1|fsm:bit_counter[4]~17_combout\,
	combout => \sd1|return_state.read_block_cmd~2_combout\);

-- Location: FF_X24_Y13_N19
\sd1|return_state.write_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|return_state.write_block_wait~feeder_combout\,
	ena => \sd1|return_state.read_block_cmd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.write_block_wait~q\);

-- Location: LCCOMB_X23_Y13_N30
\sd1|state.write_block_wait~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_wait~8_combout\ = (\sd1|state.receive_byte~q\ & \sd1|return_state.write_block_wait~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|return_state.write_block_wait~q\,
	combout => \sd1|state.write_block_wait~8_combout\);

-- Location: FF_X23_Y13_N31
\sd1|state.write_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.write_block_wait~8_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|state.write_block_wait~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_wait~q\);

-- Location: LCCOMB_X23_Y12_N18
\sd1|Selector176~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector176~0_combout\ = (\sd1|state.receive_byte~q\ & \sdMISO~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_byte~q\,
	datad => \sdMISO~input_o\,
	combout => \sd1|Selector176~0_combout\);

-- Location: LCCOMB_X24_Y13_N16
\sd1|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector2~4_combout\ = (!\sd1|sclk_sig~q\ & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector2~4_combout\);

-- Location: LCCOMB_X23_Y13_N18
\sd1|Selector108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector108~0_combout\ = (\sd1|state.cmd0~q\) # ((\sd1|return_state.cmd8~q\ & ((\sd1|Selector75~9_combout\) # (!\sd1|return_state.read_block_cmd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd0~q\,
	datab => \sd1|Selector75~9_combout\,
	datac => \sd1|return_state.cmd8~q\,
	datad => \sd1|return_state.read_block_cmd~1_combout\,
	combout => \sd1|Selector108~0_combout\);

-- Location: FF_X23_Y13_N19
\sd1|return_state.cmd8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector108~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.cmd8~q\);

-- Location: LCCOMB_X23_Y13_N4
\sd1|state.cmd8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.cmd8~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|return_state.cmd8~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|return_state.cmd8~q\,
	combout => \sd1|state.cmd8~0_combout\);

-- Location: FF_X23_Y13_N5
\sd1|state.cmd8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.cmd8~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|state.write_block_wait~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd8~q\);

-- Location: LCCOMB_X23_Y11_N12
\sd1|Selector100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector100~0_combout\ = (\sd1|sclk_sig~q\ & (\sd1|Equal10~1_combout\ & \sd1|Equal10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|Equal10~1_combout\,
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|Selector100~0_combout\);

-- Location: LCCOMB_X23_Y13_N10
\sd1|Selector113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector113~0_combout\ = (\sd1|state.cmd58~q\) # ((\sd1|return_state.cardsel~q\ & ((\sd1|Selector75~9_combout\) # (!\sd1|return_state.read_block_cmd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.read_block_cmd~1_combout\,
	datab => \sd1|state.cmd58~q\,
	datac => \sd1|return_state.cardsel~q\,
	datad => \sd1|Selector75~9_combout\,
	combout => \sd1|Selector113~0_combout\);

-- Location: FF_X23_Y13_N11
\sd1|return_state.cardsel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector113~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.cardsel~q\);

-- Location: LCCOMB_X23_Y13_N20
\sd1|state.cardsel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.cardsel~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|return_state.cardsel~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|return_state.cardsel~q\,
	combout => \sd1|state.cardsel~0_combout\);

-- Location: FF_X23_Y13_N21
\sd1|state.cardsel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.cardsel~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|state.write_block_wait~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cardsel~q\);

-- Location: LCCOMB_X23_Y12_N12
\sd1|Selector175~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector175~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(0),
	combout => \sd1|Selector175~0_combout\);

-- Location: FF_X23_Y12_N13
\sd1|recv_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector175~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(1));

-- Location: LCCOMB_X24_Y15_N26
\sd1|Selector174~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector174~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(1),
	combout => \sd1|Selector174~0_combout\);

-- Location: FF_X24_Y15_N27
\sd1|recv_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector174~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(2));

-- Location: LCCOMB_X21_Y15_N18
\sd1|Selector173~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector173~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(2),
	combout => \sd1|Selector173~0_combout\);

-- Location: FF_X21_Y15_N19
\sd1|recv_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector173~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(3));

-- Location: LCCOMB_X21_Y15_N30
\sd1|Selector172~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector172~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(3),
	combout => \sd1|Selector172~0_combout\);

-- Location: FF_X21_Y15_N31
\sd1|recv_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector172~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(4));

-- Location: LCCOMB_X21_Y15_N26
\sd1|Selector171~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector171~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datac => \sd1|recv_data\(4),
	combout => \sd1|Selector171~0_combout\);

-- Location: FF_X21_Y15_N27
\sd1|recv_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector171~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(5));

-- Location: LCCOMB_X21_Y15_N22
\sd1|Selector170~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector170~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datac => \sd1|recv_data\(5),
	combout => \sd1|Selector170~0_combout\);

-- Location: FF_X21_Y15_N23
\sd1|recv_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector170~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(6));

-- Location: LCCOMB_X21_Y15_N14
\sd1|Selector169~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector169~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datac => \sd1|recv_data\(6),
	combout => \sd1|Selector169~0_combout\);

-- Location: FF_X21_Y15_N15
\sd1|recv_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector169~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(7));

-- Location: LCCOMB_X21_Y15_N6
\sd1|Selector168~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector168~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datac => \sd1|recv_data\(7),
	combout => \sd1|Selector168~0_combout\);

-- Location: FF_X21_Y15_N7
\sd1|recv_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector168~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(8));

-- Location: LCCOMB_X20_Y15_N2
\sd1|Selector167~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector167~0_combout\ = (\sd1|recv_data\(8) & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data\(8),
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector167~0_combout\);

-- Location: FF_X20_Y15_N3
\sd1|recv_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector167~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(9));

-- Location: LCCOMB_X20_Y15_N16
\sd1|Selector166~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector166~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(9),
	combout => \sd1|Selector166~0_combout\);

-- Location: FF_X20_Y15_N17
\sd1|recv_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector166~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(10));

-- Location: LCCOMB_X20_Y15_N6
\sd1|Selector165~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector165~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(10),
	combout => \sd1|Selector165~0_combout\);

-- Location: FF_X20_Y15_N7
\sd1|recv_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector165~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(11));

-- Location: LCCOMB_X20_Y15_N4
\sd1|Selector164~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector164~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(11),
	combout => \sd1|Selector164~0_combout\);

-- Location: FF_X20_Y15_N5
\sd1|recv_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector164~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(12));

-- Location: LCCOMB_X20_Y15_N10
\sd1|Selector163~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector163~0_combout\ = (\sd1|recv_data\(12) & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(12),
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector163~0_combout\);

-- Location: FF_X20_Y15_N11
\sd1|recv_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector163~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(13));

-- Location: LCCOMB_X20_Y15_N20
\sd1|Selector162~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector162~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(13),
	combout => \sd1|Selector162~0_combout\);

-- Location: FF_X20_Y15_N21
\sd1|recv_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector162~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(14));

-- Location: LCCOMB_X20_Y15_N26
\sd1|Selector161~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector161~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(14),
	combout => \sd1|Selector161~0_combout\);

-- Location: FF_X20_Y15_N27
\sd1|recv_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector161~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(15));

-- Location: LCCOMB_X20_Y15_N24
\sd1|Selector160~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector160~0_combout\ = (\sd1|recv_data\(15) & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data\(15),
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector160~0_combout\);

-- Location: FF_X20_Y15_N25
\sd1|recv_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector160~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(16));

-- Location: LCCOMB_X20_Y15_N30
\sd1|Selector159~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector159~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(16),
	combout => \sd1|Selector159~0_combout\);

-- Location: FF_X20_Y15_N31
\sd1|recv_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector159~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(17));

-- Location: LCCOMB_X20_Y15_N12
\sd1|Selector158~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector158~0_combout\ = (\sd1|recv_data\(17) & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data\(17),
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector158~0_combout\);

-- Location: FF_X20_Y15_N13
\sd1|recv_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector158~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(18));

-- Location: LCCOMB_X20_Y15_N22
\sd1|Selector157~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector157~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(18),
	combout => \sd1|Selector157~0_combout\);

-- Location: FF_X20_Y15_N23
\sd1|recv_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector157~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(19));

-- Location: LCCOMB_X20_Y15_N8
\sd1|Selector156~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector156~0_combout\ = (\sd1|recv_data\(19) & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data\(19),
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector156~0_combout\);

-- Location: FF_X20_Y15_N9
\sd1|recv_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector156~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(20));

-- Location: LCCOMB_X20_Y15_N14
\sd1|Selector155~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector155~0_combout\ = (\sd1|recv_data\(20) & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(20),
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector155~0_combout\);

-- Location: FF_X20_Y15_N15
\sd1|recv_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector155~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(21));

-- Location: LCCOMB_X20_Y15_N28
\sd1|Selector154~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector154~0_combout\ = (\sd1|recv_data\(21) & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(21),
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector154~0_combout\);

-- Location: FF_X20_Y15_N29
\sd1|recv_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector154~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(22));

-- Location: LCCOMB_X20_Y15_N18
\sd1|Selector153~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector153~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(22),
	combout => \sd1|Selector153~0_combout\);

-- Location: FF_X20_Y15_N19
\sd1|recv_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector153~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(23));

-- Location: LCCOMB_X20_Y15_N0
\sd1|Selector152~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector152~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(23),
	combout => \sd1|Selector152~0_combout\);

-- Location: FF_X20_Y15_N1
\sd1|recv_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector152~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(24));

-- Location: LCCOMB_X23_Y12_N0
\sd1|Selector151~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector151~0_combout\ = (\sd1|recv_data\(24) & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|recv_data\(24),
	datad => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector151~0_combout\);

-- Location: FF_X23_Y12_N1
\sd1|recv_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector151~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(25));

-- Location: LCCOMB_X23_Y12_N2
\sd1|Selector150~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector150~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(25),
	combout => \sd1|Selector150~0_combout\);

-- Location: FF_X23_Y12_N3
\sd1|recv_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector150~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(26));

-- Location: LCCOMB_X23_Y12_N16
\sd1|Selector149~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector149~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(26),
	combout => \sd1|Selector149~0_combout\);

-- Location: FF_X23_Y12_N17
\sd1|recv_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector149~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(27));

-- Location: LCCOMB_X23_Y12_N26
\sd1|Selector148~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector148~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(27),
	combout => \sd1|Selector148~0_combout\);

-- Location: FF_X23_Y12_N27
\sd1|recv_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector148~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(28));

-- Location: LCCOMB_X23_Y12_N8
\sd1|Selector147~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector147~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_byte~q\,
	datac => \sd1|recv_data\(28),
	combout => \sd1|Selector147~0_combout\);

-- Location: FF_X23_Y12_N9
\sd1|recv_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector147~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(29));

-- Location: LCCOMB_X23_Y12_N10
\sd1|Selector146~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector146~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_byte~q\,
	datac => \sd1|recv_data\(29),
	combout => \sd1|Selector146~0_combout\);

-- Location: FF_X23_Y12_N11
\sd1|recv_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector146~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(30));

-- Location: LCCOMB_X23_Y12_N24
\sd1|Selector145~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector145~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|recv_data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_byte~q\,
	datad => \sd1|recv_data\(30),
	combout => \sd1|Selector145~0_combout\);

-- Location: FF_X23_Y12_N25
\sd1|recv_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector145~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(31));

-- Location: LCCOMB_X24_Y12_N12
\sd1|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector87~0_combout\ = (\sd1|state.cardsel~q\ & (((!\sd1|recv_data\(0) & \sd1|state.poll_cmd~q\)) # (!\sd1|recv_data\(31)))) # (!\sd1|state.cardsel~q\ & (!\sd1|recv_data\(0) & (\sd1|state.poll_cmd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cardsel~q\,
	datab => \sd1|recv_data\(0),
	datac => \sd1|state.poll_cmd~q\,
	datad => \sd1|recv_data\(31),
	combout => \sd1|Selector87~0_combout\);

-- Location: FF_X24_Y12_N13
\sd1|state.cmd58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector87~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd58~q\);

-- Location: LCCOMB_X24_Y12_N16
\sd1|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector94~0_combout\ = (\sd1|state.cmd8~q\) # ((\sd1|state.cmd58~q\) # ((!\sd1|Selector100~0_combout\ & \sd1|state.send_regreq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd8~q\,
	datab => \sd1|Selector100~0_combout\,
	datac => \sd1|state.send_regreq~q\,
	datad => \sd1|state.cmd58~q\,
	combout => \sd1|Selector94~0_combout\);

-- Location: FF_X24_Y12_N17
\sd1|state.send_regreq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector94~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.send_regreq~q\);

-- Location: LCCOMB_X26_Y11_N2
\sd1|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector95~0_combout\ = (\sd1|fsm~2_combout\ & ((\sd1|state.receive_ocr_wait~q\) # ((\sd1|state.send_regreq~q\ & \sd1|Selector100~0_combout\)))) # (!\sd1|fsm~2_combout\ & (\sd1|state.send_regreq~q\ & ((\sd1|Selector100~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm~2_combout\,
	datab => \sd1|state.send_regreq~q\,
	datac => \sd1|state.receive_ocr_wait~q\,
	datad => \sd1|Selector100~0_combout\,
	combout => \sd1|Selector95~0_combout\);

-- Location: FF_X26_Y11_N3
\sd1|state.receive_ocr_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector95~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.receive_ocr_wait~q\);

-- Location: LCCOMB_X26_Y11_N18
\sd1|Selector93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector93~0_combout\ = ((\sd1|Selector104~0_combout\) # ((!\sd1|Selector100~0_combout\ & \sd1|state.send_cmd~q\))) # (!\sd1|WideOr18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~0_combout\,
	datab => \sd1|Selector100~0_combout\,
	datac => \sd1|state.send_cmd~q\,
	datad => \sd1|Selector104~0_combout\,
	combout => \sd1|Selector93~0_combout\);

-- Location: FF_X26_Y11_N19
\sd1|state.send_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector93~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.send_cmd~q\);

-- Location: LCCOMB_X26_Y11_N26
\sd1|Selector96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector96~0_combout\ = (\sd1|fsm~2_combout\ & ((\sd1|state.receive_byte_wait~q\) # ((\sd1|state.send_cmd~q\ & \sd1|Selector100~0_combout\)))) # (!\sd1|fsm~2_combout\ & (\sd1|state.send_cmd~q\ & (\sd1|Selector100~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm~2_combout\,
	datab => \sd1|state.send_cmd~q\,
	datac => \sd1|Selector100~0_combout\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector96~0_combout\);

-- Location: LCCOMB_X26_Y11_N16
\sd1|Selector96~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector96~1_combout\ = (\sd1|Selector96~0_combout\) # ((!\sd1|Equal11~0_combout\ & \sd1|state.write_block_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|Selector96~0_combout\,
	combout => \sd1|Selector96~1_combout\);

-- Location: FF_X26_Y11_N17
\sd1|state.receive_byte_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector96~1_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.receive_byte_wait~q\);

-- Location: LCCOMB_X26_Y11_N22
\sd1|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector77~0_combout\ = (!\sd1|state.receive_ocr_wait~q\ & !\sd1|state.receive_byte_wait~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.receive_ocr_wait~q\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector77~0_combout\);

-- Location: LCCOMB_X24_Y13_N14
\sd1|recv_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|recv_data[0]~0_combout\ = (\sd1|return_state.write_block_wait~0_combout\ & ((\sd1|Selector2~4_combout\) # ((!\sd1|fsm~2_combout\ & !\sd1|Selector77~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm~2_combout\,
	datab => \sd1|Selector2~4_combout\,
	datac => \sd1|return_state.write_block_wait~0_combout\,
	datad => \sd1|Selector77~0_combout\,
	combout => \sd1|recv_data[0]~0_combout\);

-- Location: FF_X23_Y12_N19
\sd1|recv_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector176~0_combout\,
	ena => \sd1|recv_data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|recv_data\(0));

-- Location: LCCOMB_X23_Y13_N12
\sd1|Selector109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector109~0_combout\ = (\sd1|state.cmd8~q\) # ((\sd1|return_state.cmd55~q\ & ((\sd1|Selector75~9_combout\) # (!\sd1|return_state.read_block_cmd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.read_block_cmd~1_combout\,
	datab => \sd1|state.cmd8~q\,
	datac => \sd1|return_state.cmd55~q\,
	datad => \sd1|Selector75~9_combout\,
	combout => \sd1|Selector109~0_combout\);

-- Location: FF_X23_Y13_N13
\sd1|return_state.cmd55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector109~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.cmd55~q\);

-- Location: LCCOMB_X24_Y12_N18
\sd1|Selector84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector84~0_combout\ = (\sd1|return_state.cmd55~q\ & (!\sd1|sclk_sig~q\ & (\sd1|state.receive_byte~q\ & \sd1|Equal10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.cmd55~q\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|Equal10~2_combout\,
	combout => \sd1|Selector84~0_combout\);

-- Location: LCCOMB_X24_Y12_N6
\sd1|Selector84~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector84~1_combout\ = (\sd1|Selector84~0_combout\) # ((\sd1|recv_data\(0) & \sd1|state.poll_cmd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(0),
	datac => \sd1|state.poll_cmd~q\,
	datad => \sd1|Selector84~0_combout\,
	combout => \sd1|Selector84~1_combout\);

-- Location: FF_X24_Y12_N7
\sd1|state.cmd55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector84~1_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd55~q\);

-- Location: LCCOMB_X23_Y13_N2
\sd1|Selector110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector110~0_combout\ = (\sd1|state.cmd55~q\) # ((\sd1|return_state.acmd41~q\ & ((\sd1|Selector75~9_combout\) # (!\sd1|return_state.read_block_cmd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.read_block_cmd~1_combout\,
	datab => \sd1|state.cmd55~q\,
	datac => \sd1|return_state.acmd41~q\,
	datad => \sd1|Selector75~9_combout\,
	combout => \sd1|Selector110~0_combout\);

-- Location: FF_X23_Y13_N3
\sd1|return_state.acmd41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector110~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.acmd41~q\);

-- Location: LCCOMB_X23_Y13_N14
\sd1|state.acmd41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.acmd41~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|return_state.acmd41~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|return_state.acmd41~q\,
	combout => \sd1|state.acmd41~0_combout\);

-- Location: FF_X23_Y13_N15
\sd1|state.acmd41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.acmd41~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|state.write_block_wait~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.acmd41~q\);

-- Location: LCCOMB_X23_Y13_N0
\sd1|Selector111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector111~0_combout\ = (\sd1|state.acmd41~q\) # ((\sd1|return_state.poll_cmd~q\ & ((\sd1|Selector75~9_combout\) # (!\sd1|return_state.read_block_cmd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.read_block_cmd~1_combout\,
	datab => \sd1|state.acmd41~q\,
	datac => \sd1|return_state.poll_cmd~q\,
	datad => \sd1|Selector75~9_combout\,
	combout => \sd1|Selector111~0_combout\);

-- Location: FF_X23_Y13_N1
\sd1|return_state.poll_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector111~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.poll_cmd~q\);

-- Location: LCCOMB_X23_Y13_N6
\sd1|state.poll_cmd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.poll_cmd~0_combout\ = (\sd1|state.receive_byte~q\ & \sd1|return_state.poll_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|return_state.poll_cmd~q\,
	combout => \sd1|state.poll_cmd~0_combout\);

-- Location: FF_X23_Y13_N7
\sd1|state.poll_cmd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.poll_cmd~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|state.write_block_wait~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.poll_cmd~q\);

-- Location: LCCOMB_X23_Y12_N4
\sd1|WideOr37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr37~0_combout\ = (\sd1|state.write_block_init~q\) # ((\sd1|state.idle~q\) # ((\sd1|state.poll_cmd~q\) # (\sd1|state.cardsel~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_init~q\,
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.poll_cmd~q\,
	datad => \sd1|state.cardsel~q\,
	combout => \sd1|WideOr37~0_combout\);

-- Location: LCCOMB_X23_Y12_N14
\sd1|Selector78~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~3_combout\ = (!\sd1|state.write_block_wait~q\ & (!\sd1|WideOr37~0_combout\ & ((!\sd1|state.receive_byte~q\) # (!\sd1|sclk_sig~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_wait~q\,
	datab => \sd1|WideOr37~0_combout\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|state.receive_byte~q\,
	combout => \sd1|Selector78~3_combout\);

-- Location: LCCOMB_X24_Y11_N10
\sd1|Selector75~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector75~6_combout\ = (!\sd1|Selector75~9_combout\ & (\sd1|Selector78~3_combout\ & ((\sd1|bit_counter~0_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~0_combout\,
	datab => \sd1|Selector75~9_combout\,
	datac => \sd1|state.write_block_data~q\,
	datad => \sd1|Selector78~3_combout\,
	combout => \sd1|Selector75~6_combout\);

-- Location: LCCOMB_X26_Y11_N28
\sd1|state.write_block_wait~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_wait~2_combout\ = (!\sd1|state.write_block_byte~q\ & (!\sd1|state.send_regreq~q\ & !\sd1|state.send_cmd~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datac => \sd1|state.send_regreq~q\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|state.write_block_wait~2_combout\);

-- Location: LCCOMB_X24_Y10_N12
\sd1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add1~0_combout\ = \sd1|fsm:bit_counter[0]~q\ $ (VCC)
-- \sd1|Add1~1\ = CARRY(\sd1|fsm:bit_counter[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[0]~q\,
	datad => VCC,
	combout => \sd1|Add1~0_combout\,
	cout => \sd1|Add1~1\);

-- Location: LCCOMB_X24_Y12_N10
\sd1|Selector78~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~8_combout\ = (!\sd1|Equal10~2_combout\ & ((\sd1|state.init~q\) # ((!\sd1|sclk_sig~q\ & \sd1|state.receive_byte~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal10~2_combout\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|state.init~q\,
	combout => \sd1|Selector78~8_combout\);

-- Location: LCCOMB_X23_Y11_N18
\sd1|bit_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~1_combout\ = (\sd1|sclk_sig~q\ & ((!\sd1|Equal10~0_combout\) # (!\sd1|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|Equal10~1_combout\,
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|bit_counter~1_combout\);

-- Location: LCCOMB_X24_Y10_N6
\sd1|Selector78~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~9_combout\ = (\sd1|Add1~0_combout\ & ((\sd1|Selector78~8_combout\) # ((!\sd1|state.write_block_wait~2_combout\ & \sd1|bit_counter~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Add1~0_combout\,
	datab => \sd1|Selector78~8_combout\,
	datac => \sd1|state.write_block_wait~2_combout\,
	datad => \sd1|bit_counter~1_combout\,
	combout => \sd1|Selector78~9_combout\);

-- Location: LCCOMB_X26_Y11_N8
\sd1|Selector78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~2_combout\ = (\sd1|fsm~2_combout\ & ((\sd1|state.read_block_wait~q\) # ((\sd1|state.receive_ocr_wait~q\) # (\sd1|state.receive_byte_wait~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|state.receive_ocr_wait~q\,
	datac => \sd1|fsm~2_combout\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector78~2_combout\);

-- Location: LCCOMB_X24_Y11_N16
\sd1|Selector78~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~4_combout\ = (\sd1|fsm:bit_counter[0]~q\ & ((\sd1|Selector78~2_combout\) # ((!\sd1|Selector78~3_combout\) # (!\sd1|WideOr31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector78~2_combout\,
	datab => \sd1|fsm:bit_counter[0]~q\,
	datac => \sd1|WideOr31~0_combout\,
	datad => \sd1|Selector78~3_combout\,
	combout => \sd1|Selector78~4_combout\);

-- Location: LCCOMB_X27_Y12_N0
\sd1|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector69~0_combout\ = (!\sd1|state.idle~q\ & (\sd1|state.rst~q\ & !\sd1|state.write_block_wait~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.write_block_wait~q\,
	combout => \sd1|Selector69~0_combout\);

-- Location: LCCOMB_X24_Y13_N26
\sd1|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector70~0_combout\ = (\sd1|state.write_block_data~q\ & (((\sd1|response_mode~q\)) # (!\sd1|Equal11~0_combout\))) # (!\sd1|state.write_block_data~q\ & (((\sd1|response_mode~q\ & \sd1|Selector69~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|response_mode~q\,
	datad => \sd1|Selector69~0_combout\,
	combout => \sd1|Selector70~0_combout\);

-- Location: FF_X24_Y13_N27
\sd1|response_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector70~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|response_mode~q\);

-- Location: LCCOMB_X24_Y13_N20
\sd1|Selector78~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~6_combout\ = (!\sdMISO~input_o\ & (!\sd1|sclk_sig~q\ & (\sd1|state.receive_byte_wait~q\ & \sd1|response_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdMISO~input_o\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.receive_byte_wait~q\,
	datad => \sd1|response_mode~q\,
	combout => \sd1|Selector78~6_combout\);

-- Location: LCCOMB_X24_Y11_N26
\sd1|Selector78~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~7_combout\ = (\sd1|Selector78~6_combout\) # ((!\sd1|sclk_sig~q\ & (\sd1|fsm:bit_counter[0]~q\ & !\sd1|state.write_block_wait~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|Selector78~6_combout\,
	datac => \sd1|fsm:bit_counter[0]~q\,
	datad => \sd1|state.write_block_wait~2_combout\,
	combout => \sd1|Selector78~7_combout\);

-- Location: LCCOMB_X24_Y14_N22
\sd1|Selector78~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~11_combout\ = (\sd1|state.read_block_data~q\ & ((\sd1|sd_read_flag~q\ $ (!\sd1|host_read_flag~q\)) # (!\sd1|fsm:bit_counter[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_data~q\,
	datab => \sd1|sd_read_flag~q\,
	datac => \sd1|host_read_flag~q\,
	datad => \sd1|fsm:bit_counter[4]~6_combout\,
	combout => \sd1|Selector78~11_combout\);

-- Location: LCCOMB_X24_Y14_N20
\sd1|Selector78~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~5_combout\ = (!\sd1|Selector78~11_combout\ & (\sd1|WideOr61~0_combout\ & ((!\sd1|bit_counter~0_combout\) # (!\sd1|state.write_block_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector78~11_combout\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|bit_counter~0_combout\,
	datad => \sd1|WideOr61~0_combout\,
	combout => \sd1|Selector78~5_combout\);

-- Location: LCCOMB_X24_Y11_N4
\sd1|Selector78~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector78~10_combout\ = (\sd1|Selector78~9_combout\) # ((\sd1|Selector78~4_combout\) # ((\sd1|Selector78~7_combout\) # (!\sd1|Selector78~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector78~9_combout\,
	datab => \sd1|Selector78~4_combout\,
	datac => \sd1|Selector78~7_combout\,
	datad => \sd1|Selector78~5_combout\,
	combout => \sd1|Selector78~10_combout\);

-- Location: FF_X24_Y11_N5
\sd1|fsm:bit_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector78~10_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[0]~q\);

-- Location: LCCOMB_X24_Y10_N14
\sd1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add1~2_combout\ = (\sd1|fsm:bit_counter[1]~q\ & (\sd1|Add1~1\ & VCC)) # (!\sd1|fsm:bit_counter[1]~q\ & (!\sd1|Add1~1\))
-- \sd1|Add1~3\ = CARRY((!\sd1|fsm:bit_counter[1]~q\ & !\sd1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[1]~q\,
	datad => VCC,
	cin => \sd1|Add1~1\,
	combout => \sd1|Add1~2_combout\,
	cout => \sd1|Add1~3\);

-- Location: LCCOMB_X24_Y11_N0
\sd1|bit_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~2_combout\ = (\sd1|Add1~2_combout\ & ((\sd1|bit_counter~1_combout\) # ((!\sd1|sclk_sig~q\ & \sd1|fsm:bit_counter[1]~q\)))) # (!\sd1|Add1~2_combout\ & (((!\sd1|sclk_sig~q\ & \sd1|fsm:bit_counter[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Add1~2_combout\,
	datab => \sd1|bit_counter~1_combout\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|fsm:bit_counter[1]~q\,
	combout => \sd1|bit_counter~2_combout\);

-- Location: LCCOMB_X24_Y12_N20
\sd1|Selector77~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector77~3_combout\ = (\sd1|fsm~2_combout\ & (((!\sd1|state.write_block_wait~2_combout\ & \sd1|bit_counter~2_combout\)))) # (!\sd1|fsm~2_combout\ & (((!\sd1|state.write_block_wait~2_combout\ & \sd1|bit_counter~2_combout\)) # 
-- (!\sd1|Selector77~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm~2_combout\,
	datab => \sd1|Selector77~0_combout\,
	datac => \sd1|state.write_block_wait~2_combout\,
	datad => \sd1|bit_counter~2_combout\,
	combout => \sd1|Selector77~3_combout\);

-- Location: LCCOMB_X24_Y13_N30
\sd1|fsm:byte_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:byte_counter[1]~0_combout\ = (\sd1|state.read_block_wait~q\ & ((\sdMISO~input_o\) # (\sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdMISO~input_o\,
	datab => \sd1|sclk_sig~q\,
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|fsm:byte_counter[1]~0_combout\);

-- Location: LCCOMB_X24_Y11_N28
\sd1|Selector77~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector77~1_combout\ = (\sd1|fsm:byte_counter[1]~0_combout\) # (((!\sd1|Selector78~3_combout\) # (!\sd1|Selector77~0_combout\)) # (!\sd1|WideOr31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:byte_counter[1]~0_combout\,
	datab => \sd1|WideOr31~0_combout\,
	datac => \sd1|Selector77~0_combout\,
	datad => \sd1|Selector78~3_combout\,
	combout => \sd1|Selector77~1_combout\);

-- Location: LCCOMB_X24_Y11_N14
\sd1|Selector77~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector77~2_combout\ = (\sd1|Add1~2_combout\ & ((\sd1|Selector78~8_combout\) # ((\sd1|Selector77~1_combout\ & \sd1|fsm:bit_counter[1]~q\)))) # (!\sd1|Add1~2_combout\ & (\sd1|Selector77~1_combout\ & ((\sd1|fsm:bit_counter[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Add1~2_combout\,
	datab => \sd1|Selector77~1_combout\,
	datac => \sd1|Selector78~8_combout\,
	datad => \sd1|fsm:bit_counter[1]~q\,
	combout => \sd1|Selector77~2_combout\);

-- Location: LCCOMB_X24_Y11_N6
\sd1|Selector77~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector77~4_combout\ = (\sd1|Selector77~3_combout\) # ((\sd1|Selector77~2_combout\) # (!\sd1|Selector78~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector77~3_combout\,
	datac => \sd1|Selector77~2_combout\,
	datad => \sd1|Selector78~5_combout\,
	combout => \sd1|Selector77~4_combout\);

-- Location: FF_X24_Y11_N7
\sd1|fsm:bit_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector77~4_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[1]~q\);

-- Location: LCCOMB_X24_Y10_N16
\sd1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add1~4_combout\ = (\sd1|fsm:bit_counter[2]~q\ & ((GND) # (!\sd1|Add1~3\))) # (!\sd1|fsm:bit_counter[2]~q\ & (\sd1|Add1~3\ $ (GND)))
-- \sd1|Add1~5\ = CARRY((\sd1|fsm:bit_counter[2]~q\) # (!\sd1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:bit_counter[2]~q\,
	datad => VCC,
	cin => \sd1|Add1~3\,
	combout => \sd1|Add1~4_combout\,
	cout => \sd1|Add1~5\);

-- Location: LCCOMB_X26_Y11_N6
\sd1|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector76~0_combout\ = (\sd1|state.receive_ocr_wait~q\) # ((\sd1|fsm~2_combout\ & ((\sd1|state.read_block_wait~q\) # (\sd1|state.receive_byte_wait~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|state.receive_ocr_wait~q\,
	datac => \sd1|fsm~2_combout\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector76~0_combout\);

-- Location: LCCOMB_X24_Y11_N2
\sd1|Selector76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector76~1_combout\ = (\sd1|fsm:bit_counter[2]~q\ & ((\sd1|Selector76~0_combout\) # ((!\sd1|WideOr31~0_combout\) # (!\sd1|Selector78~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector76~0_combout\,
	datab => \sd1|Selector78~3_combout\,
	datac => \sd1|WideOr31~0_combout\,
	datad => \sd1|fsm:bit_counter[2]~q\,
	combout => \sd1|Selector76~1_combout\);

-- Location: LCCOMB_X24_Y11_N12
\sd1|Selector76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector76~2_combout\ = (\sd1|Selector76~1_combout\) # ((\sd1|Add1~4_combout\ & \sd1|Selector78~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Add1~4_combout\,
	datac => \sd1|Selector78~8_combout\,
	datad => \sd1|Selector76~1_combout\,
	combout => \sd1|Selector76~2_combout\);

-- Location: LCCOMB_X24_Y11_N18
\sd1|bit_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~3_combout\ = (!\sd1|sclk_sig~q\ & \sd1|fsm:bit_counter[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|fsm:bit_counter[2]~q\,
	combout => \sd1|bit_counter~3_combout\);

-- Location: LCCOMB_X24_Y11_N8
\sd1|Selector76~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector76~3_combout\ = (!\sd1|state.write_block_wait~2_combout\ & ((\sd1|bit_counter~3_combout\) # ((\sd1|Add1~4_combout\ & \sd1|bit_counter~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Add1~4_combout\,
	datab => \sd1|bit_counter~3_combout\,
	datac => \sd1|bit_counter~1_combout\,
	datad => \sd1|state.write_block_wait~2_combout\,
	combout => \sd1|Selector76~3_combout\);

-- Location: LCCOMB_X26_Y11_N12
\sd1|Selector76~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector76~4_combout\ = (!\sd1|fsm~2_combout\ & ((\sd1|state.receive_ocr_wait~q\) # ((!\sd1|response_mode~q\ & \sd1|state.receive_byte_wait~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm~2_combout\,
	datab => \sd1|state.receive_ocr_wait~q\,
	datac => \sd1|response_mode~q\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector76~4_combout\);

-- Location: LCCOMB_X24_Y11_N20
\sd1|Selector76~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector76~5_combout\ = (\sd1|Selector76~2_combout\) # (((\sd1|Selector76~3_combout\) # (\sd1|Selector76~4_combout\)) # (!\sd1|Selector78~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector76~2_combout\,
	datab => \sd1|Selector78~5_combout\,
	datac => \sd1|Selector76~3_combout\,
	datad => \sd1|Selector76~4_combout\,
	combout => \sd1|Selector76~5_combout\);

-- Location: FF_X24_Y11_N21
\sd1|fsm:bit_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector76~5_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[2]~q\);

-- Location: LCCOMB_X24_Y10_N18
\sd1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add1~6_combout\ = (\sd1|fsm:bit_counter[3]~q\ & (\sd1|Add1~5\ & VCC)) # (!\sd1|fsm:bit_counter[3]~q\ & (!\sd1|Add1~5\))
-- \sd1|Add1~7\ = CARRY((!\sd1|fsm:bit_counter[3]~q\ & !\sd1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[3]~q\,
	datad => VCC,
	cin => \sd1|Add1~5\,
	combout => \sd1|Add1~6_combout\,
	cout => \sd1|Add1~7\);

-- Location: LCCOMB_X24_Y10_N8
\sd1|bit_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~4_combout\ = (\sd1|bit_counter~1_combout\ & ((\sd1|Add1~6_combout\) # ((!\sd1|sclk_sig~q\ & \sd1|fsm:bit_counter[3]~q\)))) # (!\sd1|bit_counter~1_combout\ & (!\sd1|sclk_sig~q\ & (\sd1|fsm:bit_counter[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~1_combout\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|fsm:bit_counter[3]~q\,
	datad => \sd1|Add1~6_combout\,
	combout => \sd1|bit_counter~4_combout\);

-- Location: LCCOMB_X24_Y10_N10
\sd1|Selector75~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector75~4_combout\ = (\sd1|state.write_block_wait~2_combout\ & (\sd1|Add1~6_combout\ & ((\sd1|Selector78~8_combout\)))) # (!\sd1|state.write_block_wait~2_combout\ & ((\sd1|bit_counter~4_combout\) # ((\sd1|Add1~6_combout\ & 
-- \sd1|Selector78~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_wait~2_combout\,
	datab => \sd1|Add1~6_combout\,
	datac => \sd1|bit_counter~4_combout\,
	datad => \sd1|Selector78~8_combout\,
	combout => \sd1|Selector75~4_combout\);

-- Location: LCCOMB_X24_Y13_N10
\sd1|Selector75~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector75~8_combout\ = (\sd1|Selector75~4_combout\) # ((!\sdMISO~input_o\ & (!\sd1|sclk_sig~q\ & \sd1|state.read_block_wait~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdMISO~input_o\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|Selector75~4_combout\,
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|Selector75~8_combout\);

-- Location: LCCOMB_X26_Y11_N14
\sd1|Selector75~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector75~5_combout\ = (\sd1|state.read_block_wait~q\) # ((\sd1|fsm~2_combout\ & ((\sd1|state.receive_ocr_wait~q\) # (\sd1|state.receive_byte_wait~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|state.receive_ocr_wait~q\,
	datac => \sd1|fsm~2_combout\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|Selector75~5_combout\);

-- Location: LCCOMB_X24_Y11_N30
\sd1|Selector75~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector75~7_combout\ = (\sd1|Selector75~8_combout\) # ((\sd1|fsm:bit_counter[3]~q\ & ((\sd1|Selector75~5_combout\) # (!\sd1|Selector75~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector75~6_combout\,
	datab => \sd1|Selector75~8_combout\,
	datac => \sd1|fsm:bit_counter[3]~q\,
	datad => \sd1|Selector75~5_combout\,
	combout => \sd1|Selector75~7_combout\);

-- Location: FF_X24_Y11_N31
\sd1|fsm:bit_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector75~7_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[3]~q\);

-- Location: LCCOMB_X24_Y11_N24
\sd1|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal10~0_combout\ = (!\sd1|fsm:bit_counter[3]~q\ & (!\sd1|fsm:bit_counter[2]~q\ & (!\sd1|fsm:bit_counter[0]~q\ & !\sd1|fsm:bit_counter[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[3]~q\,
	datab => \sd1|fsm:bit_counter[2]~q\,
	datac => \sd1|fsm:bit_counter[0]~q\,
	datad => \sd1|fsm:bit_counter[1]~q\,
	combout => \sd1|Equal10~0_combout\);

-- Location: LCCOMB_X24_Y13_N28
\sd1|return_state.idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|return_state.idle~0_combout\ = (\sd1|state.read_block_data~q\ & !\sd1|Equal11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.read_block_data~q\,
	datac => \sd1|Equal11~0_combout\,
	combout => \sd1|return_state.idle~0_combout\);

-- Location: FF_X24_Y13_N29
\sd1|return_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|return_state.idle~0_combout\,
	ena => \sd1|return_state.read_block_cmd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.idle~q\);

-- Location: LCCOMB_X23_Y11_N6
\sd1|Selector89~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector89~3_combout\ = (\sd1|state.receive_byte~q\ & (\sd1|Equal10~0_combout\ & (\sd1|return_state.idle~q\ & \sd1|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|Equal10~0_combout\,
	datac => \sd1|return_state.idle~q\,
	datad => \sd1|Equal10~1_combout\,
	combout => \sd1|Selector89~3_combout\);

-- Location: LCCOMB_X23_Y12_N22
\sd1|Selector89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector89~0_combout\ = (\sd1|recv_data\(31) & \sd1|state.cardsel~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(31),
	datad => \sd1|state.cardsel~q\,
	combout => \sd1|Selector89~0_combout\);

-- Location: LCCOMB_X22_Y11_N24
\sd1|Selector89~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector89~1_combout\ = (\sd1|Selector89~0_combout\) # ((!\sd1|block_read~q\ & (!\sd1|block_write~q\ & \sd1|state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|block_read~q\,
	datab => \sd1|block_write~q\,
	datac => \sd1|Selector89~0_combout\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector89~1_combout\);

-- Location: LCCOMB_X23_Y12_N28
\sd1|Selector89~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector89~2_combout\ = (\sdMISO~input_o\ & \sd1|state.write_block_wait~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sdMISO~input_o\,
	datac => \sd1|state.write_block_wait~q\,
	combout => \sd1|Selector89~2_combout\);

-- Location: LCCOMB_X23_Y11_N24
\sd1|Selector89~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector89~4_combout\ = (\sd1|Selector89~1_combout\) # ((!\sd1|sclk_sig~q\ & ((\sd1|Selector89~3_combout\) # (\sd1|Selector89~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector89~3_combout\,
	datab => \sd1|Selector89~1_combout\,
	datac => \sd1|Selector89~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector89~4_combout\);

-- Location: FF_X23_Y11_N25
\sd1|state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector89~4_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.idle~q\);

-- Location: LCCOMB_X24_Y14_N2
\sd1|cmd_out[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[15]~32_combout\ = (\sd1|state.rst~q\ & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|cmd_out[15]~32_combout\);

-- Location: LCCOMB_X24_Y14_N28
\sd1|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector0~2_combout\ = (\sd1|cmd_out[15]~32_combout\ & (\sd1|sd_read_flag~q\ $ (((\sd1|sd_read_flag~0_combout\ & \sd1|state.receive_byte~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_read_flag~0_combout\,
	datab => \sd1|cmd_out[15]~32_combout\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|sd_read_flag~q\,
	combout => \sd1|Selector0~2_combout\);

-- Location: LCCOMB_X24_Y14_N0
\sd1|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector0~3_combout\ = (\sd1|Selector0~2_combout\) # ((\sd1|host_read_flag~q\ & ((\sd1|state.idle~q\) # (!\sd1|state.rst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|host_read_flag~q\,
	datab => \sd1|Selector0~2_combout\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector0~3_combout\);

-- Location: FF_X24_Y14_N1
\sd1|sd_read_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector0~3_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sd_read_flag~q\);

-- Location: FF_X21_Y17_N17
\sd1|host_read_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_sd~combout\,
	asdata => \sd1|sd_read_flag~q\,
	sload => VCC,
	ena => \sd1|Equal5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|host_read_flag~q\);

-- Location: LCCOMB_X24_Y14_N10
\sd1|rd_dat_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|rd_dat_reg~0_combout\ = \sd1|host_read_flag~q\ $ (\sd1|sd_read_flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|host_read_flag~q\,
	datad => \sd1|sd_read_flag~q\,
	combout => \sd1|rd_dat_reg~0_combout\);

-- Location: LCCOMB_X24_Y13_N4
\sd1|return_state.read_block_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|return_state.read_block_data~0_combout\ = (\sd1|state.read_block_data~q\ & ((\sd1|Equal11~0_combout\))) # (!\sd1|state.read_block_data~q\ & (\sd1|state.read_block_wait~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|state.read_block_data~q\,
	datac => \sd1|Equal11~0_combout\,
	combout => \sd1|return_state.read_block_data~0_combout\);

-- Location: FF_X24_Y13_N5
\sd1|return_state.read_block_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|return_state.read_block_data~0_combout\,
	ena => \sd1|return_state.read_block_cmd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.read_block_data~q\);

-- Location: LCCOMB_X24_Y12_N8
\sd1|state.read_block_data~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.read_block_data~5_combout\ = (\sd1|state.receive_byte~q\ & (((\sd1|return_state.read_block_data~q\)))) # (!\sd1|state.receive_byte~q\ & (\sd1|rd_dat_reg~0_combout\ & (\sd1|fsm:bit_counter[4]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|rd_dat_reg~0_combout\,
	datac => \sd1|fsm:bit_counter[4]~17_combout\,
	datad => \sd1|return_state.read_block_data~q\,
	combout => \sd1|state.read_block_data~5_combout\);

-- Location: LCCOMB_X27_Y12_N24
\sd1|state.read_block_data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.read_block_data~1_combout\ = (\sd1|state.init~q\) # ((\sd1|state.write_block_wait~q\) # ((\sd1|sclk_sig~q\ & !\sd1|state.write_block_wait~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|state.write_block_wait~2_combout\,
	datac => \sd1|state.init~q\,
	datad => \sd1|state.write_block_wait~q\,
	combout => \sd1|state.read_block_data~1_combout\);

-- Location: LCCOMB_X27_Y12_N10
\sd1|state.read_block_data~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.read_block_data~2_combout\ = (\sd1|state.read_block_data~1_combout\) # ((\sd1|sd_write_flag~0_combout\ & \sd1|state.write_block_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|sd_write_flag~0_combout\,
	datac => \sd1|state.write_block_data~q\,
	datad => \sd1|state.read_block_data~1_combout\,
	combout => \sd1|state.read_block_data~2_combout\);

-- Location: LCCOMB_X27_Y12_N4
\sd1|state.read_block_data~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.read_block_data~3_combout\ = (\sd1|state.read_block_data~2_combout\ & ((\sd1|state.write_block_data~q\ & ((!\sd1|fsm~0_combout\))) # (!\sd1|state.write_block_data~q\ & (!\sd1|state.write_block_wait~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_wait~3_combout\,
	datab => \sd1|fsm~0_combout\,
	datac => \sd1|state.write_block_data~q\,
	datad => \sd1|state.read_block_data~2_combout\,
	combout => \sd1|state.read_block_data~3_combout\);

-- Location: LCCOMB_X23_Y11_N16
\sd1|state.write_block_wait~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_wait~5_combout\ = (\sd1|state.receive_byte~q\ & ((\sd1|sclk_sig~q\) # ((!\sd1|Equal10~0_combout\) # (!\sd1|Equal10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|Equal10~1_combout\,
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|state.write_block_wait~5_combout\);

-- Location: LCCOMB_X22_Y11_N28
\sd1|state.write_block_wait~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_wait~6_combout\ = (\sd1|clkEn~combout\ & (!\sd1|Selector78~2_combout\ & !\sd1|state.write_block_wait~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|clkEn~combout\,
	datac => \sd1|Selector78~2_combout\,
	datad => \sd1|state.write_block_wait~5_combout\,
	combout => \sd1|state.write_block_wait~6_combout\);

-- Location: LCCOMB_X27_Y12_N22
\sd1|state.read_block_data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.read_block_data~4_combout\ = (\sd1|state.read_block_data~3_combout\) # (((!\sd1|sclk_sig~q\ & !\sd1|state.write_block_wait~2_combout\)) # (!\sd1|state.write_block_wait~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|state.write_block_wait~2_combout\,
	datac => \sd1|state.read_block_data~3_combout\,
	datad => \sd1|state.write_block_wait~6_combout\,
	combout => \sd1|state.read_block_data~4_combout\);

-- Location: LCCOMB_X24_Y12_N0
\sd1|state.read_block_data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.read_block_data~6_combout\ = (\sd1|state.read_block_data~4_combout\ & ((\sd1|state.read_block_data~q\))) # (!\sd1|state.read_block_data~4_combout\ & (\sd1|state.read_block_data~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.read_block_data~5_combout\,
	datac => \sd1|state.read_block_data~q\,
	datad => \sd1|state.read_block_data~4_combout\,
	combout => \sd1|state.read_block_data~6_combout\);

-- Location: FF_X24_Y12_N1
\sd1|state.read_block_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.read_block_data~6_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.read_block_data~q\);

-- Location: LCCOMB_X27_Y12_N30
\sd1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector2~0_combout\ = (!\sd1|state.write_block_wait~q\ & (\sd1|state.write_block_wait~2_combout\ & (!\sd1|state.read_block_wait~q\ & \sd1|Selector77~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_wait~q\,
	datab => \sd1|state.write_block_wait~2_combout\,
	datac => \sd1|state.read_block_wait~q\,
	datad => \sd1|Selector77~0_combout\,
	combout => \sd1|Selector2~0_combout\);

-- Location: LCCOMB_X24_Y12_N26
\sd1|WideOr46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr46~2_combout\ = (\sd1|state.init~q\) # ((\sd1|state.read_block_data~q\) # ((\sd1|state.write_block_data~q\) # (!\sd1|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.init~q\,
	datab => \sd1|state.read_block_data~q\,
	datac => \sd1|state.write_block_data~q\,
	datad => \sd1|Selector2~0_combout\,
	combout => \sd1|WideOr46~2_combout\);

-- Location: LCCOMB_X24_Y12_N22
\sd1|state.receive_byte~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.receive_byte~1_combout\ = (\sd1|fsm:bit_counter[4]~17_combout\ & (((!\sd1|rd_dat_reg~0_combout\)))) # (!\sd1|fsm:bit_counter[4]~17_combout\ & (\sd1|WideOr46~2_combout\ & ((!\sd1|state.read_block_data~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr46~2_combout\,
	datab => \sd1|rd_dat_reg~0_combout\,
	datac => \sd1|fsm:bit_counter[4]~17_combout\,
	datad => \sd1|state.read_block_data~2_combout\,
	combout => \sd1|state.receive_byte~1_combout\);

-- Location: LCCOMB_X24_Y12_N28
\sd1|state.receive_byte~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.receive_byte~0_combout\ = (!\sd1|state.receive_byte~q\ & ((\sd1|sd_write_flag~0_combout\) # (!\sd1|state.write_block_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|sd_write_flag~0_combout\,
	combout => \sd1|state.receive_byte~0_combout\);

-- Location: LCCOMB_X24_Y12_N30
\sd1|state.receive_byte~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.receive_byte~2_combout\ = (\sd1|state.read_block_data~4_combout\ & (((\sd1|state.receive_byte~q\)))) # (!\sd1|state.read_block_data~4_combout\ & (\sd1|state.receive_byte~1_combout\ & (\sd1|state.receive_byte~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~1_combout\,
	datab => \sd1|state.receive_byte~0_combout\,
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|state.read_block_data~4_combout\,
	combout => \sd1|state.receive_byte~2_combout\);

-- Location: FF_X24_Y12_N31
\sd1|state.receive_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.receive_byte~2_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.receive_byte~q\);

-- Location: LCCOMB_X24_Y13_N24
\sd1|return_state.rst~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|return_state.rst~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \sd1|return_state.rst~feeder_combout\);

-- Location: FF_X24_Y13_N25
\sd1|return_state.rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|return_state.rst~feeder_combout\,
	ena => \sd1|return_state.read_block_cmd~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.rst~q\);

-- Location: LCCOMB_X23_Y13_N24
\sd1|state.rst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.rst~0_combout\ = (\sd1|return_state.rst~q\) # (!\sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.receive_byte~q\,
	datad => \sd1|return_state.rst~q\,
	combout => \sd1|state.rst~0_combout\);

-- Location: FF_X23_Y13_N25
\sd1|state.rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.rst~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|state.write_block_wait~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.rst~q\);

-- Location: LCCOMB_X23_Y11_N14
\sd1|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector81~0_combout\ = ((\sd1|state.init~q\ & ((!\sd1|Equal10~0_combout\) # (!\sd1|Equal10~1_combout\)))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal10~1_combout\,
	datab => \sd1|state.rst~q\,
	datac => \sd1|state.init~q\,
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|Selector81~0_combout\);

-- Location: FF_X23_Y11_N15
\sd1|state.init\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector81~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.init~q\);

-- Location: LCCOMB_X23_Y11_N28
\sd1|fsm:bit_counter[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~13_combout\ = (\sd1|state.init~q\ & (\sd1|Equal10~1_combout\ & \sd1|Equal10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.init~q\,
	datac => \sd1|Equal10~1_combout\,
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|fsm:bit_counter[4]~13_combout\);

-- Location: FF_X23_Y11_N29
\sd1|state.cmd0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|fsm:bit_counter[4]~13_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.cmd0~q\);

-- Location: LCCOMB_X24_Y15_N12
\sd1|WideOr18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr18~0_combout\ = (!\sd1|state.cmd0~q\ & (!\sd1|state.cmd55~q\ & !\sd1|state.acmd41~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd0~q\,
	datac => \sd1|state.cmd55~q\,
	datad => \sd1|state.acmd41~q\,
	combout => \sd1|WideOr18~0_combout\);

-- Location: LCCOMB_X24_Y14_N30
\sd1|WideOr61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr61~0_combout\ = (\sd1|WideOr18~0_combout\ & (!\sd1|state.cmd58~q\ & (!\sd1|Selector104~0_combout\ & !\sd1|state.cmd8~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~0_combout\,
	datab => \sd1|state.cmd58~q\,
	datac => \sd1|Selector104~0_combout\,
	datad => \sd1|state.cmd8~q\,
	combout => \sd1|WideOr61~0_combout\);

-- Location: LCCOMB_X26_Y11_N20
\sd1|fsm:bit_counter[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~7_combout\ = ((\sd1|state.receive_ocr_wait~q\) # ((\sd1|state.read_block_wait~q\) # (\sd1|state.receive_byte_wait~q\))) # (!\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.receive_ocr_wait~q\,
	datac => \sd1|state.read_block_wait~q\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|fsm:bit_counter[4]~7_combout\);

-- Location: LCCOMB_X26_Y12_N28
\sd1|fsm:bit_counter[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~8_combout\ = ((\sd1|state.read_block_data~q\) # (\sd1|fsm:bit_counter[4]~7_combout\)) # (!\sd1|WideOr61~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr61~0_combout\,
	datac => \sd1|state.read_block_data~q\,
	datad => \sd1|fsm:bit_counter[4]~7_combout\,
	combout => \sd1|fsm:bit_counter[4]~8_combout\);

-- Location: LCCOMB_X24_Y10_N20
\sd1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add1~8_combout\ = (\sd1|fsm:bit_counter[4]~q\ & ((GND) # (!\sd1|Add1~7\))) # (!\sd1|fsm:bit_counter[4]~q\ & (\sd1|Add1~7\ $ (GND)))
-- \sd1|Add1~9\ = CARRY((\sd1|fsm:bit_counter[4]~q\) # (!\sd1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:bit_counter[4]~q\,
	datad => VCC,
	cin => \sd1|Add1~7\,
	combout => \sd1|Add1~8_combout\,
	cout => \sd1|Add1~9\);

-- Location: LCCOMB_X26_Y12_N12
\sd1|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector74~0_combout\ = (!\sd1|state.write_block_data~q\ & (((!\sd1|fsm:bit_counter[4]~8_combout\ & \sd1|Add1~8_combout\)) # (!\sd1|WideOr61~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr61~0_combout\,
	datab => \sd1|fsm:bit_counter[4]~8_combout\,
	datac => \sd1|Add1~8_combout\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector74~0_combout\);

-- Location: LCCOMB_X23_Y11_N10
\sd1|fsm:bit_counter[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~10_combout\ = (\sd1|Equal10~1_combout\ & ((\sd1|Equal10~0_combout\) # (\sd1|state.receive_byte~q\ $ (!\sd1|sclk_sig~q\)))) # (!\sd1|Equal10~1_combout\ & (\sd1|state.receive_byte~q\ $ ((!\sd1|sclk_sig~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|Equal10~1_combout\,
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|fsm:bit_counter[4]~10_combout\);

-- Location: LCCOMB_X23_Y12_N20
\sd1|fsm:bit_counter[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~9_combout\ = (\sd1|state.receive_byte~q\ & (!\sd1|sclk_sig~q\ & (!\sd1|Equal10~2_combout\))) # (!\sd1|state.receive_byte~q\ & (((\sd1|sclk_sig~q\ & !\sd1|Equal10~2_combout\)) # (!\sd1|state.write_block_byte~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sd1|state.receive_byte~q\,
	datac => \sd1|Equal10~2_combout\,
	datad => \sd1|state.write_block_byte~q\,
	combout => \sd1|fsm:bit_counter[4]~9_combout\);

-- Location: LCCOMB_X23_Y11_N4
\sd1|fsm:bit_counter[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~11_combout\ = (\sd1|fsm:bit_counter[4]~9_combout\ & (((!\sd1|state.send_regreq~q\ & !\sd1|state.send_cmd~q\)) # (!\sd1|fsm:bit_counter[4]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[4]~10_combout\,
	datab => \sd1|fsm:bit_counter[4]~9_combout\,
	datac => \sd1|state.send_regreq~q\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|fsm:bit_counter[4]~11_combout\);

-- Location: LCCOMB_X23_Y12_N30
\sd1|WideOr37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr37~combout\ = (\sd1|WideOr37~0_combout\) # (\sd1|state.write_block_wait~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|WideOr37~0_combout\,
	datac => \sd1|state.write_block_wait~q\,
	combout => \sd1|WideOr37~combout\);

-- Location: LCCOMB_X24_Y14_N26
\sd1|fsm:bit_counter[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~16_combout\ = (\sd1|state.read_block_data~q\ & (\sd1|sd_read_flag~q\ $ ((\sd1|host_read_flag~q\)))) # (!\sd1|state.read_block_data~q\ & (((\sd1|fsm~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_data~q\,
	datab => \sd1|sd_read_flag~q\,
	datac => \sd1|host_read_flag~q\,
	datad => \sd1|fsm~2_combout\,
	combout => \sd1|fsm:bit_counter[4]~16_combout\);

-- Location: LCCOMB_X26_Y11_N10
\sd1|fsm:bit_counter[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~12_combout\ = ((!\sd1|state.read_block_wait~q\ & (!\sd1|state.receive_ocr_wait~q\ & !\sd1|state.receive_byte_wait~q\))) # (!\sd1|fsm:bit_counter[4]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|state.receive_ocr_wait~q\,
	datac => \sd1|fsm:bit_counter[4]~16_combout\,
	datad => \sd1|state.receive_byte_wait~q\,
	combout => \sd1|fsm:bit_counter[4]~12_combout\);

-- Location: LCCOMB_X26_Y11_N0
\sd1|fsm:bit_counter[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~14_combout\ = (\sd1|fsm:bit_counter[4]~11_combout\ & (!\sd1|WideOr37~combout\ & (!\sd1|fsm:bit_counter[4]~13_combout\ & \sd1|fsm:bit_counter[4]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[4]~11_combout\,
	datab => \sd1|WideOr37~combout\,
	datac => \sd1|fsm:bit_counter[4]~13_combout\,
	datad => \sd1|fsm:bit_counter[4]~12_combout\,
	combout => \sd1|fsm:bit_counter[4]~14_combout\);

-- Location: LCCOMB_X26_Y12_N10
\sd1|fsm:bit_counter[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|fsm:bit_counter[4]~15_combout\ = (\sd1|fsm:bit_counter[4]~14_combout\ & (\sd1|fsm:byte_counter[0]~0_combout\ & ((!\sd1|fsm:bit_counter[4]~17_combout\) # (!\sd1|fsm:bit_counter[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[4]~14_combout\,
	datab => \sd1|fsm:bit_counter[4]~16_combout\,
	datac => \sd1|fsm:bit_counter[4]~17_combout\,
	datad => \sd1|fsm:byte_counter[0]~0_combout\,
	combout => \sd1|fsm:bit_counter[4]~15_combout\);

-- Location: FF_X26_Y12_N13
\sd1|fsm:bit_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector74~0_combout\,
	ena => \sd1|fsm:bit_counter[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[4]~q\);

-- Location: LCCOMB_X24_Y10_N22
\sd1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add1~10_combout\ = (\sd1|fsm:bit_counter[5]~q\ & (\sd1|Add1~9\ & VCC)) # (!\sd1|fsm:bit_counter[5]~q\ & (!\sd1|Add1~9\))
-- \sd1|Add1~11\ = CARRY((!\sd1|fsm:bit_counter[5]~q\ & !\sd1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:bit_counter[5]~q\,
	datad => VCC,
	cin => \sd1|Add1~9\,
	combout => \sd1|Add1~10_combout\,
	cout => \sd1|Add1~11\);

-- Location: LCCOMB_X23_Y11_N22
\sd1|bit_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~5_combout\ = (\sd1|Add1~10_combout\ & ((!\sd1|Equal10~0_combout\) # (!\sd1|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Add1~10_combout\,
	datac => \sd1|Equal10~1_combout\,
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|bit_counter~5_combout\);

-- Location: LCCOMB_X23_Y11_N0
\sd1|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~0_combout\ = ((\sd1|sclk_sig~q\ & (\sd1|fsm:bit_counter[5]~q\)) # (!\sd1|sclk_sig~q\ & ((\sd1|bit_counter~5_combout\)))) # (!\sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|fsm:bit_counter[5]~q\,
	datac => \sd1|bit_counter~5_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector73~0_combout\);

-- Location: LCCOMB_X24_Y14_N18
\sd1|Selector73~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~4_combout\ = ((\sd1|rd_dat_reg~0_combout\ & (\sd1|fsm:bit_counter[4]~6_combout\ & \sd1|fsm:bit_counter[5]~q\))) # (!\sd1|state.read_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|rd_dat_reg~0_combout\,
	datab => \sd1|fsm:bit_counter[4]~6_combout\,
	datac => \sd1|state.read_block_data~q\,
	datad => \sd1|fsm:bit_counter[5]~q\,
	combout => \sd1|Selector73~4_combout\);

-- Location: LCCOMB_X23_Y11_N30
\sd1|Selector73~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~5_combout\ = (\sd1|Add1~10_combout\ & (!\sd1|bit_counter~1_combout\ & ((\sd1|sclk_sig~q\) # (!\sd1|fsm:bit_counter[5]~q\)))) # (!\sd1|Add1~10_combout\ & (((\sd1|sclk_sig~q\) # (!\sd1|fsm:bit_counter[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Add1~10_combout\,
	datab => \sd1|bit_counter~1_combout\,
	datac => \sd1|fsm:bit_counter[5]~q\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|Selector73~5_combout\);

-- Location: LCCOMB_X23_Y11_N20
\sd1|Selector73~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~6_combout\ = (\sd1|bit_counter~5_combout\ & (((!\sd1|state.send_cmd~q\) # (!\sd1|Selector73~5_combout\)))) # (!\sd1|bit_counter~5_combout\ & (!\sd1|state.init~q\ & ((!\sd1|state.send_cmd~q\) # (!\sd1|Selector73~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~5_combout\,
	datab => \sd1|state.init~q\,
	datac => \sd1|Selector73~5_combout\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|Selector73~6_combout\);

-- Location: LCCOMB_X23_Y11_N26
\sd1|Selector73~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~7_combout\ = (\sd1|Selector73~6_combout\ & (((!\sd1|state.send_regreq~q\ & !\sd1|state.write_block_byte~q\)) # (!\sd1|Selector73~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector73~5_combout\,
	datab => \sd1|state.send_regreq~q\,
	datac => \sd1|state.write_block_byte~q\,
	datad => \sd1|Selector73~6_combout\,
	combout => \sd1|Selector73~7_combout\);

-- Location: LCCOMB_X26_Y11_N30
\sd1|Selector73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~2_combout\ = (\sd1|fsm~2_combout\ & ((\sd1|fsm:bit_counter[5]~q\) # ((!\sd1|state.read_block_wait~q\ & !\sd1|state.receive_ocr_wait~q\)))) # (!\sd1|fsm~2_combout\ & (!\sd1|state.read_block_wait~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|state.receive_ocr_wait~q\,
	datac => \sd1|fsm~2_combout\,
	datad => \sd1|fsm:bit_counter[5]~q\,
	combout => \sd1|Selector73~2_combout\);

-- Location: LCCOMB_X24_Y14_N14
\sd1|Selector73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~1_combout\ = ((\sd1|fsm:bit_counter[5]~q\ & ((\sd1|sclk_sig~q\) # (\sdMISO~input_o\)))) # (!\sd1|state.receive_byte_wait~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[5]~q\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|state.receive_byte_wait~q\,
	datad => \sdMISO~input_o\,
	combout => \sd1|Selector73~1_combout\);

-- Location: LCCOMB_X24_Y14_N24
\sd1|Selector73~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~3_combout\ = (\sd1|Selector73~2_combout\ & (\sd1|Selector73~1_combout\ & ((\sd1|fsm:bit_counter[5]~q\) # (!\sd1|WideOr37~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr37~combout\,
	datab => \sd1|Selector73~2_combout\,
	datac => \sd1|Selector73~1_combout\,
	datad => \sd1|fsm:bit_counter[5]~q\,
	combout => \sd1|Selector73~3_combout\);

-- Location: LCCOMB_X24_Y14_N16
\sd1|Selector73~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~8_combout\ = (\sd1|Selector73~0_combout\ & (\sd1|Selector73~4_combout\ & (\sd1|Selector73~7_combout\ & \sd1|Selector73~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector73~0_combout\,
	datab => \sd1|Selector73~4_combout\,
	datac => \sd1|Selector73~7_combout\,
	datad => \sd1|Selector73~3_combout\,
	combout => \sd1|Selector73~8_combout\);

-- Location: LCCOMB_X24_Y14_N12
\sd1|Selector73~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector73~9_combout\ = (\sd1|Selector73~8_combout\ & (((!\sd1|bit_counter~0_combout\ & \sd1|fsm:bit_counter[5]~q\)) # (!\sd1|state.write_block_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~0_combout\,
	datab => \sd1|Selector73~8_combout\,
	datac => \sd1|fsm:bit_counter[5]~q\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|Selector73~9_combout\);

-- Location: FF_X24_Y14_N13
\sd1|fsm:bit_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector73~9_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[5]~q\);

-- Location: LCCOMB_X24_Y10_N24
\sd1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add1~12_combout\ = (\sd1|fsm:bit_counter[6]~q\ & ((GND) # (!\sd1|Add1~11\))) # (!\sd1|fsm:bit_counter[6]~q\ & (\sd1|Add1~11\ $ (GND)))
-- \sd1|Add1~13\ = CARRY((\sd1|fsm:bit_counter[6]~q\) # (!\sd1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:bit_counter[6]~q\,
	datad => VCC,
	cin => \sd1|Add1~11\,
	combout => \sd1|Add1~12_combout\,
	cout => \sd1|Add1~13\);

-- Location: LCCOMB_X24_Y10_N4
\sd1|bit_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|bit_counter~6_combout\ = (\sd1|bit_counter~1_combout\ & ((\sd1|Add1~12_combout\) # ((!\sd1|sclk_sig~q\ & \sd1|fsm:bit_counter[6]~q\)))) # (!\sd1|bit_counter~1_combout\ & (!\sd1|sclk_sig~q\ & (\sd1|fsm:bit_counter[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~1_combout\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|fsm:bit_counter[6]~q\,
	datad => \sd1|Add1~12_combout\,
	combout => \sd1|bit_counter~6_combout\);

-- Location: LCCOMB_X24_Y10_N30
\sd1|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector72~0_combout\ = (\sd1|state.write_block_wait~2_combout\ & (\sd1|Add1~12_combout\ & ((\sd1|Selector78~8_combout\)))) # (!\sd1|state.write_block_wait~2_combout\ & ((\sd1|bit_counter~6_combout\) # ((\sd1|Add1~12_combout\ & 
-- \sd1|Selector78~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_wait~2_combout\,
	datab => \sd1|Add1~12_combout\,
	datac => \sd1|bit_counter~6_combout\,
	datad => \sd1|Selector78~8_combout\,
	combout => \sd1|Selector72~0_combout\);

-- Location: LCCOMB_X24_Y11_N22
\sd1|Selector72~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector72~1_combout\ = (\sd1|Selector72~0_combout\) # ((\sd1|fsm:bit_counter[6]~q\ & ((\sd1|Selector78~2_combout\) # (!\sd1|Selector75~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector75~6_combout\,
	datab => \sd1|Selector72~0_combout\,
	datac => \sd1|fsm:bit_counter[6]~q\,
	datad => \sd1|Selector78~2_combout\,
	combout => \sd1|Selector72~1_combout\);

-- Location: FF_X24_Y11_N23
\sd1|fsm:bit_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector72~1_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[6]~q\);

-- Location: LCCOMB_X24_Y10_N26
\sd1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add1~14_combout\ = \sd1|fsm:bit_counter[7]~q\ $ (!\sd1|Add1~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[7]~q\,
	cin => \sd1|Add1~13\,
	combout => \sd1|Add1~14_combout\);

-- Location: LCCOMB_X26_Y12_N20
\sd1|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector71~0_combout\ = (\sd1|WideOr61~0_combout\ & !\sd1|state.rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|WideOr61~0_combout\,
	datad => \sd1|state.rst~q\,
	combout => \sd1|Selector71~0_combout\);

-- Location: LCCOMB_X26_Y12_N6
\sd1|Selector71~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector71~1_combout\ = (!\sd1|state.write_block_data~q\ & ((\sd1|Selector71~0_combout\) # ((!\sd1|fsm:bit_counter[4]~8_combout\ & \sd1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|fsm:bit_counter[4]~8_combout\,
	datac => \sd1|Add1~14_combout\,
	datad => \sd1|Selector71~0_combout\,
	combout => \sd1|Selector71~1_combout\);

-- Location: FF_X26_Y12_N7
\sd1|fsm:bit_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector71~1_combout\,
	ena => \sd1|fsm:bit_counter[4]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:bit_counter[7]~q\);

-- Location: LCCOMB_X24_Y10_N0
\sd1|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal10~1_combout\ = (!\sd1|fsm:bit_counter[7]~q\ & (!\sd1|fsm:bit_counter[5]~q\ & (!\sd1|fsm:bit_counter[6]~q\ & !\sd1|fsm:bit_counter[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:bit_counter[7]~q\,
	datab => \sd1|fsm:bit_counter[5]~q\,
	datac => \sd1|fsm:bit_counter[6]~q\,
	datad => \sd1|fsm:bit_counter[4]~q\,
	combout => \sd1|Equal10~1_combout\);

-- Location: LCCOMB_X23_Y11_N8
\sd1|Equal10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal10~2_combout\ = (\sd1|Equal10~1_combout\ & \sd1|Equal10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|Equal10~1_combout\,
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|Equal10~2_combout\);

-- Location: LCCOMB_X24_Y12_N4
\sd1|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector2~1_combout\ = (\sd1|state.rst~q\ & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector2~1_combout\);

-- Location: LCCOMB_X24_Y12_N14
\sd1|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector2~2_combout\ = (!\sd1|state.receive_byte~q\ & (\sd1|Selector2~0_combout\ & ((\sd1|Selector2~1_combout\) # (!\sd1|sclk_sig~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.receive_byte~q\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|Selector2~1_combout\,
	datad => \sd1|Selector2~0_combout\,
	combout => \sd1|Selector2~2_combout\);

-- Location: LCCOMB_X24_Y12_N2
\sd1|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector2~3_combout\ = (\sd1|Selector2~2_combout\ & (\sd1|sclk_sig~q\ $ (((!\sd1|Equal10~2_combout\ & \sd1|state.init~q\))))) # (!\sd1|Selector2~2_combout\ & (((\sd1|Equal10~2_combout\ & \sd1|state.init~q\)) # (!\sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal10~2_combout\,
	datab => \sd1|Selector2~2_combout\,
	datac => \sd1|sclk_sig~q\,
	datad => \sd1|state.init~q\,
	combout => \sd1|Selector2~3_combout\);

-- Location: FF_X24_Y12_N3
\sd1|sclk_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector2~3_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sclk_sig~q\);

-- Location: LCCOMB_X27_Y12_N6
\sd1|state.write_block_wait~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_wait~3_combout\ = (\sd1|state.write_block_wait~q\ & (!\sd1|sclk_sig~q\ & (\sdMISO~input_o\))) # (!\sd1|state.write_block_wait~q\ & (((\sd1|Equal10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sclk_sig~q\,
	datab => \sdMISO~input_o\,
	datac => \sd1|Equal10~2_combout\,
	datad => \sd1|state.write_block_wait~q\,
	combout => \sd1|state.write_block_wait~3_combout\);

-- Location: LCCOMB_X27_Y12_N8
\sd1|state.read_block_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.read_block_data~0_combout\ = (!\sd1|state.init~q\ & !\sd1|state.write_block_wait~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.init~q\,
	datad => \sd1|state.write_block_wait~q\,
	combout => \sd1|state.read_block_data~0_combout\);

-- Location: LCCOMB_X27_Y12_N12
\sd1|state.write_block_wait~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_wait~4_combout\ = (\sd1|state.write_block_wait~3_combout\ & (!\sd1|state.write_block_wait~2_combout\ & ((!\sd1|sclk_sig~q\)))) # (!\sd1|state.write_block_wait~3_combout\ & (((!\sd1|state.read_block_data~0_combout\)) # 
-- (!\sd1|state.write_block_wait~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_wait~3_combout\,
	datab => \sd1|state.write_block_wait~2_combout\,
	datac => \sd1|state.read_block_data~0_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|state.write_block_wait~4_combout\);

-- Location: LCCOMB_X27_Y12_N18
\sd1|state.write_block_wait~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_wait~9_combout\ = (\sd1|sd_write_flag~0_combout\ & (\sd1|state.write_block_data~q\ & (\sd1|host_write_flag~q\ $ (!\sd1|sd_write_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|host_write_flag~q\,
	datab => \sd1|sd_write_flag~0_combout\,
	datac => \sd1|state.write_block_data~q\,
	datad => \sd1|sd_write_flag~q\,
	combout => \sd1|state.write_block_wait~9_combout\);

-- Location: LCCOMB_X27_Y12_N26
\sd1|state.write_block_wait~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.write_block_wait~7_combout\ = (!\sd1|state.write_block_wait~4_combout\ & (!\sd1|state.write_block_wait~9_combout\ & \sd1|state.write_block_wait~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_wait~4_combout\,
	datab => \sd1|state.write_block_wait~9_combout\,
	datad => \sd1|state.write_block_wait~6_combout\,
	combout => \sd1|state.write_block_wait~7_combout\);

-- Location: FF_X23_Y13_N23
\sd1|state.write_block_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.write_block_byte~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|state.write_block_wait~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_byte~q\);

-- Location: LCCOMB_X26_Y11_N4
\sd1|Selector100~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector100~1_combout\ = (\sd1|state.write_block_init~q\) # ((\sd1|state.write_block_wait~9_combout\) # ((\sd1|state.write_block_byte~q\ & \sd1|Selector100~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|state.write_block_init~q\,
	datac => \sd1|Selector100~0_combout\,
	datad => \sd1|state.write_block_wait~9_combout\,
	combout => \sd1|Selector100~1_combout\);

-- Location: FF_X26_Y11_N5
\sd1|state.write_block_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector100~1_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.write_block_data~q\);

-- Location: LCCOMB_X24_Y13_N8
\sd1|return_state.read_block_cmd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|return_state.read_block_cmd~0_combout\ = (\sd1|state.read_block_wait~q\ & (!\sd1|fsm~2_combout\)) # (!\sd1|state.read_block_wait~q\ & (((!\sd1|WideOr61~0_combout\) # (!\sd1|WideOr31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm~2_combout\,
	datab => \sd1|WideOr31~0_combout\,
	datac => \sd1|WideOr61~0_combout\,
	datad => \sd1|state.read_block_wait~q\,
	combout => \sd1|return_state.read_block_cmd~0_combout\);

-- Location: LCCOMB_X24_Y13_N2
\sd1|return_state.read_block_cmd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|return_state.read_block_cmd~1_combout\ = (\sd1|return_state.read_block_cmd~0_combout\ & ((!\sd1|state.write_block_data~q\) # (!\sd1|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|state.write_block_data~q\,
	datac => \sd1|return_state.read_block_cmd~0_combout\,
	combout => \sd1|return_state.read_block_cmd~1_combout\);

-- Location: LCCOMB_X23_Y13_N26
\sd1|Selector116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector116~0_combout\ = (\sd1|state.read_block_cmd~q\) # ((\sd1|return_state.read_block_wait~q\ & ((\sd1|Selector75~9_combout\) # (!\sd1|return_state.read_block_cmd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.read_block_cmd~1_combout\,
	datab => \sd1|state.read_block_cmd~q\,
	datac => \sd1|return_state.read_block_wait~q\,
	datad => \sd1|Selector75~9_combout\,
	combout => \sd1|Selector116~0_combout\);

-- Location: FF_X23_Y13_N27
\sd1|return_state.read_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector116~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|return_state.read_block_wait~q\);

-- Location: LCCOMB_X23_Y13_N8
\sd1|state.read_block_wait~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|state.read_block_wait~0_combout\ = (\sd1|return_state.read_block_wait~q\ & \sd1|state.receive_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|return_state.read_block_wait~q\,
	datac => \sd1|state.receive_byte~q\,
	combout => \sd1|state.read_block_wait~0_combout\);

-- Location: FF_X23_Y13_N9
\sd1|state.read_block_wait\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|state.read_block_wait~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|state.write_block_wait~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|state.read_block_wait~q\);

-- Location: LCCOMB_X26_Y11_N24
\sd1|WideOr31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr31~1_combout\ = (!\sd1|state.read_block_wait~q\ & (!\sd1|state.write_block_init~q\ & (!\sd1|state.idle~q\ & \sd1|state.rst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.read_block_wait~q\,
	datab => \sd1|state.write_block_init~q\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|state.rst~q\,
	combout => \sd1|WideOr31~1_combout\);

-- Location: LCCOMB_X27_Y13_N6
\sd1|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector61~0_combout\ = (\sd1|WideOr31~1_combout\ & \sd1|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|WideOr31~1_combout\,
	datac => \sd1|Add2~14_combout\,
	combout => \sd1|Selector61~0_combout\);

-- Location: FF_X27_Y13_N7
\sd1|fsm:byte_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector61~0_combout\,
	ena => \sd1|fsm:byte_counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|fsm:byte_counter[7]~q\);

-- Location: LCCOMB_X27_Y13_N4
\sd1|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal12~0_combout\ = (!\sd1|fsm:byte_counter[5]~q\ & (!\sd1|fsm:byte_counter[4]~q\ & (!\sd1|fsm:byte_counter[2]~q\ & !\sd1|fsm:byte_counter[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:byte_counter[5]~q\,
	datab => \sd1|fsm:byte_counter[4]~q\,
	datac => \sd1|fsm:byte_counter[2]~q\,
	datad => \sd1|fsm:byte_counter[3]~q\,
	combout => \sd1|Equal12~0_combout\);

-- Location: LCCOMB_X26_Y13_N12
\sd1|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal12~1_combout\ = (!\sd1|fsm:byte_counter[7]~q\ & (!\sd1|fsm:byte_counter[8]~q\ & (!\sd1|fsm:byte_counter[6]~q\ & \sd1|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm:byte_counter[7]~q\,
	datab => \sd1|fsm:byte_counter[8]~q\,
	datac => \sd1|fsm:byte_counter[6]~q\,
	datad => \sd1|Equal12~0_combout\,
	combout => \sd1|Equal12~1_combout\);

-- Location: LCCOMB_X26_Y13_N28
\sd1|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Equal11~0_combout\ = ((\sd1|fsm:byte_counter[0]~q\) # ((\sd1|fsm:byte_counter[9]~q\) # (\sd1|fsm:byte_counter[1]~q\))) # (!\sd1|Equal12~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal12~1_combout\,
	datab => \sd1|fsm:byte_counter[0]~q\,
	datac => \sd1|fsm:byte_counter[9]~q\,
	datad => \sd1|fsm:byte_counter[1]~q\,
	combout => \sd1|Equal11~0_combout\);

-- Location: LCCOMB_X24_Y13_N22
\sd1|sd_read_flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|sd_read_flag~0_combout\ = (\sd1|Equal11~0_combout\ & (\sd1|return_state.read_block_data~q\ & (\sd1|Equal10~2_combout\ & !\sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal11~0_combout\,
	datab => \sd1|return_state.read_block_data~q\,
	datac => \sd1|Equal10~2_combout\,
	datad => \sd1|sclk_sig~q\,
	combout => \sd1|sd_read_flag~0_combout\);

-- Location: LCCOMB_X24_Y15_N16
\sd1|dout[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|dout[1]~0_combout\ = (\sd1|sd_read_flag~0_combout\ & ((\sd1|recv_data\(1)))) # (!\sd1|sd_read_flag~0_combout\ & (\sd1|dout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_read_flag~0_combout\,
	datac => \sd1|dout\(1),
	datad => \sd1|recv_data\(1),
	combout => \sd1|dout[1]~0_combout\);

-- Location: LCCOMB_X24_Y15_N22
\sd1|Selector143~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector143~0_combout\ = (!\sd1|state.idle~q\ & \sd1|dout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.idle~q\,
	datad => \sd1|dout\(1),
	combout => \sd1|Selector143~0_combout\);

-- Location: FF_X24_Y15_N17
\sd1|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|dout[1]~0_combout\,
	asdata => \sd1|Selector143~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(1));

-- Location: LCCOMB_X19_Y17_N28
\mm1|proc_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|proc_reg~3_combout\ = (\cpu1|Selector328~2_combout\ & (!\n_WR_sd~combout\ & (\mm1|proc_reg~2_combout\ & !\hold~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector328~2_combout\,
	datab => \n_WR_sd~combout\,
	datac => \mm1|proc_reg~2_combout\,
	datad => \hold~q\,
	combout => \mm1|proc_reg~3_combout\);

-- Location: LCCOMB_X19_Y17_N26
\mm1|tenable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tenable~0_combout\ = (\mm1|proc_reg~3_combout\ & (\cpu1|Selector337~10_combout\)) # (!\mm1|proc_reg~3_combout\ & ((\mm1|tenable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector337~10_combout\,
	datac => \mm1|tenable~q\,
	datad => \mm1|proc_reg~3_combout\,
	combout => \mm1|tenable~0_combout\);

-- Location: FF_X19_Y17_N27
\mm1|tenable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tenable~0_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tenable~q\);

-- Location: LCCOMB_X19_Y17_N20
\cpuDataIn~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~6_combout\ = (\cpu1|Selector328~2_combout\ & (!\cpu1|Selector329~3_combout\ & (\mm1|tenable~q\ & \cpu1|Selector330~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector328~2_combout\,
	datab => \cpu1|Selector329~3_combout\,
	datac => \mm1|tenable~q\,
	datad => \cpu1|Selector330~2_combout\,
	combout => \cpuDataIn~6_combout\);

-- Location: LCCOMB_X19_Y17_N30
\cpuDataIn~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~7_combout\ = (\Equal6~0_combout\ & ((\cpuDataIn~6_combout\) # ((\sd1|dout\(1) & \sd1|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal6~0_combout\,
	datab => \sd1|dout\(1),
	datac => \sd1|Equal5~0_combout\,
	datad => \cpuDataIn~6_combout\,
	combout => \cpuDataIn~7_combout\);

-- Location: LCCOMB_X14_Y18_N10
\cpu1|Selector326~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector326~5_combout\ = (\cpu1|state.vect_lo_state~q\) # ((\cpu1|Selector580~7_combout\) # ((\cpu1|state.vect_hi_state~q\) # (\cpu1|Selector326~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_lo_state~q\,
	datab => \cpu1|Selector580~7_combout\,
	datac => \cpu1|state.vect_hi_state~q\,
	datad => \cpu1|Selector326~4_combout\,
	combout => \cpu1|Selector326~5_combout\);

-- Location: LCCOMB_X15_Y16_N2
\cpu1|Selector325~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector325~5_combout\ = (\cpu1|state.vect_lo_state~q\) # ((\cpu1|Selector325~4_combout\) # ((\cpu1|state.vect_hi_state~q\) # (\cpu1|Selector580~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_lo_state~q\,
	datab => \cpu1|Selector325~4_combout\,
	datac => \cpu1|state.vect_hi_state~q\,
	datad => \cpu1|Selector580~7_combout\,
	combout => \cpu1|Selector325~5_combout\);

-- Location: LCCOMB_X14_Y18_N30
\cpu1|Selector324~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector324~5_combout\ = (\cpu1|state.vect_lo_state~q\) # ((\cpu1|Selector580~7_combout\) # ((\cpu1|state.vect_hi_state~q\) # (\cpu1|Selector324~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_lo_state~q\,
	datab => \cpu1|Selector580~7_combout\,
	datac => \cpu1|state.vect_hi_state~q\,
	datad => \cpu1|Selector324~4_combout\,
	combout => \cpu1|Selector324~5_combout\);

-- Location: LCCOMB_X15_Y17_N14
\cpu1|Selector323~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector323~5_combout\ = (\cpu1|state.vect_lo_state~q\) # ((\cpu1|state.vect_hi_state~q\) # ((\cpu1|Selector323~4_combout\) # (\cpu1|Selector580~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_lo_state~q\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|Selector323~4_combout\,
	datad => \cpu1|Selector580~7_combout\,
	combout => \cpu1|Selector323~5_combout\);

-- Location: LCCOMB_X15_Y18_N24
\cpu1|Selector322~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector322~5_combout\ = (\cpu1|Selector580~7_combout\) # ((\cpu1|state.vect_hi_state~q\) # ((\cpu1|state.vect_lo_state~q\) # (\cpu1|Selector322~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector580~7_combout\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|state.vect_lo_state~q\,
	datad => \cpu1|Selector322~4_combout\,
	combout => \cpu1|Selector322~5_combout\);

-- Location: LCCOMB_X14_Y18_N12
\cpu1|Selector321~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector321~5_combout\ = (\cpu1|Selector321~4_combout\) # ((\cpu1|state.vect_lo_state~q\) # ((\cpu1|state.vect_hi_state~q\) # (\cpu1|Selector580~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector321~4_combout\,
	datab => \cpu1|state.vect_lo_state~q\,
	datac => \cpu1|state.vect_hi_state~q\,
	datad => \cpu1|Selector580~7_combout\,
	combout => \cpu1|Selector321~5_combout\);

-- Location: LCCOMB_X15_Y18_N18
\cpu1|Selector320~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector320~5_combout\ = (\cpu1|Selector580~7_combout\) # ((\cpu1|state.vect_hi_state~q\) # ((\cpu1|state.vect_lo_state~q\) # (\cpu1|Selector320~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector580~7_combout\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|state.vect_lo_state~q\,
	datad => \cpu1|Selector320~4_combout\,
	combout => \cpu1|Selector320~5_combout\);

-- Location: LCCOMB_X14_Y18_N20
\cpu1|Selector319~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector319~5_combout\ = (\cpu1|state.vect_lo_state~q\) # ((\cpu1|Selector580~7_combout\) # ((\cpu1|state.vect_hi_state~q\) # (\cpu1|Selector319~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_lo_state~q\,
	datab => \cpu1|Selector580~7_combout\,
	datac => \cpu1|state.vect_hi_state~q\,
	datad => \cpu1|Selector319~4_combout\,
	combout => \cpu1|Selector319~5_combout\);

-- Location: LCCOMB_X14_Y18_N2
\cpu1|Selector318~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector318~5_combout\ = (\cpu1|state.vect_lo_state~q\) # ((\cpu1|Selector580~7_combout\) # ((\cpu1|state.vect_hi_state~q\) # (\cpu1|Selector318~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_lo_state~q\,
	datab => \cpu1|Selector580~7_combout\,
	datac => \cpu1|state.vect_hi_state~q\,
	datad => \cpu1|Selector318~4_combout\,
	combout => \cpu1|Selector318~5_combout\);

-- Location: M9K_X13_Y21_N0
\rom1|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"D5558140808084D0200101008E853E5BCED54489220ED88C54248A210CA6D00816114D55C03864C49365229B4AC5D4223108E03B4AF60048083882C02110225B80889D01D784101D15026C691D2661256914BA08B1D7717853A8618CBC28D45011C10851DC05D46A0E3AFA96E038A06084A1AB94F0286A2818614018B4A0488ABCA69629CA99AD1A4809222AFA29CA6F40AE8269A681435D4D6811054208E00A89A4E045DAA049C5B5DA2A534E950BE64AA43C1F68BD669E0491554280E8623A8623A86A38A2698AAA8E701449155410544D135551A81A1D8052A88EEA248AAA8EE2A2488AAA8541DD19C1DD1AC1C527594A4500865705D1B118415463222B82",
	mem_init2 => X"A2982E0AA4A28C53A44C930C413AC7401B529D62A004A94D526C35E913245A235E9132050C404ABC740195295228C33A44C8343101359A235E91320D0C4045056913406072471541301A5301394A59080980147796D9946058947796DA518240A328C0825251820A4800000003800030000BA528080A8D68A28E0D29C3E5455555A048AAB43C0AF4A08A8F07908A384347E190068A10114B39BD4A553953E5ED5E5744B90994EC442A0180A0E94246260048792D455E92CDC6661551E02228800401451058044510001D0802904C46B8880B08881C200000A2A2EE0145002A22700B920256E51172E8266477054702776D85F640A0280840012000CA0132512B",
	mem_init1 => X"C7FC6D9E60F132B024852675E0E929F8E11529F34241B42750FA53E0107C254104DB3B820A4A024A9270ABE210E44A31F7B54F16E144FA050C45204482815C7782A2B8067116005700411051D010C1700004D7808DC008A38222846C4226220CA081D4090FA02AA41F054A111B350053385B34E14772008292A13022582BBA11030B29386071114A5DCF84154D3E00E4625BA0A03901804A802A057A513A544106E43EC0643EC825B6F4A68712C2829D02A2C88212EC008760416546B0808E22A8E20D64841AC1829C0022D15140A400114112881800DA28AC2083220261B88E209962A620B60A8028882B15362B60B834794C110430982348926F84112B8485",
	mem_init0 => X"90765978BF95A22C9588AA968B391F4122D1AC5A3115F388CA8D435D1044A1A54C9A25C2318F1480F18164349123A0994AB12A1A212290CA8E975B104A209094244113D05482A241155348982348B021100220046D08A01150D36C15536000A68100C34E9C84E42443629C24C4191036A6C409A54983F12D76E625C16F69464571C8B7B56E702255F3829A92A0329D5D2A89432C5A772B72166135599901232AB559B428DA55937AA6EB8DDD4EF36FA6FB77D37C7772457AC94EBC64A5D865CFC4F2489A2B9D6C868AF105138B93A485765A6AC4419973124D9CB1CC9CB18931EF37C63120E0731E179AB0A2619836429866446486500B08B36609F1E94DA38C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/6809/CAMELFORTH_2KRAM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "M6809_CAMELFORTH_ROM:rom1|altsyncram:altsyncram_component|altsyncram_urr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X15_Y14_N4
\cpu1|Selector315~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector315~5_combout\ = (\cpu1|state.vect_hi_state~q\) # ((\cpu1|state.vect_lo_state~q\) # ((\cpu1|Selector315~4_combout\) # (\cpu1|Selector580~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_hi_state~q\,
	datab => \cpu1|state.vect_lo_state~q\,
	datac => \cpu1|Selector315~4_combout\,
	datad => \cpu1|Selector580~7_combout\,
	combout => \cpu1|Selector315~5_combout\);

-- Location: LCCOMB_X14_Y25_N0
\mm1|mmuEn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mmuEn~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \mm1|mmuEn~feeder_combout\);

-- Location: LCCOMB_X19_Y20_N24
\mm1|proc_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|proc_reg~1_combout\ = (\cpu1|Selector329~3_combout\ & (\cpu1|Selector328~2_combout\ & (!\hold~q\ & !\n_WR_sd~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector329~3_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \hold~q\,
	datad => \n_WR_sd~combout\,
	combout => \mm1|proc_reg~1_combout\);

-- Location: LCCOMB_X17_Y20_N2
\mm1|frt_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|frt_i~1_combout\ = (!\cpu1|Selector334~10_combout\ & (!\cpu1|Selector330~2_combout\ & \mm1|proc_reg~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector334~10_combout\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \mm1|proc_reg~1_combout\,
	combout => \mm1|frt_i~1_combout\);

-- Location: FF_X14_Y25_N1
\mm1|mmuEn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mmuEn~feeder_combout\,
	clrn => \n_reset~input_o\,
	ena => \mm1|frt_i~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mmuEn~q\);

-- Location: LCCOMB_X17_Y20_N26
\mm1|romInhib_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|romInhib_i~2_combout\ = (\cpu1|Selector331~10_combout\) # ((\mm1|mmuEn~q\ & (\mm1|romInhib_i~q\ & \cpu1|Selector333~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector331~10_combout\,
	datab => \mm1|mmuEn~q\,
	datac => \mm1|romInhib_i~q\,
	datad => \cpu1|Selector333~10_combout\,
	combout => \mm1|romInhib_i~2_combout\);

-- Location: FF_X17_Y20_N27
\mm1|romInhib_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|romInhib_i~2_combout\,
	clrn => \n_reset~input_o\,
	ena => \mm1|frt_i~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|romInhib_i~q\);

-- Location: LCCOMB_X15_Y14_N2
\cpu1|Selector317~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector317~3_combout\ = (\cpu1|Selector316~6_combout\ & (((\cpu1|Selector316~0_combout\)))) # (!\cpu1|Selector316~6_combout\ & ((\cpu1|Selector316~0_combout\ & (\cpu1|up\(13))) # (!\cpu1|Selector316~0_combout\ & ((\cpu1|sp\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~6_combout\,
	datab => \cpu1|up\(13),
	datac => \cpu1|sp\(13),
	datad => \cpu1|Selector316~0_combout\,
	combout => \cpu1|Selector317~3_combout\);

-- Location: LCCOMB_X15_Y14_N6
\cpu1|Selector317~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector317~4_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector317~3_combout\ & (\cpu1|ea\(13))) # (!\cpu1|Selector317~3_combout\ & ((\cpu1|pc\(13)))))) # (!\cpu1|Selector316~6_combout\ & (((\cpu1|Selector317~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~6_combout\,
	datab => \cpu1|ea\(13),
	datac => \cpu1|pc\(13),
	datad => \cpu1|Selector317~3_combout\,
	combout => \cpu1|Selector317~4_combout\);

-- Location: LCCOMB_X15_Y14_N18
\cpu1|Selector317~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector317~5_combout\ = (\cpu1|state.vect_hi_state~q\) # ((\cpu1|Selector580~7_combout\) # ((\cpu1|state.vect_lo_state~q\) # (\cpu1|Selector317~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_hi_state~q\,
	datab => \cpu1|Selector580~7_combout\,
	datac => \cpu1|state.vect_lo_state~q\,
	datad => \cpu1|Selector317~4_combout\,
	combout => \cpu1|Selector317~5_combout\);

-- Location: LCCOMB_X15_Y17_N2
\cpu1|Selector316~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector316~4_combout\ = (\cpu1|Selector316~6_combout\ & (((\cpu1|Selector316~0_combout\)))) # (!\cpu1|Selector316~6_combout\ & ((\cpu1|Selector316~0_combout\ & (\cpu1|up\(14))) # (!\cpu1|Selector316~0_combout\ & ((\cpu1|sp\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(14),
	datab => \cpu1|Selector316~6_combout\,
	datac => \cpu1|sp\(14),
	datad => \cpu1|Selector316~0_combout\,
	combout => \cpu1|Selector316~4_combout\);

-- Location: LCCOMB_X15_Y17_N10
\cpu1|Selector316~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector316~5_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector316~4_combout\ & ((\cpu1|ea\(14)))) # (!\cpu1|Selector316~4_combout\ & (\cpu1|pc\(14))))) # (!\cpu1|Selector316~6_combout\ & (((\cpu1|Selector316~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(14),
	datab => \cpu1|ea\(14),
	datac => \cpu1|Selector316~6_combout\,
	datad => \cpu1|Selector316~4_combout\,
	combout => \cpu1|Selector316~5_combout\);

-- Location: LCCOMB_X15_Y17_N22
\cpu1|Selector316~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector316~7_combout\ = (\cpu1|state.vect_lo_state~q\) # ((\cpu1|state.vect_hi_state~q\) # ((\cpu1|Selector580~7_combout\) # (\cpu1|Selector316~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_lo_state~q\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|Selector580~7_combout\,
	datad => \cpu1|Selector316~5_combout\,
	combout => \cpu1|Selector316~7_combout\);

-- Location: LCCOMB_X20_Y17_N8
\n_basRomCS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n_basRomCS~1_combout\ = (\cpu1|Selector315~5_combout\ & (!\mm1|romInhib_i~q\ & (\cpu1|Selector317~5_combout\ & \cpu1|Selector316~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|romInhib_i~q\,
	datac => \cpu1|Selector317~5_combout\,
	datad => \cpu1|Selector316~7_combout\,
	combout => \n_basRomCS~1_combout\);

-- Location: IOIBUF_X0_Y26_N22
\sramData[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(1),
	o => \sramData[1]~input_o\);

-- Location: LCCOMB_X19_Y17_N24
\cpuDataIn~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~8_combout\ = (!\Equal6~0_combout\ & ((\n_basRomCS~1_combout\ & (\rom1|altsyncram_component|auto_generated|q_a\(1))) # (!\n_basRomCS~1_combout\ & ((\sramData[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom1|altsyncram_component|auto_generated|q_a\(1),
	datab => \Equal6~0_combout\,
	datac => \n_basRomCS~1_combout\,
	datad => \sramData[1]~input_o\,
	combout => \cpuDataIn~8_combout\);

-- Location: LCCOMB_X19_Y17_N22
\Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal5~1_combout\ = (\cpu1|Selector329~3_combout\ & (\cpu1|Selector328~2_combout\ & \Equal5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector329~3_combout\,
	datac => \cpu1|Selector328~2_combout\,
	datad => \Equal5~0_combout\,
	combout => \Equal5~1_combout\);

-- Location: LCCOMB_X17_Y16_N24
\gpio1|reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg[0]~0_combout\ = (!\n_WR~q\ & (!\hold~q\ & (!\cpu1|Selector330~2_combout\ & \Equal5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_WR~q\,
	datab => \hold~q\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \Equal5~1_combout\,
	combout => \gpio1|reg[0]~0_combout\);

-- Location: FF_X17_Y16_N13
\gpio1|reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg\(1));

-- Location: FF_X20_Y16_N1
\gpio1|reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg\(0));

-- Location: FF_X20_Y16_N23
\gpio1|reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector334~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg\(4));

-- Location: LCCOMB_X20_Y16_N30
\gpio1|reg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector332~10_combout\,
	combout => \gpio1|reg[6]~feeder_combout\);

-- Location: FF_X20_Y16_N31
\gpio1|reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg[6]~feeder_combout\,
	clrn => \n_reset~input_o\,
	ena => \gpio1|reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg\(6));

-- Location: FF_X17_Y16_N19
\gpio1|reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg\(7));

-- Location: FF_X20_Y16_N21
\gpio1|reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg\(5));

-- Location: LCCOMB_X17_Y16_N18
\gpio1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|Equal0~0_combout\ = (!\gpio1|reg\(4) & (!\gpio1|reg\(6) & (!\gpio1|reg\(7) & !\gpio1|reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg\(4),
	datab => \gpio1|reg\(6),
	datac => \gpio1|reg\(7),
	datad => \gpio1|reg\(5),
	combout => \gpio1|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y16_N20
\gpio1|reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector335~10_combout\,
	combout => \gpio1|reg[3]~feeder_combout\);

-- Location: FF_X17_Y16_N21
\gpio1|reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg[3]~feeder_combout\,
	clrn => \n_reset~input_o\,
	ena => \gpio1|reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg\(3));

-- Location: LCCOMB_X17_Y16_N12
\gpio1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|Equal2~0_combout\ = (!\gpio1|reg\(2) & (\gpio1|Equal0~0_combout\ & (!\gpio1|reg\(1) & !\gpio1|reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg\(2),
	datab => \gpio1|Equal0~0_combout\,
	datac => \gpio1|reg\(1),
	datad => \gpio1|reg\(3),
	combout => \gpio1|Equal2~0_combout\);

-- Location: LCCOMB_X22_Y16_N24
\gpio1|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|Equal2~1_combout\ = (\gpio1|Equal2~0_combout\ & \gpio1|reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal2~0_combout\,
	datad => \gpio1|reg\(0),
	combout => \gpio1|Equal2~1_combout\);

-- Location: LCCOMB_X19_Y17_N8
\cpuDataIn[6]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~49_combout\ = (\cpu1|Selector330~2_combout\ & (\cpu1|Selector329~3_combout\ & (\cpu1|Selector328~2_combout\ & \Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \cpu1|Selector329~3_combout\,
	datac => \cpu1|Selector328~2_combout\,
	datad => \Equal5~0_combout\,
	combout => \cpuDataIn[6]~49_combout\);

-- Location: LCCOMB_X22_Y16_N30
\gpio1|reg_ddr0[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_ddr0[1]~0_combout\ = (!\n_WR~q\ & (\gpio1|Equal2~1_combout\ & (!\hold~q\ & \cpuDataIn[6]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_WR~q\,
	datab => \gpio1|Equal2~1_combout\,
	datac => \hold~q\,
	datad => \cpuDataIn[6]~49_combout\,
	combout => \gpio1|reg_ddr0[1]~0_combout\);

-- Location: FF_X22_Y16_N25
\gpio1|reg_ddr0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg_ddr0[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr0\(1));

-- Location: LCCOMB_X17_Y16_N22
\gpio1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|Equal0~1_combout\ = (\gpio1|reg\(1) & (\gpio1|Equal0~0_combout\ & (!\gpio1|reg\(2) & !\gpio1|reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg\(1),
	datab => \gpio1|Equal0~0_combout\,
	datac => \gpio1|reg\(2),
	datad => \gpio1|reg\(3),
	combout => \gpio1|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y16_N12
\gpio1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|Equal0~2_combout\ = (\gpio1|Equal0~1_combout\ & \gpio1|reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \gpio1|Equal0~1_combout\,
	datad => \gpio1|reg\(0),
	combout => \gpio1|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y16_N26
\gpio1|reg_ddr2[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_ddr2[1]~0_combout\ = (!\n_WR~q\ & (\gpio1|Equal0~2_combout\ & (!\hold~q\ & \cpuDataIn[6]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_WR~q\,
	datab => \gpio1|Equal0~2_combout\,
	datac => \hold~q\,
	datad => \cpuDataIn[6]~49_combout\,
	combout => \gpio1|reg_ddr2[1]~0_combout\);

-- Location: FF_X20_Y16_N11
\gpio1|reg_ddr2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg_ddr2[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr2\(1));

-- Location: IOIBUF_X23_Y0_N15
\gpio2[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio2(1),
	o => \gpio2[1]~input_o\);

-- Location: LCCOMB_X22_Y16_N16
\gpio1|proc_dat2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|proc_dat2~0_combout\ = (!\gpio1|reg\(0) & (\gpio1|Equal0~1_combout\ & (!\n_WR~q\ & \cpuDataIn[6]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg\(0),
	datab => \gpio1|Equal0~1_combout\,
	datac => \n_WR~q\,
	datad => \cpuDataIn[6]~49_combout\,
	combout => \gpio1|proc_dat2~0_combout\);

-- Location: LCCOMB_X21_Y12_N2
\gpio1|reg_dat2_d[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[1]~0_combout\ = (!\gpio1|reg_ddr2\(1) & ((\gpio1|proc_dat2~0_combout\ & ((\cpu1|Selector337~10_combout\))) # (!\gpio1|proc_dat2~0_combout\ & (\gpio1|reg_dat2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr2\(1),
	datab => \gpio1|reg_dat2\(1),
	datac => \cpu1|Selector337~10_combout\,
	datad => \gpio1|proc_dat2~0_combout\,
	combout => \gpio1|reg_dat2_d[1]~0_combout\);

-- Location: LCCOMB_X21_Y12_N16
\gpio1|reg_dat2_d[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[1]~1_combout\ = (\gpio1|reg_dat2_d[1]~0_combout\) # ((\gpio1|reg_ddr2\(1) & \gpio2[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr2\(1),
	datab => \gpio2[1]~input_o\,
	datad => \gpio1|reg_dat2_d[1]~0_combout\,
	combout => \gpio1|reg_dat2_d[1]~1_combout\);

-- Location: FF_X21_Y12_N17
\gpio1|reg_dat2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat2_d[1]~1_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat2\(1));

-- Location: LCCOMB_X20_Y16_N0
\gpio1|dataOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|dataOut~0_combout\ = (\gpio1|Equal0~1_combout\ & (\cpu1|Selector330~2_combout\ & !\gpio1|reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal0~1_combout\,
	datab => \cpu1|Selector330~2_combout\,
	datac => \gpio1|reg\(0),
	combout => \gpio1|dataOut~0_combout\);

-- Location: LCCOMB_X20_Y16_N10
\cpuDataIn~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~2_combout\ = (\gpio1|dataOut~0_combout\ & (((\gpio1|reg_dat2\(1))))) # (!\gpio1|dataOut~0_combout\ & (\gpio1|Equal0~2_combout\ & ((\gpio1|reg_ddr2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal0~2_combout\,
	datab => \gpio1|reg_dat2\(1),
	datac => \gpio1|reg_ddr2\(1),
	datad => \gpio1|dataOut~0_combout\,
	combout => \cpuDataIn~2_combout\);

-- Location: LCCOMB_X22_Y16_N2
\cpuDataIn~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~3_combout\ = (\gpio1|Equal2~0_combout\ & (\gpio1|reg_ddr0\(1) & ((\gpio1|reg\(0))))) # (!\gpio1|Equal2~0_combout\ & (((\cpuDataIn~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal2~0_combout\,
	datab => \gpio1|reg_ddr0\(1),
	datac => \cpuDataIn~2_combout\,
	datad => \gpio1|reg\(0),
	combout => \cpuDataIn~3_combout\);

-- Location: LCCOMB_X22_Y16_N4
\gpio1|proc_dat0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|proc_dat0~0_combout\ = (!\gpio1|reg\(0) & (\cpuDataIn[6]~49_combout\ & (\gpio1|Equal2~0_combout\ & !\n_WR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg\(0),
	datab => \cpuDataIn[6]~49_combout\,
	datac => \gpio1|Equal2~0_combout\,
	datad => \n_WR~q\,
	combout => \gpio1|proc_dat0~0_combout\);

-- Location: LCCOMB_X22_Y16_N22
\gpio1|reg_dat0_d[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat0_d[1]~0_combout\ = (!\gpio1|reg_ddr0\(1) & ((\gpio1|proc_dat0~0_combout\ & (\cpu1|Selector337~10_combout\)) # (!\gpio1|proc_dat0~0_combout\ & ((\gpio1|reg_dat0\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector337~10_combout\,
	datab => \gpio1|proc_dat0~0_combout\,
	datac => \gpio1|reg_dat0\(1),
	datad => \gpio1|reg_ddr0\(1),
	combout => \gpio1|reg_dat0_d[1]~0_combout\);

-- Location: IOIBUF_X35_Y0_N29
\gpio0[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio0(1),
	o => \gpio0[1]~input_o\);

-- Location: LCCOMB_X22_Y16_N8
\gpio1|reg_dat0_d[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat0_d[1]~1_combout\ = (\gpio1|reg_dat0_d[1]~0_combout\) # ((\gpio1|reg_ddr0\(1) & \gpio0[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gpio1|reg_ddr0\(1),
	datac => \gpio1|reg_dat0_d[1]~0_combout\,
	datad => \gpio0[1]~input_o\,
	combout => \gpio1|reg_dat0_d[1]~1_combout\);

-- Location: FF_X22_Y16_N9
\gpio1|reg_dat0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat0_d[1]~1_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat0\(1));

-- Location: LCCOMB_X22_Y16_N18
\cpuDataIn~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~4_combout\ = (\cpuDataIn~3_combout\) # ((!\gpio1|reg\(0) & (\gpio1|reg_dat0\(1) & \gpio1|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg\(0),
	datab => \cpuDataIn~3_combout\,
	datac => \gpio1|reg_dat0\(1),
	datad => \gpio1|Equal2~0_combout\,
	combout => \cpuDataIn~4_combout\);

-- Location: LCCOMB_X19_Y16_N30
\cpuDataIn~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~5_combout\ = (\cpu1|Selector330~2_combout\ & ((\cpuDataIn~4_combout\))) # (!\cpu1|Selector330~2_combout\ & (\gpio1|reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg\(1),
	datab => \cpu1|Selector330~2_combout\,
	datad => \cpuDataIn~4_combout\,
	combout => \cpuDataIn~5_combout\);

-- Location: LCCOMB_X19_Y16_N24
\cpuDataIn~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~9_combout\ = (\Equal5~1_combout\ & (((\cpuDataIn~5_combout\)))) # (!\Equal5~1_combout\ & ((\cpuDataIn~7_combout\) # ((\cpuDataIn~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn~7_combout\,
	datab => \cpuDataIn~8_combout\,
	datac => \cpuDataIn~5_combout\,
	datad => \Equal5~1_combout\,
	combout => \cpuDataIn~9_combout\);

-- Location: LCCOMB_X19_Y16_N2
\cpuDataIn~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~10_combout\ = (\n_interface2CS~0_combout\ & (\io2|dataOut\(1))) # (!\n_interface2CS~0_combout\ & ((\cpuDataIn~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|dataOut\(1),
	datab => \cpuDataIn~9_combout\,
	datac => \n_interface2CS~0_combout\,
	combout => \cpuDataIn~10_combout\);

-- Location: LCCOMB_X19_Y16_N16
\cpu1|pre_code[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[1]~5_combout\ = (\n_interface1CS~0_combout\ & (\io1|dataOut\(1))) # (!\n_interface1CS~0_combout\ & ((\cpuDataIn~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_interface1CS~0_combout\,
	datab => \io1|dataOut\(1),
	datad => \cpuDataIn~10_combout\,
	combout => \cpu1|pre_code[1]~5_combout\);

-- Location: LCCOMB_X16_Y16_N4
\cpu1|Selector248~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector248~2_combout\ = (\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (\cpu1|pre_code[1]~5_combout\)) # (!\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (((\cpu1|sp_ctrl.load_sp~11_combout\ & \cpu1|Selector386~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[1]~5_combout\,
	datab => \cpu1|sp_ctrl.load_sp~11_combout\,
	datac => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	datad => \cpu1|Selector386~8_combout\,
	combout => \cpu1|Selector248~2_combout\);

-- Location: FF_X16_Y16_N5
\cpu1|sp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector248~2_combout\,
	ena => \cpu1|sp[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(1));

-- Location: LCCOMB_X16_Y16_N14
\cpu1|Selector337~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~0_combout\ = (\cpu1|sp\(1) & ((\cpu1|Selector629~1_combout\) # ((\cpu1|sp\(9) & \cpu1|Selector630~2_combout\)))) # (!\cpu1|sp\(1) & (\cpu1|sp\(9) & (\cpu1|Selector630~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(1),
	datab => \cpu1|sp\(9),
	datac => \cpu1|Selector630~2_combout\,
	datad => \cpu1|Selector629~1_combout\,
	combout => \cpu1|Selector337~0_combout\);

-- Location: LCCOMB_X17_Y16_N30
\cpu1|Selector337~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~3_combout\ = (\cpu1|xreg\(9) & ((\cpu1|Selector624~1_combout\) # ((\cpu1|Selector623~1_combout\ & \cpu1|xreg\(1))))) # (!\cpu1|xreg\(9) & (\cpu1|Selector623~1_combout\ & (\cpu1|xreg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(9),
	datab => \cpu1|Selector623~1_combout\,
	datac => \cpu1|xreg\(1),
	datad => \cpu1|Selector624~1_combout\,
	combout => \cpu1|Selector337~3_combout\);

-- Location: LCCOMB_X16_Y16_N8
\cpu1|Selector337~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~1_combout\ = (\cpu1|Selector627~2_combout\ & ((\cpu1|up\(1)) # ((\cpu1|Selector628~1_combout\ & \cpu1|up\(9))))) # (!\cpu1|Selector627~2_combout\ & (((\cpu1|Selector628~1_combout\ & \cpu1|up\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector627~2_combout\,
	datab => \cpu1|up\(1),
	datac => \cpu1|Selector628~1_combout\,
	datad => \cpu1|up\(9),
	combout => \cpu1|Selector337~1_combout\);

-- Location: LCCOMB_X17_Y16_N4
\cpu1|Selector337~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~2_combout\ = (\cpu1|yreg\(1) & ((\cpu1|Selector625~1_combout\) # ((\cpu1|yreg\(9) & \cpu1|Selector626~1_combout\)))) # (!\cpu1|yreg\(1) & (\cpu1|yreg\(9) & (\cpu1|Selector626~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(1),
	datab => \cpu1|yreg\(9),
	datac => \cpu1|Selector626~1_combout\,
	datad => \cpu1|Selector625~1_combout\,
	combout => \cpu1|Selector337~2_combout\);

-- Location: LCCOMB_X12_Y13_N28
\cpu1|Selector337~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~4_combout\ = (\cpu1|md\(9) & ((\cpu1|dout_ctrl.md_hi_dout~0_combout\) # ((\cpu1|acca\(1) & \cpu1|Selector621~3_combout\)))) # (!\cpu1|md\(9) & (\cpu1|acca\(1) & (\cpu1|Selector621~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(9),
	datab => \cpu1|acca\(1),
	datac => \cpu1|Selector621~3_combout\,
	datad => \cpu1|dout_ctrl.md_hi_dout~0_combout\,
	combout => \cpu1|Selector337~4_combout\);

-- Location: LCCOMB_X14_Y13_N28
\cpu1|Selector337~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~6_combout\ = (\cpu1|accb\(1) & ((\cpu1|state.pshu_accb_state~q\) # ((\cpu1|state.pshs_accb_state~q\) # (\cpu1|Selector622~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_accb_state~q\,
	datab => \cpu1|accb\(1),
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|Selector622~0_combout\,
	combout => \cpu1|Selector337~6_combout\);

-- Location: LCCOMB_X14_Y17_N20
\cpu1|Selector337~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~5_combout\ = (\cpu1|dp\(1) & ((\cpu1|WideOr272~combout\) # ((\cpu1|pc\(1) & \cpu1|WideOr285~combout\)))) # (!\cpu1|dp\(1) & (\cpu1|pc\(1) & ((\cpu1|WideOr285~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|dp\(1),
	datab => \cpu1|pc\(1),
	datac => \cpu1|WideOr272~combout\,
	datad => \cpu1|WideOr285~combout\,
	combout => \cpu1|Selector337~5_combout\);

-- Location: LCCOMB_X12_Y13_N2
\cpu1|Selector337~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~7_combout\ = (\cpu1|Selector337~6_combout\) # ((\cpu1|Selector337~5_combout\) # ((\cpu1|WideOr286~0_combout\ & \cpu1|pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr286~0_combout\,
	datab => \cpu1|pc\(9),
	datac => \cpu1|Selector337~6_combout\,
	datad => \cpu1|Selector337~5_combout\,
	combout => \cpu1|Selector337~7_combout\);

-- Location: LCCOMB_X12_Y13_N16
\cpu1|Selector337~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~8_combout\ = (\cpu1|Selector337~4_combout\) # ((\cpu1|Selector337~7_combout\) # ((\cpu1|md\(1) & \cpu1|Selector631~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datab => \cpu1|Selector337~4_combout\,
	datac => \cpu1|Selector631~2_combout\,
	datad => \cpu1|Selector337~7_combout\,
	combout => \cpu1|Selector337~8_combout\);

-- Location: LCCOMB_X17_Y16_N0
\cpu1|Selector337~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~9_combout\ = (\cpu1|Selector337~3_combout\) # ((\cpu1|Selector337~1_combout\) # ((\cpu1|Selector337~2_combout\) # (\cpu1|Selector337~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector337~3_combout\,
	datab => \cpu1|Selector337~1_combout\,
	datac => \cpu1|Selector337~2_combout\,
	datad => \cpu1|Selector337~8_combout\,
	combout => \cpu1|Selector337~9_combout\);

-- Location: LCCOMB_X17_Y16_N6
\cpu1|Selector337~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector337~10_combout\ = (\cpu1|Selector337~0_combout\) # ((\cpu1|Selector337~9_combout\) # ((\cpu1|cc\(1) & !\cpu1|WideOr267~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector337~0_combout\,
	datab => \cpu1|cc\(1),
	datac => \cpu1|WideOr267~combout\,
	datad => \cpu1|Selector337~9_combout\,
	combout => \cpu1|Selector337~10_combout\);

-- Location: LCCOMB_X19_Y23_N0
\io2|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|process_1~0_combout\ = (!\n_WR_uart~combout\ & (\cpu1|Selector338~10_combout\ & (!\cpu1|Selector330~2_combout\ & \cpu1|Selector337~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_WR_uart~combout\,
	datab => \cpu1|Selector338~10_combout\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \cpu1|Selector337~10_combout\,
	combout => \io2|process_1~0_combout\);

-- Location: FF_X19_Y23_N1
\io2|func_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|func_reset~q\);

-- Location: LCCOMB_X22_Y24_N10
\io2|rxCurrentByteBuffer[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxCurrentByteBuffer[0]~3_combout\ = (\serialClkEn~q\ & (!\io2|func_reset~q\ & \io2|rxCurrentByteBuffer[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \serialClkEn~q\,
	datac => \io2|func_reset~q\,
	datad => \io2|rxCurrentByteBuffer[0]~2_combout\,
	combout => \io2|rxCurrentByteBuffer[0]~3_combout\);

-- Location: FF_X23_Y21_N5
\io2|rxCurrentByteBuffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxCurrentByteBuffer[7]~4_combout\,
	ena => \io2|rxCurrentByteBuffer[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxCurrentByteBuffer\(7));

-- Location: FF_X23_Y21_N23
\io2|rxCurrentByteBuffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io2|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \io2|rxCurrentByteBuffer[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxCurrentByteBuffer\(6));

-- Location: FF_X23_Y21_N21
\io2|rxCurrentByteBuffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io2|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \io2|rxCurrentByteBuffer[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxCurrentByteBuffer\(5));

-- Location: LCCOMB_X23_Y21_N6
\io2|rxCurrentByteBuffer[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxCurrentByteBuffer[4]~feeder_combout\ = \io2|rxCurrentByteBuffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxCurrentByteBuffer\(5),
	combout => \io2|rxCurrentByteBuffer[4]~feeder_combout\);

-- Location: FF_X23_Y21_N7
\io2|rxCurrentByteBuffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxCurrentByteBuffer[4]~feeder_combout\,
	ena => \io2|rxCurrentByteBuffer[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxCurrentByteBuffer\(4));

-- Location: LCCOMB_X23_Y21_N30
\io2|rxCurrentByteBuffer[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxCurrentByteBuffer[3]~feeder_combout\ = \io2|rxCurrentByteBuffer\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxCurrentByteBuffer\(4),
	combout => \io2|rxCurrentByteBuffer[3]~feeder_combout\);

-- Location: FF_X23_Y21_N31
\io2|rxCurrentByteBuffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxCurrentByteBuffer[3]~feeder_combout\,
	ena => \io2|rxCurrentByteBuffer[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxCurrentByteBuffer\(3));

-- Location: FF_X23_Y21_N27
\io2|rxBuffer~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io2|rxCurrentByteBuffer\(3),
	sload => VCC,
	ena => \io2|rxBuffer~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBuffer~17_q\);

-- Location: LCCOMB_X24_Y21_N12
\io2|dataOut[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|dataOut[3]~2_combout\ = (\io2|rxBuffer~13_q\ & ((\io2|rxBuffer_rtl_0|auto_generated|ram_block1a3\))) # (!\io2|rxBuffer~13_q\ & (\io2|rxBuffer~17_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxBuffer~17_q\,
	datab => \io2|rxBuffer~13_q\,
	datad => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a3\,
	combout => \io2|dataOut[3]~2_combout\);

-- Location: FF_X24_Y21_N13
\io2|dataOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|dataOut[3]~2_combout\,
	asdata => \cts1~input_o\,
	sload => \cpu1|ALT_INV_Selector330~2_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(3));

-- Location: IOIBUF_X3_Y29_N8
\sramData[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(3),
	o => \sramData[3]~input_o\);

-- Location: M9K_X13_Y18_N0
\rom1|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFF04FFEDFF04B60020105CE2E32CB0467808822CA5A6458A08AA908A80CA804145555501844D931B022A021CEC0291362AB0B886A86484B089203699366804D99B66115041410173C40D1100D41054115D08B4914D550540C163AA82A0610511171D40205550308AAAAA03222E2208AA8AAA1B0E0A83B91AA4008E8A0AA88942CE7228AAAC12A880AAA2250228AB0C22402EAD88745485688160706EB2FCBBACCC075AEAA098937A82AE0CC526F1042A9041530116B06251144DE3124EA388EA1A86218A208AA2DB4C89451144DA22C451345B60CDAC86655044E26208A2DAC1162098A2DB861C54821C54861C4C71540454B645715D42B91455550220B82",
	mem_init2 => X"20882E0AAA011C41455C111C516004800842B043400521580811715157045417151570051C5050086800A42B0011D05455C0147141401417151570051C5050005157551075475550883A888A990A8002AA08831206A8806C00031204AA01A0000100D8200201A0820800000003000030000B242A800A0A28AAAA0EAA832E8A0000AFC14015E802A2A0AABA0504089515646B20CA0A3797D2511C4116559501553B535D1209B5D50232C0155540425345445E80505944534B562C6516A002ABA27C05557604005574D03D6812B01DD00889263FBA0001C120B2A6A2C03568CAACA886A40A65A905344022552505D220964A95FA848C5A80DA1924340A84706129",
	mem_init1 => X"6BEE8EB8A4612A612DA03A74D4B12CD9B1154591926BA40EB86A8B24903545D545A92AA2A20A222AB51329A6C3605274D7548D131144B5154DD664559C854D12C8A996025FC4D54D105133D48910D15E5415624DA11188ECC423B655732A8908AD2155B04DDB2EED9BE5D88D316991DB62742D08B754C0888AAAAC3EA42EFAB90A822B09150115C20CD488490D4610B5920CC4003148911D8033043551355041406034DA2074DE60D6D5018540428AA322AA88D2144CA2A0605060543000A1222A30186F6070DACBB9192BC875B2EC8D95D836C26821892AF338E093006CCCEB301BB3A811E282F2200A099D41262832154C210A62184214857108E2031E6208",
	mem_init0 => X"88022194420E0110410409422C90641C4055E82ABA2A228AE90565154200B0AC898A6E0264BA20A020AE4455C022AE81DC222B2A9223B40ACAA84E1650021522285951A1458082D11156403BAE54A001408E851DA200AB5153D7C02474A002A8476DA22A1124493B02381B24B02A22102A088304490005253304001524304E47201A92490A021C91449503495523C14481A4158303244A44A404BE1011384BD23C1080BA10500510AA13849C24F90F90E1A70A7F27781068013135809A110549079220893E9034AB0AA90490029014A898486225490112220880A04884A00A09092087E822C24695549414AA01102002100441251A464A082284C1814D0D4228",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/6809/CAMELFORTH_2KRAM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "M6809_CAMELFORTH_ROM:rom1|altsyncram:altsyncram_component|altsyncram_urr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y17_N4
\cpuDataIn~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~33_combout\ = (\n_basRomCS~0_combout\ & ((\mm1|romInhib_i~q\ & (\sramData[3]~input_o\)) # (!\mm1|romInhib_i~q\ & ((\rom1|altsyncram_component|auto_generated|q_a\(3)))))) # (!\n_basRomCS~0_combout\ & (((\sramData[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_basRomCS~0_combout\,
	datab => \mm1|romInhib_i~q\,
	datac => \sramData[3]~input_o\,
	datad => \rom1|altsyncram_component|auto_generated|q_a\(3),
	combout => \cpuDataIn~33_combout\);

-- Location: LCCOMB_X21_Y15_N24
\sd1|dout[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|dout[3]~3_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(3))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(3),
	datac => \sd1|dout\(3),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[3]~3_combout\);

-- Location: LCCOMB_X21_Y15_N8
\sd1|Selector141~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector141~0_combout\ = (\sd1|dout\(3) & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|dout\(3),
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector141~0_combout\);

-- Location: FF_X21_Y15_N25
\sd1|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|dout[3]~3_combout\,
	asdata => \sd1|Selector141~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(3));

-- Location: LCCOMB_X20_Y17_N26
\cpuDataIn~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~34_combout\ = (\Equal6~0_combout\ & (\sd1|Equal5~0_combout\ & ((\sd1|dout\(3))))) # (!\Equal6~0_combout\ & (((\cpuDataIn~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal5~0_combout\,
	datab => \cpuDataIn~33_combout\,
	datac => \Equal6~0_combout\,
	datad => \sd1|dout\(3),
	combout => \cpuDataIn~34_combout\);

-- Location: LCCOMB_X23_Y15_N26
\gpio1|reg_ddr2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_ddr2[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector335~10_combout\,
	combout => \gpio1|reg_ddr2[3]~feeder_combout\);

-- Location: FF_X23_Y15_N27
\gpio1|reg_ddr2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_ddr2[3]~feeder_combout\,
	clrn => \n_reset~input_o\,
	ena => \gpio1|reg_ddr2[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr2\(3));

-- Location: IOIBUF_X26_Y0_N15
\gpio2[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio2(3),
	o => \gpio2[3]~input_o\);

-- Location: LCCOMB_X23_Y15_N28
\gpio1|reg_dat2_d[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[3]~6_combout\ = (!\gpio1|reg_ddr2\(3) & ((\gpio1|proc_dat2~0_combout\ & ((\cpu1|Selector335~10_combout\))) # (!\gpio1|proc_dat2~0_combout\ & (\gpio1|reg_dat2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr2\(3),
	datab => \gpio1|reg_dat2\(3),
	datac => \gpio1|proc_dat2~0_combout\,
	datad => \cpu1|Selector335~10_combout\,
	combout => \gpio1|reg_dat2_d[3]~6_combout\);

-- Location: LCCOMB_X23_Y15_N24
\gpio1|reg_dat2_d[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[3]~7_combout\ = (\gpio1|reg_dat2_d[3]~6_combout\) # ((\gpio1|reg_ddr2\(3) & \gpio2[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr2\(3),
	datac => \gpio2[3]~input_o\,
	datad => \gpio1|reg_dat2_d[3]~6_combout\,
	combout => \gpio1|reg_dat2_d[3]~7_combout\);

-- Location: FF_X23_Y15_N25
\gpio1|reg_dat2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat2_d[3]~7_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat2\(3));

-- Location: LCCOMB_X17_Y16_N28
\cpuDataIn~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~31_combout\ = (\gpio1|dataOut~0_combout\ & (((\gpio1|reg_dat2\(3))))) # (!\gpio1|dataOut~0_combout\ & (\gpio1|Equal0~2_combout\ & (\gpio1|reg_ddr2\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal0~2_combout\,
	datab => \gpio1|reg_ddr2\(3),
	datac => \gpio1|reg_dat2\(3),
	datad => \gpio1|dataOut~0_combout\,
	combout => \cpuDataIn~31_combout\);

-- Location: LCCOMB_X17_Y16_N10
\cpuDataIn~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~32_combout\ = (\cpu1|Selector330~2_combout\ & (!\gpio1|Equal2~0_combout\ & ((\cpuDataIn~31_combout\)))) # (!\cpu1|Selector330~2_combout\ & (((\gpio1|reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal2~0_combout\,
	datab => \gpio1|reg\(3),
	datac => \cpu1|Selector330~2_combout\,
	datad => \cpuDataIn~31_combout\,
	combout => \cpuDataIn~32_combout\);

-- Location: LCCOMB_X20_Y17_N18
\cpuDataIn~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~35_combout\ = (\Equal5~1_combout\ & ((\cpuDataIn~32_combout\))) # (!\Equal5~1_combout\ & (\cpuDataIn~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal5~1_combout\,
	datac => \cpuDataIn~34_combout\,
	datad => \cpuDataIn~32_combout\,
	combout => \cpuDataIn~35_combout\);

-- Location: LCCOMB_X20_Y17_N28
\cpuDataIn~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~36_combout\ = (\n_interface2CS~0_combout\ & (\io2|dataOut\(3))) # (!\n_interface2CS~0_combout\ & ((\cpuDataIn~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|dataOut\(3),
	datac => \n_interface2CS~0_combout\,
	datad => \cpuDataIn~35_combout\,
	combout => \cpuDataIn~36_combout\);

-- Location: LCCOMB_X20_Y17_N10
\cpu1|pre_code[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[3]~4_combout\ = (\n_interface1CS~0_combout\ & (\io1|dataOut\(3))) # (!\n_interface1CS~0_combout\ & ((\cpuDataIn~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dataOut\(3),
	datab => \n_interface1CS~0_combout\,
	datad => \cpuDataIn~36_combout\,
	combout => \cpu1|pre_code[3]~4_combout\);

-- Location: LCCOMB_X17_Y15_N16
\cpu1|pre_code[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[3]~feeder_combout\ = \cpu1|pre_code[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|pre_code[3]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N24
\cpu1|Selector311~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector311~0_combout\ = (\cpu1|state.reset_state~q\ & \cpu1|pre_code\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.reset_state~q\,
	datad => \cpu1|pre_code\(3),
	combout => \cpu1|Selector311~0_combout\);

-- Location: FF_X17_Y15_N17
\cpu1|pre_code[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|pre_code[3]~feeder_combout\,
	asdata => \cpu1|Selector311~0_combout\,
	sload => \cpu1|ALT_INV_state.fetch_state~q\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pre_code\(3));

-- Location: LCCOMB_X12_Y15_N22
\cpu1|Mux147~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux147~3_combout\ = (\cpu1|pre_code\(4) & (!\cpu1|pre_code\(3) & (\cpu1|Mux147~0_combout\ & !\cpu1|pre_code\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code\(4),
	datab => \cpu1|pre_code\(3),
	datac => \cpu1|Mux147~0_combout\,
	datad => \cpu1|pre_code\(1),
	combout => \cpu1|Mux147~3_combout\);

-- Location: LCCOMB_X4_Y11_N12
\cpu1|Mux501~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux501~0_combout\ = (\cpu1|op_code\(1) & (\cpu1|op_code\(2) & ((\cpu1|op_code\(0)) # (\cpu1|op_code\(3))))) # (!\cpu1|op_code\(1) & (\cpu1|op_code\(0) & ((\cpu1|op_code\(2)) # (!\cpu1|op_code\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(2),
	datac => \cpu1|op_code\(0),
	datad => \cpu1|op_code\(3),
	combout => \cpu1|Mux501~0_combout\);

-- Location: LCCOMB_X4_Y11_N18
\cpu1|Mux584~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux584~5_combout\ = (\cpu1|op_code\(7) & (\cpu1|fic~q\ & ((!\cpu1|op_code\(6)) # (!\cpu1|Mux501~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux501~0_combout\,
	datab => \cpu1|op_code\(7),
	datac => \cpu1|op_code\(6),
	datad => \cpu1|fic~q\,
	combout => \cpu1|Mux584~5_combout\);

-- Location: LCCOMB_X4_Y11_N22
\cpu1|Mux584~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux584~2_combout\ = (\cpu1|Mux584~5_combout\ & ((\cpu1|op_code\(6)) # ((!\cpu1|Mux147~3_combout\ & \cpu1|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux147~3_combout\,
	datab => \cpu1|Mux584~5_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|Mux28~4_combout\,
	combout => \cpu1|Mux584~2_combout\);

-- Location: LCCOMB_X14_Y11_N20
\cpu1|Mux585~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux585~0_combout\ = (!\cpu1|Mux584~2_combout\ & ((\cpu1|state.puls_accb_state~q\) # ((\cpu1|state.pulu_accb_state~q\) # (\cpu1|state.rti_accb_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux584~2_combout\,
	datab => \cpu1|state.puls_accb_state~q\,
	datac => \cpu1|state.pulu_accb_state~q\,
	datad => \cpu1|state.rti_accb_state~q\,
	combout => \cpu1|Mux585~0_combout\);

-- Location: LCCOMB_X14_Y16_N2
\cpu1|Selector194~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector194~0_combout\ = (\cpu1|Mux585~0_combout\ & ((\cpu1|pre_code[7]~0_combout\) # ((!\cpu1|Selector196~0_combout\ & \cpu1|Selector380~8_combout\)))) # (!\cpu1|Mux585~0_combout\ & (!\cpu1|Selector196~0_combout\ & 
-- ((\cpu1|Selector380~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux585~0_combout\,
	datab => \cpu1|Selector196~0_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector380~8_combout\,
	combout => \cpu1|Selector194~0_combout\);

-- Location: FF_X14_Y16_N3
\cpu1|accb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector194~0_combout\,
	ena => \cpu1|accb[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|accb\(7));

-- Location: LCCOMB_X11_Y17_N26
\cpu1|Selector347~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector347~3_combout\ = (\cpu1|accb\(7) & ((\cpu1|left~1_combout\) # ((\cpu1|pc\(7) & \cpu1|Mux526~0_combout\)))) # (!\cpu1|accb\(7) & (\cpu1|pc\(7) & (\cpu1|Mux526~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|accb\(7),
	datab => \cpu1|pc\(7),
	datac => \cpu1|Mux526~0_combout\,
	datad => \cpu1|left~1_combout\,
	combout => \cpu1|Selector347~3_combout\);

-- Location: LCCOMB_X11_Y17_N2
\cpu1|Selector347~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector347~6_combout\ = (\cpu1|Selector347~3_combout\) # ((\cpu1|Selector347~5_combout\) # (\cpu1|Selector347~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~3_combout\,
	datac => \cpu1|Selector347~5_combout\,
	datad => \cpu1|Selector347~2_combout\,
	combout => \cpu1|Selector347~6_combout\);

-- Location: LCCOMB_X7_Y21_N30
\cpu1|Selector381~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector381~2_combout\ = (!\cpu1|WideOr24~0_combout\ & ((\cpu1|Selector347~6_combout\) # (\cpu1|Selector347~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector347~6_combout\,
	datac => \cpu1|WideOr24~0_combout\,
	datad => \cpu1|Selector347~4_combout\,
	combout => \cpu1|Selector381~2_combout\);

-- Location: LCCOMB_X7_Y21_N22
\cpu1|Selector381~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector381~0_combout\ = (\cpu1|Selector364~2_combout\ & ((\cpu1|Selector348~6_combout\ & (\cpu1|alu_ctrl.alu_and~0_combout\)) # (!\cpu1|Selector348~6_combout\ & ((\cpu1|alu_ctrl.alu_eor~2_combout\))))) # (!\cpu1|Selector364~2_combout\ & 
-- (\cpu1|Selector348~6_combout\ & ((\cpu1|alu_ctrl.alu_eor~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector364~2_combout\,
	datab => \cpu1|Selector348~6_combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|alu_ctrl.alu_eor~2_combout\,
	combout => \cpu1|Selector381~0_combout\);

-- Location: LCCOMB_X7_Y21_N16
\cpu1|Selector381~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector381~1_combout\ = (\cpu1|Selector381~0_combout\) # ((\cpu1|Selector348~6_combout\ & ((!\cpu1|Selector386~0_combout\))) # (!\cpu1|Selector348~6_combout\ & (\cpu1|alu_ctrl.alu_com~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector381~0_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector348~6_combout\,
	datad => \cpu1|Selector386~0_combout\,
	combout => \cpu1|Selector381~1_combout\);

-- Location: LCCOMB_X8_Y21_N14
\cpu1|Selector381~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector381~4_combout\ = (\cpu1|Add1~14_combout\ & ((\cpu1|WideOr16~combout\) # ((\cpu1|Add3~15_combout\ & \cpu1|WideOr17~3_combout\)))) # (!\cpu1|Add1~14_combout\ & (((\cpu1|Add3~15_combout\ & \cpu1|WideOr17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add1~14_combout\,
	datab => \cpu1|WideOr16~combout\,
	datac => \cpu1|Add3~15_combout\,
	datad => \cpu1|WideOr17~3_combout\,
	combout => \cpu1|Selector381~4_combout\);

-- Location: LCCOMB_X12_Y21_N0
\cpu1|Selector381~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector381~3_combout\ = (\cpu1|alu_ctrl.alu_abx~0_combout\ & ((\cpu1|Add5~12_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~12_combout\)))) # (!\cpu1|alu_ctrl.alu_abx~0_combout\ & (\cpu1|alu_ctrl.alu_neg~0_combout\ & 
-- (\cpu1|Add6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|Add6~12_combout\,
	datad => \cpu1|Add5~12_combout\,
	combout => \cpu1|Selector381~3_combout\);

-- Location: LCCOMB_X7_Y21_N8
\cpu1|Selector381~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector381~5_combout\ = (\cpu1|Selector381~4_combout\) # ((\cpu1|Selector381~3_combout\) # ((\cpu1|alu_ctrl.alu_daa~0_combout\ & \cpu1|Add7~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datab => \cpu1|Selector381~4_combout\,
	datac => \cpu1|Add7~10_combout\,
	datad => \cpu1|Selector381~3_combout\,
	combout => \cpu1|Selector381~5_combout\);

-- Location: LCCOMB_X7_Y21_N18
\cpu1|Selector381~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector381~6_combout\ = (\cpu1|Selector349~6_combout\ & ((\cpu1|WideOr18~0_combout\) # ((\cpu1|Selector387~4_combout\ & \cpu1|Selector364~2_combout\)))) # (!\cpu1|Selector349~6_combout\ & (\cpu1|Selector387~4_combout\ & 
-- ((\cpu1|Selector364~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector349~6_combout\,
	datab => \cpu1|Selector387~4_combout\,
	datac => \cpu1|WideOr18~0_combout\,
	datad => \cpu1|Selector364~2_combout\,
	combout => \cpu1|Selector381~6_combout\);

-- Location: LCCOMB_X7_Y21_N24
\cpu1|Selector381~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector381~7_combout\ = (\cpu1|Selector381~2_combout\) # ((\cpu1|Selector381~1_combout\) # ((\cpu1|Selector381~5_combout\) # (\cpu1|Selector381~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector381~2_combout\,
	datab => \cpu1|Selector381~1_combout\,
	datac => \cpu1|Selector381~5_combout\,
	datad => \cpu1|Selector381~6_combout\,
	combout => \cpu1|Selector381~7_combout\);

-- Location: LCCOMB_X8_Y22_N22
\cpu1|Selector389~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~2_combout\ = (!\cpu1|Selector380~9_combout\ & (!\cpu1|Selector380~7_combout\ & (!\cpu1|Selector380~3_combout\ & !\cpu1|Selector387~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector380~9_combout\,
	datab => \cpu1|Selector380~7_combout\,
	datac => \cpu1|Selector380~3_combout\,
	datad => \cpu1|Selector387~11_combout\,
	combout => \cpu1|Selector389~2_combout\);

-- Location: LCCOMB_X12_Y21_N6
\cpu1|Selector389~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~3_combout\ = (!\cpu1|Selector385~7_combout\ & (!\cpu1|Selector386~8_combout\ & (!\cpu1|Selector383~8_combout\ & !\cpu1|Selector384~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector385~7_combout\,
	datab => \cpu1|Selector386~8_combout\,
	datac => \cpu1|Selector383~8_combout\,
	datad => \cpu1|Selector384~7_combout\,
	combout => \cpu1|Selector389~3_combout\);

-- Location: LCCOMB_X8_Y22_N28
\cpu1|Selector389~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~4_combout\ = (!\cpu1|Selector381~7_combout\ & (!\cpu1|Selector382~7_combout\ & (\cpu1|Selector389~2_combout\ & \cpu1|Selector389~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector381~7_combout\,
	datab => \cpu1|Selector382~7_combout\,
	datac => \cpu1|Selector389~2_combout\,
	datad => \cpu1|Selector389~3_combout\,
	combout => \cpu1|Selector389~4_combout\);

-- Location: LCCOMB_X8_Y22_N8
\cpu1|Selector290~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector290~0_combout\ = (\cpu1|Mux577~0_combout\ & ((\cpu1|cc\(0)) # ((\cpuDataIn[0]~24_combout\ & \cpu1|cc_ctrl.pull_cc~0_combout\)))) # (!\cpu1|Mux577~0_combout\ & (((\cpuDataIn[0]~24_combout\ & \cpu1|cc_ctrl.pull_cc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux577~0_combout\,
	datab => \cpu1|cc\(0),
	datac => \cpuDataIn[0]~24_combout\,
	datad => \cpu1|cc_ctrl.pull_cc~0_combout\,
	combout => \cpu1|Selector290~0_combout\);

-- Location: LCCOMB_X10_Y22_N4
\cpu1|Selector388~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector388~4_combout\ = ((\cpu1|Selector372~9_combout\ & (\cpu1|Selector339~4_combout\ & \cpu1|Selector355~5_combout\)) # (!\cpu1|Selector372~9_combout\ & ((\cpu1|Selector339~4_combout\) # (\cpu1|Selector355~5_combout\)))) # 
-- (!\cpu1|Mux540~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector372~9_combout\,
	datab => \cpu1|Mux540~0_combout\,
	datac => \cpu1|Selector339~4_combout\,
	datad => \cpu1|Selector355~5_combout\,
	combout => \cpu1|Selector388~4_combout\);

-- Location: LCCOMB_X10_Y22_N18
\cpu1|Selector388~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector388~3_combout\ = ((\cpu1|Selector339~4_combout\ & (\cpu1|Selector372~9_combout\ & \cpu1|Selector355~5_combout\)) # (!\cpu1|Selector339~4_combout\ & ((\cpu1|Selector372~9_combout\) # (\cpu1|Selector355~5_combout\)))) # 
-- (!\cpu1|Mux541~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector339~4_combout\,
	datab => \cpu1|Mux541~8_combout\,
	datac => \cpu1|Selector372~9_combout\,
	datad => \cpu1|Selector355~5_combout\,
	combout => \cpu1|Selector388~3_combout\);

-- Location: LCCOMB_X7_Y22_N18
\cpu1|WideOr23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr23~7_combout\ = (!\cpu1|alu_ctrl.alu_st16~2_combout\ & (!\cpu1|alu_ctrl.alu_abx~0_combout\ & \cpu1|WideOr23~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|alu_ctrl.alu_st16~2_combout\,
	datac => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datad => \cpu1|WideOr23~3_combout\,
	combout => \cpu1|WideOr23~7_combout\);

-- Location: LCCOMB_X7_Y22_N28
\cpu1|WideOr23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr23~8_combout\ = (!\cpu1|alu_ctrl.alu_lea~0_combout\ & (\cpu1|WideOr23~7_combout\ & (\cpu1|WideOr23~6_combout\ & !\cpu1|alu_ctrl.alu_ld16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_lea~0_combout\,
	datab => \cpu1|WideOr23~7_combout\,
	datac => \cpu1|WideOr23~6_combout\,
	datad => \cpu1|alu_ctrl.alu_ld16~3_combout\,
	combout => \cpu1|WideOr23~8_combout\);

-- Location: LCCOMB_X5_Y21_N2
\cpu1|Selector290~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector290~2_combout\ = (\cpu1|Mux575~4_combout\ & ((\cpu1|cc\(0)) # ((\cpu1|WideOr15~0_combout\ & \cpu1|WideOr23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(0),
	datab => \cpu1|Mux575~4_combout\,
	datac => \cpu1|WideOr15~0_combout\,
	datad => \cpu1|WideOr23~8_combout\,
	combout => \cpu1|Selector290~2_combout\);

-- Location: LCCOMB_X5_Y21_N24
\cpu1|Selector388~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector388~2_combout\ = (\cpu1|cc\(0)) # ((!\cpu1|state.orcc_state~q\) # (!\cpu1|Mux572~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(0),
	datac => \cpu1|Mux572~0_combout\,
	datad => \cpu1|state.orcc_state~q\,
	combout => \cpu1|Selector388~2_combout\);

-- Location: LCCOMB_X5_Y21_N18
\cpu1|Selector290~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector290~3_combout\ = (\cpu1|Selector354~6_combout\) # ((!\cpu1|alu_ctrl.alu_tfr~0_combout\ & (\cpu1|Selector388~2_combout\ & \cpu1|WideOr24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_tfr~0_combout\,
	datab => \cpu1|Selector388~2_combout\,
	datac => \cpu1|Selector354~6_combout\,
	datad => \cpu1|WideOr24~0_combout\,
	combout => \cpu1|Selector290~3_combout\);

-- Location: LCCOMB_X5_Y21_N12
\cpu1|Selector290~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector290~4_combout\ = (\cpu1|Selector290~2_combout\ & (\cpu1|Selector290~3_combout\ & ((\cpu1|Selector347~7_combout\) # (!\cpu1|WideOr18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr18~0_combout\,
	datab => \cpu1|Selector290~2_combout\,
	datac => \cpu1|Selector347~7_combout\,
	datad => \cpu1|Selector290~3_combout\,
	combout => \cpu1|Selector290~4_combout\);

-- Location: LCCOMB_X5_Y21_N22
\cpu1|Selector290~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector290~5_combout\ = (\cpu1|Selector290~4_combout\ & (((\cpu1|cc\(0) & \cpu1|Selector354~6_combout\)) # (!\cpu1|alu_ctrl.alu_andcc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_andcc~0_combout\,
	datab => \cpu1|cc\(0),
	datac => \cpu1|Selector354~6_combout\,
	datad => \cpu1|Selector290~4_combout\,
	combout => \cpu1|Selector290~5_combout\);

-- Location: LCCOMB_X9_Y22_N16
\cpu1|Selector388~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector388~1_combout\ = ((\cpu1|Selector363~2_combout\ & ((\cpu1|Selector347~7_combout\) # (!\cpu1|Selector380~8_combout\))) # (!\cpu1|Selector363~2_combout\ & (!\cpu1|Selector380~8_combout\ & \cpu1|Selector347~7_combout\))) # 
-- (!\cpu1|cc_out~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc_out~2_combout\,
	datab => \cpu1|Selector363~2_combout\,
	datac => \cpu1|Selector380~8_combout\,
	datad => \cpu1|Selector347~7_combout\,
	combout => \cpu1|Selector388~1_combout\);

-- Location: LCCOMB_X9_Y22_N14
\cpu1|Selector290~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector290~6_combout\ = (\cpu1|Selector290~5_combout\ & (\cpu1|Selector388~1_combout\ & ((\cpu1|Selector380~8_combout\) # (!\cpu1|alu_ctrl.alu_mul~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_mul~2_combout\,
	datab => \cpu1|Selector290~5_combout\,
	datac => \cpu1|Selector380~8_combout\,
	datad => \cpu1|Selector388~1_combout\,
	combout => \cpu1|Selector290~6_combout\);

-- Location: LCCOMB_X9_Y22_N20
\cpu1|Selector388~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector388~0_combout\ = ((\cpu1|Selector380~8_combout\ & ((\cpu1|Selector363~2_combout\) # (!\cpu1|Selector347~7_combout\))) # (!\cpu1|Selector380~8_combout\ & (!\cpu1|Selector347~7_combout\ & \cpu1|Selector363~2_combout\))) # 
-- (!\cpu1|WideOr17~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector380~8_combout\,
	datab => \cpu1|WideOr17~4_combout\,
	datac => \cpu1|Selector347~7_combout\,
	datad => \cpu1|Selector363~2_combout\,
	combout => \cpu1|Selector388~0_combout\);

-- Location: LCCOMB_X9_Y22_N6
\cpu1|Selector290~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector290~1_combout\ = (\cpu1|Selector388~0_combout\ & ((\cpu1|alu:daa_reg[6]~2_combout\) # (!\cpu1|alu_ctrl.alu_daa~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datac => \cpu1|alu:daa_reg[6]~2_combout\,
	datad => \cpu1|Selector388~0_combout\,
	combout => \cpu1|Selector290~1_combout\);

-- Location: LCCOMB_X9_Y22_N28
\cpu1|Selector290~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector290~7_combout\ = (\cpu1|Selector388~4_combout\ & (\cpu1|Selector388~3_combout\ & (\cpu1|Selector290~6_combout\ & \cpu1|Selector290~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector388~4_combout\,
	datab => \cpu1|Selector388~3_combout\,
	datac => \cpu1|Selector290~6_combout\,
	datad => \cpu1|Selector290~1_combout\,
	combout => \cpu1|Selector290~7_combout\);

-- Location: LCCOMB_X8_Y22_N14
\cpu1|Selector290~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector290~8_combout\ = (\cpu1|Selector290~0_combout\) # ((\cpu1|Selector290~7_combout\ & ((\cpu1|Selector388~5_combout\) # (!\cpu1|Selector389~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector388~5_combout\,
	datab => \cpu1|Selector389~4_combout\,
	datac => \cpu1|Selector290~0_combout\,
	datad => \cpu1|Selector290~7_combout\,
	combout => \cpu1|Selector290~8_combout\);

-- Location: FF_X8_Y22_N15
\cpu1|cc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector290~8_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|cc\(0));

-- Location: LCCOMB_X5_Y13_N28
\cpu1|Selector371~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector371~3_combout\ = (\cpu1|cc\(0) & ((\cpu1|Selector371~2_combout\) # ((\cpu1|Mux28~7_combout\ & \cpu1|WideOr20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector371~2_combout\,
	datab => \cpu1|cc\(0),
	datac => \cpu1|Mux28~7_combout\,
	datad => \cpu1|WideOr20~3_combout\,
	combout => \cpu1|Selector371~3_combout\);

-- Location: LCCOMB_X9_Y21_N6
\cpu1|Selector387~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~5_combout\ = (\cpu1|WideOr18~0_combout\ & ((\cpu1|Selector371~3_combout\) # (\cpu1|Selector371~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector371~3_combout\,
	datac => \cpu1|Selector371~1_combout\,
	datad => \cpu1|WideOr18~0_combout\,
	combout => \cpu1|Selector387~5_combout\);

-- Location: LCCOMB_X7_Y20_N4
\cpu1|Selector387~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~6_combout\ = ((\cpu1|alu_ctrl.alu_daa~0_combout\) # ((\cpu1|alu_ctrl.alu_and~0_combout\ & \cpu1|Selector370~3_combout\))) # (!\cpu1|WideOr23~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr23~3_combout\,
	datab => \cpu1|alu_ctrl.alu_daa~0_combout\,
	datac => \cpu1|alu_ctrl.alu_and~0_combout\,
	datad => \cpu1|Selector370~3_combout\,
	combout => \cpu1|Selector387~6_combout\);

-- Location: LCCOMB_X7_Y20_N18
\cpu1|Selector387~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~7_combout\ = (\cpu1|Selector354~6_combout\ & (((\cpu1|Selector387~6_combout\)) # (!\cpu1|Selector387~2_combout\))) # (!\cpu1|Selector354~6_combout\ & (((\cpu1|alu_ctrl.alu_com~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~2_combout\,
	datab => \cpu1|alu_ctrl.alu_com~0_combout\,
	datac => \cpu1|Selector387~6_combout\,
	datad => \cpu1|Selector354~6_combout\,
	combout => \cpu1|Selector387~7_combout\);

-- Location: LCCOMB_X4_Y20_N10
\cpu1|Selector387~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~12_combout\ = (\cpu1|alu_ctrl.alu_abx~0_combout\) # ((\cpu1|op_code\(7) & (\cpu1|fic~q\ & \cpu1|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datab => \cpu1|op_code\(7),
	datac => \cpu1|fic~q\,
	datad => \cpu1|Mux28~6_combout\,
	combout => \cpu1|Selector387~12_combout\);

-- Location: LCCOMB_X9_Y21_N0
\cpu1|Selector387~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~8_combout\ = (\cpu1|Selector387~12_combout\ & ((\cpu1|Add5~0_combout\) # ((\cpu1|alu_ctrl.alu_neg~0_combout\ & \cpu1|Add6~0_combout\)))) # (!\cpu1|Selector387~12_combout\ & (\cpu1|alu_ctrl.alu_neg~0_combout\ & ((\cpu1|Add6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~12_combout\,
	datab => \cpu1|alu_ctrl.alu_neg~0_combout\,
	datac => \cpu1|Add5~0_combout\,
	datad => \cpu1|Add6~0_combout\,
	combout => \cpu1|Selector387~8_combout\);

-- Location: LCCOMB_X9_Y20_N30
\cpu1|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add3~6_combout\ = (\cpu1|Add3~2_combout\ & ((\cpu1|Mux541~6_combout\) # ((\cpu1|Mux541~7_combout\) # (\cpu1|WideOr17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux541~6_combout\,
	datab => \cpu1|Mux541~7_combout\,
	datac => \cpu1|WideOr17~2_combout\,
	datad => \cpu1|Add3~2_combout\,
	combout => \cpu1|Add3~6_combout\);

-- Location: LCCOMB_X8_Y21_N6
\cpu1|Selector387~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~9_combout\ = (\cpu1|Selector387~8_combout\) # ((\cpu1|Add3~6_combout\) # ((\cpu1|Add1~2_combout\ & \cpu1|WideOr16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Add1~2_combout\,
	datab => \cpu1|WideOr16~combout\,
	datac => \cpu1|Selector387~8_combout\,
	datad => \cpu1|Add3~6_combout\,
	combout => \cpu1|Selector387~9_combout\);

-- Location: LCCOMB_X8_Y21_N4
\cpu1|Selector387~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~10_combout\ = (\cpu1|Selector387~7_combout\) # ((\cpu1|Selector387~9_combout\) # ((!\cpu1|WideOr24~0_combout\ & \cpu1|Selector353~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~7_combout\,
	datab => \cpu1|WideOr24~0_combout\,
	datac => \cpu1|Selector353~6_combout\,
	datad => \cpu1|Selector387~9_combout\,
	combout => \cpu1|Selector387~10_combout\);

-- Location: LCCOMB_X8_Y21_N2
\cpu1|Selector387~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector387~11_combout\ = (\cpu1|Selector387~5_combout\) # ((\cpu1|Selector387~10_combout\) # ((\cpu1|Selector387~4_combout\ & \cpu1|Selector370~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector387~5_combout\,
	datab => \cpu1|Selector387~4_combout\,
	datac => \cpu1|Selector387~10_combout\,
	datad => \cpu1|Selector370~3_combout\,
	combout => \cpu1|Selector387~11_combout\);

-- Location: LCCOMB_X9_Y14_N14
\cpu1|Selector185~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector185~1_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector387~11_combout\) # ((!\cpu1|Selector185~0_combout\ & \cpuDataIn[0]~24_combout\)))) # (!\cpu1|Selector423~0_combout\ & (!\cpu1|Selector185~0_combout\ & 
-- (\cpuDataIn[0]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector185~0_combout\,
	datac => \cpuDataIn[0]~24_combout\,
	datad => \cpu1|Selector387~11_combout\,
	combout => \cpu1|Selector185~1_combout\);

-- Location: FF_X9_Y14_N15
\cpu1|ea[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector185~1_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(0));

-- Location: LCCOMB_X14_Y12_N10
\cpu1|Selector570~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector570~0_combout\ = (\cpu1|state.pulu_cc_state~q\) # ((\cpu1|state.pulu_state~q\ & !\cpu1|ea\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_state~q\,
	datab => \cpu1|ea\(0),
	datac => \cpu1|state.pulu_cc_state~q\,
	combout => \cpu1|Selector570~0_combout\);

-- Location: LCCOMB_X14_Y12_N26
\cpu1|Selector570~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector570~1_combout\ = (\cpu1|ea\(2) & ((\cpu1|state.pulu_acca_state~q\) # ((\cpu1|Selector570~0_combout\ & !\cpu1|ea\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector570~0_combout\,
	datab => \cpu1|state.pulu_acca_state~q\,
	datac => \cpu1|ea\(2),
	datad => \cpu1|ea\(1),
	combout => \cpu1|Selector570~1_combout\);

-- Location: FF_X14_Y12_N27
\cpu1|state.pulu_accb_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector570~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_accb_state~q\);

-- Location: LCCOMB_X15_Y12_N28
\cpu1|Selector573~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector573~0_combout\ = (!\cpu1|ea\(2) & ((\cpu1|state.pulu_acca_state~q\) # ((\cpu1|Selector570~0_combout\ & !\cpu1|ea\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector570~0_combout\,
	datab => \cpu1|state.pulu_acca_state~q\,
	datac => \cpu1|ea\(1),
	datad => \cpu1|ea\(2),
	combout => \cpu1|Selector573~0_combout\);

-- Location: LCCOMB_X14_Y12_N8
\cpu1|Selector577~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector577~0_combout\ = (\cpu1|state.pulu_dp_state~q\) # ((!\cpu1|ea\(3) & ((\cpu1|state.pulu_accb_state~q\) # (\cpu1|Selector573~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_accb_state~q\,
	datab => \cpu1|state.pulu_dp_state~q\,
	datac => \cpu1|ea\(3),
	datad => \cpu1|Selector573~0_combout\,
	combout => \cpu1|Selector577~0_combout\);

-- Location: LCCOMB_X15_Y10_N16
\cpu1|Selector573~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector573~1_combout\ = (\cpu1|Selector577~0_combout\ & \cpu1|ea\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector577~0_combout\,
	datad => \cpu1|ea\(4),
	combout => \cpu1|Selector573~1_combout\);

-- Location: FF_X15_Y10_N17
\cpu1|state.pulu_ixh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector573~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_ixh_state~q\);

-- Location: LCCOMB_X15_Y10_N0
\cpu1|state~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~385_combout\ = (\cpu1|state.pulu_ixh_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|state.pulu_ixh_state~q\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~385_combout\);

-- Location: FF_X15_Y10_N1
\cpu1|state.pulu_ixl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~385_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_ixl_state~q\);

-- Location: LCCOMB_X15_Y10_N6
\cpu1|Selector575~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector575~0_combout\ = (\cpu1|ea\(5) & ((\cpu1|state.pulu_ixl_state~q\) # ((\cpu1|Selector577~0_combout\ & !\cpu1|ea\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(5),
	datab => \cpu1|state.pulu_ixl_state~q\,
	datac => \cpu1|Selector577~0_combout\,
	datad => \cpu1|ea\(4),
	combout => \cpu1|Selector575~0_combout\);

-- Location: FF_X16_Y14_N13
\cpu1|state.pulu_iyh_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \cpu1|Selector575~0_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	sload => VCC,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_iyh_state~q\);

-- Location: LCCOMB_X15_Y10_N14
\cpu1|state~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~386_combout\ = (\cpu1|state.pulu_iyh_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|state.pulu_iyh_state~q\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~386_combout\);

-- Location: FF_X15_Y10_N15
\cpu1|state.pulu_iyl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~386_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_iyl_state~q\);

-- Location: LCCOMB_X15_Y10_N30
\cpu1|Selector579~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector579~2_combout\ = (\cpu1|state.pulu_ixl_state~q\) # ((\cpu1|Selector577~0_combout\ & !\cpu1|ea\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector577~0_combout\,
	datab => \cpu1|ea\(4),
	datad => \cpu1|state.pulu_ixl_state~q\,
	combout => \cpu1|Selector579~2_combout\);

-- Location: LCCOMB_X15_Y10_N18
\cpu1|Selector577~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector577~1_combout\ = (\cpu1|ea\(6) & ((\cpu1|state.pulu_iyl_state~q\) # ((!\cpu1|ea\(5) & \cpu1|Selector579~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(5),
	datab => \cpu1|state.pulu_iyl_state~q\,
	datac => \cpu1|Selector579~2_combout\,
	datad => \cpu1|ea\(6),
	combout => \cpu1|Selector577~1_combout\);

-- Location: FF_X15_Y10_N19
\cpu1|state.pulu_sph_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector577~1_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_sph_state~q\);

-- Location: LCCOMB_X15_Y10_N20
\cpu1|state~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~387_combout\ = (\cpu1|state.pulu_sph_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|Selector582~28_combout\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state.pulu_sph_state~q\,
	combout => \cpu1|state~387_combout\);

-- Location: FF_X15_Y10_N21
\cpu1|state.pulu_spl_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~387_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_spl_state~q\);

-- Location: LCCOMB_X16_Y15_N30
\cpu1|sp_ctrl.pull_lo_sp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|sp_ctrl.pull_lo_sp~0_combout\ = (\cpu1|state.pulu_spl_state~q\ & (((!\cpu1|Mux28~13_combout\) # (!\cpu1|Mux147~2_combout\)) # (!\cpu1|up_ctrl.load_up~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_spl_state~q\,
	datab => \cpu1|up_ctrl.load_up~1_combout\,
	datac => \cpu1|Mux147~2_combout\,
	datad => \cpu1|Mux28~13_combout\,
	combout => \cpu1|sp_ctrl.pull_lo_sp~0_combout\);

-- Location: LCCOMB_X16_Y15_N10
\cpu1|Selector249~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector249~2_combout\ = (\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (((\cpuDataIn[0]~24_combout\)))) # (!\cpu1|sp_ctrl.pull_lo_sp~0_combout\ & (\cpu1|sp_ctrl.load_sp~11_combout\ & (\cpu1|Selector387~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	datab => \cpu1|sp_ctrl.load_sp~11_combout\,
	datac => \cpu1|Selector387~11_combout\,
	datad => \cpuDataIn[0]~24_combout\,
	combout => \cpu1|Selector249~2_combout\);

-- Location: FF_X16_Y15_N11
\cpu1|sp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector249~2_combout\,
	ena => \cpu1|sp[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|sp\(0));

-- Location: LCCOMB_X15_Y16_N18
\cpu1|Selector330~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector330~0_combout\ = (\cpu1|up\(0) & ((\cpu1|addr~3_combout\) # ((\cpu1|ea\(0) & \cpu1|addr~2_combout\)))) # (!\cpu1|up\(0) & (\cpu1|ea\(0) & ((\cpu1|addr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(0),
	datab => \cpu1|ea\(0),
	datac => \cpu1|addr~3_combout\,
	datad => \cpu1|addr~2_combout\,
	combout => \cpu1|Selector330~0_combout\);

-- Location: LCCOMB_X15_Y16_N28
\cpu1|Selector330~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector330~1_combout\ = (\cpu1|state.vect_lo_state~q\) # ((\cpu1|Selector330~0_combout\) # ((\cpu1|pc\(0) & \cpu1|Selector581~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.vect_lo_state~q\,
	datab => \cpu1|pc\(0),
	datac => \cpu1|Selector581~5_combout\,
	datad => \cpu1|Selector330~0_combout\,
	combout => \cpu1|Selector330~1_combout\);

-- Location: LCCOMB_X15_Y16_N14
\cpu1|Selector330~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector330~2_combout\ = (\cpu1|Selector580~7_combout\) # ((\cpu1|Selector330~1_combout\) # ((\cpu1|sp\(0) & !\cpu1|addr~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector580~7_combout\,
	datab => \cpu1|sp\(0),
	datac => \cpu1|addr~8_combout\,
	datad => \cpu1|Selector330~1_combout\,
	combout => \cpu1|Selector330~2_combout\);

-- Location: FF_X27_Y22_N7
\io1|kbBuffer~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~115_combout\,
	ena => \io1|kbBuffer~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~36_q\);

-- Location: FF_X26_Y22_N19
\io1|kbBuffer~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~115_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~15_q\);

-- Location: LCCOMB_X26_Y22_N0
\io1|kbBuffer~22feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~22feeder_combout\ = \io1|kbBuffer~115_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~115_combout\,
	combout => \io1|kbBuffer~22feeder_combout\);

-- Location: FF_X26_Y22_N1
\io1|kbBuffer~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~22feeder_combout\,
	ena => \io1|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~22_q\);

-- Location: LCCOMB_X26_Y22_N18
\io1|kbBuffer~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~92_combout\ = (\io1|kbReadPointer\(1) & (\io1|kbReadPointer\(0))) # (!\io1|kbReadPointer\(1) & ((\io1|kbReadPointer\(0) & ((\io1|kbBuffer~22_q\))) # (!\io1|kbReadPointer\(0) & (\io1|kbBuffer~15_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbReadPointer\(0),
	datac => \io1|kbBuffer~15_q\,
	datad => \io1|kbBuffer~22_q\,
	combout => \io1|kbBuffer~92_combout\);

-- Location: FF_X27_Y22_N29
\io1|kbBuffer~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~115_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~29_q\);

-- Location: LCCOMB_X27_Y22_N4
\io1|kbBuffer~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~93_combout\ = (\io1|kbBuffer~92_combout\ & ((\io1|kbBuffer~36_q\) # ((!\io1|kbReadPointer\(1))))) # (!\io1|kbBuffer~92_combout\ & (((\io1|kbReadPointer\(1) & \io1|kbBuffer~29_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~36_q\,
	datab => \io1|kbBuffer~92_combout\,
	datac => \io1|kbReadPointer\(1),
	datad => \io1|kbBuffer~29_q\,
	combout => \io1|kbBuffer~93_combout\);

-- Location: LCCOMB_X26_Y20_N6
\io1|dataOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dataOut~5_combout\ = (\cpu1|Selector330~2_combout\ & ((\io1|kbReadPointer\(2) & (\io1|kbBuffer~91_combout\)) # (!\io1|kbReadPointer\(2) & ((\io1|kbBuffer~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~91_combout\,
	datab => \cpu1|Selector330~2_combout\,
	datac => \io1|kbReadPointer\(2),
	datad => \io1|kbBuffer~93_combout\,
	combout => \io1|dataOut~5_combout\);

-- Location: FF_X26_Y20_N7
\io1|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|dataOut~5_combout\,
	ena => \io1|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(4));

-- Location: LCCOMB_X23_Y21_N18
\io2|rxBuffer~18feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBuffer~18feeder_combout\ = \io2|rxCurrentByteBuffer\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxCurrentByteBuffer\(4),
	combout => \io2|rxBuffer~18feeder_combout\);

-- Location: FF_X23_Y21_N19
\io2|rxBuffer~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxBuffer~18feeder_combout\,
	ena => \io2|rxBuffer~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBuffer~18_q\);

-- Location: LCCOMB_X24_Y21_N22
\io2|dataOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|dataOut~5_combout\ = (\cpu1|Selector330~2_combout\ & ((\io2|rxBuffer~13_q\ & (\io2|rxBuffer_rtl_0|auto_generated|ram_block1a4\)) # (!\io2|rxBuffer~13_q\ & ((\io2|rxBuffer~18_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a4\,
	datab => \io2|rxBuffer~18_q\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \io2|rxBuffer~13_q\,
	combout => \io2|dataOut~5_combout\);

-- Location: FF_X24_Y21_N23
\io2|dataOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|dataOut~5_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(4));

-- Location: LCCOMB_X19_Y16_N8
\cpuDataIn[6]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~52_combout\ = (!\n_interface2CS~0_combout\ & ((!\cpuDataIn[6]~49_combout\) # (!\gpio1|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gpio1|Equal2~0_combout\,
	datac => \n_interface2CS~0_combout\,
	datad => \cpuDataIn[6]~49_combout\,
	combout => \cpuDataIn[6]~52_combout\);

-- Location: LCCOMB_X21_Y15_N0
\sd1|dout[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|dout[4]~5_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(4))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data\(4),
	datac => \sd1|dout\(4),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[4]~5_combout\);

-- Location: LCCOMB_X21_Y15_N20
\sd1|Selector140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector140~0_combout\ = (\sd1|dout\(4) & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|dout\(4),
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector140~0_combout\);

-- Location: FF_X21_Y15_N1
\sd1|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|dout[4]~5_combout\,
	asdata => \sd1|Selector140~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(4));

-- Location: LCCOMB_X20_Y17_N30
\cpuDataIn[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~45_combout\ = (\Equal6~0_combout\ & (((\sd1|Equal5~0_combout\)))) # (!\Equal6~0_combout\ & (!\mm1|romInhib_i~q\ & ((\n_basRomCS~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal6~0_combout\,
	datab => \mm1|romInhib_i~q\,
	datac => \sd1|Equal5~0_combout\,
	datad => \n_basRomCS~0_combout\,
	combout => \cpuDataIn[6]~45_combout\);

-- Location: LCCOMB_X20_Y17_N14
\cpuDataIn[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~46_combout\ = (\Equal6~0_combout\ & ((\cpuDataIn[6]~45_combout\) # ((!\cpu1|Selector328~2_combout\ & \mm1|proc_reg~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal6~0_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \cpuDataIn[6]~45_combout\,
	datad => \mm1|proc_reg~2_combout\,
	combout => \cpuDataIn[6]~46_combout\);

-- Location: IOIBUF_X0_Y27_N8
\sramData[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(4),
	o => \sramData[4]~input_o\);

-- Location: M9K_X13_Y16_N0
\rom1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"D55581A1800185A06000000626B03E05264130882A4A4B8632208AD188AE271C1410515554DC44D63B3022B88AE4C02EB8A8A9298A428A88892AAAAAA8196EC4679BA031554514545739458554185105411509C32914915457465E90AA2AA7115550C0D5A34D15538A3AA2AB3A28E028A8A0AAAB18282A088B89808AC8A888AABE2218A8898A0996088A22AA73A88A86E02CE2EA11C14159D05C1101463820188A06600322A80CD8A10AAAD06620061822A806CA002C28072CB124DB192CE2388E2388E2389268892DBB0C9249124D873A491325B64EEAB136D48E4E2D26892DB099D249892DB231C54471C54475C5875140556476370D57D5D8D355AB861BA6",
	mem_init2 => X"A1886698AD765C56045C115C4B7A63008B82AD708044C1575364758117044907481170455C4A5EAE1008982A5765C16045C115712974C907481170455C4A55358117505D7457155C26BAC26CE00ADAE55BAE6025812880ABE6E025832A02BF370101579B8202BEE9ABFFFFFFFE955565555AE02B4E22B0E8A2A38B2A3AE86F0000A81CA01506A24AAA82A1B2D196601F2E6838028A3030590CDDC01160563485545545A988B828E00AB0D4D49C45543511515D354548305051D71576BA2228A807414514574445140C1D6E02B344572E8800008A91A2A280A2A92ADD054E2A6E2600B0E60829D355831D95C4DC5C19A01082AA00A00B6E2A2AAAA88AA90A2CAA",
	mem_init1 => X"9A81A2022082C20222B74174101105055115628AA228A2A0220AC55514040541151AAA8A028A82AAB828AA22941440111415511100410005145050458051551020A8855500111501151555554505529115551CAAA6888A282020A50580A2A28AAC1115002AA82AA855055541014545516101559451542AA0A2AC2A2AA2A8BA80AA8AAA4555415415555140014555455525541005415D40444511514055045115705445591441511544158D514628A2B080AD145556AAAAB7155D555A8888AAA2AAAA22A8144158A0A08AA8155408A945540554AA20A00AAA0088228AA8A9222A222A28AC0A82A08A288A814560A82A151560380C82407019061134A2B51223A2",
	mem_init0 => X"0AC03810680801905007092AAA41445011560A0AC288800B01510555502880A8208A2CA200AA80B28AA150550080A9545028082AA0A0A2A202A28EF0DB10341443C366158D8A56C515570A08AB056EB17022E145082AAD0551D4050414282AA811420422AC08214C14002028002C01A22B006CA9DE7802929429E0009040BCB3008848625B01A02420C0030000882A10800400810C8812810950402564801414C2275020258A0855108506AA31511415518A0AA18AB03AAE158D568AC4241454A94411054E2B4505504200A120210502028082284245148A52B16B52B12B10AA5C4B8845581898A00A21A5616A68483AA7015928609A16F2CF8F0A839C13C760",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/6809/CAMELFORTH_2KRAM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "M6809_CAMELFORTH_ROM:rom1|altsyncram:altsyncram_component|altsyncram_urr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N2
\cpuDataIn[4]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[4]~47_combout\ = (\Equal6~0_combout\ & (((\cpuDataIn[6]~45_combout\)))) # (!\Equal6~0_combout\ & ((\cpuDataIn[6]~45_combout\ & ((\rom1|altsyncram_component|auto_generated|q_a\(4)))) # (!\cpuDataIn[6]~45_combout\ & (\sramData[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sramData[4]~input_o\,
	datab => \Equal6~0_combout\,
	datac => \cpuDataIn[6]~45_combout\,
	datad => \rom1|altsyncram_component|auto_generated|q_a\(4),
	combout => \cpuDataIn[4]~47_combout\);

-- Location: LCCOMB_X20_Y16_N8
\cpuDataIn[4]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[4]~48_combout\ = (\cpuDataIn[6]~46_combout\ & ((\cpuDataIn[4]~47_combout\ & ((\sd1|dout\(4)))) # (!\cpuDataIn[4]~47_combout\ & (!\sd1|init_busy~q\)))) # (!\cpuDataIn[6]~46_combout\ & (((\cpuDataIn[4]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|init_busy~q\,
	datab => \sd1|dout\(4),
	datac => \cpuDataIn[6]~46_combout\,
	datad => \cpuDataIn[4]~47_combout\,
	combout => \cpuDataIn[4]~48_combout\);

-- Location: LCCOMB_X20_Y16_N6
\cpuDataIn[6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~64_combout\ = (\Equal5~1_combout\ & (((!\gpio1|reg\(0) & \gpio1|Equal0~1_combout\)) # (!\cpu1|Selector330~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg\(0),
	datab => \cpu1|Selector330~2_combout\,
	datac => \gpio1|Equal0~1_combout\,
	datad => \Equal5~1_combout\,
	combout => \cpuDataIn[6]~64_combout\);

-- Location: LCCOMB_X20_Y16_N22
\cpuDataIn[4]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[4]~50_combout\ = (\cpuDataIn[6]~49_combout\ & (((\cpuDataIn[6]~64_combout\)))) # (!\cpuDataIn[6]~49_combout\ & ((\cpuDataIn[6]~64_combout\ & ((\gpio1|reg\(4)))) # (!\cpuDataIn[6]~64_combout\ & (\cpuDataIn[4]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[6]~49_combout\,
	datab => \cpuDataIn[4]~48_combout\,
	datac => \gpio1|reg\(4),
	datad => \cpuDataIn[6]~64_combout\,
	combout => \cpuDataIn[4]~50_combout\);

-- Location: FF_X20_Y16_N19
\gpio1|reg_ddr2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector334~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg_ddr2[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr2\(4));

-- Location: LCCOMB_X21_Y12_N22
\gpio1|reg_dat2_d[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[4]~10_combout\ = (!\gpio1|reg_ddr2\(4) & ((\gpio1|proc_dat2~0_combout\ & ((\cpu1|Selector334~10_combout\))) # (!\gpio1|proc_dat2~0_combout\ & (\gpio1|reg_dat2\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_dat2\(4),
	datab => \cpu1|Selector334~10_combout\,
	datac => \gpio1|reg_ddr2\(4),
	datad => \gpio1|proc_dat2~0_combout\,
	combout => \gpio1|reg_dat2_d[4]~10_combout\);

-- Location: IOIBUF_X28_Y0_N15
\gpio2[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio2(4),
	o => \gpio2[4]~input_o\);

-- Location: LCCOMB_X21_Y12_N20
\gpio1|reg_dat2_d[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[4]~11_combout\ = (\gpio1|reg_dat2_d[4]~10_combout\) # ((\gpio1|reg_ddr2\(4) & \gpio2[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr2\(4),
	datac => \gpio1|reg_dat2_d[4]~10_combout\,
	datad => \gpio2[4]~input_o\,
	combout => \gpio1|reg_dat2_d[4]~11_combout\);

-- Location: FF_X21_Y12_N21
\gpio1|reg_dat2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat2_d[4]~11_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat2\(4));

-- Location: LCCOMB_X20_Y16_N24
\cpuDataIn[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~44_combout\ = (\cpu1|Selector330~2_combout\ & (\Equal5~1_combout\ & ((\gpio1|Equal0~2_combout\) # (\gpio1|dataOut~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal0~2_combout\,
	datab => \gpio1|dataOut~0_combout\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \Equal5~1_combout\,
	combout => \cpuDataIn[6]~44_combout\);

-- Location: LCCOMB_X20_Y16_N18
\cpuDataIn[4]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[4]~51_combout\ = (\cpuDataIn[4]~50_combout\ & ((\gpio1|reg_dat2\(4)) # ((!\cpuDataIn[6]~44_combout\)))) # (!\cpuDataIn[4]~50_combout\ & (((\gpio1|reg_ddr2\(4) & \cpuDataIn[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[4]~50_combout\,
	datab => \gpio1|reg_dat2\(4),
	datac => \gpio1|reg_ddr2\(4),
	datad => \cpuDataIn[6]~44_combout\,
	combout => \cpuDataIn[4]~51_combout\);

-- Location: LCCOMB_X19_Y16_N10
\cpuDataIn[4]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[4]~53_combout\ = (\n_interface2CS~0_combout\ & ((\io2|dataOut\(4)) # ((\cpuDataIn[6]~52_combout\ & \cpuDataIn[4]~51_combout\)))) # (!\n_interface2CS~0_combout\ & (((\cpuDataIn[6]~52_combout\ & \cpuDataIn[4]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_interface2CS~0_combout\,
	datab => \io2|dataOut\(4),
	datac => \cpuDataIn[6]~52_combout\,
	datad => \cpuDataIn[4]~51_combout\,
	combout => \cpuDataIn[4]~53_combout\);

-- Location: LCCOMB_X19_Y16_N12
\cpu1|pre_code[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[4]~3_combout\ = (\n_interface1CS~0_combout\ & (\io1|dataOut\(4))) # (!\n_interface1CS~0_combout\ & ((\cpuDataIn[4]~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_interface1CS~0_combout\,
	datab => \io1|dataOut\(4),
	datad => \cpuDataIn[4]~53_combout\,
	combout => \cpu1|pre_code[4]~3_combout\);

-- Location: LCCOMB_X10_Y11_N10
\cpu1|Selector302~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector302~0_combout\ = (\cpu1|pre_code[4]~3_combout\) # (!\cpu1|Selector400~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector400~0_combout\,
	datac => \cpu1|pre_code[4]~3_combout\,
	combout => \cpu1|Selector302~0_combout\);

-- Location: LCCOMB_X10_Y11_N14
\cpu1|op_code[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|op_code[1]~0_combout\ = (!\hold~q\ & !\cpu1|Selector401~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hold~q\,
	datad => \cpu1|Selector401~0_combout\,
	combout => \cpu1|op_code[1]~0_combout\);

-- Location: FF_X10_Y11_N11
\cpu1|op_code[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector302~0_combout\,
	ena => \cpu1|op_code[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|op_code\(4));

-- Location: LCCOMB_X9_Y11_N22
\cpu1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Equal2~0_combout\ = (!\cpu1|op_code\(6) & (\cpu1|op_code\(4) & !\cpu1|op_code\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datac => \cpu1|op_code\(4),
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Equal2~0_combout\);

-- Location: LCCOMB_X8_Y9_N0
\cpu1|Selector405~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector405~0_combout\ = (!\cpu1|op_code\(5) & (\cpu1|Equal2~0_combout\ & \cpu1|state.decode1_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(5),
	datac => \cpu1|Equal2~0_combout\,
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector405~0_combout\);

-- Location: LCCOMB_X11_Y14_N14
\cpu1|state~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~330_combout\ = (\cpu1|Mux28~12_combout\ & (\cpu1|Selector405~0_combout\ & (!\cpu1|state~312_combout\ & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~12_combout\,
	datab => \cpu1|Selector405~0_combout\,
	datac => \cpu1|state~312_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~330_combout\);

-- Location: FF_X11_Y14_N15
\cpu1|state.andcc_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~330_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.andcc_state~q\);

-- Location: LCCOMB_X10_Y14_N30
\cpu1|alu_ctrl.alu_andcc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_andcc~0_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|state.cwai_state~q\) # (\cpu1|state.andcc_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.cwai_state~q\,
	datab => \cpu1|state.andcc_state~q\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|alu_ctrl.alu_andcc~0_combout\);

-- Location: LCCOMB_X10_Y14_N24
\cpu1|Selector284~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector284~1_combout\ = ((\cpu1|cc\(6) & \cpu1|Selector348~6_combout\)) # (!\cpu1|Mux575~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(6),
	datac => \cpu1|Selector348~6_combout\,
	datad => \cpu1|Mux575~4_combout\,
	combout => \cpu1|Selector284~1_combout\);

-- Location: LCCOMB_X6_Y14_N28
\cpu1|alu_ctrl.alu_seif~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_seif~0_combout\ = (!\cpu1|state.int_nmimask_state~q\ & !\cpu1|state.int_swimask_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_nmimask_state~q\,
	datad => \cpu1|state.int_swimask_state~q\,
	combout => \cpu1|alu_ctrl.alu_seif~0_combout\);

-- Location: LCCOMB_X10_Y14_N6
\cpu1|Selector284~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector284~2_combout\ = (\cpu1|cc\(6)) # ((\cpu1|Mux572~0_combout\ & (!\cpu1|alu_ctrl.alu_seif~0_combout\ & !\cpu1|state.orcc_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(6),
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|alu_ctrl.alu_seif~0_combout\,
	datad => \cpu1|state.orcc_state~q\,
	combout => \cpu1|Selector284~2_combout\);

-- Location: LCCOMB_X10_Y14_N8
\cpu1|Selector284~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector284~3_combout\ = (\cpu1|Selector348~6_combout\ & (((!\cpu1|alu_ctrl.alu_tfr~0_combout\ & \cpu1|Selector284~2_combout\)) # (!\cpu1|Selector283~0_combout\))) # (!\cpu1|Selector348~6_combout\ & (!\cpu1|alu_ctrl.alu_tfr~0_combout\ & 
-- ((\cpu1|Selector284~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector348~6_combout\,
	datab => \cpu1|alu_ctrl.alu_tfr~0_combout\,
	datac => \cpu1|Selector283~0_combout\,
	datad => \cpu1|Selector284~2_combout\,
	combout => \cpu1|Selector284~3_combout\);

-- Location: LCCOMB_X10_Y14_N18
\cpu1|Selector284~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector284~0_combout\ = (\cpu1|cc\(6) & (((\cpu1|pre_code[6]~1_combout\) # (!\cpu1|cc_ctrl.pull_cc~0_combout\)))) # (!\cpu1|cc\(6) & (!\cpu1|Mux577~0_combout\ & ((\cpu1|pre_code[6]~1_combout\) # (!\cpu1|cc_ctrl.pull_cc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(6),
	datab => \cpu1|Mux577~0_combout\,
	datac => \cpu1|cc_ctrl.pull_cc~0_combout\,
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|Selector284~0_combout\);

-- Location: LCCOMB_X10_Y14_N10
\cpu1|Selector284~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector284~4_combout\ = (\cpu1|Selector284~0_combout\ & ((\cpu1|Selector284~1_combout\) # ((!\cpu1|alu_ctrl.alu_andcc~0_combout\ & \cpu1|Selector284~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_andcc~0_combout\,
	datab => \cpu1|Selector284~1_combout\,
	datac => \cpu1|Selector284~3_combout\,
	datad => \cpu1|Selector284~0_combout\,
	combout => \cpu1|Selector284~4_combout\);

-- Location: FF_X10_Y14_N11
\cpu1|cc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector284~4_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|cc\(6));

-- Location: LCCOMB_X17_Y17_N8
\cpu1|Selector332~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~0_combout\ = (\cpu1|sp\(14) & ((\cpu1|Selector630~2_combout\) # ((\cpu1|sp\(6) & \cpu1|Selector629~1_combout\)))) # (!\cpu1|sp\(14) & (((\cpu1|sp\(6) & \cpu1|Selector629~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(14),
	datab => \cpu1|Selector630~2_combout\,
	datac => \cpu1|sp\(6),
	datad => \cpu1|Selector629~1_combout\,
	combout => \cpu1|Selector332~0_combout\);

-- Location: LCCOMB_X17_Y17_N12
\cpu1|Selector332~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~3_combout\ = (\cpu1|xreg\(14) & ((\cpu1|Selector624~1_combout\) # ((\cpu1|xreg\(6) & \cpu1|Selector623~1_combout\)))) # (!\cpu1|xreg\(14) & (((\cpu1|xreg\(6) & \cpu1|Selector623~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(14),
	datab => \cpu1|Selector624~1_combout\,
	datac => \cpu1|xreg\(6),
	datad => \cpu1|Selector623~1_combout\,
	combout => \cpu1|Selector332~3_combout\);

-- Location: LCCOMB_X16_Y17_N6
\cpu1|Selector332~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~2_combout\ = (\cpu1|yreg\(6) & ((\cpu1|Selector625~1_combout\) # ((\cpu1|yreg\(14) & \cpu1|Selector626~1_combout\)))) # (!\cpu1|yreg\(6) & (\cpu1|yreg\(14) & ((\cpu1|Selector626~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(6),
	datab => \cpu1|yreg\(14),
	datac => \cpu1|Selector625~1_combout\,
	datad => \cpu1|Selector626~1_combout\,
	combout => \cpu1|Selector332~2_combout\);

-- Location: LCCOMB_X17_Y17_N30
\cpu1|Selector332~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~1_combout\ = (\cpu1|up\(6) & ((\cpu1|Selector627~2_combout\) # ((\cpu1|up\(14) & \cpu1|Selector628~1_combout\)))) # (!\cpu1|up\(6) & (\cpu1|up\(14) & (\cpu1|Selector628~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(6),
	datab => \cpu1|up\(14),
	datac => \cpu1|Selector628~1_combout\,
	datad => \cpu1|Selector627~2_combout\,
	combout => \cpu1|Selector332~1_combout\);

-- Location: LCCOMB_X16_Y17_N14
\cpu1|Selector332~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~4_combout\ = (\cpu1|dout_ctrl.md_hi_dout~0_combout\ & ((\cpu1|md\(14)) # ((\cpu1|acca\(6) & \cpu1|Selector621~3_combout\)))) # (!\cpu1|dout_ctrl.md_hi_dout~0_combout\ & (((\cpu1|acca\(6) & \cpu1|Selector621~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|dout_ctrl.md_hi_dout~0_combout\,
	datab => \cpu1|md\(14),
	datac => \cpu1|acca\(6),
	datad => \cpu1|Selector621~3_combout\,
	combout => \cpu1|Selector332~4_combout\);

-- Location: LCCOMB_X14_Y17_N24
\cpu1|Selector332~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~5_combout\ = (\cpu1|WideOr272~combout\ & ((\cpu1|dp\(6)) # ((\cpu1|pc\(6) & \cpu1|WideOr285~combout\)))) # (!\cpu1|WideOr272~combout\ & (((\cpu1|pc\(6) & \cpu1|WideOr285~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr272~combout\,
	datab => \cpu1|dp\(6),
	datac => \cpu1|pc\(6),
	datad => \cpu1|WideOr285~combout\,
	combout => \cpu1|Selector332~5_combout\);

-- Location: LCCOMB_X14_Y13_N10
\cpu1|Selector332~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~6_combout\ = (\cpu1|accb\(6) & ((\cpu1|Selector622~0_combout\) # ((\cpu1|state.pshs_accb_state~q\) # (\cpu1|state.pshu_accb_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|accb\(6),
	datab => \cpu1|Selector622~0_combout\,
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|state.pshu_accb_state~q\,
	combout => \cpu1|Selector332~6_combout\);

-- Location: LCCOMB_X17_Y17_N18
\cpu1|Selector332~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~7_combout\ = (\cpu1|Selector332~5_combout\) # ((\cpu1|Selector332~6_combout\) # ((\cpu1|pc\(14) & \cpu1|WideOr286~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(14),
	datab => \cpu1|WideOr286~0_combout\,
	datac => \cpu1|Selector332~5_combout\,
	datad => \cpu1|Selector332~6_combout\,
	combout => \cpu1|Selector332~7_combout\);

-- Location: LCCOMB_X17_Y17_N16
\cpu1|Selector332~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~8_combout\ = (\cpu1|Selector332~4_combout\) # ((\cpu1|Selector332~7_combout\) # ((\cpu1|md\(6) & \cpu1|Selector631~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector332~4_combout\,
	datab => \cpu1|md\(6),
	datac => \cpu1|Selector631~2_combout\,
	datad => \cpu1|Selector332~7_combout\,
	combout => \cpu1|Selector332~8_combout\);

-- Location: LCCOMB_X17_Y17_N10
\cpu1|Selector332~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~9_combout\ = (\cpu1|Selector332~3_combout\) # ((\cpu1|Selector332~2_combout\) # ((\cpu1|Selector332~1_combout\) # (\cpu1|Selector332~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector332~3_combout\,
	datab => \cpu1|Selector332~2_combout\,
	datac => \cpu1|Selector332~1_combout\,
	datad => \cpu1|Selector332~8_combout\,
	combout => \cpu1|Selector332~9_combout\);

-- Location: LCCOMB_X17_Y17_N24
\cpu1|Selector332~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector332~10_combout\ = (\cpu1|Selector332~0_combout\) # ((\cpu1|Selector332~9_combout\) # ((\cpu1|cc\(6) & !\cpu1|WideOr267~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(6),
	datab => \cpu1|WideOr267~combout\,
	datac => \cpu1|Selector332~0_combout\,
	datad => \cpu1|Selector332~9_combout\,
	combout => \cpu1|Selector332~10_combout\);

-- Location: LCCOMB_X23_Y20_N22
\io1|controlReg[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|controlReg[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector332~10_combout\,
	combout => \io1|controlReg[6]~feeder_combout\);

-- Location: FF_X23_Y20_N23
\io1|controlReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	d => \io1|controlReg[6]~feeder_combout\,
	ena => \cpu1|ALT_INV_Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|controlReg\(6));

-- Location: FF_X23_Y20_N21
\io1|controlReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \cpu1|ALT_INV_Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|controlReg\(5));

-- Location: FF_X23_Y20_N9
\io1|controlReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_vdu~clkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \cpu1|ALT_INV_Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|controlReg\(7));

-- Location: LCCOMB_X23_Y20_N8
\io1|n_int_internal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_int_internal~0_combout\ = (\io1|controlReg\(7) & ((!\io1|Equal7~3_combout\) # (!\io1|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal7~2_combout\,
	datac => \io1|controlReg\(7),
	datad => \io1|Equal7~3_combout\,
	combout => \io1|n_int_internal~0_combout\);

-- Location: LCCOMB_X23_Y20_N4
\io1|n_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|n_int~0_combout\ = (\io1|n_int_internal~0_combout\) # ((!\io1|controlReg\(6) & (\io1|controlReg\(5) & \io1|display_store~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|controlReg\(6),
	datab => \io1|controlReg\(5),
	datac => \io1|n_int_internal~0_combout\,
	datad => \io1|display_store~2_combout\,
	combout => \io1|n_int~0_combout\);

-- Location: LCCOMB_X26_Y20_N12
\io1|dataOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dataOut~4_combout\ = (\io1|n_int~0_combout\ & !\cpu1|Selector330~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|n_int~0_combout\,
	datac => \cpu1|Selector330~2_combout\,
	combout => \io1|dataOut~4_combout\);

-- Location: FF_X26_Y20_N13
\io1|dataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|dataOut~4_combout\,
	ena => \io1|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(7));

-- Location: M9K_X13_Y20_N0
\rom1|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7FFF0000000000006000000C0CE0244A575D5C4711DD7605D51C45815C58001AFB8E28ABB01AE3B037571160005D5FD8157F9F75C775D7C547775DFF5817D580DD75602BEEA38EBFEAAAEFEEBFBFA8A2F88B00ABBBEEEEEE2C05F7DF7716068EEBFFFFAC06AA8B035FF5D160177FDF14745C5760355DD755DDFD7F47745F47777517555F4776035DF7451DDDDF5F45805717D1D600AAAEAFB01AEBBAFF451555560D400FD5581A800FD7D58054001FE0D15805F50000D802AAA8E2B0351DD1745D1745D1747144771D601AAE2A8E2B02BE38A8E3AC05E5802E2C0D5D9F1C571D6035F1C5471D606BA2C06BA2C02BA2AEE8AE22C02E8EA32C00BA288B03514751",
	mem_init2 => X"94751944586EBA3FB2BB88BA3EC0557F4571602ABFA3B8B006AEEEECAEE23AAEFECAEFA2BA3FB00D77F4571602ABABBB2BBE8AE8FEC0AAAEEECAEFA2BA3FB06FECAEB01AEA2EF2B00D7580DD53C5805776055F500DD5DF58055F500DD57D606EEBBEB037757D605D4555555557D5557555575F1605D1DD4455617F5617D8DF5555581BEAAB0D51FC5471617D00000000DFD8155DF5FAAAB00ABAAF8ABEAC6FEAFB8AAB03456000D7D581AFEFEABBB02FFFB00BBFAEAEE6AFB002BAEC35F1556006BE2AAC06BF2AAC1ABACD5166EAB00555DF55560175557C7155DD8BE2CD75D80D7F60DCD7D9BEEC06BBFB01AAB015D0FD5FFDD45556055F5FD7F5C58037FF45",
	mem_init1 => X"5FF5FF7F57FD75F5156002EFFEF8AFEFB88AC015D15F77777775806E8FBBA3B8BB037771F1C571C56035D7D5802E2BAFEBABEE8BEFBEBAFCAAB02E2B00AE2B00DC5806ABEEFAFFFEFFBEAAAC1AFAB002FEFB005D6015C558571562BB015D835C586B8B00DD7D1D59BAA2B1A8FAC0BEAAC2BBAB0ABEEC545C71580555855575835DFDD61BFFE8EC06EBB1AFB8FAC2FABB02EEAAFBBEC1BFEFFBBFFFBA2ABA2BEEC06FFEB06FFEB06FFFEB01AEC0D451615F580AFBEC05FF602FB02FB015DF635DD637FF586FFEB0DF635FD81BAC3758AEEC0BEC5F7F7DD5D6017FFFFFFF580DF7FFD6375837F580351FF601BAC37F5802AB0461984608C2308C23004602304603",
	mem_init0 => X"180C6018C3186318C18C7B0CE019C2702AAC0555815D7F5600BAAEFAC05C5758D5F558D557635F6035606AEB0357580AB015D575815D60555D61B41AB02BAC01D86AC01BBB35F59AEFAC0D55D803000AC05580AB005D580AABAC02A2AC35DE586AC01C40E03881C01C40E03803A2C20068B08018020BCD6520182F3F25038A864F37928E08C200E146013271002006C73E2B552A5019419C180B00602361C01C00E08D80E0B01007601C58E2C71671631618B18818B841A02000D0100063C070381C4711D0E00778778EF0E200E26328A1B1981B06300C60300300300300360E01C03B01C78380E5F0E4071E0E01C0406018001B01803010479E06C78033CF00",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/6809/CAMELFORTH_2KRAM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "M6809_CAMELFORTH_ROM:rom1|altsyncram:altsyncram_component|altsyncram_urr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: IOIBUF_X0_Y24_N22
\sramData[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(7),
	o => \sramData[7]~input_o\);

-- Location: LCCOMB_X19_Y17_N0
\cpuDataIn~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~41_combout\ = (!\Equal6~0_combout\ & ((\n_basRomCS~1_combout\ & (\rom1|altsyncram_component|auto_generated|q_a\(7))) # (!\n_basRomCS~1_combout\ & ((\sramData[7]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom1|altsyncram_component|auto_generated|q_a\(7),
	datab => \sramData[7]~input_o\,
	datac => \n_basRomCS~1_combout\,
	datad => \Equal6~0_combout\,
	combout => \cpuDataIn~41_combout\);

-- Location: IOIBUF_X28_Y0_N8
\gpio2[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio2(7),
	o => \gpio2[7]~input_o\);

-- Location: FF_X20_Y16_N5
\gpio1|reg_ddr2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg_ddr2[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr2\(7));

-- Location: LCCOMB_X21_Y12_N28
\gpio1|reg_dat2_d[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[7]~8_combout\ = (!\gpio1|reg_ddr2\(7) & ((\gpio1|proc_dat2~0_combout\ & ((\cpu1|Selector331~10_combout\))) # (!\gpio1|proc_dat2~0_combout\ & (\gpio1|reg_dat2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_dat2\(7),
	datab => \cpu1|Selector331~10_combout\,
	datac => \gpio1|reg_ddr2\(7),
	datad => \gpio1|proc_dat2~0_combout\,
	combout => \gpio1|reg_dat2_d[7]~8_combout\);

-- Location: LCCOMB_X21_Y12_N6
\gpio1|reg_dat2_d[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[7]~9_combout\ = (\gpio1|reg_dat2_d[7]~8_combout\) # ((\gpio2[7]~input_o\ & \gpio1|reg_ddr2\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gpio2[7]~input_o\,
	datac => \gpio1|reg_ddr2\(7),
	datad => \gpio1|reg_dat2_d[7]~8_combout\,
	combout => \gpio1|reg_dat2_d[7]~9_combout\);

-- Location: FF_X21_Y12_N7
\gpio1|reg_dat2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat2_d[7]~9_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat2\(7));

-- Location: LCCOMB_X20_Y16_N4
\cpuDataIn~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~37_combout\ = (\gpio1|dataOut~0_combout\ & (\gpio1|reg_dat2\(7))) # (!\gpio1|dataOut~0_combout\ & (((\gpio1|reg_ddr2\(7) & \gpio1|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_dat2\(7),
	datab => \gpio1|dataOut~0_combout\,
	datac => \gpio1|reg_ddr2\(7),
	datad => \gpio1|Equal0~2_combout\,
	combout => \cpuDataIn~37_combout\);

-- Location: LCCOMB_X19_Y17_N4
\cpuDataIn~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~38_combout\ = (\cpu1|Selector330~2_combout\ & (!\gpio1|Equal2~0_combout\ & ((\cpuDataIn~37_combout\)))) # (!\cpu1|Selector330~2_combout\ & (((\gpio1|reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal2~0_combout\,
	datab => \gpio1|reg\(7),
	datac => \cpuDataIn~37_combout\,
	datad => \cpu1|Selector330~2_combout\,
	combout => \cpuDataIn~38_combout\);

-- Location: LCCOMB_X19_Y17_N12
\cpuDataIn~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~39_combout\ = (\mm1|proc_reg~2_combout\ & ((\cpu1|Selector328~2_combout\ & ((\mm1|n_tint_i~q\))) # (!\cpu1|Selector328~2_combout\ & (!\sd1|fsm~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm~0_combout\,
	datab => \mm1|n_tint_i~q\,
	datac => \mm1|proc_reg~2_combout\,
	datad => \cpu1|Selector328~2_combout\,
	combout => \cpuDataIn~39_combout\);

-- Location: LCCOMB_X21_Y15_N2
\sd1|dout[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|dout[7]~4_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(7))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|recv_data\(7),
	datac => \sd1|dout\(7),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[7]~4_combout\);

-- Location: LCCOMB_X21_Y15_N12
\sd1|Selector137~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector137~0_combout\ = (\sd1|dout\(7) & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|dout\(7),
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector137~0_combout\);

-- Location: FF_X21_Y15_N3
\sd1|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|dout[7]~4_combout\,
	asdata => \sd1|Selector137~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(7));

-- Location: LCCOMB_X19_Y17_N10
\cpuDataIn~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~40_combout\ = (\Equal6~0_combout\ & ((\cpuDataIn~39_combout\) # ((\sd1|dout\(7) & \sd1|Equal5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn~39_combout\,
	datab => \sd1|dout\(7),
	datac => \sd1|Equal5~0_combout\,
	datad => \Equal6~0_combout\,
	combout => \cpuDataIn~40_combout\);

-- Location: LCCOMB_X19_Y17_N2
\cpuDataIn~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~42_combout\ = (\Equal5~1_combout\ & (((\cpuDataIn~38_combout\)))) # (!\Equal5~1_combout\ & ((\cpuDataIn~41_combout\) # ((\cpuDataIn~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal5~1_combout\,
	datab => \cpuDataIn~41_combout\,
	datac => \cpuDataIn~38_combout\,
	datad => \cpuDataIn~40_combout\,
	combout => \cpuDataIn~42_combout\);

-- Location: FF_X23_Y21_N29
\io2|rxBuffer~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io2|rxCurrentByteBuffer\(7),
	sload => VCC,
	ena => \io2|rxBuffer~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBuffer~21_q\);

-- Location: LCCOMB_X24_Y21_N30
\io2|dataOut[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|dataOut[7]~3_combout\ = (\io2|rxBuffer~13_q\ & (\io2|rxBuffer_rtl_0|auto_generated|ram_block1a7\)) # (!\io2|rxBuffer~13_q\ & ((\io2|rxBuffer~21_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a7\,
	datab => \io2|rxBuffer~21_q\,
	datad => \io2|rxBuffer~13_q\,
	combout => \io2|dataOut[7]~3_combout\);

-- Location: LCCOMB_X19_Y23_N26
\io2|controlReg[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|controlReg[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \io2|controlReg[5]~feeder_combout\);

-- Location: FF_X19_Y23_N27
\io2|controlReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	d => \io2|controlReg[5]~feeder_combout\,
	ena => \cpu1|ALT_INV_Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|controlReg\(5));

-- Location: FF_X19_Y23_N21
\io2|controlReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \cpu1|ALT_INV_Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|controlReg\(7));

-- Location: LCCOMB_X19_Y23_N20
\io2|n_int_internal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|n_int_internal~0_combout\ = (\io2|controlReg\(7) & (((!\io2|Equal0~1_combout\) # (!\io2|Equal0~0_combout\)) # (!\io2|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal0~2_combout\,
	datab => \io2|Equal0~0_combout\,
	datac => \io2|controlReg\(7),
	datad => \io2|Equal0~1_combout\,
	combout => \io2|n_int_internal~0_combout\);

-- Location: FF_X19_Y23_N11
\io2|controlReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \cpu1|ALT_INV_Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|controlReg\(6));

-- Location: LCCOMB_X19_Y23_N10
\io2|n_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|n_int~0_combout\ = (\io2|n_int_internal~0_combout\) # ((\io2|controlReg\(5) & (!\io2|controlReg\(6) & \io2|tx_fsm~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|controlReg\(5),
	datab => \io2|n_int_internal~0_combout\,
	datac => \io2|controlReg\(6),
	datad => \io2|tx_fsm~0_combout\,
	combout => \io2|n_int~0_combout\);

-- Location: FF_X24_Y21_N31
\io2|dataOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|dataOut[7]~3_combout\,
	asdata => \io2|n_int~0_combout\,
	sload => \cpu1|ALT_INV_Selector330~2_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(7));

-- Location: LCCOMB_X19_Y16_N22
\cpuDataIn~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn~43_combout\ = (\n_interface2CS~0_combout\ & ((\io2|dataOut\(7)))) # (!\n_interface2CS~0_combout\ & (\cpuDataIn~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpuDataIn~42_combout\,
	datac => \n_interface2CS~0_combout\,
	datad => \io2|dataOut\(7),
	combout => \cpuDataIn~43_combout\);

-- Location: LCCOMB_X19_Y16_N18
\cpu1|pre_code[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[7]~0_combout\ = (\n_interface1CS~0_combout\ & (\io1|dataOut\(7))) # (!\n_interface1CS~0_combout\ & ((\cpuDataIn~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dataOut\(7),
	datac => \cpuDataIn~43_combout\,
	datad => \n_interface1CS~0_combout\,
	combout => \cpu1|pre_code[7]~0_combout\);

-- Location: LCCOMB_X8_Y11_N30
\cpu1|Selector299~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector299~0_combout\ = (\cpu1|Selector401~0_combout\ & ((\cpu1|op_code\(7)) # ((\cpu1|Selector400~0_combout\ & \cpu1|pre_code[7]~0_combout\)))) # (!\cpu1|Selector401~0_combout\ & (\cpu1|Selector400~0_combout\ & ((\cpu1|pre_code[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector401~0_combout\,
	datab => \cpu1|Selector400~0_combout\,
	datac => \cpu1|op_code\(7),
	datad => \cpu1|pre_code[7]~0_combout\,
	combout => \cpu1|Selector299~0_combout\);

-- Location: FF_X8_Y11_N31
\cpu1|op_code[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector299~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|op_code\(7));

-- Location: LCCOMB_X8_Y11_N20
\cpu1|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector24~0_combout\ = (\cpu1|op_code\(6) & (\cpu1|op_code\(5) & (!\cpu1|op_code\(7) & \cpu1|state.decode1_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector24~0_combout\);

-- Location: LCCOMB_X8_Y11_N8
\cpu1|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector25~0_combout\ = (\cpu1|Selector428~4_combout\ & ((\cpu1|saved_state.single_op_exec_state~q\) # ((\cpu1|Mux28~0_combout\ & \cpu1|Selector24~0_combout\)))) # (!\cpu1|Selector428~4_combout\ & (\cpu1|Mux28~0_combout\ & 
-- ((\cpu1|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector428~4_combout\,
	datab => \cpu1|Mux28~0_combout\,
	datac => \cpu1|saved_state.single_op_exec_state~q\,
	datad => \cpu1|Selector24~0_combout\,
	combout => \cpu1|Selector25~0_combout\);

-- Location: FF_X8_Y11_N9
\cpu1|saved_state.single_op_exec_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector25~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.single_op_exec_state~q\);

-- Location: LCCOMB_X11_Y11_N28
\cpu1|Selector454~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector454~1_combout\ = (\cpu1|state.single_op_read_state~q\) # ((\cpu1|Mux28~0_combout\ & (\cpu1|Selector454~0_combout\ & !\cpu1|op_code\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~0_combout\,
	datab => \cpu1|Selector454~0_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|state.single_op_read_state~q\,
	combout => \cpu1|Selector454~1_combout\);

-- Location: LCCOMB_X8_Y10_N12
\cpu1|Selector454~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector454~2_combout\ = (\cpu1|Selector454~1_combout\) # ((\cpu1|saved_state.single_op_exec_state~q\ & \cpu1|Selector460~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|saved_state.single_op_exec_state~q\,
	datac => \cpu1|Selector460~1_combout\,
	datad => \cpu1|Selector454~1_combout\,
	combout => \cpu1|Selector454~2_combout\);

-- Location: FF_X8_Y10_N13
\cpu1|state.single_op_exec_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector454~2_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.single_op_exec_state~q\);

-- Location: LCCOMB_X14_Y11_N22
\cpu1|Selector425~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector425~0_combout\ = (\cpu1|state.single_op_exec_state~q\ & !\cpu1|Mux143~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.single_op_exec_state~q\,
	datad => \cpu1|Mux143~0_combout\,
	combout => \cpu1|Selector425~0_combout\);

-- Location: LCCOMB_X8_Y12_N22
\cpu1|Selector280~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector280~5_combout\ = (\cpu1|WideOr87~2_combout\ & (!\cpu1|md~2_combout\ & ((\cpu1|state.mul_state~q\) # (\cpu1|Selector425~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul_state~q\,
	datab => \cpu1|WideOr87~2_combout\,
	datac => \cpu1|Selector425~0_combout\,
	datad => \cpu1|md~2_combout\,
	combout => \cpu1|Selector280~5_combout\);

-- Location: LCCOMB_X5_Y12_N16
\cpu1|Selector278~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector278~0_combout\ = (\cpu1|md\(3) & (((\cpu1|Selector280~7_combout\ & \cpu1|pre_code[4]~3_combout\)) # (!\cpu1|WideOr87~2_combout\))) # (!\cpu1|md\(3) & (\cpu1|Selector280~7_combout\ & ((\cpu1|pre_code[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|Selector280~7_combout\,
	datac => \cpu1|WideOr87~2_combout\,
	datad => \cpu1|pre_code[4]~3_combout\,
	combout => \cpu1|Selector278~0_combout\);

-- Location: LCCOMB_X5_Y12_N26
\cpu1|Selector278~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector278~1_combout\ = (\cpu1|Selector278~0_combout\) # ((\cpu1|Selector280~5_combout\ & \cpu1|Selector383~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector280~5_combout\,
	datac => \cpu1|Selector383~8_combout\,
	datad => \cpu1|Selector278~0_combout\,
	combout => \cpu1|Selector278~1_combout\);

-- Location: FF_X5_Y12_N27
\cpu1|md[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector278~1_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(4));

-- Location: LCCOMB_X10_Y13_N0
\cpu1|state~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~319_combout\ = (\cpu1|state.indexed_state~q\ & ((\cpu1|md\(1)) # (\cpu1|md\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexed_state~q\,
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|state~319_combout\);

-- Location: LCCOMB_X10_Y13_N26
\cpu1|state~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~320_combout\ = (\cpu1|state~318_combout\) # ((!\cpu1|md\(4) & ((\cpu1|state~319_combout\) # (!\cpu1|Selector580~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector580~5_combout\,
	datab => \cpu1|md\(4),
	datac => \cpu1|state~318_combout\,
	datad => \cpu1|state~319_combout\,
	combout => \cpu1|state~320_combout\);

-- Location: LCCOMB_X11_Y13_N10
\cpu1|state~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~339_combout\ = (\cpu1|saved_state.reset_state~q\) # ((\cpu1|state~324_combout\ & ((!\cpu1|state~320_combout\))) # (!\cpu1|state~324_combout\ & (!\cpu1|state~317_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~317_combout\,
	datab => \cpu1|saved_state.reset_state~q\,
	datac => \cpu1|state~320_combout\,
	datad => \cpu1|state~324_combout\,
	combout => \cpu1|state~339_combout\);

-- Location: FF_X11_Y13_N11
\cpu1|state.reset_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~339_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.reset_state~q\);

-- Location: LCCOMB_X5_Y10_N18
\cpu1|WideOr95~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr95~1_combout\ = (!\cpu1|state.lbranch_state~q\ & !\cpu1|state.cwai_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.lbranch_state~q\,
	datac => \cpu1|state.cwai_state~q\,
	combout => \cpu1|WideOr95~1_combout\);

-- Location: LCCOMB_X12_Y11_N4
\cpu1|Selector428~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector428~0_combout\ = (\cpu1|Selector427~0_combout\ & ((\cpu1|op_code\(7) & (\cpu1|Mux35~0_combout\)) # (!\cpu1|op_code\(7) & ((\cpu1|Mux28~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|Mux35~0_combout\,
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|Selector427~0_combout\,
	combout => \cpu1|Selector428~0_combout\);

-- Location: LCCOMB_X12_Y11_N30
\cpu1|Selector428~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector428~2_combout\ = (\cpu1|Selector428~0_combout\ & ((\cpu1|Selector4~0_combout\) # ((!\cpu1|state.decode2_state~q\)))) # (!\cpu1|Selector428~0_combout\ & (!\cpu1|state.decode3_state~q\ & ((\cpu1|Selector4~0_combout\) # 
-- (!\cpu1|state.decode2_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector428~0_combout\,
	datab => \cpu1|Selector4~0_combout\,
	datac => \cpu1|state.decode2_state~q\,
	datad => \cpu1|state.decode3_state~q\,
	combout => \cpu1|Selector428~2_combout\);

-- Location: LCCOMB_X5_Y10_N20
\cpu1|Selector428~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector428~3_combout\ = (\cpu1|Selector428~2_combout\ & (!\cpu1|Selector483~0_combout\ & ((!\cpu1|state.decode1_state~q\) # (!\cpu1|Mux98~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux98~1_combout\,
	datab => \cpu1|Selector428~2_combout\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Selector483~0_combout\,
	combout => \cpu1|Selector428~3_combout\);

-- Location: LCCOMB_X5_Y10_N2
\cpu1|Selector428~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector428~4_combout\ = ((\cpu1|state.reset_state~q\ & (\cpu1|WideOr95~1_combout\ & \cpu1|WideOr72~5_combout\))) # (!\cpu1|Selector428~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.reset_state~q\,
	datab => \cpu1|WideOr95~1_combout\,
	datac => \cpu1|Selector428~3_combout\,
	datad => \cpu1|WideOr72~5_combout\,
	combout => \cpu1|Selector428~4_combout\);

-- Location: LCCOMB_X12_Y13_N20
\cpu1|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector31~0_combout\ = (\cpu1|state.decode1_state~q\ & ((\cpu1|op_code\(6) & (!\cpu1|Mux498~0_combout\)) # (!\cpu1|op_code\(6) & ((\cpu1|Mux28~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|Mux498~0_combout\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Mux28~0_combout\,
	combout => \cpu1|Selector31~0_combout\);

-- Location: LCCOMB_X12_Y11_N14
\cpu1|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector31~1_combout\ = (\cpu1|Selector31~0_combout\) # ((\cpu1|state.decode2_state~q\ & \cpu1|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.decode2_state~q\,
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|Selector31~0_combout\,
	combout => \cpu1|Selector31~1_combout\);

-- Location: LCCOMB_X8_Y11_N18
\cpu1|Selector31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector31~2_combout\ = (\cpu1|Selector428~4_combout\ & ((\cpu1|saved_state.dual_op_write16_state~q\) # ((\cpu1|Selector28~1_combout\ & \cpu1|Selector31~1_combout\)))) # (!\cpu1|Selector428~4_combout\ & (\cpu1|Selector28~1_combout\ & 
-- ((\cpu1|Selector31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector428~4_combout\,
	datab => \cpu1|Selector28~1_combout\,
	datac => \cpu1|saved_state.dual_op_write16_state~q\,
	datad => \cpu1|Selector31~1_combout\,
	combout => \cpu1|Selector31~2_combout\);

-- Location: FF_X8_Y11_N19
\cpu1|saved_state.dual_op_write16_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector31~2_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.dual_op_write16_state~q\);

-- Location: LCCOMB_X11_Y11_N16
\cpu1|Selector460~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector460~3_combout\ = (\cpu1|saved_state.dual_op_write16_state~q\ & ((\cpu1|Selector460~1_combout\) # ((\cpu1|Selector31~1_combout\ & \cpu1|Selector460~2_combout\)))) # (!\cpu1|saved_state.dual_op_write16_state~q\ & (((\cpu1|Selector31~1_combout\ 
-- & \cpu1|Selector460~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|saved_state.dual_op_write16_state~q\,
	datab => \cpu1|Selector460~1_combout\,
	datac => \cpu1|Selector31~1_combout\,
	datad => \cpu1|Selector460~2_combout\,
	combout => \cpu1|Selector460~3_combout\);

-- Location: FF_X11_Y11_N17
\cpu1|state.dual_op_write16_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector460~3_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.dual_op_write16_state~q\);

-- Location: LCCOMB_X11_Y13_N6
\cpu1|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr7~0_combout\ = (\cpu1|state.dual_op_write16_state~q\) # ((\cpu1|state.single_op_write_state~q\) # ((\cpu1|state.pshu_cc_state~q\) # (\cpu1|state.dual_op_write8_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.dual_op_write16_state~q\,
	datab => \cpu1|state.single_op_write_state~q\,
	datac => \cpu1|state.pshu_cc_state~q\,
	datad => \cpu1|state.dual_op_write8_state~q\,
	combout => \cpu1|WideOr7~0_combout\);

-- Location: LCCOMB_X19_Y13_N24
\cpu1|WideOr7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr7~1_combout\ = (\cpu1|WideOr7~0_combout\) # ((\cpu1|WideOr221~combout\) # ((!\cpu1|WideOr101~2_combout\) # (!\cpu1|up_ctrl.load_up~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr7~0_combout\,
	datab => \cpu1|WideOr221~combout\,
	datac => \cpu1|up_ctrl.load_up~0_combout\,
	datad => \cpu1|WideOr101~2_combout\,
	combout => \cpu1|WideOr7~1_combout\);

-- Location: LCCOMB_X20_Y13_N24
\n_WR~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \n_WR~2_combout\ = ((\cpu1|WideOr7~1_combout\) # ((!state(1) & !state(0)))) # (!\hold~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(1),
	datab => \hold~q\,
	datac => state(0),
	datad => \cpu1|WideOr7~1_combout\,
	combout => \n_WR~2_combout\);

-- Location: FF_X19_Y20_N21
n_WR : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \n_WR~feeder_combout\,
	ena => \n_WR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n_WR~q\);

-- Location: LCCOMB_X19_Y20_N16
n_WR_vdu : cycloneive_lcell_comb
-- Equation(s):
-- \n_WR_vdu~combout\ = LCELL((\n_WR~q\) # (!\n_interface1CS~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_interface1CS~0_combout\,
	datad => \n_WR~q\,
	combout => \n_WR_vdu~combout\);

-- Location: LCCOMB_X19_Y23_N30
\io1|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|process_2~0_combout\ = (!\n_WR_vdu~combout\ & (\cpu1|Selector337~10_combout\ & (!\cpu1|Selector330~2_combout\ & \cpu1|Selector338~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_WR_vdu~combout\,
	datab => \cpu1|Selector337~10_combout\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \cpu1|Selector338~10_combout\,
	combout => \io1|process_2~0_combout\);

-- Location: FF_X19_Y23_N31
\io1|func_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|process_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|func_reset~q\);

-- Location: LCCOMB_X24_Y22_N18
\io1|kbInPointer[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbInPointer[2]~11_combout\ = (\io1|func_reset~q\) # ((\io1|kbBuffer~73_combout\ & \io1|ps2Num~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|func_reset~q\,
	datac => \io1|kbBuffer~73_combout\,
	datad => \io1|ps2Num~0_combout\,
	combout => \io1|kbInPointer[2]~11_combout\);

-- Location: FF_X24_Y22_N11
\io1|kbInPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbInPointer~14_combout\,
	ena => \io1|kbInPointer[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbInPointer\(0));

-- Location: LCCOMB_X24_Y22_N8
\io1|kbInPointer~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbInPointer~12_combout\ = (!\io1|kbInPointer~10_combout\ & (\io1|kbInPointer\(1) $ (\io1|kbInPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbInPointer~10_combout\,
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|kbInPointer~12_combout\);

-- Location: FF_X24_Y22_N9
\io1|kbInPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbInPointer~12_combout\,
	ena => \io1|kbInPointer[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbInPointer\(1));

-- Location: LCCOMB_X24_Y22_N20
\io1|Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal7~2_combout\ = (\io1|kbReadPointer\(1) & (\io1|kbInPointer\(1) & (\io1|kbReadPointer\(0) $ (!\io1|kbInPointer\(0))))) # (!\io1|kbReadPointer\(1) & (!\io1|kbInPointer\(1) & (\io1|kbReadPointer\(0) $ (!\io1|kbInPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbReadPointer\(0),
	datac => \io1|kbInPointer\(1),
	datad => \io1|kbInPointer\(0),
	combout => \io1|Equal7~2_combout\);

-- Location: LCCOMB_X23_Y20_N24
\io1|Equal7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Equal7~4_combout\ = ((\io1|kbReadPointer\(3)) # (\io1|kbInPointer\(2) $ (\io1|kbReadPointer\(2)))) # (!\io1|Equal7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal7~2_combout\,
	datab => \io1|kbReadPointer\(3),
	datac => \io1|kbInPointer\(2),
	datad => \io1|kbReadPointer\(2),
	combout => \io1|Equal7~4_combout\);

-- Location: LCCOMB_X23_Y20_N26
\io1|kbReadPointer[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbReadPointer[0]~2_combout\ = (\io1|Equal7~4_combout\ & ((\io1|kbReadPointer\(0) & ((!\cpu1|Selector330~2_combout\))) # (!\io1|kbReadPointer\(0) & (!\io1|kbReadPointer\(3) & \cpu1|Selector330~2_combout\)))) # (!\io1|Equal7~4_combout\ & 
-- (((\io1|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal7~4_combout\,
	datab => \io1|kbReadPointer\(3),
	datac => \io1|kbReadPointer\(0),
	datad => \cpu1|Selector330~2_combout\,
	combout => \io1|kbReadPointer[0]~2_combout\);

-- Location: FF_X23_Y20_N27
\io1|kbReadPointer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|kbReadPointer[0]~2_combout\,
	clrn => \io1|ALT_INV_func_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbReadPointer\(0));

-- Location: LCCOMB_X23_Y20_N6
\io1|kbReadPointer[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbReadPointer[3]~4_combout\ = (\io1|kbReadPointer[3]~3_combout\ & (!\io1|kbReadPointer\(3) & ((!\io1|kbReadPointer\(2)) # (!\io1|Add17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Add17~0_combout\,
	datab => \io1|kbReadPointer[3]~3_combout\,
	datac => \io1|kbReadPointer\(2),
	datad => \io1|kbReadPointer\(3),
	combout => \io1|kbReadPointer[3]~4_combout\);

-- Location: LCCOMB_X23_Y20_N16
\io1|kbReadPointer[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbReadPointer[1]~5_combout\ = (\io1|kbReadPointer\(1) & (((!\io1|kbReadPointer\(0) & \io1|kbReadPointer[3]~4_combout\)) # (!\io1|kbReadPointer[3]~3_combout\))) # (!\io1|kbReadPointer\(1) & (\io1|kbReadPointer\(0) & 
-- ((\io1|kbReadPointer[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(0),
	datab => \io1|kbReadPointer[3]~3_combout\,
	datac => \io1|kbReadPointer\(1),
	datad => \io1|kbReadPointer[3]~4_combout\,
	combout => \io1|kbReadPointer[1]~5_combout\);

-- Location: FF_X23_Y20_N17
\io1|kbReadPointer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|kbReadPointer[1]~5_combout\,
	clrn => \io1|ALT_INV_func_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbReadPointer\(1));

-- Location: LCCOMB_X31_Y23_N26
\io1|ps2Ctrl~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2Ctrl~0_combout\ = (\io1|Equal17~3_combout\ & ((\io1|ps2Num~0_combout\ & (\io1|Equal14~0_combout\)) # (!\io1|ps2Num~0_combout\ & ((\io1|ps2Ctrl~q\))))) # (!\io1|Equal17~3_combout\ & (((\io1|ps2Ctrl~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal14~0_combout\,
	datab => \io1|Equal17~3_combout\,
	datac => \io1|ps2Ctrl~q\,
	datad => \io1|ps2Num~0_combout\,
	combout => \io1|ps2Ctrl~0_combout\);

-- Location: FF_X31_Y23_N27
\io1|ps2Ctrl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2Ctrl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2Ctrl~q\);

-- Location: LCCOMB_X28_Y22_N14
\io1|kbBuffer~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~116_combout\ = (!\io1|ps2Caps~q\ & (\io1|ps2ConvertedByte\(6) & ((!\io1|ps2ConvertedByte\(4)) # (!\io1|kbBuffer~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~71_combout\,
	datab => \io1|ps2ConvertedByte\(4),
	datac => \io1|ps2Caps~q\,
	datad => \io1|ps2ConvertedByte\(6),
	combout => \io1|kbBuffer~116_combout\);

-- Location: LCCOMB_X28_Y22_N28
\io1|kbBuffer~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~117_combout\ = \io1|ps2ConvertedByte\(5) $ (((\io1|kbBuffer~116_combout\ & ((\io1|ps2ConvertedByte\(4)) # (!\io1|kbd_ctl~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbd_ctl~0_combout\,
	datab => \io1|ps2ConvertedByte\(5),
	datac => \io1|kbBuffer~116_combout\,
	datad => \io1|ps2ConvertedByte\(4),
	combout => \io1|kbBuffer~117_combout\);

-- Location: LCCOMB_X27_Y22_N0
\io1|kbBuffer~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~118_combout\ = (\io1|kbd_ctl~10_combout\) # ((!\io1|ps2Ctrl~q\ & \io1|kbBuffer~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbd_ctl~10_combout\,
	datac => \io1|ps2Ctrl~q\,
	datad => \io1|kbBuffer~117_combout\,
	combout => \io1|kbBuffer~118_combout\);

-- Location: LCCOMB_X26_Y21_N0
\io1|kbBuffer~58feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~58feeder_combout\ = \io1|kbBuffer~118_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~118_combout\,
	combout => \io1|kbBuffer~58feeder_combout\);

-- Location: FF_X26_Y21_N1
\io1|kbBuffer~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~58feeder_combout\,
	ena => \io1|kbBuffer~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~58_q\);

-- Location: FF_X26_Y21_N15
\io1|kbBuffer~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~118_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~44_q\);

-- Location: LCCOMB_X26_Y21_N14
\io1|kbBuffer~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~94_combout\ = (\io1|kbReadPointer\(1) & ((\io1|kbBuffer~58_q\) # ((\io1|kbReadPointer\(0))))) # (!\io1|kbReadPointer\(1) & (((\io1|kbBuffer~44_q\ & !\io1|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbBuffer~58_q\,
	datac => \io1|kbBuffer~44_q\,
	datad => \io1|kbReadPointer\(0),
	combout => \io1|kbBuffer~94_combout\);

-- Location: LCCOMB_X27_Y21_N14
\io1|kbBuffer~51feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~51feeder_combout\ = \io1|kbBuffer~118_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~118_combout\,
	combout => \io1|kbBuffer~51feeder_combout\);

-- Location: FF_X27_Y21_N15
\io1|kbBuffer~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~51feeder_combout\,
	ena => \io1|kbBuffer~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~51_q\);

-- Location: LCCOMB_X27_Y21_N20
\io1|kbBuffer~65feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~65feeder_combout\ = \io1|kbBuffer~118_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~118_combout\,
	combout => \io1|kbBuffer~65feeder_combout\);

-- Location: FF_X27_Y21_N21
\io1|kbBuffer~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~65feeder_combout\,
	ena => \io1|kbBuffer~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~65_q\);

-- Location: LCCOMB_X27_Y21_N2
\io1|kbBuffer~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~95_combout\ = (\io1|kbBuffer~94_combout\ & (((\io1|kbBuffer~65_q\) # (!\io1|kbReadPointer\(0))))) # (!\io1|kbBuffer~94_combout\ & (\io1|kbBuffer~51_q\ & (\io1|kbReadPointer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~94_combout\,
	datab => \io1|kbBuffer~51_q\,
	datac => \io1|kbReadPointer\(0),
	datad => \io1|kbBuffer~65_q\,
	combout => \io1|kbBuffer~95_combout\);

-- Location: FF_X26_Y22_N15
\io1|kbBuffer~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~118_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~16_q\);

-- Location: LCCOMB_X26_Y22_N12
\io1|kbBuffer~23feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~23feeder_combout\ = \io1|kbBuffer~118_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~118_combout\,
	combout => \io1|kbBuffer~23feeder_combout\);

-- Location: FF_X26_Y22_N13
\io1|kbBuffer~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~23feeder_combout\,
	ena => \io1|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~23_q\);

-- Location: LCCOMB_X26_Y22_N14
\io1|kbBuffer~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~96_combout\ = (\io1|kbReadPointer\(1) & (\io1|kbReadPointer\(0))) # (!\io1|kbReadPointer\(1) & ((\io1|kbReadPointer\(0) & ((\io1|kbBuffer~23_q\))) # (!\io1|kbReadPointer\(0) & (\io1|kbBuffer~16_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbReadPointer\(0),
	datac => \io1|kbBuffer~16_q\,
	datad => \io1|kbBuffer~23_q\,
	combout => \io1|kbBuffer~96_combout\);

-- Location: FF_X27_Y22_N1
\io1|kbBuffer~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~118_combout\,
	ena => \io1|kbBuffer~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~37_q\);

-- Location: LCCOMB_X27_Y22_N10
\io1|kbBuffer~30feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~30feeder_combout\ = \io1|kbBuffer~118_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~118_combout\,
	combout => \io1|kbBuffer~30feeder_combout\);

-- Location: FF_X27_Y22_N11
\io1|kbBuffer~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~30feeder_combout\,
	ena => \io1|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~30_q\);

-- Location: LCCOMB_X27_Y22_N26
\io1|kbBuffer~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~97_combout\ = (\io1|kbBuffer~96_combout\ & ((\io1|kbBuffer~37_q\) # ((!\io1|kbReadPointer\(1))))) # (!\io1|kbBuffer~96_combout\ & (((\io1|kbReadPointer\(1) & \io1|kbBuffer~30_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~96_combout\,
	datab => \io1|kbBuffer~37_q\,
	datac => \io1|kbReadPointer\(1),
	datad => \io1|kbBuffer~30_q\,
	combout => \io1|kbBuffer~97_combout\);

-- Location: LCCOMB_X26_Y20_N8
\io1|dataOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dataOut~6_combout\ = (\cpu1|Selector330~2_combout\ & ((\io1|kbReadPointer\(2) & (\io1|kbBuffer~95_combout\)) # (!\io1|kbReadPointer\(2) & ((\io1|kbBuffer~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~95_combout\,
	datab => \io1|kbBuffer~97_combout\,
	datac => \io1|kbReadPointer\(2),
	datad => \cpu1|Selector330~2_combout\,
	combout => \io1|dataOut~6_combout\);

-- Location: FF_X26_Y20_N9
\io1|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|dataOut~6_combout\,
	ena => \io1|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(5));

-- Location: LCCOMB_X23_Y21_N8
\io2|rxBuffer~19feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBuffer~19feeder_combout\ = \io2|rxCurrentByteBuffer\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxCurrentByteBuffer\(5),
	combout => \io2|rxBuffer~19feeder_combout\);

-- Location: FF_X23_Y21_N9
\io2|rxBuffer~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxBuffer~19feeder_combout\,
	ena => \io2|rxBuffer~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBuffer~19_q\);

-- Location: LCCOMB_X24_Y21_N16
\io2|dataOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|dataOut~6_combout\ = (\cpu1|Selector330~2_combout\ & ((\io2|rxBuffer~13_q\ & ((\io2|rxBuffer_rtl_0|auto_generated|ram_block1a5\))) # (!\io2|rxBuffer~13_q\ & (\io2|rxBuffer~19_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxBuffer~19_q\,
	datab => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a5\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \io2|rxBuffer~13_q\,
	combout => \io2|dataOut~6_combout\);

-- Location: FF_X24_Y21_N17
\io2|dataOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|dataOut~6_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(5));

-- Location: FF_X20_Y16_N27
\gpio1|reg_ddr2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg_ddr2[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr2\(5));

-- Location: IOIBUF_X28_Y0_N22
\gpio2[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio2(5),
	o => \gpio2[5]~input_o\);

-- Location: LCCOMB_X21_Y12_N12
\gpio1|reg_dat2_d[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[5]~12_combout\ = (!\gpio1|reg_ddr2\(5) & ((\gpio1|proc_dat2~0_combout\ & ((\cpu1|Selector333~10_combout\))) # (!\gpio1|proc_dat2~0_combout\ & (\gpio1|reg_dat2\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_dat2\(5),
	datab => \gpio1|reg_ddr2\(5),
	datac => \cpu1|Selector333~10_combout\,
	datad => \gpio1|proc_dat2~0_combout\,
	combout => \gpio1|reg_dat2_d[5]~12_combout\);

-- Location: LCCOMB_X21_Y12_N14
\gpio1|reg_dat2_d[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[5]~13_combout\ = (\gpio1|reg_dat2_d[5]~12_combout\) # ((\gpio1|reg_ddr2\(5) & \gpio2[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gpio1|reg_ddr2\(5),
	datac => \gpio2[5]~input_o\,
	datad => \gpio1|reg_dat2_d[5]~12_combout\,
	combout => \gpio1|reg_dat2_d[5]~13_combout\);

-- Location: FF_X21_Y12_N15
\gpio1|reg_dat2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat2_d[5]~13_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat2\(5));

-- Location: LCCOMB_X23_Y14_N6
\sd1|Selector136~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector136~0_combout\ = (\sd1|state.write_block_cmd~q\) # ((\sd1|state.read_block_cmd~q\) # ((!\sd1|state.idle~q\ & \sd1|block_busy~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_cmd~q\,
	datab => \sd1|state.idle~q\,
	datac => \sd1|block_busy~q\,
	datad => \sd1|state.read_block_cmd~q\,
	combout => \sd1|Selector136~0_combout\);

-- Location: FF_X23_Y14_N7
\sd1|block_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector136~0_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|block_busy~q\);

-- Location: LCCOMB_X21_Y15_N10
\sd1|dout[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|dout[5]~6_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(5))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data\(5),
	datac => \sd1|dout\(5),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[5]~6_combout\);

-- Location: LCCOMB_X21_Y15_N4
\sd1|Selector139~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector139~0_combout\ = (\sd1|dout\(5) & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|dout\(5),
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector139~0_combout\);

-- Location: FF_X21_Y15_N11
\sd1|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|dout[5]~6_combout\,
	asdata => \sd1|Selector139~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(5));

-- Location: IOIBUF_X0_Y26_N15
\sramData[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(5),
	o => \sramData[5]~input_o\);

-- Location: M9K_X13_Y15_N0
\rom1|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"D555F81FFF3FF043A000000C04E13E001DD77C4711D7DE0D779C47F95C78080AFB8E38EFF01AE3F0177711E020D55FF815FF9F5FC5D7D7C5475F5D7FF815FF80D5FFE06BEEE38EFEFFFAEBBEFEBBB8A2F88FFDBFFBAFBEEE3FE5FF77771FF28FEFFFFEFFF2E28FF95FF5D1FF977FDF1C7C7C77FF955D5F55F5FDFFC7DC7FC577DF175DDF477E017DF7C715DFFDDF4780551F79DE01AAAAFEF01AEBBBEDF71FFD5E05420775F81A820577DF80D4080AF871F8055584407802E288E3F0375D9164591645916471454717F00B8E28AE3F02BE3888E2FC0DE7806E3C0D555F1C4717E015F1C44717E06AABC02AABC02AB3AAE8EE23C06A8EA2BC00AA28CF01714551",
	mem_init2 => X"946511447F2EAA2EF3EB88AA3BC0DF7FC5F1F06EBFE2F8FF02ABAABCFAE23ABABBCFAFE3AA3BFE05F7FC5F1F02EABAEF3EBF8EA8EFC0BABABBCFAFE3AA3BF06BB8FAF01AAE2AF3FC0D57C055D9C780D75E0D7757A7755FF8057757A7777FE06FAABFF015D77FE057C7FFFFFFFD7FFFDFFFFD771E0DF955E67FE975FE95FCD55555F84BEABF2DF1567E71EB55FBFFF7BE57F83555F76FEAF00BFAAE8AEABD6BAEEBCFAF0147F000D5D780AFFFBEFFF06BBBF01BFFBEBBF2FEF002FABD35F1F5E002BF3EBC06BE3EBC1AFBC571E2EAF00557FD575E035555DC51D5578AF3EDF5F80DFDE05E5F7DBEBE06EBBF04AAF017D8557777DC7D7E057F5FD7FD47803575E5",
	mem_init1 => X"DDDDFFF75FD75FD517E006EBBBF8FEBFF88FC0B7F17F77557FDF816F8FEFE2ECFF0B57D97147F167F017D75F806E2FBABEBBBB8FFEFBEFFCFAF02E3F80BF3F10D47882BFAAAABFEBBFFFEAFC0AEBF016BFFF025FE017457CDD15F2AF0157835C786B8F0055DF177DABE2F8ACEFC1AEBFF6EBEF4AFAFEDE7C51F82577E55DF7837DF5FF0BBFA8FC46EAFCBFFCEBE6FFFFD2BFBEFFEBC1AEAEFBBFFEEE3FAE3BFFC02BEBF02BAFF06BFABF00BBC05C71E37DF80AFFFC2DFFE16FF12AF095DFFB5DFE95F5F82BABF0D7FB5FF8CAFC15FDAFFC5AFED7FFFF7DFE215F7DFDFDF88D75DF7F15F8175F80B7177E00AFC155F816FF4CF33C6E09E371DC67024E02724E03",
	mem_init0 => X"380CE009C1382719C19E6F06E00DC6706BBC2557835D57FE00AFBEFBC0545F78D5557C5555EB5FE037E02FEF017D781AF015FDF7817DE0DF75E1D4AFF02EFC01EABFC00ABF97DFDAAEBE0555FE178BEBC2DF84BF025D785AEFBC12E2BCB5DE796FE01E02701C41E01E20F01C0175D1E0DDF4783F3F7F5DECF01DFD7F6F03F3F01D77B7C7DDD1E07FCF7F76F7FF0887FFFE7FF3FFF61D53D53D7D8675F728585E80F55C127DF28017E01E7C73E39F38F78FBCF9CD9CF21BF45400FA2A00755379BCDE378CE67007F87F8FF07000707783F3FBC81D07549EA97A47C83A43883A8F59EABF00EF81F0FFF0FD039E0740EA02F435001F41F078BFEBC607919839E340",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/6809/CAMELFORTH_2KRAM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "M6809_CAMELFORTH_ROM:rom1|altsyncram:altsyncram_component|altsyncram_urr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y16_N16
\cpuDataIn[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[5]~54_combout\ = (\Equal6~0_combout\ & (((\cpuDataIn[6]~45_combout\)))) # (!\Equal6~0_combout\ & ((\cpuDataIn[6]~45_combout\ & ((\rom1|altsyncram_component|auto_generated|q_a\(5)))) # (!\cpuDataIn[6]~45_combout\ & (\sramData[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sramData[5]~input_o\,
	datab => \Equal6~0_combout\,
	datac => \cpuDataIn[6]~45_combout\,
	datad => \rom1|altsyncram_component|auto_generated|q_a\(5),
	combout => \cpuDataIn[5]~54_combout\);

-- Location: LCCOMB_X20_Y16_N14
\cpuDataIn[5]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[5]~55_combout\ = (\cpuDataIn[6]~46_combout\ & ((\cpuDataIn[5]~54_combout\ & ((\sd1|dout\(5)))) # (!\cpuDataIn[5]~54_combout\ & (\sd1|block_busy~q\)))) # (!\cpuDataIn[6]~46_combout\ & (((\cpuDataIn[5]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|block_busy~q\,
	datab => \sd1|dout\(5),
	datac => \cpuDataIn[6]~46_combout\,
	datad => \cpuDataIn[5]~54_combout\,
	combout => \cpuDataIn[5]~55_combout\);

-- Location: LCCOMB_X20_Y16_N20
\cpuDataIn[5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[5]~56_combout\ = (\cpuDataIn[6]~49_combout\ & (((\cpuDataIn[6]~64_combout\)))) # (!\cpuDataIn[6]~49_combout\ & ((\cpuDataIn[6]~64_combout\ & ((\gpio1|reg\(5)))) # (!\cpuDataIn[6]~64_combout\ & (\cpuDataIn[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[6]~49_combout\,
	datab => \cpuDataIn[5]~55_combout\,
	datac => \gpio1|reg\(5),
	datad => \cpuDataIn[6]~64_combout\,
	combout => \cpuDataIn[5]~56_combout\);

-- Location: LCCOMB_X20_Y16_N26
\cpuDataIn[5]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[5]~57_combout\ = (\cpuDataIn[6]~44_combout\ & ((\cpuDataIn[5]~56_combout\ & (\gpio1|reg_dat2\(5))) # (!\cpuDataIn[5]~56_combout\ & ((\gpio1|reg_ddr2\(5)))))) # (!\cpuDataIn[6]~44_combout\ & (((\cpuDataIn[5]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_dat2\(5),
	datab => \cpuDataIn[6]~44_combout\,
	datac => \gpio1|reg_ddr2\(5),
	datad => \cpuDataIn[5]~56_combout\,
	combout => \cpuDataIn[5]~57_combout\);

-- Location: LCCOMB_X19_Y16_N28
\cpuDataIn[5]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[5]~58_combout\ = (\n_interface2CS~0_combout\ & ((\io2|dataOut\(5)) # ((\cpuDataIn[6]~52_combout\ & \cpuDataIn[5]~57_combout\)))) # (!\n_interface2CS~0_combout\ & (((\cpuDataIn[6]~52_combout\ & \cpuDataIn[5]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_interface2CS~0_combout\,
	datab => \io2|dataOut\(5),
	datac => \cpuDataIn[6]~52_combout\,
	datad => \cpuDataIn[5]~57_combout\,
	combout => \cpuDataIn[5]~58_combout\);

-- Location: LCCOMB_X19_Y16_N6
\cpu1|pre_code[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[5]~2_combout\ = (\n_interface1CS~0_combout\ & (\io1|dataOut\(5))) # (!\n_interface1CS~0_combout\ & ((\cpuDataIn[5]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_interface1CS~0_combout\,
	datac => \io1|dataOut\(5),
	datad => \cpuDataIn[5]~58_combout\,
	combout => \cpu1|pre_code[5]~2_combout\);

-- Location: LCCOMB_X8_Y11_N4
\cpu1|Selector301~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector301~0_combout\ = (\cpu1|Selector401~0_combout\ & ((\cpu1|op_code\(5)) # ((\cpu1|Selector400~0_combout\ & \cpu1|pre_code[5]~2_combout\)))) # (!\cpu1|Selector401~0_combout\ & (\cpu1|Selector400~0_combout\ & ((\cpu1|pre_code[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector401~0_combout\,
	datab => \cpu1|Selector400~0_combout\,
	datac => \cpu1|op_code\(5),
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector301~0_combout\);

-- Location: FF_X8_Y11_N5
\cpu1|op_code[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector301~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|op_code\(5));

-- Location: LCCOMB_X9_Y11_N10
\cpu1|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux51~0_combout\ = (!\cpu1|op_code\(6) & (\cpu1|op_code\(5) & (\cpu1|op_code\(4) & !\cpu1|op_code\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(4),
	datad => \cpu1|op_code\(7),
	combout => \cpu1|Mux51~0_combout\);

-- Location: LCCOMB_X16_Y12_N16
\cpu1|alu_ctrl.alu_abx~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_abx~1_combout\ = (\cpu1|state.decode1_state~q\ & \cpu1|Mux51~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Mux51~0_combout\,
	combout => \cpu1|alu_ctrl.alu_abx~1_combout\);

-- Location: LCCOMB_X11_Y14_N22
\cpu1|state~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~329_combout\ = (!\cpu1|state~312_combout\ & (!\cpu1|state~325_combout\ & (\cpu1|alu_ctrl.alu_abx~1_combout\ & \cpu1|Mux28~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~312_combout\,
	datab => \cpu1|state~325_combout\,
	datac => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datad => \cpu1|Mux28~12_combout\,
	combout => \cpu1|state~329_combout\);

-- Location: FF_X11_Y14_N23
\cpu1|state.cwai_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~329_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.cwai_state~q\);

-- Location: LCCOMB_X5_Y10_N26
\cpu1|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector81~0_combout\ = (\cpu1|state.cwai_state~q\) # ((\cpu1|saved_state.int_cwai_state~q\ & \cpu1|Selector428~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.cwai_state~q\,
	datac => \cpu1|saved_state.int_cwai_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|Selector81~0_combout\);

-- Location: FF_X5_Y10_N27
\cpu1|saved_state.int_cwai_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector81~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.int_cwai_state~q\);

-- Location: LCCOMB_X7_Y10_N28
\cpu1|state~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~351_combout\ = (\cpu1|state~331_combout\ & ((\cpu1|saved_state.int_cwai_state~q\))) # (!\cpu1|state~331_combout\ & (\cpu1|Selector396~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector396~1_combout\,
	datac => \cpu1|saved_state.int_cwai_state~q\,
	datad => \cpu1|state~331_combout\,
	combout => \cpu1|state~351_combout\);

-- Location: FF_X7_Y10_N29
\cpu1|state.int_cwai_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~351_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_cwai_state~q\);

-- Location: LCCOMB_X6_Y10_N10
\cpu1|Selector396~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector396~1_combout\ = (!\cpu1|nmi_req~q\ & (\cpu1|process_22~0_combout\ & \cpu1|state.int_cwai_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|nmi_req~q\,
	datac => \cpu1|process_22~0_combout\,
	datad => \cpu1|state.int_cwai_state~q\,
	combout => \cpu1|Selector396~1_combout\);

-- Location: LCCOMB_X6_Y10_N20
\cpu1|WideOr34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr34~1_combout\ = (\cpu1|WideOr87~3_combout\ & (!\cpu1|state.int_cwai_state~q\ & (\cpu1|WideOr34~0_combout\ & \cpu1|state.reset_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~3_combout\,
	datab => \cpu1|state.int_cwai_state~q\,
	datac => \cpu1|WideOr34~0_combout\,
	datad => \cpu1|state.reset_state~q\,
	combout => \cpu1|WideOr34~1_combout\);

-- Location: LCCOMB_X6_Y10_N0
\cpu1|Selector396~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector396~2_combout\ = (\cpu1|Selector396~1_combout\) # ((\cpu1|WideOr34~1_combout\) # ((!\cpu1|WideOr87~3_combout\ & !\cpu1|Mux123~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector396~1_combout\,
	datab => \cpu1|WideOr34~1_combout\,
	datac => \cpu1|WideOr87~3_combout\,
	datad => \cpu1|Mux123~0_combout\,
	combout => \cpu1|Selector396~2_combout\);

-- Location: LCCOMB_X6_Y10_N18
\cpu1|Selector152~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector152~0_combout\ = ((\cpu1|state.int_nmi1_state~q\) # ((\cpu1|nmi_req~q\ & \cpu1|state.int_cwai_state~q\))) # (!\cpu1|state.reset_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.reset_state~q\,
	datab => \cpu1|nmi_req~q\,
	datac => \cpu1|state.int_nmi1_state~q\,
	datad => \cpu1|state.int_cwai_state~q\,
	combout => \cpu1|Selector152~0_combout\);

-- Location: LCCOMB_X4_Y13_N24
\cpu1|iv_ctrl.swi2_iv~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|iv_ctrl.swi2_iv~0_combout\ = (\cpu1|Mux28~0_combout\ & (\cpu1|state.decode2_state~q\ & \cpu1|Mux51~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~0_combout\,
	datab => \cpu1|state.decode2_state~q\,
	datac => \cpu1|Mux51~0_combout\,
	combout => \cpu1|iv_ctrl.swi2_iv~0_combout\);

-- Location: LCCOMB_X15_Y16_N6
\cpu1|Selector152~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector152~1_combout\ = (\cpu1|Selector152~0_combout\) # ((\cpu1|iv_ctrl.swi2_iv~0_combout\) # ((\cpu1|Selector396~2_combout\ & \cpu1|iv\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector396~2_combout\,
	datab => \cpu1|Selector152~0_combout\,
	datac => \cpu1|iv\(1),
	datad => \cpu1|iv_ctrl.swi2_iv~0_combout\,
	combout => \cpu1|Selector152~1_combout\);

-- Location: FF_X15_Y16_N7
\cpu1|iv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector152~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|iv\(1));

-- Location: LCCOMB_X15_Y16_N10
\cpu1|Selector328~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector328~0_combout\ = (\cpu1|iv\(1) & (((\cpu1|pc\(2))) # (!\cpu1|Selector581~5_combout\))) # (!\cpu1|iv\(1) & (\cpu1|Selector329~0_combout\ & ((\cpu1|pc\(2)) # (!\cpu1|Selector581~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|iv\(1),
	datab => \cpu1|Selector581~5_combout\,
	datac => \cpu1|Selector329~0_combout\,
	datad => \cpu1|pc\(2),
	combout => \cpu1|Selector328~0_combout\);

-- Location: LCCOMB_X15_Y16_N30
\cpu1|Selector328~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector328~1_combout\ = (\cpu1|addr~3_combout\ & (\cpu1|up\(2) & ((\cpu1|ea\(2)) # (!\cpu1|addr~2_combout\)))) # (!\cpu1|addr~3_combout\ & (((\cpu1|ea\(2))) # (!\cpu1|addr~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|addr~3_combout\,
	datab => \cpu1|addr~2_combout\,
	datac => \cpu1|up\(2),
	datad => \cpu1|ea\(2),
	combout => \cpu1|Selector328~1_combout\);

-- Location: LCCOMB_X15_Y16_N16
\cpu1|Selector328~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector328~2_combout\ = (\cpu1|Selector328~0_combout\ & (\cpu1|Selector328~1_combout\ & ((\cpu1|addr~8_combout\) # (\cpu1|sp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector328~0_combout\,
	datab => \cpu1|addr~8_combout\,
	datac => \cpu1|Selector328~1_combout\,
	datad => \cpu1|sp\(2),
	combout => \cpu1|Selector328~2_combout\);

-- Location: LCCOMB_X19_Y20_N12
\Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal4~0_combout\ = (\Equal5~0_combout\ & (!\cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal5~0_combout\,
	datac => \cpu1|Selector328~2_combout\,
	datad => \cpu1|Selector329~3_combout\,
	combout => \Equal4~0_combout\);

-- Location: LCCOMB_X19_Y20_N4
\n_interface1CS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n_interface1CS~0_combout\ = (\vduffd0~input_o\ & (\Equal3~2_combout\)) # (!\vduffd0~input_o\ & ((\Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vduffd0~input_o\,
	datac => \Equal3~2_combout\,
	datad => \Equal4~0_combout\,
	combout => \n_interface1CS~0_combout\);

-- Location: LCCOMB_X20_Y17_N22
n_RD_vdu : cycloneive_lcell_comb
-- Equation(s):
-- \n_RD_vdu~combout\ = LCELL((\n_interface1CS~0_combout\ & !\n_RD~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_interface1CS~0_combout\,
	datad => \n_RD~q\,
	combout => \n_RD_vdu~combout\);

-- Location: CLKCTRL_G10
\n_RD_vdu~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \n_RD_vdu~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \n_RD_vdu~clkctrl_outclk\);

-- Location: LCCOMB_X27_Y22_N14
\io1|kbBuffer~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~119_combout\ = (\io1|kbd_ctl~10_combout\) # ((!\io1|ps2Ctrl~q\ & \io1|ps2ConvertedByte\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbd_ctl~10_combout\,
	datac => \io1|ps2Ctrl~q\,
	datad => \io1|ps2ConvertedByte\(6),
	combout => \io1|kbBuffer~119_combout\);

-- Location: FF_X26_Y22_N23
\io1|kbBuffer~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~119_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~17_q\);

-- Location: LCCOMB_X26_Y22_N24
\io1|kbBuffer~24feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~24feeder_combout\ = \io1|kbBuffer~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~119_combout\,
	combout => \io1|kbBuffer~24feeder_combout\);

-- Location: FF_X26_Y22_N25
\io1|kbBuffer~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~24feeder_combout\,
	ena => \io1|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~24_q\);

-- Location: LCCOMB_X26_Y22_N22
\io1|kbBuffer~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~100_combout\ = (\io1|kbReadPointer\(1) & (\io1|kbReadPointer\(0))) # (!\io1|kbReadPointer\(1) & ((\io1|kbReadPointer\(0) & ((\io1|kbBuffer~24_q\))) # (!\io1|kbReadPointer\(0) & (\io1|kbBuffer~17_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbReadPointer\(0),
	datac => \io1|kbBuffer~17_q\,
	datad => \io1|kbBuffer~24_q\,
	combout => \io1|kbBuffer~100_combout\);

-- Location: FF_X27_Y22_N15
\io1|kbBuffer~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~119_combout\,
	ena => \io1|kbBuffer~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~38_q\);

-- Location: LCCOMB_X27_Y22_N12
\io1|kbBuffer~31feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~31feeder_combout\ = \io1|kbBuffer~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~119_combout\,
	combout => \io1|kbBuffer~31feeder_combout\);

-- Location: FF_X27_Y22_N13
\io1|kbBuffer~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~31feeder_combout\,
	ena => \io1|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~31_q\);

-- Location: LCCOMB_X26_Y20_N22
\io1|kbBuffer~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~101_combout\ = (\io1|kbReadPointer\(1) & ((\io1|kbBuffer~100_combout\ & (\io1|kbBuffer~38_q\)) # (!\io1|kbBuffer~100_combout\ & ((\io1|kbBuffer~31_q\))))) # (!\io1|kbReadPointer\(1) & (\io1|kbBuffer~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbBuffer~100_combout\,
	datac => \io1|kbBuffer~38_q\,
	datad => \io1|kbBuffer~31_q\,
	combout => \io1|kbBuffer~101_combout\);

-- Location: LCCOMB_X27_Y20_N10
\io1|kbBuffer~66feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~66feeder_combout\ = \io1|kbBuffer~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~119_combout\,
	combout => \io1|kbBuffer~66feeder_combout\);

-- Location: FF_X27_Y20_N11
\io1|kbBuffer~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~66feeder_combout\,
	ena => \io1|kbBuffer~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~66_q\);

-- Location: FF_X26_Y21_N9
\io1|kbBuffer~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~119_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~59_q\);

-- Location: FF_X26_Y21_N31
\io1|kbBuffer~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~119_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~45_q\);

-- Location: LCCOMB_X26_Y21_N30
\io1|kbBuffer~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~98_combout\ = (\io1|kbReadPointer\(1) & ((\io1|kbBuffer~59_q\) # ((\io1|kbReadPointer\(0))))) # (!\io1|kbReadPointer\(1) & (((\io1|kbBuffer~45_q\ & !\io1|kbReadPointer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbBuffer~59_q\,
	datac => \io1|kbBuffer~45_q\,
	datad => \io1|kbReadPointer\(0),
	combout => \io1|kbBuffer~98_combout\);

-- Location: LCCOMB_X26_Y20_N18
\io1|kbBuffer~52feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~52feeder_combout\ = \io1|kbBuffer~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~119_combout\,
	combout => \io1|kbBuffer~52feeder_combout\);

-- Location: FF_X26_Y20_N19
\io1|kbBuffer~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~52feeder_combout\,
	ena => \io1|kbBuffer~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~52_q\);

-- Location: LCCOMB_X26_Y20_N16
\io1|kbBuffer~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~99_combout\ = (\io1|kbReadPointer\(0) & ((\io1|kbBuffer~98_combout\ & (\io1|kbBuffer~66_q\)) # (!\io1|kbBuffer~98_combout\ & ((\io1|kbBuffer~52_q\))))) # (!\io1|kbReadPointer\(0) & (((\io1|kbBuffer~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(0),
	datab => \io1|kbBuffer~66_q\,
	datac => \io1|kbBuffer~98_combout\,
	datad => \io1|kbBuffer~52_q\,
	combout => \io1|kbBuffer~99_combout\);

-- Location: LCCOMB_X26_Y20_N26
\io1|dataOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dataOut~7_combout\ = (\cpu1|Selector330~2_combout\ & ((\io1|kbReadPointer\(2) & ((\io1|kbBuffer~99_combout\))) # (!\io1|kbReadPointer\(2) & (\io1|kbBuffer~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~101_combout\,
	datab => \cpu1|Selector330~2_combout\,
	datac => \io1|kbReadPointer\(2),
	datad => \io1|kbBuffer~99_combout\,
	combout => \io1|dataOut~7_combout\);

-- Location: FF_X26_Y20_N27
\io1|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|dataOut~7_combout\,
	ena => \io1|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(6));

-- Location: FF_X23_Y21_N3
\io2|rxBuffer~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io2|rxCurrentByteBuffer\(6),
	sload => VCC,
	ena => \io2|rxBuffer~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBuffer~20_q\);

-- Location: LCCOMB_X24_Y21_N26
\io2|dataOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|dataOut~7_combout\ = (\cpu1|Selector330~2_combout\ & ((\io2|rxBuffer~13_q\ & ((\io2|rxBuffer_rtl_0|auto_generated|ram_block1a6\))) # (!\io2|rxBuffer~13_q\ & (\io2|rxBuffer~20_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxBuffer~20_q\,
	datab => \cpu1|Selector330~2_combout\,
	datac => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a6\,
	datad => \io2|rxBuffer~13_q\,
	combout => \io2|dataOut~7_combout\);

-- Location: FF_X24_Y21_N27
\io2|dataOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|dataOut~7_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(6));

-- Location: LCCOMB_X20_Y16_N28
\gpio1|reg_ddr2[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_ddr2[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector332~10_combout\,
	combout => \gpio1|reg_ddr2[6]~feeder_combout\);

-- Location: FF_X20_Y16_N29
\gpio1|reg_ddr2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_ddr2[6]~feeder_combout\,
	clrn => \n_reset~input_o\,
	ena => \gpio1|reg_ddr2[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr2\(6));

-- Location: LCCOMB_X21_Y12_N10
\gpio1|reg_dat2_d[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[6]~14_combout\ = (!\gpio1|reg_ddr2\(6) & ((\gpio1|proc_dat2~0_combout\ & ((\cpu1|Selector332~10_combout\))) # (!\gpio1|proc_dat2~0_combout\ & (\gpio1|reg_dat2\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_dat2\(6),
	datab => \gpio1|reg_ddr2\(6),
	datac => \cpu1|Selector332~10_combout\,
	datad => \gpio1|proc_dat2~0_combout\,
	combout => \gpio1|reg_dat2_d[6]~14_combout\);

-- Location: IOIBUF_X28_Y0_N1
\gpio2[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio2(6),
	o => \gpio2[6]~input_o\);

-- Location: LCCOMB_X21_Y12_N4
\gpio1|reg_dat2_d[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[6]~15_combout\ = (\gpio1|reg_dat2_d[6]~14_combout\) # ((\gpio2[6]~input_o\ & \gpio1|reg_ddr2\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_dat2_d[6]~14_combout\,
	datab => \gpio2[6]~input_o\,
	datad => \gpio1|reg_ddr2\(6),
	combout => \gpio1|reg_dat2_d[6]~15_combout\);

-- Location: FF_X21_Y12_N5
\gpio1|reg_dat2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat2_d[6]~15_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat2\(6));

-- Location: LCCOMB_X21_Y15_N16
\sd1|dout[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|dout[6]~7_combout\ = (\sd1|sd_read_flag~0_combout\ & (\sd1|recv_data\(6))) # (!\sd1|sd_read_flag~0_combout\ & ((\sd1|dout\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|recv_data\(6),
	datac => \sd1|dout\(6),
	datad => \sd1|sd_read_flag~0_combout\,
	combout => \sd1|dout[6]~7_combout\);

-- Location: LCCOMB_X21_Y15_N28
\sd1|Selector138~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector138~0_combout\ = (\sd1|dout\(6) & !\sd1|state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|dout\(6),
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector138~0_combout\);

-- Location: FF_X21_Y15_N17
\sd1|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|dout[6]~7_combout\,
	asdata => \sd1|Selector138~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(6));

-- Location: IOIBUF_X0_Y25_N1
\sramData[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(6),
	o => \sramData[6]~input_o\);

-- Location: M9K_X13_Y17_N0
\rom1|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"D55507E000C00FBC2000001BE4DE6E4835D75CEF33FF55E7553CED79FCD7F7DFAA9A69FFAFCFE6AF9D5F335FDEF57DD79D75BFFF4DFFF74F4FFFDFFF579F7D7EFDDF5F7FBEE69FFBFBFBFAFBFBEEB9E7F99AFCEEFFFFFBEA6BE7755DF535F79BFFBAFBEB77EE9AB9FD7FD35FBFF5F53CF4F4FF5FBF77FDDDD57D5DCF7CFD4DDDFF3555F74DF5F9F7DDCD37777FF74D7EFD3FF3F5FCFBFFFFAFDFBAEBA94DF57DD5EFFDE7F7D7CFFDE7FD7D7EFFF7CBE673D7EF5F7BBE57F3AEB9A7AF9D37F3FCFF3FCFF3FCD3CCED374FCEBA6B9A7AF7EA69B9A6EBE7ED7F3E6BEFFF3534DD375FBF534DCD375F3FE6BF3FE6BF7FE7BFA9FE66BF3F9FE6EBFCFE79DAFBF3CFF3",
	mem_init2 => X"3CCF33CED73AFE6BE7FF99FE7EBEF75DCF735F3BAEE7B9A8F7ABFAFDFFE67BFFBFDFFEE7FE7EA1E755DCD735F7EFFEFE7FFB9FF9FABCEBFFAFDFFEE7FE7EAF7BF9FFAFCFFA7FB7A3E7FD3E75F1CD7EFF75E7D5FFC7FF7D57E755FFC5FFF55F7EBEFAAFBF5FF55EF74D55555555555555555D7735E7D37FECFF51F7F51DD2FF5555D79EAABAC773F4FCD353D71C02FFC055579F7F5F4AFAAFCEBEFE9EBBAA7BFFEE9FEAFBCD4FFE75757CEEAEFEEBAF7BBAAFCFEFEFFFA3EAAFFBBFEAFF5BFD5FF7EB7FABF3EA7FABCFBEA7D35BEEAFFF7DF5D5D5F9DDFDD6DBF7FD6EA69F7FD7FFF55EF47550FBA9FBAEEAF8FBAFBF765FD57774DFF5E75FDDF7F7CD7F9DD54F",
	mem_init1 => X"D5FD7DFDF7F57F5D355FF7FAFEA9AEEFE99EBF1D73FFDFDFDDFD7E7F9FBEE6E9EAF1DDD3536FD34F4F9DFDF57FBA7ABEFBFFBF9EFBEEFFA9EEAF3B7A7CFA7AEEF4D773FEAABAAFFFAEEFFBEBCEBEAFE7ABAAFCFD5FBDCF52773D43BAF9FD7BF4D77E9AFEF7D73750EFE6A4E9BEBDEBEA87FEBA9EAFA87CF4D3D7C7DD07F57D7BF7D7F4DEBAA9EBB3FEA2EBE9EE9FEEFA27BBAFEEFABDEBABBEEFBEBE7BFE7AFABF7AFAAF7AFAAF3ABBFAFCEABE74D35BF7D7DFFBEBC7DD5E3AAE3AAF1F7543F7753D7D577AFAAE7D41FFD70EEB9FD1FFEB9EE877DDF7FDF5D9DD75FDDF576FFD57D4BFD7BDFD7F1F3DD5FCEEB9D7D7E7FAAC4B12C5D8962C8B22FC45F22C45FB",
	mem_init0 => X"17EC5FD8BB1762C8BC892AE6DFC9B66F7EEBDFDD7DF7F7F5FCFFBBFEBF7CDFD7F75FD2FFDD51F55FDD5FBFBAFDFFD7FEAFFF7DDD7FF55F7F7F5D580BAF3AEBFDA82EBFDEFA7D7D0EBEE9F75DD1E6801EBCF579EAFCFFD78EBBEBE3A6AB3FF4D67A9FDA7CDFB4BCBFCA5E5F97F9A2401EE8900794010948484F94252E4BFB4244402F25AD08401E5ABE3F22E3FF076DAB57FBB376E1B6C96C948B78521061C79B7ED0088CD04007E28FCB925C92E42F46F437A37A3778016300FCB1807E51406E371A0691A0DFF2F72F65EE53FE53C689EB7369B52D104A202832872832C72E6D05A137FDA77B6E5BEE5CF29DE53CA01CD3B43FB53B4F2808278DE5C7C72FCF38",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/6809/CAMELFORTH_2KRAM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "M6809_CAMELFORTH_ROM:rom1|altsyncram:altsyncram_component|altsyncram_urr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y17_N0
\cpuDataIn[6]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~59_combout\ = (\Equal6~0_combout\ & (((\cpuDataIn[6]~45_combout\)))) # (!\Equal6~0_combout\ & ((\cpuDataIn[6]~45_combout\ & ((\rom1|altsyncram_component|auto_generated|q_a\(6)))) # (!\cpuDataIn[6]~45_combout\ & (\sramData[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal6~0_combout\,
	datab => \sramData[6]~input_o\,
	datac => \cpuDataIn[6]~45_combout\,
	datad => \rom1|altsyncram_component|auto_generated|q_a\(6),
	combout => \cpuDataIn[6]~59_combout\);

-- Location: LCCOMB_X20_Y17_N2
\cpuDataIn[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~60_combout\ = (\cpuDataIn[6]~46_combout\ & ((\cpuDataIn[6]~59_combout\ & (\sd1|dout\(6))) # (!\cpuDataIn[6]~59_combout\ & ((\sd1|rd_dat_reg~0_combout\))))) # (!\cpuDataIn[6]~46_combout\ & (((\cpuDataIn[6]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|dout\(6),
	datab => \sd1|rd_dat_reg~0_combout\,
	datac => \cpuDataIn[6]~46_combout\,
	datad => \cpuDataIn[6]~59_combout\,
	combout => \cpuDataIn[6]~60_combout\);

-- Location: LCCOMB_X19_Y16_N14
\cpuDataIn[6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~61_combout\ = (\cpuDataIn[6]~64_combout\ & ((\gpio1|reg\(6)) # ((\cpuDataIn[6]~49_combout\)))) # (!\cpuDataIn[6]~64_combout\ & (((\cpuDataIn[6]~60_combout\ & !\cpuDataIn[6]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[6]~64_combout\,
	datab => \gpio1|reg\(6),
	datac => \cpuDataIn[6]~60_combout\,
	datad => \cpuDataIn[6]~49_combout\,
	combout => \cpuDataIn[6]~61_combout\);

-- Location: LCCOMB_X19_Y16_N0
\cpuDataIn[6]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~62_combout\ = (\cpuDataIn[6]~61_combout\ & (((\gpio1|reg_dat2\(6)) # (!\cpuDataIn[6]~44_combout\)))) # (!\cpuDataIn[6]~61_combout\ & (\gpio1|reg_ddr2\(6) & ((\cpuDataIn[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr2\(6),
	datab => \gpio1|reg_dat2\(6),
	datac => \cpuDataIn[6]~61_combout\,
	datad => \cpuDataIn[6]~44_combout\,
	combout => \cpuDataIn[6]~62_combout\);

-- Location: LCCOMB_X19_Y16_N26
\cpuDataIn[6]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[6]~63_combout\ = (\n_interface2CS~0_combout\ & ((\io2|dataOut\(6)) # ((\cpuDataIn[6]~52_combout\ & \cpuDataIn[6]~62_combout\)))) # (!\n_interface2CS~0_combout\ & (((\cpuDataIn[6]~52_combout\ & \cpuDataIn[6]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_interface2CS~0_combout\,
	datab => \io2|dataOut\(6),
	datac => \cpuDataIn[6]~52_combout\,
	datad => \cpuDataIn[6]~62_combout\,
	combout => \cpuDataIn[6]~63_combout\);

-- Location: LCCOMB_X19_Y16_N4
\cpu1|pre_code[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|pre_code[6]~1_combout\ = (\n_interface1CS~0_combout\ & (\io1|dataOut\(6))) # (!\n_interface1CS~0_combout\ & ((\cpuDataIn[6]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dataOut\(6),
	datac => \cpuDataIn[6]~63_combout\,
	datad => \n_interface1CS~0_combout\,
	combout => \cpu1|pre_code[6]~1_combout\);

-- Location: LCCOMB_X8_Y11_N12
\cpu1|Selector300~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector300~0_combout\ = (\cpu1|Selector401~0_combout\ & ((\cpu1|op_code\(6)) # ((\cpu1|Selector400~0_combout\ & \cpu1|pre_code[6]~1_combout\)))) # (!\cpu1|Selector401~0_combout\ & (\cpu1|Selector400~0_combout\ & ((\cpu1|pre_code[6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector401~0_combout\,
	datab => \cpu1|Selector400~0_combout\,
	datac => \cpu1|op_code\(6),
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|Selector300~0_combout\);

-- Location: FF_X8_Y11_N13
\cpu1|op_code[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector300~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|op_code\(6));

-- Location: LCCOMB_X11_Y9_N12
\cpu1|Selector438~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector438~1_combout\ = (\cpu1|op_code\(7)) # ((\cpu1|op_code\(6) & \cpu1|state.decode1_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|op_code\(7),
	combout => \cpu1|Selector438~1_combout\);

-- Location: LCCOMB_X11_Y9_N30
\cpu1|Selector438~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector438~2_combout\ = (\cpu1|Selector438~1_combout\ & (!\cpu1|op_code\(4))) # (!\cpu1|Selector438~1_combout\ & (\cpu1|op_code\(4) & (\cpu1|state.decode1_state~q\ & \cpu1|Selector41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector438~1_combout\,
	datab => \cpu1|op_code\(4),
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Selector41~0_combout\,
	combout => \cpu1|Selector438~2_combout\);

-- Location: LCCOMB_X9_Y10_N2
\cpu1|Selector438~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector438~3_combout\ = (\cpu1|Selector438~2_combout\ & (\cpu1|op_code\(5) & ((\cpu1|state.decode1_state~q\) # (\cpu1|Selector438~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector438~2_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Selector438~0_combout\,
	datad => \cpu1|op_code\(5),
	combout => \cpu1|Selector438~3_combout\);

-- Location: FF_X9_Y10_N3
\cpu1|state.indexed_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector438~3_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.indexed_state~q\);

-- Location: LCCOMB_X6_Y12_N12
\cpu1|state~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~322_combout\ = (\cpu1|md\(3) & (\cpu1|md\(1) & ((!\cpu1|md\(2)) # (!\cpu1|md\(0))))) # (!\cpu1|md\(3) & ((\cpu1|md\(2)) # ((\cpu1|md\(0) & \cpu1|md\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|state~322_combout\);

-- Location: LCCOMB_X15_Y13_N2
\cpu1|WideOr97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr97~0_combout\ = (!\cpu1|state.push_return_hi_state~q\ & !\cpu1|state.int_cc_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.push_return_hi_state~q\,
	datad => \cpu1|state.int_cc_state~q\,
	combout => \cpu1|WideOr97~0_combout\);

-- Location: LCCOMB_X15_Y13_N4
\cpu1|WideOr96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr96~0_combout\ = (\cpu1|Selector415~0_combout\ & (\cpu1|WideOr97~0_combout\ & (!\cpu1|state.extended_state~q\ & \cpu1|WideOr82~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector415~0_combout\,
	datab => \cpu1|WideOr97~0_combout\,
	datac => \cpu1|state.extended_state~q\,
	datad => \cpu1|WideOr82~1_combout\,
	combout => \cpu1|WideOr96~0_combout\);

-- Location: LCCOMB_X15_Y13_N22
\cpu1|state~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~321_combout\ = (!\cpu1|state.extended_state~q\ & (\cpu1|WideOr97~0_combout\ & (!\cpu1|WideOr96~0_combout\ & !\cpu1|state.indirect3_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.extended_state~q\,
	datab => \cpu1|WideOr97~0_combout\,
	datac => \cpu1|WideOr96~0_combout\,
	datad => \cpu1|state.indirect3_state~q\,
	combout => \cpu1|state~321_combout\);

-- Location: LCCOMB_X6_Y10_N22
\cpu1|state~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~323_combout\ = (\cpu1|state~321_combout\ & (((\cpu1|state~322_combout\ & \cpu1|md\(7))) # (!\cpu1|state.indexed_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexed_state~q\,
	datab => \cpu1|state~322_combout\,
	datac => \cpu1|state~321_combout\,
	datad => \cpu1|md\(7),
	combout => \cpu1|state~323_combout\);

-- Location: LCCOMB_X6_Y10_N16
\cpu1|state~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~324_combout\ = (\cpu1|state~323_combout\ & !\cpu1|state~312_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state~323_combout\,
	datad => \cpu1|state~312_combout\,
	combout => \cpu1|state~324_combout\);

-- Location: LCCOMB_X5_Y11_N20
\cpu1|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector55~0_combout\ = (!\cpu1|op_code\(6) & (\cpu1|op_code\(5) & (\cpu1|op_code\(7) & \cpu1|Mux28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|op_code\(5),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Mux28~2_combout\,
	combout => \cpu1|Selector55~0_combout\);

-- Location: LCCOMB_X5_Y10_N8
\cpu1|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector55~1_combout\ = (\cpu1|Selector55~0_combout\ & ((\cpu1|state.decode1_state~q\) # ((\cpu1|saved_state.jsr_state~q\ & \cpu1|Selector428~4_combout\)))) # (!\cpu1|Selector55~0_combout\ & (((\cpu1|saved_state.jsr_state~q\ & 
-- \cpu1|Selector428~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector55~0_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|saved_state.jsr_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|Selector55~1_combout\);

-- Location: FF_X5_Y10_N9
\cpu1|saved_state.jsr_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector55~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.jsr_state~q\);

-- Location: LCCOMB_X7_Y10_N26
\cpu1|state~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~358_combout\ = (\cpu1|saved_state.jsr_state~q\ & ((\cpu1|state~324_combout\ & ((\cpu1|state~320_combout\))) # (!\cpu1|state~324_combout\ & (\cpu1|state~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~324_combout\,
	datab => \cpu1|saved_state.jsr_state~q\,
	datac => \cpu1|state~317_combout\,
	datad => \cpu1|state~320_combout\,
	combout => \cpu1|state~358_combout\);

-- Location: FF_X7_Y10_N27
\cpu1|state.jsr_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~358_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.jsr_state~q\);

-- Location: LCCOMB_X7_Y10_N24
\cpu1|WideOr95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr95~0_combout\ = (!\cpu1|state.jsr_state~q\ & (!\cpu1|state.int_irq1_state~q\ & !\cpu1|state.int_nmi1_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.jsr_state~q\,
	datac => \cpu1|state.int_irq1_state~q\,
	datad => \cpu1|state.int_nmi1_state~q\,
	combout => \cpu1|WideOr95~0_combout\);

-- Location: LCCOMB_X11_Y14_N4
\cpu1|Selector580~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector580~6_combout\ = ((\cpu1|state.single_op_exec_state~q\) # ((!\cpu1|WideOr101~0_combout\) # (!\cpu1|Selector580~4_combout\))) # (!\cpu1|Selector580~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector580~5_combout\,
	datab => \cpu1|state.single_op_exec_state~q\,
	datac => \cpu1|Selector580~4_combout\,
	datad => \cpu1|WideOr101~0_combout\,
	combout => \cpu1|Selector580~6_combout\);

-- Location: LCCOMB_X11_Y14_N18
\cpu1|Selector580~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector580~2_combout\ = (((\cpu1|Selector580~0_combout\) # (!\cpu1|Selector580~1_combout\)) # (!\cpu1|state.reset_state~q\)) # (!\cpu1|WideOr87~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~2_combout\,
	datab => \cpu1|state.reset_state~q\,
	datac => \cpu1|Selector580~0_combout\,
	datad => \cpu1|Selector580~1_combout\,
	combout => \cpu1|Selector580~2_combout\);

-- Location: LCCOMB_X11_Y14_N28
\cpu1|Selector580~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector580~7_combout\ = (((\cpu1|Selector580~6_combout\) # (\cpu1|Selector580~2_combout\)) # (!\cpu1|Selector596~1_combout\)) # (!\cpu1|WideOr95~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr95~0_combout\,
	datab => \cpu1|Selector596~1_combout\,
	datac => \cpu1|Selector580~6_combout\,
	datad => \cpu1|Selector580~2_combout\,
	combout => \cpu1|Selector580~7_combout\);

-- Location: LCCOMB_X20_Y13_N8
\state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \state~2_combout\ = (\hold~q\ & (!state(0) & ((state(1)) # (!\cpu1|Selector580~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(1),
	datab => \hold~q\,
	datac => state(0),
	datad => \cpu1|Selector580~7_combout\,
	combout => \state~2_combout\);

-- Location: FF_X20_Y13_N9
\state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => state(0));

-- Location: LCCOMB_X20_Y13_N18
\state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \state~0_combout\ = ((state(0) & (!state(1))) # (!state(0) & ((state(1)) # (!\cpu1|Selector580~7_combout\)))) # (!\hold~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => state(0),
	datab => \hold~q\,
	datac => state(1),
	datad => \cpu1|Selector580~7_combout\,
	combout => \state~0_combout\);

-- Location: LCCOMB_X20_Y13_N28
\hold~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hold~feeder_combout\ = \state~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \state~0_combout\,
	combout => \hold~feeder_combout\);

-- Location: FF_X20_Y13_N29
hold : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \hold~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hold~q\);

-- Location: FF_X10_Y12_N15
\cpu1|state.mul1_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~341_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mul1_state~q\);

-- Location: LCCOMB_X10_Y12_N8
\cpu1|state~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~342_combout\ = (\cpu1|state.mul1_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state.mul1_state~q\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~342_combout\);

-- Location: FF_X10_Y12_N9
\cpu1|state.mul2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~342_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mul2_state~q\);

-- Location: LCCOMB_X10_Y12_N28
\cpu1|state~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~343_combout\ = (\cpu1|state.mul2_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state.mul2_state~q\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~343_combout\);

-- Location: FF_X10_Y12_N29
\cpu1|state.mul3_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~343_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mul3_state~q\);

-- Location: LCCOMB_X10_Y12_N26
\cpu1|state~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~344_combout\ = (\cpu1|state.mul3_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul3_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~344_combout\);

-- Location: FF_X10_Y12_N27
\cpu1|state.mul4_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~344_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mul4_state~q\);

-- Location: LCCOMB_X10_Y12_N16
\cpu1|WideOr87~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr87~1_combout\ = (!\cpu1|state.mul4_state~q\ & (!\cpu1|state.mul5_state~q\ & (!\cpu1|state.mul6_state~q\ & !\cpu1|state.mul7_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul4_state~q\,
	datab => \cpu1|state.mul5_state~q\,
	datac => \cpu1|state.mul6_state~q\,
	datad => \cpu1|state.mul7_state~q\,
	combout => \cpu1|WideOr87~1_combout\);

-- Location: LCCOMB_X8_Y12_N30
\cpu1|Selector279~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector279~2_combout\ = (!\cpu1|Selector281~2_combout\ & ((\cpu1|md~2_combout\ & (\cpu1|pre_code[3]~4_combout\)) # (!\cpu1|md~2_combout\ & ((\cpu1|Selector384~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pre_code[3]~4_combout\,
	datab => \cpu1|md~2_combout\,
	datac => \cpu1|Selector281~2_combout\,
	datad => \cpu1|Selector384~7_combout\,
	combout => \cpu1|Selector279~2_combout\);

-- Location: LCCOMB_X8_Y12_N6
\cpu1|Selector279~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector279~3_combout\ = (\cpu1|Selector279~2_combout\) # ((\cpu1|md\(2) & ((!\cpu1|WideOr87~1_combout\) # (!\cpu1|WideOr87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~0_combout\,
	datab => \cpu1|WideOr87~1_combout\,
	datac => \cpu1|md\(2),
	datad => \cpu1|Selector279~2_combout\,
	combout => \cpu1|Selector279~3_combout\);

-- Location: FF_X8_Y12_N7
\cpu1|md[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector279~3_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(3));

-- Location: LCCOMB_X6_Y12_N24
\cpu1|Mux370~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux370~7_combout\ = (\cpu1|md\(3) & (!\cpu1|md\(0) & (\cpu1|md\(1) & !\cpu1|md\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(3),
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(1),
	datad => \cpu1|md\(2),
	combout => \cpu1|Mux370~7_combout\);

-- Location: LCCOMB_X8_Y10_N24
\cpu1|Selector403~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector403~2_combout\ = (\cpu1|Mux349~7_combout\ & (\cpu1|state.single_op_exec_state~q\ & ((\cpu1|Mux31~0_combout\)))) # (!\cpu1|Mux349~7_combout\ & ((\cpu1|state.exg2_state~q\) # ((\cpu1|state.single_op_exec_state~q\ & \cpu1|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux349~7_combout\,
	datab => \cpu1|state.single_op_exec_state~q\,
	datac => \cpu1|state.exg2_state~q\,
	datad => \cpu1|Mux31~0_combout\,
	combout => \cpu1|Selector403~2_combout\);

-- Location: LCCOMB_X8_Y10_N16
\cpu1|Selector403~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector403~4_combout\ = (\cpu1|Selector403~2_combout\) # ((!\cpu1|Mux370~7_combout\ & ((\cpu1|state.exg1_state~q\) # (\cpu1|state.tfr_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux370~7_combout\,
	datab => \cpu1|Selector403~2_combout\,
	datac => \cpu1|state.exg1_state~q\,
	datad => \cpu1|state.tfr_state~q\,
	combout => \cpu1|Selector403~4_combout\);

-- Location: LCCOMB_X14_Y10_N10
\cpu1|WideOr43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr43~2_combout\ = (!\cpu1|state.puls_cc_state~q\ & (!\cpu1|state.rti_cc_state~q\ & (!\cpu1|state.pulu_cc_state~q\ & !\cpu1|state.lea_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_cc_state~q\,
	datab => \cpu1|state.rti_cc_state~q\,
	datac => \cpu1|state.pulu_cc_state~q\,
	datad => \cpu1|state.lea_state~q\,
	combout => \cpu1|WideOr43~2_combout\);

-- Location: LCCOMB_X10_Y14_N16
\cpu1|WideOr43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr43~3_combout\ = (\cpu1|WideOr43~1_combout\ & (\cpu1|WideOr43~2_combout\ & (!\cpu1|state.single_op_exec_state~q\ & \cpu1|WideOr43~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr43~1_combout\,
	datab => \cpu1|WideOr43~2_combout\,
	datac => \cpu1|state.single_op_exec_state~q\,
	datad => \cpu1|WideOr43~0_combout\,
	combout => \cpu1|WideOr43~3_combout\);

-- Location: LCCOMB_X9_Y14_N10
\cpu1|Selector403~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector403~3_combout\ = (\cpu1|Selector403~4_combout\) # ((\cpu1|WideOr43~3_combout\) # ((\cpu1|Mux1~0_combout\ & \cpu1|state.lea_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector403~4_combout\,
	datab => \cpu1|Mux1~0_combout\,
	datac => \cpu1|state.lea_state~q\,
	datad => \cpu1|WideOr43~3_combout\,
	combout => \cpu1|Selector403~3_combout\);

-- Location: LCCOMB_X9_Y14_N22
\cpu1|Mux577~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux577~0_combout\ = (\cpu1|Mux572~0_combout\ & ((\cpu1|Selector403~3_combout\) # ((\cpu1|state.decode1_state~q\ & !\cpu1|Mux93~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector403~3_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Mux93~5_combout\,
	datad => \cpu1|Mux572~0_combout\,
	combout => \cpu1|Mux577~0_combout\);

-- Location: LCCOMB_X8_Y22_N6
\cpu1|Selector288~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector288~0_combout\ = (\cpu1|Mux577~0_combout\ & ((\cpu1|cc\(2)) # ((\cpu1|cc_ctrl.pull_cc~0_combout\ & \cpuDataIn[2]~30_combout\)))) # (!\cpu1|Mux577~0_combout\ & (\cpu1|cc_ctrl.pull_cc~0_combout\ & (\cpuDataIn[2]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux577~0_combout\,
	datab => \cpu1|cc_ctrl.pull_cc~0_combout\,
	datac => \cpuDataIn[2]~30_combout\,
	datad => \cpu1|cc\(2),
	combout => \cpu1|Selector288~0_combout\);

-- Location: LCCOMB_X5_Y21_N6
\cpu1|Selector389~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~7_combout\ = ((\cpu1|alu_ctrl.alu_abx~0_combout\) # ((\cpu1|alu_ctrl.alu_andcc~0_combout\ & \cpu1|Selector352~6_combout\))) # (!\cpu1|WideOr15~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr15~1_combout\,
	datab => \cpu1|alu_ctrl.alu_abx~0_combout\,
	datac => \cpu1|alu_ctrl.alu_andcc~0_combout\,
	datad => \cpu1|Selector352~6_combout\,
	combout => \cpu1|Selector389~7_combout\);

-- Location: LCCOMB_X5_Y21_N0
\cpu1|Selector389~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~8_combout\ = (\cpu1|Selector389~7_combout\ & ((\cpu1|cc\(2)) # ((!\cpu1|Selector283~0_combout\ & \cpu1|Selector352~6_combout\)))) # (!\cpu1|Selector389~7_combout\ & (!\cpu1|Selector283~0_combout\ & ((\cpu1|Selector352~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector389~7_combout\,
	datab => \cpu1|Selector283~0_combout\,
	datac => \cpu1|cc\(2),
	datad => \cpu1|Selector352~6_combout\,
	combout => \cpu1|Selector389~8_combout\);

-- Location: LCCOMB_X8_Y22_N2
\cpu1|Selector389~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~9_combout\ = (\cpu1|Selector389~8_combout\) # ((\cpu1|WideOr29~4_combout\ & \cpu1|Selector389~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|WideOr29~4_combout\,
	datac => \cpu1|Selector389~8_combout\,
	datad => \cpu1|Selector389~4_combout\,
	combout => \cpu1|Selector389~9_combout\);

-- Location: LCCOMB_X8_Y22_N26
\cpu1|Selector389~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~5_combout\ = (!\cpu1|Selector376~6_combout\ & (!\cpu1|Selector374~9_combout\ & \cpu1|Selector389~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector376~6_combout\,
	datac => \cpu1|Selector374~9_combout\,
	datad => \cpu1|Selector389~4_combout\,
	combout => \cpu1|Selector389~5_combout\);

-- Location: LCCOMB_X7_Y22_N14
\cpu1|Selector389~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~0_combout\ = (!\cpu1|Selector378~9_combout\ & ((\cpu1|alu_ctrl.alu_lea~0_combout\) # ((\cpu1|alu_ctrl.alu_mul~2_combout\) # (!\cpu1|WideOr27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|alu_ctrl.alu_lea~0_combout\,
	datab => \cpu1|alu_ctrl.alu_mul~2_combout\,
	datac => \cpu1|Selector378~9_combout\,
	datad => \cpu1|WideOr27~0_combout\,
	combout => \cpu1|Selector389~0_combout\);

-- Location: LCCOMB_X8_Y22_N20
\cpu1|Selector389~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~1_combout\ = (!\cpu1|Selector379~7_combout\ & (!\cpu1|Selector377~7_combout\ & (!\cpu1|Selector375~8_combout\ & \cpu1|Selector389~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector379~7_combout\,
	datab => \cpu1|Selector377~7_combout\,
	datac => \cpu1|Selector375~8_combout\,
	datad => \cpu1|Selector389~0_combout\,
	combout => \cpu1|Selector389~1_combout\);

-- Location: LCCOMB_X8_Y22_N0
\cpu1|Selector389~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector389~6_combout\ = (!\cpu1|Selector372~9_combout\ & (!\cpu1|Selector373~9_combout\ & (\cpu1|Selector389~5_combout\ & \cpu1|Selector389~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector372~9_combout\,
	datab => \cpu1|Selector373~9_combout\,
	datac => \cpu1|Selector389~5_combout\,
	datad => \cpu1|Selector389~1_combout\,
	combout => \cpu1|Selector389~6_combout\);

-- Location: LCCOMB_X8_Y22_N24
\cpu1|Selector288~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector288~1_combout\ = (\cpu1|Selector288~0_combout\) # ((\cpu1|Mux575~4_combout\ & ((\cpu1|Selector389~9_combout\) # (\cpu1|Selector389~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector288~0_combout\,
	datab => \cpu1|Selector389~9_combout\,
	datac => \cpu1|Mux575~4_combout\,
	datad => \cpu1|Selector389~6_combout\,
	combout => \cpu1|Selector288~1_combout\);

-- Location: FF_X8_Y22_N25
\cpu1|cc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector288~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|cc\(2));

-- Location: LCCOMB_X16_Y19_N6
\cpu1|Selector336~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~3_combout\ = (\cpu1|xreg\(10) & ((\cpu1|Selector624~1_combout\) # ((\cpu1|Selector623~1_combout\ & \cpu1|xreg\(2))))) # (!\cpu1|xreg\(10) & (\cpu1|Selector623~1_combout\ & (\cpu1|xreg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|xreg\(10),
	datab => \cpu1|Selector623~1_combout\,
	datac => \cpu1|xreg\(2),
	datad => \cpu1|Selector624~1_combout\,
	combout => \cpu1|Selector336~3_combout\);

-- Location: LCCOMB_X16_Y18_N26
\cpu1|Selector336~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~1_combout\ = (\cpu1|up\(10) & ((\cpu1|Selector628~1_combout\) # ((\cpu1|up\(2) & \cpu1|Selector627~2_combout\)))) # (!\cpu1|up\(10) & (\cpu1|up\(2) & (\cpu1|Selector627~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(10),
	datab => \cpu1|up\(2),
	datac => \cpu1|Selector627~2_combout\,
	datad => \cpu1|Selector628~1_combout\,
	combout => \cpu1|Selector336~1_combout\);

-- Location: LCCOMB_X14_Y13_N6
\cpu1|Selector336~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~6_combout\ = (\cpu1|accb\(2) & ((\cpu1|state.pshu_accb_state~q\) # ((\cpu1|state.pshs_accb_state~q\) # (\cpu1|Selector622~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_accb_state~q\,
	datab => \cpu1|accb\(2),
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|Selector622~0_combout\,
	combout => \cpu1|Selector336~6_combout\);

-- Location: LCCOMB_X14_Y17_N2
\cpu1|Selector336~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~5_combout\ = (\cpu1|dp\(2) & ((\cpu1|WideOr272~combout\) # ((\cpu1|pc\(2) & \cpu1|WideOr285~combout\)))) # (!\cpu1|dp\(2) & (\cpu1|pc\(2) & ((\cpu1|WideOr285~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|dp\(2),
	datab => \cpu1|pc\(2),
	datac => \cpu1|WideOr272~combout\,
	datad => \cpu1|WideOr285~combout\,
	combout => \cpu1|Selector336~5_combout\);

-- Location: LCCOMB_X15_Y19_N12
\cpu1|Selector336~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~7_combout\ = (\cpu1|Selector336~6_combout\) # ((\cpu1|Selector336~5_combout\) # ((\cpu1|WideOr286~0_combout\ & \cpu1|pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr286~0_combout\,
	datab => \cpu1|pc\(10),
	datac => \cpu1|Selector336~6_combout\,
	datad => \cpu1|Selector336~5_combout\,
	combout => \cpu1|Selector336~7_combout\);

-- Location: LCCOMB_X15_Y19_N18
\cpu1|Selector336~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~4_combout\ = (\cpu1|acca\(2) & ((\cpu1|Selector621~3_combout\) # ((\cpu1|md\(10) & \cpu1|dout_ctrl.md_hi_dout~0_combout\)))) # (!\cpu1|acca\(2) & (\cpu1|md\(10) & ((\cpu1|dout_ctrl.md_hi_dout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|acca\(2),
	datab => \cpu1|md\(10),
	datac => \cpu1|Selector621~3_combout\,
	datad => \cpu1|dout_ctrl.md_hi_dout~0_combout\,
	combout => \cpu1|Selector336~4_combout\);

-- Location: LCCOMB_X15_Y19_N6
\cpu1|Selector336~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~8_combout\ = (\cpu1|Selector336~7_combout\) # ((\cpu1|Selector336~4_combout\) # ((\cpu1|Selector631~2_combout\ & \cpu1|md\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector336~7_combout\,
	datab => \cpu1|Selector631~2_combout\,
	datac => \cpu1|md\(2),
	datad => \cpu1|Selector336~4_combout\,
	combout => \cpu1|Selector336~8_combout\);

-- Location: LCCOMB_X16_Y19_N0
\cpu1|Selector336~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~2_combout\ = (\cpu1|yreg\(10) & ((\cpu1|Selector626~1_combout\) # ((\cpu1|Selector625~1_combout\ & \cpu1|yreg\(2))))) # (!\cpu1|yreg\(10) & (\cpu1|Selector625~1_combout\ & (\cpu1|yreg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(10),
	datab => \cpu1|Selector625~1_combout\,
	datac => \cpu1|yreg\(2),
	datad => \cpu1|Selector626~1_combout\,
	combout => \cpu1|Selector336~2_combout\);

-- Location: LCCOMB_X16_Y19_N4
\cpu1|Selector336~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~9_combout\ = (\cpu1|Selector336~3_combout\) # ((\cpu1|Selector336~1_combout\) # ((\cpu1|Selector336~8_combout\) # (\cpu1|Selector336~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector336~3_combout\,
	datab => \cpu1|Selector336~1_combout\,
	datac => \cpu1|Selector336~8_combout\,
	datad => \cpu1|Selector336~2_combout\,
	combout => \cpu1|Selector336~9_combout\);

-- Location: LCCOMB_X16_Y18_N18
\cpu1|Selector336~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~0_combout\ = (\cpu1|sp\(10) & ((\cpu1|Selector630~2_combout\) # ((\cpu1|sp\(2) & \cpu1|Selector629~1_combout\)))) # (!\cpu1|sp\(10) & (\cpu1|sp\(2) & (\cpu1|Selector629~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(10),
	datab => \cpu1|sp\(2),
	datac => \cpu1|Selector629~1_combout\,
	datad => \cpu1|Selector630~2_combout\,
	combout => \cpu1|Selector336~0_combout\);

-- Location: LCCOMB_X16_Y19_N14
\cpu1|Selector336~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector336~10_combout\ = (\cpu1|Selector336~9_combout\) # ((\cpu1|Selector336~0_combout\) # ((!\cpu1|WideOr267~combout\ & \cpu1|cc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr267~combout\,
	datab => \cpu1|cc\(2),
	datac => \cpu1|Selector336~9_combout\,
	datad => \cpu1|Selector336~0_combout\,
	combout => \cpu1|Selector336~10_combout\);

-- Location: FF_X17_Y16_N23
\gpio1|reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg\(2));

-- Location: LCCOMB_X27_Y22_N16
\io1|kbBuffer~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~113_combout\ = (\io1|ps2ConvertedByte\(2)) # (\io1|kbd_ctl~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2ConvertedByte\(2),
	datac => \io1|kbd_ctl~10_combout\,
	combout => \io1|kbBuffer~113_combout\);

-- Location: FF_X26_Y22_N31
\io1|kbBuffer~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~113_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~13_q\);

-- Location: LCCOMB_X26_Y22_N28
\io1|kbBuffer~20feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~20feeder_combout\ = \io1|kbBuffer~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~113_combout\,
	combout => \io1|kbBuffer~20feeder_combout\);

-- Location: FF_X26_Y22_N29
\io1|kbBuffer~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~20feeder_combout\,
	ena => \io1|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~20_q\);

-- Location: LCCOMB_X26_Y22_N30
\io1|kbBuffer~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~84_combout\ = (\io1|kbReadPointer\(1) & (\io1|kbReadPointer\(0))) # (!\io1|kbReadPointer\(1) & ((\io1|kbReadPointer\(0) & ((\io1|kbBuffer~20_q\))) # (!\io1|kbReadPointer\(0) & (\io1|kbBuffer~13_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbReadPointer\(0),
	datac => \io1|kbBuffer~13_q\,
	datad => \io1|kbBuffer~20_q\,
	combout => \io1|kbBuffer~84_combout\);

-- Location: LCCOMB_X26_Y24_N26
\io1|kbBuffer~27feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~27feeder_combout\ = \io1|kbBuffer~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~113_combout\,
	combout => \io1|kbBuffer~27feeder_combout\);

-- Location: FF_X26_Y24_N27
\io1|kbBuffer~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~27feeder_combout\,
	ena => \io1|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~27_q\);

-- Location: FF_X27_Y22_N17
\io1|kbBuffer~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~113_combout\,
	ena => \io1|kbBuffer~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~34_q\);

-- Location: LCCOMB_X26_Y22_N20
\io1|kbBuffer~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~85_combout\ = (\io1|kbBuffer~84_combout\ & (((\io1|kbBuffer~34_q\) # (!\io1|kbReadPointer\(1))))) # (!\io1|kbBuffer~84_combout\ & (\io1|kbBuffer~27_q\ & (\io1|kbReadPointer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~84_combout\,
	datab => \io1|kbBuffer~27_q\,
	datac => \io1|kbReadPointer\(1),
	datad => \io1|kbBuffer~34_q\,
	combout => \io1|kbBuffer~85_combout\);

-- Location: FF_X26_Y21_N17
\io1|kbBuffer~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~113_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~41_q\);

-- Location: LCCOMB_X26_Y21_N6
\io1|kbBuffer~55feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~55feeder_combout\ = \io1|kbBuffer~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~113_combout\,
	combout => \io1|kbBuffer~55feeder_combout\);

-- Location: FF_X26_Y21_N7
\io1|kbBuffer~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~55feeder_combout\,
	ena => \io1|kbBuffer~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~55_q\);

-- Location: LCCOMB_X26_Y21_N16
\io1|kbBuffer~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~82_combout\ = (\io1|kbReadPointer\(0) & (\io1|kbReadPointer\(1))) # (!\io1|kbReadPointer\(0) & ((\io1|kbReadPointer\(1) & ((\io1|kbBuffer~55_q\))) # (!\io1|kbReadPointer\(1) & (\io1|kbBuffer~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(0),
	datab => \io1|kbReadPointer\(1),
	datac => \io1|kbBuffer~41_q\,
	datad => \io1|kbBuffer~55_q\,
	combout => \io1|kbBuffer~82_combout\);

-- Location: LCCOMB_X27_Y21_N26
\io1|kbBuffer~48feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~48feeder_combout\ = \io1|kbBuffer~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~113_combout\,
	combout => \io1|kbBuffer~48feeder_combout\);

-- Location: FF_X27_Y21_N27
\io1|kbBuffer~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~48feeder_combout\,
	ena => \io1|kbBuffer~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~48_q\);

-- Location: LCCOMB_X27_Y21_N16
\io1|kbBuffer~62feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~62feeder_combout\ = \io1|kbBuffer~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~113_combout\,
	combout => \io1|kbBuffer~62feeder_combout\);

-- Location: FF_X27_Y21_N17
\io1|kbBuffer~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~62feeder_combout\,
	ena => \io1|kbBuffer~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~62_q\);

-- Location: LCCOMB_X27_Y21_N6
\io1|kbBuffer~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~83_combout\ = (\io1|kbBuffer~82_combout\ & (((\io1|kbBuffer~62_q\)) # (!\io1|kbReadPointer\(0)))) # (!\io1|kbBuffer~82_combout\ & (\io1|kbReadPointer\(0) & (\io1|kbBuffer~48_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~82_combout\,
	datab => \io1|kbReadPointer\(0),
	datac => \io1|kbBuffer~48_q\,
	datad => \io1|kbBuffer~62_q\,
	combout => \io1|kbBuffer~83_combout\);

-- Location: LCCOMB_X26_Y20_N20
\io1|dataOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dataOut~2_combout\ = (\cpu1|Selector330~2_combout\ & ((\io1|kbReadPointer\(2) & ((\io1|kbBuffer~83_combout\))) # (!\io1|kbReadPointer\(2) & (\io1|kbBuffer~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(2),
	datab => \cpu1|Selector330~2_combout\,
	datac => \io1|kbBuffer~85_combout\,
	datad => \io1|kbBuffer~83_combout\,
	combout => \io1|dataOut~2_combout\);

-- Location: FF_X26_Y20_N21
\io1|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|dataOut~2_combout\,
	ena => \io1|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(2));

-- Location: LCCOMB_X23_Y21_N0
\io2|rxBuffer~16feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBuffer~16feeder_combout\ = \io2|rxCurrentByteBuffer\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxCurrentByteBuffer\(2),
	combout => \io2|rxBuffer~16feeder_combout\);

-- Location: FF_X23_Y21_N1
\io2|rxBuffer~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxBuffer~16feeder_combout\,
	ena => \io2|rxBuffer~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBuffer~16_q\);

-- Location: LCCOMB_X24_Y21_N8
\io2|dataOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|dataOut~4_combout\ = (\cpu1|Selector330~2_combout\ & ((\io2|rxBuffer~13_q\ & (\io2|rxBuffer_rtl_0|auto_generated|ram_block1a2\)) # (!\io2|rxBuffer~13_q\ & ((\io2|rxBuffer~16_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a2\,
	datab => \cpu1|Selector330~2_combout\,
	datac => \io2|rxBuffer~16_q\,
	datad => \io2|rxBuffer~13_q\,
	combout => \io2|dataOut~4_combout\);

-- Location: FF_X24_Y21_N9
\io2|dataOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|dataOut~4_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(2));

-- Location: LCCOMB_X21_Y17_N18
\cpuDataIn[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~12_combout\ = (\n_interface1CS~0_combout\) # ((!\cpu1|Selector330~2_combout\ & (\Equal5~1_combout\ & !\n_interface2CS~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \Equal5~1_combout\,
	datac => \n_interface1CS~0_combout\,
	datad => \n_interface2CS~0_combout\,
	combout => \cpuDataIn[2]~12_combout\);

-- Location: IOIBUF_X0_Y27_N15
\sramData[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(2),
	o => \sramData[2]~input_o\);

-- Location: LCCOMB_X21_Y17_N20
\cpuDataIn[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~13_combout\ = (\Equal6~0_combout\) # ((\Equal5~0_combout\ & (\cpu1|Selector328~2_combout\ & \cpu1|Selector329~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal5~0_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \Equal6~0_combout\,
	datad => \cpu1|Selector329~3_combout\,
	combout => \cpuDataIn[2]~13_combout\);

-- Location: M9K_X13_Y19_N0
\rom1|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFFFF6EFFE9FF86760000016BCF4E259EE6BB88A22CCEB36B8A88ABF84A9EAFC14144110DD7C25D3D9922AA7B9EE48ACFA2AAB118A488AD88B10A2402DD9C6BDE531A6B0D354144E827D44914E895505315553D76892853055D656B2982B6B1114E198966B45153786AA62B97A1AE228808889BAC82C6338ABAB888840800A8B0227FBAF8BBAD4BEC8882A2C8CAF8AB32223222AC741430656B411867DCBAFC38ADA19600E2F2431402B2289A17164452A2D92AA32132B4D05916551E868E21A86A3A8E218B2C99B2AA564165916557D164D336555DA9AAED4541A0EEB248B2ABD68B2688B2AA2D1DD6ED1DD6FD1C4475104454F921705D670484155E7A22B8A",
	mem_init2 => X"A098260AAC330C56440D110C5F4DEB888BA2B6B5C445D15EA774349103444C03591034440C5E5D569888BA2BAB70C12440D11031795BCC03591034440C5E5AF491035EBC30435450D63A8D66688AA1E7FA1ECF22510888A9BECF22510822ADF66111535B3022ADE90BFFFFFFFE95556555524A2AF68AB2A880ABA80A9A2CA0000028754005222A8088AAAAAA840A5F031D6F6806C8EF91D4741CC514051515113550455C8ABFCF2222AF4D5C15045FD544596597DF50111BDEA57D17082208B9E1054116ED044117341D6202A56C595269870F8BA6A2E2A0822A26D5254AFAAC1227A1222DEC5955495515A7455A6AA2228BAC40A88B5A8A2B28004AED9AEA2A",
	mem_init1 => X"2BCEBEB2A24B007228B8E77495715598911157F992A8B8A4B042AFB49121451505CFAB22AA08A208BAFBE922CDF452248244D81741872415145DB445FAD5455768ABBF107FD1555870303596EC995FD35515CBE0B359C8EC6523B30DF5A6D78CAA3195A76AF928ECD5A5DCDD6172D04567254D0DB174E8AA822D7E02A6203AF6A8880AC5151117F975544B0965411D150955404445675145101505444041445168D40553D4015B945405424761208AA2832FB55415DAA2A4D056D55548C0A2A2CA2A00AD14055228B2882FB5178A2D4417E5142AA8A0000BFE88208200AEDAA2202AAA28E802EF8A200BBE4140A82EFD05C0E03A8F01C1751C179B2FA87A0F6F",
	mem_init0 => X"BE9CE4A9C3BA7749E39D6F2EF069E67EF255D66ABD9BC9DAFEDE6D75776CB6AE62BAAE628BBBB4B57BB9B6D597B4ADFDDB5B336ADDB3BB6CD2B36BAE55B39705BEB9759D2539829CF6D6F658AAEABAB16D6EDEDD23EEACECD3D7CF24F6B882AC77798A1BD05403A3AA1DDD57D59912B1E644A87559D97C643F5765FF24F65451117F92417672BB9B4DA96B650A3FF9E6FEA7D0BB7D86F24F0782399E1F60F3A33F1D30AD1377811CE223E61C34F90E94F9874A7B077E105BEDC22C76E39FB44F240220802E12EC8248215C106F10108688427A2749FD13FA0E84B80F84B84F81F93E85022F9C4215FC177CBE51D63A0F9DAF7AC5EA59CBAABB5779D5FA8DABD0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/6809/CAMELFORTH_2KRAM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "M6809_CAMELFORTH_ROM:rom1|altsyncram:altsyncram_component|altsyncram_urr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y15_N24
\sd1|dout[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|dout[2]~2_combout\ = (\sd1|sd_read_flag~0_combout\ & ((\sd1|recv_data\(2)))) # (!\sd1|sd_read_flag~0_combout\ & (\sd1|dout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_read_flag~0_combout\,
	datac => \sd1|dout\(2),
	datad => \sd1|recv_data\(2),
	combout => \sd1|dout[2]~2_combout\);

-- Location: LCCOMB_X24_Y15_N4
\sd1|Selector142~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector142~0_combout\ = (!\sd1|state.idle~q\ & \sd1|dout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.idle~q\,
	datad => \sd1|dout\(2),
	combout => \sd1|Selector142~0_combout\);

-- Location: FF_X24_Y15_N25
\sd1|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|dout[2]~2_combout\,
	asdata => \sd1|Selector142~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(2));

-- Location: LCCOMB_X20_Y17_N24
\cpuDataIn[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~20_combout\ = (\Equal5~1_combout\) # ((!\Equal6~0_combout\ & \n_basRomCS~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal6~0_combout\,
	datab => \n_basRomCS~1_combout\,
	datad => \Equal5~1_combout\,
	combout => \cpuDataIn[2]~20_combout\);

-- Location: LCCOMB_X23_Y15_N10
\gpio1|reg_ddr2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_ddr2[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector336~10_combout\,
	combout => \gpio1|reg_ddr2[2]~feeder_combout\);

-- Location: FF_X23_Y15_N11
\gpio1|reg_ddr2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_ddr2[2]~feeder_combout\,
	clrn => \n_reset~input_o\,
	ena => \gpio1|reg_ddr2[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr2\(2));

-- Location: IOIBUF_X26_Y0_N8
\gpio2[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio2(2),
	o => \gpio2[2]~input_o\);

-- Location: LCCOMB_X23_Y15_N6
\gpio1|reg_dat2_d[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[2]~4_combout\ = (!\gpio1|reg_ddr2\(2) & ((\gpio1|proc_dat2~0_combout\ & (\cpu1|Selector336~10_combout\)) # (!\gpio1|proc_dat2~0_combout\ & ((\gpio1|reg_dat2\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector336~10_combout\,
	datab => \gpio1|reg_dat2\(2),
	datac => \gpio1|proc_dat2~0_combout\,
	datad => \gpio1|reg_ddr2\(2),
	combout => \gpio1|reg_dat2_d[2]~4_combout\);

-- Location: LCCOMB_X23_Y15_N12
\gpio1|reg_dat2_d[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[2]~5_combout\ = (\gpio1|reg_dat2_d[2]~4_combout\) # ((\gpio1|reg_ddr2\(2) & \gpio2[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr2\(2),
	datac => \gpio2[2]~input_o\,
	datad => \gpio1|reg_dat2_d[2]~4_combout\,
	combout => \gpio1|reg_dat2_d[2]~5_combout\);

-- Location: FF_X23_Y15_N13
\gpio1|reg_dat2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat2_d[2]~5_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat2\(2));

-- Location: LCCOMB_X19_Y16_N20
\cpuDataIn[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~15_combout\ = (\gpio1|Equal2~0_combout\ & \cpu1|Selector330~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gpio1|Equal2~0_combout\,
	datad => \cpu1|Selector330~2_combout\,
	combout => \cpuDataIn[2]~15_combout\);

-- Location: FF_X22_Y16_N7
\gpio1|reg_ddr0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg_ddr0[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr0\(2));

-- Location: LCCOMB_X22_Y16_N14
\gpio1|reg_dat0_d[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat0_d[2]~4_combout\ = (!\gpio1|reg_ddr0\(2) & ((\gpio1|proc_dat0~0_combout\ & (\cpu1|Selector336~10_combout\)) # (!\gpio1|proc_dat0~0_combout\ & ((\gpio1|reg_dat0\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr0\(2),
	datab => \cpu1|Selector336~10_combout\,
	datac => \gpio1|proc_dat0~0_combout\,
	datad => \gpio1|reg_dat0\(2),
	combout => \gpio1|reg_dat0_d[2]~4_combout\);

-- Location: IOIBUF_X35_Y0_N15
\gpio0[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio0(2),
	o => \gpio0[2]~input_o\);

-- Location: LCCOMB_X22_Y16_N0
\gpio1|reg_dat0_d[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat0_d[2]~5_combout\ = (\gpio1|reg_dat0_d[2]~4_combout\) # ((\gpio1|reg_ddr0\(2) & \gpio0[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr0\(2),
	datac => \gpio1|reg_dat0_d[2]~4_combout\,
	datad => \gpio0[2]~input_o\,
	combout => \gpio1|reg_dat0_d[2]~5_combout\);

-- Location: FF_X22_Y16_N1
\gpio1|reg_dat0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat0_d[2]~5_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat0\(2));

-- Location: LCCOMB_X22_Y16_N12
\cpuDataIn[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~16_combout\ = (\cpu1|Selector330~2_combout\ & (!\gpio1|reg\(0) & ((\gpio1|Equal2~0_combout\) # (\gpio1|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal2~0_combout\,
	datab => \gpio1|Equal0~1_combout\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \gpio1|reg\(0),
	combout => \cpuDataIn[2]~16_combout\);

-- Location: LCCOMB_X22_Y16_N6
\cpuDataIn[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~25_combout\ = (\cpuDataIn[2]~15_combout\ & ((\cpuDataIn[2]~16_combout\ & (\gpio1|reg_dat0\(2))) # (!\cpuDataIn[2]~16_combout\ & ((\gpio1|reg_ddr0\(2)))))) # (!\cpuDataIn[2]~15_combout\ & (((\cpuDataIn[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[2]~15_combout\,
	datab => \gpio1|reg_dat0\(2),
	datac => \gpio1|reg_ddr0\(2),
	datad => \cpuDataIn[2]~16_combout\,
	combout => \cpuDataIn[2]~25_combout\);

-- Location: LCCOMB_X23_Y16_N24
\cpuDataIn[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~14_combout\ = ((\gpio1|Equal2~0_combout\) # (!\cpu1|Selector330~2_combout\)) # (!\gpio1|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|Equal0~1_combout\,
	datab => \gpio1|Equal2~0_combout\,
	datad => \cpu1|Selector330~2_combout\,
	combout => \cpuDataIn[2]~14_combout\);

-- Location: LCCOMB_X23_Y15_N2
\cpuDataIn[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~26_combout\ = (\cpuDataIn[2]~25_combout\ & (((\gpio1|reg_dat2\(2)) # (\cpuDataIn[2]~14_combout\)))) # (!\cpuDataIn[2]~25_combout\ & (\gpio1|reg_ddr2\(2) & ((!\cpuDataIn[2]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr2\(2),
	datab => \gpio1|reg_dat2\(2),
	datac => \cpuDataIn[2]~25_combout\,
	datad => \cpuDataIn[2]~14_combout\,
	combout => \cpuDataIn[2]~26_combout\);

-- Location: LCCOMB_X21_Y17_N2
\cpuDataIn[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~19_combout\ = (\Equal5~1_combout\) # ((\Equal6~0_combout\ & \sd1|Equal5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal5~1_combout\,
	datac => \Equal6~0_combout\,
	datad => \sd1|Equal5~0_combout\,
	combout => \cpuDataIn[2]~19_combout\);

-- Location: LCCOMB_X21_Y17_N12
\cpuDataIn[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~27_combout\ = (\cpuDataIn[2]~20_combout\ & (((\cpuDataIn[2]~26_combout\) # (!\cpuDataIn[2]~19_combout\)))) # (!\cpuDataIn[2]~20_combout\ & (\sd1|dout\(2) & ((\cpuDataIn[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|dout\(2),
	datab => \cpuDataIn[2]~20_combout\,
	datac => \cpuDataIn[2]~26_combout\,
	datad => \cpuDataIn[2]~19_combout\,
	combout => \cpuDataIn[2]~27_combout\);

-- Location: LCCOMB_X21_Y17_N22
\cpuDataIn[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~28_combout\ = (\cpuDataIn[2]~13_combout\ & (((\cpuDataIn[2]~27_combout\)))) # (!\cpuDataIn[2]~13_combout\ & ((\cpuDataIn[2]~27_combout\ & ((\rom1|altsyncram_component|auto_generated|q_a\(2)))) # (!\cpuDataIn[2]~27_combout\ & 
-- (\sramData[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sramData[2]~input_o\,
	datab => \cpuDataIn[2]~13_combout\,
	datac => \rom1|altsyncram_component|auto_generated|q_a\(2),
	datad => \cpuDataIn[2]~27_combout\,
	combout => \cpuDataIn[2]~28_combout\);

-- Location: LCCOMB_X21_Y17_N28
\cpuDataIn[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~11_combout\ = (\n_interface1CS~0_combout\) # (\n_interface2CS~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_interface1CS~0_combout\,
	datad => \n_interface2CS~0_combout\,
	combout => \cpuDataIn[2]~11_combout\);

-- Location: LCCOMB_X21_Y17_N8
\cpuDataIn[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~29_combout\ = (\cpuDataIn[2]~12_combout\ & (((\cpuDataIn[2]~11_combout\)))) # (!\cpuDataIn[2]~12_combout\ & ((\cpuDataIn[2]~11_combout\ & (\io2|dataOut\(2))) # (!\cpuDataIn[2]~11_combout\ & ((\cpuDataIn[2]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|dataOut\(2),
	datab => \cpuDataIn[2]~12_combout\,
	datac => \cpuDataIn[2]~28_combout\,
	datad => \cpuDataIn[2]~11_combout\,
	combout => \cpuDataIn[2]~29_combout\);

-- Location: LCCOMB_X21_Y17_N30
\cpuDataIn[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[2]~30_combout\ = (\cpuDataIn[2]~29_combout\ & (((\io1|dataOut\(2)) # (!\cpuDataIn[2]~12_combout\)))) # (!\cpuDataIn[2]~29_combout\ & (\gpio1|reg\(2) & ((\cpuDataIn[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg\(2),
	datab => \io1|dataOut\(2),
	datac => \cpuDataIn[2]~29_combout\,
	datad => \cpuDataIn[2]~12_combout\,
	combout => \cpuDataIn[2]~30_combout\);

-- Location: LCCOMB_X10_Y11_N24
\cpu1|Selector304~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector304~0_combout\ = (\cpu1|Selector401~0_combout\ & ((\cpu1|op_code\(2)) # ((\cpu1|Selector400~0_combout\ & \cpuDataIn[2]~30_combout\)))) # (!\cpu1|Selector401~0_combout\ & (\cpu1|Selector400~0_combout\ & ((\cpuDataIn[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector401~0_combout\,
	datab => \cpu1|Selector400~0_combout\,
	datac => \cpu1|op_code\(2),
	datad => \cpuDataIn[2]~30_combout\,
	combout => \cpu1|Selector304~0_combout\);

-- Location: FF_X10_Y11_N25
\cpu1|op_code[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector304~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|op_code\(2));

-- Location: LCCOMB_X9_Y11_N16
\cpu1|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~2_combout\ = (!\cpu1|op_code\(1) & (\cpu1|op_code\(0) & (\cpu1|op_code\(3) & \cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(3),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~2_combout\);

-- Location: LCCOMB_X11_Y14_N30
\cpu1|state~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~335_combout\ = (\cpu1|Mux28~2_combout\ & (\cpu1|alu_ctrl.alu_abx~1_combout\ & (!\cpu1|state~312_combout\ & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~2_combout\,
	datab => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datac => \cpu1|state~312_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~335_combout\);

-- Location: FF_X11_Y14_N31
\cpu1|state.mul_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~335_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mul_state~q\);

-- Location: LCCOMB_X8_Y12_N0
\cpu1|Selector282~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector282~0_combout\ = (\cpu1|md\(0) & ((\cpu1|Selector424~0_combout\) # ((\cpu1|md~2_combout\ & \cpuDataIn[0]~24_combout\)))) # (!\cpu1|md\(0) & (\cpu1|md~2_combout\ & ((\cpuDataIn[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datab => \cpu1|md~2_combout\,
	datac => \cpu1|Selector424~0_combout\,
	datad => \cpuDataIn[0]~24_combout\,
	combout => \cpu1|Selector282~0_combout\);

-- Location: LCCOMB_X8_Y12_N2
\cpu1|Selector282~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector282~1_combout\ = (\cpu1|Selector282~0_combout\) # ((\cpu1|Selector387~11_combout\ & ((\cpu1|state.mul_state~q\) # (\cpu1|Selector425~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul_state~q\,
	datab => \cpu1|Selector387~11_combout\,
	datac => \cpu1|Selector425~0_combout\,
	datad => \cpu1|Selector282~0_combout\,
	combout => \cpu1|Selector282~1_combout\);

-- Location: FF_X8_Y12_N3
\cpu1|md[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector282~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(0));

-- Location: LCCOMB_X6_Y10_N4
\cpu1|state~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~393_combout\ = (\cpu1|md\(0) & (!\cpu1|md\(2) & \cpu1|state~361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|md\(0),
	datac => \cpu1|md\(2),
	datad => \cpu1|state~361_combout\,
	combout => \cpu1|state~393_combout\);

-- Location: FF_X6_Y10_N5
\cpu1|state.index16_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~393_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.index16_state~q\);

-- Location: LCCOMB_X10_Y10_N22
\cpu1|state~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~363_combout\ = (\cpu1|state.index16_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.index16_state~q\,
	combout => \cpu1|state~363_combout\);

-- Location: FF_X10_Y10_N23
\cpu1|state.index16_2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~363_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.index16_2_state~q\);

-- Location: LCCOMB_X10_Y10_N20
\cpu1|state~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~311_combout\ = (!\cpu1|state.index16_2_state~q\ & (!\cpu1|state.index8_state~q\ & (!\cpu1|state.pcrel8_state~q\ & !\cpu1|state.pcrel16_2_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.index16_2_state~q\,
	datab => \cpu1|state.index8_state~q\,
	datac => \cpu1|state.pcrel8_state~q\,
	datad => \cpu1|state.pcrel16_2_state~q\,
	combout => \cpu1|state~311_combout\);

-- Location: LCCOMB_X10_Y10_N14
\cpu1|WideOr82~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr82~1_combout\ = (!\cpu1|state.indirect3_state~q\ & (\cpu1|state~311_combout\ & !\cpu1|state.indexaddr2_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indirect3_state~q\,
	datab => \cpu1|state~311_combout\,
	datad => \cpu1|state.indexaddr2_state~q\,
	combout => \cpu1|WideOr82~1_combout\);

-- Location: LCCOMB_X11_Y10_N12
\cpu1|WideOr82~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr82~2_combout\ = (\cpu1|WideOr82~1_combout\ & (!\cpu1|state.exg_state~q\ & (!\cpu1|state.mulea_state~q\ & \cpu1|WideOr82~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr82~1_combout\,
	datab => \cpu1|state.exg_state~q\,
	datac => \cpu1|state.mulea_state~q\,
	datad => \cpu1|WideOr82~0_combout\,
	combout => \cpu1|WideOr82~2_combout\);

-- Location: LCCOMB_X11_Y10_N22
\cpu1|Selector185~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector185~0_combout\ = ((\cpu1|Selector580~0_combout\) # ((!\cpu1|state.extended_state~q\ & \cpu1|WideOr87~3_combout\))) # (!\cpu1|WideOr82~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr82~2_combout\,
	datab => \cpu1|Selector580~0_combout\,
	datac => \cpu1|state.extended_state~q\,
	datad => \cpu1|WideOr87~3_combout\,
	combout => \cpu1|Selector185~0_combout\);

-- Location: LCCOMB_X9_Y14_N28
\cpu1|Selector180~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector180~0_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector382~7_combout\) # ((!\cpu1|Selector185~0_combout\ & \cpu1|pre_code[5]~2_combout\)))) # (!\cpu1|Selector423~0_combout\ & (!\cpu1|Selector185~0_combout\ & 
-- ((\cpu1|pre_code[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector185~0_combout\,
	datac => \cpu1|Selector382~7_combout\,
	datad => \cpu1|pre_code[5]~2_combout\,
	combout => \cpu1|Selector180~0_combout\);

-- Location: FF_X9_Y14_N29
\cpu1|ea[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector180~0_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(5));

-- Location: LCCOMB_X15_Y10_N22
\cpu1|Selector577~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector577~2_combout\ = (\cpu1|state.pulu_iyl_state~q\) # ((!\cpu1|ea\(5) & \cpu1|Selector579~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(5),
	datac => \cpu1|Selector579~2_combout\,
	datad => \cpu1|state.pulu_iyl_state~q\,
	combout => \cpu1|Selector577~2_combout\);

-- Location: LCCOMB_X12_Y14_N10
\cpu1|Selector579~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector579~4_combout\ = (\cpu1|ea\(7) & ((\cpu1|state.pulu_spl_state~q\) # ((\cpu1|Selector577~2_combout\ & !\cpu1|ea\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector577~2_combout\,
	datab => \cpu1|ea\(6),
	datac => \cpu1|state.pulu_spl_state~q\,
	datad => \cpu1|ea\(7),
	combout => \cpu1|Selector579~4_combout\);

-- Location: FF_X12_Y14_N11
\cpu1|state.pulu_pch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector579~4_combout\,
	clrn => \n_reset~input_o\,
	sclr => \cpu1|state~312_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_pch_state~q\);

-- Location: LCCOMB_X12_Y14_N0
\cpu1|WideOr76~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr76~1_combout\ = (!\cpu1|state.pulu_pch_state~q\ & (!\cpu1|state.puls_pch_state~q\ & (!\cpu1|state.pull_return_hi_state~q\ & !\cpu1|state.rti_pch_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_pch_state~q\,
	datab => \cpu1|state.puls_pch_state~q\,
	datac => \cpu1|state.pull_return_hi_state~q\,
	datad => \cpu1|state.rti_pch_state~q\,
	combout => \cpu1|WideOr76~1_combout\);

-- Location: LCCOMB_X16_Y17_N26
\cpu1|Selector161~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector161~5_combout\ = (\cpu1|Selector421~2_combout\) # ((\cpu1|WideOr76~1_combout\ & (!\cpu1|state.vect_hi_state~q\ & !\cpu1|Selector420~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr76~1_combout\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|Selector421~2_combout\,
	datad => \cpu1|Selector420~2_combout\,
	combout => \cpu1|Selector161~5_combout\);

-- Location: LCCOMB_X16_Y20_N30
\cpu1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Add0~30_combout\ = \cpu1|Add0~29\ $ (\cpu1|pc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|pc\(15),
	cin => \cpu1|Add0~29\,
	combout => \cpu1|Add0~30_combout\);

-- Location: LCCOMB_X16_Y17_N16
\cpu1|Selector154~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector154~3_combout\ = (\cpu1|WideOr76~1_combout\ & ((\cpu1|state.vect_hi_state~q\ & ((\cpu1|pre_code[7]~0_combout\))) # (!\cpu1|state.vect_hi_state~q\ & (\cpu1|Selector372~9_combout\)))) # (!\cpu1|WideOr76~1_combout\ & 
-- (((\cpu1|pre_code[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr76~1_combout\,
	datab => \cpu1|state.vect_hi_state~q\,
	datac => \cpu1|Selector372~9_combout\,
	datad => \cpu1|pre_code[7]~0_combout\,
	combout => \cpu1|Selector154~3_combout\);

-- Location: LCCOMB_X16_Y17_N4
\cpu1|Selector154~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector154~2_combout\ = (\cpu1|Selector161~5_combout\ & (\cpu1|Add0~30_combout\ & (\cpu1|Selector421~2_combout\))) # (!\cpu1|Selector161~5_combout\ & ((\cpu1|Selector154~3_combout\) # ((\cpu1|Add0~30_combout\ & \cpu1|Selector421~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector161~5_combout\,
	datab => \cpu1|Add0~30_combout\,
	datac => \cpu1|Selector421~2_combout\,
	datad => \cpu1|Selector154~3_combout\,
	combout => \cpu1|Selector154~2_combout\);

-- Location: FF_X16_Y17_N5
\cpu1|pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector154~2_combout\,
	ena => \cpu1|pc[8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|pc\(15));

-- Location: LCCOMB_X15_Y14_N24
\cpu1|Selector315~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector315~3_combout\ = (\cpu1|Selector316~6_combout\ & (((\cpu1|Selector316~0_combout\)))) # (!\cpu1|Selector316~6_combout\ & ((\cpu1|Selector316~0_combout\ & (\cpu1|up\(15))) # (!\cpu1|Selector316~0_combout\ & ((\cpu1|sp\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(15),
	datab => \cpu1|sp\(15),
	datac => \cpu1|Selector316~6_combout\,
	datad => \cpu1|Selector316~0_combout\,
	combout => \cpu1|Selector315~3_combout\);

-- Location: LCCOMB_X15_Y14_N26
\cpu1|Selector315~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector315~4_combout\ = (\cpu1|Selector316~6_combout\ & ((\cpu1|Selector315~3_combout\ & ((\cpu1|ea\(15)))) # (!\cpu1|Selector315~3_combout\ & (\cpu1|pc\(15))))) # (!\cpu1|Selector316~6_combout\ & (((\cpu1|Selector315~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(15),
	datab => \cpu1|ea\(15),
	datac => \cpu1|Selector316~6_combout\,
	datad => \cpu1|Selector315~3_combout\,
	combout => \cpu1|Selector315~4_combout\);

-- Location: LCCOMB_X15_Y17_N12
\n_basRomCS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n_basRomCS~0_combout\ = (\cpu1|WideOr6~combout\) # ((\cpu1|Selector315~4_combout\ & (\cpu1|Selector317~4_combout\ & \cpu1|Selector316~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~4_combout\,
	datab => \cpu1|Selector317~4_combout\,
	datac => \cpu1|WideOr6~combout\,
	datad => \cpu1|Selector316~5_combout\,
	combout => \n_basRomCS~0_combout\);

-- Location: LCCOMB_X15_Y17_N30
\Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal5~0_combout\ = (\n_basRomCS~0_combout\ & (!\cpu1|Selector327~2_combout\ & (\Equal3~1_combout\ & \mm1|amap~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \n_basRomCS~0_combout\,
	datab => \cpu1|Selector327~2_combout\,
	datac => \Equal3~1_combout\,
	datad => \mm1|amap~1_combout\,
	combout => \Equal5~0_combout\);

-- Location: LCCOMB_X19_Y20_N26
\Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~2_combout\ = (\Equal5~0_combout\ & (!\cpu1|Selector328~2_combout\ & !\cpu1|Selector329~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal5~0_combout\,
	datac => \cpu1|Selector328~2_combout\,
	datad => \cpu1|Selector329~3_combout\,
	combout => \Equal3~2_combout\);

-- Location: LCCOMB_X19_Y20_N8
\n_interface2CS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \n_interface2CS~0_combout\ = (\vduffd0~input_o\ & ((\Equal4~0_combout\))) # (!\vduffd0~input_o\ & (\Equal3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vduffd0~input_o\,
	datac => \Equal3~2_combout\,
	datad => \Equal4~0_combout\,
	combout => \n_interface2CS~0_combout\);

-- Location: LCCOMB_X20_Y17_N12
n_RD_uart : cycloneive_lcell_comb
-- Equation(s):
-- \n_RD_uart~combout\ = LCELL((\n_interface2CS~0_combout\ & !\n_RD~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \n_interface2CS~0_combout\,
	datad => \n_RD~q\,
	combout => \n_RD_uart~combout\);

-- Location: CLKCTRL_G12
\n_RD_uart~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \n_RD_uart~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \n_RD_uart~clkctrl_outclk\);

-- Location: LCCOMB_X23_Y21_N14
\io2|rxBuffer~14feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|rxBuffer~14feeder_combout\ = \io2|rxCurrentByteBuffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io2|rxCurrentByteBuffer\(0),
	combout => \io2|rxBuffer~14feeder_combout\);

-- Location: FF_X23_Y21_N15
\io2|rxBuffer~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|rxBuffer~14feeder_combout\,
	ena => \io2|rxBuffer~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|rxBuffer~14_q\);

-- Location: LCCOMB_X24_Y21_N10
\io2|dataOut[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|dataOut[0]~1_combout\ = (\io2|rxBuffer~13_q\ & ((\io2|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\io2|rxBuffer~13_q\ & (\io2|rxBuffer~14_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxBuffer~14_q\,
	datab => \io2|rxBuffer~13_q\,
	datad => \io2|rxBuffer_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \io2|dataOut[0]~1_combout\);

-- Location: LCCOMB_X23_Y23_N2
\io2|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Equal0~3_combout\ = ((!\io2|Equal0~1_combout\) # (!\io2|Equal0~2_combout\)) # (!\io2|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal0~0_combout\,
	datac => \io2|Equal0~2_combout\,
	datad => \io2|Equal0~1_combout\,
	combout => \io2|Equal0~3_combout\);

-- Location: FF_X24_Y21_N11
\io2|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_uart~clkctrl_outclk\,
	d => \io2|dataOut[0]~1_combout\,
	asdata => \io2|Equal0~3_combout\,
	sload => \cpu1|ALT_INV_Selector330~2_combout\,
	ena => \io2|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|dataOut\(0));

-- Location: LCCOMB_X27_Y22_N28
\io1|kbBuffer~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~112_combout\ = (\io1|kbd_ctl~10_combout\) # (\io1|ps2ConvertedByte\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbd_ctl~10_combout\,
	datad => \io1|ps2ConvertedByte\(0),
	combout => \io1|kbBuffer~112_combout\);

-- Location: LCCOMB_X27_Y21_N10
\io1|kbBuffer~60feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~60feeder_combout\ = \io1|kbBuffer~112_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~112_combout\,
	combout => \io1|kbBuffer~60feeder_combout\);

-- Location: FF_X27_Y21_N11
\io1|kbBuffer~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~60feeder_combout\,
	ena => \io1|kbBuffer~121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~60_q\);

-- Location: FF_X26_Y21_N25
\io1|kbBuffer~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~112_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~39_q\);

-- Location: LCCOMB_X26_Y21_N10
\io1|kbBuffer~53feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~53feeder_combout\ = \io1|kbBuffer~112_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~112_combout\,
	combout => \io1|kbBuffer~53feeder_combout\);

-- Location: FF_X26_Y21_N11
\io1|kbBuffer~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~53feeder_combout\,
	ena => \io1|kbBuffer~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~53_q\);

-- Location: LCCOMB_X26_Y21_N24
\io1|kbBuffer~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~80_combout\ = (\io1|kbReadPointer\(0) & (\io1|kbReadPointer\(1))) # (!\io1|kbReadPointer\(0) & ((\io1|kbReadPointer\(1) & ((\io1|kbBuffer~53_q\))) # (!\io1|kbReadPointer\(1) & (\io1|kbBuffer~39_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(0),
	datab => \io1|kbReadPointer\(1),
	datac => \io1|kbBuffer~39_q\,
	datad => \io1|kbBuffer~53_q\,
	combout => \io1|kbBuffer~80_combout\);

-- Location: LCCOMB_X27_Y21_N0
\io1|kbBuffer~46feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~46feeder_combout\ = \io1|kbBuffer~112_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|kbBuffer~112_combout\,
	combout => \io1|kbBuffer~46feeder_combout\);

-- Location: FF_X27_Y21_N1
\io1|kbBuffer~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~46feeder_combout\,
	ena => \io1|kbBuffer~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~46_q\);

-- Location: LCCOMB_X27_Y21_N28
\io1|kbBuffer~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~81_combout\ = (\io1|kbBuffer~80_combout\ & ((\io1|kbBuffer~60_q\) # ((!\io1|kbReadPointer\(0))))) # (!\io1|kbBuffer~80_combout\ & (((\io1|kbReadPointer\(0) & \io1|kbBuffer~46_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbBuffer~60_q\,
	datab => \io1|kbBuffer~80_combout\,
	datac => \io1|kbReadPointer\(0),
	datad => \io1|kbBuffer~46_q\,
	combout => \io1|kbBuffer~81_combout\);

-- Location: FF_X26_Y22_N5
\io1|kbBuffer~11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~112_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~11_q\);

-- Location: LCCOMB_X26_Y22_N2
\io1|kbBuffer~18feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~18feeder_combout\ = \io1|kbBuffer~112_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~112_combout\,
	combout => \io1|kbBuffer~18feeder_combout\);

-- Location: FF_X26_Y22_N3
\io1|kbBuffer~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~18feeder_combout\,
	ena => \io1|kbBuffer~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~18_q\);

-- Location: LCCOMB_X26_Y22_N4
\io1|kbBuffer~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~78_combout\ = (\io1|kbReadPointer\(1) & (\io1|kbReadPointer\(0))) # (!\io1|kbReadPointer\(1) & ((\io1|kbReadPointer\(0) & ((\io1|kbBuffer~18_q\))) # (!\io1|kbReadPointer\(0) & (\io1|kbBuffer~11_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbReadPointer\(0),
	datac => \io1|kbBuffer~11_q\,
	datad => \io1|kbBuffer~18_q\,
	combout => \io1|kbBuffer~78_combout\);

-- Location: LCCOMB_X27_Y22_N20
\io1|kbBuffer~25feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~25feeder_combout\ = \io1|kbBuffer~112_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|kbBuffer~112_combout\,
	combout => \io1|kbBuffer~25feeder_combout\);

-- Location: FF_X27_Y22_N21
\io1|kbBuffer~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbBuffer~25feeder_combout\,
	ena => \io1|kbBuffer~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~25_q\);

-- Location: FF_X27_Y22_N3
\io1|kbBuffer~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \io1|kbBuffer~112_combout\,
	sload => VCC,
	ena => \io1|kbBuffer~120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbBuffer~32_q\);

-- Location: LCCOMB_X26_Y22_N6
\io1|kbBuffer~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbBuffer~79_combout\ = (\io1|kbReadPointer\(1) & ((\io1|kbBuffer~78_combout\ & ((\io1|kbBuffer~32_q\))) # (!\io1|kbBuffer~78_combout\ & (\io1|kbBuffer~25_q\)))) # (!\io1|kbReadPointer\(1) & (\io1|kbBuffer~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(1),
	datab => \io1|kbBuffer~78_combout\,
	datac => \io1|kbBuffer~25_q\,
	datad => \io1|kbBuffer~32_q\,
	combout => \io1|kbBuffer~79_combout\);

-- Location: LCCOMB_X26_Y20_N10
\io1|dataOut[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dataOut[0]~1_combout\ = (\io1|kbReadPointer\(2) & (\io1|kbBuffer~81_combout\)) # (!\io1|kbReadPointer\(2) & ((\io1|kbBuffer~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbReadPointer\(2),
	datab => \io1|kbBuffer~81_combout\,
	datad => \io1|kbBuffer~79_combout\,
	combout => \io1|dataOut[0]~1_combout\);

-- Location: FF_X26_Y20_N11
\io1|dataOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_RD_vdu~clkctrl_outclk\,
	d => \io1|dataOut[0]~1_combout\,
	asdata => \io1|Equal7~4_combout\,
	sload => \cpu1|ALT_INV_Selector330~2_combout\,
	ena => \io1|ALT_INV_func_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dataOut\(0));

-- Location: M9K_X13_Y22_N0
\rom1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"555573AE7EDE7ADB200000157CEBBC130C59680200F4EAC4968802A33C2D2CF1DD430009DA41E156405600B4B6019A6C020DC3F0002830C303F249EB2B0086A4C321BCE7EF2041B9425A49C0B93CC830F0058C8667EFC2F1155C8419788A2C04AB8DFC15202105943F71E0A980FD8945200507A8139350F600102642280A23442980C353A37A813DE6608D10A253A2A2CF08988A8B9CBA915481CC761FE34FF36A8884D4AD28A169468412B40967C972502F482521136A280000705570034CD1344D334CD130400300BCB826020605420610006017DC9289A417D034C3080300ACA030800300ABC6815946915942813A700C015F47826115281F08055700C118",
	mem_init2 => X"8E038C422AA6A807019900390B4BC1664020A5E1B32810521069A1C0664092BA14066528380B54380664020A1C4A9A50199480E42D5512BA14066520380B5161C0665948E00A30563452A245D582FC4CEBC4545255A5DA2D4C545255A468AA84BBB45AC05C68AA0042AAAAAAA82AAA8AAAA08A0AC0600A200CB011CA00E8C5AAAA2829F54514986A0418A1094C1413D14D69B3B524FFEDD6D9A92D81F6760150E2C4359C00B3528B8E8B011143915B407654D04018151B02DA606057F1B0C6B6FE3318D5A63618D689D97CE0BA035DD46175EF6B6B0CCC7810119EA83150C0AD60D5AA83616F00345403452C1652C0174A6B0C783B2AE080C392B3C2DAB042A1",
	mem_init1 => X"8264041B99682C5C08A89A67C06001DC400156F118B35A06AC62AC80C4F09018657C0530DC9054A0B723009AAAC71101454394447D1451CC6352421DBC0B15A9CC2C4E2C3BF0603C44442994D85254E26085A74CBB9121EAC68FAA0D4D16D2342A86857D810000AB02015514555D1921545585C142B70416282B80CAC050329311218A78607855D608D188E809564245A619B6D275691C180A601270047500294F415057415457410945F4137B0828AA3A29E101555808AEC05400544332B1190A309A2BA1745743B332ABA835F06F9855C855404649A38AF1228B288B2EE0848ACA822D022ADCA3866B72116E32ADD84530A0689AB354511405DF8B58550AD1",
	mem_init0 => X"2D4CB3295F2CE51979952D5CF6B9C6732695B4D2B3126ADAC69668116D48362C00D5280D01A022AD22B586857E362A61D742B342E81BA80CD8AA9A3FD742F669C0FF4AC9EDF15EA8E195DCC62DCB22875BCEB29D51C02AB8C3957231F563522BC755C5692AEAD754E46726C96C09508E021423894E5911850B89444421BD9499104A10E652508461309D50507603E64189FCB5C3A1D90590D959B5E5643D0B04B2248C78A583129D0505BAAED56ED669660BFCBE0BB452884728452394A55F333A1D775CD0EC9702B026036BDCEBFB2AB9BDA698DE57DCAFF3CF20F2DF21B00A40482AB84270852445A05128EA50424A2141EECA169512324FC4EA994F17723C",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../ROMS/6809/CAMELFORTH_2KRAM.hex",
	init_file_layout => "port_a",
	logical_ram_name => "M6809_CAMELFORTH_ROM:rom1|altsyncram:altsyncram_component|altsyncram_urr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: IOIBUF_X0_Y24_N15
\sramData[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sramData(0),
	o => \sramData[0]~input_o\);

-- Location: LCCOMB_X24_Y15_N18
\sd1|dout[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|dout[0]~1_combout\ = (\sd1|sd_read_flag~0_combout\ & ((\sd1|recv_data\(0)))) # (!\sd1|sd_read_flag~0_combout\ & (\sd1|dout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sd_read_flag~0_combout\,
	datac => \sd1|dout\(0),
	datad => \sd1|recv_data\(0),
	combout => \sd1|dout[0]~1_combout\);

-- Location: LCCOMB_X24_Y15_N8
\sd1|Selector144~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector144~0_combout\ = (!\sd1|state.idle~q\ & \sd1|dout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.idle~q\,
	datad => \sd1|dout\(0),
	combout => \sd1|Selector144~0_combout\);

-- Location: FF_X24_Y15_N19
\sd1|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|dout[0]~1_combout\,
	asdata => \sd1|Selector144~0_combout\,
	sload => \sd1|ALT_INV_state.receive_byte~q\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|dout\(0));

-- Location: LCCOMB_X23_Y15_N4
\gpio1|reg_ddr2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_ddr2[0]~feeder_combout\ = \cpu1|Selector338~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector338~10_combout\,
	combout => \gpio1|reg_ddr2[0]~feeder_combout\);

-- Location: FF_X23_Y15_N5
\gpio1|reg_ddr2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_ddr2[0]~feeder_combout\,
	clrn => \n_reset~input_o\,
	ena => \gpio1|reg_ddr2[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr2\(0));

-- Location: IOIBUF_X23_Y0_N8
\gpio2[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio2(0),
	o => \gpio2[0]~input_o\);

-- Location: LCCOMB_X23_Y15_N16
\gpio1|reg_dat2_d[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[0]~2_combout\ = (!\gpio1|reg_ddr2\(0) & ((\gpio1|proc_dat2~0_combout\ & ((\cpu1|Selector338~10_combout\))) # (!\gpio1|proc_dat2~0_combout\ & (\gpio1|reg_dat2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_dat2\(0),
	datab => \gpio1|reg_ddr2\(0),
	datac => \gpio1|proc_dat2~0_combout\,
	datad => \cpu1|Selector338~10_combout\,
	combout => \gpio1|reg_dat2_d[0]~2_combout\);

-- Location: LCCOMB_X23_Y15_N18
\gpio1|reg_dat2_d[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat2_d[0]~3_combout\ = (\gpio1|reg_dat2_d[0]~2_combout\) # ((\gpio1|reg_ddr2\(0) & \gpio2[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \gpio1|reg_ddr2\(0),
	datac => \gpio2[0]~input_o\,
	datad => \gpio1|reg_dat2_d[0]~2_combout\,
	combout => \gpio1|reg_dat2_d[0]~3_combout\);

-- Location: FF_X23_Y15_N19
\gpio1|reg_dat2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat2_d[0]~3_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat2\(0));

-- Location: FF_X22_Y16_N21
\gpio1|reg_ddr0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \gpio1|reg_ddr0[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_ddr0\(0));

-- Location: IOIBUF_X32_Y0_N1
\gpio0[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => gpio0(0),
	o => \gpio0[0]~input_o\);

-- Location: LCCOMB_X22_Y16_N28
\gpio1|reg_dat0_d[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat0_d[0]~2_combout\ = (!\gpio1|reg_ddr0\(0) & ((\gpio1|proc_dat0~0_combout\ & (\cpu1|Selector338~10_combout\)) # (!\gpio1|proc_dat0~0_combout\ & ((\gpio1|reg_dat0\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector338~10_combout\,
	datab => \gpio1|reg_dat0\(0),
	datac => \gpio1|proc_dat0~0_combout\,
	datad => \gpio1|reg_ddr0\(0),
	combout => \gpio1|reg_dat0_d[0]~2_combout\);

-- Location: LCCOMB_X22_Y16_N10
\gpio1|reg_dat0_d[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \gpio1|reg_dat0_d[0]~3_combout\ = (\gpio1|reg_dat0_d[0]~2_combout\) # ((\gpio1|reg_ddr0\(0) & \gpio0[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_ddr0\(0),
	datac => \gpio0[0]~input_o\,
	datad => \gpio1|reg_dat0_d[0]~2_combout\,
	combout => \gpio1|reg_dat0_d[0]~3_combout\);

-- Location: FF_X22_Y16_N11
\gpio1|reg_dat0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \gpio1|reg_dat0_d[0]~3_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \gpio1|reg_dat0\(0));

-- Location: LCCOMB_X22_Y16_N20
\cpuDataIn[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[0]~17_combout\ = (\cpuDataIn[2]~15_combout\ & ((\cpuDataIn[2]~16_combout\ & (\gpio1|reg_dat0\(0))) # (!\cpuDataIn[2]~16_combout\ & ((\gpio1|reg_ddr0\(0)))))) # (!\cpuDataIn[2]~15_combout\ & (((\cpuDataIn[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[2]~15_combout\,
	datab => \gpio1|reg_dat0\(0),
	datac => \gpio1|reg_ddr0\(0),
	datad => \cpuDataIn[2]~16_combout\,
	combout => \cpuDataIn[0]~17_combout\);

-- Location: LCCOMB_X23_Y15_N8
\cpuDataIn[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[0]~18_combout\ = (\cpuDataIn[0]~17_combout\ & ((\gpio1|reg_dat2\(0)) # ((\cpuDataIn[2]~14_combout\)))) # (!\cpuDataIn[0]~17_combout\ & (((\gpio1|reg_ddr2\(0) & !\cpuDataIn[2]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \gpio1|reg_dat2\(0),
	datab => \gpio1|reg_ddr2\(0),
	datac => \cpuDataIn[0]~17_combout\,
	datad => \cpuDataIn[2]~14_combout\,
	combout => \cpuDataIn[0]~18_combout\);

-- Location: LCCOMB_X21_Y17_N24
\cpuDataIn[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[0]~21_combout\ = (\cpuDataIn[2]~20_combout\ & (((\cpuDataIn[0]~18_combout\) # (!\cpuDataIn[2]~19_combout\)))) # (!\cpuDataIn[2]~20_combout\ & (\sd1|dout\(0) & ((\cpuDataIn[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|dout\(0),
	datab => \cpuDataIn[2]~20_combout\,
	datac => \cpuDataIn[0]~18_combout\,
	datad => \cpuDataIn[2]~19_combout\,
	combout => \cpuDataIn[0]~21_combout\);

-- Location: LCCOMB_X21_Y17_N10
\cpuDataIn[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[0]~22_combout\ = (\cpuDataIn[2]~13_combout\ & (((\cpuDataIn[0]~21_combout\)))) # (!\cpuDataIn[2]~13_combout\ & ((\cpuDataIn[0]~21_combout\ & (\rom1|altsyncram_component|auto_generated|q_a\(0))) # (!\cpuDataIn[0]~21_combout\ & 
-- ((\sramData[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rom1|altsyncram_component|auto_generated|q_a\(0),
	datab => \cpuDataIn[2]~13_combout\,
	datac => \sramData[0]~input_o\,
	datad => \cpuDataIn[0]~21_combout\,
	combout => \cpuDataIn[0]~22_combout\);

-- Location: LCCOMB_X21_Y17_N4
\cpuDataIn[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[0]~23_combout\ = (\cpuDataIn[2]~12_combout\ & (((\gpio1|reg\(0)) # (\cpuDataIn[2]~11_combout\)))) # (!\cpuDataIn[2]~12_combout\ & (\cpuDataIn[0]~22_combout\ & ((!\cpuDataIn[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpuDataIn[0]~22_combout\,
	datab => \cpuDataIn[2]~12_combout\,
	datac => \gpio1|reg\(0),
	datad => \cpuDataIn[2]~11_combout\,
	combout => \cpuDataIn[0]~23_combout\);

-- Location: LCCOMB_X21_Y17_N6
\cpuDataIn[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpuDataIn[0]~24_combout\ = (\cpuDataIn[0]~23_combout\ & (((\io1|dataOut\(0)) # (!\cpuDataIn[2]~11_combout\)))) # (!\cpuDataIn[0]~23_combout\ & (\io2|dataOut\(0) & ((\cpuDataIn[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|dataOut\(0),
	datab => \io1|dataOut\(0),
	datac => \cpuDataIn[0]~23_combout\,
	datad => \cpuDataIn[2]~11_combout\,
	combout => \cpuDataIn[0]~24_combout\);

-- Location: LCCOMB_X10_Y11_N12
\cpu1|Selector306~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector306~0_combout\ = (\cpu1|Selector401~0_combout\ & ((\cpu1|op_code\(0)) # ((\cpu1|Selector400~0_combout\ & \cpuDataIn[0]~24_combout\)))) # (!\cpu1|Selector401~0_combout\ & (\cpu1|Selector400~0_combout\ & ((\cpuDataIn[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector401~0_combout\,
	datab => \cpu1|Selector400~0_combout\,
	datac => \cpu1|op_code\(0),
	datad => \cpuDataIn[0]~24_combout\,
	combout => \cpu1|Selector306~0_combout\);

-- Location: FF_X10_Y11_N13
\cpu1|op_code[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector306~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|op_code\(0));

-- Location: LCCOMB_X10_Y11_N0
\cpu1|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~1_combout\ = (\cpu1|op_code\(0) & (\cpu1|op_code\(1) & (!\cpu1|op_code\(3) & \cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(0),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(3),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~1_combout\);

-- Location: LCCOMB_X7_Y10_N10
\cpu1|state~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~349_combout\ = (\cpu1|Mux28~1_combout\ & (!\cpu1|state~325_combout\ & (\cpu1|alu_ctrl.alu_abx~1_combout\ & !\cpu1|state~312_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~1_combout\,
	datab => \cpu1|state~325_combout\,
	datac => \cpu1|alu_ctrl.alu_abx~1_combout\,
	datad => \cpu1|state~312_combout\,
	combout => \cpu1|state~349_combout\);

-- Location: FF_X7_Y10_N11
\cpu1|state.pulu_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~349_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.pulu_state~q\);

-- Location: LCCOMB_X17_Y12_N8
\cpu1|lic~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~17_combout\ = (\cpu1|ea\(5)) # ((\cpu1|ea\(2)) # ((\cpu1|ea\(6)) # (!\cpu1|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(5),
	datab => \cpu1|ea\(2),
	datac => \cpu1|ea\(6),
	datad => \cpu1|Equal4~1_combout\,
	combout => \cpu1|lic~17_combout\);

-- Location: LCCOMB_X17_Y12_N26
\cpu1|lic~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~11_combout\ = (!\cpu1|ea\(7) & (!\cpu1|lic~17_combout\ & !\cpu1|ea\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(7),
	datac => \cpu1|lic~17_combout\,
	datad => \cpu1|ea\(1),
	combout => \cpu1|lic~11_combout\);

-- Location: LCCOMB_X12_Y12_N12
\cpu1|Selector582~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~25_combout\ = (!\cpu1|ea\(0) & (\cpu1|lic~11_combout\ & ((\cpu1|state.pulu_state~q\) # (\cpu1|state.puls_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_state~q\,
	datab => \cpu1|ea\(0),
	datac => \cpu1|state.puls_state~q\,
	datad => \cpu1|lic~11_combout\,
	combout => \cpu1|Selector582~25_combout\);

-- Location: LCCOMB_X4_Y13_N18
\cpu1|Mux137~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux137~0_combout\ = (\cpu1|op_code\(7) & ((\cpu1|Mux35~0_combout\))) # (!\cpu1|op_code\(7) & (\cpu1|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datac => \cpu1|Mux28~0_combout\,
	datad => \cpu1|Mux35~0_combout\,
	combout => \cpu1|Mux137~0_combout\);

-- Location: LCCOMB_X4_Y13_N20
\cpu1|Selector582~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~26_combout\ = (\cpu1|state.decode3_state~q\ & (((!\cpu1|Mux138~0_combout\ & !\cpu1|Mux51~0_combout\)) # (!\cpu1|Mux137~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode3_state~q\,
	datab => \cpu1|Mux138~0_combout\,
	datac => \cpu1|Mux51~0_combout\,
	datad => \cpu1|Mux137~0_combout\,
	combout => \cpu1|Selector582~26_combout\);

-- Location: LCCOMB_X17_Y12_N12
\cpu1|Selector582~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~27_combout\ = (!\cpu1|ea\(3) & (\cpu1|lic~9_combout\ & ((\cpu1|state.pshs_ixh_state~q\) # (\cpu1|state.pshu_ixh_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(3),
	datab => \cpu1|state.pshs_ixh_state~q\,
	datac => \cpu1|state.pshu_ixh_state~q\,
	datad => \cpu1|lic~9_combout\,
	combout => \cpu1|Selector582~27_combout\);

-- Location: LCCOMB_X17_Y12_N16
\cpu1|lic~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~10_combout\ = (!\cpu1|ea\(5) & (!\cpu1|ea\(2) & (!\cpu1|ea\(1) & \cpu1|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(5),
	datab => \cpu1|ea\(2),
	datac => \cpu1|ea\(1),
	datad => \cpu1|Equal4~1_combout\,
	combout => \cpu1|lic~10_combout\);

-- Location: LCCOMB_X14_Y10_N20
\cpu1|lic~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~12_combout\ = (\cpu1|ea\(7)) # ((\cpu1|ea\(6)) # ((\cpu1|ea\(0)) # (!\cpu1|lic~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(7),
	datab => \cpu1|ea\(6),
	datac => \cpu1|ea\(0),
	datad => \cpu1|lic~10_combout\,
	combout => \cpu1|lic~12_combout\);

-- Location: LCCOMB_X12_Y12_N8
\cpu1|Selector582~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~29_combout\ = (\cpu1|Selector582~27_combout\) # ((!\cpu1|lic~12_combout\ & ((\cpu1|state.pshs_state~q\) # (\cpu1|state.pshu_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_state~q\,
	datab => \cpu1|Selector582~27_combout\,
	datac => \cpu1|state.pshu_state~q\,
	datad => \cpu1|lic~12_combout\,
	combout => \cpu1|Selector582~29_combout\);

-- Location: LCCOMB_X11_Y9_N14
\cpu1|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux33~0_combout\ = (\cpu1|op_code\(3) & (\cpu1|op_code\(2) & ((!\cpu1|op_code\(0)) # (!\cpu1|op_code\(1))))) # (!\cpu1|op_code\(3) & (\cpu1|op_code\(1) & (!\cpu1|op_code\(2) & \cpu1|op_code\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux33~0_combout\);

-- Location: LCCOMB_X11_Y9_N4
\cpu1|Mux68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux68~1_combout\ = (\cpu1|op_code\(6) & (((!\cpu1|Mux35~0_combout\)))) # (!\cpu1|op_code\(6) & (!\cpu1|Mux33~0_combout\ & (\cpu1|op_code\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|Mux33~0_combout\,
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Mux35~0_combout\,
	combout => \cpu1|Mux68~1_combout\);

-- Location: LCCOMB_X11_Y9_N18
\cpu1|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux6~0_combout\ = (\cpu1|op_code\(2) & (!\cpu1|op_code\(1) & ((\cpu1|op_code\(0)) # (!\cpu1|op_code\(3))))) # (!\cpu1|op_code\(2) & (\cpu1|op_code\(3) $ (((\cpu1|op_code\(1) & !\cpu1|op_code\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux6~0_combout\);

-- Location: LCCOMB_X11_Y9_N8
\cpu1|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux68~0_combout\ = (!\cpu1|op_code\(7) & ((\cpu1|op_code\(6)) # ((\cpu1|op_code\(4) & \cpu1|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(6),
	datab => \cpu1|op_code\(4),
	datac => \cpu1|op_code\(7),
	datad => \cpu1|Mux6~0_combout\,
	combout => \cpu1|Mux68~0_combout\);

-- Location: LCCOMB_X11_Y9_N22
\cpu1|Mux68~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux68~2_combout\ = (!\cpu1|op_code\(5) & ((\cpu1|Mux68~0_combout\) # ((\cpu1|Mux68~1_combout\ & !\cpu1|op_code\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux68~1_combout\,
	datab => \cpu1|Mux68~0_combout\,
	datac => \cpu1|op_code\(5),
	datad => \cpu1|op_code\(4),
	combout => \cpu1|Mux68~2_combout\);

-- Location: LCCOMB_X11_Y9_N0
\cpu1|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux18~0_combout\ = (\cpu1|op_code\(3) & (!\cpu1|op_code\(0) & ((\cpu1|op_code\(1)) # (!\cpu1|op_code\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(3),
	datab => \cpu1|op_code\(1),
	datac => \cpu1|op_code\(2),
	datad => \cpu1|op_code\(0),
	combout => \cpu1|Mux18~0_combout\);

-- Location: LCCOMB_X11_Y9_N6
\cpu1|Mux68~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux68~3_combout\ = (\cpu1|Mux68~2_combout\) # ((\cpu1|Mux51~0_combout\ & \cpu1|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Mux51~0_combout\,
	datac => \cpu1|Mux68~2_combout\,
	datad => \cpu1|Mux18~0_combout\,
	combout => \cpu1|Mux68~3_combout\);

-- Location: LCCOMB_X10_Y9_N2
\cpu1|lic~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~8_combout\ = (!\cpu1|ea\(4) & (!\cpu1|ea\(6) & (!\cpu1|ea\(7) & !\cpu1|ea\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(4),
	datab => \cpu1|ea\(6),
	datac => \cpu1|ea\(7),
	datad => \cpu1|ea\(5),
	combout => \cpu1|lic~8_combout\);

-- Location: LCCOMB_X10_Y9_N12
\cpu1|Selector582~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~2_combout\ = (\cpu1|Equal4~0_combout\ & (!\cpu1|ea\(7) & ((\cpu1|state.puls_ixl_state~q\) # (\cpu1|state.pulu_ixl_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_ixl_state~q\,
	datab => \cpu1|Equal4~0_combout\,
	datac => \cpu1|ea\(7),
	datad => \cpu1|state.pulu_ixl_state~q\,
	combout => \cpu1|Selector582~2_combout\);

-- Location: LCCOMB_X10_Y9_N28
\cpu1|Selector582~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~3_combout\ = (\cpu1|Selector582~2_combout\) # ((\cpu1|lic~8_combout\ & ((\cpu1|state.pulu_dp_state~q\) # (\cpu1|state.puls_dp_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_dp_state~q\,
	datab => \cpu1|lic~8_combout\,
	datac => \cpu1|state.puls_dp_state~q\,
	datad => \cpu1|Selector582~2_combout\,
	combout => \cpu1|Selector582~3_combout\);

-- Location: LCCOMB_X10_Y14_N28
\cpu1|Selector582~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~8_combout\ = (!\cpu1|state.lea_state~q\ & (!\cpu1|state.dual_op_read16_2_state~q\ & (!\cpu1|state.andcc_state~q\ & !\cpu1|state.orcc_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.lea_state~q\,
	datab => \cpu1|state.dual_op_read16_2_state~q\,
	datac => \cpu1|state.andcc_state~q\,
	datad => \cpu1|state.orcc_state~q\,
	combout => \cpu1|Selector582~8_combout\);

-- Location: LCCOMB_X11_Y13_N12
\cpu1|Selector596~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector596~2_combout\ = (!\cpu1|state.pshs_cc_state~q\ & (!\cpu1|state.single_op_write_state~q\ & (!\cpu1|state.pshu_cc_state~q\ & \cpu1|addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_cc_state~q\,
	datab => \cpu1|state.single_op_write_state~q\,
	datac => \cpu1|state.pshu_cc_state~q\,
	datad => \cpu1|addr~0_combout\,
	combout => \cpu1|Selector596~2_combout\);

-- Location: LCCOMB_X11_Y10_N30
\cpu1|Selector582~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~9_combout\ = (!\cpu1|state.mul7_state~q\ & (\cpu1|Selector582~8_combout\ & (\cpu1|Selector596~2_combout\ & \cpu1|Selector582~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul7_state~q\,
	datab => \cpu1|Selector582~8_combout\,
	datac => \cpu1|Selector596~2_combout\,
	datad => \cpu1|Selector582~7_combout\,
	combout => \cpu1|Selector582~9_combout\);

-- Location: LCCOMB_X12_Y11_N28
\cpu1|Mux128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux128~0_combout\ = (\cpu1|op_code\(6)) # (!\cpu1|op_code\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|op_code\(6),
	datad => \cpu1|op_code\(5),
	combout => \cpu1|Mux128~0_combout\);

-- Location: LCCOMB_X12_Y11_N26
\cpu1|Mux128~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux128~1_combout\ = (!\cpu1|op_code\(7) & ((\cpu1|Mux128~0_combout\) # ((!\cpu1|Mux28~0_combout\ & \cpu1|op_code\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|Mux28~0_combout\,
	datac => \cpu1|op_code\(4),
	datad => \cpu1|Mux128~0_combout\,
	combout => \cpu1|Mux128~1_combout\);

-- Location: LCCOMB_X12_Y11_N0
\cpu1|Selector582~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~4_combout\ = (\cpu1|op_code\(5)) # ((\cpu1|op_code\(4)) # ((!\cpu1|op_code\(6) & !\cpu1|Mux35~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(5),
	datab => \cpu1|op_code\(6),
	datac => \cpu1|op_code\(4),
	datad => \cpu1|Mux35~0_combout\,
	combout => \cpu1|Selector582~4_combout\);

-- Location: LCCOMB_X12_Y11_N22
\cpu1|Mux128~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux128~2_combout\ = (!\cpu1|op_code\(4) & !\cpu1|op_code\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|op_code\(4),
	datad => \cpu1|op_code\(5),
	combout => \cpu1|Mux128~2_combout\);

-- Location: LCCOMB_X12_Y11_N20
\cpu1|Selector582~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~5_combout\ = (\cpu1|op_code\(7) & (\cpu1|Selector582~4_combout\ & ((\cpu1|Mux128~2_combout\) # (!\cpu1|Mux115~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|Selector582~4_combout\,
	datac => \cpu1|Mux128~2_combout\,
	datad => \cpu1|Mux115~0_combout\,
	combout => \cpu1|Selector582~5_combout\);

-- Location: LCCOMB_X11_Y9_N20
\cpu1|Selector582~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~10_combout\ = ((\cpu1|state.decode2_state~q\ & ((\cpu1|Mux128~1_combout\) # (\cpu1|Selector582~5_combout\)))) # (!\cpu1|Selector582~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~9_combout\,
	datab => \cpu1|state.decode2_state~q\,
	datac => \cpu1|Mux128~1_combout\,
	datad => \cpu1|Selector582~5_combout\,
	combout => \cpu1|Selector582~10_combout\);

-- Location: LCCOMB_X11_Y9_N28
\cpu1|Selector582~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~11_combout\ = (\cpu1|Selector582~3_combout\) # ((\cpu1|Selector582~10_combout\) # ((\cpu1|Mux68~3_combout\ & \cpu1|state.decode1_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux68~3_combout\,
	datab => \cpu1|Selector582~3_combout\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|Selector582~10_combout\,
	combout => \cpu1|Selector582~11_combout\);

-- Location: LCCOMB_X15_Y10_N10
\cpu1|Selector582~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~14_combout\ = (\cpu1|state.puls_upl_state~q\) # ((!\cpu1|ea\(6) & ((\cpu1|state.puls_iyl_state~q\) # (\cpu1|state.pulu_iyl_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(6),
	datab => \cpu1|state.puls_upl_state~q\,
	datac => \cpu1|state.puls_iyl_state~q\,
	datad => \cpu1|state.pulu_iyl_state~q\,
	combout => \cpu1|Selector582~14_combout\);

-- Location: LCCOMB_X14_Y12_N2
\cpu1|Selector582~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~12_combout\ = (!\cpu1|ea\(1) & ((\cpu1|state.pulu_cc_state~q\) # (\cpu1|state.puls_cc_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(1),
	datac => \cpu1|state.pulu_cc_state~q\,
	datad => \cpu1|state.puls_cc_state~q\,
	combout => \cpu1|Selector582~12_combout\);

-- Location: LCCOMB_X14_Y12_N22
\cpu1|Selector582~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~13_combout\ = (!\cpu1|lic~17_combout\ & ((\cpu1|state.puls_acca_state~q\) # ((\cpu1|state.pulu_acca_state~q\) # (\cpu1|Selector582~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_acca_state~q\,
	datab => \cpu1|state.pulu_acca_state~q\,
	datac => \cpu1|lic~17_combout\,
	datad => \cpu1|Selector582~12_combout\,
	combout => \cpu1|Selector582~13_combout\);

-- Location: LCCOMB_X12_Y12_N20
\cpu1|Selector582~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~15_combout\ = (!\cpu1|ea\(7) & ((\cpu1|state.pulu_spl_state~q\) # ((\cpu1|Selector582~14_combout\) # (\cpu1|Selector582~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_spl_state~q\,
	datab => \cpu1|ea\(7),
	datac => \cpu1|Selector582~14_combout\,
	datad => \cpu1|Selector582~13_combout\,
	combout => \cpu1|Selector582~15_combout\);

-- Location: LCCOMB_X14_Y11_N10
\cpu1|lic~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~18_combout\ = (\cpu1|ea\(7)) # ((\cpu1|ea\(5)) # ((\cpu1|ea\(6)) # (!\cpu1|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(7),
	datab => \cpu1|ea\(5),
	datac => \cpu1|ea\(6),
	datad => \cpu1|Equal4~1_combout\,
	combout => \cpu1|lic~18_combout\);

-- Location: LCCOMB_X14_Y11_N28
\cpu1|Selector582~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~18_combout\ = (!\cpu1|lic~18_combout\ & ((\cpu1|state.puls_accb_state~q\) # (\cpu1|state.pulu_accb_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.puls_accb_state~q\,
	datac => \cpu1|state.pulu_accb_state~q\,
	datad => \cpu1|lic~18_combout\,
	combout => \cpu1|Selector582~18_combout\);

-- Location: LCCOMB_X14_Y11_N30
\cpu1|Selector582~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~19_combout\ = (\cpu1|state.sync_state~q\) # ((\cpu1|state.single_op_exec_state~q\ & \cpu1|Mux143~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.single_op_exec_state~q\,
	datac => \cpu1|state.sync_state~q\,
	datad => \cpu1|Mux143~0_combout\,
	combout => \cpu1|Selector582~19_combout\);

-- Location: LCCOMB_X14_Y11_N16
\cpu1|Selector582~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~21_combout\ = (\cpu1|state.pshs_uph_state~q\) # ((!\cpu1|ea\(6) & ((\cpu1|state.pshs_pch_state~q\) # (\cpu1|state.pshu_pch_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshs_pch_state~q\,
	datab => \cpu1|ea\(6),
	datac => \cpu1|state.pshu_pch_state~q\,
	datad => \cpu1|state.pshs_uph_state~q\,
	combout => \cpu1|Selector582~21_combout\);

-- Location: LCCOMB_X14_Y13_N30
\cpu1|Selector582~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~20_combout\ = ((!\cpu1|ea\(1) & ((\cpu1|state.pshu_accb_state~q\) # (\cpu1|state.pshs_accb_state~q\)))) # (!\cpu1|Selector621~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_accb_state~q\,
	datab => \cpu1|ea\(1),
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|Selector621~1_combout\,
	combout => \cpu1|Selector582~20_combout\);

-- Location: LCCOMB_X14_Y11_N18
\cpu1|Selector582~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~22_combout\ = (\cpu1|Selector582~20_combout\) # ((\cpu1|lic~10_combout\ & ((\cpu1|Selector582~21_combout\) # (\cpu1|state.pshu_sph_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|lic~10_combout\,
	datab => \cpu1|Selector582~21_combout\,
	datac => \cpu1|state.pshu_sph_state~q\,
	datad => \cpu1|Selector582~20_combout\,
	combout => \cpu1|Selector582~22_combout\);

-- Location: LCCOMB_X14_Y11_N0
\cpu1|Selector582~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~23_combout\ = (\cpu1|Selector582~18_combout\) # ((\cpu1|Selector582~19_combout\) # ((!\cpu1|ea\(0) & \cpu1|Selector582~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(0),
	datab => \cpu1|Selector582~18_combout\,
	datac => \cpu1|Selector582~19_combout\,
	datad => \cpu1|Selector582~22_combout\,
	combout => \cpu1|Selector582~23_combout\);

-- Location: LCCOMB_X16_Y13_N8
\cpu1|Selector582~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~16_combout\ = (\cpu1|Equal4~1_combout\ & (\cpu1|lic~9_combout\ & ((\cpu1|state.pshu_iyh_state~q\) # (\cpu1|state.pshs_iyh_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_iyh_state~q\,
	datab => \cpu1|state.pshs_iyh_state~q\,
	datac => \cpu1|Equal4~1_combout\,
	datad => \cpu1|lic~9_combout\,
	combout => \cpu1|Selector582~16_combout\);

-- Location: LCCOMB_X16_Y13_N30
\cpu1|Selector582~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~17_combout\ = (\cpu1|Selector582~16_combout\) # ((\cpu1|lic~9_combout\ & ((\cpu1|state.pshu_dp_state~q\) # (\cpu1|state.pshs_dp_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_dp_state~q\,
	datab => \cpu1|Selector582~16_combout\,
	datac => \cpu1|state.pshs_dp_state~q\,
	datad => \cpu1|lic~9_combout\,
	combout => \cpu1|Selector582~17_combout\);

-- Location: LCCOMB_X12_Y12_N18
\cpu1|Selector582~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~24_combout\ = (\cpu1|Selector582~11_combout\) # ((\cpu1|Selector582~15_combout\) # ((\cpu1|Selector582~23_combout\) # (\cpu1|Selector582~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~11_combout\,
	datab => \cpu1|Selector582~15_combout\,
	datac => \cpu1|Selector582~23_combout\,
	datad => \cpu1|Selector582~17_combout\,
	combout => \cpu1|Selector582~24_combout\);

-- Location: LCCOMB_X12_Y12_N6
\cpu1|Selector582~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector582~28_combout\ = (\cpu1|Selector582~25_combout\) # ((\cpu1|Selector582~26_combout\) # ((\cpu1|Selector582~29_combout\) # (\cpu1|Selector582~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~25_combout\,
	datab => \cpu1|Selector582~26_combout\,
	datac => \cpu1|Selector582~29_combout\,
	datad => \cpu1|Selector582~24_combout\,
	combout => \cpu1|Selector582~28_combout\);

-- Location: LCCOMB_X7_Y10_N0
\cpu1|state~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~359_combout\ = (\cpu1|state.int_nmi_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector582~28_combout\,
	datab => \cpu1|state.int_nmi_state~q\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|process_22~0_combout\,
	combout => \cpu1|state~359_combout\);

-- Location: FF_X7_Y10_N1
\cpu1|state.int_nmi1_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~359_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_nmi1_state~q\);

-- Location: LCCOMB_X5_Y10_N14
\cpu1|Selector82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector82~0_combout\ = (\cpu1|state.int_nmi1_state~q\) # ((\cpu1|saved_state.int_nmimask_state~q\ & \cpu1|Selector428~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.int_nmi1_state~q\,
	datac => \cpu1|saved_state.int_nmimask_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|Selector82~0_combout\);

-- Location: FF_X5_Y10_N15
\cpu1|saved_state.int_nmimask_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector82~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.int_nmimask_state~q\);

-- Location: LCCOMB_X6_Y10_N26
\cpu1|state~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~333_combout\ = (\cpu1|state~331_combout\ & (\cpu1|saved_state.int_nmimask_state~q\)) # (!\cpu1|state~331_combout\ & (((\cpu1|state.int_cwai_state~q\ & \cpu1|nmi_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|saved_state.int_nmimask_state~q\,
	datab => \cpu1|state.int_cwai_state~q\,
	datac => \cpu1|nmi_req~q\,
	datad => \cpu1|state~331_combout\,
	combout => \cpu1|state~333_combout\);

-- Location: FF_X6_Y10_N27
\cpu1|state.int_nmimask_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~333_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.int_nmimask_state~q\);

-- Location: LCCOMB_X16_Y10_N10
\cpu1|nmi_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|nmi_ack~0_combout\ = (\cpu1|nmi_req~q\ & ((\cpu1|state.int_nmimask_state~q\) # (\cpu1|nmi_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.int_nmimask_state~q\,
	datac => \cpu1|nmi_ack~q\,
	datad => \cpu1|nmi_req~q\,
	combout => \cpu1|nmi_ack~0_combout\);

-- Location: FF_X16_Y10_N11
\cpu1|nmi_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|nmi_ack~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|nmi_ack~q\);

-- Location: LCCOMB_X22_Y18_N18
\mm1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Add1~0_combout\ = \mm1|nmiDly\(0) $ (VCC)
-- \mm1|Add1~1\ = CARRY(\mm1|nmiDly\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm1|nmiDly\(0),
	datad => VCC,
	combout => \mm1|Add1~0_combout\,
	cout => \mm1|Add1~1\);

-- Location: LCCOMB_X22_Y18_N10
\mm1|nmiDly[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmiDly[0]~5_combout\ = (!\mm1|nmi_i~q\ & \mm1|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|nmi_i~q\,
	datad => \mm1|Add1~0_combout\,
	combout => \mm1|nmiDly[0]~5_combout\);

-- Location: LCCOMB_X22_Y18_N24
\mm1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Add1~6_combout\ = (\mm1|nmiDly\(3) & (!\mm1|Add1~5\)) # (!\mm1|nmiDly\(3) & ((\mm1|Add1~5\) # (GND)))
-- \mm1|Add1~7\ = CARRY((!\mm1|Add1~5\) # (!\mm1|nmiDly\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|nmiDly\(3),
	datad => VCC,
	cin => \mm1|Add1~5\,
	combout => \mm1|Add1~6_combout\,
	cout => \mm1|Add1~7\);

-- Location: LCCOMB_X22_Y18_N26
\mm1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Add1~8_combout\ = \mm1|Add1~7\ $ (!\mm1|nmiDly\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mm1|nmiDly\(4),
	cin => \mm1|Add1~7\,
	combout => \mm1|Add1~8_combout\);

-- Location: LCCOMB_X22_Y18_N16
\mm1|nmiDly[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmiDly[0]~0_combout\ = (!\mm1|nmi_i~1_combout\ & (((\cpu1|Selector330~2_combout\) # (!\mm1|proc_reg~1_combout\)) # (!\cpu1|Selector334~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector334~10_combout\,
	datab => \cpu1|Selector330~2_combout\,
	datac => \mm1|nmi_i~1_combout\,
	datad => \mm1|proc_reg~1_combout\,
	combout => \mm1|nmiDly[0]~0_combout\);

-- Location: LCCOMB_X22_Y18_N0
\mm1|nmiDly[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmiDly[1]~1_combout\ = (\mm1|nmi_i~1_combout\ & (!\mm1|nmi_i~q\ & !\mm1|nmiDly[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm1|nmi_i~1_combout\,
	datac => \mm1|nmi_i~q\,
	datad => \mm1|nmiDly[0]~0_combout\,
	combout => \mm1|nmiDly[1]~1_combout\);

-- Location: LCCOMB_X22_Y18_N28
\mm1|nmiDly[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmiDly[4]~7_combout\ = (\mm1|Add1~8_combout\ & ((\mm1|nmiDly[1]~1_combout\) # ((\mm1|nmiDly[0]~0_combout\ & \mm1|nmiDly\(4))))) # (!\mm1|Add1~8_combout\ & (\mm1|nmiDly[0]~0_combout\ & (\mm1|nmiDly\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Add1~8_combout\,
	datab => \mm1|nmiDly[0]~0_combout\,
	datac => \mm1|nmiDly\(4),
	datad => \mm1|nmiDly[1]~1_combout\,
	combout => \mm1|nmiDly[4]~7_combout\);

-- Location: FF_X22_Y18_N29
\mm1|nmiDly[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|nmiDly[4]~7_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|nmiDly\(4));

-- Location: LCCOMB_X22_Y18_N14
\mm1|nmi_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmi_i~1_combout\ = (!\hold~q\ & ((\mm1|nmiDly\(4)) # (!\mm1|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm1|Equal4~0_combout\,
	datac => \hold~q\,
	datad => \mm1|nmiDly\(4),
	combout => \mm1|nmi_i~1_combout\);

-- Location: LCCOMB_X22_Y18_N8
\mm1|nmiDly[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmiDly[0]~6_combout\ = (\mm1|nmiDly[0]~0_combout\ & (((\mm1|nmiDly\(0))))) # (!\mm1|nmiDly[0]~0_combout\ & ((\mm1|nmiDly[0]~5_combout\) # ((!\mm1|nmi_i~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|nmiDly[0]~5_combout\,
	datab => \mm1|nmi_i~1_combout\,
	datac => \mm1|nmiDly\(0),
	datad => \mm1|nmiDly[0]~0_combout\,
	combout => \mm1|nmiDly[0]~6_combout\);

-- Location: FF_X22_Y18_N9
\mm1|nmiDly[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|nmiDly[0]~6_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|nmiDly\(0));

-- Location: LCCOMB_X22_Y18_N20
\mm1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Add1~2_combout\ = (\mm1|nmiDly\(1) & (!\mm1|Add1~1\)) # (!\mm1|nmiDly\(1) & ((\mm1|Add1~1\) # (GND)))
-- \mm1|Add1~3\ = CARRY((!\mm1|Add1~1\) # (!\mm1|nmiDly\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|nmiDly\(1),
	datad => VCC,
	cin => \mm1|Add1~1\,
	combout => \mm1|Add1~2_combout\,
	cout => \mm1|Add1~3\);

-- Location: LCCOMB_X22_Y18_N30
\mm1|nmiDly[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmiDly[1]~4_combout\ = (\mm1|Add1~2_combout\ & ((\mm1|nmiDly[1]~1_combout\) # ((\mm1|nmiDly[0]~0_combout\ & \mm1|nmiDly\(1))))) # (!\mm1|Add1~2_combout\ & (\mm1|nmiDly[0]~0_combout\ & (\mm1|nmiDly\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Add1~2_combout\,
	datab => \mm1|nmiDly[0]~0_combout\,
	datac => \mm1|nmiDly\(1),
	datad => \mm1|nmiDly[1]~1_combout\,
	combout => \mm1|nmiDly[1]~4_combout\);

-- Location: FF_X22_Y18_N31
\mm1|nmiDly[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|nmiDly[1]~4_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|nmiDly\(1));

-- Location: LCCOMB_X22_Y18_N22
\mm1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Add1~4_combout\ = (\mm1|nmiDly\(2) & (\mm1|Add1~3\ $ (GND))) # (!\mm1|nmiDly\(2) & (!\mm1|Add1~3\ & VCC))
-- \mm1|Add1~5\ = CARRY((\mm1|nmiDly\(2) & !\mm1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|nmiDly\(2),
	datad => VCC,
	cin => \mm1|Add1~3\,
	combout => \mm1|Add1~4_combout\,
	cout => \mm1|Add1~5\);

-- Location: LCCOMB_X22_Y18_N12
\mm1|nmiDly[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmiDly[2]~3_combout\ = (\mm1|Add1~4_combout\ & ((\mm1|nmiDly[1]~1_combout\) # ((\mm1|nmiDly[0]~0_combout\ & \mm1|nmiDly\(2))))) # (!\mm1|Add1~4_combout\ & (\mm1|nmiDly[0]~0_combout\ & (\mm1|nmiDly\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Add1~4_combout\,
	datab => \mm1|nmiDly[0]~0_combout\,
	datac => \mm1|nmiDly\(2),
	datad => \mm1|nmiDly[1]~1_combout\,
	combout => \mm1|nmiDly[2]~3_combout\);

-- Location: FF_X22_Y18_N13
\mm1|nmiDly[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|nmiDly[2]~3_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|nmiDly\(2));

-- Location: LCCOMB_X22_Y18_N6
\mm1|nmiDly[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmiDly[3]~2_combout\ = (\mm1|Add1~6_combout\ & ((\mm1|nmiDly[1]~1_combout\) # ((\mm1|nmiDly[0]~0_combout\ & \mm1|nmiDly\(3))))) # (!\mm1|Add1~6_combout\ & (\mm1|nmiDly[0]~0_combout\ & (\mm1|nmiDly\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Add1~6_combout\,
	datab => \mm1|nmiDly[0]~0_combout\,
	datac => \mm1|nmiDly\(3),
	datad => \mm1|nmiDly[1]~1_combout\,
	combout => \mm1|nmiDly[3]~2_combout\);

-- Location: FF_X22_Y18_N7
\mm1|nmiDly[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|nmiDly[3]~2_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|nmiDly\(3));

-- Location: LCCOMB_X22_Y18_N2
\mm1|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal4~0_combout\ = (!\mm1|nmiDly\(3) & (!\mm1|nmiDly\(0) & (!\mm1|nmiDly\(1) & !\mm1|nmiDly\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|nmiDly\(3),
	datab => \mm1|nmiDly\(0),
	datac => \mm1|nmiDly\(1),
	datad => \mm1|nmiDly\(2),
	combout => \mm1|Equal4~0_combout\);

-- Location: LCCOMB_X22_Y18_N4
\mm1|nmi_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|nmi_i~0_combout\ = (\hold~q\ & (((\mm1|nmi_i~q\)))) # (!\hold~q\ & (\mm1|Equal4~0_combout\ & (\mm1|nmi_i~q\ $ (\mm1|nmiDly\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hold~q\,
	datab => \mm1|Equal4~0_combout\,
	datac => \mm1|nmi_i~q\,
	datad => \mm1|nmiDly\(4),
	combout => \mm1|nmi_i~0_combout\);

-- Location: FF_X22_Y18_N5
\mm1|nmi_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|nmi_i~0_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|nmi_i~q\);

-- Location: LCCOMB_X16_Y10_N18
\cpu1|Selector250~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector250~0_combout\ = (\cpu1|sp_ctrl.load_sp~11_combout\) # (\cpu1|sp_ctrl.pull_lo_sp~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|sp_ctrl.load_sp~11_combout\,
	datad => \cpu1|sp_ctrl.pull_lo_sp~0_combout\,
	combout => \cpu1|Selector250~0_combout\);

-- Location: LCCOMB_X16_Y10_N0
\cpu1|Selector250~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector250~1_combout\ = (\cpu1|Selector250~0_combout\) # ((\cpu1|nmi_enable~q\ & ((\cpu1|sp_ctrl.latch_sp~0_combout\) # (\cpu1|sp_ctrl.pull_hi_sp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp_ctrl.latch_sp~0_combout\,
	datab => \cpu1|sp_ctrl.pull_hi_sp~0_combout\,
	datac => \cpu1|nmi_enable~q\,
	datad => \cpu1|Selector250~0_combout\,
	combout => \cpu1|Selector250~1_combout\);

-- Location: FF_X16_Y10_N1
\cpu1|nmi_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector250~1_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|nmi_enable~q\);

-- Location: LCCOMB_X16_Y10_N12
\cpu1|nmi_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|nmi_req~0_combout\ = (\cpu1|nmi_ack~q\ & (\mm1|nmi_i~q\ & (\cpu1|nmi_req~q\))) # (!\cpu1|nmi_ack~q\ & ((\cpu1|nmi_req~q\) # ((\mm1|nmi_i~q\ & \cpu1|nmi_enable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|nmi_ack~q\,
	datab => \mm1|nmi_i~q\,
	datac => \cpu1|nmi_req~q\,
	datad => \cpu1|nmi_enable~q\,
	combout => \cpu1|nmi_req~0_combout\);

-- Location: FF_X16_Y10_N13
\cpu1|nmi_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|nmi_req~0_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|nmi_req~q\);

-- Location: LCCOMB_X16_Y10_N14
\cpu1|state~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~314_combout\ = (\cpu1|nmi_req~q\ & !\cpu1|nmi_ack~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|nmi_req~q\,
	datad => \cpu1|nmi_ack~q\,
	combout => \cpu1|state~314_combout\);

-- Location: LCCOMB_X10_Y10_N26
\cpu1|state~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~371_combout\ = (\cpu1|state.indirect2_state~q\ & (((!\cpu1|state~314_combout\ & \cpu1|process_22~0_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~314_combout\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state.indirect2_state~q\,
	combout => \cpu1|state~371_combout\);

-- Location: FF_X10_Y10_N27
\cpu1|state.indirect3_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~371_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.indirect3_state~q\);

-- Location: LCCOMB_X15_Y13_N24
\cpu1|WideOr97\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr97~combout\ = (\cpu1|state.indirect3_state~q\) # ((\cpu1|state.int_cc_state~q\) # ((\cpu1|state.extended_state~q\) # (\cpu1|state.push_return_hi_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indirect3_state~q\,
	datab => \cpu1|state.int_cc_state~q\,
	datac => \cpu1|state.extended_state~q\,
	datad => \cpu1|state.push_return_hi_state~q\,
	combout => \cpu1|WideOr97~combout\);

-- Location: LCCOMB_X10_Y13_N20
\cpu1|state~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~316_combout\ = (\cpu1|state.indexed_state~q\ & (((\cpu1|md\(1) & !\cpu1|md\(3))) # (!\cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datab => \cpu1|md\(7),
	datac => \cpu1|state.indexed_state~q\,
	datad => \cpu1|md\(3),
	combout => \cpu1|state~316_combout\);

-- Location: LCCOMB_X10_Y13_N10
\cpu1|state~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~317_combout\ = (!\cpu1|state~312_combout\ & ((\cpu1|WideOr97~combout\) # (\cpu1|state~316_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr97~combout\,
	datac => \cpu1|state~312_combout\,
	datad => \cpu1|state~316_combout\,
	combout => \cpu1|state~317_combout\);

-- Location: LCCOMB_X11_Y13_N20
\cpu1|state~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~325_combout\ = (\cpu1|state.decode1_state~q\ & (\cpu1|state~317_combout\)) # (!\cpu1|state.decode1_state~q\ & ((\cpu1|state~324_combout\ & ((\cpu1|state~320_combout\))) # (!\cpu1|state~324_combout\ & (\cpu1|state~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~317_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|state~320_combout\,
	datad => \cpu1|state~324_combout\,
	combout => \cpu1|state~325_combout\);

-- Location: LCCOMB_X8_Y10_N4
\cpu1|state~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~337_combout\ = (!\cpu1|state~325_combout\ & (!\cpu1|state~312_combout\ & (\cpu1|Mux28~13_combout\ & \cpu1|Selector405~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~325_combout\,
	datab => \cpu1|state~312_combout\,
	datac => \cpu1|Mux28~13_combout\,
	datad => \cpu1|Selector405~0_combout\,
	combout => \cpu1|state~337_combout\);

-- Location: FF_X8_Y10_N5
\cpu1|state.exg_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~337_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.exg_state~q\);

-- Location: LCCOMB_X8_Y14_N14
\cpu1|state~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~327_combout\ = (\cpu1|state.exg_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~327_combout\);

-- Location: FF_X8_Y14_N15
\cpu1|state.exg1_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~327_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.exg1_state~q\);

-- Location: LCCOMB_X8_Y14_N26
\cpu1|state~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~315_combout\ = (\cpu1|state.exg1_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg1_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~315_combout\);

-- Location: FF_X8_Y14_N27
\cpu1|state.exg2_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~315_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.exg2_state~q\);

-- Location: LCCOMB_X8_Y14_N22
\cpu1|WideOr56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr56~0_combout\ = (!\cpu1|state.exg2_state~q\ & (!\cpu1|state.exg1_state~q\ & !\cpu1|state.tfr_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.exg2_state~q\,
	datac => \cpu1|state.exg1_state~q\,
	datad => \cpu1|state.tfr_state~q\,
	combout => \cpu1|WideOr56~0_combout\);

-- Location: LCCOMB_X10_Y14_N22
\cpu1|Selector283~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector283~0_combout\ = ((\cpu1|WideOr56~0_combout\ & (!\cpu1|state.exg_state~q\ & !\cpu1|state.orcc_state~q\))) # (!\cpu1|Mux572~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr56~0_combout\,
	datab => \cpu1|Mux572~0_combout\,
	datac => \cpu1|state.exg_state~q\,
	datad => \cpu1|state.orcc_state~q\,
	combout => \cpu1|Selector283~0_combout\);

-- Location: LCCOMB_X6_Y20_N30
\cpu1|Selector283~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector283~2_combout\ = (\cpu1|Selector283~0_combout\ & (\cpu1|cc\(7) & ((\cpu1|Selector347~4_combout\) # (\cpu1|Selector347~6_combout\)))) # (!\cpu1|Selector283~0_combout\ & ((\cpu1|Selector347~4_combout\) # ((\cpu1|Selector347~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector283~0_combout\,
	datab => \cpu1|Selector347~4_combout\,
	datac => \cpu1|Selector347~6_combout\,
	datad => \cpu1|cc\(7),
	combout => \cpu1|Selector283~2_combout\);

-- Location: LCCOMB_X6_Y20_N16
\cpu1|Selector283~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector283~1_combout\ = (\cpu1|cc\(7) & (((\cpu1|pre_code[7]~0_combout\) # (!\cpu1|cc_ctrl.pull_cc~0_combout\)))) # (!\cpu1|cc\(7) & (!\cpu1|Mux577~0_combout\ & ((\cpu1|pre_code[7]~0_combout\) # (!\cpu1|cc_ctrl.pull_cc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(7),
	datab => \cpu1|Mux577~0_combout\,
	datac => \cpu1|cc_ctrl.pull_cc~0_combout\,
	datad => \cpu1|pre_code[7]~0_combout\,
	combout => \cpu1|Selector283~1_combout\);

-- Location: LCCOMB_X10_Y14_N0
\cpu1|alu_ctrl.alu_see~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|alu_ctrl.alu_see~0_combout\ = (\cpu1|state.int_entire_state~q\ & (((\cpu1|Mux28~2_combout\ & !\cpu1|op_code\(6))) # (!\cpu1|alu_ctrl.alu_tfr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~2_combout\,
	datab => \cpu1|op_code\(6),
	datac => \cpu1|alu_ctrl.alu_tfr~1_combout\,
	datad => \cpu1|state.int_entire_state~q\,
	combout => \cpu1|alu_ctrl.alu_see~0_combout\);

-- Location: LCCOMB_X6_Y20_N28
\cpu1|Selector283~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector283~3_combout\ = (\cpu1|alu_ctrl.alu_see~0_combout\) # ((\cpu1|cc\(7) & ((\cpu1|Selector392~0_combout\) # (\cpu1|alu_ctrl.alu_orcc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(7),
	datab => \cpu1|alu_ctrl.alu_see~0_combout\,
	datac => \cpu1|Selector392~0_combout\,
	datad => \cpu1|alu_ctrl.alu_orcc~0_combout\,
	combout => \cpu1|Selector283~3_combout\);

-- Location: LCCOMB_X6_Y20_N6
\cpu1|Selector283~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector283~4_combout\ = (\cpu1|Selector283~1_combout\ & ((\cpu1|Selector283~2_combout\) # ((\cpu1|Selector283~3_combout\) # (!\cpu1|Mux575~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector283~2_combout\,
	datab => \cpu1|Mux575~4_combout\,
	datac => \cpu1|Selector283~1_combout\,
	datad => \cpu1|Selector283~3_combout\,
	combout => \cpu1|Selector283~4_combout\);

-- Location: FF_X6_Y20_N7
\cpu1|cc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector283~4_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|cc\(7));

-- Location: LCCOMB_X12_Y17_N20
\cpu1|Selector331~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~0_combout\ = (\cpu1|Selector630~2_combout\ & ((\cpu1|sp\(15)) # ((\cpu1|sp\(7) & \cpu1|Selector629~1_combout\)))) # (!\cpu1|Selector630~2_combout\ & (((\cpu1|sp\(7) & \cpu1|Selector629~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector630~2_combout\,
	datab => \cpu1|sp\(15),
	datac => \cpu1|sp\(7),
	datad => \cpu1|Selector629~1_combout\,
	combout => \cpu1|Selector331~0_combout\);

-- Location: LCCOMB_X12_Y17_N26
\cpu1|Selector331~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~1_combout\ = (\cpu1|Selector628~1_combout\ & ((\cpu1|up\(15)) # ((\cpu1|up\(7) & \cpu1|Selector627~2_combout\)))) # (!\cpu1|Selector628~1_combout\ & (\cpu1|up\(7) & ((\cpu1|Selector627~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector628~1_combout\,
	datab => \cpu1|up\(7),
	datac => \cpu1|up\(15),
	datad => \cpu1|Selector627~2_combout\,
	combout => \cpu1|Selector331~1_combout\);

-- Location: LCCOMB_X12_Y17_N24
\cpu1|Selector331~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~2_combout\ = (\cpu1|yreg\(15) & ((\cpu1|Selector626~1_combout\) # ((\cpu1|yreg\(7) & \cpu1|Selector625~1_combout\)))) # (!\cpu1|yreg\(15) & (\cpu1|yreg\(7) & (\cpu1|Selector625~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(15),
	datab => \cpu1|yreg\(7),
	datac => \cpu1|Selector625~1_combout\,
	datad => \cpu1|Selector626~1_combout\,
	combout => \cpu1|Selector331~2_combout\);

-- Location: LCCOMB_X12_Y17_N12
\cpu1|Selector331~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~4_combout\ = (\cpu1|md\(15) & ((\cpu1|dout_ctrl.md_hi_dout~0_combout\) # ((\cpu1|acca\(7) & \cpu1|Selector621~3_combout\)))) # (!\cpu1|md\(15) & (\cpu1|acca\(7) & (\cpu1|Selector621~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(15),
	datab => \cpu1|acca\(7),
	datac => \cpu1|Selector621~3_combout\,
	datad => \cpu1|dout_ctrl.md_hi_dout~0_combout\,
	combout => \cpu1|Selector331~4_combout\);

-- Location: LCCOMB_X14_Y17_N4
\cpu1|Selector331~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~5_combout\ = (\cpu1|pc\(7) & ((\cpu1|WideOr285~combout\) # ((\cpu1|dp\(7) & \cpu1|WideOr272~combout\)))) # (!\cpu1|pc\(7) & (\cpu1|dp\(7) & (\cpu1|WideOr272~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|pc\(7),
	datab => \cpu1|dp\(7),
	datac => \cpu1|WideOr272~combout\,
	datad => \cpu1|WideOr285~combout\,
	combout => \cpu1|Selector331~5_combout\);

-- Location: LCCOMB_X14_Y13_N22
\cpu1|Selector331~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~6_combout\ = (\cpu1|accb\(7) & ((\cpu1|state.pshu_accb_state~q\) # ((\cpu1|state.pshs_accb_state~q\) # (\cpu1|Selector622~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_accb_state~q\,
	datab => \cpu1|accb\(7),
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|Selector622~0_combout\,
	combout => \cpu1|Selector331~6_combout\);

-- Location: LCCOMB_X14_Y17_N18
\cpu1|Selector331~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~7_combout\ = (\cpu1|Selector331~5_combout\) # ((\cpu1|Selector331~6_combout\) # ((\cpu1|WideOr286~0_combout\ & \cpu1|pc\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr286~0_combout\,
	datab => \cpu1|pc\(15),
	datac => \cpu1|Selector331~5_combout\,
	datad => \cpu1|Selector331~6_combout\,
	combout => \cpu1|Selector331~7_combout\);

-- Location: LCCOMB_X12_Y17_N30
\cpu1|Selector331~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~8_combout\ = (\cpu1|Selector331~4_combout\) # ((\cpu1|Selector331~7_combout\) # ((\cpu1|Selector631~2_combout\ & \cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector331~4_combout\,
	datab => \cpu1|Selector631~2_combout\,
	datac => \cpu1|md\(7),
	datad => \cpu1|Selector331~7_combout\,
	combout => \cpu1|Selector331~8_combout\);

-- Location: LCCOMB_X12_Y17_N10
\cpu1|Selector331~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~3_combout\ = (\cpu1|Selector623~1_combout\ & ((\cpu1|xreg\(7)) # ((\cpu1|xreg\(15) & \cpu1|Selector624~1_combout\)))) # (!\cpu1|Selector623~1_combout\ & (((\cpu1|xreg\(15) & \cpu1|Selector624~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector623~1_combout\,
	datab => \cpu1|xreg\(7),
	datac => \cpu1|xreg\(15),
	datad => \cpu1|Selector624~1_combout\,
	combout => \cpu1|Selector331~3_combout\);

-- Location: LCCOMB_X12_Y17_N28
\cpu1|Selector331~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~9_combout\ = (\cpu1|Selector331~1_combout\) # ((\cpu1|Selector331~2_combout\) # ((\cpu1|Selector331~8_combout\) # (\cpu1|Selector331~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector331~1_combout\,
	datab => \cpu1|Selector331~2_combout\,
	datac => \cpu1|Selector331~8_combout\,
	datad => \cpu1|Selector331~3_combout\,
	combout => \cpu1|Selector331~9_combout\);

-- Location: LCCOMB_X12_Y17_N6
\cpu1|Selector331~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector331~10_combout\ = (\cpu1|Selector331~0_combout\) # ((\cpu1|Selector331~9_combout\) # ((\cpu1|cc\(7) & !\cpu1|WideOr267~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|cc\(7),
	datab => \cpu1|Selector331~0_combout\,
	datac => \cpu1|WideOr267~combout\,
	datad => \cpu1|Selector331~9_combout\,
	combout => \cpu1|Selector331~10_combout\);

-- Location: LCCOMB_X19_Y15_N12
\mm1|tcount[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[0]~20_combout\ = \mm1|tcount\(0) $ (VCC)
-- \mm1|tcount[0]~21\ = CARRY(\mm1|tcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(0),
	datad => VCC,
	combout => \mm1|tcount[0]~20_combout\,
	cout => \mm1|tcount[0]~21\);

-- Location: LCCOMB_X19_Y17_N6
\mm1|tcount[13]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[13]~54_combout\ = (!\mm1|Equal2~6_combout\) # (!\mm1|tenable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tenable~q\,
	datac => \mm1|Equal2~6_combout\,
	combout => \mm1|tcount[13]~54_combout\);

-- Location: FF_X19_Y15_N13
\mm1|tcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[0]~20_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(0));

-- Location: LCCOMB_X19_Y15_N14
\mm1|tcount[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[1]~22_combout\ = (\mm1|tcount\(1) & (!\mm1|tcount[0]~21\)) # (!\mm1|tcount\(1) & ((\mm1|tcount[0]~21\) # (GND)))
-- \mm1|tcount[1]~23\ = CARRY((!\mm1|tcount[0]~21\) # (!\mm1|tcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(1),
	datad => VCC,
	cin => \mm1|tcount[0]~21\,
	combout => \mm1|tcount[1]~22_combout\,
	cout => \mm1|tcount[1]~23\);

-- Location: FF_X19_Y15_N15
\mm1|tcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[1]~22_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(1));

-- Location: LCCOMB_X19_Y15_N16
\mm1|tcount[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[2]~24_combout\ = (\mm1|tcount\(2) & (\mm1|tcount[1]~23\ $ (GND))) # (!\mm1|tcount\(2) & (!\mm1|tcount[1]~23\ & VCC))
-- \mm1|tcount[2]~25\ = CARRY((\mm1|tcount\(2) & !\mm1|tcount[1]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(2),
	datad => VCC,
	cin => \mm1|tcount[1]~23\,
	combout => \mm1|tcount[2]~24_combout\,
	cout => \mm1|tcount[2]~25\);

-- Location: FF_X19_Y15_N17
\mm1|tcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[2]~24_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(2));

-- Location: LCCOMB_X19_Y15_N18
\mm1|tcount[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[3]~26_combout\ = (\mm1|tcount\(3) & (!\mm1|tcount[2]~25\)) # (!\mm1|tcount\(3) & ((\mm1|tcount[2]~25\) # (GND)))
-- \mm1|tcount[3]~27\ = CARRY((!\mm1|tcount[2]~25\) # (!\mm1|tcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(3),
	datad => VCC,
	cin => \mm1|tcount[2]~25\,
	combout => \mm1|tcount[3]~26_combout\,
	cout => \mm1|tcount[3]~27\);

-- Location: FF_X19_Y15_N19
\mm1|tcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[3]~26_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(3));

-- Location: LCCOMB_X19_Y15_N20
\mm1|tcount[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[4]~28_combout\ = (\mm1|tcount\(4) & (\mm1|tcount[3]~27\ $ (GND))) # (!\mm1|tcount\(4) & (!\mm1|tcount[3]~27\ & VCC))
-- \mm1|tcount[4]~29\ = CARRY((\mm1|tcount\(4) & !\mm1|tcount[3]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(4),
	datad => VCC,
	cin => \mm1|tcount[3]~27\,
	combout => \mm1|tcount[4]~28_combout\,
	cout => \mm1|tcount[4]~29\);

-- Location: FF_X19_Y15_N21
\mm1|tcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[4]~28_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(4));

-- Location: LCCOMB_X19_Y15_N22
\mm1|tcount[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[5]~30_combout\ = (\mm1|tcount\(5) & (!\mm1|tcount[4]~29\)) # (!\mm1|tcount\(5) & ((\mm1|tcount[4]~29\) # (GND)))
-- \mm1|tcount[5]~31\ = CARRY((!\mm1|tcount[4]~29\) # (!\mm1|tcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(5),
	datad => VCC,
	cin => \mm1|tcount[4]~29\,
	combout => \mm1|tcount[5]~30_combout\,
	cout => \mm1|tcount[5]~31\);

-- Location: FF_X19_Y15_N23
\mm1|tcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[5]~30_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(5));

-- Location: LCCOMB_X19_Y15_N24
\mm1|tcount[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[6]~32_combout\ = (\mm1|tcount\(6) & (\mm1|tcount[5]~31\ $ (GND))) # (!\mm1|tcount\(6) & (!\mm1|tcount[5]~31\ & VCC))
-- \mm1|tcount[6]~33\ = CARRY((\mm1|tcount\(6) & !\mm1|tcount[5]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(6),
	datad => VCC,
	cin => \mm1|tcount[5]~31\,
	combout => \mm1|tcount[6]~32_combout\,
	cout => \mm1|tcount[6]~33\);

-- Location: FF_X19_Y15_N25
\mm1|tcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[6]~32_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(6));

-- Location: LCCOMB_X19_Y15_N26
\mm1|tcount[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[7]~34_combout\ = (\mm1|tcount\(7) & (!\mm1|tcount[6]~33\)) # (!\mm1|tcount\(7) & ((\mm1|tcount[6]~33\) # (GND)))
-- \mm1|tcount[7]~35\ = CARRY((!\mm1|tcount[6]~33\) # (!\mm1|tcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(7),
	datad => VCC,
	cin => \mm1|tcount[6]~33\,
	combout => \mm1|tcount[7]~34_combout\,
	cout => \mm1|tcount[7]~35\);

-- Location: FF_X19_Y15_N27
\mm1|tcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[7]~34_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(7));

-- Location: LCCOMB_X19_Y15_N28
\mm1|tcount[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[8]~36_combout\ = (\mm1|tcount\(8) & (\mm1|tcount[7]~35\ $ (GND))) # (!\mm1|tcount\(8) & (!\mm1|tcount[7]~35\ & VCC))
-- \mm1|tcount[8]~37\ = CARRY((\mm1|tcount\(8) & !\mm1|tcount[7]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(8),
	datad => VCC,
	cin => \mm1|tcount[7]~35\,
	combout => \mm1|tcount[8]~36_combout\,
	cout => \mm1|tcount[8]~37\);

-- Location: FF_X19_Y15_N29
\mm1|tcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[8]~36_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(8));

-- Location: LCCOMB_X19_Y15_N30
\mm1|tcount[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[9]~38_combout\ = (\mm1|tcount\(9) & (!\mm1|tcount[8]~37\)) # (!\mm1|tcount\(9) & ((\mm1|tcount[8]~37\) # (GND)))
-- \mm1|tcount[9]~39\ = CARRY((!\mm1|tcount[8]~37\) # (!\mm1|tcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(9),
	datad => VCC,
	cin => \mm1|tcount[8]~37\,
	combout => \mm1|tcount[9]~38_combout\,
	cout => \mm1|tcount[9]~39\);

-- Location: FF_X19_Y15_N31
\mm1|tcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[9]~38_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(9));

-- Location: LCCOMB_X19_Y14_N0
\mm1|tcount[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[10]~40_combout\ = (\mm1|tcount\(10) & (\mm1|tcount[9]~39\ $ (GND))) # (!\mm1|tcount\(10) & (!\mm1|tcount[9]~39\ & VCC))
-- \mm1|tcount[10]~41\ = CARRY((\mm1|tcount\(10) & !\mm1|tcount[9]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(10),
	datad => VCC,
	cin => \mm1|tcount[9]~39\,
	combout => \mm1|tcount[10]~40_combout\,
	cout => \mm1|tcount[10]~41\);

-- Location: FF_X19_Y14_N1
\mm1|tcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[10]~40_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(10));

-- Location: LCCOMB_X19_Y14_N2
\mm1|tcount[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[11]~42_combout\ = (\mm1|tcount\(11) & (!\mm1|tcount[10]~41\)) # (!\mm1|tcount\(11) & ((\mm1|tcount[10]~41\) # (GND)))
-- \mm1|tcount[11]~43\ = CARRY((!\mm1|tcount[10]~41\) # (!\mm1|tcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(11),
	datad => VCC,
	cin => \mm1|tcount[10]~41\,
	combout => \mm1|tcount[11]~42_combout\,
	cout => \mm1|tcount[11]~43\);

-- Location: FF_X19_Y14_N3
\mm1|tcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[11]~42_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(11));

-- Location: LCCOMB_X19_Y14_N4
\mm1|tcount[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[12]~44_combout\ = (\mm1|tcount\(12) & (\mm1|tcount[11]~43\ $ (GND))) # (!\mm1|tcount\(12) & (!\mm1|tcount[11]~43\ & VCC))
-- \mm1|tcount[12]~45\ = CARRY((\mm1|tcount\(12) & !\mm1|tcount[11]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(12),
	datad => VCC,
	cin => \mm1|tcount[11]~43\,
	combout => \mm1|tcount[12]~44_combout\,
	cout => \mm1|tcount[12]~45\);

-- Location: FF_X19_Y14_N5
\mm1|tcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[12]~44_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(12));

-- Location: LCCOMB_X19_Y14_N6
\mm1|tcount[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[13]~46_combout\ = (\mm1|tcount\(13) & (!\mm1|tcount[12]~45\)) # (!\mm1|tcount\(13) & ((\mm1|tcount[12]~45\) # (GND)))
-- \mm1|tcount[13]~47\ = CARRY((!\mm1|tcount[12]~45\) # (!\mm1|tcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(13),
	datad => VCC,
	cin => \mm1|tcount[12]~45\,
	combout => \mm1|tcount[13]~46_combout\,
	cout => \mm1|tcount[13]~47\);

-- Location: FF_X19_Y14_N7
\mm1|tcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[13]~46_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(13));

-- Location: LCCOMB_X19_Y14_N8
\mm1|tcount[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[14]~48_combout\ = (\mm1|tcount\(14) & (\mm1|tcount[13]~47\ $ (GND))) # (!\mm1|tcount\(14) & (!\mm1|tcount[13]~47\ & VCC))
-- \mm1|tcount[14]~49\ = CARRY((\mm1|tcount\(14) & !\mm1|tcount[13]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(14),
	datad => VCC,
	cin => \mm1|tcount[13]~47\,
	combout => \mm1|tcount[14]~48_combout\,
	cout => \mm1|tcount[14]~49\);

-- Location: FF_X19_Y14_N9
\mm1|tcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[14]~48_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(14));

-- Location: LCCOMB_X19_Y14_N10
\mm1|tcount[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[15]~50_combout\ = (\mm1|tcount\(15) & (!\mm1|tcount[14]~49\)) # (!\mm1|tcount\(15) & ((\mm1|tcount[14]~49\) # (GND)))
-- \mm1|tcount[15]~51\ = CARRY((!\mm1|tcount[14]~49\) # (!\mm1|tcount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(15),
	datad => VCC,
	cin => \mm1|tcount[14]~49\,
	combout => \mm1|tcount[15]~50_combout\,
	cout => \mm1|tcount[15]~51\);

-- Location: FF_X19_Y14_N11
\mm1|tcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[15]~50_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(15));

-- Location: LCCOMB_X19_Y14_N24
\mm1|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal2~5_combout\ = (\mm1|tcount\(15)) # (((\mm1|tcount\(12)) # (\mm1|tcount\(13))) # (!\mm1|tcount\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(15),
	datab => \mm1|tcount\(14),
	datac => \mm1|tcount\(12),
	datad => \mm1|tcount\(13),
	combout => \mm1|Equal2~5_combout\);

-- Location: LCCOMB_X19_Y15_N10
\mm1|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal2~2_combout\ = (\mm1|tcount\(7)) # (((\mm1|tcount\(6)) # (!\mm1|tcount\(5))) # (!\mm1|tcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(7),
	datab => \mm1|tcount\(4),
	datac => \mm1|tcount\(5),
	datad => \mm1|tcount\(6),
	combout => \mm1|Equal2~2_combout\);

-- Location: LCCOMB_X19_Y15_N4
\mm1|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal2~1_combout\ = (!\mm1|tcount\(2)) # (!\mm1|tcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(3),
	datad => \mm1|tcount\(2),
	combout => \mm1|Equal2~1_combout\);

-- Location: LCCOMB_X19_Y15_N8
\mm1|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal2~3_combout\ = (\mm1|Equal2~2_combout\) # ((\mm1|Equal2~1_combout\) # ((!\mm1|tcount\(0)) # (!\mm1|tcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Equal2~2_combout\,
	datab => \mm1|Equal2~1_combout\,
	datac => \mm1|tcount\(1),
	datad => \mm1|tcount\(0),
	combout => \mm1|Equal2~3_combout\);

-- Location: LCCOMB_X19_Y14_N22
\mm1|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal2~4_combout\ = ((\mm1|tcount\(11)) # ((\mm1|tcount\(8)) # (\mm1|tcount\(10)))) # (!\mm1|tcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(9),
	datab => \mm1|tcount\(11),
	datac => \mm1|tcount\(8),
	datad => \mm1|tcount\(10),
	combout => \mm1|Equal2~4_combout\);

-- Location: LCCOMB_X19_Y14_N12
\mm1|tcount[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[16]~52_combout\ = (\mm1|tcount\(16) & (\mm1|tcount[15]~51\ $ (GND))) # (!\mm1|tcount\(16) & (!\mm1|tcount[15]~51\ & VCC))
-- \mm1|tcount[16]~53\ = CARRY((\mm1|tcount\(16) & !\mm1|tcount[15]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(16),
	datad => VCC,
	cin => \mm1|tcount[15]~51\,
	combout => \mm1|tcount[16]~52_combout\,
	cout => \mm1|tcount[16]~53\);

-- Location: FF_X19_Y14_N13
\mm1|tcount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[16]~52_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(16));

-- Location: LCCOMB_X19_Y14_N14
\mm1|tcount[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[17]~55_combout\ = (\mm1|tcount\(17) & (!\mm1|tcount[16]~53\)) # (!\mm1|tcount\(17) & ((\mm1|tcount[16]~53\) # (GND)))
-- \mm1|tcount[17]~56\ = CARRY((!\mm1|tcount[16]~53\) # (!\mm1|tcount\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(17),
	datad => VCC,
	cin => \mm1|tcount[16]~53\,
	combout => \mm1|tcount[17]~55_combout\,
	cout => \mm1|tcount[17]~56\);

-- Location: FF_X19_Y14_N15
\mm1|tcount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[17]~55_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(17));

-- Location: LCCOMB_X19_Y14_N16
\mm1|tcount[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[18]~57_combout\ = (\mm1|tcount\(18) & (\mm1|tcount[17]~56\ $ (GND))) # (!\mm1|tcount\(18) & (!\mm1|tcount[17]~56\ & VCC))
-- \mm1|tcount[18]~58\ = CARRY((\mm1|tcount\(18) & !\mm1|tcount[17]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mm1|tcount\(18),
	datad => VCC,
	cin => \mm1|tcount[17]~56\,
	combout => \mm1|tcount[18]~57_combout\,
	cout => \mm1|tcount[18]~58\);

-- Location: FF_X19_Y14_N17
\mm1|tcount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[18]~57_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(18));

-- Location: LCCOMB_X19_Y14_N18
\mm1|tcount[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tcount[19]~59_combout\ = \mm1|tcount[18]~58\ $ (\mm1|tcount\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mm1|tcount\(19),
	cin => \mm1|tcount[18]~58\,
	combout => \mm1|tcount[19]~59_combout\);

-- Location: FF_X19_Y14_N19
\mm1|tcount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tcount[19]~59_combout\,
	clrn => \n_reset~input_o\,
	sclr => \mm1|tcount[13]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tcount\(19));

-- Location: LCCOMB_X19_Y14_N28
\mm1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal2~0_combout\ = (((!\mm1|tcount\(18)) # (!\mm1|tcount\(17))) # (!\mm1|tcount\(19))) # (!\mm1|tcount\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tcount\(16),
	datab => \mm1|tcount\(19),
	datac => \mm1|tcount\(17),
	datad => \mm1|tcount\(18),
	combout => \mm1|Equal2~0_combout\);

-- Location: LCCOMB_X19_Y14_N26
\mm1|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal2~6_combout\ = (\mm1|Equal2~5_combout\) # ((\mm1|Equal2~3_combout\) # ((\mm1|Equal2~4_combout\) # (\mm1|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Equal2~5_combout\,
	datab => \mm1|Equal2~3_combout\,
	datac => \mm1|Equal2~4_combout\,
	datad => \mm1|Equal2~0_combout\,
	combout => \mm1|Equal2~6_combout\);

-- Location: LCCOMB_X19_Y17_N18
\mm1|n_tint_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|n_tint_i~0_combout\ = (!\mm1|n_tint_i~q\ & ((\mm1|Equal2~6_combout\) # (!\mm1|tenable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tenable~q\,
	datac => \mm1|Equal2~6_combout\,
	datad => \mm1|n_tint_i~q\,
	combout => \mm1|n_tint_i~0_combout\);

-- Location: LCCOMB_X19_Y17_N16
\mm1|n_tint_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|n_tint_i~1_combout\ = (!\mm1|n_tint_i~0_combout\ & (((!\mm1|proc_reg~3_combout\) # (!\mm1|n_tint_i~q\)) # (!\cpu1|Selector331~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector331~10_combout\,
	datab => \mm1|n_tint_i~0_combout\,
	datac => \mm1|n_tint_i~q\,
	datad => \mm1|proc_reg~3_combout\,
	combout => \mm1|n_tint_i~1_combout\);

-- Location: FF_X19_Y17_N17
\mm1|n_tint_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|n_tint_i~1_combout\,
	clrn => \n_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|n_tint_i~q\);

-- Location: LCCOMB_X20_Y20_N0
\cpu1|process_22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|process_22~0_combout\ = (\cpu1|cc\(4)) # ((!\mm1|n_tint_i~q\ & (!\io1|n_int~0_combout\ & !\io2|n_int~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|n_tint_i~q\,
	datab => \cpu1|cc\(4),
	datac => \io1|n_int~0_combout\,
	datad => \io2|n_int~0_combout\,
	combout => \cpu1|process_22~0_combout\);

-- Location: LCCOMB_X11_Y14_N12
\cpu1|state~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~338_combout\ = (\cpu1|state.mulea_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|process_22~0_combout\,
	datab => \cpu1|state.mulea_state~q\,
	datac => \cpu1|Selector582~28_combout\,
	datad => \cpu1|state~314_combout\,
	combout => \cpu1|state~338_combout\);

-- Location: FF_X11_Y14_N13
\cpu1|state.muld_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~338_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.muld_state~q\);

-- Location: LCCOMB_X10_Y12_N12
\cpu1|state~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~340_combout\ = (\cpu1|state.muld_state~q\ & (((\cpu1|process_22~0_combout\ & !\cpu1|state~314_combout\)) # (!\cpu1|Selector582~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.muld_state~q\,
	datab => \cpu1|process_22~0_combout\,
	datac => \cpu1|state~314_combout\,
	datad => \cpu1|Selector582~28_combout\,
	combout => \cpu1|state~340_combout\);

-- Location: FF_X10_Y12_N13
\cpu1|state.mul0_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~340_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.mul0_state~q\);

-- Location: LCCOMB_X10_Y12_N22
\cpu1|WideOr87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr87~0_combout\ = (!\cpu1|state.mul0_state~q\ & (!\cpu1|state.mul1_state~q\ & (!\cpu1|state.mul2_state~q\ & !\cpu1|state.mul3_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.mul0_state~q\,
	datab => \cpu1|state.mul1_state~q\,
	datac => \cpu1|state.mul2_state~q\,
	datad => \cpu1|state.mul3_state~q\,
	combout => \cpu1|WideOr87~0_combout\);

-- Location: LCCOMB_X9_Y12_N2
\cpu1|Selector275~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector275~2_combout\ = (!\cpu1|Selector281~2_combout\ & ((\cpu1|md~2_combout\ & (\cpu1|pre_code[7]~0_combout\)) # (!\cpu1|md~2_combout\ & ((\cpu1|Selector380~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector281~2_combout\,
	datab => \cpu1|md~2_combout\,
	datac => \cpu1|pre_code[7]~0_combout\,
	datad => \cpu1|Selector380~8_combout\,
	combout => \cpu1|Selector275~2_combout\);

-- Location: LCCOMB_X9_Y12_N12
\cpu1|Selector275~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector275~3_combout\ = (\cpu1|Selector275~2_combout\) # ((\cpu1|md\(6) & ((!\cpu1|WideOr87~1_combout\) # (!\cpu1|WideOr87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr87~0_combout\,
	datab => \cpu1|md\(6),
	datac => \cpu1|WideOr87~1_combout\,
	datad => \cpu1|Selector275~2_combout\,
	combout => \cpu1|Selector275~3_combout\);

-- Location: FF_X9_Y12_N13
\cpu1|md[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector275~3_combout\,
	ena => \cpu1|md[14]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|md\(7));

-- Location: LCCOMB_X9_Y12_N20
\cpu1|Mux330~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux330~1_combout\ = (\cpu1|md\(2) & ((!\cpu1|Mux330~0_combout\))) # (!\cpu1|md\(2) & (\cpu1|md\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datac => \cpu1|md\(2),
	datad => \cpu1|Mux330~0_combout\,
	combout => \cpu1|Mux330~1_combout\);

-- Location: LCCOMB_X9_Y12_N8
\cpu1|Selector580~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector580~0_combout\ = (\cpu1|state.indexed_state~q\ & (((\cpu1|Mux330~1_combout\) # (!\cpu1|md\(3))) # (!\cpu1|md\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(7),
	datab => \cpu1|md\(3),
	datac => \cpu1|state.indexed_state~q\,
	datad => \cpu1|Mux330~1_combout\,
	combout => \cpu1|Selector580~0_combout\);

-- Location: LCCOMB_X11_Y10_N14
\cpu1|Selector423~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector423~0_combout\ = (\cpu1|Selector580~0_combout\) # (!\cpu1|WideOr82~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector580~0_combout\,
	datad => \cpu1|WideOr82~2_combout\,
	combout => \cpu1|Selector423~0_combout\);

-- Location: LCCOMB_X9_Y14_N16
\cpu1|Selector179~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector179~0_combout\ = (\cpu1|Selector423~0_combout\ & ((\cpu1|Selector381~7_combout\) # ((!\cpu1|Selector185~0_combout\ & \cpu1|pre_code[6]~1_combout\)))) # (!\cpu1|Selector423~0_combout\ & (!\cpu1|Selector185~0_combout\ & 
-- ((\cpu1|pre_code[6]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector423~0_combout\,
	datab => \cpu1|Selector185~0_combout\,
	datac => \cpu1|Selector381~7_combout\,
	datad => \cpu1|pre_code[6]~1_combout\,
	combout => \cpu1|Selector179~0_combout\);

-- Location: FF_X9_Y14_N17
\cpu1|ea[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|Selector179~0_combout\,
	ena => \cpu1|ea[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|ea\(6));

-- Location: LCCOMB_X11_Y12_N24
\cpu1|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Equal4~0_combout\ = (!\cpu1|ea\(6) & !\cpu1|ea\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ea\(6),
	datad => \cpu1|ea\(5),
	combout => \cpu1|Equal4~0_combout\);

-- Location: LCCOMB_X17_Y13_N14
\cpu1|lic~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~15_combout\ = (\cpu1|Equal4~0_combout\ & (!\cpu1|ea\(7) & (\cpu1|Equal4~1_combout\ & !\cpu1|ea\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Equal4~0_combout\,
	datab => \cpu1|ea\(7),
	datac => \cpu1|Equal4~1_combout\,
	datad => \cpu1|ea\(2),
	combout => \cpu1|lic~15_combout\);

-- Location: LCCOMB_X14_Y10_N2
\cpu1|lic~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~16_combout\ = (!\cpu1|ea\(0) & \cpu1|lic~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ea\(0),
	datad => \cpu1|lic~10_combout\,
	combout => \cpu1|lic~16_combout\);

-- Location: LCCOMB_X14_Y10_N12
\cpu1|state~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~410_combout\ = (\cpu1|lic~15_combout\ & (((\cpu1|lic~16_combout\) # (!\cpu1|state.pshs_uph_state~q\)))) # (!\cpu1|lic~15_combout\ & (!\cpu1|state.puls_acca_state~q\ & ((\cpu1|lic~16_combout\) # (!\cpu1|state.pshs_uph_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|lic~15_combout\,
	datab => \cpu1|state.puls_acca_state~q\,
	datac => \cpu1|state.pshs_uph_state~q\,
	datad => \cpu1|lic~16_combout\,
	combout => \cpu1|state~410_combout\);

-- Location: LCCOMB_X5_Y10_N10
\cpu1|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector4~1_combout\ = ((!\cpu1|state.lbranch_state~q\ & (!\cpu1|state.cwai_state~q\ & \cpu1|WideOr72~5_combout\))) # (!\cpu1|Selector428~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.lbranch_state~q\,
	datab => \cpu1|Selector428~3_combout\,
	datac => \cpu1|state.cwai_state~q\,
	datad => \cpu1|WideOr72~5_combout\,
	combout => \cpu1|Selector4~1_combout\);

-- Location: LCCOMB_X5_Y10_N22
\cpu1|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector4~2_combout\ = (\cpu1|Selector4~1_combout\ & (((\cpu1|saved_state.fetch_state~q\) # (!\cpu1|Selector428~4_combout\)))) # (!\cpu1|Selector4~1_combout\ & (!\cpu1|Selector427~4_combout\ & ((\cpu1|saved_state.fetch_state~q\) # 
-- (!\cpu1|Selector428~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector4~1_combout\,
	datab => \cpu1|Selector427~4_combout\,
	datac => \cpu1|saved_state.fetch_state~q\,
	datad => \cpu1|Selector428~4_combout\,
	combout => \cpu1|Selector4~2_combout\);

-- Location: FF_X5_Y10_N23
\cpu1|saved_state.fetch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector4~2_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|saved_state.fetch_state~q\);

-- Location: LCCOMB_X10_Y13_N6
\cpu1|state~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~407_combout\ = (\cpu1|md\(1) & ((\cpu1|Selector433~0_combout\) # ((\cpu1|Selector433~1_combout\ & !\cpu1|md\(4))))) # (!\cpu1|md\(1) & (\cpu1|Selector433~1_combout\ & (!\cpu1|md\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(1),
	datab => \cpu1|Selector433~1_combout\,
	datac => \cpu1|md\(4),
	datad => \cpu1|Selector433~0_combout\,
	combout => \cpu1|state~407_combout\);

-- Location: LCCOMB_X10_Y13_N4
\cpu1|state~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~408_combout\ = (\cpu1|state.indexed_state~q\ & (((\cpu1|md\(7) & !\cpu1|state~407_combout\)) # (!\cpu1|saved_state.fetch_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexed_state~q\,
	datab => \cpu1|saved_state.fetch_state~q\,
	datac => \cpu1|md\(7),
	datad => \cpu1|state~407_combout\,
	combout => \cpu1|state~408_combout\);

-- Location: LCCOMB_X14_Y10_N8
\cpu1|state~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~409_combout\ = (!\cpu1|state~408_combout\ & (((!\cpu1|ea\(0) & \cpu1|lic~10_combout\)) # (!\cpu1|state.pshu_sph_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_sph_state~q\,
	datab => \cpu1|state~408_combout\,
	datac => \cpu1|ea\(0),
	datad => \cpu1|lic~10_combout\,
	combout => \cpu1|state~409_combout\);

-- Location: LCCOMB_X5_Y13_N8
\cpu1|state~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~411_combout\ = (\cpu1|state.postincr1_state~q\ & (!\cpu1|md\(4) & ((\cpu1|saved_state.fetch_state~q\)))) # (!\cpu1|state.postincr1_state~q\ & (((!\cpu1|md\(4) & \cpu1|saved_state.fetch_state~q\)) # (!\cpu1|state.postincr2_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.postincr1_state~q\,
	datab => \cpu1|md\(4),
	datac => \cpu1|state.postincr2_state~q\,
	datad => \cpu1|saved_state.fetch_state~q\,
	combout => \cpu1|state~411_combout\);

-- Location: LCCOMB_X10_Y9_N26
\cpu1|state~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~412_combout\ = (\cpu1|state~411_combout\ & (!\cpu1|Selector425~0_combout\ & ((!\cpu1|ea\(7)) # (!\cpu1|state.puls_upl_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_upl_state~q\,
	datab => \cpu1|state~411_combout\,
	datac => \cpu1|ea\(7),
	datad => \cpu1|Selector425~0_combout\,
	combout => \cpu1|state~412_combout\);

-- Location: LCCOMB_X10_Y9_N24
\cpu1|Selector579~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector579~3_combout\ = (\cpu1|ea\(7) & \cpu1|state.pulu_spl_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|ea\(7),
	datad => \cpu1|state.pulu_spl_state~q\,
	combout => \cpu1|Selector579~3_combout\);

-- Location: LCCOMB_X10_Y9_N8
\cpu1|state~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~413_combout\ = (!\cpu1|Selector579~3_combout\ & (((!\cpu1|ea\(4) & \cpu1|saved_state.fetch_state~q\)) # (!\cpu1|state.index8_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.index8_state~q\,
	datab => \cpu1|Selector579~3_combout\,
	datac => \cpu1|ea\(4),
	datad => \cpu1|saved_state.fetch_state~q\,
	combout => \cpu1|state~413_combout\);

-- Location: LCCOMB_X4_Y13_N12
\cpu1|Selector433~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector433~3_combout\ = (((!\cpu1|Mux138~0_combout\ & !\cpu1|Mux51~0_combout\)) # (!\cpu1|Mux137~0_combout\)) # (!\cpu1|state.decode3_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode3_state~q\,
	datab => \cpu1|Mux138~0_combout\,
	datac => \cpu1|Mux51~0_combout\,
	datad => \cpu1|Mux137~0_combout\,
	combout => \cpu1|Selector433~3_combout\);

-- Location: LCCOMB_X14_Y11_N24
\cpu1|state~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~414_combout\ = ((!\cpu1|state.puls_accb_state~q\ & !\cpu1|state.pulu_accb_state~q\)) # (!\cpu1|lic~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|state.puls_accb_state~q\,
	datac => \cpu1|state.pulu_accb_state~q\,
	datad => \cpu1|lic~18_combout\,
	combout => \cpu1|state~414_combout\);

-- Location: LCCOMB_X10_Y9_N30
\cpu1|state~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~415_combout\ = (\cpu1|Selector433~3_combout\ & (\cpu1|state~414_combout\ & ((\cpu1|saved_state.fetch_state~q\) # (!\cpu1|WideOr97~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr97~combout\,
	datab => \cpu1|Selector433~3_combout\,
	datac => \cpu1|state~414_combout\,
	datad => \cpu1|saved_state.fetch_state~q\,
	combout => \cpu1|state~415_combout\);

-- Location: LCCOMB_X10_Y9_N20
\cpu1|Selector433~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector433~4_combout\ = ((!\cpu1|ea\(6) & (!\cpu1|ea\(7) & !\cpu1|ea\(5)))) # (!\cpu1|state.pulu_ixl_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_ixl_state~q\,
	datab => \cpu1|ea\(6),
	datac => \cpu1|ea\(7),
	datad => \cpu1|ea\(5),
	combout => \cpu1|Selector433~4_combout\);

-- Location: LCCOMB_X10_Y9_N10
\cpu1|state~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~416_combout\ = (\cpu1|Selector433~4_combout\ & ((\cpu1|lic~8_combout\) # ((!\cpu1|state.pulu_dp_state~q\ & !\cpu1|state.puls_dp_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_dp_state~q\,
	datab => \cpu1|lic~8_combout\,
	datac => \cpu1|state.puls_dp_state~q\,
	datad => \cpu1|Selector433~4_combout\,
	combout => \cpu1|state~416_combout\);

-- Location: LCCOMB_X15_Y10_N24
\cpu1|state~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~417_combout\ = (\cpu1|ea\(6) & (!\cpu1|state.pulu_iyl_state~q\ & ((!\cpu1|state.puls_iyl_state~q\)))) # (!\cpu1|ea\(6) & (((!\cpu1|state.pulu_iyl_state~q\ & !\cpu1|state.puls_iyl_state~q\)) # (!\cpu1|ea\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|ea\(6),
	datab => \cpu1|state.pulu_iyl_state~q\,
	datac => \cpu1|ea\(7),
	datad => \cpu1|state.puls_iyl_state~q\,
	combout => \cpu1|state~417_combout\);

-- Location: LCCOMB_X10_Y9_N16
\cpu1|state~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~418_combout\ = (\cpu1|state~417_combout\ & (((\cpu1|Equal4~0_combout\ & !\cpu1|ea\(7))) # (!\cpu1|state.puls_ixl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~417_combout\,
	datab => \cpu1|Equal4~0_combout\,
	datac => \cpu1|ea\(7),
	datad => \cpu1|state.puls_ixl_state~q\,
	combout => \cpu1|state~418_combout\);

-- Location: LCCOMB_X10_Y10_N30
\cpu1|state~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~419_combout\ = (\cpu1|state.indexaddr2_state~q\ & (\cpu1|saved_state.fetch_state~q\ & (!\cpu1|ea\(4)))) # (!\cpu1|state.indexaddr2_state~q\ & (((\cpu1|saved_state.fetch_state~q\ & !\cpu1|ea\(4))) # (!\cpu1|state.pcrel16_2_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.indexaddr2_state~q\,
	datab => \cpu1|saved_state.fetch_state~q\,
	datac => \cpu1|ea\(4),
	datad => \cpu1|state.pcrel16_2_state~q\,
	combout => \cpu1|state~419_combout\);

-- Location: LCCOMB_X10_Y10_N6
\cpu1|state~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~420_combout\ = (\cpu1|state.index16_2_state~q\ & (((!\cpu1|ea\(4) & \cpu1|saved_state.fetch_state~q\)))) # (!\cpu1|state.index16_2_state~q\ & (((!\cpu1|ea\(4) & \cpu1|saved_state.fetch_state~q\)) # (!\cpu1|state.pcrel8_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.index16_2_state~q\,
	datab => \cpu1|state.pcrel8_state~q\,
	datac => \cpu1|ea\(4),
	datad => \cpu1|saved_state.fetch_state~q\,
	combout => \cpu1|state~420_combout\);

-- Location: LCCOMB_X10_Y9_N22
\cpu1|state~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~421_combout\ = (\cpu1|state~416_combout\ & (\cpu1|state~418_combout\ & (\cpu1|state~419_combout\ & \cpu1|state~420_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~416_combout\,
	datab => \cpu1|state~418_combout\,
	datac => \cpu1|state~419_combout\,
	datad => \cpu1|state~420_combout\,
	combout => \cpu1|state~421_combout\);

-- Location: LCCOMB_X10_Y9_N0
\cpu1|state~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~422_combout\ = (\cpu1|state~412_combout\ & (\cpu1|state~413_combout\ & (\cpu1|state~415_combout\ & \cpu1|state~421_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~412_combout\,
	datab => \cpu1|state~413_combout\,
	datac => \cpu1|state~415_combout\,
	datad => \cpu1|state~421_combout\,
	combout => \cpu1|state~422_combout\);

-- Location: LCCOMB_X14_Y10_N22
\cpu1|state~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~423_combout\ = (\cpu1|state~410_combout\ & (\cpu1|state~409_combout\ & (\cpu1|state~422_combout\ & \cpu1|state~374_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~410_combout\,
	datab => \cpu1|state~409_combout\,
	datac => \cpu1|state~422_combout\,
	datad => \cpu1|state~374_combout\,
	combout => \cpu1|state~423_combout\);

-- Location: LCCOMB_X10_Y13_N28
\cpu1|WideOr101~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~8_combout\ = (((!\cpu1|WideOr101~6_combout\) # (!\cpu1|Selector582~9_combout\)) # (!\cpu1|WideOr96~0_combout\)) # (!\cpu1|WideOr101~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr101~2_combout\,
	datab => \cpu1|WideOr96~0_combout\,
	datac => \cpu1|Selector582~9_combout\,
	datad => \cpu1|WideOr101~6_combout\,
	combout => \cpu1|WideOr101~8_combout\);

-- Location: LCCOMB_X8_Y12_N28
\cpu1|WideOr101~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~9_combout\ = (\cpu1|state.decode3_state~q\) # ((\cpu1|state.vect_lo_state~q\) # ((\cpu1|state.decode1_state~q\) # (\cpu1|state.decode2_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode3_state~q\,
	datab => \cpu1|state.vect_lo_state~q\,
	datac => \cpu1|state.decode1_state~q\,
	datad => \cpu1|state.decode2_state~q\,
	combout => \cpu1|WideOr101~9_combout\);

-- Location: LCCOMB_X15_Y10_N28
\cpu1|WideOr101~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~10_combout\ = (((\cpu1|WideOr101~9_combout\) # (!\cpu1|WideOr101~3_combout\)) # (!\cpu1|WideOr101~7_combout\)) # (!\cpu1|WideOr101~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr101~4_combout\,
	datab => \cpu1|WideOr101~7_combout\,
	datac => \cpu1|WideOr101~9_combout\,
	datad => \cpu1|WideOr101~3_combout\,
	combout => \cpu1|WideOr101~10_combout\);

-- Location: LCCOMB_X12_Y12_N2
\cpu1|state~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~396_combout\ = (\cpu1|state.pulu_state~q\ & (\cpu1|lic~11_combout\ & ((!\cpu1|ea\(0))))) # (!\cpu1|state.pulu_state~q\ & (((\cpu1|lic~11_combout\ & !\cpu1|ea\(0))) # (!\cpu1|state.puls_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_state~q\,
	datab => \cpu1|lic~11_combout\,
	datac => \cpu1|state.puls_state~q\,
	datad => \cpu1|ea\(0),
	combout => \cpu1|state~396_combout\);

-- Location: LCCOMB_X12_Y12_N4
\cpu1|state~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~397_combout\ = (\cpu1|state~396_combout\ & (((!\cpu1|state.pshu_state~q\ & !\cpu1|state.pshs_state~q\)) # (!\cpu1|lic~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_state~q\,
	datab => \cpu1|state~396_combout\,
	datac => \cpu1|state.pshs_state~q\,
	datad => \cpu1|lic~12_combout\,
	combout => \cpu1|state~397_combout\);

-- Location: LCCOMB_X12_Y12_N10
\cpu1|WideOr101~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~11_combout\ = (\cpu1|state.pulu_state~q\) # ((\cpu1|state.puls_upl_state~q\) # ((\cpu1|state.puls_state~q\) # (\cpu1|state.puls_iyl_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pulu_state~q\,
	datab => \cpu1|state.puls_upl_state~q\,
	datac => \cpu1|state.puls_state~q\,
	datad => \cpu1|state.puls_iyl_state~q\,
	combout => \cpu1|WideOr101~11_combout\);

-- Location: LCCOMB_X12_Y12_N0
\cpu1|WideOr101~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr101~12_combout\ = (\cpu1|state.single_op_exec_state~q\) # (((\cpu1|state.puls_ixl_state~q\) # (\cpu1|WideOr101~11_combout\)) # (!\cpu1|WideOr101~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.single_op_exec_state~q\,
	datab => \cpu1|WideOr101~0_combout\,
	datac => \cpu1|state.puls_ixl_state~q\,
	datad => \cpu1|WideOr101~11_combout\,
	combout => \cpu1|WideOr101~12_combout\);

-- Location: LCCOMB_X12_Y12_N30
\cpu1|state~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~398_combout\ = (\cpu1|state~397_combout\ & ((\cpu1|WideOr101~8_combout\) # ((\cpu1|WideOr101~10_combout\) # (\cpu1|WideOr101~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr101~8_combout\,
	datab => \cpu1|WideOr101~10_combout\,
	datac => \cpu1|state~397_combout\,
	datad => \cpu1|WideOr101~12_combout\,
	combout => \cpu1|state~398_combout\);

-- Location: LCCOMB_X12_Y11_N2
\cpu1|Selector433~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector433~2_combout\ = (\cpu1|op_code\(7) & ((\cpu1|Mux128~2_combout\ & (!\cpu1|Mux35~0_combout\)) # (!\cpu1|Mux128~2_combout\ & ((!\cpu1|Mux115~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(7),
	datab => \cpu1|Mux35~0_combout\,
	datac => \cpu1|Mux128~2_combout\,
	datad => \cpu1|Mux115~0_combout\,
	combout => \cpu1|Selector433~2_combout\);

-- Location: LCCOMB_X12_Y11_N16
\cpu1|state~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~405_combout\ = (\cpu1|state~404_combout\ & ((\cpu1|Mux128~1_combout\) # ((\cpu1|Selector433~2_combout\) # (!\cpu1|state.decode2_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux128~1_combout\,
	datab => \cpu1|Selector433~2_combout\,
	datac => \cpu1|state.decode2_state~q\,
	datad => \cpu1|state~404_combout\,
	combout => \cpu1|state~405_combout\);

-- Location: LCCOMB_X14_Y10_N18
\cpu1|lic~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|lic~14_combout\ = (!\cpu1|ea\(0) & (!\cpu1|ea\(6) & \cpu1|lic~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|ea\(0),
	datac => \cpu1|ea\(6),
	datad => \cpu1|lic~10_combout\,
	combout => \cpu1|lic~14_combout\);

-- Location: LCCOMB_X14_Y10_N14
\cpu1|state~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~400_combout\ = (\cpu1|state.puls_cc_state~q\ & (\cpu1|lic~11_combout\ & ((\cpu1|lic~14_combout\) # (!\cpu1|state.pshs_pch_state~q\)))) # (!\cpu1|state.puls_cc_state~q\ & (((\cpu1|lic~14_combout\)) # (!\cpu1|state.pshs_pch_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.puls_cc_state~q\,
	datab => \cpu1|state.pshs_pch_state~q\,
	datac => \cpu1|lic~11_combout\,
	datad => \cpu1|lic~14_combout\,
	combout => \cpu1|state~400_combout\);

-- Location: LCCOMB_X14_Y10_N4
\cpu1|state~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~399_combout\ = (\cpu1|lic~11_combout\ & (((\cpu1|lic~14_combout\)) # (!\cpu1|state.pshu_pch_state~q\))) # (!\cpu1|lic~11_combout\ & (!\cpu1|state.pulu_cc_state~q\ & ((\cpu1|lic~14_combout\) # (!\cpu1|state.pshu_pch_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|lic~11_combout\,
	datab => \cpu1|state.pshu_pch_state~q\,
	datac => \cpu1|state.pulu_cc_state~q\,
	datad => \cpu1|lic~14_combout\,
	combout => \cpu1|state~399_combout\);

-- Location: LCCOMB_X14_Y10_N28
\cpu1|state~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~401_combout\ = (\cpu1|Mux68~3_combout\ & (((\cpu1|lic~15_combout\) # (!\cpu1|state.pulu_acca_state~q\)))) # (!\cpu1|Mux68~3_combout\ & (!\cpu1|state.decode1_state~q\ & ((\cpu1|lic~15_combout\) # (!\cpu1|state.pulu_acca_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux68~3_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|state.pulu_acca_state~q\,
	datad => \cpu1|lic~15_combout\,
	combout => \cpu1|state~401_combout\);

-- Location: LCCOMB_X14_Y10_N26
\cpu1|state~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~406_combout\ = (\cpu1|state~405_combout\ & (\cpu1|state~400_combout\ & (\cpu1|state~399_combout\ & \cpu1|state~401_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~405_combout\,
	datab => \cpu1|state~400_combout\,
	datac => \cpu1|state~399_combout\,
	datad => \cpu1|state~401_combout\,
	combout => \cpu1|state~406_combout\);

-- Location: LCCOMB_X11_Y10_N8
\cpu1|state~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~424_combout\ = (\cpu1|state~423_combout\ & (!\cpu1|state~312_combout\ & (\cpu1|state~398_combout\ & \cpu1|state~406_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state~423_combout\,
	datab => \cpu1|state~312_combout\,
	datac => \cpu1|state~398_combout\,
	datad => \cpu1|state~406_combout\,
	combout => \cpu1|state~424_combout\);

-- Location: FF_X10_Y10_N15
\cpu1|state.fetch_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \cpu1|state~424_combout\,
	clrn => \n_reset~input_o\,
	sload => VCC,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.fetch_state~q\);

-- Location: LCCOMB_X11_Y13_N16
\cpu1|Selector314~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector314~2_combout\ = (!\cpu1|state.fetch_state~q\ & \cpu1|state.reset_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|state.fetch_state~q\,
	datad => \cpu1|state.reset_state~q\,
	combout => \cpu1|Selector314~2_combout\);

-- Location: LCCOMB_X8_Y11_N10
\cpu1|Selector401~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector401~0_combout\ = (\cpu1|state.decode1_state~q\ & (((\cpu1|Mux1~0_combout\) # (!\cpu1|Equal2~3_combout\)))) # (!\cpu1|state.decode1_state~q\ & (\cpu1|Selector314~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector314~2_combout\,
	datab => \cpu1|state.decode1_state~q\,
	datac => \cpu1|Equal2~3_combout\,
	datad => \cpu1|Mux1~0_combout\,
	combout => \cpu1|Selector401~0_combout\);

-- Location: LCCOMB_X10_Y11_N6
\cpu1|Selector303~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector303~0_combout\ = (\cpu1|Selector401~0_combout\ & ((\cpu1|op_code\(3)) # ((\cpu1|Selector400~0_combout\ & \cpu1|pre_code[3]~4_combout\)))) # (!\cpu1|Selector401~0_combout\ & (\cpu1|Selector400~0_combout\ & ((\cpu1|pre_code[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector401~0_combout\,
	datab => \cpu1|Selector400~0_combout\,
	datac => \cpu1|op_code\(3),
	datad => \cpu1|pre_code[3]~4_combout\,
	combout => \cpu1|Selector303~0_combout\);

-- Location: FF_X10_Y11_N7
\cpu1|op_code[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector303~0_combout\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|op_code\(3));

-- Location: LCCOMB_X7_Y11_N2
\cpu1|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux1~0_combout\ = (\cpu1|op_code\(3)) # ((\cpu1|op_code\(1)) # (\cpu1|op_code\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|op_code\(3),
	datac => \cpu1|op_code\(1),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux1~0_combout\);

-- Location: LCCOMB_X8_Y11_N0
\cpu1|Selector400~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector400~0_combout\ = (\cpu1|state.fetch_state~q\) # ((!\cpu1|Mux1~0_combout\ & (\cpu1|Equal2~3_combout\ & \cpu1|state.decode1_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux1~0_combout\,
	datab => \cpu1|state.fetch_state~q\,
	datac => \cpu1|Equal2~3_combout\,
	datad => \cpu1|state.decode1_state~q\,
	combout => \cpu1|Selector400~0_combout\);

-- Location: LCCOMB_X10_Y11_N2
\cpu1|Selector305~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector305~0_combout\ = (\cpu1|pre_code[1]~5_combout\) # (!\cpu1|Selector400~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector400~0_combout\,
	datad => \cpu1|pre_code[1]~5_combout\,
	combout => \cpu1|Selector305~0_combout\);

-- Location: FF_X10_Y11_N3
\cpu1|op_code[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \cpu1|Selector305~0_combout\,
	ena => \cpu1|op_code[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|op_code\(1));

-- Location: LCCOMB_X11_Y15_N10
\cpu1|Mux28~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Mux28~15_combout\ = (!\cpu1|op_code\(1) & (\cpu1|op_code\(0) & (!\cpu1|op_code\(3) & !\cpu1|op_code\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|op_code\(1),
	datab => \cpu1|op_code\(0),
	datac => \cpu1|op_code\(3),
	datad => \cpu1|op_code\(2),
	combout => \cpu1|Mux28~15_combout\);

-- Location: LCCOMB_X9_Y10_N0
\cpu1|state~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|state~392_combout\ = (\cpu1|Mux28~15_combout\ & (\cpu1|Selector405~0_combout\ & (!\cpu1|state~312_combout\ & !\cpu1|state~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Mux28~15_combout\,
	datab => \cpu1|Selector405~0_combout\,
	datac => \cpu1|state~312_combout\,
	datad => \cpu1|state~325_combout\,
	combout => \cpu1|state~392_combout\);

-- Location: FF_X9_Y10_N1
\cpu1|state.decode3_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cpu1|state~392_combout\,
	clrn => \n_reset~input_o\,
	ena => \ALT_INV_hold~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cpu1|state.decode3_state~q\);

-- Location: LCCOMB_X12_Y13_N26
\cpu1|WideOr267~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr267~0_combout\ = (\cpu1|state.pull_return_lo_state~q\) # ((\cpu1|state.dual_op_write8_state~q\) # ((\cpu1|state.dual_op_write16_state~q\) # (\cpu1|state.push_return_hi_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pull_return_lo_state~q\,
	datab => \cpu1|state.dual_op_write8_state~q\,
	datac => \cpu1|state.dual_op_write16_state~q\,
	datad => \cpu1|state.push_return_hi_state~q\,
	combout => \cpu1|WideOr267~0_combout\);

-- Location: LCCOMB_X12_Y13_N14
\cpu1|WideOr267\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|WideOr267~combout\ = (\cpu1|state.decode3_state~q\) # (((\cpu1|WideOr267~0_combout\) # (!\cpu1|WideOr267~1_combout\)) # (!\cpu1|addr~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.decode3_state~q\,
	datab => \cpu1|addr~1_combout\,
	datac => \cpu1|WideOr267~0_combout\,
	datad => \cpu1|WideOr267~1_combout\,
	combout => \cpu1|WideOr267~combout\);

-- Location: LCCOMB_X16_Y15_N16
\cpu1|Selector338~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~0_combout\ = (\cpu1|sp\(0) & ((\cpu1|Selector629~1_combout\) # ((\cpu1|Selector630~2_combout\ & \cpu1|sp\(8))))) # (!\cpu1|sp\(0) & (((\cpu1|Selector630~2_combout\ & \cpu1|sp\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|sp\(0),
	datab => \cpu1|Selector629~1_combout\,
	datac => \cpu1|Selector630~2_combout\,
	datad => \cpu1|sp\(8),
	combout => \cpu1|Selector338~0_combout\);

-- Location: LCCOMB_X16_Y19_N26
\cpu1|Selector338~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~3_combout\ = (\cpu1|Selector624~1_combout\ & ((\cpu1|xreg\(8)) # ((\cpu1|xreg\(0) & \cpu1|Selector623~1_combout\)))) # (!\cpu1|Selector624~1_combout\ & (\cpu1|xreg\(0) & ((\cpu1|Selector623~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector624~1_combout\,
	datab => \cpu1|xreg\(0),
	datac => \cpu1|xreg\(8),
	datad => \cpu1|Selector623~1_combout\,
	combout => \cpu1|Selector338~3_combout\);

-- Location: LCCOMB_X16_Y19_N2
\cpu1|Selector338~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~1_combout\ = (\cpu1|up\(0) & ((\cpu1|Selector627~2_combout\) # ((\cpu1|up\(8) & \cpu1|Selector628~1_combout\)))) # (!\cpu1|up\(0) & (\cpu1|up\(8) & ((\cpu1|Selector628~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|up\(0),
	datab => \cpu1|up\(8),
	datac => \cpu1|Selector627~2_combout\,
	datad => \cpu1|Selector628~1_combout\,
	combout => \cpu1|Selector338~1_combout\);

-- Location: LCCOMB_X16_Y19_N8
\cpu1|Selector338~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~2_combout\ = (\cpu1|yreg\(8) & ((\cpu1|Selector626~1_combout\) # ((\cpu1|Selector625~1_combout\ & \cpu1|yreg\(0))))) # (!\cpu1|yreg\(8) & (\cpu1|Selector625~1_combout\ & (\cpu1|yreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|yreg\(8),
	datab => \cpu1|Selector625~1_combout\,
	datac => \cpu1|yreg\(0),
	datad => \cpu1|Selector626~1_combout\,
	combout => \cpu1|Selector338~2_combout\);

-- Location: LCCOMB_X15_Y19_N26
\cpu1|Selector338~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~4_combout\ = (\cpu1|acca\(0) & ((\cpu1|Selector621~3_combout\) # ((\cpu1|md\(8) & \cpu1|dout_ctrl.md_hi_dout~0_combout\)))) # (!\cpu1|acca\(0) & (\cpu1|md\(8) & ((\cpu1|dout_ctrl.md_hi_dout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|acca\(0),
	datab => \cpu1|md\(8),
	datac => \cpu1|Selector621~3_combout\,
	datad => \cpu1|dout_ctrl.md_hi_dout~0_combout\,
	combout => \cpu1|Selector338~4_combout\);

-- Location: LCCOMB_X14_Y13_N18
\cpu1|Selector338~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~6_combout\ = (\cpu1|accb\(0) & ((\cpu1|state.pshu_accb_state~q\) # ((\cpu1|Selector622~0_combout\) # (\cpu1|state.pshs_accb_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|state.pshu_accb_state~q\,
	datab => \cpu1|Selector622~0_combout\,
	datac => \cpu1|state.pshs_accb_state~q\,
	datad => \cpu1|accb\(0),
	combout => \cpu1|Selector338~6_combout\);

-- Location: LCCOMB_X14_Y17_N14
\cpu1|Selector338~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~5_combout\ = (\cpu1|dp\(0) & ((\cpu1|WideOr272~combout\) # ((\cpu1|pc\(0) & \cpu1|WideOr285~combout\)))) # (!\cpu1|dp\(0) & (\cpu1|pc\(0) & ((\cpu1|WideOr285~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|dp\(0),
	datab => \cpu1|pc\(0),
	datac => \cpu1|WideOr272~combout\,
	datad => \cpu1|WideOr285~combout\,
	combout => \cpu1|Selector338~5_combout\);

-- Location: LCCOMB_X15_Y19_N24
\cpu1|Selector338~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~7_combout\ = (\cpu1|Selector338~6_combout\) # ((\cpu1|Selector338~5_combout\) # ((\cpu1|WideOr286~0_combout\ & \cpu1|pc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr286~0_combout\,
	datab => \cpu1|pc\(8),
	datac => \cpu1|Selector338~6_combout\,
	datad => \cpu1|Selector338~5_combout\,
	combout => \cpu1|Selector338~7_combout\);

-- Location: LCCOMB_X15_Y19_N2
\cpu1|Selector338~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~8_combout\ = (\cpu1|Selector338~4_combout\) # ((\cpu1|Selector338~7_combout\) # ((\cpu1|md\(0) & \cpu1|Selector631~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|md\(0),
	datab => \cpu1|Selector631~2_combout\,
	datac => \cpu1|Selector338~4_combout\,
	datad => \cpu1|Selector338~7_combout\,
	combout => \cpu1|Selector338~8_combout\);

-- Location: LCCOMB_X16_Y19_N12
\cpu1|Selector338~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~9_combout\ = (\cpu1|Selector338~3_combout\) # ((\cpu1|Selector338~1_combout\) # ((\cpu1|Selector338~2_combout\) # (\cpu1|Selector338~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector338~3_combout\,
	datab => \cpu1|Selector338~1_combout\,
	datac => \cpu1|Selector338~2_combout\,
	datad => \cpu1|Selector338~8_combout\,
	combout => \cpu1|Selector338~9_combout\);

-- Location: LCCOMB_X16_Y19_N30
\cpu1|Selector338~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cpu1|Selector338~10_combout\ = (\cpu1|Selector338~0_combout\) # ((\cpu1|Selector338~9_combout\) # ((!\cpu1|WideOr267~combout\ & \cpu1|cc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|WideOr267~combout\,
	datab => \cpu1|cc\(0),
	datac => \cpu1|Selector338~0_combout\,
	datad => \cpu1|Selector338~9_combout\,
	combout => \cpu1|Selector338~10_combout\);

-- Location: LCCOMB_X28_Y25_N22
\io1|ps2ClkOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkOut~8_combout\ = (\io1|LessThan14~5_combout\ & (!\io1|ps2ClkOut~q\)) # (!\io1|LessThan14~5_combout\ & ((\io1|ps2ClkOut~q\ & (!\io1|LessThan16~2_combout\ & \io1|n_kbWR~q\)) # (!\io1|ps2ClkOut~q\ & ((!\io1|n_kbWR~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan14~5_combout\,
	datab => \io1|ps2ClkOut~q\,
	datac => \io1|LessThan16~2_combout\,
	datad => \io1|n_kbWR~q\,
	combout => \io1|ps2ClkOut~8_combout\);

-- Location: LCCOMB_X28_Y25_N16
\io1|ps2ClkOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2ClkOut~9_combout\ = (\io1|LessThan15~3_combout\ & (((\io1|ps2ClkOut~q\) # (!\io1|ps2ClkOut~8_combout\)))) # (!\io1|LessThan15~3_combout\ & (\io1|ps2ClkOut~q\ & ((!\io1|ps2ClkOut~8_combout\) # (!\io1|Equal11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan15~3_combout\,
	datab => \io1|Equal11~8_combout\,
	datac => \io1|ps2ClkOut~q\,
	datad => \io1|ps2ClkOut~8_combout\,
	combout => \io1|ps2ClkOut~9_combout\);

-- Location: FF_X28_Y25_N17
\io1|ps2ClkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2ClkOut~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2ClkOut~q\);

-- Location: LCCOMB_X28_Y25_N12
\io1|ps2DataOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2DataOut~6_combout\ = (\io1|n_kbWR~q\ & ((\io1|LessThan15~3_combout\) # ((!\io1|LessThan16~2_combout\ & !\io1|kbWRParity~3_combout\)))) # (!\io1|n_kbWR~q\ & (((!\io1|kbWRParity~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan15~3_combout\,
	datab => \io1|n_kbWR~q\,
	datac => \io1|LessThan16~2_combout\,
	datad => \io1|kbWRParity~3_combout\,
	combout => \io1|ps2DataOut~6_combout\);

-- Location: LCCOMB_X29_Y24_N24
\io1|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux16~1_combout\ = (\io1|ps2WriteClkCount\(1) & (((\io1|ps2WriteClkCount\(0))))) # (!\io1|ps2WriteClkCount\(1) & ((\io1|ps2WriteClkCount\(0) & ((!\io1|ps2WriteByte\(1)))) # (!\io1|ps2WriteClkCount\(0) & (!\io1|ps2WriteByte\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte\(0),
	datab => \io1|ps2WriteClkCount\(1),
	datac => \io1|ps2WriteByte\(1),
	datad => \io1|ps2WriteClkCount\(0),
	combout => \io1|Mux16~1_combout\);

-- Location: LCCOMB_X29_Y24_N26
\io1|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux16~2_combout\ = (\io1|ps2WriteClkCount\(1) & ((\io1|Mux16~1_combout\ & ((!\io1|ps2WriteByte\(3)))) # (!\io1|Mux16~1_combout\ & (!\io1|ps2WriteByte\(2))))) # (!\io1|ps2WriteClkCount\(1) & (((\io1|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte\(2),
	datab => \io1|ps2WriteClkCount\(1),
	datac => \io1|ps2WriteByte\(3),
	datad => \io1|Mux16~1_combout\,
	combout => \io1|Mux16~2_combout\);

-- Location: LCCOMB_X29_Y24_N18
\io1|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux16~0_combout\ = (\io1|ps2WriteClkCount\(1) & (((!\io1|ps2WriteByte\(3))))) # (!\io1|ps2WriteClkCount\(1) & ((\io1|ps2WriteClkCount\(0) & ((!\io1|ps2WriteByte\(3)))) # (!\io1|ps2WriteClkCount\(0) & (!\io1|ps2WriteByte\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2WriteByte\(4),
	datab => \io1|ps2WriteClkCount\(1),
	datac => \io1|ps2WriteByte\(3),
	datad => \io1|ps2WriteClkCount\(0),
	combout => \io1|Mux16~0_combout\);

-- Location: LCCOMB_X29_Y24_N16
\io1|kbWRParity~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWRParity~2_combout\ = (!\io1|ps2WriteClkCount\(3) & ((\io1|ps2WriteClkCount\(2) & ((\io1|Mux16~0_combout\))) # (!\io1|ps2WriteClkCount\(2) & (\io1|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Mux16~2_combout\,
	datab => \io1|Mux16~0_combout\,
	datac => \io1|ps2WriteClkCount\(3),
	datad => \io1|ps2WriteClkCount\(2),
	combout => \io1|kbWRParity~2_combout\);

-- Location: LCCOMB_X29_Y24_N14
\io1|kbWRParity~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWRParity~4_combout\ = (\io1|kbWRParity~2_combout\ & !\io1|ps2WriteClkCount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|kbWRParity~2_combout\,
	datad => \io1|ps2WriteClkCount\(4),
	combout => \io1|kbWRParity~4_combout\);

-- Location: LCCOMB_X28_Y25_N2
\io1|kbWRParity~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|kbWRParity~5_combout\ = (\io1|kbd_ctl~11_combout\) # (\io1|kbWRParity~q\ $ (((\io1|kbWRParity~4_combout\ & \io1|kbWRParity~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWRParity~4_combout\,
	datab => \io1|kbd_ctl~11_combout\,
	datac => \io1|kbWRParity~q\,
	datad => \io1|kbWRParity~6_combout\,
	combout => \io1|kbWRParity~5_combout\);

-- Location: FF_X28_Y25_N3
\io1|kbWRParity\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|kbWRParity~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|kbWRParity~q\);

-- Location: LCCOMB_X29_Y24_N30
\io1|ps2DataOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2DataOut~2_combout\ = (\io1|ps2WriteClkCount\(3) & (!\io1|ps2WriteClkCount\(2) & ((\io1|kbWRParity~q\) # (\io1|ps2WriteClkCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|kbWRParity~q\,
	datab => \io1|ps2WriteClkCount\(0),
	datac => \io1|ps2WriteClkCount\(3),
	datad => \io1|ps2WriteClkCount\(2),
	combout => \io1|ps2DataOut~2_combout\);

-- Location: LCCOMB_X29_Y24_N20
\io1|ps2DataOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2DataOut~3_combout\ = (!\io1|ps2WriteClkCount\(4) & ((\io1|kbWRParity~2_combout\) # ((\io1|ps2DataOut~2_combout\ & !\io1|ps2WriteClkCount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2DataOut~2_combout\,
	datab => \io1|kbWRParity~2_combout\,
	datac => \io1|ps2WriteClkCount\(1),
	datad => \io1|ps2WriteClkCount\(4),
	combout => \io1|ps2DataOut~3_combout\);

-- Location: LCCOMB_X28_Y25_N28
\io1|ps2DataOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2DataOut~4_combout\ = (\io1|ps2DataOut~3_combout\) # ((!\io1|ps2WriteClkCount~5_combout\ & ((!\io1|ps2DataOut~q\) # (!\io1|Equal29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal29~1_combout\,
	datab => \io1|ps2WriteClkCount~5_combout\,
	datac => \io1|ps2DataOut~q\,
	datad => \io1|ps2DataOut~3_combout\,
	combout => \io1|ps2DataOut~4_combout\);

-- Location: LCCOMB_X28_Y25_N26
\io1|ps2DataOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|ps2DataOut~5_combout\ = (\io1|ps2DataOut~6_combout\ & (\io1|ps2DataOut~q\ & ((!\io1|ps2DataOut~4_combout\) # (!\io1|kbWRParity~6_combout\)))) # (!\io1|ps2DataOut~6_combout\ & (((!\io1|ps2DataOut~4_combout\)) # (!\io1|kbWRParity~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|ps2DataOut~6_combout\,
	datab => \io1|kbWRParity~6_combout\,
	datac => \io1|ps2DataOut~q\,
	datad => \io1|ps2DataOut~4_combout\,
	combout => \io1|ps2DataOut~5_combout\);

-- Location: FF_X28_Y25_N27
\io1|ps2DataOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|ps2DataOut~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|ps2DataOut~q\);

-- Location: LCCOMB_X17_Y20_N24
\mm1|proc_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|proc_reg~0_combout\ = (\mm1|romInhib_i~q\ & \mm1|mmuEn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|romInhib_i~q\,
	datac => \mm1|mmuEn~q\,
	combout => \mm1|proc_reg~0_combout\);

-- Location: LCCOMB_X17_Y20_N12
\mm1|frt_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|frt_i~0_combout\ = (\cpu1|Selector333~10_combout\ & ((\mm1|frt_i~q\) # ((!\cpu1|Selector331~10_combout\ & \mm1|proc_reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector331~10_combout\,
	datab => \cpu1|Selector333~10_combout\,
	datac => \mm1|frt_i~q\,
	datad => \mm1|proc_reg~0_combout\,
	combout => \mm1|frt_i~0_combout\);

-- Location: FF_X17_Y20_N13
\mm1|frt_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|frt_i~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \mm1|frt_i~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|frt_i~q\);

-- Location: LCCOMB_X14_Y25_N26
\mm1|amap~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|amap~2_combout\ = ((\mm1|frt_i~q\ & (\n_basRomCS~0_combout\ & \mm1|amap~1_combout\))) # (!\mm1|mmuEn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|frt_i~q\,
	datab => \mm1|mmuEn~q\,
	datac => \n_basRomCS~0_combout\,
	datad => \mm1|amap~1_combout\,
	combout => \mm1|amap~2_combout\);

-- Location: LCCOMB_X17_Y20_N0
\mm1|tr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tr~0_combout\ = (!\cpu1|Selector334~10_combout\ & (\n_reset~input_o\ & (!\cpu1|Selector330~2_combout\ & \mm1|proc_reg~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector334~10_combout\,
	datab => \n_reset~input_o\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \mm1|proc_reg~1_combout\,
	combout => \mm1|tr~0_combout\);

-- Location: FF_X17_Y22_N31
\mm1|mapSel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \mm1|tr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapSel\(3));

-- Location: LCCOMB_X17_Y22_N6
\mm1|mapSel[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapSel[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector337~10_combout\,
	combout => \mm1|mapSel[1]~feeder_combout\);

-- Location: FF_X17_Y22_N7
\mm1|mapSel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapSel[1]~feeder_combout\,
	ena => \mm1|tr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapSel\(1));

-- Location: LCCOMB_X17_Y22_N28
\mm1|mapSel[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapSel[0]~feeder_combout\ = \cpu1|Selector338~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector338~10_combout\,
	combout => \mm1|mapSel[0]~feeder_combout\);

-- Location: FF_X17_Y22_N29
\mm1|mapSel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapSel[0]~feeder_combout\,
	ena => \mm1|tr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapSel\(0));

-- Location: LCCOMB_X17_Y22_N0
\mm1|mapSel[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapSel[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector336~10_combout\,
	combout => \mm1|mapSel[2]~feeder_combout\);

-- Location: FF_X17_Y22_N1
\mm1|mapSel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapSel[2]~feeder_combout\,
	ena => \mm1|tr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapSel\(2));

-- Location: LCCOMB_X19_Y20_N22
\mm1|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~0_combout\ = (\n_reset~input_o\ & (\cpu1|Selector330~2_combout\ & \mm1|proc_reg~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \n_reset~input_o\,
	datac => \cpu1|Selector330~2_combout\,
	datad => \mm1|proc_reg~1_combout\,
	combout => \mm1|Equal7~0_combout\);

-- Location: LCCOMB_X16_Y22_N16
\mm1|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~1_combout\ = (!\mm1|mapSel\(1) & (\mm1|mapSel\(0) & (!\mm1|mapSel\(2) & \mm1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(1),
	datab => \mm1|mapSel\(0),
	datac => \mm1|mapSel\(2),
	datad => \mm1|Equal7~0_combout\,
	combout => \mm1|Equal7~1_combout\);

-- Location: LCCOMB_X15_Y24_N4
\mm1|Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~2_combout\ = (\mm1|mapSel\(3) & \mm1|Equal7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(3),
	datad => \mm1|Equal7~1_combout\,
	combout => \mm1|Equal7~2_combout\);

-- Location: FF_X15_Y24_N5
\mm1|map9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map9\(0));

-- Location: LCCOMB_X12_Y25_N8
\mm1|tr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|tr~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector332~10_combout\,
	combout => \mm1|tr~feeder_combout\);

-- Location: FF_X12_Y25_N9
\mm1|tr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|tr~feeder_combout\,
	ena => \mm1|tr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|tr~q\);

-- Location: LCCOMB_X16_Y22_N26
\mm1|Equal7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~3_combout\ = (\mm1|mapSel\(1) & (\mm1|mapSel\(0) & (!\mm1|mapSel\(2) & \mm1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(1),
	datab => \mm1|mapSel\(0),
	datac => \mm1|mapSel\(2),
	datad => \mm1|Equal7~0_combout\,
	combout => \mm1|Equal7~3_combout\);

-- Location: LCCOMB_X15_Y22_N14
\mm1|Equal7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~6_combout\ = (\mm1|mapSel\(3) & \mm1|Equal7~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|mapSel\(3),
	datad => \mm1|Equal7~3_combout\,
	combout => \mm1|Equal7~6_combout\);

-- Location: FF_X14_Y21_N27
\mm1|mapb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapb\(0));

-- Location: LCCOMB_X15_Y22_N8
\mm1|map3[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map3[0]~feeder_combout\ = \cpu1|Selector338~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector338~10_combout\,
	combout => \mm1|map3[0]~feeder_combout\);

-- Location: LCCOMB_X15_Y22_N12
\mm1|Equal7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~4_combout\ = (!\mm1|mapSel\(3) & \mm1|Equal7~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|mapSel\(3),
	datad => \mm1|Equal7~3_combout\,
	combout => \mm1|Equal7~4_combout\);

-- Location: FF_X15_Y22_N9
\mm1|map3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map3[0]~feeder_combout\,
	ena => \mm1|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map3\(0));

-- Location: LCCOMB_X14_Y21_N10
\mm1|Equal7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~5_combout\ = (!\mm1|mapSel\(3) & \mm1|Equal7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm1|mapSel\(3),
	datad => \mm1|Equal7~1_combout\,
	combout => \mm1|Equal7~5_combout\);

-- Location: FF_X14_Y21_N25
\mm1|map1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map1\(0));

-- Location: LCCOMB_X14_Y21_N24
\mm1|ramAddr[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~0_combout\ = (\mm1|tr~q\ & (((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & ((\cpu1|Selector316~7_combout\ & (\mm1|map3\(0))) # (!\cpu1|Selector316~7_combout\ & ((\mm1|map1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|map3\(0),
	datac => \mm1|map1\(0),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[13]~0_combout\);

-- Location: LCCOMB_X14_Y21_N26
\mm1|ramAddr[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~1_combout\ = (\mm1|tr~q\ & ((\mm1|ramAddr[13]~0_combout\ & ((\mm1|mapb\(0)))) # (!\mm1|ramAddr[13]~0_combout\ & (\mm1|map9\(0))))) # (!\mm1|tr~q\ & (((\mm1|ramAddr[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map9\(0),
	datab => \mm1|tr~q\,
	datac => \mm1|mapb\(0),
	datad => \mm1|ramAddr[13]~0_combout\,
	combout => \mm1|ramAddr[13]~1_combout\);

-- Location: LCCOMB_X16_Y22_N24
\mm1|Equal7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~13_combout\ = (!\mm1|mapSel\(1) & (!\mm1|mapSel\(0) & (!\mm1|mapSel\(2) & \mm1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(1),
	datab => \mm1|mapSel\(0),
	datac => \mm1|mapSel\(2),
	datad => \mm1|Equal7~0_combout\,
	combout => \mm1|Equal7~13_combout\);

-- Location: LCCOMB_X16_Y25_N28
\mm1|Equal7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~14_combout\ = (\mm1|mapSel\(3) & \mm1|Equal7~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(3),
	datad => \mm1|Equal7~13_combout\,
	combout => \mm1|Equal7~14_combout\);

-- Location: FF_X16_Y25_N29
\mm1|map8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map8\(0));

-- Location: LCCOMB_X17_Y22_N2
\mm1|Equal7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~15_combout\ = (\mm1|mapSel\(1) & (!\mm1|mapSel\(2) & (!\mm1|mapSel\(0) & \mm1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(1),
	datab => \mm1|mapSel\(2),
	datac => \mm1|mapSel\(0),
	datad => \mm1|Equal7~0_combout\,
	combout => \mm1|Equal7~15_combout\);

-- Location: LCCOMB_X16_Y25_N30
\mm1|Equal7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~18_combout\ = (\mm1|mapSel\(3) & \mm1|Equal7~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(3),
	datad => \mm1|Equal7~15_combout\,
	combout => \mm1|Equal7~18_combout\);

-- Location: FF_X16_Y25_N31
\mm1|mapa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapa\(0));

-- Location: LCCOMB_X16_Y21_N2
\mm1|map2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map2[0]~feeder_combout\ = \cpu1|Selector338~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector338~10_combout\,
	combout => \mm1|map2[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N16
\mm1|Equal7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~16_combout\ = (!\mm1|mapSel\(3) & \mm1|Equal7~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|mapSel\(3),
	datad => \mm1|Equal7~15_combout\,
	combout => \mm1|Equal7~16_combout\);

-- Location: FF_X16_Y21_N3
\mm1|map2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map2[0]~feeder_combout\,
	ena => \mm1|Equal7~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map2\(0));

-- Location: LCCOMB_X15_Y25_N18
\mm1|Equal7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~17_combout\ = (!\mm1|mapSel\(3) & \mm1|Equal7~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm1|mapSel\(3),
	datad => \mm1|Equal7~13_combout\,
	combout => \mm1|Equal7~17_combout\);

-- Location: FF_X15_Y25_N29
\mm1|map0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map0\(0));

-- Location: LCCOMB_X15_Y25_N28
\mm1|ramAddr[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~4_combout\ = (\mm1|tr~q\ & (((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & ((\cpu1|Selector316~7_combout\ & (\mm1|map2\(0))) # (!\cpu1|Selector316~7_combout\ & ((\mm1|map0\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|map2\(0),
	datac => \mm1|map0\(0),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[13]~4_combout\);

-- Location: LCCOMB_X15_Y25_N10
\mm1|ramAddr[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~5_combout\ = (\mm1|tr~q\ & ((\mm1|ramAddr[13]~4_combout\ & ((\mm1|mapa\(0)))) # (!\mm1|ramAddr[13]~4_combout\ & (\mm1|map8\(0))))) # (!\mm1|tr~q\ & (((\mm1|ramAddr[13]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|map8\(0),
	datac => \mm1|mapa\(0),
	datad => \mm1|ramAddr[13]~4_combout\,
	combout => \mm1|ramAddr[13]~5_combout\);

-- Location: LCCOMB_X16_Y21_N20
\mm1|map6[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map6[0]~feeder_combout\ = \cpu1|Selector338~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector338~10_combout\,
	combout => \mm1|map6[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N26
\mm1|Equal7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~7_combout\ = (\mm1|mapSel\(1) & (\mm1|mapSel\(2) & (!\mm1|mapSel\(0) & \mm1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(1),
	datab => \mm1|mapSel\(2),
	datac => \mm1|mapSel\(0),
	datad => \mm1|Equal7~0_combout\,
	combout => \mm1|Equal7~7_combout\);

-- Location: LCCOMB_X17_Y22_N30
\mm1|Equal7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~8_combout\ = (\mm1|Equal7~7_combout\ & !\mm1|mapSel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Equal7~7_combout\,
	datac => \mm1|mapSel\(3),
	combout => \mm1|Equal7~8_combout\);

-- Location: FF_X16_Y21_N21
\mm1|map6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map6[0]~feeder_combout\,
	ena => \mm1|Equal7~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map6\(0));

-- Location: LCCOMB_X17_Y22_N20
\mm1|Equal7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~12_combout\ = (\mm1|mapSel\(3) & \mm1|Equal7~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(3),
	datac => \mm1|Equal7~7_combout\,
	combout => \mm1|Equal7~12_combout\);

-- Location: FF_X15_Y21_N27
\mm1|mape[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mape\(0));

-- Location: LCCOMB_X16_Y22_N28
\mm1|mapc[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapc[0]~feeder_combout\ = \cpu1|Selector338~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector338~10_combout\,
	combout => \mm1|mapc[0]~feeder_combout\);

-- Location: LCCOMB_X16_Y22_N4
\mm1|Equal7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~9_combout\ = (!\mm1|mapSel\(1) & (!\mm1|mapSel\(0) & (\mm1|mapSel\(2) & \mm1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(1),
	datab => \mm1|mapSel\(0),
	datac => \mm1|mapSel\(2),
	datad => \mm1|Equal7~0_combout\,
	combout => \mm1|Equal7~9_combout\);

-- Location: LCCOMB_X16_Y22_N12
\mm1|Equal7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~10_combout\ = (\mm1|Equal7~9_combout\ & \mm1|mapSel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm1|Equal7~9_combout\,
	datad => \mm1|mapSel\(3),
	combout => \mm1|Equal7~10_combout\);

-- Location: FF_X16_Y22_N29
\mm1|mapc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapc[0]~feeder_combout\,
	ena => \mm1|Equal7~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapc\(0));

-- Location: LCCOMB_X16_Y22_N22
\mm1|Equal7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~11_combout\ = (\mm1|Equal7~9_combout\ & !\mm1|mapSel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|Equal7~9_combout\,
	datad => \mm1|mapSel\(3),
	combout => \mm1|Equal7~11_combout\);

-- Location: FF_X15_Y21_N1
\mm1|map4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map4\(0));

-- Location: LCCOMB_X15_Y21_N0
\mm1|ramAddr[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~2_combout\ = (\mm1|tr~q\ & ((\mm1|mapc\(0)) # ((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map4\(0) & !\cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|mapc\(0),
	datac => \mm1|map4\(0),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[13]~2_combout\);

-- Location: LCCOMB_X15_Y21_N26
\mm1|ramAddr[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~3_combout\ = (\cpu1|Selector316~7_combout\ & ((\mm1|ramAddr[13]~2_combout\ & ((\mm1|mape\(0)))) # (!\mm1|ramAddr[13]~2_combout\ & (\mm1|map6\(0))))) # (!\cpu1|Selector316~7_combout\ & (((\mm1|ramAddr[13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map6\(0),
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|mape\(0),
	datad => \mm1|ramAddr[13]~2_combout\,
	combout => \mm1|ramAddr[13]~3_combout\);

-- Location: LCCOMB_X14_Y25_N4
\mm1|ramAddr[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~6_combout\ = (\cpu1|Selector317~5_combout\ & (\cpu1|Selector315~5_combout\)) # (!\cpu1|Selector317~5_combout\ & ((\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[13]~3_combout\))) # (!\cpu1|Selector315~5_combout\ & 
-- (\mm1|ramAddr[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \cpu1|Selector315~5_combout\,
	datac => \mm1|ramAddr[13]~5_combout\,
	datad => \mm1|ramAddr[13]~3_combout\,
	combout => \mm1|ramAddr[13]~6_combout\);

-- Location: LCCOMB_X17_Y22_N18
\mm1|Equal7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~19_combout\ = (\mm1|mapSel\(1) & (\mm1|mapSel\(2) & (\mm1|mapSel\(0) & \mm1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(1),
	datab => \mm1|mapSel\(2),
	datac => \mm1|mapSel\(0),
	datad => \mm1|Equal7~0_combout\,
	combout => \mm1|Equal7~19_combout\);

-- Location: LCCOMB_X17_Y25_N24
\mm1|Equal7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~20_combout\ = (!\mm1|mapSel\(3) & \mm1|Equal7~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(3),
	datad => \mm1|Equal7~19_combout\,
	combout => \mm1|Equal7~20_combout\);

-- Location: FF_X17_Y25_N25
\mm1|map7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map7\(0));

-- Location: LCCOMB_X17_Y22_N10
\mm1|Equal7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~24_combout\ = (\mm1|mapSel\(3) & \mm1|Equal7~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|mapSel\(3),
	datad => \mm1|Equal7~19_combout\,
	combout => \mm1|Equal7~24_combout\);

-- Location: FF_X17_Y25_N19
\mm1|mapf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapf\(0));

-- Location: LCCOMB_X12_Y25_N22
\mm1|mapd[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapd[0]~feeder_combout\ = \cpu1|Selector338~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector338~10_combout\,
	combout => \mm1|mapd[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N24
\mm1|Equal7~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~21_combout\ = (!\mm1|mapSel\(1) & (\mm1|mapSel\(2) & (\mm1|mapSel\(0) & \mm1|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapSel\(1),
	datab => \mm1|mapSel\(2),
	datac => \mm1|mapSel\(0),
	datad => \mm1|Equal7~0_combout\,
	combout => \mm1|Equal7~21_combout\);

-- Location: LCCOMB_X12_Y25_N30
\mm1|Equal7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~22_combout\ = (\mm1|mapSel\(3) & \mm1|Equal7~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|mapSel\(3),
	datad => \mm1|Equal7~21_combout\,
	combout => \mm1|Equal7~22_combout\);

-- Location: FF_X12_Y25_N23
\mm1|mapd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapd[0]~feeder_combout\,
	ena => \mm1|Equal7~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapd\(0));

-- Location: LCCOMB_X15_Y25_N12
\mm1|Equal7~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Equal7~23_combout\ = (\mm1|Equal7~21_combout\ & !\mm1|mapSel\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Equal7~21_combout\,
	datad => \mm1|mapSel\(3),
	combout => \mm1|Equal7~23_combout\);

-- Location: FF_X15_Y25_N21
\mm1|map5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map5\(0));

-- Location: LCCOMB_X15_Y25_N20
\mm1|ramAddr[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~7_combout\ = (\mm1|tr~q\ & ((\mm1|mapd\(0)) # ((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map5\(0) & !\cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|mapd\(0),
	datac => \mm1|map5\(0),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[13]~7_combout\);

-- Location: LCCOMB_X17_Y25_N18
\mm1|ramAddr[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~8_combout\ = (\cpu1|Selector316~7_combout\ & ((\mm1|ramAddr[13]~7_combout\ & ((\mm1|mapf\(0)))) # (!\mm1|ramAddr[13]~7_combout\ & (\mm1|map7\(0))))) # (!\cpu1|Selector316~7_combout\ & (((\mm1|ramAddr[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map7\(0),
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|mapf\(0),
	datad => \mm1|ramAddr[13]~7_combout\,
	combout => \mm1|ramAddr[13]~8_combout\);

-- Location: LCCOMB_X14_Y25_N10
\mm1|ramAddr[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~9_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|ramAddr[13]~6_combout\ & ((\mm1|ramAddr[13]~8_combout\))) # (!\mm1|ramAddr[13]~6_combout\ & (\mm1|ramAddr[13]~1_combout\)))) # (!\cpu1|Selector317~5_combout\ & 
-- (((\mm1|ramAddr[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|ramAddr[13]~1_combout\,
	datab => \cpu1|Selector317~5_combout\,
	datac => \mm1|ramAddr[13]~6_combout\,
	datad => \mm1|ramAddr[13]~8_combout\,
	combout => \mm1|ramAddr[13]~9_combout\);

-- Location: LCCOMB_X14_Y25_N24
\mm1|ramAddr[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[13]~10_combout\ = (\mm1|amap~2_combout\ & (\cpu1|Selector317~5_combout\)) # (!\mm1|amap~2_combout\ & ((\mm1|ramAddr[13]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datac => \mm1|amap~2_combout\,
	datad => \mm1|ramAddr[13]~9_combout\,
	combout => \mm1|ramAddr[13]~10_combout\);

-- Location: LCCOMB_X17_Y25_N22
\mm1|mapf[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapf[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector337~10_combout\,
	combout => \mm1|mapf[1]~feeder_combout\);

-- Location: FF_X17_Y25_N23
\mm1|mapf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapf[1]~feeder_combout\,
	ena => \mm1|Equal7~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapf\(1));

-- Location: LCCOMB_X17_Y25_N8
\mm1|map7[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map7[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector337~10_combout\,
	combout => \mm1|map7[1]~feeder_combout\);

-- Location: FF_X17_Y25_N9
\mm1|map7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map7[1]~feeder_combout\,
	ena => \mm1|Equal7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map7\(1));

-- Location: LCCOMB_X14_Y21_N18
\mm1|mapb[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapb[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector337~10_combout\,
	combout => \mm1|mapb[1]~feeder_combout\);

-- Location: FF_X14_Y21_N19
\mm1|mapb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapb[1]~feeder_combout\,
	ena => \mm1|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapb\(1));

-- Location: LCCOMB_X15_Y22_N4
\mm1|map3[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map3[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector337~10_combout\,
	combout => \mm1|map3[1]~feeder_combout\);

-- Location: FF_X15_Y22_N5
\mm1|map3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map3[1]~feeder_combout\,
	ena => \mm1|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map3\(1));

-- Location: LCCOMB_X16_Y22_N8
\mm1|ramAddr[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~18_combout\ = (\mm1|tr~q\ & ((\mm1|mapb\(1)) # ((\cpu1|Selector315~5_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map3\(1) & !\cpu1|Selector315~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapb\(1),
	datab => \mm1|tr~q\,
	datac => \mm1|map3\(1),
	datad => \cpu1|Selector315~5_combout\,
	combout => \mm1|ramAddr[14]~18_combout\);

-- Location: LCCOMB_X16_Y22_N14
\mm1|ramAddr[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~19_combout\ = (\mm1|ramAddr[14]~18_combout\ & ((\mm1|mapf\(1)) # ((!\cpu1|Selector315~5_combout\)))) # (!\mm1|ramAddr[14]~18_combout\ & (((\mm1|map7\(1) & \cpu1|Selector315~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapf\(1),
	datab => \mm1|map7\(1),
	datac => \mm1|ramAddr[14]~18_combout\,
	datad => \cpu1|Selector315~5_combout\,
	combout => \mm1|ramAddr[14]~19_combout\);

-- Location: LCCOMB_X12_Y25_N0
\mm1|mapd[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapd[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector337~10_combout\,
	combout => \mm1|mapd[1]~feeder_combout\);

-- Location: FF_X12_Y25_N1
\mm1|mapd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapd[1]~feeder_combout\,
	ena => \mm1|Equal7~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapd\(1));

-- Location: FF_X15_Y25_N23
\mm1|map5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map5\(1));

-- Location: LCCOMB_X14_Y21_N8
\mm1|map1[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map1[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector337~10_combout\,
	combout => \mm1|map1[1]~feeder_combout\);

-- Location: FF_X14_Y21_N9
\mm1|map1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map1[1]~feeder_combout\,
	ena => \mm1|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map1\(1));

-- Location: LCCOMB_X15_Y24_N22
\mm1|map9[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map9[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector337~10_combout\,
	combout => \mm1|map9[1]~feeder_combout\);

-- Location: FF_X15_Y24_N23
\mm1|map9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map9[1]~feeder_combout\,
	ena => \mm1|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map9\(1));

-- Location: LCCOMB_X15_Y21_N24
\mm1|ramAddr[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~11_combout\ = (\mm1|tr~q\ & (((\mm1|map9\(1)) # (\cpu1|Selector315~5_combout\)))) # (!\mm1|tr~q\ & (\mm1|map1\(1) & ((!\cpu1|Selector315~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map1\(1),
	datab => \mm1|tr~q\,
	datac => \mm1|map9\(1),
	datad => \cpu1|Selector315~5_combout\,
	combout => \mm1|ramAddr[14]~11_combout\);

-- Location: LCCOMB_X15_Y25_N22
\mm1|ramAddr[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~12_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[14]~11_combout\ & (\mm1|mapd\(1))) # (!\mm1|ramAddr[14]~11_combout\ & ((\mm1|map5\(1)))))) # (!\cpu1|Selector315~5_combout\ & (((\mm1|ramAddr[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|mapd\(1),
	datac => \mm1|map5\(1),
	datad => \mm1|ramAddr[14]~11_combout\,
	combout => \mm1|ramAddr[14]~12_combout\);

-- Location: LCCOMB_X16_Y21_N0
\mm1|map6[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map6[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector337~10_combout\,
	combout => \mm1|map6[1]~feeder_combout\);

-- Location: FF_X16_Y21_N1
\mm1|map6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map6[1]~feeder_combout\,
	ena => \mm1|Equal7~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map6\(1));

-- Location: FF_X15_Y21_N7
\mm1|mape[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mape\(1));

-- Location: LCCOMB_X16_Y25_N4
\mm1|mapa[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapa[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector337~10_combout\,
	combout => \mm1|mapa[1]~feeder_combout\);

-- Location: FF_X16_Y25_N5
\mm1|mapa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapa[1]~feeder_combout\,
	ena => \mm1|Equal7~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapa\(1));

-- Location: FF_X16_Y21_N19
\mm1|map2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map2\(1));

-- Location: LCCOMB_X16_Y21_N18
\mm1|ramAddr[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~13_combout\ = (\mm1|tr~q\ & ((\mm1|mapa\(1)) # ((\cpu1|Selector315~5_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map2\(1) & !\cpu1|Selector315~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|mapa\(1),
	datac => \mm1|map2\(1),
	datad => \cpu1|Selector315~5_combout\,
	combout => \mm1|ramAddr[14]~13_combout\);

-- Location: LCCOMB_X15_Y21_N6
\mm1|ramAddr[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~14_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[14]~13_combout\ & ((\mm1|mape\(1)))) # (!\mm1|ramAddr[14]~13_combout\ & (\mm1|map6\(1))))) # (!\cpu1|Selector315~5_combout\ & (((\mm1|ramAddr[14]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|map6\(1),
	datac => \mm1|mape\(1),
	datad => \mm1|ramAddr[14]~13_combout\,
	combout => \mm1|ramAddr[14]~14_combout\);

-- Location: LCCOMB_X16_Y24_N28
\mm1|map4[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map4[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector337~10_combout\,
	combout => \mm1|map4[1]~feeder_combout\);

-- Location: FF_X16_Y24_N29
\mm1|map4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map4[1]~feeder_combout\,
	ena => \mm1|Equal7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map4\(1));

-- Location: FF_X16_Y22_N7
\mm1|mapc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapc\(1));

-- Location: LCCOMB_X16_Y25_N22
\mm1|map8[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map8[1]~feeder_combout\ = \cpu1|Selector337~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector337~10_combout\,
	combout => \mm1|map8[1]~feeder_combout\);

-- Location: FF_X16_Y25_N23
\mm1|map8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map8[1]~feeder_combout\,
	ena => \mm1|Equal7~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map8\(1));

-- Location: FF_X15_Y22_N19
\mm1|map0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map0\(1));

-- Location: LCCOMB_X15_Y22_N18
\mm1|ramAddr[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~15_combout\ = (\mm1|tr~q\ & ((\mm1|map8\(1)) # ((\cpu1|Selector315~5_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map0\(1) & !\cpu1|Selector315~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|map8\(1),
	datac => \mm1|map0\(1),
	datad => \cpu1|Selector315~5_combout\,
	combout => \mm1|ramAddr[14]~15_combout\);

-- Location: LCCOMB_X16_Y22_N6
\mm1|ramAddr[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~16_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[14]~15_combout\ & ((\mm1|mapc\(1)))) # (!\mm1|ramAddr[14]~15_combout\ & (\mm1|map4\(1))))) # (!\cpu1|Selector315~5_combout\ & (((\mm1|ramAddr[14]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|map4\(1),
	datac => \mm1|mapc\(1),
	datad => \mm1|ramAddr[14]~15_combout\,
	combout => \mm1|ramAddr[14]~16_combout\);

-- Location: LCCOMB_X15_Y25_N0
\mm1|ramAddr[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~17_combout\ = (\cpu1|Selector317~5_combout\ & (\cpu1|Selector316~7_combout\)) # (!\cpu1|Selector317~5_combout\ & ((\cpu1|Selector316~7_combout\ & (\mm1|ramAddr[14]~14_combout\)) # (!\cpu1|Selector316~7_combout\ & 
-- ((\mm1|ramAddr[14]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|ramAddr[14]~14_combout\,
	datad => \mm1|ramAddr[14]~16_combout\,
	combout => \mm1|ramAddr[14]~17_combout\);

-- Location: LCCOMB_X15_Y25_N2
\mm1|ramAddr[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~20_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|ramAddr[14]~17_combout\ & (\mm1|ramAddr[14]~19_combout\)) # (!\mm1|ramAddr[14]~17_combout\ & ((\mm1|ramAddr[14]~12_combout\))))) # (!\cpu1|Selector317~5_combout\ & 
-- (((\mm1|ramAddr[14]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \mm1|ramAddr[14]~19_combout\,
	datac => \mm1|ramAddr[14]~12_combout\,
	datad => \mm1|ramAddr[14]~17_combout\,
	combout => \mm1|ramAddr[14]~20_combout\);

-- Location: LCCOMB_X15_Y25_N16
\mm1|ramAddr[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[14]~21_combout\ = (\mm1|amap~2_combout\ & (\cpu1|Selector316~7_combout\)) # (!\mm1|amap~2_combout\ & ((\mm1|ramAddr[14]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|amap~2_combout\,
	datad => \mm1|ramAddr[14]~20_combout\,
	combout => \mm1|ramAddr[14]~21_combout\);

-- Location: LCCOMB_X17_Y25_N12
\mm1|map7[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map7[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector336~10_combout\,
	combout => \mm1|map7[2]~feeder_combout\);

-- Location: FF_X17_Y25_N13
\mm1|map7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map7[2]~feeder_combout\,
	ena => \mm1|Equal7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map7\(2));

-- Location: FF_X17_Y25_N3
\mm1|mapf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapf\(2));

-- Location: LCCOMB_X17_Y22_N8
\mm1|mape[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mape[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector336~10_combout\,
	combout => \mm1|mape[2]~feeder_combout\);

-- Location: FF_X17_Y22_N9
\mm1|mape[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mape[2]~feeder_combout\,
	ena => \mm1|Equal7~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mape\(2));

-- Location: FF_X16_Y21_N31
\mm1|map6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map6\(2));

-- Location: LCCOMB_X16_Y21_N30
\mm1|ramAddr[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~29_combout\ = (\mm1|tr~q\ & ((\mm1|mape\(2)) # ((\cpu1|Selector317~5_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map6\(2) & !\cpu1|Selector317~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|mape\(2),
	datac => \mm1|map6\(2),
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[15]~29_combout\);

-- Location: LCCOMB_X17_Y25_N2
\mm1|ramAddr[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~30_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|ramAddr[15]~29_combout\ & ((\mm1|mapf\(2)))) # (!\mm1|ramAddr[15]~29_combout\ & (\mm1|map7\(2))))) # (!\cpu1|Selector317~5_combout\ & (((\mm1|ramAddr[15]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map7\(2),
	datab => \cpu1|Selector317~5_combout\,
	datac => \mm1|mapf\(2),
	datad => \mm1|ramAddr[15]~29_combout\,
	combout => \mm1|ramAddr[15]~30_combout\);

-- Location: LCCOMB_X16_Y24_N6
\mm1|map5[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map5[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector336~10_combout\,
	combout => \mm1|map5[2]~feeder_combout\);

-- Location: FF_X16_Y24_N7
\mm1|map5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map5[2]~feeder_combout\,
	ena => \mm1|Equal7~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map5\(2));

-- Location: FF_X15_Y24_N17
\mm1|mapd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapd\(2));

-- Location: LCCOMB_X16_Y22_N20
\mm1|mapc[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapc[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector336~10_combout\,
	combout => \mm1|mapc[2]~feeder_combout\);

-- Location: FF_X16_Y22_N21
\mm1|mapc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapc[2]~feeder_combout\,
	ena => \mm1|Equal7~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapc\(2));

-- Location: FF_X16_Y24_N5
\mm1|map4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map4\(2));

-- Location: LCCOMB_X16_Y24_N4
\mm1|ramAddr[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~22_combout\ = (\mm1|tr~q\ & ((\mm1|mapc\(2)) # ((\cpu1|Selector317~5_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map4\(2) & !\cpu1|Selector317~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|mapc\(2),
	datac => \mm1|map4\(2),
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[15]~22_combout\);

-- Location: LCCOMB_X15_Y24_N16
\mm1|ramAddr[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~23_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|ramAddr[15]~22_combout\ & ((\mm1|mapd\(2)))) # (!\mm1|ramAddr[15]~22_combout\ & (\mm1|map5\(2))))) # (!\cpu1|Selector317~5_combout\ & (((\mm1|ramAddr[15]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map5\(2),
	datab => \cpu1|Selector317~5_combout\,
	datac => \mm1|mapd\(2),
	datad => \mm1|ramAddr[15]~22_combout\,
	combout => \mm1|ramAddr[15]~23_combout\);

-- Location: FF_X14_Y21_N11
\mm1|map1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map1\(2));

-- Location: FF_X15_Y24_N25
\mm1|map9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map9\(2));

-- Location: LCCOMB_X16_Y25_N26
\mm1|map8[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map8[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector336~10_combout\,
	combout => \mm1|map8[2]~feeder_combout\);

-- Location: FF_X16_Y25_N27
\mm1|map8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map8[2]~feeder_combout\,
	ena => \mm1|Equal7~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map8\(2));

-- Location: FF_X15_Y25_N19
\mm1|map0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map0\(2));

-- Location: LCCOMB_X15_Y24_N18
\mm1|ramAddr[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~26_combout\ = (\mm1|tr~q\ & ((\mm1|map8\(2)) # ((\cpu1|Selector317~5_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map0\(2) & !\cpu1|Selector317~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|map8\(2),
	datac => \mm1|map0\(2),
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[15]~26_combout\);

-- Location: LCCOMB_X15_Y24_N24
\mm1|ramAddr[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~27_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|ramAddr[15]~26_combout\ & ((\mm1|map9\(2)))) # (!\mm1|ramAddr[15]~26_combout\ & (\mm1|map1\(2))))) # (!\cpu1|Selector317~5_combout\ & (((\mm1|ramAddr[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map1\(2),
	datab => \cpu1|Selector317~5_combout\,
	datac => \mm1|map9\(2),
	datad => \mm1|ramAddr[15]~26_combout\,
	combout => \mm1|ramAddr[15]~27_combout\);

-- Location: LCCOMB_X14_Y21_N4
\mm1|mapb[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapb[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector336~10_combout\,
	combout => \mm1|mapb[2]~feeder_combout\);

-- Location: FF_X14_Y21_N5
\mm1|mapb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapb[2]~feeder_combout\,
	ena => \mm1|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapb\(2));

-- Location: LCCOMB_X15_Y22_N30
\mm1|map3[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map3[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector336~10_combout\,
	combout => \mm1|map3[2]~feeder_combout\);

-- Location: FF_X15_Y22_N31
\mm1|map3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map3[2]~feeder_combout\,
	ena => \mm1|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map3\(2));

-- Location: LCCOMB_X16_Y25_N16
\mm1|mapa[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapa[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector336~10_combout\,
	combout => \mm1|mapa[2]~feeder_combout\);

-- Location: FF_X16_Y25_N17
\mm1|mapa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapa[2]~feeder_combout\,
	ena => \mm1|Equal7~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapa\(2));

-- Location: FF_X16_Y21_N29
\mm1|map2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map2\(2));

-- Location: LCCOMB_X16_Y21_N28
\mm1|ramAddr[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~24_combout\ = (\mm1|tr~q\ & ((\mm1|mapa\(2)) # ((\cpu1|Selector317~5_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map2\(2) & !\cpu1|Selector317~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|mapa\(2),
	datac => \mm1|map2\(2),
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[15]~24_combout\);

-- Location: LCCOMB_X15_Y21_N20
\mm1|ramAddr[15]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~25_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|ramAddr[15]~24_combout\ & (\mm1|mapb\(2))) # (!\mm1|ramAddr[15]~24_combout\ & ((\mm1|map3\(2)))))) # (!\cpu1|Selector317~5_combout\ & (((\mm1|ramAddr[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \mm1|mapb\(2),
	datac => \mm1|map3\(2),
	datad => \mm1|ramAddr[15]~24_combout\,
	combout => \mm1|ramAddr[15]~25_combout\);

-- Location: LCCOMB_X14_Y25_N18
\mm1|ramAddr[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~28_combout\ = (\cpu1|Selector316~7_combout\ & ((\cpu1|Selector315~5_combout\) # ((\mm1|ramAddr[15]~25_combout\)))) # (!\cpu1|Selector316~7_combout\ & (!\cpu1|Selector315~5_combout\ & (\mm1|ramAddr[15]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~7_combout\,
	datab => \cpu1|Selector315~5_combout\,
	datac => \mm1|ramAddr[15]~27_combout\,
	datad => \mm1|ramAddr[15]~25_combout\,
	combout => \mm1|ramAddr[15]~28_combout\);

-- Location: LCCOMB_X14_Y25_N28
\mm1|ramAddr[15]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~31_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[15]~28_combout\ & (\mm1|ramAddr[15]~30_combout\)) # (!\mm1|ramAddr[15]~28_combout\ & ((\mm1|ramAddr[15]~23_combout\))))) # (!\cpu1|Selector315~5_combout\ & 
-- (((\mm1|ramAddr[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|ramAddr[15]~30_combout\,
	datab => \cpu1|Selector315~5_combout\,
	datac => \mm1|ramAddr[15]~23_combout\,
	datad => \mm1|ramAddr[15]~28_combout\,
	combout => \mm1|ramAddr[15]~31_combout\);

-- Location: LCCOMB_X14_Y25_N30
\mm1|ramAddr[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[15]~32_combout\ = (\mm1|amap~2_combout\ & (\cpu1|Selector315~5_combout\)) # (!\mm1|amap~2_combout\ & ((\mm1|ramAddr[15]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector315~5_combout\,
	datac => \mm1|amap~2_combout\,
	datad => \mm1|ramAddr[15]~31_combout\,
	combout => \mm1|ramAddr[15]~32_combout\);

-- Location: LCCOMB_X14_Y21_N6
\mm1|mapb[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapb[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector335~10_combout\,
	combout => \mm1|mapb[3]~feeder_combout\);

-- Location: FF_X14_Y21_N7
\mm1|mapb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapb[3]~feeder_combout\,
	ena => \mm1|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapb\(3));

-- Location: FF_X17_Y25_N15
\mm1|mapf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapf\(3));

-- Location: LCCOMB_X15_Y21_N28
\mm1|mape[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mape[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector335~10_combout\,
	combout => \mm1|mape[3]~feeder_combout\);

-- Location: FF_X15_Y21_N29
\mm1|mape[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mape[3]~feeder_combout\,
	ena => \mm1|Equal7~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mape\(3));

-- Location: FF_X16_Y25_N13
\mm1|mapa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapa\(3));

-- Location: LCCOMB_X16_Y25_N12
\mm1|ramAddr[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~40_combout\ = (\cpu1|Selector317~5_combout\ & (((\cpu1|Selector315~5_combout\)))) # (!\cpu1|Selector317~5_combout\ & ((\cpu1|Selector315~5_combout\ & (\mm1|mape\(3))) # (!\cpu1|Selector315~5_combout\ & ((\mm1|mapa\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \mm1|mape\(3),
	datac => \mm1|mapa\(3),
	datad => \cpu1|Selector315~5_combout\,
	combout => \mm1|ramAddr[16]~40_combout\);

-- Location: LCCOMB_X17_Y25_N14
\mm1|ramAddr[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~41_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|ramAddr[16]~40_combout\ & ((\mm1|mapf\(3)))) # (!\mm1|ramAddr[16]~40_combout\ & (\mm1|mapb\(3))))) # (!\cpu1|Selector317~5_combout\ & (((\mm1|ramAddr[16]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapb\(3),
	datab => \cpu1|Selector317~5_combout\,
	datac => \mm1|mapf\(3),
	datad => \mm1|ramAddr[16]~40_combout\,
	combout => \mm1|ramAddr[16]~41_combout\);

-- Location: LCCOMB_X17_Y25_N28
\mm1|map7[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map7[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector335~10_combout\,
	combout => \mm1|map7[3]~feeder_combout\);

-- Location: FF_X17_Y25_N29
\mm1|map7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map7[3]~feeder_combout\,
	ena => \mm1|Equal7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map7\(3));

-- Location: LCCOMB_X16_Y21_N12
\mm1|map6[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map6[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector335~10_combout\,
	combout => \mm1|map6[3]~feeder_combout\);

-- Location: FF_X16_Y21_N13
\mm1|map6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map6[3]~feeder_combout\,
	ena => \mm1|Equal7~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map6\(3));

-- Location: LCCOMB_X15_Y22_N16
\mm1|map3[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map3[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector335~10_combout\,
	combout => \mm1|map3[3]~feeder_combout\);

-- Location: FF_X15_Y22_N17
\mm1|map3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map3[3]~feeder_combout\,
	ena => \mm1|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map3\(3));

-- Location: FF_X16_Y21_N27
\mm1|map2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map2\(3));

-- Location: LCCOMB_X16_Y21_N26
\mm1|ramAddr[16]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~33_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|map3\(3)) # ((\cpu1|Selector315~5_combout\)))) # (!\cpu1|Selector317~5_combout\ & (((\mm1|map2\(3) & !\cpu1|Selector315~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \mm1|map3\(3),
	datac => \mm1|map2\(3),
	datad => \cpu1|Selector315~5_combout\,
	combout => \mm1|ramAddr[16]~33_combout\);

-- Location: LCCOMB_X15_Y21_N30
\mm1|ramAddr[16]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~34_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[16]~33_combout\ & (\mm1|map7\(3))) # (!\mm1|ramAddr[16]~33_combout\ & ((\mm1|map6\(3)))))) # (!\cpu1|Selector315~5_combout\ & (((\mm1|ramAddr[16]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|map7\(3),
	datac => \mm1|map6\(3),
	datad => \mm1|ramAddr[16]~33_combout\,
	combout => \mm1|ramAddr[16]~34_combout\);

-- Location: LCCOMB_X16_Y24_N30
\mm1|map4[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map4[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector335~10_combout\,
	combout => \mm1|map4[3]~feeder_combout\);

-- Location: FF_X16_Y24_N31
\mm1|map4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map4[3]~feeder_combout\,
	ena => \mm1|Equal7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map4\(3));

-- Location: FF_X14_Y25_N9
\mm1|map5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map5\(3));

-- Location: LCCOMB_X14_Y21_N20
\mm1|map1[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map1[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector335~10_combout\,
	combout => \mm1|map1[3]~feeder_combout\);

-- Location: FF_X14_Y21_N21
\mm1|map1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map1[3]~feeder_combout\,
	ena => \mm1|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map1\(3));

-- Location: FF_X15_Y25_N25
\mm1|map0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map0\(3));

-- Location: LCCOMB_X15_Y25_N24
\mm1|ramAddr[16]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~37_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|map1\(3)) # ((\cpu1|Selector315~5_combout\)))) # (!\cpu1|Selector317~5_combout\ & (((\mm1|map0\(3) & !\cpu1|Selector315~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map1\(3),
	datab => \cpu1|Selector317~5_combout\,
	datac => \mm1|map0\(3),
	datad => \cpu1|Selector315~5_combout\,
	combout => \mm1|ramAddr[16]~37_combout\);

-- Location: LCCOMB_X14_Y25_N8
\mm1|ramAddr[16]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~38_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[16]~37_combout\ & ((\mm1|map5\(3)))) # (!\mm1|ramAddr[16]~37_combout\ & (\mm1|map4\(3))))) # (!\cpu1|Selector315~5_combout\ & (((\mm1|ramAddr[16]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map4\(3),
	datab => \cpu1|Selector315~5_combout\,
	datac => \mm1|map5\(3),
	datad => \mm1|ramAddr[16]~37_combout\,
	combout => \mm1|ramAddr[16]~38_combout\);

-- Location: LCCOMB_X15_Y24_N10
\mm1|map9[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map9[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector335~10_combout\,
	combout => \mm1|map9[3]~feeder_combout\);

-- Location: FF_X15_Y24_N11
\mm1|map9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map9[3]~feeder_combout\,
	ena => \mm1|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map9\(3));

-- Location: FF_X15_Y24_N1
\mm1|mapd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapd\(3));

-- Location: LCCOMB_X16_Y22_N18
\mm1|mapc[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapc[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector335~10_combout\,
	combout => \mm1|mapc[3]~feeder_combout\);

-- Location: FF_X16_Y22_N19
\mm1|mapc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapc[3]~feeder_combout\,
	ena => \mm1|Equal7~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapc\(3));

-- Location: FF_X16_Y22_N1
\mm1|map8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map8\(3));

-- Location: LCCOMB_X16_Y22_N0
\mm1|ramAddr[16]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~35_combout\ = (\cpu1|Selector317~5_combout\ & (((\cpu1|Selector315~5_combout\)))) # (!\cpu1|Selector317~5_combout\ & ((\cpu1|Selector315~5_combout\ & (\mm1|mapc\(3))) # (!\cpu1|Selector315~5_combout\ & ((\mm1|map8\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \mm1|mapc\(3),
	datac => \mm1|map8\(3),
	datad => \cpu1|Selector315~5_combout\,
	combout => \mm1|ramAddr[16]~35_combout\);

-- Location: LCCOMB_X15_Y24_N0
\mm1|ramAddr[16]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~36_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|ramAddr[16]~35_combout\ & ((\mm1|mapd\(3)))) # (!\mm1|ramAddr[16]~35_combout\ & (\mm1|map9\(3))))) # (!\cpu1|Selector317~5_combout\ & (((\mm1|ramAddr[16]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \mm1|map9\(3),
	datac => \mm1|mapd\(3),
	datad => \mm1|ramAddr[16]~35_combout\,
	combout => \mm1|ramAddr[16]~36_combout\);

-- Location: LCCOMB_X14_Y25_N2
\mm1|ramAddr[16]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~39_combout\ = (\cpu1|Selector316~7_combout\ & (\mm1|tr~q\)) # (!\cpu1|Selector316~7_combout\ & ((\mm1|tr~q\ & ((\mm1|ramAddr[16]~36_combout\))) # (!\mm1|tr~q\ & (\mm1|ramAddr[16]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~7_combout\,
	datab => \mm1|tr~q\,
	datac => \mm1|ramAddr[16]~38_combout\,
	datad => \mm1|ramAddr[16]~36_combout\,
	combout => \mm1|ramAddr[16]~39_combout\);

-- Location: LCCOMB_X14_Y25_N16
\mm1|ramAddr[16]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~42_combout\ = (\cpu1|Selector316~7_combout\ & ((\mm1|ramAddr[16]~39_combout\ & (\mm1|ramAddr[16]~41_combout\)) # (!\mm1|ramAddr[16]~39_combout\ & ((\mm1|ramAddr[16]~34_combout\))))) # (!\cpu1|Selector316~7_combout\ & 
-- (((\mm1|ramAddr[16]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~7_combout\,
	datab => \mm1|ramAddr[16]~41_combout\,
	datac => \mm1|ramAddr[16]~34_combout\,
	datad => \mm1|ramAddr[16]~39_combout\,
	combout => \mm1|ramAddr[16]~42_combout\);

-- Location: LCCOMB_X14_Y25_N14
\mm1|ramAddr[16]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[16]~43_combout\ = (!\mm1|amap~2_combout\ & \mm1|ramAddr[16]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|amap~2_combout\,
	datad => \mm1|ramAddr[16]~42_combout\,
	combout => \mm1|ramAddr[16]~43_combout\);

-- Location: LCCOMB_X15_Y22_N26
\mm1|map3[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map3[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \mm1|map3[4]~feeder_combout\);

-- Location: FF_X15_Y22_N27
\mm1|map3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map3[4]~feeder_combout\,
	ena => \mm1|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map3\(4));

-- Location: FF_X14_Y21_N3
\mm1|mapb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector334~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapb\(4));

-- Location: LCCOMB_X15_Y24_N30
\mm1|map9[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map9[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \mm1|map9[4]~feeder_combout\);

-- Location: FF_X15_Y24_N31
\mm1|map9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map9[4]~feeder_combout\,
	ena => \mm1|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map9\(4));

-- Location: FF_X14_Y21_N17
\mm1|map1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector334~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map1\(4));

-- Location: LCCOMB_X14_Y21_N16
\mm1|ramAddr[17]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~44_combout\ = (\mm1|tr~q\ & ((\mm1|map9\(4)) # ((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map1\(4) & !\cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map9\(4),
	datab => \mm1|tr~q\,
	datac => \mm1|map1\(4),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[17]~44_combout\);

-- Location: LCCOMB_X14_Y21_N2
\mm1|ramAddr[17]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~45_combout\ = (\cpu1|Selector316~7_combout\ & ((\mm1|ramAddr[17]~44_combout\ & ((\mm1|mapb\(4)))) # (!\mm1|ramAddr[17]~44_combout\ & (\mm1|map3\(4))))) # (!\cpu1|Selector316~7_combout\ & (((\mm1|ramAddr[17]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map3\(4),
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|mapb\(4),
	datad => \mm1|ramAddr[17]~44_combout\,
	combout => \mm1|ramAddr[17]~45_combout\);

-- Location: LCCOMB_X12_Y25_N10
\mm1|mapd[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapd[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \mm1|mapd[4]~feeder_combout\);

-- Location: FF_X12_Y25_N11
\mm1|mapd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapd[4]~feeder_combout\,
	ena => \mm1|Equal7~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapd\(4));

-- Location: LCCOMB_X17_Y25_N6
\mm1|mapf[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapf[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector334~10_combout\,
	combout => \mm1|mapf[4]~feeder_combout\);

-- Location: FF_X17_Y25_N7
\mm1|mapf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapf[4]~feeder_combout\,
	ena => \mm1|Equal7~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapf\(4));

-- Location: LCCOMB_X16_Y24_N16
\mm1|map5[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map5[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \mm1|map5[4]~feeder_combout\);

-- Location: FF_X16_Y24_N17
\mm1|map5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map5[4]~feeder_combout\,
	ena => \mm1|Equal7~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map5\(4));

-- Location: LCCOMB_X17_Y25_N4
\mm1|map7[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map7[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector334~10_combout\,
	combout => \mm1|map7[4]~feeder_combout\);

-- Location: FF_X17_Y25_N5
\mm1|map7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map7[4]~feeder_combout\,
	ena => \mm1|Equal7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map7\(4));

-- Location: LCCOMB_X15_Y24_N12
\mm1|ramAddr[17]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~51_combout\ = (\mm1|tr~q\ & (((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & ((\cpu1|Selector316~7_combout\ & ((\mm1|map7\(4)))) # (!\cpu1|Selector316~7_combout\ & (\mm1|map5\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|map5\(4),
	datac => \mm1|map7\(4),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[17]~51_combout\);

-- Location: LCCOMB_X15_Y24_N6
\mm1|ramAddr[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~52_combout\ = (\mm1|tr~q\ & ((\mm1|ramAddr[17]~51_combout\ & ((\mm1|mapf\(4)))) # (!\mm1|ramAddr[17]~51_combout\ & (\mm1|mapd\(4))))) # (!\mm1|tr~q\ & (((\mm1|ramAddr[17]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapd\(4),
	datab => \mm1|tr~q\,
	datac => \mm1|mapf\(4),
	datad => \mm1|ramAddr[17]~51_combout\,
	combout => \mm1|ramAddr[17]~52_combout\);

-- Location: LCCOMB_X16_Y25_N20
\mm1|mapa[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapa[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \mm1|mapa[4]~feeder_combout\);

-- Location: FF_X16_Y25_N21
\mm1|mapa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapa[4]~feeder_combout\,
	ena => \mm1|Equal7~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapa\(4));

-- Location: LCCOMB_X16_Y25_N6
\mm1|map8[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map8[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \mm1|map8[4]~feeder_combout\);

-- Location: FF_X16_Y25_N7
\mm1|map8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map8[4]~feeder_combout\,
	ena => \mm1|Equal7~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map8\(4));

-- Location: FF_X15_Y25_N31
\mm1|map0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector334~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map0\(4));

-- Location: LCCOMB_X15_Y25_N30
\mm1|ramAddr[17]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~48_combout\ = (\mm1|tr~q\ & ((\mm1|map8\(4)) # ((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map0\(4) & !\cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|map8\(4),
	datac => \mm1|map0\(4),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[17]~48_combout\);

-- Location: LCCOMB_X16_Y21_N14
\mm1|map2[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map2[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \mm1|map2[4]~feeder_combout\);

-- Location: FF_X16_Y21_N15
\mm1|map2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map2[4]~feeder_combout\,
	ena => \mm1|Equal7~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map2\(4));

-- Location: LCCOMB_X15_Y25_N8
\mm1|ramAddr[17]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~49_combout\ = (\cpu1|Selector316~7_combout\ & ((\mm1|ramAddr[17]~48_combout\ & (\mm1|mapa\(4))) # (!\mm1|ramAddr[17]~48_combout\ & ((\mm1|map2\(4)))))) # (!\cpu1|Selector316~7_combout\ & (((\mm1|ramAddr[17]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapa\(4),
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|ramAddr[17]~48_combout\,
	datad => \mm1|map2\(4),
	combout => \mm1|ramAddr[17]~49_combout\);

-- Location: LCCOMB_X16_Y22_N30
\mm1|mapc[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapc[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector334~10_combout\,
	combout => \mm1|mapc[4]~feeder_combout\);

-- Location: FF_X16_Y22_N31
\mm1|mapc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapc[4]~feeder_combout\,
	ena => \mm1|Equal7~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapc\(4));

-- Location: FF_X15_Y21_N5
\mm1|mape[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector334~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mape\(4));

-- Location: LCCOMB_X16_Y21_N4
\mm1|map6[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map6[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \mm1|map6[4]~feeder_combout\);

-- Location: FF_X16_Y21_N5
\mm1|map6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map6[4]~feeder_combout\,
	ena => \mm1|Equal7~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map6\(4));

-- Location: FF_X15_Y21_N19
\mm1|map4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector334~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map4\(4));

-- Location: LCCOMB_X15_Y21_N18
\mm1|ramAddr[17]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~46_combout\ = (\mm1|tr~q\ & (((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & ((\cpu1|Selector316~7_combout\ & (\mm1|map6\(4))) # (!\cpu1|Selector316~7_combout\ & ((\mm1|map4\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map6\(4),
	datab => \mm1|tr~q\,
	datac => \mm1|map4\(4),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[17]~46_combout\);

-- Location: LCCOMB_X15_Y21_N4
\mm1|ramAddr[17]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~47_combout\ = (\mm1|tr~q\ & ((\mm1|ramAddr[17]~46_combout\ & ((\mm1|mape\(4)))) # (!\mm1|ramAddr[17]~46_combout\ & (\mm1|mapc\(4))))) # (!\mm1|tr~q\ & (((\mm1|ramAddr[17]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|mapc\(4),
	datac => \mm1|mape\(4),
	datad => \mm1|ramAddr[17]~46_combout\,
	combout => \mm1|ramAddr[17]~47_combout\);

-- Location: LCCOMB_X14_Y25_N20
\mm1|ramAddr[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~50_combout\ = (\cpu1|Selector317~5_combout\ & (\cpu1|Selector315~5_combout\)) # (!\cpu1|Selector317~5_combout\ & ((\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[17]~47_combout\))) # (!\cpu1|Selector315~5_combout\ & 
-- (\mm1|ramAddr[17]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \cpu1|Selector315~5_combout\,
	datac => \mm1|ramAddr[17]~49_combout\,
	datad => \mm1|ramAddr[17]~47_combout\,
	combout => \mm1|ramAddr[17]~50_combout\);

-- Location: LCCOMB_X14_Y25_N6
\mm1|ramAddr[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~53_combout\ = (\cpu1|Selector317~5_combout\ & ((\mm1|ramAddr[17]~50_combout\ & ((\mm1|ramAddr[17]~52_combout\))) # (!\mm1|ramAddr[17]~50_combout\ & (\mm1|ramAddr[17]~45_combout\)))) # (!\cpu1|Selector317~5_combout\ & 
-- (((\mm1|ramAddr[17]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector317~5_combout\,
	datab => \mm1|ramAddr[17]~45_combout\,
	datac => \mm1|ramAddr[17]~52_combout\,
	datad => \mm1|ramAddr[17]~50_combout\,
	combout => \mm1|ramAddr[17]~53_combout\);

-- Location: LCCOMB_X14_Y25_N12
\mm1|ramAddr[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[17]~54_combout\ = (!\mm1|amap~2_combout\ & \mm1|ramAddr[17]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|amap~2_combout\,
	datad => \mm1|ramAddr[17]~53_combout\,
	combout => \mm1|ramAddr[17]~54_combout\);

-- Location: LCCOMB_X15_Y22_N0
\mm1|map3[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map3[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector333~10_combout\,
	combout => \mm1|map3[5]~feeder_combout\);

-- Location: FF_X15_Y22_N1
\mm1|map3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map3[5]~feeder_combout\,
	ena => \mm1|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map3\(5));

-- Location: LCCOMB_X17_Y25_N0
\mm1|map7[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map7[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector333~10_combout\,
	combout => \mm1|map7[5]~feeder_combout\);

-- Location: FF_X17_Y25_N1
\mm1|map7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map7[5]~feeder_combout\,
	ena => \mm1|Equal7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map7\(5));

-- Location: LCCOMB_X16_Y21_N10
\mm1|map2[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map2[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \mm1|map2[5]~feeder_combout\);

-- Location: FF_X16_Y21_N11
\mm1|map2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map2[5]~feeder_combout\,
	ena => \mm1|Equal7~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map2\(5));

-- Location: LCCOMB_X16_Y21_N16
\mm1|map6[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map6[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \mm1|map6[5]~feeder_combout\);

-- Location: FF_X16_Y21_N17
\mm1|map6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map6[5]~feeder_combout\,
	ena => \mm1|Equal7~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map6\(5));

-- Location: LCCOMB_X12_Y25_N4
\mm1|ramAddr[18]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~55_combout\ = (\cpu1|Selector315~5_combout\ & (((\mm1|map6\(5)) # (\cpu1|Selector317~5_combout\)))) # (!\cpu1|Selector315~5_combout\ & (\mm1|map2\(5) & ((!\cpu1|Selector317~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map2\(5),
	datab => \mm1|map6\(5),
	datac => \cpu1|Selector315~5_combout\,
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[18]~55_combout\);

-- Location: LCCOMB_X12_Y25_N2
\mm1|ramAddr[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~56_combout\ = (\mm1|ramAddr[18]~55_combout\ & (((\mm1|map7\(5)) # (!\cpu1|Selector317~5_combout\)))) # (!\mm1|ramAddr[18]~55_combout\ & (\mm1|map3\(5) & ((\cpu1|Selector317~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map3\(5),
	datab => \mm1|map7\(5),
	datac => \mm1|ramAddr[18]~55_combout\,
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[18]~56_combout\);

-- Location: LCCOMB_X17_Y24_N0
\mm1|mape[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mape[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \mm1|mape[5]~feeder_combout\);

-- Location: FF_X17_Y24_N1
\mm1|mape[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mape[5]~feeder_combout\,
	ena => \mm1|Equal7~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mape\(5));

-- Location: FF_X17_Y25_N11
\mm1|mapf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapf\(5));

-- Location: LCCOMB_X14_Y21_N14
\mm1|mapb[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapb[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \mm1|mapb[5]~feeder_combout\);

-- Location: FF_X14_Y21_N15
\mm1|mapb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapb[5]~feeder_combout\,
	ena => \mm1|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapb\(5));

-- Location: FF_X16_Y25_N9
\mm1|mapa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapa\(5));

-- Location: LCCOMB_X16_Y25_N8
\mm1|ramAddr[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~62_combout\ = (\cpu1|Selector315~5_combout\ & (((\cpu1|Selector317~5_combout\)))) # (!\cpu1|Selector315~5_combout\ & ((\cpu1|Selector317~5_combout\ & (\mm1|mapb\(5))) # (!\cpu1|Selector317~5_combout\ & ((\mm1|mapa\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|mapb\(5),
	datac => \mm1|mapa\(5),
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[18]~62_combout\);

-- Location: LCCOMB_X17_Y25_N10
\mm1|ramAddr[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~63_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[18]~62_combout\ & ((\mm1|mapf\(5)))) # (!\mm1|ramAddr[18]~62_combout\ & (\mm1|mape\(5))))) # (!\cpu1|Selector315~5_combout\ & (((\mm1|ramAddr[18]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|mape\(5),
	datac => \mm1|mapf\(5),
	datad => \mm1|ramAddr[18]~62_combout\,
	combout => \mm1|ramAddr[18]~63_combout\);

-- Location: LCCOMB_X16_Y24_N22
\mm1|map4[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map4[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector333~10_combout\,
	combout => \mm1|map4[5]~feeder_combout\);

-- Location: FF_X16_Y24_N23
\mm1|map4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map4[5]~feeder_combout\,
	ena => \mm1|Equal7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map4\(5));

-- Location: FF_X15_Y25_N5
\mm1|map5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map5\(5));

-- Location: LCCOMB_X14_Y21_N0
\mm1|map1[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map1[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \mm1|map1[5]~feeder_combout\);

-- Location: FF_X14_Y21_N1
\mm1|map1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map1[5]~feeder_combout\,
	ena => \mm1|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map1\(5));

-- Location: FF_X15_Y25_N7
\mm1|map0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map0\(5));

-- Location: LCCOMB_X15_Y25_N6
\mm1|ramAddr[18]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~59_combout\ = (\cpu1|Selector315~5_combout\ & (((\cpu1|Selector317~5_combout\)))) # (!\cpu1|Selector315~5_combout\ & ((\cpu1|Selector317~5_combout\ & (\mm1|map1\(5))) # (!\cpu1|Selector317~5_combout\ & ((\mm1|map0\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|map1\(5),
	datac => \mm1|map0\(5),
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[18]~59_combout\);

-- Location: LCCOMB_X15_Y25_N4
\mm1|ramAddr[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~60_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[18]~59_combout\ & ((\mm1|map5\(5)))) # (!\mm1|ramAddr[18]~59_combout\ & (\mm1|map4\(5))))) # (!\cpu1|Selector315~5_combout\ & (((\mm1|ramAddr[18]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|map4\(5),
	datac => \mm1|map5\(5),
	datad => \mm1|ramAddr[18]~59_combout\,
	combout => \mm1|ramAddr[18]~60_combout\);

-- Location: FF_X16_Y22_N13
\mm1|mapc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapc\(5));

-- Location: FF_X12_Y25_N25
\mm1|mapd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapd\(5));

-- Location: LCCOMB_X15_Y24_N28
\mm1|map9[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map9[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector333~10_combout\,
	combout => \mm1|map9[5]~feeder_combout\);

-- Location: FF_X15_Y24_N29
\mm1|map9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map9[5]~feeder_combout\,
	ena => \mm1|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map9\(5));

-- Location: FF_X16_Y25_N11
\mm1|map8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map8\(5));

-- Location: LCCOMB_X16_Y25_N10
\mm1|ramAddr[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~57_combout\ = (\cpu1|Selector315~5_combout\ & (((\cpu1|Selector317~5_combout\)))) # (!\cpu1|Selector315~5_combout\ & ((\cpu1|Selector317~5_combout\ & (\mm1|map9\(5))) # (!\cpu1|Selector317~5_combout\ & ((\mm1|map8\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|map9\(5),
	datac => \mm1|map8\(5),
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[18]~57_combout\);

-- Location: LCCOMB_X12_Y25_N24
\mm1|ramAddr[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~58_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|ramAddr[18]~57_combout\ & ((\mm1|mapd\(5)))) # (!\mm1|ramAddr[18]~57_combout\ & (\mm1|mapc\(5))))) # (!\cpu1|Selector315~5_combout\ & (((\mm1|ramAddr[18]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|mapc\(5),
	datab => \cpu1|Selector315~5_combout\,
	datac => \mm1|mapd\(5),
	datad => \mm1|ramAddr[18]~57_combout\,
	combout => \mm1|ramAddr[18]~58_combout\);

-- Location: LCCOMB_X12_Y25_N18
\mm1|ramAddr[18]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~61_combout\ = (\cpu1|Selector316~7_combout\ & (\mm1|tr~q\)) # (!\cpu1|Selector316~7_combout\ & ((\mm1|tr~q\ & ((\mm1|ramAddr[18]~58_combout\))) # (!\mm1|tr~q\ & (\mm1|ramAddr[18]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~7_combout\,
	datab => \mm1|tr~q\,
	datac => \mm1|ramAddr[18]~60_combout\,
	datad => \mm1|ramAddr[18]~58_combout\,
	combout => \mm1|ramAddr[18]~61_combout\);

-- Location: LCCOMB_X12_Y25_N20
\mm1|ramAddr[18]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~64_combout\ = (\cpu1|Selector316~7_combout\ & ((\mm1|ramAddr[18]~61_combout\ & ((\mm1|ramAddr[18]~63_combout\))) # (!\mm1|ramAddr[18]~61_combout\ & (\mm1|ramAddr[18]~56_combout\)))) # (!\cpu1|Selector316~7_combout\ & 
-- (((\mm1|ramAddr[18]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~7_combout\,
	datab => \mm1|ramAddr[18]~56_combout\,
	datac => \mm1|ramAddr[18]~63_combout\,
	datad => \mm1|ramAddr[18]~61_combout\,
	combout => \mm1|ramAddr[18]~64_combout\);

-- Location: LCCOMB_X12_Y25_N26
\mm1|ramAddr[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[18]~65_combout\ = (!\mm1|amap~2_combout\ & \mm1|ramAddr[18]~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|amap~2_combout\,
	datad => \mm1|ramAddr[18]~64_combout\,
	combout => \mm1|ramAddr[18]~65_combout\);

-- Location: FF_X15_Y25_N27
\mm1|map0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map0\(6));

-- Location: LCCOMB_X16_Y21_N22
\mm1|map2[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map2[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector332~10_combout\,
	combout => \mm1|map2[6]~feeder_combout\);

-- Location: FF_X16_Y21_N23
\mm1|map2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map2[6]~feeder_combout\,
	ena => \mm1|Equal7~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map2\(6));

-- Location: LCCOMB_X15_Y25_N26
\mm1|ramAddr[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~70_combout\ = (\mm1|tr~q\ & (\cpu1|Selector316~7_combout\)) # (!\mm1|tr~q\ & ((\cpu1|Selector316~7_combout\ & ((\mm1|map2\(6)))) # (!\cpu1|Selector316~7_combout\ & (\mm1|map0\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|map0\(6),
	datad => \mm1|map2\(6),
	combout => \mm1|ramAddr[19]~70_combout\);

-- Location: LCCOMB_X16_Y25_N2
\mm1|map8[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map8[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector332~10_combout\,
	combout => \mm1|map8[6]~feeder_combout\);

-- Location: FF_X16_Y25_N3
\mm1|map8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map8[6]~feeder_combout\,
	ena => \mm1|Equal7~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map8\(6));

-- Location: FF_X16_Y25_N25
\mm1|mapa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapa\(6));

-- Location: LCCOMB_X16_Y25_N24
\mm1|ramAddr[19]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~71_combout\ = (\mm1|ramAddr[19]~70_combout\ & (((\mm1|mapa\(6)) # (!\mm1|tr~q\)))) # (!\mm1|ramAddr[19]~70_combout\ & (\mm1|map8\(6) & ((\mm1|tr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|ramAddr[19]~70_combout\,
	datab => \mm1|map8\(6),
	datac => \mm1|mapa\(6),
	datad => \mm1|tr~q\,
	combout => \mm1|ramAddr[19]~71_combout\);

-- Location: LCCOMB_X16_Y22_N10
\mm1|mapc[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapc[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector332~10_combout\,
	combout => \mm1|mapc[6]~feeder_combout\);

-- Location: FF_X16_Y22_N11
\mm1|mapc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapc[6]~feeder_combout\,
	ena => \mm1|Equal7~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapc\(6));

-- Location: FF_X16_Y24_N21
\mm1|map4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map4\(6));

-- Location: LCCOMB_X16_Y24_N20
\mm1|ramAddr[19]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~68_combout\ = (\mm1|tr~q\ & ((\mm1|mapc\(6)) # ((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map4\(6) & !\cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|mapc\(6),
	datac => \mm1|map4\(6),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[19]~68_combout\);

-- Location: LCCOMB_X16_Y21_N8
\mm1|map6[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map6[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector332~10_combout\,
	combout => \mm1|map6[6]~feeder_combout\);

-- Location: FF_X16_Y21_N9
\mm1|map6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map6[6]~feeder_combout\,
	ena => \mm1|Equal7~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map6\(6));

-- Location: FF_X15_Y21_N23
\mm1|mape[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mape\(6));

-- Location: LCCOMB_X15_Y21_N22
\mm1|ramAddr[19]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~69_combout\ = (\mm1|ramAddr[19]~68_combout\ & (((\mm1|mape\(6)) # (!\cpu1|Selector316~7_combout\)))) # (!\mm1|ramAddr[19]~68_combout\ & (\mm1|map6\(6) & ((\cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|ramAddr[19]~68_combout\,
	datab => \mm1|map6\(6),
	datac => \mm1|mape\(6),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[19]~69_combout\);

-- Location: LCCOMB_X15_Y21_N16
\mm1|ramAddr[19]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~72_combout\ = (\cpu1|Selector315~5_combout\ & (((\mm1|ramAddr[19]~69_combout\) # (\cpu1|Selector317~5_combout\)))) # (!\cpu1|Selector315~5_combout\ & (\mm1|ramAddr[19]~71_combout\ & ((!\cpu1|Selector317~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector315~5_combout\,
	datab => \mm1|ramAddr[19]~71_combout\,
	datac => \mm1|ramAddr[19]~69_combout\,
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[19]~72_combout\);

-- Location: LCCOMB_X15_Y24_N14
\mm1|map9[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map9[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector332~10_combout\,
	combout => \mm1|map9[6]~feeder_combout\);

-- Location: FF_X15_Y24_N15
\mm1|map9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map9[6]~feeder_combout\,
	ena => \mm1|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map9\(6));

-- Location: FF_X14_Y21_N23
\mm1|mapb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapb\(6));

-- Location: LCCOMB_X15_Y22_N22
\mm1|map3[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map3[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector332~10_combout\,
	combout => \mm1|map3[6]~feeder_combout\);

-- Location: FF_X15_Y22_N23
\mm1|map3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map3[6]~feeder_combout\,
	ena => \mm1|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map3\(6));

-- Location: FF_X14_Y21_N29
\mm1|map1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map1\(6));

-- Location: LCCOMB_X14_Y21_N28
\mm1|ramAddr[19]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~66_combout\ = (\mm1|tr~q\ & (((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & ((\cpu1|Selector316~7_combout\ & (\mm1|map3\(6))) # (!\cpu1|Selector316~7_combout\ & ((\mm1|map1\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map3\(6),
	datab => \mm1|tr~q\,
	datac => \mm1|map1\(6),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[19]~66_combout\);

-- Location: LCCOMB_X14_Y21_N22
\mm1|ramAddr[19]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~67_combout\ = (\mm1|tr~q\ & ((\mm1|ramAddr[19]~66_combout\ & ((\mm1|mapb\(6)))) # (!\mm1|ramAddr[19]~66_combout\ & (\mm1|map9\(6))))) # (!\mm1|tr~q\ & (((\mm1|ramAddr[19]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|map9\(6),
	datac => \mm1|mapb\(6),
	datad => \mm1|ramAddr[19]~66_combout\,
	combout => \mm1|ramAddr[19]~67_combout\);

-- Location: LCCOMB_X17_Y25_N16
\mm1|map7[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map7[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector332~10_combout\,
	combout => \mm1|map7[6]~feeder_combout\);

-- Location: FF_X17_Y25_N17
\mm1|map7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map7[6]~feeder_combout\,
	ena => \mm1|Equal7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map7\(6));

-- Location: LCCOMB_X12_Y25_N12
\mm1|mapd[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapd[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector332~10_combout\,
	combout => \mm1|mapd[6]~feeder_combout\);

-- Location: FF_X12_Y25_N13
\mm1|mapd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapd[6]~feeder_combout\,
	ena => \mm1|Equal7~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapd\(6));

-- Location: FF_X16_Y24_N27
\mm1|map5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map5\(6));

-- Location: LCCOMB_X16_Y24_N26
\mm1|ramAddr[19]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~73_combout\ = (\mm1|tr~q\ & ((\mm1|mapd\(6)) # ((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map5\(6) & !\cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|mapd\(6),
	datac => \mm1|map5\(6),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[19]~73_combout\);

-- Location: FF_X17_Y25_N27
\mm1|mapf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapf\(6));

-- Location: LCCOMB_X17_Y25_N26
\mm1|ramAddr[19]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~74_combout\ = (\mm1|ramAddr[19]~73_combout\ & (((\mm1|mapf\(6)) # (!\cpu1|Selector316~7_combout\)))) # (!\mm1|ramAddr[19]~73_combout\ & (\mm1|map7\(6) & ((\cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map7\(6),
	datab => \mm1|ramAddr[19]~73_combout\,
	datac => \mm1|mapf\(6),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|ramAddr[19]~74_combout\);

-- Location: LCCOMB_X16_Y24_N12
\mm1|ramAddr[19]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~75_combout\ = (\mm1|ramAddr[19]~72_combout\ & (((\mm1|ramAddr[19]~74_combout\) # (!\cpu1|Selector317~5_combout\)))) # (!\mm1|ramAddr[19]~72_combout\ & (\mm1|ramAddr[19]~67_combout\ & ((\cpu1|Selector317~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|ramAddr[19]~72_combout\,
	datab => \mm1|ramAddr[19]~67_combout\,
	datac => \mm1|ramAddr[19]~74_combout\,
	datad => \cpu1|Selector317~5_combout\,
	combout => \mm1|ramAddr[19]~75_combout\);

-- Location: LCCOMB_X12_Y23_N16
\mm1|ramAddr[19]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|ramAddr[19]~76_combout\ = (!\mm1|amap~2_combout\ & \mm1|ramAddr[19]~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm1|amap~2_combout\,
	datad => \mm1|ramAddr[19]~75_combout\,
	combout => \mm1|ramAddr[19]~76_combout\);

-- Location: FF_X15_Y21_N15
\mm1|map4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map4\(7));

-- Location: LCCOMB_X16_Y22_N2
\mm1|mapc[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapc[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector331~10_combout\,
	combout => \mm1|mapc[7]~feeder_combout\);

-- Location: FF_X16_Y22_N3
\mm1|mapc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapc[7]~feeder_combout\,
	ena => \mm1|Equal7~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapc\(7));

-- Location: LCCOMB_X15_Y21_N14
\mm1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~0_combout\ = (\mm1|tr~q\ & ((\cpu1|Selector316~7_combout\) # ((\mm1|mapc\(7))))) # (!\mm1|tr~q\ & (!\cpu1|Selector316~7_combout\ & (\mm1|map4\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|map4\(7),
	datad => \mm1|mapc\(7),
	combout => \mm1|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y21_N12
\mm1|mape[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mape[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector331~10_combout\,
	combout => \mm1|mape[7]~feeder_combout\);

-- Location: FF_X15_Y21_N13
\mm1|mape[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mape[7]~feeder_combout\,
	ena => \mm1|Equal7~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mape\(7));

-- Location: FF_X16_Y21_N25
\mm1|map6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map6\(7));

-- Location: LCCOMB_X16_Y21_N24
\mm1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~1_combout\ = (\mm1|Mux0~0_combout\ & ((\mm1|mape\(7)) # ((!\cpu1|Selector316~7_combout\)))) # (!\mm1|Mux0~0_combout\ & (((\mm1|map6\(7) & \cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Mux0~0_combout\,
	datab => \mm1|mape\(7),
	datac => \mm1|map6\(7),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|Mux0~1_combout\);

-- Location: LCCOMB_X17_Y25_N20
\mm1|map7[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map7[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector331~10_combout\,
	combout => \mm1|map7[7]~feeder_combout\);

-- Location: FF_X17_Y25_N21
\mm1|map7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map7[7]~feeder_combout\,
	ena => \mm1|Equal7~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map7\(7));

-- Location: FF_X17_Y25_N31
\mm1|mapf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapf\(7));

-- Location: LCCOMB_X12_Y25_N16
\mm1|mapd[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|mapd[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector331~10_combout\,
	combout => \mm1|mapd[7]~feeder_combout\);

-- Location: FF_X12_Y25_N17
\mm1|mapd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|mapd[7]~feeder_combout\,
	ena => \mm1|Equal7~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapd\(7));

-- Location: FF_X14_Y25_N23
\mm1|map5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map5\(7));

-- Location: LCCOMB_X14_Y25_N22
\mm1|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~7_combout\ = (\cpu1|Selector316~7_combout\ & (((\mm1|tr~q\)))) # (!\cpu1|Selector316~7_combout\ & ((\mm1|tr~q\ & (\mm1|mapd\(7))) # (!\mm1|tr~q\ & ((\mm1|map5\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~7_combout\,
	datab => \mm1|mapd\(7),
	datac => \mm1|map5\(7),
	datad => \mm1|tr~q\,
	combout => \mm1|Mux0~7_combout\);

-- Location: LCCOMB_X17_Y25_N30
\mm1|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~8_combout\ = (\cpu1|Selector316~7_combout\ & ((\mm1|Mux0~7_combout\ & ((\mm1|mapf\(7)))) # (!\mm1|Mux0~7_combout\ & (\mm1|map7\(7))))) # (!\cpu1|Selector316~7_combout\ & (((\mm1|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map7\(7),
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|mapf\(7),
	datad => \mm1|Mux0~7_combout\,
	combout => \mm1|Mux0~8_combout\);

-- Location: LCCOMB_X15_Y22_N24
\mm1|map3[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map3[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector331~10_combout\,
	combout => \mm1|map3[7]~feeder_combout\);

-- Location: FF_X15_Y22_N25
\mm1|map3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map3[7]~feeder_combout\,
	ena => \mm1|Equal7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map3\(7));

-- Location: FF_X14_Y21_N31
\mm1|mapb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapb\(7));

-- Location: FF_X14_Y21_N13
\mm1|map1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map1\(7));

-- Location: LCCOMB_X15_Y24_N20
\mm1|map9[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map9[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector331~10_combout\,
	combout => \mm1|map9[7]~feeder_combout\);

-- Location: FF_X15_Y24_N21
\mm1|map9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map9[7]~feeder_combout\,
	ena => \mm1|Equal7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map9\(7));

-- Location: LCCOMB_X14_Y21_N12
\mm1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~2_combout\ = (\mm1|tr~q\ & ((\cpu1|Selector316~7_combout\) # ((\mm1|map9\(7))))) # (!\mm1|tr~q\ & (!\cpu1|Selector316~7_combout\ & (\mm1|map1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|map1\(7),
	datad => \mm1|map9\(7),
	combout => \mm1|Mux0~2_combout\);

-- Location: LCCOMB_X14_Y21_N30
\mm1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~3_combout\ = (\cpu1|Selector316~7_combout\ & ((\mm1|Mux0~2_combout\ & ((\mm1|mapb\(7)))) # (!\mm1|Mux0~2_combout\ & (\mm1|map3\(7))))) # (!\cpu1|Selector316~7_combout\ & (((\mm1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|map3\(7),
	datab => \cpu1|Selector316~7_combout\,
	datac => \mm1|mapb\(7),
	datad => \mm1|Mux0~2_combout\,
	combout => \mm1|Mux0~3_combout\);

-- Location: LCCOMB_X16_Y21_N6
\mm1|map2[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map2[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector331~10_combout\,
	combout => \mm1|map2[7]~feeder_combout\);

-- Location: FF_X16_Y21_N7
\mm1|map2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map2[7]~feeder_combout\,
	ena => \mm1|Equal7~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map2\(7));

-- Location: FF_X16_Y25_N1
\mm1|mapa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|mapa\(7));

-- Location: LCCOMB_X16_Y25_N18
\mm1|map8[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|map8[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector331~10_combout\,
	combout => \mm1|map8[7]~feeder_combout\);

-- Location: FF_X16_Y25_N19
\mm1|map8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mm1|map8[7]~feeder_combout\,
	ena => \mm1|Equal7~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map8\(7));

-- Location: FF_X15_Y25_N15
\mm1|map0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \cpu1|Selector331~10_combout\,
	sload => VCC,
	ena => \mm1|Equal7~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm1|map0\(7));

-- Location: LCCOMB_X15_Y25_N14
\mm1|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~4_combout\ = (\mm1|tr~q\ & ((\mm1|map8\(7)) # ((\cpu1|Selector316~7_combout\)))) # (!\mm1|tr~q\ & (((\mm1|map0\(7) & !\cpu1|Selector316~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|tr~q\,
	datab => \mm1|map8\(7),
	datac => \mm1|map0\(7),
	datad => \cpu1|Selector316~7_combout\,
	combout => \mm1|Mux0~4_combout\);

-- Location: LCCOMB_X16_Y25_N0
\mm1|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~5_combout\ = (\cpu1|Selector316~7_combout\ & ((\mm1|Mux0~4_combout\ & ((\mm1|mapa\(7)))) # (!\mm1|Mux0~4_combout\ & (\mm1|map2\(7))))) # (!\cpu1|Selector316~7_combout\ & (((\mm1|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector316~7_combout\,
	datab => \mm1|map2\(7),
	datac => \mm1|mapa\(7),
	datad => \mm1|Mux0~4_combout\,
	combout => \mm1|Mux0~5_combout\);

-- Location: LCCOMB_X19_Y20_N18
\mm1|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~6_combout\ = (\cpu1|Selector315~5_combout\ & (((\cpu1|Selector317~5_combout\)))) # (!\cpu1|Selector315~5_combout\ & ((\cpu1|Selector317~5_combout\ & (\mm1|Mux0~3_combout\)) # (!\cpu1|Selector317~5_combout\ & ((\mm1|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Mux0~3_combout\,
	datab => \cpu1|Selector315~5_combout\,
	datac => \cpu1|Selector317~5_combout\,
	datad => \mm1|Mux0~5_combout\,
	combout => \mm1|Mux0~6_combout\);

-- Location: LCCOMB_X19_Y20_N30
\mm1|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm1|Mux0~9_combout\ = (\cpu1|Selector315~5_combout\ & ((\mm1|Mux0~6_combout\ & ((\mm1|Mux0~8_combout\))) # (!\mm1|Mux0~6_combout\ & (\mm1|Mux0~1_combout\)))) # (!\cpu1|Selector315~5_combout\ & (((\mm1|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Mux0~1_combout\,
	datab => \cpu1|Selector315~5_combout\,
	datac => \mm1|Mux0~8_combout\,
	datad => \mm1|Mux0~6_combout\,
	combout => \mm1|Mux0~9_combout\);

-- Location: LCCOMB_X19_Y20_N28
\n_sRamWE~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \n_sRamWE~1_combout\ = (\n_sRamWE~0_combout\) # ((\mm1|Mux0~9_combout\ & !\mm1|amap~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm1|Mux0~9_combout\,
	datac => \mm1|amap~2_combout\,
	datad => \n_sRamWE~0_combout\,
	combout => \n_sRamWE~1_combout\);

-- Location: FF_X19_Y20_N29
\n_sRamWE~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \n_sRamWE~1_combout\,
	ena => \n_WR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n_sRamWE~reg0_q\);

-- Location: FF_X20_Y17_N25
\n_sRamOE~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \n_sRamWE~0_combout\,
	sload => VCC,
	ena => \n_RD~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \n_sRamOE~reg0_q\);

-- Location: LCCOMB_X21_Y23_N16
\io2|txBuffer[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBuffer[2]~0_combout\ = (\serialClkEn~q\ & !\io2|func_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \serialClkEn~q\,
	datac => \io2|func_reset~q\,
	combout => \io2|txBuffer[2]~0_combout\);

-- Location: LCCOMB_X20_Y23_N30
\io2|txd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txd~0_combout\ = (\io2|txd~q\ & (((\io2|txState.idle~q\ & !\io2|Selector25~0_combout\)) # (!\io2|txBuffer[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txState.idle~q\,
	datab => \io2|Selector25~0_combout\,
	datac => \io2|txd~q\,
	datad => \io2|txBuffer[2]~0_combout\,
	combout => \io2|txd~0_combout\);

-- Location: LCCOMB_X20_Y22_N22
\io2|txByteLatch[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteLatch[0]~feeder_combout\ = \cpu1|Selector338~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector338~10_combout\,
	combout => \io2|txByteLatch[0]~feeder_combout\);

-- Location: FF_X20_Y22_N23
\io2|txByteLatch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	d => \io2|txByteLatch[0]~feeder_combout\,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteLatch\(0));

-- Location: FF_X20_Y22_N3
\io2|txByteLatch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteLatch\(1));

-- Location: LCCOMB_X20_Y22_N30
\io2|txByteLatch[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteLatch[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector336~10_combout\,
	combout => \io2|txByteLatch[2]~feeder_combout\);

-- Location: FF_X20_Y22_N31
\io2|txByteLatch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	d => \io2|txByteLatch[2]~feeder_combout\,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteLatch\(2));

-- Location: LCCOMB_X20_Y22_N26
\io2|txByteLatch[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteLatch[3]~feeder_combout\ = \cpu1|Selector335~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector335~10_combout\,
	combout => \io2|txByteLatch[3]~feeder_combout\);

-- Location: FF_X20_Y22_N27
\io2|txByteLatch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	d => \io2|txByteLatch[3]~feeder_combout\,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteLatch\(3));

-- Location: LCCOMB_X20_Y22_N6
\io2|txByteLatch[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteLatch[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \io2|txByteLatch[4]~feeder_combout\);

-- Location: FF_X20_Y22_N7
\io2|txByteLatch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	d => \io2|txByteLatch[4]~feeder_combout\,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteLatch\(4));

-- Location: LCCOMB_X20_Y22_N10
\io2|txByteLatch[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteLatch[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \io2|txByteLatch[5]~feeder_combout\);

-- Location: FF_X20_Y22_N11
\io2|txByteLatch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	d => \io2|txByteLatch[5]~feeder_combout\,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteLatch\(5));

-- Location: LCCOMB_X20_Y23_N12
\io2|txBuffer[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBuffer[7]~3_combout\ = (\io2|txByteSent~0_combout\) # ((!\io2|Equal8~0_combout\ & (\io2|Selector25~0_combout\ & \io2|txState.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal8~0_combout\,
	datab => \io2|Selector25~0_combout\,
	datac => \io2|txState.idle~q\,
	datad => \io2|txByteSent~0_combout\,
	combout => \io2|txBuffer[7]~3_combout\);

-- Location: LCCOMB_X20_Y22_N14
\io2|txByteLatch[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteLatch[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector331~10_combout\,
	combout => \io2|txByteLatch[7]~feeder_combout\);

-- Location: FF_X20_Y22_N15
\io2|txByteLatch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	d => \io2|txByteLatch[7]~feeder_combout\,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteLatch\(7));

-- Location: LCCOMB_X20_Y23_N16
\io2|txBuffer[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBuffer[7]~2_combout\ = (\io2|txByteLatch\(7) & !\io2|txState.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txByteLatch\(7),
	datac => \io2|txState.idle~q\,
	combout => \io2|txBuffer[7]~2_combout\);

-- Location: LCCOMB_X20_Y23_N20
\io2|txBuffer[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBuffer[7]~4_combout\ = (\io2|txBuffer[7]~3_combout\ & ((\io2|txBuffer[2]~0_combout\ & ((\io2|txBuffer[7]~2_combout\))) # (!\io2|txBuffer[2]~0_combout\ & (\io2|txBuffer\(7))))) # (!\io2|txBuffer[7]~3_combout\ & (((\io2|txBuffer\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txBuffer[7]~3_combout\,
	datab => \io2|txBuffer[2]~0_combout\,
	datac => \io2|txBuffer\(7),
	datad => \io2|txBuffer[7]~2_combout\,
	combout => \io2|txBuffer[7]~4_combout\);

-- Location: FF_X20_Y23_N21
\io2|txBuffer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txBuffer[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBuffer\(7));

-- Location: LCCOMB_X20_Y22_N20
\io2|txByteLatch[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txByteLatch[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector332~10_combout\,
	combout => \io2|txByteLatch[6]~feeder_combout\);

-- Location: FF_X20_Y22_N21
\io2|txByteLatch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_uart~clkctrl_outclk\,
	d => \io2|txByteLatch[6]~feeder_combout\,
	ena => \cpu1|Selector330~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txByteLatch\(6));

-- Location: LCCOMB_X20_Y22_N24
\io2|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector27~0_combout\ = (\io2|txState.dataBit~q\ & (\io2|txBuffer\(7))) # (!\io2|txState.dataBit~q\ & ((\io2|txByteLatch\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|txState.dataBit~q\,
	datac => \io2|txBuffer\(7),
	datad => \io2|txByteLatch\(6),
	combout => \io2|Selector27~0_combout\);

-- Location: LCCOMB_X20_Y23_N24
\io2|txBuffer[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txBuffer[0]~1_combout\ = (\io2|txBuffer[2]~0_combout\ & ((\io2|txByteSent~0_combout\) # ((!\io2|Equal8~0_combout\ & \io2|Selector25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal8~0_combout\,
	datab => \io2|txBuffer[2]~0_combout\,
	datac => \io2|Selector25~0_combout\,
	datad => \io2|txByteSent~0_combout\,
	combout => \io2|txBuffer[0]~1_combout\);

-- Location: FF_X20_Y22_N25
\io2|txBuffer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector27~0_combout\,
	ena => \io2|txBuffer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBuffer\(6));

-- Location: LCCOMB_X20_Y22_N12
\io2|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector28~0_combout\ = (\io2|txState.dataBit~q\ & ((\io2|txBuffer\(6)))) # (!\io2|txState.dataBit~q\ & (\io2|txByteLatch\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txByteLatch\(5),
	datab => \io2|txState.dataBit~q\,
	datad => \io2|txBuffer\(6),
	combout => \io2|Selector28~0_combout\);

-- Location: FF_X20_Y22_N13
\io2|txBuffer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector28~0_combout\,
	ena => \io2|txBuffer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBuffer\(5));

-- Location: LCCOMB_X20_Y22_N16
\io2|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector29~0_combout\ = (\io2|txState.dataBit~q\ & ((\io2|txBuffer\(5)))) # (!\io2|txState.dataBit~q\ & (\io2|txByteLatch\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txByteLatch\(4),
	datab => \io2|txState.dataBit~q\,
	datad => \io2|txBuffer\(5),
	combout => \io2|Selector29~0_combout\);

-- Location: FF_X20_Y22_N17
\io2|txBuffer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector29~0_combout\,
	ena => \io2|txBuffer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBuffer\(4));

-- Location: LCCOMB_X20_Y22_N4
\io2|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector30~0_combout\ = (\io2|txState.dataBit~q\ & ((\io2|txBuffer\(4)))) # (!\io2|txState.dataBit~q\ & (\io2|txByteLatch\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txByteLatch\(3),
	datab => \io2|txState.dataBit~q\,
	datad => \io2|txBuffer\(4),
	combout => \io2|Selector30~0_combout\);

-- Location: FF_X20_Y22_N5
\io2|txBuffer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector30~0_combout\,
	ena => \io2|txBuffer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBuffer\(3));

-- Location: LCCOMB_X20_Y22_N8
\io2|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector31~0_combout\ = (\io2|txState.dataBit~q\ & ((\io2|txBuffer\(3)))) # (!\io2|txState.dataBit~q\ & (\io2|txByteLatch\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txByteLatch\(2),
	datab => \io2|txBuffer\(3),
	datad => \io2|txState.dataBit~q\,
	combout => \io2|Selector31~0_combout\);

-- Location: FF_X20_Y22_N9
\io2|txBuffer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector31~0_combout\,
	ena => \io2|txBuffer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBuffer\(2));

-- Location: LCCOMB_X20_Y22_N28
\io2|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector32~0_combout\ = (\io2|txState.dataBit~q\ & ((\io2|txBuffer\(2)))) # (!\io2|txState.dataBit~q\ & (\io2|txByteLatch\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io2|txByteLatch\(1),
	datac => \io2|txBuffer\(2),
	datad => \io2|txState.dataBit~q\,
	combout => \io2|Selector32~0_combout\);

-- Location: FF_X20_Y22_N29
\io2|txBuffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector32~0_combout\,
	ena => \io2|txBuffer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBuffer\(1));

-- Location: LCCOMB_X20_Y22_N18
\io2|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Selector33~0_combout\ = (\io2|txState.dataBit~q\ & ((\io2|txBuffer\(1)))) # (!\io2|txState.dataBit~q\ & (\io2|txByteLatch\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txByteLatch\(0),
	datab => \io2|txState.dataBit~q\,
	datad => \io2|txBuffer\(1),
	combout => \io2|Selector33~0_combout\);

-- Location: FF_X20_Y22_N19
\io2|txBuffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|Selector33~0_combout\,
	ena => \io2|txBuffer[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txBuffer\(0));

-- Location: LCCOMB_X20_Y23_N26
\io2|txd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txd~2_combout\ = (\io2|Selector25~0_combout\ & (\io2|txState.idle~q\ & ((\io2|Equal8~0_combout\) # (\io2|txBuffer\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Equal8~0_combout\,
	datab => \io2|Selector25~0_combout\,
	datac => \io2|txState.idle~q\,
	datad => \io2|txBuffer\(0),
	combout => \io2|txd~2_combout\);

-- Location: LCCOMB_X20_Y23_N4
\io2|txd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|txd~3_combout\ = (\io2|txd~0_combout\) # ((\io2|txBuffer[2]~0_combout\ & ((\io2|txd~2_combout\) # (\io2|txd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|txd~0_combout\,
	datab => \io2|txBuffer[2]~0_combout\,
	datac => \io2|txd~2_combout\,
	datad => \io2|txd~1_combout\,
	combout => \io2|txd~3_combout\);

-- Location: FF_X20_Y23_N5
\io2|txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|txd~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|txd~q\);

-- Location: LCCOMB_X22_Y23_N0
\io2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan0~1_cout\ = CARRY((!\io2|rxInPointer\(0) & \io2|rxReadPointer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(0),
	datab => \io2|rxReadPointer\(0),
	datad => VCC,
	cout => \io2|LessThan0~1_cout\);

-- Location: LCCOMB_X22_Y23_N2
\io2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan0~3_cout\ = CARRY((\io2|rxInPointer\(1) & ((!\io2|LessThan0~1_cout\) # (!\io2|rxReadPointer\(1)))) # (!\io2|rxInPointer\(1) & (!\io2|rxReadPointer\(1) & !\io2|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(1),
	datab => \io2|rxReadPointer\(1),
	datad => VCC,
	cin => \io2|LessThan0~1_cout\,
	cout => \io2|LessThan0~3_cout\);

-- Location: LCCOMB_X22_Y23_N4
\io2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan0~5_cout\ = CARRY((\io2|rxReadPointer\(2) & ((!\io2|LessThan0~3_cout\) # (!\io2|rxInPointer\(2)))) # (!\io2|rxReadPointer\(2) & (!\io2|rxInPointer\(2) & !\io2|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(2),
	datab => \io2|rxInPointer\(2),
	datad => VCC,
	cin => \io2|LessThan0~3_cout\,
	cout => \io2|LessThan0~5_cout\);

-- Location: LCCOMB_X22_Y23_N6
\io2|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan0~7_cout\ = CARRY((\io2|rxReadPointer\(3) & (\io2|rxInPointer\(3) & !\io2|LessThan0~5_cout\)) # (!\io2|rxReadPointer\(3) & ((\io2|rxInPointer\(3)) # (!\io2|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(3),
	datab => \io2|rxInPointer\(3),
	datad => VCC,
	cin => \io2|LessThan0~5_cout\,
	cout => \io2|LessThan0~7_cout\);

-- Location: LCCOMB_X22_Y23_N8
\io2|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan0~9_cout\ = CARRY((\io2|rxInPointer\(4) & (\io2|rxReadPointer\(4) & !\io2|LessThan0~7_cout\)) # (!\io2|rxInPointer\(4) & ((\io2|rxReadPointer\(4)) # (!\io2|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(4),
	datab => \io2|rxReadPointer\(4),
	datad => VCC,
	cin => \io2|LessThan0~7_cout\,
	cout => \io2|LessThan0~9_cout\);

-- Location: LCCOMB_X22_Y23_N10
\io2|LessThan0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|LessThan0~10_combout\ = (\io2|rxReadPointer\(5) & ((\io2|LessThan0~9_cout\) # (!\io2|rxInPointer\(5)))) # (!\io2|rxReadPointer\(5) & (!\io2|rxInPointer\(5) & \io2|LessThan0~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(5),
	datab => \io2|rxInPointer\(5),
	cin => \io2|LessThan0~9_cout\,
	combout => \io2|LessThan0~10_combout\);

-- Location: LCCOMB_X23_Y23_N4
\io2|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add2~0_combout\ = (\io2|rxReadPointer\(0) & (\io2|rxInPointer\(0) $ (VCC))) # (!\io2|rxReadPointer\(0) & ((\io2|rxInPointer\(0)) # (GND)))
-- \io2|Add2~1\ = CARRY((\io2|rxInPointer\(0)) # (!\io2|rxReadPointer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(0),
	datab => \io2|rxInPointer\(0),
	datad => VCC,
	combout => \io2|Add2~0_combout\,
	cout => \io2|Add2~1\);

-- Location: LCCOMB_X23_Y23_N6
\io2|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add2~2_combout\ = (\io2|rxInPointer\(1) & ((\io2|rxReadPointer\(1) & (!\io2|Add2~1\)) # (!\io2|rxReadPointer\(1) & (\io2|Add2~1\ & VCC)))) # (!\io2|rxInPointer\(1) & ((\io2|rxReadPointer\(1) & ((\io2|Add2~1\) # (GND))) # (!\io2|rxReadPointer\(1) & 
-- (!\io2|Add2~1\))))
-- \io2|Add2~3\ = CARRY((\io2|rxInPointer\(1) & (\io2|rxReadPointer\(1) & !\io2|Add2~1\)) # (!\io2|rxInPointer\(1) & ((\io2|rxReadPointer\(1)) # (!\io2|Add2~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(1),
	datab => \io2|rxReadPointer\(1),
	datad => VCC,
	cin => \io2|Add2~1\,
	combout => \io2|Add2~2_combout\,
	cout => \io2|Add2~3\);

-- Location: LCCOMB_X23_Y23_N8
\io2|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add2~4_combout\ = ((\io2|rxInPointer\(2) $ (\io2|rxReadPointer\(2) $ (\io2|Add2~3\)))) # (GND)
-- \io2|Add2~5\ = CARRY((\io2|rxInPointer\(2) & ((!\io2|Add2~3\) # (!\io2|rxReadPointer\(2)))) # (!\io2|rxInPointer\(2) & (!\io2|rxReadPointer\(2) & !\io2|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(2),
	datab => \io2|rxReadPointer\(2),
	datad => VCC,
	cin => \io2|Add2~3\,
	combout => \io2|Add2~4_combout\,
	cout => \io2|Add2~5\);

-- Location: LCCOMB_X23_Y23_N10
\io2|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add2~6_combout\ = (\io2|rxReadPointer\(3) & ((\io2|rxInPointer\(3) & (!\io2|Add2~5\)) # (!\io2|rxInPointer\(3) & ((\io2|Add2~5\) # (GND))))) # (!\io2|rxReadPointer\(3) & ((\io2|rxInPointer\(3) & (\io2|Add2~5\ & VCC)) # (!\io2|rxInPointer\(3) & 
-- (!\io2|Add2~5\))))
-- \io2|Add2~7\ = CARRY((\io2|rxReadPointer\(3) & ((!\io2|Add2~5\) # (!\io2|rxInPointer\(3)))) # (!\io2|rxReadPointer\(3) & (!\io2|rxInPointer\(3) & !\io2|Add2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(3),
	datab => \io2|rxInPointer\(3),
	datad => VCC,
	cin => \io2|Add2~5\,
	combout => \io2|Add2~6_combout\,
	cout => \io2|Add2~7\);

-- Location: LCCOMB_X23_Y23_N12
\io2|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add2~8_combout\ = ((\io2|rxInPointer\(4) $ (\io2|rxReadPointer\(4) $ (\io2|Add2~7\)))) # (GND)
-- \io2|Add2~9\ = CARRY((\io2|rxInPointer\(4) & ((!\io2|Add2~7\) # (!\io2|rxReadPointer\(4)))) # (!\io2|rxInPointer\(4) & (!\io2|rxReadPointer\(4) & !\io2|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(4),
	datab => \io2|rxReadPointer\(4),
	datad => VCC,
	cin => \io2|Add2~7\,
	combout => \io2|Add2~8_combout\,
	cout => \io2|Add2~9\);

-- Location: LCCOMB_X23_Y23_N14
\io2|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add2~10_combout\ = \io2|rxReadPointer\(5) $ (\io2|Add2~9\ $ (!\io2|rxInPointer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io2|rxReadPointer\(5),
	datad => \io2|rxInPointer\(5),
	cin => \io2|Add2~9\,
	combout => \io2|Add2~10_combout\);

-- Location: LCCOMB_X23_Y23_N26
\io2|n_rts~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|n_rts~4_combout\ = (\io2|Add2~0_combout\) # (\io2|n_rts~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|Add2~0_combout\,
	datad => \io2|n_rts~q\,
	combout => \io2|n_rts~4_combout\);

-- Location: LCCOMB_X23_Y23_N20
\io2|n_rts~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|n_rts~5_combout\ = (\io2|Add2~10_combout\) # ((\io2|Add2~8_combout\) # ((\io2|Add2~6_combout\ & \io2|n_rts~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Add2~6_combout\,
	datab => \io2|Add2~10_combout\,
	datac => \io2|n_rts~4_combout\,
	datad => \io2|Add2~8_combout\,
	combout => \io2|n_rts~5_combout\);

-- Location: LCCOMB_X22_Y23_N14
\io2|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add1~0_combout\ = (\io2|rxInPointer\(0) & ((GND) # (!\io2|rxReadPointer\(0)))) # (!\io2|rxInPointer\(0) & (\io2|rxReadPointer\(0) $ (GND)))
-- \io2|Add1~1\ = CARRY((\io2|rxInPointer\(0)) # (!\io2|rxReadPointer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(0),
	datab => \io2|rxReadPointer\(0),
	datad => VCC,
	combout => \io2|Add1~0_combout\,
	cout => \io2|Add1~1\);

-- Location: LCCOMB_X22_Y23_N16
\io2|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add1~2_combout\ = (\io2|rxInPointer\(1) & ((\io2|rxReadPointer\(1) & (!\io2|Add1~1\)) # (!\io2|rxReadPointer\(1) & (\io2|Add1~1\ & VCC)))) # (!\io2|rxInPointer\(1) & ((\io2|rxReadPointer\(1) & ((\io2|Add1~1\) # (GND))) # (!\io2|rxReadPointer\(1) & 
-- (!\io2|Add1~1\))))
-- \io2|Add1~3\ = CARRY((\io2|rxInPointer\(1) & (\io2|rxReadPointer\(1) & !\io2|Add1~1\)) # (!\io2|rxInPointer\(1) & ((\io2|rxReadPointer\(1)) # (!\io2|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(1),
	datab => \io2|rxReadPointer\(1),
	datad => VCC,
	cin => \io2|Add1~1\,
	combout => \io2|Add1~2_combout\,
	cout => \io2|Add1~3\);

-- Location: LCCOMB_X22_Y23_N18
\io2|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add1~4_combout\ = ((\io2|rxReadPointer\(2) $ (\io2|rxInPointer\(2) $ (\io2|Add1~3\)))) # (GND)
-- \io2|Add1~5\ = CARRY((\io2|rxReadPointer\(2) & (\io2|rxInPointer\(2) & !\io2|Add1~3\)) # (!\io2|rxReadPointer\(2) & ((\io2|rxInPointer\(2)) # (!\io2|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(2),
	datab => \io2|rxInPointer\(2),
	datad => VCC,
	cin => \io2|Add1~3\,
	combout => \io2|Add1~4_combout\,
	cout => \io2|Add1~5\);

-- Location: LCCOMB_X22_Y23_N20
\io2|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add1~6_combout\ = (\io2|rxReadPointer\(3) & ((\io2|rxInPointer\(3) & (!\io2|Add1~5\)) # (!\io2|rxInPointer\(3) & ((\io2|Add1~5\) # (GND))))) # (!\io2|rxReadPointer\(3) & ((\io2|rxInPointer\(3) & (\io2|Add1~5\ & VCC)) # (!\io2|rxInPointer\(3) & 
-- (!\io2|Add1~5\))))
-- \io2|Add1~7\ = CARRY((\io2|rxReadPointer\(3) & ((!\io2|Add1~5\) # (!\io2|rxInPointer\(3)))) # (!\io2|rxReadPointer\(3) & (!\io2|rxInPointer\(3) & !\io2|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxReadPointer\(3),
	datab => \io2|rxInPointer\(3),
	datad => VCC,
	cin => \io2|Add1~5\,
	combout => \io2|Add1~6_combout\,
	cout => \io2|Add1~7\);

-- Location: LCCOMB_X22_Y23_N12
\io2|n_rts~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|n_rts~0_combout\ = (\io2|Add1~4_combout\ & (((\io2|n_rts~q\) # (\io2|Add1~6_combout\)))) # (!\io2|Add1~4_combout\ & (\io2|Add1~2_combout\ & ((\io2|n_rts~q\) # (\io2|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Add1~4_combout\,
	datab => \io2|Add1~2_combout\,
	datac => \io2|n_rts~q\,
	datad => \io2|Add1~6_combout\,
	combout => \io2|n_rts~0_combout\);

-- Location: LCCOMB_X22_Y23_N22
\io2|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add1~8_combout\ = ((\io2|rxInPointer\(4) $ (\io2|rxReadPointer\(4) $ (!\io2|Add1~7\)))) # (GND)
-- \io2|Add1~9\ = CARRY((\io2|rxInPointer\(4) & (!\io2|rxReadPointer\(4) & !\io2|Add1~7\)) # (!\io2|rxInPointer\(4) & ((!\io2|Add1~7\) # (!\io2|rxReadPointer\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|rxInPointer\(4),
	datab => \io2|rxReadPointer\(4),
	datad => VCC,
	cin => \io2|Add1~7\,
	combout => \io2|Add1~8_combout\,
	cout => \io2|Add1~9\);

-- Location: LCCOMB_X22_Y23_N28
\io2|n_rts~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|n_rts~1_combout\ = (\io2|Add1~8_combout\) # ((\io2|Add1~6_combout\ & ((\io2|n_rts~q\) # (\io2|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Add1~8_combout\,
	datab => \io2|n_rts~q\,
	datac => \io2|Add1~0_combout\,
	datad => \io2|Add1~6_combout\,
	combout => \io2|n_rts~1_combout\);

-- Location: LCCOMB_X22_Y23_N30
\io2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add0~0_combout\ = \io2|rxInPointer\(5) $ (\io2|rxInPointer\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io2|rxInPointer\(5),
	datad => \io2|rxInPointer\(4),
	combout => \io2|Add0~0_combout\);

-- Location: LCCOMB_X22_Y23_N24
\io2|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|Add1~10_combout\ = \io2|Add0~0_combout\ $ (\io2|Add1~9\ $ (!\io2|rxReadPointer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Add0~0_combout\,
	datad => \io2|rxReadPointer\(5),
	cin => \io2|Add1~9\,
	combout => \io2|Add1~10_combout\);

-- Location: LCCOMB_X22_Y23_N26
\io2|n_rts~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|n_rts~2_combout\ = (\io2|LessThan0~10_combout\ & ((\io2|n_rts~0_combout\) # ((\io2|n_rts~1_combout\) # (\io2|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|n_rts~0_combout\,
	datab => \io2|n_rts~1_combout\,
	datac => \io2|Add1~10_combout\,
	datad => \io2|LessThan0~10_combout\,
	combout => \io2|n_rts~2_combout\);

-- Location: LCCOMB_X23_Y23_N28
\io2|n_rts~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|n_rts~3_combout\ = (\io2|Add2~2_combout\ & ((\io2|n_rts~q\) # ((\io2|Add2~6_combout\)))) # (!\io2|Add2~2_combout\ & (\io2|Add2~4_combout\ & ((\io2|n_rts~q\) # (\io2|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|Add2~2_combout\,
	datab => \io2|n_rts~q\,
	datac => \io2|Add2~4_combout\,
	datad => \io2|Add2~6_combout\,
	combout => \io2|n_rts~3_combout\);

-- Location: LCCOMB_X23_Y23_N0
\io2|n_rts~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io2|n_rts~6_combout\ = (\io2|n_rts~2_combout\) # ((!\io2|LessThan0~10_combout\ & ((\io2|n_rts~5_combout\) # (\io2|n_rts~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io2|LessThan0~10_combout\,
	datab => \io2|n_rts~5_combout\,
	datac => \io2|n_rts~2_combout\,
	datad => \io2|n_rts~3_combout\,
	combout => \io2|n_rts~6_combout\);

-- Location: FF_X23_Y23_N1
\io2|n_rts\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io2|n_rts~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io2|n_rts~q\);

-- Location: LCCOMB_X32_Y19_N28
\io1|dispAttWRData~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~6_combout\ = (!\io1|attInverse~q\ & (\io1|param1\(2) & (!\io1|param1\(3) & \io1|param1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datab => \io1|param1\(2),
	datac => \io1|param1\(3),
	datad => \io1|param1\(0),
	combout => \io1|dispAttWRData~6_combout\);

-- Location: LCCOMB_X36_Y16_N12
\io1|attInverse~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|attInverse~2_combout\ = (\io1|param1\(4)) # (((!\io1|dispAttWRData~6_combout\) # (!\io1|Equal47~2_combout\)) # (!\io1|param1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(4),
	datab => \io1|param1\(1),
	datac => \io1|Equal47~2_combout\,
	datad => \io1|dispAttWRData~6_combout\,
	combout => \io1|attInverse~2_combout\);

-- Location: LCCOMB_X37_Y16_N20
\io1|attInverse~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|attInverse~0_combout\ = (\io1|attInverse~q\ & (\io1|param1\(3) & (\io1|param1\(4) & \io1|param1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datab => \io1|param1\(3),
	datac => \io1|param1\(4),
	datad => \io1|param1\(0),
	combout => \io1|attInverse~0_combout\);

-- Location: LCCOMB_X37_Y16_N30
\io1|attInverse~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|attInverse~1_combout\ = (!\io1|param1\(2) & (\io1|Equal47~2_combout\ & (\io1|param1\(1) & \io1|attInverse~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(2),
	datab => \io1|Equal47~2_combout\,
	datac => \io1|param1\(1),
	datad => \io1|attInverse~0_combout\,
	combout => \io1|attInverse~1_combout\);

-- Location: LCCOMB_X32_Y20_N8
\io1|attInverse~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|attInverse~3_combout\ = (!\io1|attInverse~1_combout\ & (((!\io1|Equal47~1_combout\ & \io1|attInverse~q\)) # (!\io1|attInverse~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal47~1_combout\,
	datab => \io1|attInverse~2_combout\,
	datac => \io1|attInverse~q\,
	datad => \io1|attInverse~1_combout\,
	combout => \io1|attInverse~3_combout\);

-- Location: LCCOMB_X29_Y15_N24
\io1|attInverse~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|attInverse~5_combout\ = (\io1|display_store~10_combout\ & (\io1|attInverse~4_combout\ & (!\io1|dispByteLatch\(4) & !\io1|display_store~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|display_store~10_combout\,
	datab => \io1|attInverse~4_combout\,
	datac => \io1|dispByteLatch\(4),
	datad => \io1|display_store~9_combout\,
	combout => \io1|attInverse~5_combout\);

-- Location: FF_X32_Y20_N9
\io1|attInverse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|attInverse~3_combout\,
	ena => \io1|attInverse~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|attInverse~q\);

-- Location: LCCOMB_X37_Y16_N18
\io1|display_store~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~3_combout\ = (\io1|param1\(2) & ((\io1|param1\(1) & (!\io1|param1\(4))) # (!\io1|param1\(1) & ((!\io1|param1\(5)))))) # (!\io1|param1\(2) & (((!\io1|param1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(2),
	datab => \io1|param1\(1),
	datac => \io1|param1\(4),
	datad => \io1|param1\(5),
	combout => \io1|display_store~3_combout\);

-- Location: LCCOMB_X33_Y17_N20
\io1|display_store~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~4_combout\ = (\io1|param1\(6)) # ((\io1|param1\(3) & (\io1|param1\(5))) # (!\io1|param1\(3) & ((\io1|param1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(3),
	datab => \io1|param1\(5),
	datac => \io1|param1\(4),
	datad => \io1|param1\(6),
	combout => \io1|display_store~4_combout\);

-- Location: LCCOMB_X31_Y20_N0
\io1|display_store~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~6_combout\ = (\io1|param1\(5) & !\io1|param1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(5),
	datad => \io1|param1\(4),
	combout => \io1|display_store~6_combout\);

-- Location: LCCOMB_X31_Y20_N22
\io1|dispAttWRData~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~17_combout\ = ((\io1|attInverse~q\) # ((\io1|param1\(6)) # (!\io1|display_store~6_combout\))) # (!\io1|param1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(3),
	datab => \io1|attInverse~q\,
	datac => \io1|param1\(6),
	datad => \io1|display_store~6_combout\,
	combout => \io1|dispAttWRData~17_combout\);

-- Location: LCCOMB_X33_Y20_N30
\io1|dispAttWRData~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~49_combout\ = (\io1|dispAttWRData~17_combout\ & (((\io1|display_store~3_combout\) # (\io1|display_store~4_combout\)) # (!\io1|attInverse~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datab => \io1|display_store~3_combout\,
	datac => \io1|display_store~4_combout\,
	datad => \io1|dispAttWRData~17_combout\,
	combout => \io1|dispAttWRData~49_combout\);

-- Location: LCCOMB_X32_Y20_N22
\io1|dispAttWRData~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~7_combout\ = (\io1|attInverse~1_combout\) # (!\io1|attInverse~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|attInverse~1_combout\,
	datad => \io1|attInverse~2_combout\,
	combout => \io1|dispAttWRData~7_combout\);

-- Location: LCCOMB_X27_Y20_N8
\io1|dispAttWRData[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData[0]~_wirecell_combout\ = !\io1|dispAttWRData\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|dispAttWRData\(0),
	combout => \io1|dispAttWRData[0]~_wirecell_combout\);

-- Location: M9K_X25_Y20_N0
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \io1|dispWR~q\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y20_N20
\io1|dispAttWRData~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~46_combout\ = (!\io1|attInverse~q\ & (!\io1|param1\(5) & ((\io1|param1\(2)) # (\io1|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datab => \io1|param1\(2),
	datac => \io1|param1\(1),
	datad => \io1|param1\(5),
	combout => \io1|dispAttWRData~46_combout\);

-- Location: LCCOMB_X31_Y20_N6
\io1|dispAttWRData~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~47_combout\ = ((\io1|param1\(3) & \io1|dispAttWRData~46_combout\)) # (!\io1|dispAttWRData\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(3),
	datac => \io1|dispAttWRData\(3),
	datad => \io1|dispAttWRData~46_combout\,
	combout => \io1|dispAttWRData~47_combout\);

-- Location: LCCOMB_X32_Y19_N12
\io1|dispAttWRData~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~40_combout\ = (\io1|param1\(2) & (!\io1|dispAttWRData\(3))) # (!\io1|param1\(2) & ((\io1|param1\(3) & (!\io1|dispAttWRData\(3))) # (!\io1|param1\(3) & ((\io1|param1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(3),
	datab => \io1|param1\(2),
	datac => \io1|param1\(3),
	datad => \io1|param1\(0),
	combout => \io1|dispAttWRData~40_combout\);

-- Location: LCCOMB_X32_Y19_N26
\io1|dispAttWRData~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~16_combout\ = (\io1|dispAttWRData~7_combout\ & (((!\io1|dispAttWRData\(3))))) # (!\io1|dispAttWRData~7_combout\ & (\io1|dispAttWRData\(7) & ((!\io1|Equal47~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(7),
	datab => \io1|dispAttWRData~7_combout\,
	datac => \io1|dispAttWRData\(3),
	datad => \io1|Equal47~1_combout\,
	combout => \io1|dispAttWRData~16_combout\);

-- Location: LCCOMB_X31_Y20_N10
\io1|display_store~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~7_combout\ = (\io1|param1\(6) & (\io1|display_store~6_combout\ & (\io1|param1\(3) $ (\io1|param1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(3),
	datab => \io1|param1\(2),
	datac => \io1|param1\(6),
	datad => \io1|display_store~6_combout\,
	combout => \io1|display_store~7_combout\);

-- Location: LCCOMB_X35_Y15_N14
\io1|dispAttWRData~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~9_combout\ = (\io1|param1\(6) & ((\io1|param1\(5) & ((\io1|Equal47~0_combout\))) # (!\io1|param1\(5) & (!\io1|LessThan48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan48~0_combout\,
	datab => \io1|Equal47~0_combout\,
	datac => \io1|param1\(5),
	datad => \io1|param1\(6),
	combout => \io1|dispAttWRData~9_combout\);

-- Location: LCCOMB_X33_Y20_N0
\io1|dispAttWRData~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~18_combout\ = (\io1|attInverse~q\ & ((!\io1|dispAttWRData~9_combout\))) # (!\io1|attInverse~q\ & (!\io1|display_store~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datac => \io1|display_store~7_combout\,
	datad => \io1|dispAttWRData~9_combout\,
	combout => \io1|dispAttWRData~18_combout\);

-- Location: LCCOMB_X35_Y15_N30
\io1|attBold~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|attBold~2_combout\ = ((!\io1|display_store~29_combout\) # (!\io1|param1\(2))) # (!\io1|param1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|param1\(4),
	datac => \io1|param1\(2),
	datad => \io1|display_store~29_combout\,
	combout => \io1|attBold~2_combout\);

-- Location: LCCOMB_X35_Y15_N0
\io1|attBold~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|attBold~4_combout\ = (\io1|param1\(0) & (!\io1|param1\(6) & (!\io1|param1\(5) & \io1|Equal47~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(0),
	datab => \io1|param1\(6),
	datac => \io1|param1\(5),
	datad => \io1|Equal47~0_combout\,
	combout => \io1|attBold~4_combout\);

-- Location: LCCOMB_X35_Y15_N8
\io1|attBold~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|attBold~3_combout\ = (!\io1|attBold~4_combout\ & (((\io1|Equal47~1_combout\) # (\io1|attBold~q\)) # (!\io1|attBold~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attBold~2_combout\,
	datab => \io1|Equal47~1_combout\,
	datac => \io1|attBold~q\,
	datad => \io1|attBold~4_combout\,
	combout => \io1|attBold~3_combout\);

-- Location: FF_X35_Y15_N9
\io1|attBold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|attBold~3_combout\,
	ena => \io1|attInverse~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|attBold~q\);

-- Location: LCCOMB_X32_Y19_N24
\io1|dispAttWRData~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~19_combout\ = ((\io1|dispAttWRData~49_combout\ & (\io1|dispAttWRData~16_combout\)) # (!\io1|dispAttWRData~49_combout\ & ((!\io1|attBold~q\)))) # (!\io1|dispAttWRData~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~16_combout\,
	datab => \io1|dispAttWRData~18_combout\,
	datac => \io1|dispAttWRData~49_combout\,
	datad => \io1|attBold~q\,
	combout => \io1|dispAttWRData~19_combout\);

-- Location: LCCOMB_X31_Y19_N16
\io1|dispAttWRData[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData[7]~feeder_combout\ = \io1|dispAttWRData~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|dispAttWRData~19_combout\,
	combout => \io1|dispAttWRData[7]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N18
\io1|dispAttWRData~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~22_combout\ = (\io1|dispAttWRData~7_combout\ & (((!\io1|dispAttWRData\(1))))) # (!\io1|dispAttWRData~7_combout\ & (!\io1|Equal47~1_combout\ & (\io1|dispAttWRData\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal47~1_combout\,
	datab => \io1|dispAttWRData\(5),
	datac => \io1|dispAttWRData~7_combout\,
	datad => \io1|dispAttWRData\(1),
	combout => \io1|dispAttWRData~22_combout\);

-- Location: LCCOMB_X33_Y20_N26
\io1|dispAttWRData~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~23_combout\ = (\io1|attInverse~q\ & (!\io1|display_store~4_combout\ & !\io1|display_store~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datac => \io1|display_store~4_combout\,
	datad => \io1|display_store~3_combout\,
	combout => \io1|dispAttWRData~23_combout\);

-- Location: LCCOMB_X31_Y20_N16
\io1|dispAttWRData~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~24_combout\ = (\io1|dispAttWRData~17_combout\ & ((\io1|dispAttWRData~23_combout\ & ((!\io1|param1\(1)))) # (!\io1|dispAttWRData~23_combout\ & (\io1|dispAttWRData~22_combout\)))) # (!\io1|dispAttWRData~17_combout\ & 
-- (((\io1|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~17_combout\,
	datab => \io1|dispAttWRData~22_combout\,
	datac => \io1|param1\(1),
	datad => \io1|dispAttWRData~23_combout\,
	combout => \io1|dispAttWRData~24_combout\);

-- Location: LCCOMB_X31_Y20_N14
\io1|dispAttWRData~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~50_combout\ = (\io1|dispAttWRData~9_combout\ & ((\io1|attInverse~q\ & (!\io1|param1\(1))) # (!\io1|attInverse~q\ & ((\io1|dispAttWRData~24_combout\))))) # (!\io1|dispAttWRData~9_combout\ & (((\io1|dispAttWRData~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~9_combout\,
	datab => \io1|attInverse~q\,
	datac => \io1|param1\(1),
	datad => \io1|dispAttWRData~24_combout\,
	combout => \io1|dispAttWRData~50_combout\);

-- Location: LCCOMB_X33_Y20_N4
\io1|dispAttWRData~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~26_combout\ = (\io1|attInverse~q\) # (!\io1|display_store~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datac => \io1|display_store~7_combout\,
	combout => \io1|dispAttWRData~26_combout\);

-- Location: LCCOMB_X32_Y20_N30
\io1|dispAttWRData[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData[5]~0_combout\ = (\io1|dispAttWRData~26_combout\ & (\io1|dispAttWRData~50_combout\)) # (!\io1|dispAttWRData~26_combout\ & ((\io1|param1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~50_combout\,
	datab => \io1|param1\(1),
	datad => \io1|dispAttWRData~26_combout\,
	combout => \io1|dispAttWRData[5]~0_combout\);

-- Location: LCCOMB_X31_Y20_N30
\io1|dispAttWRData~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~25_combout\ = (\io1|attInverse~q\ & \io1|dispAttWRData~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|attInverse~q\,
	datad => \io1|dispAttWRData~9_combout\,
	combout => \io1|dispAttWRData~25_combout\);

-- Location: LCCOMB_X32_Y20_N4
\io1|dispAttWRData~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~27_combout\ = (\io1|dispAttWRData~7_combout\ & (((!\io1|dispAttWRData\(2))))) # (!\io1|dispAttWRData~7_combout\ & (!\io1|Equal47~1_combout\ & (\io1|dispAttWRData\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal47~1_combout\,
	datab => \io1|dispAttWRData\(6),
	datac => \io1|dispAttWRData~7_combout\,
	datad => \io1|dispAttWRData\(2),
	combout => \io1|dispAttWRData~27_combout\);

-- Location: LCCOMB_X31_Y20_N12
\io1|dispAttWRData~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~28_combout\ = (\io1|dispAttWRData~23_combout\ & ((\io1|param1\(2) $ (\io1|param1\(1))))) # (!\io1|dispAttWRData~23_combout\ & (\io1|dispAttWRData~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~27_combout\,
	datab => \io1|param1\(2),
	datac => \io1|param1\(1),
	datad => \io1|dispAttWRData~23_combout\,
	combout => \io1|dispAttWRData~28_combout\);

-- Location: LCCOMB_X31_Y20_N18
\io1|dispAttWRData~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~29_combout\ = (!\io1|dispAttWRData~25_combout\ & ((\io1|dispAttWRData~17_combout\ & ((\io1|dispAttWRData~28_combout\))) # (!\io1|dispAttWRData~17_combout\ & (\io1|param1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~17_combout\,
	datab => \io1|param1\(2),
	datac => \io1|dispAttWRData~25_combout\,
	datad => \io1|dispAttWRData~28_combout\,
	combout => \io1|dispAttWRData~29_combout\);

-- Location: LCCOMB_X31_Y20_N24
\io1|dispAttWRData~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~30_combout\ = (\io1|dispAttWRData~29_combout\) # ((\io1|dispAttWRData~25_combout\ & (\io1|param1\(2) $ (!\io1|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~25_combout\,
	datab => \io1|param1\(2),
	datac => \io1|param1\(1),
	datad => \io1|dispAttWRData~29_combout\,
	combout => \io1|dispAttWRData~30_combout\);

-- Location: LCCOMB_X32_Y20_N12
\io1|dispAttWRData[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData[6]~1_combout\ = (\io1|dispAttWRData~26_combout\ & ((\io1|dispAttWRData~30_combout\))) # (!\io1|dispAttWRData~26_combout\ & (!\io1|param1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~26_combout\,
	datab => \io1|param1\(2),
	datad => \io1|dispAttWRData~30_combout\,
	combout => \io1|dispAttWRData[6]~1_combout\);

-- Location: M9K_X25_Y19_N0
\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SBCTextDisplayRGB:io1|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \io1|dispWR~q\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\,
	portbdataout => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y19_N2
\io1|dispAttWRData~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~13_combout\ = (\io1|dispState.idle~q\ & (!\io1|dispAttWRData~12_combout\)) # (!\io1|dispState.idle~q\ & (((!\io1|display_store~11_combout\ & \io1|display_store~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~12_combout\,
	datab => \io1|dispState.idle~q\,
	datac => \io1|display_store~11_combout\,
	datad => \io1|display_store~8_combout\,
	combout => \io1|dispAttWRData~13_combout\);

-- Location: FF_X32_Y20_N13
\io1|dispAttWRData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|dispAttWRData[6]~1_combout\,
	asdata => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(6),
	clrn => \n_reset~input_o\,
	sload => \io1|dispState.idle~q\,
	ena => \io1|dispAttWRData~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispAttWRData\(6));

-- Location: FF_X32_Y20_N31
\io1|dispAttWRData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|dispAttWRData[5]~0_combout\,
	asdata => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(5),
	clrn => \n_reset~input_o\,
	sload => \io1|dispState.idle~q\,
	ena => \io1|dispAttWRData~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispAttWRData\(5));

-- Location: FF_X31_Y19_N17
\io1|dispAttWRData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|dispAttWRData[7]~feeder_combout\,
	asdata => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(7),
	clrn => \n_reset~input_o\,
	sload => \io1|dispState.idle~q\,
	ena => \io1|dispAttWRData~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispAttWRData\(7));

-- Location: LCCOMB_X32_Y19_N14
\io1|dispAttWRData~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~39_combout\ = (\io1|dispAttWRData~6_combout\ & ((\io1|dispAttWRData\(7)))) # (!\io1|dispAttWRData~6_combout\ & (!\io1|dispAttWRData\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(3),
	datac => \io1|dispAttWRData\(7),
	datad => \io1|dispAttWRData~6_combout\,
	combout => \io1|dispAttWRData~39_combout\);

-- Location: LCCOMB_X32_Y19_N30
\io1|dispAttWRData~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~41_combout\ = (\io1|param1\(1) & (((\io1|dispAttWRData~39_combout\) # (\io1|param1\(5))))) # (!\io1|param1\(1) & (\io1|dispAttWRData~40_combout\ & ((!\io1|param1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~40_combout\,
	datab => \io1|dispAttWRData~39_combout\,
	datac => \io1|param1\(1),
	datad => \io1|param1\(5),
	combout => \io1|dispAttWRData~41_combout\);

-- Location: LCCOMB_X32_Y19_N16
\io1|dispAttWRData~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~38_combout\ = (\io1|dispAttWRData\(3) & (!\io1|attBold~q\ & (\io1|param1\(3) $ (!\io1|attInverse~q\)))) # (!\io1|dispAttWRData\(3) & ((\io1|param1\(3) $ (\io1|attInverse~q\)) # (!\io1|attBold~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(3),
	datab => \io1|param1\(3),
	datac => \io1|attInverse~q\,
	datad => \io1|attBold~q\,
	combout => \io1|dispAttWRData~38_combout\);

-- Location: LCCOMB_X32_Y19_N8
\io1|dispAttWRData~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~42_combout\ = (\io1|attInverse~q\ & ((\io1|param1\(3)))) # (!\io1|attInverse~q\ & (!\io1|param1\(2) & !\io1|param1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datab => \io1|param1\(2),
	datac => \io1|param1\(3),
	combout => \io1|dispAttWRData~42_combout\);

-- Location: LCCOMB_X32_Y19_N22
\io1|dispAttWRData~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~43_combout\ = (\io1|dispAttWRData~42_combout\ & ((!\io1|attBold~q\))) # (!\io1|dispAttWRData~42_combout\ & (!\io1|dispAttWRData\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(3),
	datac => \io1|dispAttWRData~42_combout\,
	datad => \io1|attBold~q\,
	combout => \io1|dispAttWRData~43_combout\);

-- Location: LCCOMB_X32_Y19_N0
\io1|dispAttWRData~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~44_combout\ = (\io1|dispAttWRData~41_combout\ & (((\io1|dispAttWRData~43_combout\) # (!\io1|param1\(5))))) # (!\io1|dispAttWRData~41_combout\ & (\io1|dispAttWRData~38_combout\ & ((\io1|param1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~41_combout\,
	datab => \io1|dispAttWRData~38_combout\,
	datac => \io1|dispAttWRData~43_combout\,
	datad => \io1|param1\(5),
	combout => \io1|dispAttWRData~44_combout\);

-- Location: LCCOMB_X32_Y19_N10
\io1|dispAttWRData~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~35_combout\ = (\io1|attInverse~q\ & (!\io1|dispAttWRData\(3))) # (!\io1|attInverse~q\ & ((!\io1|attBold~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(3),
	datac => \io1|attInverse~q\,
	datad => \io1|attBold~q\,
	combout => \io1|dispAttWRData~35_combout\);

-- Location: LCCOMB_X32_Y19_N20
\io1|dispAttWRData~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~34_combout\ = (\io1|param1\(3) & (((\io1|param1\(2))))) # (!\io1|param1\(3) & (!\io1|dispAttWRData\(3) & ((\io1|param1\(0)) # (!\io1|param1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(3),
	datab => \io1|param1\(2),
	datac => \io1|param1\(3),
	datad => \io1|param1\(0),
	combout => \io1|dispAttWRData~34_combout\);

-- Location: LCCOMB_X32_Y19_N6
\io1|dispAttWRData~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~33_combout\ = (\io1|attInverse~q\ & ((\io1|param1\(0) & ((\io1|dispAttWRData\(7)))) # (!\io1|param1\(0) & (!\io1|dispAttWRData\(3))))) # (!\io1|attInverse~q\ & (!\io1|dispAttWRData\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(3),
	datab => \io1|dispAttWRData\(7),
	datac => \io1|attInverse~q\,
	datad => \io1|param1\(0),
	combout => \io1|dispAttWRData~33_combout\);

-- Location: LCCOMB_X32_Y19_N4
\io1|dispAttWRData~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~36_combout\ = (\io1|dispAttWRData~34_combout\ & ((\io1|dispAttWRData~35_combout\) # ((!\io1|param1\(3))))) # (!\io1|dispAttWRData~34_combout\ & (((\io1|param1\(3) & \io1|dispAttWRData~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~35_combout\,
	datab => \io1|dispAttWRData~34_combout\,
	datac => \io1|param1\(3),
	datad => \io1|dispAttWRData~33_combout\,
	combout => \io1|dispAttWRData~36_combout\);

-- Location: LCCOMB_X32_Y19_N18
\io1|dispAttWRData~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~37_combout\ = (\io1|param1\(1) & ((\io1|param1\(5) & (!\io1|dispAttWRData\(3))) # (!\io1|param1\(5) & ((\io1|dispAttWRData~36_combout\))))) # (!\io1|param1\(1) & (!\io1|dispAttWRData\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(3),
	datab => \io1|dispAttWRData~36_combout\,
	datac => \io1|param1\(1),
	datad => \io1|param1\(5),
	combout => \io1|dispAttWRData~37_combout\);

-- Location: LCCOMB_X31_Y20_N2
\io1|dispAttWRData~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~45_combout\ = (\io1|param1\(6) & (((\io1|param1\(4))))) # (!\io1|param1\(6) & ((\io1|param1\(4) & ((\io1|dispAttWRData~37_combout\))) # (!\io1|param1\(4) & (\io1|dispAttWRData~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~44_combout\,
	datab => \io1|dispAttWRData~37_combout\,
	datac => \io1|param1\(6),
	datad => \io1|param1\(4),
	combout => \io1|dispAttWRData~45_combout\);

-- Location: LCCOMB_X31_Y20_N26
\io1|dispAttWRData~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~31_combout\ = (\io1|attInverse~q\ & (\io1|param1\(3) $ ((!\io1|param1\(2))))) # (!\io1|attInverse~q\ & ((\io1|param1\(3)) # ((\io1|param1\(2)) # (\io1|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(3),
	datab => \io1|param1\(2),
	datac => \io1|param1\(1),
	datad => \io1|attInverse~q\,
	combout => \io1|dispAttWRData~31_combout\);

-- Location: LCCOMB_X31_Y20_N28
\io1|dispAttWRData~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~32_combout\ = ((!\io1|dispAttWRData~31_combout\ & \io1|param1\(5))) # (!\io1|dispAttWRData\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(3),
	datac => \io1|dispAttWRData~31_combout\,
	datad => \io1|param1\(5),
	combout => \io1|dispAttWRData~32_combout\);

-- Location: LCCOMB_X31_Y20_N4
\io1|dispAttWRData~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~48_combout\ = (\io1|dispAttWRData~45_combout\ & ((\io1|dispAttWRData~47_combout\) # ((!\io1|param1\(6))))) # (!\io1|dispAttWRData~45_combout\ & (((\io1|param1\(6) & \io1|dispAttWRData~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~47_combout\,
	datab => \io1|dispAttWRData~45_combout\,
	datac => \io1|param1\(6),
	datad => \io1|dispAttWRData~32_combout\,
	combout => \io1|dispAttWRData~48_combout\);

-- Location: LCCOMB_X31_Y19_N26
\io1|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector50~0_combout\ = (\io1|dispState.idle~q\ & (!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(3))) # (!\io1|dispState.idle~q\ & ((!\io1|dispAttWRData~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|dispState.idle~q\,
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(3),
	datad => \io1|dispAttWRData~48_combout\,
	combout => \io1|Selector50~0_combout\);

-- Location: FF_X31_Y19_N27
\io1|dispAttWRData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector50~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \io1|dispAttWRData~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispAttWRData\(3));

-- Location: LCCOMB_X26_Y20_N4
\io1|dispAttWRData[3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData[3]~_wirecell_combout\ = !\io1|dispAttWRData\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|dispAttWRData\(3),
	combout => \io1|dispAttWRData[3]~_wirecell_combout\);

-- Location: LCCOMB_X31_Y20_N8
\io1|dispAttWRData~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~11_combout\ = (\io1|param1\(3) & (\io1|attInverse~q\ & (!\io1|param1\(6) & \io1|display_store~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(3),
	datab => \io1|attInverse~q\,
	datac => \io1|param1\(6),
	datad => \io1|display_store~6_combout\,
	combout => \io1|dispAttWRData~11_combout\);

-- Location: LCCOMB_X33_Y20_N8
\io1|dispAttWRData~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~10_combout\ = (\io1|attInverse~q\) # (!\io1|dispAttWRData~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datad => \io1|dispAttWRData~9_combout\,
	combout => \io1|dispAttWRData~10_combout\);

-- Location: LCCOMB_X32_Y20_N16
\io1|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector51~0_combout\ = (\io1|dispAttWRData~7_combout\ & (((\io1|dispAttWRData\(6))))) # (!\io1|dispAttWRData~7_combout\ & ((\io1|Equal47~1_combout\) # ((!\io1|dispAttWRData\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal47~1_combout\,
	datab => \io1|dispAttWRData\(6),
	datac => \io1|dispAttWRData~7_combout\,
	datad => \io1|dispAttWRData\(2),
	combout => \io1|Selector51~0_combout\);

-- Location: LCCOMB_X33_Y20_N20
\io1|dispAttWRData~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~14_combout\ = (\io1|attInverse~q\) # ((\io1|display_store~4_combout\) # (\io1|display_store~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datac => \io1|display_store~4_combout\,
	datad => \io1|display_store~3_combout\,
	combout => \io1|dispAttWRData~14_combout\);

-- Location: LCCOMB_X33_Y20_N16
\io1|Selector51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector51~1_combout\ = (\io1|dispAttWRData~14_combout\ & (\io1|Selector51~0_combout\)) # (!\io1|dispAttWRData~14_combout\ & ((\io1|param1\(2) $ (\io1|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Selector51~0_combout\,
	datab => \io1|dispAttWRData~14_combout\,
	datac => \io1|param1\(2),
	datad => \io1|param1\(1),
	combout => \io1|Selector51~1_combout\);

-- Location: LCCOMB_X33_Y20_N2
\io1|Selector51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector51~2_combout\ = (\io1|dispAttWRData~10_combout\ & ((\io1|dispAttWRData~11_combout\ & (\io1|param1\(2))) # (!\io1|dispAttWRData~11_combout\ & ((\io1|Selector51~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~11_combout\,
	datab => \io1|dispAttWRData~10_combout\,
	datac => \io1|param1\(2),
	datad => \io1|Selector51~1_combout\,
	combout => \io1|Selector51~2_combout\);

-- Location: LCCOMB_X33_Y20_N24
\io1|Selector51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector51~3_combout\ = (\io1|Selector51~2_combout\) # ((!\io1|dispAttWRData~10_combout\ & (\io1|param1\(2) $ (!\io1|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(2),
	datab => \io1|Selector51~2_combout\,
	datac => \io1|dispAttWRData~10_combout\,
	datad => \io1|param1\(1),
	combout => \io1|Selector51~3_combout\);

-- Location: LCCOMB_X33_Y20_N12
\io1|dispAttWRData~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~15_combout\ = (\io1|attInverse~q\ & \io1|display_store~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datac => \io1|display_store~7_combout\,
	combout => \io1|dispAttWRData~15_combout\);

-- Location: LCCOMB_X33_Y20_N22
\io1|Selector51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector51~4_combout\ = (!\io1|dispState.idle~q\ & ((\io1|dispAttWRData~15_combout\ & (!\io1|param1\(2))) # (!\io1|dispAttWRData~15_combout\ & ((\io1|Selector51~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(2),
	datab => \io1|Selector51~3_combout\,
	datac => \io1|dispState.idle~q\,
	datad => \io1|dispAttWRData~15_combout\,
	combout => \io1|Selector51~4_combout\);

-- Location: LCCOMB_X32_Y20_N6
\io1|Selector51~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector51~5_combout\ = (!\io1|Selector51~4_combout\ & ((!\io1|dispState.idle~q\) # (!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(2),
	datab => \io1|Selector51~4_combout\,
	datad => \io1|dispState.idle~q\,
	combout => \io1|Selector51~5_combout\);

-- Location: FF_X32_Y20_N7
\io1|dispAttWRData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector51~5_combout\,
	clrn => \n_reset~input_o\,
	ena => \io1|dispAttWRData~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispAttWRData\(2));

-- Location: LCCOMB_X32_Y20_N2
\io1|dispAttWRData[2]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData[2]~_wirecell_combout\ = !\io1|dispAttWRData\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|dispAttWRData\(2),
	combout => \io1|dispAttWRData[2]~_wirecell_combout\);

-- Location: LCCOMB_X32_Y20_N26
\io1|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector52~0_combout\ = (\io1|dispAttWRData~7_combout\ & (((\io1|dispAttWRData\(5))))) # (!\io1|dispAttWRData~7_combout\ & ((\io1|Equal47~1_combout\) # ((!\io1|dispAttWRData\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal47~1_combout\,
	datab => \io1|dispAttWRData\(5),
	datac => \io1|dispAttWRData~7_combout\,
	datad => \io1|dispAttWRData\(1),
	combout => \io1|Selector52~0_combout\);

-- Location: LCCOMB_X33_Y20_N10
\io1|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector52~1_combout\ = (\io1|dispAttWRData~11_combout\ & (((\io1|param1\(1))))) # (!\io1|dispAttWRData~11_combout\ & ((\io1|dispAttWRData~14_combout\ & (\io1|Selector52~0_combout\)) # (!\io1|dispAttWRData~14_combout\ & ((!\io1|param1\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~11_combout\,
	datab => \io1|dispAttWRData~14_combout\,
	datac => \io1|Selector52~0_combout\,
	datad => \io1|param1\(1),
	combout => \io1|Selector52~1_combout\);

-- Location: LCCOMB_X33_Y20_N6
\io1|Selector52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector52~2_combout\ = (\io1|dispAttWRData~15_combout\ & (\io1|param1\(1))) # (!\io1|dispAttWRData~15_combout\ & ((\io1|dispAttWRData~10_combout\ & ((\io1|Selector52~1_combout\))) # (!\io1|dispAttWRData~10_combout\ & (!\io1|param1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~15_combout\,
	datab => \io1|param1\(1),
	datac => \io1|dispAttWRData~10_combout\,
	datad => \io1|Selector52~1_combout\,
	combout => \io1|Selector52~2_combout\);

-- Location: LCCOMB_X32_Y20_N0
\io1|Selector52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector52~3_combout\ = (\io1|dispState.idle~q\ & (!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(1))) # (!\io1|dispState.idle~q\ & ((!\io1|Selector52~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispState.idle~q\,
	datab => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(1),
	datad => \io1|Selector52~2_combout\,
	combout => \io1|Selector52~3_combout\);

-- Location: FF_X32_Y20_N1
\io1|dispAttWRData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector52~3_combout\,
	clrn => \n_reset~input_o\,
	ena => \io1|dispAttWRData~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispAttWRData\(1));

-- Location: LCCOMB_X29_Y20_N26
\io1|dispAttWRData[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData[1]~_wirecell_combout\ = !\io1|dispAttWRData\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|dispAttWRData\(1),
	combout => \io1|dispAttWRData[1]~_wirecell_combout\);

-- Location: LCCOMB_X32_Y20_N24
\io1|dispAttWRData~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~8_combout\ = (\io1|dispAttWRData~7_combout\ & (((\io1|dispAttWRData\(4))))) # (!\io1|dispAttWRData~7_combout\ & ((\io1|Equal47~1_combout\) # ((!\io1|dispAttWRData\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal47~1_combout\,
	datab => \io1|dispAttWRData\(4),
	datac => \io1|dispAttWRData~7_combout\,
	datad => \io1|dispAttWRData\(0),
	combout => \io1|dispAttWRData~8_combout\);

-- Location: LCCOMB_X33_Y20_N18
\io1|display_store~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|display_store~5_combout\ = (\io1|display_store~4_combout\) # (\io1|display_store~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|display_store~4_combout\,
	datad => \io1|display_store~3_combout\,
	combout => \io1|display_store~5_combout\);

-- Location: LCCOMB_X33_Y20_N28
\io1|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector53~0_combout\ = (!\io1|dispAttWRData~11_combout\ & ((\io1|attInverse~q\ & ((!\io1|display_store~7_combout\))) # (!\io1|attInverse~q\ & (\io1|display_store~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|attInverse~q\,
	datab => \io1|display_store~5_combout\,
	datac => \io1|display_store~7_combout\,
	datad => \io1|dispAttWRData~11_combout\,
	combout => \io1|Selector53~0_combout\);

-- Location: LCCOMB_X33_Y20_N14
\io1|Selector53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector53~1_combout\ = (\io1|dispAttWRData~10_combout\ & ((\io1|Selector53~0_combout\ & ((\io1|dispAttWRData~8_combout\))) # (!\io1|Selector53~0_combout\ & (\io1|param1\(0))))) # (!\io1|dispAttWRData~10_combout\ & (\io1|param1\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|param1\(0),
	datab => \io1|dispAttWRData~8_combout\,
	datac => \io1|dispAttWRData~10_combout\,
	datad => \io1|Selector53~0_combout\,
	combout => \io1|Selector53~1_combout\);

-- Location: LCCOMB_X32_Y20_N10
\io1|Selector53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Selector53~2_combout\ = (\io1|dispState.idle~q\ & (!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(0))) # (!\io1|dispState.idle~q\ & ((!\io1|Selector53~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(0),
	datac => \io1|Selector53~1_combout\,
	datad => \io1|dispState.idle~q\,
	combout => \io1|Selector53~2_combout\);

-- Location: FF_X32_Y20_N11
\io1|dispAttWRData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|Selector53~2_combout\,
	clrn => \n_reset~input_o\,
	ena => \io1|dispAttWRData~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispAttWRData\(0));

-- Location: LCCOMB_X32_Y20_N14
\io1|dispAttWRData~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~20_combout\ = (\io1|dispAttWRData~7_combout\ & (((!\io1|dispAttWRData\(0))))) # (!\io1|dispAttWRData~7_combout\ & (!\io1|Equal47~1_combout\ & (\io1|dispAttWRData\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|Equal47~1_combout\,
	datab => \io1|dispAttWRData\(4),
	datac => \io1|dispAttWRData~7_combout\,
	datad => \io1|dispAttWRData\(0),
	combout => \io1|dispAttWRData~20_combout\);

-- Location: LCCOMB_X32_Y20_N28
\io1|dispAttWRData~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData~21_combout\ = (\io1|dispAttWRData~49_combout\ & ((\io1|dispAttWRData~18_combout\ & (\io1|dispAttWRData~20_combout\)) # (!\io1|dispAttWRData~18_combout\ & ((\io1|param1\(0)))))) # (!\io1|dispAttWRData~49_combout\ & (((\io1|param1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData~49_combout\,
	datab => \io1|dispAttWRData~20_combout\,
	datac => \io1|dispAttWRData~18_combout\,
	datad => \io1|param1\(0),
	combout => \io1|dispAttWRData~21_combout\);

-- Location: LCCOMB_X32_Y20_N20
\io1|dispAttWRData[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|dispAttWRData[4]~feeder_combout\ = \io1|dispAttWRData~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \io1|dispAttWRData~21_combout\,
	combout => \io1|dispAttWRData[4]~feeder_combout\);

-- Location: FF_X32_Y20_N21
\io1|dispAttWRData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|dispAttWRData[4]~feeder_combout\,
	asdata => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_b\(4),
	clrn => \n_reset~input_o\,
	sload => \io1|dispState.idle~q\,
	ena => \io1|dispAttWRData~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|dispAttWRData\(4));

-- Location: LCCOMB_X29_Y20_N12
\io1|videoR0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoR0~1_combout\ = (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) & ((\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4)) # ((!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5) 
-- & !\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4),
	datab => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5),
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7),
	datad => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6),
	combout => \io1|videoR0~1_combout\);

-- Location: M9K_X25_Y22_N0
\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"000E0D8C663318D83800000000000001B876001C030180706030700006030180C060301800038301838060300E003F8E0380E3F800007E018FCC663318000000318D838363180000001B1FCD66B3180000000E0D8C6633180000001F98CC6633180000000F0CC60303F0C060001F00C7C601F000000030180C07837800000301",
	mem_init3 => X"8FCC6631F8000060301F8C6633F00000001F18CC6631F00000003198CC6633F0000000319ACD67F1B00000000706030180C060300031998F86631980C03E3198C060301800060006030180C0600018003198CC6633F180C03E018FCC6631F8000000180C0607E180CC3C001F180FE631F00000001F98CC6631F80C06001F18CC0631F00000003F18CC6633F180C0001F98C7E031F000000000000000003030307F8000000000000000000000000001987818000F0180C06030183C000080C0C0C0C0C0C0000F06030180C0603C003F8C0300C0300CFE0006030181E198CC66003198C6C1C0E0D8C600319DCFE6B3198CC6000E0D8C6633198CC6001F18CC6633",
	mem_init2 => X"198CC6000C06030180C060FC001F18C063E3018C7C0031998D87E3198CFC001D998DA633198C7C0030180C07E3198CFC001F18CC6633198C7C003198CCE6F3D9CCC6003198CC66B3F9DCC6003F980C06030180C00031998D87836198C6001E198CC06030181E001F830180C060307E003198CC67F3198CC6000F8CCCE60300CC3C0030180C07C30180FE003F980C07C30180FE003E198C66331998F8000F0CCC060300CC3C003F18CC67E3198CFC003198CFE63318D838001F180DE6F3798C7C000600018063198C7C00180601806060606000000007E001F80000000303030300C0300C1806030000C06000000006030000C0600000001F18C063F3198C7C00",
	mem_init1 => X"1F18CC63E3198C7C000C060300C0300CFE001F18CC67E3018C7C001F18C067E30180FE0003018FE661B0781C001F18C060E0198C7C003F980700E0198C7C0006030180C060F018001F18CE66B3398C7C0020180601806018060006030000000000000000000003F00000001806030000000000000000030183F060300000000CC3C7F8F0CC00000C0300C060303030000303030180C0300C000000000000603018001D998DC3B0E0D83800318CC300C3318C0000060F81A1E1607C18001B0D8FE363F8D86C000000000001B0D86C0006000180C0603018000000000000000000001F9B6DB619980000601807866331980C030031CD8380C0F1CC006018078663",
	mem_init0 => X"30F00C030003030180C338E600001C1B0D86C1F8000030180F866330F00000001B0D86C363F8000030180F86633198000000318D838181818000000E0D8C67F318D83800078607C180780000000F0CC66330F0C03C000F0CC66330F0CC66603E18CC67E3198C7C001CDBCCC6F1CC0000003B8D8C6633198C7C00090CCFF7F9984800001F830183F06030000002018FE7F030100000080C0FE7F1804000003F98C60181818CFE00060787E0C0603018001B0D86C361B0D8FE00198CC000C060000000060007E000600000000004818120000000000F084A54CA94843C003F98C6C360E070100030180C0603018CFE000F084814CA04843C00199B6DB6D9980000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SansFontBoldReduced.HEX",
	init_file_layout => "port_a",
	logical_ram_name => "SBCTextDisplayRGB:io1|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_2d91:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 10,
	port_b_data_width => 9,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portaaddr => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X26_Y19_N28
\io1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux0~2_combout\ = (\io1|pixelCount\(1) & (((\io1|pixelCount\(0))))) # (!\io1|pixelCount\(1) & ((\io1|pixelCount\(0) & ((\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(6)))) # (!\io1|pixelCount\(0) & 
-- (\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(7),
	datab => \io1|pixelCount\(1),
	datac => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(6),
	datad => \io1|pixelCount\(0),
	combout => \io1|Mux0~2_combout\);

-- Location: LCCOMB_X26_Y19_N26
\io1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux0~3_combout\ = (\io1|pixelCount\(1) & ((\io1|Mux0~2_combout\ & ((\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(4)))) # (!\io1|Mux0~2_combout\ & 
-- (\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(5))))) # (!\io1|pixelCount\(1) & (((\io1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(5),
	datab => \io1|pixelCount\(1),
	datac => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(4),
	datad => \io1|Mux0~2_combout\,
	combout => \io1|Mux0~3_combout\);

-- Location: LCCOMB_X26_Y19_N16
\io1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux0~0_combout\ = (\io1|pixelCount\(1) & (((\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(1)) # (\io1|pixelCount\(0))))) # (!\io1|pixelCount\(1) & (\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(3) 
-- & ((!\io1|pixelCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(3),
	datab => \io1|pixelCount\(1),
	datac => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(1),
	datad => \io1|pixelCount\(0),
	combout => \io1|Mux0~0_combout\);

-- Location: LCCOMB_X26_Y19_N6
\io1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux0~1_combout\ = (\io1|Mux0~0_combout\ & (((\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(0)) # (!\io1|pixelCount\(0))))) # (!\io1|Mux0~0_combout\ & 
-- (\io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(2) & ((\io1|pixelCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(2),
	datab => \io1|Mux0~0_combout\,
	datac => \io1|GEN_REDUCED_SCHARS:fontRom|altsyncram_component|auto_generated|q_a\(0),
	datad => \io1|pixelCount\(0),
	combout => \io1|Mux0~1_combout\);

-- Location: LCCOMB_X26_Y19_N14
\io1|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|Mux0~4_combout\ = (\io1|pixelCount\(2) & ((\io1|Mux0~1_combout\))) # (!\io1|pixelCount\(2) & (\io1|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|pixelCount\(2),
	datac => \io1|Mux0~3_combout\,
	datad => \io1|Mux0~1_combout\,
	combout => \io1|Mux0~4_combout\);

-- Location: LCCOMB_X29_Y20_N2
\io1|videoR0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoR0~2_combout\ = (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & ((\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0)) # ((!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) 
-- & !\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2),
	datab => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1),
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datad => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0),
	combout => \io1|videoR0~2_combout\);

-- Location: LCCOMB_X29_Y20_N28
\io1|videoR0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoR0~0_combout\ = (\io1|Mux0~4_combout\ & ((\io1|videoR0~2_combout\))) # (!\io1|Mux0~4_combout\ & (\io1|videoR0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|videoR0~1_combout\,
	datab => \io1|Mux0~4_combout\,
	datad => \io1|videoR0~2_combout\,
	combout => \io1|videoR0~0_combout\);

-- Location: LCCOMB_X29_Y20_N8
\io1|videoR0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoR0~3_combout\ = (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & !\io1|dispAttWRData\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datad => \io1|dispAttWRData\(0),
	combout => \io1|videoR0~3_combout\);

-- Location: LCCOMB_X32_Y18_N24
\io1|screen_render~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~2_combout\ = (\io1|cursorVert\(1) & (\io1|charVert\(1) & (\io1|cursorVert\(0) $ (!\io1|charVert\(0))))) # (!\io1|cursorVert\(1) & (!\io1|charVert\(1) & (\io1|cursorVert\(0) $ (!\io1|charVert\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(1),
	datab => \io1|cursorVert\(0),
	datac => \io1|charVert\(0),
	datad => \io1|charVert\(1),
	combout => \io1|screen_render~2_combout\);

-- Location: LCCOMB_X32_Y18_N12
\io1|screen_render~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~3_combout\ = (\io1|screen_render~1_combout\ & (\io1|charScanLine\(3) & \io1|screen_render~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|screen_render~1_combout\,
	datac => \io1|charScanLine\(3),
	datad => \io1|screen_render~2_combout\,
	combout => \io1|screen_render~3_combout\);

-- Location: LCCOMB_X32_Y18_N28
\io1|screen_render~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~5_combout\ = (\io1|charHoriz\(0) & (\io1|cursorHoriz\(0) & (\io1|charVert\(4) $ (!\io1|cursorVert\(4))))) # (!\io1|charHoriz\(0) & (!\io1|cursorHoriz\(0) & (\io1|charVert\(4) $ (!\io1|cursorVert\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charHoriz\(0),
	datab => \io1|cursorHoriz\(0),
	datac => \io1|charVert\(4),
	datad => \io1|cursorVert\(4),
	combout => \io1|screen_render~5_combout\);

-- Location: LCCOMB_X32_Y18_N26
\io1|screen_render~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~4_combout\ = (\io1|cursorVert\(3) & (\io1|charVert\(3) & (\io1|cursorVert\(2) $ (!\io1|charVert\(2))))) # (!\io1|cursorVert\(3) & (!\io1|charVert\(3) & (\io1|cursorVert\(2) $ (!\io1|charVert\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorVert\(3),
	datab => \io1|charVert\(3),
	datac => \io1|cursorVert\(2),
	datad => \io1|charVert\(2),
	combout => \io1|screen_render~4_combout\);

-- Location: LCCOMB_X29_Y19_N26
\io1|screen_render~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~6_combout\ = (\io1|cursorHoriz\(1) & (\io1|charHoriz\(1) & (\io1|cursorHoriz\(2) $ (!\io1|charHoriz\(2))))) # (!\io1|cursorHoriz\(1) & (!\io1|charHoriz\(1) & (\io1|cursorHoriz\(2) $ (!\io1|charHoriz\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(1),
	datab => \io1|cursorHoriz\(2),
	datac => \io1|charHoriz\(1),
	datad => \io1|charHoriz\(2),
	combout => \io1|screen_render~6_combout\);

-- Location: LCCOMB_X29_Y19_N24
\io1|screen_render~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~8_combout\ = (\io1|cursorHoriz\(6) & (\io1|charHoriz\(6) & (\io1|cursorHoriz\(5) $ (!\io1|charHoriz\(5))))) # (!\io1|cursorHoriz\(6) & (!\io1|charHoriz\(6) & (\io1|cursorHoriz\(5) $ (!\io1|charHoriz\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursorHoriz\(6),
	datab => \io1|charHoriz\(6),
	datac => \io1|cursorHoriz\(5),
	datad => \io1|charHoriz\(5),
	combout => \io1|screen_render~8_combout\);

-- Location: LCCOMB_X28_Y20_N6
\io1|cursBlinkCount[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[0]~26_combout\ = \io1|cursBlinkCount\(0) $ (VCC)
-- \io1|cursBlinkCount[0]~27\ = CARRY(\io1|cursBlinkCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(0),
	datad => VCC,
	combout => \io1|cursBlinkCount[0]~26_combout\,
	cout => \io1|cursBlinkCount[0]~27\);

-- Location: LCCOMB_X28_Y20_N0
\io1|LessThan10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan10~1_combout\ = (!\io1|cursBlinkCount\(10) & (!\io1|cursBlinkCount\(9) & (!\io1|cursBlinkCount\(8) & !\io1|cursBlinkCount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(10),
	datab => \io1|cursBlinkCount\(9),
	datac => \io1|cursBlinkCount\(8),
	datad => \io1|cursBlinkCount\(7),
	combout => \io1|LessThan10~1_combout\);

-- Location: LCCOMB_X28_Y20_N2
\io1|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan9~1_combout\ = (((!\io1|cursBlinkCount\(0)) # (!\io1|cursBlinkCount\(1))) # (!\io1|cursBlinkCount\(6))) # (!\io1|cursBlinkCount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(2),
	datab => \io1|cursBlinkCount\(6),
	datac => \io1|cursBlinkCount\(1),
	datad => \io1|cursBlinkCount\(0),
	combout => \io1|LessThan9~1_combout\);

-- Location: LCCOMB_X28_Y20_N4
\io1|LessThan9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan9~2_combout\ = (((\io1|LessThan9~1_combout\) # (!\io1|cursBlinkCount\(4))) # (!\io1|cursBlinkCount\(5))) # (!\io1|cursBlinkCount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(3),
	datab => \io1|cursBlinkCount\(5),
	datac => \io1|cursBlinkCount\(4),
	datad => \io1|LessThan9~1_combout\,
	combout => \io1|LessThan9~2_combout\);

-- Location: LCCOMB_X27_Y19_N4
\io1|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan9~0_combout\ = (((!\io1|cursBlinkCount\(14)) # (!\io1|cursBlinkCount\(13))) # (!\io1|cursBlinkCount\(12))) # (!\io1|cursBlinkCount\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(15),
	datab => \io1|cursBlinkCount\(12),
	datac => \io1|cursBlinkCount\(13),
	datad => \io1|cursBlinkCount\(14),
	combout => \io1|LessThan9~0_combout\);

-- Location: LCCOMB_X27_Y19_N10
\io1|LessThan9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan9~3_combout\ = (\io1|LessThan9~0_combout\) # ((\io1|LessThan10~1_combout\ & (\io1|LessThan9~2_combout\ & !\io1|cursBlinkCount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan10~1_combout\,
	datab => \io1|LessThan9~2_combout\,
	datac => \io1|LessThan9~0_combout\,
	datad => \io1|cursBlinkCount\(11),
	combout => \io1|LessThan9~3_combout\);

-- Location: LCCOMB_X27_Y19_N16
\io1|LessThan9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan9~4_combout\ = (!\io1|cursBlinkCount\(18) & (((\io1|LessThan9~3_combout\ & !\io1|cursBlinkCount\(16))) # (!\io1|cursBlinkCount\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan9~3_combout\,
	datab => \io1|cursBlinkCount\(18),
	datac => \io1|cursBlinkCount\(17),
	datad => \io1|cursBlinkCount\(16),
	combout => \io1|LessThan9~4_combout\);

-- Location: LCCOMB_X27_Y19_N28
\io1|LessThan10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan10~4_combout\ = (\io1|cursBlinkCount\(21) & (\io1|cursBlinkCount\(20) & (\io1|cursBlinkCount\(19) & \io1|cursBlinkCount\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(21),
	datab => \io1|cursBlinkCount\(20),
	datac => \io1|cursBlinkCount\(19),
	datad => \io1|cursBlinkCount\(22),
	combout => \io1|LessThan10~4_combout\);

-- Location: LCCOMB_X28_Y19_N28
\io1|LessThan9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan9~5_combout\ = (!\io1|cursBlinkCount\(23)) # (!\io1|LessThan10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|LessThan10~4_combout\,
	datad => \io1|cursBlinkCount\(23),
	combout => \io1|LessThan9~5_combout\);

-- Location: LCCOMB_X28_Y19_N20
\io1|cursBlinkCount[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[23]~72_combout\ = (\io1|cursBlinkCount\(23) & (!\io1|cursBlinkCount[22]~71\)) # (!\io1|cursBlinkCount\(23) & ((\io1|cursBlinkCount[22]~71\) # (GND)))
-- \io1|cursBlinkCount[23]~73\ = CARRY((!\io1|cursBlinkCount[22]~71\) # (!\io1|cursBlinkCount\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(23),
	datad => VCC,
	cin => \io1|cursBlinkCount[22]~71\,
	combout => \io1|cursBlinkCount[23]~72_combout\,
	cout => \io1|cursBlinkCount[23]~73\);

-- Location: LCCOMB_X28_Y19_N22
\io1|cursBlinkCount[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[24]~74_combout\ = (\io1|cursBlinkCount\(24) & (\io1|cursBlinkCount[23]~73\ $ (GND))) # (!\io1|cursBlinkCount\(24) & (!\io1|cursBlinkCount[23]~73\ & VCC))
-- \io1|cursBlinkCount[24]~75\ = CARRY((\io1|cursBlinkCount\(24) & !\io1|cursBlinkCount[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(24),
	datad => VCC,
	cin => \io1|cursBlinkCount[23]~73\,
	combout => \io1|cursBlinkCount[24]~74_combout\,
	cout => \io1|cursBlinkCount[24]~75\);

-- Location: FF_X28_Y19_N23
\io1|cursBlinkCount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[24]~74_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(24));

-- Location: LCCOMB_X28_Y19_N24
\io1|cursBlinkCount[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[25]~76_combout\ = \io1|cursBlinkCount[24]~75\ $ (\io1|cursBlinkCount\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \io1|cursBlinkCount\(25),
	cin => \io1|cursBlinkCount[24]~75\,
	combout => \io1|cursBlinkCount[25]~76_combout\);

-- Location: FF_X28_Y19_N25
\io1|cursBlinkCount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[25]~76_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(25));

-- Location: LCCOMB_X28_Y19_N30
\io1|LessThan9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan9~6_combout\ = (\io1|cursBlinkCount\(25) & ((\io1|cursBlinkCount\(24)) # ((!\io1|LessThan9~4_combout\ & !\io1|LessThan9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan9~4_combout\,
	datab => \io1|LessThan9~5_combout\,
	datac => \io1|cursBlinkCount\(24),
	datad => \io1|cursBlinkCount\(25),
	combout => \io1|LessThan9~6_combout\);

-- Location: FF_X28_Y20_N7
\io1|cursBlinkCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[0]~26_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(0));

-- Location: LCCOMB_X28_Y20_N8
\io1|cursBlinkCount[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[1]~28_combout\ = (\io1|cursBlinkCount\(1) & (!\io1|cursBlinkCount[0]~27\)) # (!\io1|cursBlinkCount\(1) & ((\io1|cursBlinkCount[0]~27\) # (GND)))
-- \io1|cursBlinkCount[1]~29\ = CARRY((!\io1|cursBlinkCount[0]~27\) # (!\io1|cursBlinkCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(1),
	datad => VCC,
	cin => \io1|cursBlinkCount[0]~27\,
	combout => \io1|cursBlinkCount[1]~28_combout\,
	cout => \io1|cursBlinkCount[1]~29\);

-- Location: FF_X28_Y20_N9
\io1|cursBlinkCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[1]~28_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(1));

-- Location: LCCOMB_X28_Y20_N10
\io1|cursBlinkCount[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[2]~30_combout\ = (\io1|cursBlinkCount\(2) & (\io1|cursBlinkCount[1]~29\ $ (GND))) # (!\io1|cursBlinkCount\(2) & (!\io1|cursBlinkCount[1]~29\ & VCC))
-- \io1|cursBlinkCount[2]~31\ = CARRY((\io1|cursBlinkCount\(2) & !\io1|cursBlinkCount[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(2),
	datad => VCC,
	cin => \io1|cursBlinkCount[1]~29\,
	combout => \io1|cursBlinkCount[2]~30_combout\,
	cout => \io1|cursBlinkCount[2]~31\);

-- Location: FF_X28_Y20_N11
\io1|cursBlinkCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[2]~30_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(2));

-- Location: LCCOMB_X28_Y20_N12
\io1|cursBlinkCount[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[3]~32_combout\ = (\io1|cursBlinkCount\(3) & (!\io1|cursBlinkCount[2]~31\)) # (!\io1|cursBlinkCount\(3) & ((\io1|cursBlinkCount[2]~31\) # (GND)))
-- \io1|cursBlinkCount[3]~33\ = CARRY((!\io1|cursBlinkCount[2]~31\) # (!\io1|cursBlinkCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(3),
	datad => VCC,
	cin => \io1|cursBlinkCount[2]~31\,
	combout => \io1|cursBlinkCount[3]~32_combout\,
	cout => \io1|cursBlinkCount[3]~33\);

-- Location: FF_X28_Y20_N13
\io1|cursBlinkCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[3]~32_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(3));

-- Location: LCCOMB_X28_Y20_N14
\io1|cursBlinkCount[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[4]~34_combout\ = (\io1|cursBlinkCount\(4) & (\io1|cursBlinkCount[3]~33\ $ (GND))) # (!\io1|cursBlinkCount\(4) & (!\io1|cursBlinkCount[3]~33\ & VCC))
-- \io1|cursBlinkCount[4]~35\ = CARRY((\io1|cursBlinkCount\(4) & !\io1|cursBlinkCount[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(4),
	datad => VCC,
	cin => \io1|cursBlinkCount[3]~33\,
	combout => \io1|cursBlinkCount[4]~34_combout\,
	cout => \io1|cursBlinkCount[4]~35\);

-- Location: FF_X28_Y20_N15
\io1|cursBlinkCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[4]~34_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(4));

-- Location: LCCOMB_X28_Y20_N16
\io1|cursBlinkCount[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[5]~36_combout\ = (\io1|cursBlinkCount\(5) & (!\io1|cursBlinkCount[4]~35\)) # (!\io1|cursBlinkCount\(5) & ((\io1|cursBlinkCount[4]~35\) # (GND)))
-- \io1|cursBlinkCount[5]~37\ = CARRY((!\io1|cursBlinkCount[4]~35\) # (!\io1|cursBlinkCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(5),
	datad => VCC,
	cin => \io1|cursBlinkCount[4]~35\,
	combout => \io1|cursBlinkCount[5]~36_combout\,
	cout => \io1|cursBlinkCount[5]~37\);

-- Location: FF_X28_Y20_N17
\io1|cursBlinkCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[5]~36_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(5));

-- Location: LCCOMB_X28_Y20_N18
\io1|cursBlinkCount[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[6]~38_combout\ = (\io1|cursBlinkCount\(6) & (\io1|cursBlinkCount[5]~37\ $ (GND))) # (!\io1|cursBlinkCount\(6) & (!\io1|cursBlinkCount[5]~37\ & VCC))
-- \io1|cursBlinkCount[6]~39\ = CARRY((\io1|cursBlinkCount\(6) & !\io1|cursBlinkCount[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(6),
	datad => VCC,
	cin => \io1|cursBlinkCount[5]~37\,
	combout => \io1|cursBlinkCount[6]~38_combout\,
	cout => \io1|cursBlinkCount[6]~39\);

-- Location: FF_X28_Y20_N19
\io1|cursBlinkCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[6]~38_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(6));

-- Location: LCCOMB_X28_Y20_N20
\io1|cursBlinkCount[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[7]~40_combout\ = (\io1|cursBlinkCount\(7) & (!\io1|cursBlinkCount[6]~39\)) # (!\io1|cursBlinkCount\(7) & ((\io1|cursBlinkCount[6]~39\) # (GND)))
-- \io1|cursBlinkCount[7]~41\ = CARRY((!\io1|cursBlinkCount[6]~39\) # (!\io1|cursBlinkCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(7),
	datad => VCC,
	cin => \io1|cursBlinkCount[6]~39\,
	combout => \io1|cursBlinkCount[7]~40_combout\,
	cout => \io1|cursBlinkCount[7]~41\);

-- Location: FF_X28_Y20_N21
\io1|cursBlinkCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[7]~40_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(7));

-- Location: LCCOMB_X28_Y20_N22
\io1|cursBlinkCount[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[8]~42_combout\ = (\io1|cursBlinkCount\(8) & (\io1|cursBlinkCount[7]~41\ $ (GND))) # (!\io1|cursBlinkCount\(8) & (!\io1|cursBlinkCount[7]~41\ & VCC))
-- \io1|cursBlinkCount[8]~43\ = CARRY((\io1|cursBlinkCount\(8) & !\io1|cursBlinkCount[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(8),
	datad => VCC,
	cin => \io1|cursBlinkCount[7]~41\,
	combout => \io1|cursBlinkCount[8]~42_combout\,
	cout => \io1|cursBlinkCount[8]~43\);

-- Location: FF_X28_Y20_N23
\io1|cursBlinkCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[8]~42_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(8));

-- Location: LCCOMB_X28_Y20_N24
\io1|cursBlinkCount[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[9]~44_combout\ = (\io1|cursBlinkCount\(9) & (!\io1|cursBlinkCount[8]~43\)) # (!\io1|cursBlinkCount\(9) & ((\io1|cursBlinkCount[8]~43\) # (GND)))
-- \io1|cursBlinkCount[9]~45\ = CARRY((!\io1|cursBlinkCount[8]~43\) # (!\io1|cursBlinkCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(9),
	datad => VCC,
	cin => \io1|cursBlinkCount[8]~43\,
	combout => \io1|cursBlinkCount[9]~44_combout\,
	cout => \io1|cursBlinkCount[9]~45\);

-- Location: FF_X28_Y20_N25
\io1|cursBlinkCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[9]~44_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(9));

-- Location: LCCOMB_X28_Y20_N26
\io1|cursBlinkCount[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[10]~46_combout\ = (\io1|cursBlinkCount\(10) & (\io1|cursBlinkCount[9]~45\ $ (GND))) # (!\io1|cursBlinkCount\(10) & (!\io1|cursBlinkCount[9]~45\ & VCC))
-- \io1|cursBlinkCount[10]~47\ = CARRY((\io1|cursBlinkCount\(10) & !\io1|cursBlinkCount[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(10),
	datad => VCC,
	cin => \io1|cursBlinkCount[9]~45\,
	combout => \io1|cursBlinkCount[10]~46_combout\,
	cout => \io1|cursBlinkCount[10]~47\);

-- Location: FF_X28_Y20_N27
\io1|cursBlinkCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[10]~46_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(10));

-- Location: LCCOMB_X28_Y20_N28
\io1|cursBlinkCount[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[11]~48_combout\ = (\io1|cursBlinkCount\(11) & (!\io1|cursBlinkCount[10]~47\)) # (!\io1|cursBlinkCount\(11) & ((\io1|cursBlinkCount[10]~47\) # (GND)))
-- \io1|cursBlinkCount[11]~49\ = CARRY((!\io1|cursBlinkCount[10]~47\) # (!\io1|cursBlinkCount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(11),
	datad => VCC,
	cin => \io1|cursBlinkCount[10]~47\,
	combout => \io1|cursBlinkCount[11]~48_combout\,
	cout => \io1|cursBlinkCount[11]~49\);

-- Location: FF_X28_Y20_N29
\io1|cursBlinkCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[11]~48_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(11));

-- Location: LCCOMB_X28_Y20_N30
\io1|cursBlinkCount[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[12]~50_combout\ = (\io1|cursBlinkCount\(12) & (\io1|cursBlinkCount[11]~49\ $ (GND))) # (!\io1|cursBlinkCount\(12) & (!\io1|cursBlinkCount[11]~49\ & VCC))
-- \io1|cursBlinkCount[12]~51\ = CARRY((\io1|cursBlinkCount\(12) & !\io1|cursBlinkCount[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(12),
	datad => VCC,
	cin => \io1|cursBlinkCount[11]~49\,
	combout => \io1|cursBlinkCount[12]~50_combout\,
	cout => \io1|cursBlinkCount[12]~51\);

-- Location: FF_X28_Y20_N31
\io1|cursBlinkCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[12]~50_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(12));

-- Location: LCCOMB_X28_Y19_N0
\io1|cursBlinkCount[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[13]~52_combout\ = (\io1|cursBlinkCount\(13) & (!\io1|cursBlinkCount[12]~51\)) # (!\io1|cursBlinkCount\(13) & ((\io1|cursBlinkCount[12]~51\) # (GND)))
-- \io1|cursBlinkCount[13]~53\ = CARRY((!\io1|cursBlinkCount[12]~51\) # (!\io1|cursBlinkCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(13),
	datad => VCC,
	cin => \io1|cursBlinkCount[12]~51\,
	combout => \io1|cursBlinkCount[13]~52_combout\,
	cout => \io1|cursBlinkCount[13]~53\);

-- Location: FF_X28_Y19_N1
\io1|cursBlinkCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[13]~52_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(13));

-- Location: LCCOMB_X28_Y19_N2
\io1|cursBlinkCount[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[14]~54_combout\ = (\io1|cursBlinkCount\(14) & (\io1|cursBlinkCount[13]~53\ $ (GND))) # (!\io1|cursBlinkCount\(14) & (!\io1|cursBlinkCount[13]~53\ & VCC))
-- \io1|cursBlinkCount[14]~55\ = CARRY((\io1|cursBlinkCount\(14) & !\io1|cursBlinkCount[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(14),
	datad => VCC,
	cin => \io1|cursBlinkCount[13]~53\,
	combout => \io1|cursBlinkCount[14]~54_combout\,
	cout => \io1|cursBlinkCount[14]~55\);

-- Location: FF_X28_Y19_N3
\io1|cursBlinkCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[14]~54_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(14));

-- Location: LCCOMB_X28_Y19_N4
\io1|cursBlinkCount[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[15]~56_combout\ = (\io1|cursBlinkCount\(15) & (!\io1|cursBlinkCount[14]~55\)) # (!\io1|cursBlinkCount\(15) & ((\io1|cursBlinkCount[14]~55\) # (GND)))
-- \io1|cursBlinkCount[15]~57\ = CARRY((!\io1|cursBlinkCount[14]~55\) # (!\io1|cursBlinkCount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(15),
	datad => VCC,
	cin => \io1|cursBlinkCount[14]~55\,
	combout => \io1|cursBlinkCount[15]~56_combout\,
	cout => \io1|cursBlinkCount[15]~57\);

-- Location: FF_X28_Y19_N5
\io1|cursBlinkCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[15]~56_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(15));

-- Location: LCCOMB_X28_Y19_N6
\io1|cursBlinkCount[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[16]~58_combout\ = (\io1|cursBlinkCount\(16) & (\io1|cursBlinkCount[15]~57\ $ (GND))) # (!\io1|cursBlinkCount\(16) & (!\io1|cursBlinkCount[15]~57\ & VCC))
-- \io1|cursBlinkCount[16]~59\ = CARRY((\io1|cursBlinkCount\(16) & !\io1|cursBlinkCount[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(16),
	datad => VCC,
	cin => \io1|cursBlinkCount[15]~57\,
	combout => \io1|cursBlinkCount[16]~58_combout\,
	cout => \io1|cursBlinkCount[16]~59\);

-- Location: FF_X28_Y19_N7
\io1|cursBlinkCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[16]~58_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(16));

-- Location: LCCOMB_X28_Y19_N8
\io1|cursBlinkCount[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[17]~60_combout\ = (\io1|cursBlinkCount\(17) & (!\io1|cursBlinkCount[16]~59\)) # (!\io1|cursBlinkCount\(17) & ((\io1|cursBlinkCount[16]~59\) # (GND)))
-- \io1|cursBlinkCount[17]~61\ = CARRY((!\io1|cursBlinkCount[16]~59\) # (!\io1|cursBlinkCount\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(17),
	datad => VCC,
	cin => \io1|cursBlinkCount[16]~59\,
	combout => \io1|cursBlinkCount[17]~60_combout\,
	cout => \io1|cursBlinkCount[17]~61\);

-- Location: FF_X28_Y19_N9
\io1|cursBlinkCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[17]~60_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(17));

-- Location: LCCOMB_X28_Y19_N10
\io1|cursBlinkCount[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[18]~62_combout\ = (\io1|cursBlinkCount\(18) & (\io1|cursBlinkCount[17]~61\ $ (GND))) # (!\io1|cursBlinkCount\(18) & (!\io1|cursBlinkCount[17]~61\ & VCC))
-- \io1|cursBlinkCount[18]~63\ = CARRY((\io1|cursBlinkCount\(18) & !\io1|cursBlinkCount[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(18),
	datad => VCC,
	cin => \io1|cursBlinkCount[17]~61\,
	combout => \io1|cursBlinkCount[18]~62_combout\,
	cout => \io1|cursBlinkCount[18]~63\);

-- Location: FF_X28_Y19_N11
\io1|cursBlinkCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[18]~62_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(18));

-- Location: LCCOMB_X28_Y19_N12
\io1|cursBlinkCount[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[19]~64_combout\ = (\io1|cursBlinkCount\(19) & (!\io1|cursBlinkCount[18]~63\)) # (!\io1|cursBlinkCount\(19) & ((\io1|cursBlinkCount[18]~63\) # (GND)))
-- \io1|cursBlinkCount[19]~65\ = CARRY((!\io1|cursBlinkCount[18]~63\) # (!\io1|cursBlinkCount\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(19),
	datad => VCC,
	cin => \io1|cursBlinkCount[18]~63\,
	combout => \io1|cursBlinkCount[19]~64_combout\,
	cout => \io1|cursBlinkCount[19]~65\);

-- Location: FF_X28_Y19_N13
\io1|cursBlinkCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[19]~64_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(19));

-- Location: LCCOMB_X28_Y19_N14
\io1|cursBlinkCount[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[20]~66_combout\ = (\io1|cursBlinkCount\(20) & (\io1|cursBlinkCount[19]~65\ $ (GND))) # (!\io1|cursBlinkCount\(20) & (!\io1|cursBlinkCount[19]~65\ & VCC))
-- \io1|cursBlinkCount[20]~67\ = CARRY((\io1|cursBlinkCount\(20) & !\io1|cursBlinkCount[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(20),
	datad => VCC,
	cin => \io1|cursBlinkCount[19]~65\,
	combout => \io1|cursBlinkCount[20]~66_combout\,
	cout => \io1|cursBlinkCount[20]~67\);

-- Location: FF_X28_Y19_N15
\io1|cursBlinkCount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[20]~66_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(20));

-- Location: LCCOMB_X28_Y19_N16
\io1|cursBlinkCount[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[21]~68_combout\ = (\io1|cursBlinkCount\(21) & (!\io1|cursBlinkCount[20]~67\)) # (!\io1|cursBlinkCount\(21) & ((\io1|cursBlinkCount[20]~67\) # (GND)))
-- \io1|cursBlinkCount[21]~69\ = CARRY((!\io1|cursBlinkCount[20]~67\) # (!\io1|cursBlinkCount\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(21),
	datad => VCC,
	cin => \io1|cursBlinkCount[20]~67\,
	combout => \io1|cursBlinkCount[21]~68_combout\,
	cout => \io1|cursBlinkCount[21]~69\);

-- Location: FF_X28_Y19_N17
\io1|cursBlinkCount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[21]~68_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(21));

-- Location: LCCOMB_X28_Y19_N18
\io1|cursBlinkCount[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|cursBlinkCount[22]~70_combout\ = (\io1|cursBlinkCount\(22) & (\io1|cursBlinkCount[21]~69\ $ (GND))) # (!\io1|cursBlinkCount\(22) & (!\io1|cursBlinkCount[21]~69\ & VCC))
-- \io1|cursBlinkCount[22]~71\ = CARRY((\io1|cursBlinkCount\(22) & !\io1|cursBlinkCount[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \io1|cursBlinkCount\(22),
	datad => VCC,
	cin => \io1|cursBlinkCount[21]~69\,
	combout => \io1|cursBlinkCount[22]~70_combout\,
	cout => \io1|cursBlinkCount[22]~71\);

-- Location: FF_X28_Y19_N19
\io1|cursBlinkCount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[22]~70_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(22));

-- Location: FF_X28_Y19_N21
\io1|cursBlinkCount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|cursBlinkCount[23]~72_combout\,
	sclr => \io1|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursBlinkCount\(23));

-- Location: LCCOMB_X27_Y19_N22
\io1|LessThan10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan10~0_combout\ = (((!\io1|cursBlinkCount\(11)) # (!\io1|cursBlinkCount\(13))) # (!\io1|cursBlinkCount\(12))) # (!\io1|cursBlinkCount\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(14),
	datab => \io1|cursBlinkCount\(12),
	datac => \io1|cursBlinkCount\(13),
	datad => \io1|cursBlinkCount\(11),
	combout => \io1|LessThan10~0_combout\);

-- Location: LCCOMB_X27_Y19_N12
\io1|LessThan10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan10~2_combout\ = (!\io1|cursBlinkCount\(15) & ((\io1|LessThan10~0_combout\) # ((\io1|LessThan10~1_combout\ & !\io1|cursBlinkCount\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan10~1_combout\,
	datab => \io1|cursBlinkCount\(6),
	datac => \io1|LessThan10~0_combout\,
	datad => \io1|cursBlinkCount\(15),
	combout => \io1|LessThan10~2_combout\);

-- Location: LCCOMB_X27_Y19_N18
\io1|LessThan10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan10~3_combout\ = (!\io1|cursBlinkCount\(17) & ((\io1|LessThan10~2_combout\) # (!\io1|cursBlinkCount\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan10~2_combout\,
	datac => \io1|cursBlinkCount\(17),
	datad => \io1|cursBlinkCount\(16),
	combout => \io1|LessThan10~3_combout\);

-- Location: LCCOMB_X27_Y19_N14
\io1|LessThan10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan10~5_combout\ = (!\io1|cursBlinkCount\(23) & ((\io1|LessThan10~3_combout\) # ((!\io1|LessThan10~4_combout\) # (!\io1|cursBlinkCount\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|cursBlinkCount\(23),
	datab => \io1|LessThan10~3_combout\,
	datac => \io1|cursBlinkCount\(18),
	datad => \io1|LessThan10~4_combout\,
	combout => \io1|LessThan10~5_combout\);

-- Location: LCCOMB_X28_Y19_N26
\io1|LessThan10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan10~6_combout\ = (!\io1|cursBlinkCount\(25) & ((\io1|LessThan10~5_combout\) # (!\io1|cursBlinkCount\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|LessThan10~5_combout\,
	datac => \io1|cursBlinkCount\(24),
	datad => \io1|cursBlinkCount\(25),
	combout => \io1|LessThan10~6_combout\);

-- Location: FF_X28_Y19_N27
\io1|cursorOn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|LessThan10~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|cursorOn~q\);

-- Location: LCCOMB_X29_Y19_N20
\io1|screen_render~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~7_combout\ = (\io1|charHoriz\(3) & (\io1|cursorHoriz\(3) & (\io1|charHoriz\(4) $ (!\io1|cursorHoriz\(4))))) # (!\io1|charHoriz\(3) & (!\io1|cursorHoriz\(3) & (\io1|charHoriz\(4) $ (!\io1|cursorHoriz\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|charHoriz\(3),
	datab => \io1|cursorHoriz\(3),
	datac => \io1|charHoriz\(4),
	datad => \io1|cursorHoriz\(4),
	combout => \io1|screen_render~7_combout\);

-- Location: LCCOMB_X29_Y19_N30
\io1|screen_render~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~9_combout\ = (\io1|screen_render~6_combout\ & (\io1|screen_render~8_combout\ & (!\io1|cursorOn~q\ & \io1|screen_render~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|screen_render~6_combout\,
	datab => \io1|screen_render~8_combout\,
	datac => \io1|cursorOn~q\,
	datad => \io1|screen_render~7_combout\,
	combout => \io1|screen_render~9_combout\);

-- Location: LCCOMB_X32_Y18_N30
\io1|screen_render~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|screen_render~10_combout\ = (\io1|screen_render~3_combout\ & (\io1|screen_render~5_combout\ & (\io1|screen_render~4_combout\ & \io1|screen_render~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|screen_render~3_combout\,
	datab => \io1|screen_render~5_combout\,
	datac => \io1|screen_render~4_combout\,
	datad => \io1|screen_render~9_combout\,
	combout => \io1|screen_render~10_combout\);

-- Location: FF_X29_Y20_N29
\io1|videoR0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|videoR0~0_combout\,
	asdata => \io1|videoR0~3_combout\,
	sclr => \io1|screen_render~0_combout\,
	sload => \io1|screen_render~10_combout\,
	ena => \io1|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|videoR0~q\);

-- Location: LCCOMB_X29_Y20_N10
\io1|videoG0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoG0~1_combout\ = (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) & ((\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5)) # ((!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) 
-- & !\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4),
	datab => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5),
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7),
	datad => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6),
	combout => \io1|videoG0~1_combout\);

-- Location: LCCOMB_X29_Y20_N16
\io1|videoG0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoG0~2_combout\ = (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & ((\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1)) # ((!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2) 
-- & !\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2),
	datab => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1),
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datad => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0),
	combout => \io1|videoG0~2_combout\);

-- Location: LCCOMB_X29_Y20_N14
\io1|videoG0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoG0~0_combout\ = (\io1|Mux0~4_combout\ & ((\io1|videoG0~2_combout\))) # (!\io1|Mux0~4_combout\ & (\io1|videoG0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|videoG0~1_combout\,
	datab => \io1|Mux0~4_combout\,
	datad => \io1|videoG0~2_combout\,
	combout => \io1|videoG0~0_combout\);

-- Location: LCCOMB_X29_Y20_N22
\io1|videoG0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoG0~3_combout\ = (!\io1|dispAttWRData\(1) & \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|dispAttWRData\(1),
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	combout => \io1|videoG0~3_combout\);

-- Location: FF_X29_Y20_N15
\io1|videoG0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|videoG0~0_combout\,
	asdata => \io1|videoG0~3_combout\,
	sclr => \io1|screen_render~0_combout\,
	sload => \io1|screen_render~10_combout\,
	ena => \io1|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|videoG0~q\);

-- Location: LCCOMB_X29_Y20_N6
\io1|videoB0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoB0~3_combout\ = (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & ((\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2)) # ((!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1) 
-- & !\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2),
	datab => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1),
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datad => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0),
	combout => \io1|videoB0~3_combout\);

-- Location: LCCOMB_X29_Y20_N20
\io1|videoB0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoB0~2_combout\ = (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7) & ((\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6)) # ((!\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4) 
-- & !\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4),
	datab => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5),
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(7),
	datad => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6),
	combout => \io1|videoB0~2_combout\);

-- Location: LCCOMB_X29_Y20_N24
\io1|videoB0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoB0~0_combout\ = (\io1|Mux0~4_combout\ & (\io1|videoB0~3_combout\)) # (!\io1|Mux0~4_combout\ & ((\io1|videoB0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|videoB0~3_combout\,
	datab => \io1|Mux0~4_combout\,
	datad => \io1|videoB0~2_combout\,
	combout => \io1|videoB0~0_combout\);

-- Location: LCCOMB_X29_Y20_N4
\io1|videoB0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoB0~4_combout\ = (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3) & !\io1|dispAttWRData\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(3),
	datad => \io1|dispAttWRData\(2),
	combout => \io1|videoB0~4_combout\);

-- Location: FF_X29_Y20_N25
\io1|videoB0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|videoB0~0_combout\,
	asdata => \io1|videoB0~4_combout\,
	sclr => \io1|screen_render~0_combout\,
	sload => \io1|screen_render~10_combout\,
	ena => \io1|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|videoB0~q\);

-- Location: LCCOMB_X29_Y20_N30
\io1|videoR1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoR1~0_combout\ = (\io1|Mux0~4_combout\ & ((\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0)))) # (!\io1|Mux0~4_combout\ & (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(4),
	datab => \io1|Mux0~4_combout\,
	datad => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(0),
	combout => \io1|videoR1~0_combout\);

-- Location: FF_X29_Y20_N31
\io1|videoR1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|videoR1~0_combout\,
	asdata => \io1|dispAttWRData[0]~_wirecell_combout\,
	sclr => \io1|screen_render~0_combout\,
	sload => \io1|screen_render~10_combout\,
	ena => \io1|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|videoR1~q\);

-- Location: LCCOMB_X29_Y20_N0
\io1|videoG1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoG1~0_combout\ = (\io1|Mux0~4_combout\ & ((\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1)))) # (!\io1|Mux0~4_combout\ & (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(5),
	datab => \io1|Mux0~4_combout\,
	datad => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(1),
	combout => \io1|videoG1~0_combout\);

-- Location: FF_X29_Y20_N1
\io1|videoG1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|videoG1~0_combout\,
	asdata => \io1|dispAttWRData[1]~_wirecell_combout\,
	sclr => \io1|screen_render~0_combout\,
	sload => \io1|screen_render~10_combout\,
	ena => \io1|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|videoG1~q\);

-- Location: LCCOMB_X29_Y20_N18
\io1|videoB1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|videoB1~0_combout\ = (\io1|Mux0~4_combout\ & (\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2))) # (!\io1|Mux0~4_combout\ & ((\io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(2),
	datab => \io1|Mux0~4_combout\,
	datad => \io1|GEN_2KATTRAM:dispAttRam|altsyncram_component|auto_generated|q_a\(6),
	combout => \io1|videoB1~0_combout\);

-- Location: FF_X29_Y20_N19
\io1|videoB1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|videoB1~0_combout\,
	asdata => \io1|dispAttWRData[2]~_wirecell_combout\,
	sclr => \io1|screen_render~0_combout\,
	sload => \io1|screen_render~10_combout\,
	ena => \io1|videoB0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|videoB1~q\);

-- Location: LCCOMB_X29_Y21_N2
\io1|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan6~0_combout\ = (!\io1|horizCount\(8) & (!\io1|horizCount\(9) & ((!\io1|horizCount\(6)) # (!\io1|horizCount\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(7),
	datab => \io1|horizCount\(6),
	datac => \io1|horizCount\(8),
	datad => \io1|horizCount\(9),
	combout => \io1|LessThan6~0_combout\);

-- Location: LCCOMB_X29_Y21_N0
\io1|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan6~1_combout\ = (\io1|horizCount\(11)) # ((\io1|horizCount\(10)) # (!\io1|LessThan6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \io1|horizCount\(11),
	datac => \io1|horizCount\(10),
	datad => \io1|LessThan6~0_combout\,
	combout => \io1|LessThan6~1_combout\);

-- Location: FF_X29_Y21_N1
\io1|hSync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|hSync~q\);

-- Location: LCCOMB_X28_Y21_N0
\io1|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \io1|LessThan7~0_combout\ = (!\io1|vertLineCount\(5) & (\io1|charScanLine[2]~1_combout\ & !\io1|vertLineCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \io1|vertLineCount\(5),
	datac => \io1|charScanLine[2]~1_combout\,
	datad => \io1|vertLineCount\(1),
	combout => \io1|LessThan7~0_combout\);

-- Location: FF_X28_Y21_N1
\io1|vSync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \io1|LessThan7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \io1|vSync~q\);

-- Location: LCCOMB_X24_Y12_N24
\sd1|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector79~0_combout\ = (\sd1|state.init~q\ & (((\sd1|sdCS~q\) # (\sd1|Equal10~2_combout\)))) # (!\sd1|state.init~q\ & (\sd1|state.rst~q\ & (\sd1|sdCS~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.init~q\,
	datac => \sd1|sdCS~q\,
	datad => \sd1|Equal10~2_combout\,
	combout => \sd1|Selector79~0_combout\);

-- Location: FF_X24_Y12_N25
\sd1|sdCS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector79~0_combout\,
	clrn => \n_reset~input_o\,
	ena => \sd1|clkEn~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sdCS~q\);

-- Location: LCCOMB_X24_Y15_N30
\sd1|WideOr28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr28~0_combout\ = (!\sd1|Selector104~0_combout\ & (\sd1|state.rst~q\ & (!\sd1|state.cmd58~q\ & !\sd1|state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector104~0_combout\,
	datab => \sd1|state.rst~q\,
	datac => \sd1|state.cmd58~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|WideOr28~0_combout\);

-- Location: LCCOMB_X23_Y14_N10
\sd1|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector57~0_combout\ = (\sd1|state.rst~q\ & (!\sd1|state.acmd41~q\ & !\sd1|state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.rst~q\,
	datab => \sd1|state.acmd41~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector57~0_combout\);

-- Location: LCCOMB_X23_Y14_N0
\sd1|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector13~1_combout\ = (\sd1|state.cmd55~q\) # ((\sd1|state.cmd58~q\) # (!\sd1|Selector57~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.cmd55~q\,
	datac => \sd1|state.cmd58~q\,
	datad => \sd1|Selector57~0_combout\,
	combout => \sd1|Selector13~1_combout\);

-- Location: LCCOMB_X26_Y14_N18
\sd1|WideOr29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr29~0_combout\ = (!\sd1|state.send_regreq~q\ & !\sd1|state.send_cmd~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.send_regreq~q\,
	datad => \sd1|state.send_cmd~q\,
	combout => \sd1|WideOr29~0_combout\);

-- Location: LCCOMB_X22_Y12_N24
\sd1|WideOr29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr29~1_combout\ = (\sd1|state.cmd8~q\) # (((!\sd1|WideOr29~0_combout\) # (!\sd1|WideOr18~0_combout\)) # (!\sd1|WideOr28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd8~q\,
	datab => \sd1|WideOr28~0_combout\,
	datac => \sd1|WideOr18~0_combout\,
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|WideOr29~1_combout\);

-- Location: LCCOMB_X26_Y15_N14
\sd1|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector14~1_combout\ = (\sd1|state.cmd55~q\) # (((\sd1|state.cmd58~q\) # (\sd1|Selector104~0_combout\)) # (!\sd1|cmd_out[15]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd55~q\,
	datab => \sd1|cmd_out[15]~32_combout\,
	datac => \sd1|state.cmd58~q\,
	datad => \sd1|Selector104~0_combout\,
	combout => \sd1|Selector14~1_combout\);

-- Location: LCCOMB_X23_Y14_N30
\sd1|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector15~1_combout\ = (\sd1|state.write_block_cmd~q\) # ((\sd1|state.cmd8~q\) # ((\sd1|state.cmd58~q\) # (!\sd1|Selector57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_cmd~q\,
	datab => \sd1|state.cmd8~q\,
	datac => \sd1|state.cmd58~q\,
	datad => \sd1|Selector57~0_combout\,
	combout => \sd1|Selector15~1_combout\);

-- Location: LCCOMB_X24_Y14_N6
\sd1|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector17~0_combout\ = (!\sd1|state.idle~q\ & (\sd1|state.rst~q\ & !\sd1|state.cmd55~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.idle~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.cmd55~q\,
	combout => \sd1|Selector17~0_combout\);

-- Location: LCCOMB_X23_Y14_N4
\sd1|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector18~1_combout\ = ((\sd1|state.cmd55~q\) # (\sd1|state.read_block_cmd~q\)) # (!\sd1|Selector57~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector57~0_combout\,
	datab => \sd1|state.cmd55~q\,
	datad => \sd1|state.read_block_cmd~q\,
	combout => \sd1|Selector18~1_combout\);

-- Location: LCCOMB_X24_Y14_N4
\sd1|cmd_out[18]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[18]~33_combout\ = (((\sd1|state.cmd58~q\) # (\sd1|state.cmd8~q\)) # (!\sd1|cmd_out[15]~32_combout\)) # (!\sd1|WideOr18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~0_combout\,
	datab => \sd1|cmd_out[15]~32_combout\,
	datac => \sd1|state.cmd58~q\,
	datad => \sd1|state.cmd8~q\,
	combout => \sd1|cmd_out[18]~33_combout\);

-- Location: LCCOMB_X24_Y15_N10
\sd1|WideOr18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr18~1_combout\ = (\sd1|WideOr18~0_combout\ & (!\sd1|state.cmd58~q\ & !\sd1|state.cmd8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~0_combout\,
	datac => \sd1|state.cmd58~q\,
	datad => \sd1|state.cmd8~q\,
	combout => \sd1|WideOr18~1_combout\);

-- Location: LCCOMB_X24_Y15_N20
\sd1|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr17~0_combout\ = (!\sd1|state.cmd0~q\ & (!\sd1|state.cmd55~q\ & (!\sd1|state.cmd58~q\ & !\sd1|state.acmd41~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd0~q\,
	datab => \sd1|state.cmd55~q\,
	datac => \sd1|state.cmd58~q\,
	datad => \sd1|state.acmd41~q\,
	combout => \sd1|WideOr17~0_combout\);

-- Location: LCCOMB_X23_Y14_N18
\sd1|cmd_out[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[15]~34_combout\ = (\sd1|cmd_out[15]~32_combout\ & (!\sd1|state.cmd8~q\ & (!\sd1|state.cmd58~q\ & \sd1|WideOr18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[15]~32_combout\,
	datab => \sd1|state.cmd8~q\,
	datac => \sd1|state.cmd58~q\,
	datad => \sd1|WideOr18~0_combout\,
	combout => \sd1|cmd_out[15]~34_combout\);

-- Location: LCCOMB_X24_Y15_N14
\sd1|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector52~0_combout\ = (!\sd1|state.cmd0~q\ & !\sd1|state.cmd8~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|state.cmd0~q\,
	datad => \sd1|state.cmd8~q\,
	combout => \sd1|Selector52~0_combout\);

-- Location: LCCOMB_X26_Y15_N24
\sd1|Selector56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector56~2_combout\ = (!\sd1|Selector104~0_combout\ & (\sd1|cmd_out[15]~32_combout\ & (!\sd1|state.cmd58~q\ & \sd1|Selector52~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector104~0_combout\,
	datab => \sd1|cmd_out[15]~32_combout\,
	datac => \sd1|state.cmd58~q\,
	datad => \sd1|Selector52~0_combout\,
	combout => \sd1|Selector56~2_combout\);

-- Location: LCCOMB_X22_Y12_N16
\sd1|WideOr28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr28~1_combout\ = (!\sd1|state.cmd8~q\ & (\sd1|WideOr28~0_combout\ & \sd1|WideOr18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd8~q\,
	datab => \sd1|WideOr28~0_combout\,
	datac => \sd1|WideOr18~0_combout\,
	combout => \sd1|WideOr28~1_combout\);

-- Location: LCCOMB_X24_Y15_N28
\sd1|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector54~1_combout\ = (\sd1|state.cmd0~q\) # ((\sd1|state.acmd41~q\) # (!\sd1|WideOr28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd0~q\,
	datac => \sd1|WideOr28~0_combout\,
	datad => \sd1|state.acmd41~q\,
	combout => \sd1|Selector54~1_combout\);

-- Location: LCCOMB_X22_Y12_N14
\sd1|Selector57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector57~1_combout\ = (\sd1|WideOr29~0_combout\ & (\sd1|WideOr28~1_combout\ & ((\sd1|cmd_out\(1))))) # (!\sd1|WideOr29~0_combout\ & (((\sd1|bit_counter~1_combout\) # (\sd1|cmd_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr29~0_combout\,
	datab => \sd1|WideOr28~1_combout\,
	datac => \sd1|bit_counter~1_combout\,
	datad => \sd1|cmd_out\(1),
	combout => \sd1|Selector57~1_combout\);

-- Location: LCCOMB_X23_Y14_N8
\sd1|Selector57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector57~2_combout\ = (\sd1|Selector57~1_combout\) # ((\sd1|state.cmd8~q\) # ((\sd1|Selector104~0_combout\) # (!\sd1|Selector57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector57~1_combout\,
	datab => \sd1|state.cmd8~q\,
	datac => \sd1|Selector104~0_combout\,
	datad => \sd1|Selector57~0_combout\,
	combout => \sd1|Selector57~2_combout\);

-- Location: FF_X23_Y14_N9
\sd1|cmd_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector57~2_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(1));

-- Location: LCCOMB_X22_Y12_N12
\sd1|Selector56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector56~3_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(1)))) # (!\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(2),
	datab => \sd1|cmd_out\(1),
	datac => \sd1|bit_counter~1_combout\,
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|Selector56~3_combout\);

-- Location: LCCOMB_X24_Y15_N6
\sd1|Selector56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector56~5_combout\ = (\sd1|state.cmd0~q\) # ((\sd1|state.cmd8~q\) # ((\sd1|state.acmd41~q\) # (!\sd1|WideOr28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd0~q\,
	datab => \sd1|state.cmd8~q\,
	datac => \sd1|WideOr28~0_combout\,
	datad => \sd1|state.acmd41~q\,
	combout => \sd1|Selector56~5_combout\);

-- Location: LCCOMB_X22_Y12_N6
\sd1|Selector56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector56~4_combout\ = (\sd1|Selector56~3_combout\) # ((\sd1|Selector56~5_combout\) # ((\sd1|cmd_out\(2) & !\sd1|WideOr29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector56~3_combout\,
	datab => \sd1|Selector56~5_combout\,
	datac => \sd1|cmd_out\(2),
	datad => \sd1|WideOr29~1_combout\,
	combout => \sd1|Selector56~4_combout\);

-- Location: FF_X22_Y12_N7
\sd1|cmd_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector56~4_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(2));

-- Location: LCCOMB_X26_Y15_N10
\sd1|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector55~0_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(2))) # (!\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(2),
	datab => \sd1|bit_counter~1_combout\,
	datac => \sd1|cmd_out\(3),
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|Selector55~0_combout\);

-- Location: LCCOMB_X26_Y15_N26
\sd1|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector55~1_combout\ = ((\sd1|Selector55~0_combout\) # ((!\sd1|WideOr29~1_combout\ & \sd1|cmd_out\(3)))) # (!\sd1|WideOr28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr29~1_combout\,
	datab => \sd1|WideOr28~0_combout\,
	datac => \sd1|cmd_out\(3),
	datad => \sd1|Selector55~0_combout\,
	combout => \sd1|Selector55~1_combout\);

-- Location: FF_X26_Y15_N27
\sd1|cmd_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector55~1_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(3));

-- Location: LCCOMB_X26_Y15_N0
\sd1|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector54~0_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(3))) # (!\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr29~0_combout\,
	datab => \sd1|bit_counter~1_combout\,
	datac => \sd1|cmd_out\(3),
	datad => \sd1|cmd_out\(4),
	combout => \sd1|Selector54~0_combout\);

-- Location: LCCOMB_X26_Y15_N20
\sd1|Selector54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector54~2_combout\ = (\sd1|Selector54~1_combout\) # ((\sd1|Selector54~0_combout\) # ((!\sd1|WideOr29~1_combout\ & \sd1|cmd_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr29~1_combout\,
	datab => \sd1|Selector54~1_combout\,
	datac => \sd1|cmd_out\(4),
	datad => \sd1|Selector54~0_combout\,
	combout => \sd1|Selector54~2_combout\);

-- Location: FF_X26_Y15_N21
\sd1|cmd_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector54~2_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(4));

-- Location: LCCOMB_X26_Y15_N30
\sd1|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector53~0_combout\ = (\sd1|WideOr28~1_combout\ & (((\sd1|cmd_out\(4))))) # (!\sd1|WideOr28~1_combout\ & (\sd1|Selector52~0_combout\ & (!\sd1|state.cmd55~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector52~0_combout\,
	datab => \sd1|WideOr28~1_combout\,
	datac => \sd1|state.cmd55~q\,
	datad => \sd1|cmd_out\(4),
	combout => \sd1|Selector53~0_combout\);

-- Location: LCCOMB_X26_Y15_N16
\sd1|cmd_out[55]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[55]~31_combout\ = (\sd1|WideOr29~1_combout\ & (\sd1|return_state.write_block_wait~0_combout\ & ((\sd1|bit_counter~1_combout\) # (\sd1|WideOr29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr29~1_combout\,
	datab => \sd1|bit_counter~1_combout\,
	datac => \sd1|return_state.write_block_wait~0_combout\,
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|cmd_out[55]~31_combout\);

-- Location: FF_X26_Y15_N31
\sd1|cmd_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector53~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(5));

-- Location: LCCOMB_X26_Y15_N4
\sd1|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector52~1_combout\ = (\sd1|WideOr28~1_combout\ & (\sd1|cmd_out\(5))) # (!\sd1|WideOr28~1_combout\ & (((\sd1|Selector52~0_combout\ & !\sd1|state.cmd55~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(5),
	datab => \sd1|Selector52~0_combout\,
	datac => \sd1|state.cmd55~q\,
	datad => \sd1|WideOr28~1_combout\,
	combout => \sd1|Selector52~1_combout\);

-- Location: FF_X26_Y15_N5
\sd1|cmd_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector52~1_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(6));

-- Location: LCCOMB_X26_Y15_N6
\sd1|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector51~0_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(6))) # (!\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr29~0_combout\,
	datab => \sd1|bit_counter~1_combout\,
	datac => \sd1|cmd_out\(6),
	datad => \sd1|cmd_out\(7),
	combout => \sd1|Selector51~0_combout\);

-- Location: LCCOMB_X26_Y15_N18
\sd1|Selector51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector51~1_combout\ = ((\sd1|Selector51~0_combout\) # ((!\sd1|WideOr29~1_combout\ & \sd1|cmd_out\(7)))) # (!\sd1|Selector56~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr29~1_combout\,
	datab => \sd1|Selector56~2_combout\,
	datac => \sd1|cmd_out\(7),
	datad => \sd1|Selector51~0_combout\,
	combout => \sd1|Selector51~1_combout\);

-- Location: FF_X26_Y15_N19
\sd1|cmd_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector51~1_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(7));

-- Location: LCCOMB_X26_Y15_N22
\sd1|cmd_out[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[8]~30_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[18]~33_combout\,
	datab => \sd1|WideOr18~1_combout\,
	datad => \sd1|cmd_out\(7),
	combout => \sd1|cmd_out[8]~30_combout\);

-- Location: LCCOMB_X23_Y16_N4
\sd1|address[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[0]~feeder_combout\ = \cpu1|Selector338~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector338~10_combout\,
	combout => \sd1|address[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y12_N6
\sd1|sdhc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|sdhc~0_combout\ = (\sd1|Selector89~0_combout\ & ((\sd1|return_state.write_block_wait~0_combout\ & ((\sd1|recv_data\(30)))) # (!\sd1|return_state.write_block_wait~0_combout\ & (\sd1|sdhc~q\)))) # (!\sd1|Selector89~0_combout\ & (((\sd1|sdhc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector89~0_combout\,
	datab => \sd1|return_state.write_block_wait~0_combout\,
	datac => \sd1|sdhc~q\,
	datad => \sd1|recv_data\(30),
	combout => \sd1|sdhc~0_combout\);

-- Location: FF_X23_Y12_N7
\sd1|sdhc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|sdhc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|sdhc~q\);

-- Location: LCCOMB_X21_Y16_N2
\sd1|address[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[0]~17_combout\ = (!\cpu1|Selector330~2_combout\ & (!\cpu1|Selector328~2_combout\ & (\cpu1|Selector329~3_combout\ & \sd1|sdhc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \cpu1|Selector329~3_combout\,
	datad => \sd1|sdhc~q\,
	combout => \sd1|address[0]~17_combout\);

-- Location: FF_X23_Y16_N5
\sd1|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[0]~feeder_combout\,
	ena => \sd1|address[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(0));

-- Location: FF_X26_Y15_N23
\sd1|cmd_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[8]~30_combout\,
	asdata => \sd1|address\(0),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(8));

-- Location: LCCOMB_X22_Y14_N12
\sd1|cmd_out[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[9]~29_combout\ = (\sd1|cmd_out[15]~34_combout\ & ((\sd1|cmd_out\(8)))) # (!\sd1|cmd_out[15]~34_combout\ & (\sd1|WideOr17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr17~0_combout\,
	datab => \sd1|cmd_out[15]~34_combout\,
	datad => \sd1|cmd_out\(8),
	combout => \sd1|cmd_out[9]~29_combout\);

-- Location: FF_X23_Y16_N23
\sd1|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \sd1|address[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(1));

-- Location: FF_X22_Y14_N13
\sd1|cmd_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[9]~29_combout\,
	asdata => \sd1|address\(1),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(9));

-- Location: LCCOMB_X22_Y14_N20
\sd1|cmd_out[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[10]~28_combout\ = (\sd1|cmd_out[18]~33_combout\ & ((\sd1|WideOr18~1_combout\))) # (!\sd1|cmd_out[18]~33_combout\ & (\sd1|cmd_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(9),
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|WideOr18~1_combout\,
	combout => \sd1|cmd_out[10]~28_combout\);

-- Location: LCCOMB_X22_Y14_N22
\sd1|address[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector336~10_combout\,
	combout => \sd1|address[2]~feeder_combout\);

-- Location: FF_X22_Y14_N23
\sd1|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[2]~feeder_combout\,
	ena => \sd1|address[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(2));

-- Location: FF_X22_Y14_N21
\sd1|cmd_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[10]~28_combout\,
	asdata => \sd1|address\(2),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(10));

-- Location: LCCOMB_X22_Y14_N28
\sd1|cmd_out[11]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[11]~27_combout\ = (\sd1|cmd_out[15]~34_combout\ & ((\sd1|cmd_out\(10)))) # (!\sd1|cmd_out[15]~34_combout\ & (\sd1|WideOr17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr17~0_combout\,
	datab => \sd1|cmd_out\(10),
	datad => \sd1|cmd_out[15]~34_combout\,
	combout => \sd1|cmd_out[11]~27_combout\);

-- Location: FF_X23_Y16_N1
\sd1|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \sd1|address[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(3));

-- Location: FF_X22_Y14_N29
\sd1|cmd_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[11]~27_combout\,
	asdata => \sd1|address\(3),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(11));

-- Location: LCCOMB_X22_Y14_N2
\sd1|cmd_out[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[12]~26_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(11),
	combout => \sd1|cmd_out[12]~26_combout\);

-- Location: LCCOMB_X23_Y16_N18
\sd1|address[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \sd1|address[4]~feeder_combout\);

-- Location: FF_X23_Y16_N19
\sd1|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[4]~feeder_combout\,
	ena => \sd1|address[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(4));

-- Location: FF_X22_Y14_N3
\sd1|cmd_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[12]~26_combout\,
	asdata => \sd1|address\(4),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(12));

-- Location: LCCOMB_X22_Y14_N18
\sd1|cmd_out[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[13]~25_combout\ = (\sd1|cmd_out[15]~34_combout\ & ((\sd1|cmd_out\(12)))) # (!\sd1|cmd_out[15]~34_combout\ & (\sd1|WideOr17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr17~0_combout\,
	datab => \sd1|cmd_out\(12),
	datad => \sd1|cmd_out[15]~34_combout\,
	combout => \sd1|cmd_out[13]~25_combout\);

-- Location: LCCOMB_X22_Y14_N4
\sd1|address[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \sd1|address[5]~feeder_combout\);

-- Location: FF_X22_Y14_N5
\sd1|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[5]~feeder_combout\,
	ena => \sd1|address[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(5));

-- Location: FF_X22_Y14_N19
\sd1|cmd_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[13]~25_combout\,
	asdata => \sd1|address\(5),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(13));

-- Location: LCCOMB_X22_Y14_N0
\sd1|cmd_out[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[14]~24_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(13),
	combout => \sd1|cmd_out[14]~24_combout\);

-- Location: LCCOMB_X22_Y14_N14
\sd1|address[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[6]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cpu1|Selector332~10_combout\,
	combout => \sd1|address[6]~feeder_combout\);

-- Location: FF_X22_Y14_N15
\sd1|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[6]~feeder_combout\,
	ena => \sd1|address[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(6));

-- Location: FF_X22_Y14_N1
\sd1|cmd_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[14]~24_combout\,
	asdata => \sd1|address\(6),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(14));

-- Location: LCCOMB_X22_Y14_N16
\sd1|cmd_out[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[15]~23_combout\ = (\sd1|cmd_out[15]~34_combout\ & ((\sd1|cmd_out\(14)))) # (!\sd1|cmd_out[15]~34_combout\ & (\sd1|WideOr17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr17~0_combout\,
	datab => \sd1|cmd_out\(14),
	datad => \sd1|cmd_out[15]~34_combout\,
	combout => \sd1|cmd_out[15]~23_combout\);

-- Location: LCCOMB_X22_Y14_N8
\sd1|address[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector331~10_combout\,
	combout => \sd1|address[7]~feeder_combout\);

-- Location: FF_X22_Y14_N9
\sd1|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[7]~feeder_combout\,
	ena => \sd1|address[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(7));

-- Location: FF_X22_Y14_N17
\sd1|cmd_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[15]~23_combout\,
	asdata => \sd1|address\(7),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(15));

-- Location: LCCOMB_X22_Y14_N30
\sd1|cmd_out[16]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[16]~22_combout\ = (\sd1|cmd_out[15]~34_combout\ & ((\sd1|cmd_out\(15)))) # (!\sd1|cmd_out[15]~34_combout\ & (\sd1|WideOr17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr17~0_combout\,
	datab => \sd1|cmd_out\(15),
	datad => \sd1|cmd_out[15]~34_combout\,
	combout => \sd1|cmd_out[16]~22_combout\);

-- Location: LCCOMB_X21_Y16_N8
\sd1|address[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[8]~15_combout\ = (\cpu1|Selector330~2_combout\ & (!\cpu1|Selector328~2_combout\ & (\cpu1|Selector329~3_combout\ & \sd1|sdhc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \cpu1|Selector329~3_combout\,
	datad => \sd1|sdhc~q\,
	combout => \sd1|address[8]~15_combout\);

-- Location: LCCOMB_X21_Y14_N4
\sd1|address[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[8]~16_combout\ = (\sd1|address[8]~15_combout\ & ((\cpu1|Selector338~10_combout\))) # (!\sd1|address[8]~15_combout\ & (\sd1|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address\(8),
	datac => \cpu1|Selector338~10_combout\,
	datad => \sd1|address[8]~15_combout\,
	combout => \sd1|address[8]~16_combout\);

-- Location: FF_X21_Y14_N7
\sd1|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \sd1|address[8]~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(8));

-- Location: FF_X22_Y14_N31
\sd1|cmd_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[16]~22_combout\,
	asdata => \sd1|address\(8),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(16));

-- Location: LCCOMB_X22_Y13_N26
\sd1|cmd_out[17]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[17]~21_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(16),
	combout => \sd1|cmd_out[17]~21_combout\);

-- Location: LCCOMB_X21_Y13_N30
\sd1|address~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address~10_combout\ = (\sd1|sdhc~q\ & (\cpu1|Selector337~10_combout\)) # (!\sd1|sdhc~q\ & ((\cpu1|Selector338~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector337~10_combout\,
	datac => \sd1|sdhc~q\,
	datad => \cpu1|Selector338~10_combout\,
	combout => \sd1|address~10_combout\);

-- Location: LCCOMB_X21_Y16_N26
\sd1|address~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address~14_combout\ = (!\cpu1|Selector328~2_combout\ & (\cpu1|Selector329~3_combout\ & (\cpu1|Selector330~2_combout\ $ (!\sd1|sdhc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \cpu1|Selector329~3_combout\,
	datad => \sd1|sdhc~q\,
	combout => \sd1|address~14_combout\);

-- Location: FF_X21_Y13_N11
\sd1|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \sd1|address~10_combout\,
	sload => VCC,
	ena => \sd1|address~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(9));

-- Location: FF_X22_Y13_N27
\sd1|cmd_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[17]~21_combout\,
	asdata => \sd1|address\(9),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(17));

-- Location: LCCOMB_X22_Y13_N28
\sd1|cmd_out[18]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[18]~20_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(17),
	combout => \sd1|cmd_out[18]~20_combout\);

-- Location: LCCOMB_X21_Y13_N24
\sd1|address~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address~9_combout\ = (\sd1|sdhc~q\ & ((\cpu1|Selector336~10_combout\))) # (!\sd1|sdhc~q\ & (\cpu1|Selector337~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|sdhc~q\,
	datac => \cpu1|Selector337~10_combout\,
	datad => \cpu1|Selector336~10_combout\,
	combout => \sd1|address~9_combout\);

-- Location: FF_X21_Y13_N9
\sd1|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \sd1|address~9_combout\,
	sload => VCC,
	ena => \sd1|address~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(10));

-- Location: FF_X22_Y13_N29
\sd1|cmd_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[18]~20_combout\,
	asdata => \sd1|address\(10),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(18));

-- Location: LCCOMB_X22_Y13_N18
\sd1|cmd_out[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[19]~19_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(18),
	combout => \sd1|cmd_out[19]~19_combout\);

-- Location: LCCOMB_X21_Y16_N24
\sd1|address~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address~8_combout\ = (\sd1|sdhc~q\ & ((\cpu1|Selector335~10_combout\))) # (!\sd1|sdhc~q\ & (\cpu1|Selector336~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sdhc~q\,
	datac => \cpu1|Selector336~10_combout\,
	datad => \cpu1|Selector335~10_combout\,
	combout => \sd1|address~8_combout\);

-- Location: LCCOMB_X21_Y13_N16
\sd1|address[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[11]~feeder_combout\ = \sd1|address~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|address~8_combout\,
	combout => \sd1|address[11]~feeder_combout\);

-- Location: FF_X21_Y13_N17
\sd1|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[11]~feeder_combout\,
	ena => \sd1|address~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(11));

-- Location: FF_X22_Y13_N19
\sd1|cmd_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[19]~19_combout\,
	asdata => \sd1|address\(11),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(19));

-- Location: LCCOMB_X22_Y13_N0
\sd1|cmd_out[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[20]~18_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(19),
	combout => \sd1|cmd_out[20]~18_combout\);

-- Location: LCCOMB_X21_Y16_N18
\sd1|address~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address~7_combout\ = (\sd1|sdhc~q\ & ((\cpu1|Selector334~10_combout\))) # (!\sd1|sdhc~q\ & (\cpu1|Selector335~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector335~10_combout\,
	datac => \cpu1|Selector334~10_combout\,
	datad => \sd1|sdhc~q\,
	combout => \sd1|address~7_combout\);

-- Location: FF_X21_Y13_N27
\sd1|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \sd1|address~7_combout\,
	sload => VCC,
	ena => \sd1|address~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(12));

-- Location: FF_X22_Y13_N1
\sd1|cmd_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[20]~18_combout\,
	asdata => \sd1|address\(12),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(20));

-- Location: LCCOMB_X22_Y13_N10
\sd1|cmd_out[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[21]~17_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(20),
	combout => \sd1|cmd_out[21]~17_combout\);

-- Location: LCCOMB_X21_Y16_N28
\sd1|address~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address~6_combout\ = (\sd1|sdhc~q\ & (\cpu1|Selector333~10_combout\)) # (!\sd1|sdhc~q\ & ((\cpu1|Selector334~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector333~10_combout\,
	datac => \cpu1|Selector334~10_combout\,
	datad => \sd1|sdhc~q\,
	combout => \sd1|address~6_combout\);

-- Location: LCCOMB_X21_Y13_N0
\sd1|address[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[13]~feeder_combout\ = \sd1|address~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|address~6_combout\,
	combout => \sd1|address[13]~feeder_combout\);

-- Location: FF_X21_Y13_N1
\sd1|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[13]~feeder_combout\,
	ena => \sd1|address~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(13));

-- Location: FF_X22_Y13_N11
\sd1|cmd_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[21]~17_combout\,
	asdata => \sd1|address\(13),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(21));

-- Location: LCCOMB_X22_Y13_N20
\sd1|cmd_out[22]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[22]~16_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(21),
	combout => \sd1|cmd_out[22]~16_combout\);

-- Location: LCCOMB_X21_Y13_N8
\sd1|address~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address~5_combout\ = (\sd1|sdhc~q\ & (\cpu1|Selector332~10_combout\)) # (!\sd1|sdhc~q\ & ((\cpu1|Selector333~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector332~10_combout\,
	datab => \sd1|sdhc~q\,
	datad => \cpu1|Selector333~10_combout\,
	combout => \sd1|address~5_combout\);

-- Location: FF_X21_Y13_N7
\sd1|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \sd1|address~5_combout\,
	sload => VCC,
	ena => \sd1|address~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(14));

-- Location: FF_X22_Y13_N21
\sd1|cmd_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[22]~16_combout\,
	asdata => \sd1|address\(14),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(22));

-- Location: LCCOMB_X22_Y13_N2
\sd1|cmd_out[23]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[23]~15_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(22),
	combout => \sd1|cmd_out[23]~15_combout\);

-- Location: LCCOMB_X21_Y13_N28
\sd1|address~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address~3_combout\ = (\sd1|sdhc~q\ & ((\cpu1|Selector331~10_combout\))) # (!\sd1|sdhc~q\ & (\cpu1|Selector332~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector332~10_combout\,
	datab => \sd1|sdhc~q\,
	datad => \cpu1|Selector331~10_combout\,
	combout => \sd1|address~3_combout\);

-- Location: LCCOMB_X21_Y13_N4
\sd1|address[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[15]~feeder_combout\ = \sd1|address~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|address~3_combout\,
	combout => \sd1|address[15]~feeder_combout\);

-- Location: FF_X21_Y13_N5
\sd1|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[15]~feeder_combout\,
	ena => \sd1|address~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(15));

-- Location: FF_X22_Y13_N3
\sd1|cmd_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[23]~15_combout\,
	asdata => \sd1|address\(15),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(23));

-- Location: LCCOMB_X22_Y13_N12
\sd1|cmd_out[24]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[24]~14_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(23),
	combout => \sd1|cmd_out[24]~14_combout\);

-- Location: LCCOMB_X21_Y16_N16
\sd1|address[16]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[16]~11_combout\ = (\cpu1|Selector330~2_combout\) # ((\cpu1|Selector328~2_combout\ & ((\cpu1|Selector329~3_combout\) # (!\sd1|sdhc~q\))) # (!\cpu1|Selector328~2_combout\ & ((\sd1|sdhc~q\) # (!\cpu1|Selector329~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \cpu1|Selector329~3_combout\,
	datad => \sd1|sdhc~q\,
	combout => \sd1|address[16]~11_combout\);

-- Location: LCCOMB_X21_Y16_N22
\sd1|address[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[16]~12_combout\ = (!\sd1|address[16]~11_combout\ & ((\sd1|sdhc~q\ & ((\cpu1|Selector338~10_combout\))) # (!\sd1|sdhc~q\ & (\cpu1|Selector331~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|sdhc~q\,
	datab => \cpu1|Selector331~10_combout\,
	datac => \cpu1|Selector338~10_combout\,
	datad => \sd1|address[16]~11_combout\,
	combout => \sd1|address[16]~12_combout\);

-- Location: LCCOMB_X21_Y16_N12
\sd1|address[16]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[16]~13_combout\ = (\sd1|address[16]~12_combout\) # ((\sd1|address\(16) & \sd1|address[16]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|address[16]~12_combout\,
	datac => \sd1|address\(16),
	datad => \sd1|address[16]~11_combout\,
	combout => \sd1|address[16]~13_combout\);

-- Location: LCCOMB_X21_Y16_N14
\sd1|address[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[16]~feeder_combout\ = \sd1|address[16]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|address[16]~13_combout\,
	combout => \sd1|address[16]~feeder_combout\);

-- Location: FF_X21_Y16_N15
\sd1|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(16));

-- Location: FF_X22_Y13_N13
\sd1|cmd_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[24]~14_combout\,
	asdata => \sd1|address\(16),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(24));

-- Location: LCCOMB_X22_Y13_N22
\sd1|cmd_out[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[25]~13_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(24),
	combout => \sd1|cmd_out[25]~13_combout\);

-- Location: LCCOMB_X21_Y16_N30
\sd1|address~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address~4_combout\ = (\cpu1|Selector330~2_combout\ & (!\cpu1|Selector328~2_combout\ & (\cpu1|Selector329~3_combout\ & !\sd1|sdhc~q\))) # (!\cpu1|Selector330~2_combout\ & (\cpu1|Selector328~2_combout\ & (!\cpu1|Selector329~3_combout\ & \sd1|sdhc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \cpu1|Selector329~3_combout\,
	datad => \sd1|sdhc~q\,
	combout => \sd1|address~4_combout\);

-- Location: FF_X21_Y13_N15
\sd1|address[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \sd1|address~10_combout\,
	sload => VCC,
	ena => \sd1|address~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(17));

-- Location: FF_X22_Y13_N23
\sd1|cmd_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[25]~13_combout\,
	asdata => \sd1|address\(17),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(25));

-- Location: LCCOMB_X22_Y13_N24
\sd1|cmd_out[26]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[26]~12_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(25),
	combout => \sd1|cmd_out[26]~12_combout\);

-- Location: LCCOMB_X21_Y13_N20
\sd1|address[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[18]~feeder_combout\ = \sd1|address~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|address~9_combout\,
	combout => \sd1|address[18]~feeder_combout\);

-- Location: FF_X21_Y13_N21
\sd1|address[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[18]~feeder_combout\,
	ena => \sd1|address~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(18));

-- Location: FF_X22_Y13_N25
\sd1|cmd_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[26]~12_combout\,
	asdata => \sd1|address\(18),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(26));

-- Location: LCCOMB_X22_Y13_N6
\sd1|cmd_out[27]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[27]~11_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(26),
	combout => \sd1|cmd_out[27]~11_combout\);

-- Location: LCCOMB_X21_Y13_N18
\sd1|address[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[19]~feeder_combout\ = \sd1|address~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|address~8_combout\,
	combout => \sd1|address[19]~feeder_combout\);

-- Location: FF_X21_Y13_N19
\sd1|address[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[19]~feeder_combout\,
	ena => \sd1|address~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(19));

-- Location: FF_X22_Y13_N7
\sd1|cmd_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[27]~11_combout\,
	asdata => \sd1|address\(19),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(27));

-- Location: LCCOMB_X22_Y13_N16
\sd1|cmd_out[28]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[28]~10_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(27),
	combout => \sd1|cmd_out[28]~10_combout\);

-- Location: FF_X21_Y13_N29
\sd1|address[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \sd1|address~7_combout\,
	sload => VCC,
	ena => \sd1|address~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(20));

-- Location: FF_X22_Y13_N17
\sd1|cmd_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[28]~10_combout\,
	asdata => \sd1|address\(20),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(28));

-- Location: LCCOMB_X22_Y13_N30
\sd1|cmd_out[29]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[29]~9_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(28),
	combout => \sd1|cmd_out[29]~9_combout\);

-- Location: LCCOMB_X21_Y13_N22
\sd1|address[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[21]~feeder_combout\ = \sd1|address~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|address~6_combout\,
	combout => \sd1|address[21]~feeder_combout\);

-- Location: FF_X21_Y13_N23
\sd1|address[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[21]~feeder_combout\,
	ena => \sd1|address~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(21));

-- Location: FF_X22_Y13_N31
\sd1|cmd_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[29]~9_combout\,
	asdata => \sd1|address\(21),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(29));

-- Location: LCCOMB_X22_Y13_N4
\sd1|cmd_out[30]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[30]~8_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(29),
	combout => \sd1|cmd_out[30]~8_combout\);

-- Location: FF_X21_Y13_N3
\sd1|address[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \sd1|address~5_combout\,
	sload => VCC,
	ena => \sd1|address~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(22));

-- Location: FF_X22_Y13_N5
\sd1|cmd_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[30]~8_combout\,
	asdata => \sd1|address\(22),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(30));

-- Location: LCCOMB_X26_Y15_N12
\sd1|cmd_out[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[31]~7_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[18]~33_combout\,
	datab => \sd1|WideOr18~1_combout\,
	datad => \sd1|cmd_out\(30),
	combout => \sd1|cmd_out[31]~7_combout\);

-- Location: LCCOMB_X21_Y13_N12
\sd1|address[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[23]~feeder_combout\ = \sd1|address~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|address~3_combout\,
	combout => \sd1|address[23]~feeder_combout\);

-- Location: FF_X21_Y13_N13
\sd1|address[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[23]~feeder_combout\,
	ena => \sd1|address~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(23));

-- Location: FF_X26_Y15_N13
\sd1|cmd_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[31]~7_combout\,
	asdata => \sd1|address\(23),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(31));

-- Location: LCCOMB_X26_Y15_N2
\sd1|cmd_out[32]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[32]~6_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[18]~33_combout\,
	datab => \sd1|WideOr18~1_combout\,
	datad => \sd1|cmd_out\(31),
	combout => \sd1|cmd_out[32]~6_combout\);

-- Location: LCCOMB_X21_Y16_N20
\sd1|address[24]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[24]~1_combout\ = (\cpu1|Selector330~2_combout\ & (!\cpu1|Selector328~2_combout\ & (\cpu1|Selector329~3_combout\ & !\sd1|sdhc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \cpu1|Selector329~3_combout\,
	datad => \sd1|sdhc~q\,
	combout => \sd1|address[24]~1_combout\);

-- Location: LCCOMB_X21_Y14_N28
\sd1|address[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[24]~2_combout\ = (\sd1|address[24]~1_combout\ & (\cpu1|Selector331~10_combout\)) # (!\sd1|address[24]~1_combout\ & ((\sd1|address\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cpu1|Selector331~10_combout\,
	datac => \sd1|address\(24),
	datad => \sd1|address[24]~1_combout\,
	combout => \sd1|address[24]~2_combout\);

-- Location: LCCOMB_X21_Y14_N22
\sd1|address[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[24]~feeder_combout\ = \sd1|address[24]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|address[24]~2_combout\,
	combout => \sd1|address[24]~feeder_combout\);

-- Location: FF_X21_Y14_N23
\sd1|address[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(24));

-- Location: FF_X26_Y15_N3
\sd1|cmd_out[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[32]~6_combout\,
	asdata => \sd1|address\(24),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(32));

-- Location: LCCOMB_X26_Y15_N28
\sd1|cmd_out[33]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[33]~5_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[18]~33_combout\,
	datab => \sd1|WideOr18~1_combout\,
	datad => \sd1|cmd_out\(32),
	combout => \sd1|cmd_out[33]~5_combout\);

-- Location: LCCOMB_X21_Y16_N10
\sd1|address[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[31]~0_combout\ = (!\cpu1|Selector330~2_combout\ & (\cpu1|Selector328~2_combout\ & (!\cpu1|Selector329~3_combout\ & !\sd1|sdhc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \cpu1|Selector328~2_combout\,
	datac => \cpu1|Selector329~3_combout\,
	datad => \sd1|sdhc~q\,
	combout => \sd1|address[31]~0_combout\);

-- Location: FF_X21_Y14_N13
\sd1|address[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(25));

-- Location: FF_X26_Y15_N29
\sd1|cmd_out[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[33]~5_combout\,
	asdata => \sd1|address\(25),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(33));

-- Location: LCCOMB_X22_Y14_N10
\sd1|cmd_out[34]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[34]~4_combout\ = (\sd1|cmd_out[18]~33_combout\ & ((\sd1|WideOr18~1_combout\))) # (!\sd1|cmd_out[18]~33_combout\ & (\sd1|cmd_out\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(33),
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|WideOr18~1_combout\,
	combout => \sd1|cmd_out[34]~4_combout\);

-- Location: FF_X21_Y14_N11
\sd1|address[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(26));

-- Location: FF_X22_Y14_N11
\sd1|cmd_out[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[34]~4_combout\,
	asdata => \sd1|address\(26),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(34));

-- Location: LCCOMB_X22_Y14_N24
\sd1|cmd_out[35]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[35]~3_combout\ = (\sd1|cmd_out[18]~33_combout\ & ((\sd1|WideOr18~1_combout\))) # (!\sd1|cmd_out[18]~33_combout\ & (\sd1|cmd_out\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(34),
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|WideOr18~1_combout\,
	combout => \sd1|cmd_out[35]~3_combout\);

-- Location: FF_X21_Y14_N17
\sd1|address[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector336~10_combout\,
	sload => VCC,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(27));

-- Location: FF_X22_Y14_N25
\sd1|cmd_out[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[35]~3_combout\,
	asdata => \sd1|address\(27),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(35));

-- Location: LCCOMB_X22_Y14_N26
\sd1|cmd_out[36]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[36]~2_combout\ = (\sd1|cmd_out[18]~33_combout\ & (\sd1|WideOr18~1_combout\)) # (!\sd1|cmd_out[18]~33_combout\ & ((\sd1|cmd_out\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|WideOr18~1_combout\,
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|cmd_out\(35),
	combout => \sd1|cmd_out[36]~2_combout\);

-- Location: FF_X21_Y14_N27
\sd1|address[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(28));

-- Location: FF_X22_Y14_N27
\sd1|cmd_out[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[36]~2_combout\,
	asdata => \sd1|address\(28),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(36));

-- Location: LCCOMB_X22_Y14_N6
\sd1|cmd_out[37]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[37]~1_combout\ = (\sd1|cmd_out[18]~33_combout\ & ((\sd1|WideOr18~1_combout\))) # (!\sd1|cmd_out[18]~33_combout\ & (\sd1|cmd_out\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(36),
	datab => \sd1|cmd_out[18]~33_combout\,
	datad => \sd1|WideOr18~1_combout\,
	combout => \sd1|cmd_out[37]~1_combout\);

-- Location: LCCOMB_X21_Y14_N0
\sd1|address[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[29]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \sd1|address[29]~feeder_combout\);

-- Location: FF_X21_Y14_N1
\sd1|address[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[29]~feeder_combout\,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(29));

-- Location: FF_X22_Y14_N7
\sd1|cmd_out[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[37]~1_combout\,
	asdata => \sd1|address\(29),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(37));

-- Location: LCCOMB_X26_Y14_N10
\sd1|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector20~2_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(37)))) # (!\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~1_combout\,
	datab => \sd1|cmd_out\(38),
	datac => \sd1|cmd_out\(37),
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|Selector20~2_combout\);

-- Location: FF_X21_Y14_N15
\sd1|address[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector333~10_combout\,
	sload => VCC,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(30));

-- Location: LCCOMB_X23_Y14_N26
\sd1|Selector20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector20~4_combout\ = ((\sd1|address\(30) & ((\sd1|state.write_block_cmd~q\) # (\sd1|state.read_block_cmd~q\)))) # (!\sd1|Selector57~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_cmd~q\,
	datab => \sd1|state.read_block_cmd~q\,
	datac => \sd1|address\(30),
	datad => \sd1|Selector57~0_combout\,
	combout => \sd1|Selector20~4_combout\);

-- Location: LCCOMB_X26_Y14_N8
\sd1|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector20~3_combout\ = (\sd1|Selector20~2_combout\) # ((\sd1|Selector20~4_combout\) # ((!\sd1|WideOr29~1_combout\ & \sd1|cmd_out\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector20~2_combout\,
	datab => \sd1|WideOr29~1_combout\,
	datac => \sd1|cmd_out\(38),
	datad => \sd1|Selector20~4_combout\,
	combout => \sd1|Selector20~3_combout\);

-- Location: FF_X26_Y14_N9
\sd1|cmd_out[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector20~3_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(38));

-- Location: LCCOMB_X26_Y14_N20
\sd1|cmd_out[39]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|cmd_out[39]~0_combout\ = (\sd1|cmd_out[18]~33_combout\ & ((\sd1|WideOr18~1_combout\))) # (!\sd1|cmd_out[18]~33_combout\ & (\sd1|cmd_out\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[18]~33_combout\,
	datab => \sd1|cmd_out\(38),
	datad => \sd1|WideOr18~1_combout\,
	combout => \sd1|cmd_out[39]~0_combout\);

-- Location: LCCOMB_X21_Y14_N24
\sd1|address[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|address[31]~feeder_combout\ = \cpu1|Selector332~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector332~10_combout\,
	combout => \sd1|address[31]~feeder_combout\);

-- Location: FF_X21_Y14_N25
\sd1|address[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|address[31]~feeder_combout\,
	ena => \sd1|address[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|address\(31));

-- Location: FF_X26_Y14_N21
\sd1|cmd_out[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|cmd_out[39]~0_combout\,
	asdata => \sd1|address\(31),
	sload => \sd1|Selector104~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(39));

-- Location: LCCOMB_X26_Y14_N2
\sd1|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector18~0_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(39)))) # (!\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(40),
	datab => \sd1|cmd_out\(39),
	datac => \sd1|bit_counter~1_combout\,
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|Selector18~0_combout\);

-- Location: LCCOMB_X26_Y14_N6
\sd1|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector18~2_combout\ = (\sd1|Selector18~1_combout\) # ((\sd1|Selector18~0_combout\) # ((!\sd1|WideOr29~1_combout\ & \sd1|cmd_out\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector18~1_combout\,
	datab => \sd1|WideOr29~1_combout\,
	datac => \sd1|cmd_out\(40),
	datad => \sd1|Selector18~0_combout\,
	combout => \sd1|Selector18~2_combout\);

-- Location: FF_X26_Y14_N7
\sd1|cmd_out[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector18~2_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(40));

-- Location: LCCOMB_X26_Y14_N12
\sd1|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector17~1_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(40))) # (!\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(40),
	datab => \sd1|cmd_out\(41),
	datac => \sd1|bit_counter~1_combout\,
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|Selector17~1_combout\);

-- Location: LCCOMB_X26_Y15_N8
\sd1|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector17~2_combout\ = (\sd1|state.cmd55~q\) # ((\sd1|state.cmd58~q\) # ((\sd1|state.idle~q\) # (!\sd1|state.rst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd55~q\,
	datab => \sd1|state.cmd58~q\,
	datac => \sd1|state.rst~q\,
	datad => \sd1|state.idle~q\,
	combout => \sd1|Selector17~2_combout\);

-- Location: LCCOMB_X26_Y14_N14
\sd1|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector17~3_combout\ = (\sd1|Selector17~1_combout\) # ((\sd1|Selector17~2_combout\) # ((!\sd1|WideOr29~1_combout\ & \sd1|cmd_out\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector17~1_combout\,
	datab => \sd1|WideOr29~1_combout\,
	datac => \sd1|cmd_out\(41),
	datad => \sd1|Selector17~2_combout\,
	combout => \sd1|Selector17~3_combout\);

-- Location: FF_X26_Y14_N15
\sd1|cmd_out[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector17~3_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(41));

-- Location: LCCOMB_X26_Y14_N24
\sd1|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector16~0_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(41)))) # (!\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(42),
	datab => \sd1|cmd_out\(41),
	datac => \sd1|bit_counter~1_combout\,
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|Selector16~0_combout\);

-- Location: LCCOMB_X26_Y14_N22
\sd1|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector16~1_combout\ = ((\sd1|Selector16~0_combout\) # ((!\sd1|WideOr29~1_combout\ & \sd1|cmd_out\(42)))) # (!\sd1|Selector17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector17~0_combout\,
	datab => \sd1|WideOr29~1_combout\,
	datac => \sd1|cmd_out\(42),
	datad => \sd1|Selector16~0_combout\,
	combout => \sd1|Selector16~1_combout\);

-- Location: FF_X26_Y14_N23
\sd1|cmd_out[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector16~1_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(42));

-- Location: LCCOMB_X26_Y14_N0
\sd1|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector15~0_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(42))) # (!\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(43))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(42),
	datab => \sd1|cmd_out\(43),
	datac => \sd1|bit_counter~1_combout\,
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|Selector15~0_combout\);

-- Location: LCCOMB_X26_Y14_N30
\sd1|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector15~2_combout\ = (\sd1|Selector15~1_combout\) # ((\sd1|Selector15~0_combout\) # ((!\sd1|WideOr29~1_combout\ & \sd1|cmd_out\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector15~1_combout\,
	datab => \sd1|WideOr29~1_combout\,
	datac => \sd1|cmd_out\(43),
	datad => \sd1|Selector15~0_combout\,
	combout => \sd1|Selector15~2_combout\);

-- Location: FF_X26_Y14_N31
\sd1|cmd_out[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector15~2_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(43));

-- Location: LCCOMB_X26_Y14_N4
\sd1|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector14~0_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(43))) # (!\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(44))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(43),
	datab => \sd1|cmd_out\(44),
	datac => \sd1|bit_counter~1_combout\,
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|Selector14~0_combout\);

-- Location: LCCOMB_X26_Y14_N26
\sd1|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector14~2_combout\ = (\sd1|Selector14~1_combout\) # ((\sd1|Selector14~0_combout\) # ((\sd1|cmd_out\(44) & !\sd1|WideOr29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector14~1_combout\,
	datab => \sd1|Selector14~0_combout\,
	datac => \sd1|cmd_out\(44),
	datad => \sd1|WideOr29~1_combout\,
	combout => \sd1|Selector14~2_combout\);

-- Location: FF_X26_Y14_N27
\sd1|cmd_out[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector14~2_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(44));

-- Location: LCCOMB_X26_Y14_N28
\sd1|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector13~0_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(44))) # (!\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(45))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(44),
	datab => \sd1|WideOr29~0_combout\,
	datac => \sd1|bit_counter~1_combout\,
	datad => \sd1|cmd_out\(45),
	combout => \sd1|Selector13~0_combout\);

-- Location: LCCOMB_X26_Y14_N16
\sd1|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector13~2_combout\ = (\sd1|Selector13~1_combout\) # ((\sd1|Selector13~0_combout\) # ((!\sd1|WideOr29~1_combout\ & \sd1|cmd_out\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector13~1_combout\,
	datab => \sd1|WideOr29~1_combout\,
	datac => \sd1|cmd_out\(45),
	datad => \sd1|Selector13~0_combout\,
	combout => \sd1|Selector13~2_combout\);

-- Location: FF_X26_Y14_N17
\sd1|cmd_out[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector13~2_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(45));

-- Location: LCCOMB_X22_Y12_N28
\sd1|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector12~0_combout\ = (\sd1|state.cmd8~q\) # (((\sd1|cmd_out\(45)) # (!\sd1|WideOr18~0_combout\)) # (!\sd1|WideOr28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd8~q\,
	datab => \sd1|WideOr28~0_combout\,
	datac => \sd1|WideOr18~0_combout\,
	datad => \sd1|cmd_out\(45),
	combout => \sd1|Selector12~0_combout\);

-- Location: FF_X22_Y12_N29
\sd1|cmd_out[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector12~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(46));

-- Location: LCCOMB_X22_Y12_N2
\sd1|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector11~0_combout\ = (!\sd1|WideOr29~0_combout\ & ((\sd1|bit_counter~1_combout\ & (\sd1|cmd_out\(46))) # (!\sd1|bit_counter~1_combout\ & ((\sd1|cmd_out\(47))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|bit_counter~1_combout\,
	datab => \sd1|cmd_out\(46),
	datac => \sd1|cmd_out\(47),
	datad => \sd1|WideOr29~0_combout\,
	combout => \sd1|Selector11~0_combout\);

-- Location: LCCOMB_X22_Y12_N22
\sd1|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector11~1_combout\ = ((\sd1|Selector11~0_combout\) # ((\sd1|cmd_out\(47) & !\sd1|WideOr29~1_combout\))) # (!\sd1|cmd_out[15]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out[15]~32_combout\,
	datab => \sd1|Selector11~0_combout\,
	datac => \sd1|cmd_out\(47),
	datad => \sd1|WideOr29~1_combout\,
	combout => \sd1|Selector11~1_combout\);

-- Location: FF_X22_Y12_N23
\sd1|cmd_out[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector11~1_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(47));

-- Location: LCCOMB_X22_Y12_N0
\sd1|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector10~0_combout\ = (\sd1|cmd_out\(47)) # (((\sd1|state.cmd8~q\) # (!\sd1|WideOr28~0_combout\)) # (!\sd1|WideOr18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(47),
	datab => \sd1|WideOr18~0_combout\,
	datac => \sd1|state.cmd8~q\,
	datad => \sd1|WideOr28~0_combout\,
	combout => \sd1|Selector10~0_combout\);

-- Location: FF_X22_Y12_N1
\sd1|cmd_out[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector10~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(48));

-- Location: LCCOMB_X22_Y12_N18
\sd1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector9~0_combout\ = (\sd1|cmd_out\(48)) # (((\sd1|state.cmd8~q\) # (!\sd1|WideOr28~0_combout\)) # (!\sd1|WideOr18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(48),
	datab => \sd1|WideOr18~0_combout\,
	datac => \sd1|state.cmd8~q\,
	datad => \sd1|WideOr28~0_combout\,
	combout => \sd1|Selector9~0_combout\);

-- Location: FF_X22_Y12_N19
\sd1|cmd_out[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector9~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(49));

-- Location: LCCOMB_X22_Y12_N20
\sd1|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector8~0_combout\ = (\sd1|state.cmd8~q\) # (((\sd1|cmd_out\(49)) # (!\sd1|WideOr18~0_combout\)) # (!\sd1|WideOr28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd8~q\,
	datab => \sd1|WideOr28~0_combout\,
	datac => \sd1|WideOr18~0_combout\,
	datad => \sd1|cmd_out\(49),
	combout => \sd1|Selector8~0_combout\);

-- Location: FF_X22_Y12_N21
\sd1|cmd_out[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector8~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(50));

-- Location: LCCOMB_X22_Y12_N10
\sd1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector7~0_combout\ = (\sd1|state.cmd8~q\) # (((\sd1|cmd_out\(50)) # (!\sd1|WideOr18~0_combout\)) # (!\sd1|WideOr28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd8~q\,
	datab => \sd1|WideOr28~0_combout\,
	datac => \sd1|WideOr18~0_combout\,
	datad => \sd1|cmd_out\(50),
	combout => \sd1|Selector7~0_combout\);

-- Location: FF_X22_Y12_N11
\sd1|cmd_out[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector7~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(51));

-- Location: LCCOMB_X22_Y12_N8
\sd1|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector6~0_combout\ = (\sd1|cmd_out\(51)) # (((\sd1|state.cmd8~q\) # (!\sd1|WideOr28~0_combout\)) # (!\sd1|WideOr18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(51),
	datab => \sd1|WideOr18~0_combout\,
	datac => \sd1|state.cmd8~q\,
	datad => \sd1|WideOr28~0_combout\,
	combout => \sd1|Selector6~0_combout\);

-- Location: FF_X22_Y12_N9
\sd1|cmd_out[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector6~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(52));

-- Location: LCCOMB_X22_Y12_N30
\sd1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector5~0_combout\ = (\sd1|state.cmd8~q\) # (((\sd1|cmd_out\(52)) # (!\sd1|WideOr28~0_combout\)) # (!\sd1|WideOr18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.cmd8~q\,
	datab => \sd1|WideOr18~0_combout\,
	datac => \sd1|cmd_out\(52),
	datad => \sd1|WideOr28~0_combout\,
	combout => \sd1|Selector5~0_combout\);

-- Location: FF_X22_Y12_N31
\sd1|cmd_out[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector5~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(53));

-- Location: LCCOMB_X22_Y12_N26
\sd1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector4~0_combout\ = (\sd1|cmd_out\(53)) # (((\sd1|state.cmd8~q\) # (!\sd1|WideOr28~0_combout\)) # (!\sd1|WideOr18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(53),
	datab => \sd1|WideOr18~0_combout\,
	datac => \sd1|state.cmd8~q\,
	datad => \sd1|WideOr28~0_combout\,
	combout => \sd1|Selector4~0_combout\);

-- Location: FF_X22_Y12_N27
\sd1|cmd_out[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector4~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(54));

-- Location: LCCOMB_X22_Y12_N4
\sd1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector3~0_combout\ = (\sd1|cmd_out\(54)) # (((\sd1|state.cmd8~q\) # (!\sd1|WideOr28~0_combout\)) # (!\sd1|WideOr18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(54),
	datab => \sd1|WideOr18~0_combout\,
	datac => \sd1|state.cmd8~q\,
	datad => \sd1|WideOr28~0_combout\,
	combout => \sd1|Selector3~0_combout\);

-- Location: FF_X22_Y12_N5
\sd1|cmd_out[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector3~0_combout\,
	ena => \sd1|cmd_out[55]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_out\(55));

-- Location: LCCOMB_X27_Y12_N20
\sd1|Selector69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector69~1_combout\ = (!\sd1|state.write_block_cmd~q\ & (\sd1|Selector69~0_combout\ & ((\sd1|state.write_block_init~q\) # (\sd1|cmd_mode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_init~q\,
	datab => \sd1|state.write_block_cmd~q\,
	datac => \sd1|cmd_mode~q\,
	datad => \sd1|Selector69~0_combout\,
	combout => \sd1|Selector69~1_combout\);

-- Location: FF_X27_Y12_N21
\sd1|cmd_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector69~1_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|cmd_mode~q\);

-- Location: LCCOMB_X26_Y12_N8
\sd1|din_latched[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|din_latched[7]~feeder_combout\ = \cpu1|Selector331~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector331~10_combout\,
	combout => \sd1|din_latched[7]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N6
\sd1|wr_dat_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|wr_dat_reg~0_combout\ = (!\cpu1|Selector330~2_combout\ & (!\sd1|fsm~0_combout\ & (!\cpu1|Selector329~3_combout\ & !\cpu1|Selector328~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cpu1|Selector330~2_combout\,
	datab => \sd1|fsm~0_combout\,
	datac => \cpu1|Selector329~3_combout\,
	datad => \cpu1|Selector328~2_combout\,
	combout => \sd1|wr_dat_reg~0_combout\);

-- Location: FF_X26_Y12_N9
\sd1|din_latched[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|din_latched[7]~feeder_combout\,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(7));

-- Location: LCCOMB_X26_Y12_N26
\sd1|Selector128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector128~0_combout\ = ((\sd1|fsm~1_combout\) # ((\sd1|din_latched\(7)) # (!\sd1|Equal14~0_combout\))) # (!\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|fsm~1_combout\,
	datac => \sd1|din_latched\(7),
	datad => \sd1|Equal14~0_combout\,
	combout => \sd1|Selector128~0_combout\);

-- Location: LCCOMB_X27_Y15_N10
\sd1|data_sig[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|data_sig[7]~feeder_combout\ = \sd1|Selector128~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Selector128~0_combout\,
	combout => \sd1|data_sig[7]~feeder_combout\);

-- Location: FF_X26_Y12_N15
\sd1|din_latched[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector332~10_combout\,
	sload => VCC,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(6));

-- Location: LCCOMB_X26_Y12_N16
\sd1|Selector129~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector129~0_combout\ = ((\sd1|fsm~1_combout\) # ((\sd1|din_latched\(6)) # (!\sd1|Equal14~0_combout\))) # (!\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|fsm~1_combout\,
	datac => \sd1|din_latched\(6),
	datad => \sd1|Equal14~0_combout\,
	combout => \sd1|Selector129~0_combout\);

-- Location: LCCOMB_X27_Y15_N26
\sd1|data_sig[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|data_sig[6]~feeder_combout\ = \sd1|Selector129~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Selector129~0_combout\,
	combout => \sd1|data_sig[6]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N4
\sd1|din_latched[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|din_latched[5]~feeder_combout\ = \cpu1|Selector333~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector333~10_combout\,
	combout => \sd1|din_latched[5]~feeder_combout\);

-- Location: FF_X21_Y16_N5
\sd1|din_latched[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|din_latched[5]~feeder_combout\,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(5));

-- Location: LCCOMB_X27_Y15_N0
\sd1|Selector130~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector130~0_combout\ = ((\sd1|fsm~1_combout\) # ((\sd1|din_latched\(5)) # (!\sd1|Equal14~0_combout\))) # (!\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|fsm~1_combout\,
	datac => \sd1|din_latched\(5),
	datad => \sd1|Equal14~0_combout\,
	combout => \sd1|Selector130~0_combout\);

-- Location: LCCOMB_X27_Y15_N22
\sd1|data_sig[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|data_sig[5]~feeder_combout\ = \sd1|Selector130~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Selector130~0_combout\,
	combout => \sd1|data_sig[5]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N10
\sd1|din_latched[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|din_latched[4]~feeder_combout\ = \cpu1|Selector334~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector334~10_combout\,
	combout => \sd1|din_latched[4]~feeder_combout\);

-- Location: FF_X23_Y16_N11
\sd1|din_latched[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|din_latched[4]~feeder_combout\,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(4));

-- Location: LCCOMB_X27_Y15_N20
\sd1|Selector131~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector131~0_combout\ = ((\sd1|fsm~1_combout\) # ((\sd1|din_latched\(4)) # (!\sd1|Equal14~0_combout\))) # (!\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|fsm~1_combout\,
	datac => \sd1|din_latched\(4),
	datad => \sd1|Equal14~0_combout\,
	combout => \sd1|Selector131~0_combout\);

-- Location: LCCOMB_X27_Y15_N14
\sd1|data_sig[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|data_sig[4]~feeder_combout\ = \sd1|Selector131~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Selector131~0_combout\,
	combout => \sd1|data_sig[4]~feeder_combout\);

-- Location: FF_X23_Y16_N13
\sd1|din_latched[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector335~10_combout\,
	sload => VCC,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(3));

-- Location: LCCOMB_X27_Y15_N16
\sd1|Selector132~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector132~0_combout\ = ((\sd1|fsm~1_combout\) # ((\sd1|din_latched\(3)) # (!\sd1|Equal14~0_combout\))) # (!\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|fsm~1_combout\,
	datac => \sd1|din_latched\(3),
	datad => \sd1|Equal14~0_combout\,
	combout => \sd1|Selector132~0_combout\);

-- Location: LCCOMB_X27_Y15_N30
\sd1|data_sig[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|data_sig[3]~feeder_combout\ = \sd1|Selector132~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Selector132~0_combout\,
	combout => \sd1|data_sig[3]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N30
\sd1|din_latched[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|din_latched[2]~feeder_combout\ = \cpu1|Selector336~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cpu1|Selector336~10_combout\,
	combout => \sd1|din_latched[2]~feeder_combout\);

-- Location: FF_X23_Y16_N31
\sd1|din_latched[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	d => \sd1|din_latched[2]~feeder_combout\,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(2));

-- Location: LCCOMB_X27_Y15_N18
\sd1|Selector133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector133~0_combout\ = ((\sd1|fsm~1_combout\) # ((\sd1|din_latched\(2)) # (!\sd1|Equal14~0_combout\))) # (!\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|fsm~1_combout\,
	datac => \sd1|din_latched\(2),
	datad => \sd1|Equal14~0_combout\,
	combout => \sd1|Selector133~0_combout\);

-- Location: LCCOMB_X27_Y15_N4
\sd1|data_sig[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|data_sig[2]~feeder_combout\ = \sd1|Selector133~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Selector133~0_combout\,
	combout => \sd1|data_sig[2]~feeder_combout\);

-- Location: FF_X23_Y16_N17
\sd1|din_latched[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector337~10_combout\,
	sload => VCC,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(1));

-- Location: LCCOMB_X27_Y15_N12
\sd1|Selector134~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector134~0_combout\ = ((\sd1|fsm~1_combout\) # ((\sd1|din_latched\(1)) # (!\sd1|Equal14~0_combout\))) # (!\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|fsm~1_combout\,
	datac => \sd1|din_latched\(1),
	datad => \sd1|Equal14~0_combout\,
	combout => \sd1|Selector134~0_combout\);

-- Location: LCCOMB_X27_Y15_N8
\sd1|data_sig[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|data_sig[1]~feeder_combout\ = \sd1|Selector134~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Selector134~0_combout\,
	combout => \sd1|data_sig[1]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N18
\sd1|Selector135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector135~0_combout\ = (\sd1|data_sig\(0) & (((\sd1|Equal14~0_combout\ & !\sd1|fsm~0_combout\)) # (!\sd1|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Equal14~0_combout\,
	datab => \sd1|data_sig\(0),
	datac => \sd1|fsm~0_combout\,
	datad => \sd1|Equal11~0_combout\,
	combout => \sd1|Selector135~0_combout\);

-- Location: FF_X26_Y12_N5
\sd1|din_latched[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \n_WR_sd~clkctrl_outclk\,
	asdata => \cpu1|Selector338~10_combout\,
	sload => VCC,
	ena => \sd1|wr_dat_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|din_latched\(0));

-- Location: LCCOMB_X26_Y12_N4
\sd1|Selector135~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector135~1_combout\ = (\sd1|fsm~1_combout\) # ((\sd1|fsm~0_combout\ & (\sd1|din_latched\(0) & \sd1|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|fsm~0_combout\,
	datab => \sd1|fsm~1_combout\,
	datac => \sd1|din_latched\(0),
	datad => \sd1|Equal14~0_combout\,
	combout => \sd1|Selector135~1_combout\);

-- Location: LCCOMB_X26_Y12_N22
\sd1|Selector135~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector135~2_combout\ = ((\sd1|Selector135~0_combout\) # ((\sd1|Selector135~1_combout\ & \sd1|Equal11~0_combout\))) # (!\sd1|state.write_block_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_data~q\,
	datab => \sd1|Selector135~0_combout\,
	datac => \sd1|Selector135~1_combout\,
	datad => \sd1|Equal11~0_combout\,
	combout => \sd1|Selector135~2_combout\);

-- Location: LCCOMB_X23_Y11_N2
\sd1|data_sig[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|data_sig[7]~0_combout\ = (\sd1|state.write_block_byte~q\ & (((\sd1|Equal10~1_combout\ & \sd1|Equal10~0_combout\)) # (!\sd1|sclk_sig~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|state.write_block_byte~q\,
	datab => \sd1|sclk_sig~q\,
	datac => \sd1|Equal10~1_combout\,
	datad => \sd1|Equal10~0_combout\,
	combout => \sd1|data_sig[7]~0_combout\);

-- Location: LCCOMB_X27_Y15_N24
\sd1|WideOr62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|WideOr62~0_combout\ = (\sd1|state.write_block_byte~q\) # ((\sd1|state.idle~q\) # (\sd1|state.write_block_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|state.write_block_byte~q\,
	datac => \sd1|state.idle~q\,
	datad => \sd1|state.write_block_data~q\,
	combout => \sd1|WideOr62~0_combout\);

-- Location: LCCOMB_X27_Y15_N28
\sd1|Selector135~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Selector135~3_combout\ = (\sd1|Selector135~2_combout\ & ((\sd1|data_sig\(0)) # ((!\sd1|data_sig[7]~0_combout\ & \sd1|WideOr62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|Selector135~2_combout\,
	datab => \sd1|data_sig[7]~0_combout\,
	datac => \sd1|data_sig\(0),
	datad => \sd1|WideOr62~0_combout\,
	combout => \sd1|Selector135~3_combout\);

-- Location: FF_X27_Y15_N29
\sd1|data_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Selector135~3_combout\,
	ena => \sd1|return_state.write_block_wait~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(0));

-- Location: LCCOMB_X27_Y15_N2
\sd1|data_sig[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|data_sig[7]~1_combout\ = (\sd1|fsm:byte_counter[0]~0_combout\ & (!\sd1|data_sig[7]~0_combout\ & \sd1|WideOr62~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|fsm:byte_counter[0]~0_combout\,
	datac => \sd1|data_sig[7]~0_combout\,
	datad => \sd1|WideOr62~0_combout\,
	combout => \sd1|data_sig[7]~1_combout\);

-- Location: FF_X27_Y15_N9
\sd1|data_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|data_sig[1]~feeder_combout\,
	asdata => \sd1|data_sig\(0),
	sload => \sd1|state.write_block_byte~q\,
	ena => \sd1|data_sig[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(1));

-- Location: FF_X27_Y15_N5
\sd1|data_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|data_sig[2]~feeder_combout\,
	asdata => \sd1|data_sig\(1),
	sload => \sd1|state.write_block_byte~q\,
	ena => \sd1|data_sig[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(2));

-- Location: FF_X27_Y15_N31
\sd1|data_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|data_sig[3]~feeder_combout\,
	asdata => \sd1|data_sig\(2),
	sload => \sd1|state.write_block_byte~q\,
	ena => \sd1|data_sig[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(3));

-- Location: FF_X27_Y15_N15
\sd1|data_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|data_sig[4]~feeder_combout\,
	asdata => \sd1|data_sig\(3),
	sload => \sd1|state.write_block_byte~q\,
	ena => \sd1|data_sig[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(4));

-- Location: FF_X27_Y15_N23
\sd1|data_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|data_sig[5]~feeder_combout\,
	asdata => \sd1|data_sig\(4),
	sload => \sd1|state.write_block_byte~q\,
	ena => \sd1|data_sig[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(5));

-- Location: FF_X27_Y15_N27
\sd1|data_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|data_sig[6]~feeder_combout\,
	asdata => \sd1|data_sig\(5),
	sload => \sd1|state.write_block_byte~q\,
	ena => \sd1|data_sig[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(6));

-- Location: FF_X27_Y15_N11
\sd1|data_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|data_sig[7]~feeder_combout\,
	asdata => \sd1|data_sig\(6),
	sload => \sd1|state.write_block_byte~q\,
	ena => \sd1|data_sig[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|data_sig\(7));

-- Location: LCCOMB_X27_Y15_N6
\sd1|sdMOSI~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|sdMOSI~0_combout\ = (\sd1|cmd_mode~q\ & ((\sd1|data_sig\(7)))) # (!\sd1|cmd_mode~q\ & (\sd1|cmd_out\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|cmd_out\(55),
	datab => \sd1|cmd_mode~q\,
	datad => \sd1|data_sig\(7),
	combout => \sd1|sdMOSI~0_combout\);

-- Location: LCCOMB_X1_Y26_N2
\sd1|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|LessThan2~1_combout\ = ((\sd1|led_on_count\(1)) # ((\sd1|led_on_count\(0)) # (\sd1|led_on_count\(2)))) # (!\sd1|led_on_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(3),
	datab => \sd1|led_on_count\(1),
	datac => \sd1|led_on_count\(0),
	datad => \sd1|led_on_count\(2),
	combout => \sd1|LessThan2~1_combout\);

-- Location: LCCOMB_X1_Y26_N10
\sd1|led_on_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[0]~0_combout\ = \sd1|led_on_count\(0) $ (((\sd1|LessThan2~0_combout\) # (\sd1|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sd1|LessThan2~0_combout\,
	datac => \sd1|led_on_count\(0),
	datad => \sd1|LessThan2~1_combout\,
	combout => \sd1|led_on_count[0]~0_combout\);

-- Location: LCCOMB_X23_Y14_N22
\sd1|ctl_led~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|ctl_led~0_combout\ = (\sd1|block_busy~q\) # (!\sd1|init_busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|block_busy~q\,
	datad => \sd1|init_busy~q\,
	combout => \sd1|ctl_led~0_combout\);

-- Location: FF_X1_Y26_N11
\sd1|led_on_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|led_on_count[0]~0_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(0));

-- Location: LCCOMB_X1_Y26_N16
\sd1|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add3~1_cout\ = CARRY(\sd1|led_on_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(0),
	datad => VCC,
	cout => \sd1|Add3~1_cout\);

-- Location: LCCOMB_X1_Y26_N18
\sd1|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add3~2_combout\ = (\sd1|led_on_count\(1) & (\sd1|Add3~1_cout\ & VCC)) # (!\sd1|led_on_count\(1) & (!\sd1|Add3~1_cout\))
-- \sd1|Add3~3\ = CARRY((!\sd1|led_on_count\(1) & !\sd1|Add3~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|led_on_count\(1),
	datad => VCC,
	cin => \sd1|Add3~1_cout\,
	combout => \sd1|Add3~2_combout\,
	cout => \sd1|Add3~3\);

-- Location: FF_X1_Y26_N19
\sd1|led_on_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Add3~2_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(1));

-- Location: LCCOMB_X1_Y26_N20
\sd1|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add3~4_combout\ = (\sd1|led_on_count\(2) & ((GND) # (!\sd1|Add3~3\))) # (!\sd1|led_on_count\(2) & (\sd1|Add3~3\ $ (GND)))
-- \sd1|Add3~5\ = CARRY((\sd1|led_on_count\(2)) # (!\sd1|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|led_on_count\(2),
	datad => VCC,
	cin => \sd1|Add3~3\,
	combout => \sd1|Add3~4_combout\,
	cout => \sd1|Add3~5\);

-- Location: FF_X1_Y26_N21
\sd1|led_on_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Add3~4_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(2));

-- Location: LCCOMB_X1_Y26_N22
\sd1|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add3~6_combout\ = (\sd1|led_on_count\(3) & (!\sd1|Add3~5\)) # (!\sd1|led_on_count\(3) & (\sd1|Add3~5\ & VCC))
-- \sd1|Add3~7\ = CARRY((\sd1|led_on_count\(3) & !\sd1|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(3),
	datad => VCC,
	cin => \sd1|Add3~5\,
	combout => \sd1|Add3~6_combout\,
	cout => \sd1|Add3~7\);

-- Location: LCCOMB_X1_Y26_N12
\sd1|led_on_count[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[3]~3_combout\ = !\sd1|Add3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|Add3~6_combout\,
	combout => \sd1|led_on_count[3]~3_combout\);

-- Location: FF_X1_Y26_N13
\sd1|led_on_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|led_on_count[3]~3_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(3));

-- Location: LCCOMB_X1_Y26_N24
\sd1|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add3~8_combout\ = (\sd1|led_on_count\(4) & ((GND) # (!\sd1|Add3~7\))) # (!\sd1|led_on_count\(4) & (\sd1|Add3~7\ $ (GND)))
-- \sd1|Add3~9\ = CARRY((\sd1|led_on_count\(4)) # (!\sd1|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|led_on_count\(4),
	datad => VCC,
	cin => \sd1|Add3~7\,
	combout => \sd1|Add3~8_combout\,
	cout => \sd1|Add3~9\);

-- Location: FF_X1_Y26_N25
\sd1|led_on_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Add3~8_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(4));

-- Location: LCCOMB_X1_Y26_N26
\sd1|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add3~10_combout\ = (\sd1|led_on_count\(5) & (\sd1|Add3~9\ & VCC)) # (!\sd1|led_on_count\(5) & (!\sd1|Add3~9\))
-- \sd1|Add3~11\ = CARRY((!\sd1|led_on_count\(5) & !\sd1|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(5),
	datad => VCC,
	cin => \sd1|Add3~9\,
	combout => \sd1|Add3~10_combout\,
	cout => \sd1|Add3~11\);

-- Location: FF_X1_Y26_N27
\sd1|led_on_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|Add3~10_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(5));

-- Location: LCCOMB_X1_Y26_N28
\sd1|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add3~12_combout\ = (\sd1|led_on_count\(6) & (\sd1|Add3~11\ $ (GND))) # (!\sd1|led_on_count\(6) & ((GND) # (!\sd1|Add3~11\)))
-- \sd1|Add3~13\ = CARRY((!\sd1|Add3~11\) # (!\sd1|led_on_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(6),
	datad => VCC,
	cin => \sd1|Add3~11\,
	combout => \sd1|Add3~12_combout\,
	cout => \sd1|Add3~13\);

-- Location: LCCOMB_X1_Y26_N6
\sd1|led_on_count[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[6]~2_combout\ = !\sd1|Add3~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sd1|Add3~12_combout\,
	combout => \sd1|led_on_count[6]~2_combout\);

-- Location: FF_X1_Y26_N7
\sd1|led_on_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|led_on_count[6]~2_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(6));

-- Location: LCCOMB_X1_Y26_N30
\sd1|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|Add3~14_combout\ = \sd1|led_on_count\(7) $ (\sd1|Add3~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sd1|led_on_count\(7),
	cin => \sd1|Add3~13\,
	combout => \sd1|Add3~14_combout\);

-- Location: LCCOMB_X1_Y26_N8
\sd1|led_on_count[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|led_on_count[7]~1_combout\ = !\sd1|Add3~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|Add3~14_combout\,
	combout => \sd1|led_on_count[7]~1_combout\);

-- Location: FF_X1_Y26_N9
\sd1|led_on_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|led_on_count[7]~1_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	ena => \sd1|LessThan2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|led_on_count\(7));

-- Location: LCCOMB_X1_Y26_N4
\sd1|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|LessThan2~0_combout\ = (((\sd1|led_on_count\(5)) # (\sd1|led_on_count\(4))) # (!\sd1|led_on_count\(7))) # (!\sd1|led_on_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sd1|led_on_count\(6),
	datab => \sd1|led_on_count\(7),
	datac => \sd1|led_on_count\(5),
	datad => \sd1|led_on_count\(4),
	combout => \sd1|LessThan2~0_combout\);

-- Location: LCCOMB_X1_Y26_N0
\sd1|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \sd1|LessThan2~2_combout\ = (\sd1|LessThan2~0_combout\) # (\sd1|LessThan2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sd1|LessThan2~0_combout\,
	datad => \sd1|LessThan2~1_combout\,
	combout => \sd1|LessThan2~2_combout\);

-- Location: DDIOOUTCELL_X0_Y26_N4
\sd1|driveLED\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \sd1|ALT_INV_LessThan2~2_combout\,
	clrn => \sd1|ALT_INV_ctl_led~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd1|driveLED~q\);

-- Location: IOIBUF_X19_Y0_N1
\sdRamData[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(0),
	o => \sdRamData[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\sdRamData[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(1),
	o => \sdRamData[1]~input_o\);

-- Location: IOIBUF_X16_Y0_N8
\sdRamData[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(2),
	o => \sdRamData[2]~input_o\);

-- Location: IOIBUF_X16_Y0_N22
\sdRamData[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(3),
	o => \sdRamData[3]~input_o\);

-- Location: IOIBUF_X16_Y0_N29
\sdRamData[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(4),
	o => \sdRamData[4]~input_o\);

-- Location: IOIBUF_X11_Y0_N8
\sdRamData[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(5),
	o => \sdRamData[5]~input_o\);

-- Location: IOIBUF_X11_Y0_N15
\sdRamData[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(6),
	o => \sdRamData[6]~input_o\);

-- Location: IOIBUF_X9_Y0_N22
\sdRamData[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(7),
	o => \sdRamData[7]~input_o\);

-- Location: IOIBUF_X9_Y0_N8
\sdRamData[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(8),
	o => \sdRamData[8]~input_o\);

-- Location: IOIBUF_X11_Y0_N22
\sdRamData[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(9),
	o => \sdRamData[9]~input_o\);

-- Location: IOIBUF_X11_Y0_N1
\sdRamData[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(10),
	o => \sdRamData[10]~input_o\);

-- Location: IOIBUF_X14_Y0_N22
\sdRamData[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(11),
	o => \sdRamData[11]~input_o\);

-- Location: IOIBUF_X14_Y0_N15
\sdRamData[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(12),
	o => \sdRamData[12]~input_o\);

-- Location: IOIBUF_X19_Y0_N8
\sdRamData[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(13),
	o => \sdRamData[13]~input_o\);

-- Location: IOIBUF_X19_Y0_N15
\sdRamData[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(14),
	o => \sdRamData[14]~input_o\);

-- Location: IOIBUF_X19_Y0_N22
\sdRamData[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sdRamData(15),
	o => \sdRamData[15]~input_o\);

ww_n_LED7 <= \n_LED7~output_o\;

ww_n_LED9 <= \n_LED9~output_o\;

ww_sramAddress(0) <= \sramAddress[0]~output_o\;

ww_sramAddress(1) <= \sramAddress[1]~output_o\;

ww_sramAddress(2) <= \sramAddress[2]~output_o\;

ww_sramAddress(3) <= \sramAddress[3]~output_o\;

ww_sramAddress(4) <= \sramAddress[4]~output_o\;

ww_sramAddress(5) <= \sramAddress[5]~output_o\;

ww_sramAddress(6) <= \sramAddress[6]~output_o\;

ww_sramAddress(7) <= \sramAddress[7]~output_o\;

ww_sramAddress(8) <= \sramAddress[8]~output_o\;

ww_sramAddress(9) <= \sramAddress[9]~output_o\;

ww_sramAddress(10) <= \sramAddress[10]~output_o\;

ww_sramAddress(11) <= \sramAddress[11]~output_o\;

ww_sramAddress(12) <= \sramAddress[12]~output_o\;

ww_sramAddress(13) <= \sramAddress[13]~output_o\;

ww_sramAddress(14) <= \sramAddress[14]~output_o\;

ww_sramAddress(15) <= \sramAddress[15]~output_o\;

ww_sramAddress(16) <= \sramAddress[16]~output_o\;

ww_sramAddress(17) <= \sramAddress[17]~output_o\;

ww_sramAddress(18) <= \sramAddress[18]~output_o\;

ww_sramAddress(19) <= \sramAddress[19]~output_o\;

ww_n_sRamWE <= \n_sRamWE~output_o\;

ww_n_sRamCS <= \n_sRamCS~output_o\;

ww_n_sRamOE <= \n_sRamOE~output_o\;

ww_n_sdRamCas <= \n_sdRamCas~output_o\;

ww_n_sdRamRas <= \n_sdRamRas~output_o\;

ww_n_sdRamWe <= \n_sdRamWe~output_o\;

ww_n_sdRamCe <= \n_sdRamCe~output_o\;

ww_sdRamClk <= \sdRamClk~output_o\;

ww_sdRamClkEn <= \sdRamClkEn~output_o\;

ww_sdRamAddr(0) <= \sdRamAddr[0]~output_o\;

ww_sdRamAddr(1) <= \sdRamAddr[1]~output_o\;

ww_sdRamAddr(2) <= \sdRamAddr[2]~output_o\;

ww_sdRamAddr(3) <= \sdRamAddr[3]~output_o\;

ww_sdRamAddr(4) <= \sdRamAddr[4]~output_o\;

ww_sdRamAddr(5) <= \sdRamAddr[5]~output_o\;

ww_sdRamAddr(6) <= \sdRamAddr[6]~output_o\;

ww_sdRamAddr(7) <= \sdRamAddr[7]~output_o\;

ww_sdRamAddr(8) <= \sdRamAddr[8]~output_o\;

ww_sdRamAddr(9) <= \sdRamAddr[9]~output_o\;

ww_sdRamAddr(10) <= \sdRamAddr[10]~output_o\;

ww_sdRamAddr(11) <= \sdRamAddr[11]~output_o\;

ww_sdRamAddr(12) <= \sdRamAddr[12]~output_o\;

ww_sdRamAddr(13) <= \sdRamAddr[13]~output_o\;

ww_sdRamAddr(14) <= \sdRamAddr[14]~output_o\;

ww_txd1 <= \txd1~output_o\;

ww_rts1 <= \rts1~output_o\;

ww_videoR0 <= \videoR0~output_o\;

ww_videoG0 <= \videoG0~output_o\;

ww_videoB0 <= \videoB0~output_o\;

ww_videoR1 <= \videoR1~output_o\;

ww_videoG1 <= \videoG1~output_o\;

ww_videoB1 <= \videoB1~output_o\;

ww_hSync <= \hSync~output_o\;

ww_vSync <= \vSync~output_o\;

ww_sdCS <= \sdCS~output_o\;

ww_sdMOSI <= \sdMOSI~output_o\;

ww_sdSCLK <= \sdSCLK~output_o\;

ww_driveLED <= \driveLED~output_o\;

sramData(0) <= \sramData[0]~output_o\;

sramData(1) <= \sramData[1]~output_o\;

sramData(2) <= \sramData[2]~output_o\;

sramData(3) <= \sramData[3]~output_o\;

sramData(4) <= \sramData[4]~output_o\;

sramData(5) <= \sramData[5]~output_o\;

sramData(6) <= \sramData[6]~output_o\;

sramData(7) <= \sramData[7]~output_o\;

ps2Clk <= \ps2Clk~output_o\;

ps2Data <= \ps2Data~output_o\;

gpio0(0) <= \gpio0[0]~output_o\;

gpio0(1) <= \gpio0[1]~output_o\;

gpio0(2) <= \gpio0[2]~output_o\;

gpio2(0) <= \gpio2[0]~output_o\;

gpio2(1) <= \gpio2[1]~output_o\;

gpio2(2) <= \gpio2[2]~output_o\;

gpio2(3) <= \gpio2[3]~output_o\;

gpio2(4) <= \gpio2[4]~output_o\;

gpio2(5) <= \gpio2[5]~output_o\;

gpio2(6) <= \gpio2[6]~output_o\;

gpio2(7) <= \gpio2[7]~output_o\;
END structure;


