$date
  Fri Nov 18 20:25:01 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module bcd_7segments_tb $end
$var reg 1 ! v1 $end
$var reg 1 " v2 $end
$var reg 1 # v3 $end
$var reg 1 $ v4 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( d $end
$var reg 1 ) e $end
$var reg 1 * f $end
$var reg 1 + g $end
$scope module uut $end
$var reg 1 , v1 $end
$var reg 1 - v2 $end
$var reg 1 . v3 $end
$var reg 1 / v4 $end
$var reg 1 0 a $end
$var reg 1 1 b $end
$var reg 1 2 c $end
$var reg 1 3 d $end
$var reg 1 4 e $end
$var reg 1 5 f $end
$var reg 1 6 g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
1%
1&
1'
1(
1)
1*
0+
0,
0-
0.
0/
10
11
12
13
14
15
06
#100000000
#200000000
1!
1+
1,
16
#300000000
0!
1"
0%
0&
0(
0)
0,
1-
00
01
03
04
#400000000
1!
1,
#500000000
0!
0"
1#
1%
1&
0'
1(
1)
0*
0,
0-
1.
10
11
02
13
14
05
#600000000
1!
1,
#700000000
0!
1"
0&
1'
1*
0,
1-
01
12
15
#800000000
1!
1,
#900000000
0!
0"
0#
1$
0%
1&
0(
0)
0*
0+
0,
0-
0.
1/
00
11
03
04
05
06
#1000000000
1!
1%
1*
1+
1,
10
15
16
#1100000000
0!
0$
1(
1)
0+
0,
0/
13
14
06
