<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><link rel="stylesheet" type="text/css" href="style.css"></link><title>SARX/SHLX/SHRX
		— Shift Without Affecting Flags</title></head><body><header><nav><ul><li><a href="./index.html">Index</a></li><li>May 2018</li></ul></nav></header><h1>SARX/SHLX/SHRX
		— Shift Without Affecting Flags</h1>



<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 -bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>VEX.NDS.LZ.F3.0F38.W0 F7 /r SARX <em>r32a, r/m32, r32b</em></td>
<td>RMV</td>
<td>V/V</td>
<td>BMI2</td>
<td>Shift <em>r/m32</em> arithmetically right with count specified in <em>r32b.</em></td></tr>
<tr>
<td>VEX.NDS.LZ.66.0F38.W0 F7 /r SHLX <em>r32a, r/m32, r32b</em></td>
<td>RMV</td>
<td>V/V</td>
<td>BMI2</td>
<td>Shift <em>r/m32</em> logically left with count specified in <em>r32b</em>.</td></tr>
<tr>
<td>VEX.NDS.LZ.F2.0F38.W0 F7 /r SHRX <em>r32a, r/m32, r32b</em></td>
<td>RMV</td>
<td>V/V</td>
<td>BMI2</td>
<td>Shift <em>r/m32</em> logically right with count specified in <em>r32b</em>.</td></tr>
<tr>
<td>VEX.NDS.LZ.F3.0F38.W1 F7 /r SARX <em>r64a, r/m64, r64b</em></td>
<td>RMV</td>
<td>V/N.E.</td>
<td>BMI2</td>
<td>Shift <em>r/m64</em> arithmetically right with count specified in <em>r64b</em>.</td></tr>
<tr>
<td>VEX.NDS.LZ.66.0F38.W1 F7 /r SHLX <em>r64a, r/m64, r64b</em></td>
<td>RMV</td>
<td>V/N.E.</td>
<td>BMI2</td>
<td>Shift <em>r/m64</em> logically left with count specified in <em>r64b</em>.</td></tr>
<tr>
<td>VEX.NDS.LZ.F2.0F38.W1 F7 /r SHRX <em>r64a, r/m64, r64b</em></td>
<td>RMV</td>
<td>V/N.E.</td>
<td>BMI2</td>
<td>Shift <em>r/m64</em> logically right with count specified in <em>r64b</em>.</td></tr></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="#instruction-operand-encoding">
			¶
		</a></h2>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RMV</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>VEX.vvvv (r)</td>
<td>NA</td></tr></table>
<h2 id="description">Description<a class="anchor" href="#description">
			¶
		</a></h2>
<p>Shifts the bits of the first source operand (the second operand) to the left or right by a COUNT value specified in the second source operand (the third operand). The result is written to the destination operand (the first operand).</p>
<p>The shift arithmetic right (SARX) and shift logical right (SHRX) instructions shift the bits of the destination operand to the right (toward less significant bit locations), SARX keeps and propagates the most significant bit (sign bit) while shifting.</p>
<p>The logical shift left (SHLX) shifts the bits of the destination operand to the left (toward more significant bit locations).</p>
<p>This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in 64-bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An attempt to execute this instruction with VEX.L not equal to 0 will cause #UD.</p>
<p>If the value specified in the first source operand exceeds OperandSize -1, the COUNT value is masked.</p>
<p>SARX,SHRX, and SHLX instructions do not update flags.</p>
<h2 id="operation">Operation<a class="anchor" href="#operation">
			¶
		</a></h2>
<pre>TEMP ← SRC1;
IF VEX.W1 and CS.L = 1
THEN
    countMASK ←3FH;
ELSE
    countMASK ←1FH;
FI
COUNT ← (SRC2 AND countMASK)
DEST[OperandSize -1] = TEMP[OperandSize -1];
DO WHILE (COUNT ≠ 0)
    IF instruction is SHLX
        THEN
            DEST[] ← DEST *2;
        ELSE IF instruction is SHRX
            THEN
                DEST[] ← DEST /2; //unsigned divide
        ELSE // SARX
                DEST[] ← DEST /2; // signed divide, round toward negative infinity
    COUNT ← COUNT - 1;
OD
</pre>
<h2 id="flags-affected">Flags Affected<a class="anchor" href="#flags-affected">
			¶
		</a></h2>
<p>None.</p>
<h2 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="#intel-c-c++-compiler-intrinsic-equivalent">
			¶
		</a></h2>
<pre>Auto-generated from high-level language.
</pre>
<h2 class="exceptions" id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions<a class="anchor" href="#simd-floating-point-exceptions">
			¶
		</a></h2>
<p>None</p>
<h2 class="exceptions" id="other-exceptions">Other Exceptions<a class="anchor" href="#other-exceptions">
			¶
		</a></h2>
<p>See Section 2.5.1, “Exception Conditions for VEX-Encoded GPR Instructions”, <span class="not-imported">Table 2-29</span>; additionally</p>
<table>
<tr>
<td>#UD</td>
<td>If VEX.W = 1.</td></tr></table><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel® 64 and IA-32 Architectures Software Developer’s Manual</a> for anything serious.
	</p></footer></body></html>
