-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity real_matmul is
generic (
    C_M_AXI_MEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_DATA_WIDTH : INTEGER := 128;
    C_M_AXI_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_MEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_DATA_WIDTH-1 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_ID_WIDTH-1 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of real_matmul is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "real_matmul_real_matmul,hls_ip_2022_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=220074,HLS_SYN_TPT=none,HLS_SYN_MEM=120,HLS_SYN_DSP=0,HLS_SYN_FF=10803,HLS_SYN_LUT=11765,HLS_VERSION=2022_1_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_EA6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000111010100110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_9C4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100111000100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal MatA_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal MatB_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal MatC_DRAM : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal mem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal mem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal MatA_DRAM_read_reg_605 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln39_fu_560_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln39_reg_610 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1_reg_615 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln3_reg_621 : STD_LOGIC_VECTOR (59 downto 0);
    signal MatA_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_ce0 : STD_LOGIC;
    signal MatA_V_we0 : STD_LOGIC;
    signal MatA_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_1_ce0 : STD_LOGIC;
    signal MatA_V_1_we0 : STD_LOGIC;
    signal MatA_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_2_ce0 : STD_LOGIC;
    signal MatA_V_2_we0 : STD_LOGIC;
    signal MatA_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_3_ce0 : STD_LOGIC;
    signal MatA_V_3_we0 : STD_LOGIC;
    signal MatA_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_4_ce0 : STD_LOGIC;
    signal MatA_V_4_we0 : STD_LOGIC;
    signal MatA_V_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_5_ce0 : STD_LOGIC;
    signal MatA_V_5_we0 : STD_LOGIC;
    signal MatA_V_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_6_ce0 : STD_LOGIC;
    signal MatA_V_6_we0 : STD_LOGIC;
    signal MatA_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_7_ce0 : STD_LOGIC;
    signal MatA_V_7_we0 : STD_LOGIC;
    signal MatA_V_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_8_ce0 : STD_LOGIC;
    signal MatA_V_8_we0 : STD_LOGIC;
    signal MatA_V_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_9_ce0 : STD_LOGIC;
    signal MatA_V_9_we0 : STD_LOGIC;
    signal MatA_V_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_10_ce0 : STD_LOGIC;
    signal MatA_V_10_we0 : STD_LOGIC;
    signal MatA_V_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_11_ce0 : STD_LOGIC;
    signal MatA_V_11_we0 : STD_LOGIC;
    signal MatA_V_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_12_ce0 : STD_LOGIC;
    signal MatA_V_12_we0 : STD_LOGIC;
    signal MatA_V_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_13_ce0 : STD_LOGIC;
    signal MatA_V_13_we0 : STD_LOGIC;
    signal MatA_V_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_14_ce0 : STD_LOGIC;
    signal MatA_V_14_we0 : STD_LOGIC;
    signal MatA_V_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_15_ce0 : STD_LOGIC;
    signal MatA_V_15_we0 : STD_LOGIC;
    signal MatA_V_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_16_ce0 : STD_LOGIC;
    signal MatA_V_16_we0 : STD_LOGIC;
    signal MatA_V_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_17_ce0 : STD_LOGIC;
    signal MatA_V_17_we0 : STD_LOGIC;
    signal MatA_V_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_18_ce0 : STD_LOGIC;
    signal MatA_V_18_we0 : STD_LOGIC;
    signal MatA_V_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatA_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatA_V_19_ce0 : STD_LOGIC;
    signal MatA_V_19_we0 : STD_LOGIC;
    signal MatA_V_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_ce0 : STD_LOGIC;
    signal MatB_V_we0 : STD_LOGIC;
    signal MatB_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_ce1 : STD_LOGIC;
    signal MatB_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_ce2 : STD_LOGIC;
    signal MatB_V_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_1_ce0 : STD_LOGIC;
    signal MatB_V_1_we0 : STD_LOGIC;
    signal MatB_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_1_ce1 : STD_LOGIC;
    signal MatB_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_1_ce2 : STD_LOGIC;
    signal MatB_V_1_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_2_ce0 : STD_LOGIC;
    signal MatB_V_2_we0 : STD_LOGIC;
    signal MatB_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_2_ce1 : STD_LOGIC;
    signal MatB_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_2_ce2 : STD_LOGIC;
    signal MatB_V_2_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_3_ce0 : STD_LOGIC;
    signal MatB_V_3_we0 : STD_LOGIC;
    signal MatB_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_3_ce1 : STD_LOGIC;
    signal MatB_V_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_3_ce2 : STD_LOGIC;
    signal MatB_V_3_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_4_ce0 : STD_LOGIC;
    signal MatB_V_4_we0 : STD_LOGIC;
    signal MatB_V_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_4_ce1 : STD_LOGIC;
    signal MatB_V_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_4_ce2 : STD_LOGIC;
    signal MatB_V_4_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_5_ce0 : STD_LOGIC;
    signal MatB_V_5_we0 : STD_LOGIC;
    signal MatB_V_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_5_ce1 : STD_LOGIC;
    signal MatB_V_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_5_ce2 : STD_LOGIC;
    signal MatB_V_5_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_6_ce0 : STD_LOGIC;
    signal MatB_V_6_we0 : STD_LOGIC;
    signal MatB_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_6_ce1 : STD_LOGIC;
    signal MatB_V_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_6_ce2 : STD_LOGIC;
    signal MatB_V_6_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_7_ce0 : STD_LOGIC;
    signal MatB_V_7_we0 : STD_LOGIC;
    signal MatB_V_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_7_ce1 : STD_LOGIC;
    signal MatB_V_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_7_ce2 : STD_LOGIC;
    signal MatB_V_7_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_8_ce0 : STD_LOGIC;
    signal MatB_V_8_we0 : STD_LOGIC;
    signal MatB_V_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_8_ce1 : STD_LOGIC;
    signal MatB_V_8_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_8_ce2 : STD_LOGIC;
    signal MatB_V_8_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_9_ce0 : STD_LOGIC;
    signal MatB_V_9_we0 : STD_LOGIC;
    signal MatB_V_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_9_ce1 : STD_LOGIC;
    signal MatB_V_9_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_9_ce2 : STD_LOGIC;
    signal MatB_V_9_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_10_ce0 : STD_LOGIC;
    signal MatB_V_10_we0 : STD_LOGIC;
    signal MatB_V_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_10_ce1 : STD_LOGIC;
    signal MatB_V_10_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_10_ce2 : STD_LOGIC;
    signal MatB_V_10_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_11_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_11_ce0 : STD_LOGIC;
    signal MatB_V_11_we0 : STD_LOGIC;
    signal MatB_V_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_11_ce1 : STD_LOGIC;
    signal MatB_V_11_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_11_ce2 : STD_LOGIC;
    signal MatB_V_11_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_12_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_12_ce0 : STD_LOGIC;
    signal MatB_V_12_we0 : STD_LOGIC;
    signal MatB_V_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_12_ce1 : STD_LOGIC;
    signal MatB_V_12_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_12_ce2 : STD_LOGIC;
    signal MatB_V_12_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_13_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_13_ce0 : STD_LOGIC;
    signal MatB_V_13_we0 : STD_LOGIC;
    signal MatB_V_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_13_ce1 : STD_LOGIC;
    signal MatB_V_13_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_13_ce2 : STD_LOGIC;
    signal MatB_V_13_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_14_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_14_ce0 : STD_LOGIC;
    signal MatB_V_14_we0 : STD_LOGIC;
    signal MatB_V_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_14_ce1 : STD_LOGIC;
    signal MatB_V_14_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_14_ce2 : STD_LOGIC;
    signal MatB_V_14_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_15_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_15_ce0 : STD_LOGIC;
    signal MatB_V_15_we0 : STD_LOGIC;
    signal MatB_V_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_15_ce1 : STD_LOGIC;
    signal MatB_V_15_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_15_ce2 : STD_LOGIC;
    signal MatB_V_15_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_16_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_16_ce0 : STD_LOGIC;
    signal MatB_V_16_we0 : STD_LOGIC;
    signal MatB_V_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_16_ce1 : STD_LOGIC;
    signal MatB_V_16_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_16_ce2 : STD_LOGIC;
    signal MatB_V_16_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_17_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_17_ce0 : STD_LOGIC;
    signal MatB_V_17_we0 : STD_LOGIC;
    signal MatB_V_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_17_ce1 : STD_LOGIC;
    signal MatB_V_17_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_17_ce2 : STD_LOGIC;
    signal MatB_V_17_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_18_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_18_ce0 : STD_LOGIC;
    signal MatB_V_18_we0 : STD_LOGIC;
    signal MatB_V_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_18_ce1 : STD_LOGIC;
    signal MatB_V_18_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_18_ce2 : STD_LOGIC;
    signal MatB_V_18_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_19_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal MatB_V_19_ce0 : STD_LOGIC;
    signal MatB_V_19_we0 : STD_LOGIC;
    signal MatB_V_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_19_ce1 : STD_LOGIC;
    signal MatB_V_19_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatB_V_19_ce2 : STD_LOGIC;
    signal MatB_V_19_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_ce0 : STD_LOGIC;
    signal MatC_V_we0 : STD_LOGIC;
    signal MatC_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_ce1 : STD_LOGIC;
    signal MatC_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_1_ce0 : STD_LOGIC;
    signal MatC_V_1_we0 : STD_LOGIC;
    signal MatC_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_1_ce1 : STD_LOGIC;
    signal MatC_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_2_ce0 : STD_LOGIC;
    signal MatC_V_2_we0 : STD_LOGIC;
    signal MatC_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_2_ce1 : STD_LOGIC;
    signal MatC_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_3_ce0 : STD_LOGIC;
    signal MatC_V_3_we0 : STD_LOGIC;
    signal MatC_V_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_3_ce1 : STD_LOGIC;
    signal MatC_V_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_4_ce0 : STD_LOGIC;
    signal MatC_V_4_we0 : STD_LOGIC;
    signal MatC_V_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_4_ce1 : STD_LOGIC;
    signal MatC_V_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_5_ce0 : STD_LOGIC;
    signal MatC_V_5_we0 : STD_LOGIC;
    signal MatC_V_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_5_ce1 : STD_LOGIC;
    signal MatC_V_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_6_ce0 : STD_LOGIC;
    signal MatC_V_6_we0 : STD_LOGIC;
    signal MatC_V_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_6_ce1 : STD_LOGIC;
    signal MatC_V_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_7_ce0 : STD_LOGIC;
    signal MatC_V_7_we0 : STD_LOGIC;
    signal MatC_V_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_7_ce1 : STD_LOGIC;
    signal MatC_V_7_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_8_ce0 : STD_LOGIC;
    signal MatC_V_8_we0 : STD_LOGIC;
    signal MatC_V_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_8_ce1 : STD_LOGIC;
    signal MatC_V_8_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_9_ce0 : STD_LOGIC;
    signal MatC_V_9_we0 : STD_LOGIC;
    signal MatC_V_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_9_ce1 : STD_LOGIC;
    signal MatC_V_9_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_10_ce0 : STD_LOGIC;
    signal MatC_V_10_we0 : STD_LOGIC;
    signal MatC_V_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_10_ce1 : STD_LOGIC;
    signal MatC_V_10_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_11_ce0 : STD_LOGIC;
    signal MatC_V_11_we0 : STD_LOGIC;
    signal MatC_V_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_11_ce1 : STD_LOGIC;
    signal MatC_V_11_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_12_ce0 : STD_LOGIC;
    signal MatC_V_12_we0 : STD_LOGIC;
    signal MatC_V_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_12_ce1 : STD_LOGIC;
    signal MatC_V_12_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_13_ce0 : STD_LOGIC;
    signal MatC_V_13_we0 : STD_LOGIC;
    signal MatC_V_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_13_ce1 : STD_LOGIC;
    signal MatC_V_13_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_14_ce0 : STD_LOGIC;
    signal MatC_V_14_we0 : STD_LOGIC;
    signal MatC_V_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_14_ce1 : STD_LOGIC;
    signal MatC_V_14_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_15_ce0 : STD_LOGIC;
    signal MatC_V_15_we0 : STD_LOGIC;
    signal MatC_V_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_15_ce1 : STD_LOGIC;
    signal MatC_V_15_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_16_ce0 : STD_LOGIC;
    signal MatC_V_16_we0 : STD_LOGIC;
    signal MatC_V_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_16_ce1 : STD_LOGIC;
    signal MatC_V_16_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_17_ce0 : STD_LOGIC;
    signal MatC_V_17_we0 : STD_LOGIC;
    signal MatC_V_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_17_ce1 : STD_LOGIC;
    signal MatC_V_17_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_18_ce0 : STD_LOGIC;
    signal MatC_V_18_we0 : STD_LOGIC;
    signal MatC_V_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_18_ce1 : STD_LOGIC;
    signal MatC_V_18_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal MatC_V_19_ce0 : STD_LOGIC;
    signal MatC_V_19_we0 : STD_LOGIC;
    signal MatC_V_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal MatC_V_19_ce1 : STD_LOGIC;
    signal MatC_V_19_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_done : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_done : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_done : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce2 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_1_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_2_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_3_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_4_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_5_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_6_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_7_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_8_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_9_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_10_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_11_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_12_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_13_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_14_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_15_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_16_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_17_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_18_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_19_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_we0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_ce1 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_done : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_idle : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_ready : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_1_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_2_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_3_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_4_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_5_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_6_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_7_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_8_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_9_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_10_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_11_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_12_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_13_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_14_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_15_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_16_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_17_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_18_ce0 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_19_ce0 : STD_LOGIC;
    signal mem_AWVALID : STD_LOGIC;
    signal mem_AWREADY : STD_LOGIC;
    signal mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_WVALID : STD_LOGIC;
    signal mem_WREADY : STD_LOGIC;
    signal mem_ARVALID : STD_LOGIC;
    signal mem_ARREADY : STD_LOGIC;
    signal mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal mem_RVALID : STD_LOGIC;
    signal mem_RREADY : STD_LOGIC;
    signal mem_RDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal mem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal mem_BVALID : STD_LOGIC;
    signal mem_BREADY : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start_reg : STD_LOGIC := '0';
    signal grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_NS_fsm_state12 : STD_LOGIC;
    signal grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal sext_ln45_fu_585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln86_fu_595_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        MatA_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_ce0 : OUT STD_LOGIC;
        MatA_V_we0 : OUT STD_LOGIC;
        MatA_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_1_ce0 : OUT STD_LOGIC;
        MatA_V_1_we0 : OUT STD_LOGIC;
        MatA_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_2_ce0 : OUT STD_LOGIC;
        MatA_V_2_we0 : OUT STD_LOGIC;
        MatA_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_3_ce0 : OUT STD_LOGIC;
        MatA_V_3_we0 : OUT STD_LOGIC;
        MatA_V_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_4_ce0 : OUT STD_LOGIC;
        MatA_V_4_we0 : OUT STD_LOGIC;
        MatA_V_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_5_ce0 : OUT STD_LOGIC;
        MatA_V_5_we0 : OUT STD_LOGIC;
        MatA_V_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_6_ce0 : OUT STD_LOGIC;
        MatA_V_6_we0 : OUT STD_LOGIC;
        MatA_V_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_7_ce0 : OUT STD_LOGIC;
        MatA_V_7_we0 : OUT STD_LOGIC;
        MatA_V_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_8_ce0 : OUT STD_LOGIC;
        MatA_V_8_we0 : OUT STD_LOGIC;
        MatA_V_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_9_ce0 : OUT STD_LOGIC;
        MatA_V_9_we0 : OUT STD_LOGIC;
        MatA_V_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_10_ce0 : OUT STD_LOGIC;
        MatA_V_10_we0 : OUT STD_LOGIC;
        MatA_V_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_11_ce0 : OUT STD_LOGIC;
        MatA_V_11_we0 : OUT STD_LOGIC;
        MatA_V_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_12_ce0 : OUT STD_LOGIC;
        MatA_V_12_we0 : OUT STD_LOGIC;
        MatA_V_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_13_ce0 : OUT STD_LOGIC;
        MatA_V_13_we0 : OUT STD_LOGIC;
        MatA_V_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_14_ce0 : OUT STD_LOGIC;
        MatA_V_14_we0 : OUT STD_LOGIC;
        MatA_V_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_15_ce0 : OUT STD_LOGIC;
        MatA_V_15_we0 : OUT STD_LOGIC;
        MatA_V_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_16_ce0 : OUT STD_LOGIC;
        MatA_V_16_we0 : OUT STD_LOGIC;
        MatA_V_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_17_ce0 : OUT STD_LOGIC;
        MatA_V_17_we0 : OUT STD_LOGIC;
        MatA_V_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_18_ce0 : OUT STD_LOGIC;
        MatA_V_18_we0 : OUT STD_LOGIC;
        MatA_V_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_19_ce0 : OUT STD_LOGIC;
        MatA_V_19_we0 : OUT STD_LOGIC;
        MatA_V_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatA_DRAM : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        MatC_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_ce0 : OUT STD_LOGIC;
        MatC_V_we0 : OUT STD_LOGIC;
        MatC_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_1_ce0 : OUT STD_LOGIC;
        MatC_V_1_we0 : OUT STD_LOGIC;
        MatC_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_2_ce0 : OUT STD_LOGIC;
        MatC_V_2_we0 : OUT STD_LOGIC;
        MatC_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_3_ce0 : OUT STD_LOGIC;
        MatC_V_3_we0 : OUT STD_LOGIC;
        MatC_V_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_4_ce0 : OUT STD_LOGIC;
        MatC_V_4_we0 : OUT STD_LOGIC;
        MatC_V_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_5_ce0 : OUT STD_LOGIC;
        MatC_V_5_we0 : OUT STD_LOGIC;
        MatC_V_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_6_ce0 : OUT STD_LOGIC;
        MatC_V_6_we0 : OUT STD_LOGIC;
        MatC_V_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_7_ce0 : OUT STD_LOGIC;
        MatC_V_7_we0 : OUT STD_LOGIC;
        MatC_V_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_8_ce0 : OUT STD_LOGIC;
        MatC_V_8_we0 : OUT STD_LOGIC;
        MatC_V_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_9_ce0 : OUT STD_LOGIC;
        MatC_V_9_we0 : OUT STD_LOGIC;
        MatC_V_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_10_ce0 : OUT STD_LOGIC;
        MatC_V_10_we0 : OUT STD_LOGIC;
        MatC_V_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_11_ce0 : OUT STD_LOGIC;
        MatC_V_11_we0 : OUT STD_LOGIC;
        MatC_V_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_12_ce0 : OUT STD_LOGIC;
        MatC_V_12_we0 : OUT STD_LOGIC;
        MatC_V_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_13_ce0 : OUT STD_LOGIC;
        MatC_V_13_we0 : OUT STD_LOGIC;
        MatC_V_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_14_ce0 : OUT STD_LOGIC;
        MatC_V_14_we0 : OUT STD_LOGIC;
        MatC_V_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_15_ce0 : OUT STD_LOGIC;
        MatC_V_15_we0 : OUT STD_LOGIC;
        MatC_V_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_16_ce0 : OUT STD_LOGIC;
        MatC_V_16_we0 : OUT STD_LOGIC;
        MatC_V_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_17_ce0 : OUT STD_LOGIC;
        MatC_V_17_we0 : OUT STD_LOGIC;
        MatC_V_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_18_ce0 : OUT STD_LOGIC;
        MatC_V_18_we0 : OUT STD_LOGIC;
        MatC_V_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_19_ce0 : OUT STD_LOGIC;
        MatC_V_19_we0 : OUT STD_LOGIC;
        MatC_V_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln45 : IN STD_LOGIC_VECTOR (59 downto 0);
        MatB_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_ce0 : OUT STD_LOGIC;
        MatB_V_we0 : OUT STD_LOGIC;
        MatB_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_1_ce0 : OUT STD_LOGIC;
        MatB_V_1_we0 : OUT STD_LOGIC;
        MatB_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_2_ce0 : OUT STD_LOGIC;
        MatB_V_2_we0 : OUT STD_LOGIC;
        MatB_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_3_ce0 : OUT STD_LOGIC;
        MatB_V_3_we0 : OUT STD_LOGIC;
        MatB_V_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_4_ce0 : OUT STD_LOGIC;
        MatB_V_4_we0 : OUT STD_LOGIC;
        MatB_V_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_5_ce0 : OUT STD_LOGIC;
        MatB_V_5_we0 : OUT STD_LOGIC;
        MatB_V_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_6_ce0 : OUT STD_LOGIC;
        MatB_V_6_we0 : OUT STD_LOGIC;
        MatB_V_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_7_ce0 : OUT STD_LOGIC;
        MatB_V_7_we0 : OUT STD_LOGIC;
        MatB_V_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_8_ce0 : OUT STD_LOGIC;
        MatB_V_8_we0 : OUT STD_LOGIC;
        MatB_V_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_9_ce0 : OUT STD_LOGIC;
        MatB_V_9_we0 : OUT STD_LOGIC;
        MatB_V_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_10_ce0 : OUT STD_LOGIC;
        MatB_V_10_we0 : OUT STD_LOGIC;
        MatB_V_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_11_ce0 : OUT STD_LOGIC;
        MatB_V_11_we0 : OUT STD_LOGIC;
        MatB_V_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_12_ce0 : OUT STD_LOGIC;
        MatB_V_12_we0 : OUT STD_LOGIC;
        MatB_V_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_13_ce0 : OUT STD_LOGIC;
        MatB_V_13_we0 : OUT STD_LOGIC;
        MatB_V_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_14_ce0 : OUT STD_LOGIC;
        MatB_V_14_we0 : OUT STD_LOGIC;
        MatB_V_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_15_ce0 : OUT STD_LOGIC;
        MatB_V_15_we0 : OUT STD_LOGIC;
        MatB_V_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_16_ce0 : OUT STD_LOGIC;
        MatB_V_16_we0 : OUT STD_LOGIC;
        MatB_V_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_17_ce0 : OUT STD_LOGIC;
        MatB_V_17_we0 : OUT STD_LOGIC;
        MatB_V_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_18_ce0 : OUT STD_LOGIC;
        MatB_V_18_we0 : OUT STD_LOGIC;
        MatB_V_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_19_ce0 : OUT STD_LOGIC;
        MatB_V_19_we0 : OUT STD_LOGIC;
        MatB_V_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        MatB_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_ce0 : OUT STD_LOGIC;
        MatB_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_ce1 : OUT STD_LOGIC;
        MatB_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_ce2 : OUT STD_LOGIC;
        MatB_V_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_1_ce0 : OUT STD_LOGIC;
        MatB_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_1_ce1 : OUT STD_LOGIC;
        MatB_V_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_1_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_1_ce2 : OUT STD_LOGIC;
        MatB_V_1_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_2_ce0 : OUT STD_LOGIC;
        MatB_V_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_2_ce1 : OUT STD_LOGIC;
        MatB_V_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_2_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_2_ce2 : OUT STD_LOGIC;
        MatB_V_2_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_3_ce0 : OUT STD_LOGIC;
        MatB_V_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_3_ce1 : OUT STD_LOGIC;
        MatB_V_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_3_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_3_ce2 : OUT STD_LOGIC;
        MatB_V_3_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_4_ce0 : OUT STD_LOGIC;
        MatB_V_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_4_ce1 : OUT STD_LOGIC;
        MatB_V_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_4_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_4_ce2 : OUT STD_LOGIC;
        MatB_V_4_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_5_ce0 : OUT STD_LOGIC;
        MatB_V_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_5_ce1 : OUT STD_LOGIC;
        MatB_V_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_5_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_5_ce2 : OUT STD_LOGIC;
        MatB_V_5_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_6_ce0 : OUT STD_LOGIC;
        MatB_V_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_6_ce1 : OUT STD_LOGIC;
        MatB_V_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_6_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_6_ce2 : OUT STD_LOGIC;
        MatB_V_6_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_7_ce0 : OUT STD_LOGIC;
        MatB_V_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_7_ce1 : OUT STD_LOGIC;
        MatB_V_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_7_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_7_ce2 : OUT STD_LOGIC;
        MatB_V_7_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_8_ce0 : OUT STD_LOGIC;
        MatB_V_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_8_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_8_ce1 : OUT STD_LOGIC;
        MatB_V_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_8_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_8_ce2 : OUT STD_LOGIC;
        MatB_V_8_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_9_ce0 : OUT STD_LOGIC;
        MatB_V_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_9_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_9_ce1 : OUT STD_LOGIC;
        MatB_V_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_9_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_9_ce2 : OUT STD_LOGIC;
        MatB_V_9_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_10_ce0 : OUT STD_LOGIC;
        MatB_V_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_10_ce1 : OUT STD_LOGIC;
        MatB_V_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_10_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_10_ce2 : OUT STD_LOGIC;
        MatB_V_10_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_11_ce0 : OUT STD_LOGIC;
        MatB_V_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_11_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_11_ce1 : OUT STD_LOGIC;
        MatB_V_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_11_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_11_ce2 : OUT STD_LOGIC;
        MatB_V_11_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_12_ce0 : OUT STD_LOGIC;
        MatB_V_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_12_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_12_ce1 : OUT STD_LOGIC;
        MatB_V_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_12_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_12_ce2 : OUT STD_LOGIC;
        MatB_V_12_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_13_ce0 : OUT STD_LOGIC;
        MatB_V_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_13_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_13_ce1 : OUT STD_LOGIC;
        MatB_V_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_13_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_13_ce2 : OUT STD_LOGIC;
        MatB_V_13_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_14_ce0 : OUT STD_LOGIC;
        MatB_V_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_14_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_14_ce1 : OUT STD_LOGIC;
        MatB_V_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_14_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_14_ce2 : OUT STD_LOGIC;
        MatB_V_14_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_15_ce0 : OUT STD_LOGIC;
        MatB_V_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_15_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_15_ce1 : OUT STD_LOGIC;
        MatB_V_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_15_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_15_ce2 : OUT STD_LOGIC;
        MatB_V_15_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_16_ce0 : OUT STD_LOGIC;
        MatB_V_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_16_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_16_ce1 : OUT STD_LOGIC;
        MatB_V_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_16_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_16_ce2 : OUT STD_LOGIC;
        MatB_V_16_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_17_ce0 : OUT STD_LOGIC;
        MatB_V_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_17_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_17_ce1 : OUT STD_LOGIC;
        MatB_V_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_17_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_17_ce2 : OUT STD_LOGIC;
        MatB_V_17_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_18_ce0 : OUT STD_LOGIC;
        MatB_V_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_18_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_18_ce1 : OUT STD_LOGIC;
        MatB_V_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_18_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_18_ce2 : OUT STD_LOGIC;
        MatB_V_18_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_19_ce0 : OUT STD_LOGIC;
        MatB_V_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_19_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_19_ce1 : OUT STD_LOGIC;
        MatB_V_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatB_V_19_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        MatB_V_19_ce2 : OUT STD_LOGIC;
        MatB_V_19_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_ce0 : OUT STD_LOGIC;
        MatA_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_1_ce0 : OUT STD_LOGIC;
        MatA_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_2_ce0 : OUT STD_LOGIC;
        MatA_V_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_3_ce0 : OUT STD_LOGIC;
        MatA_V_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_4_ce0 : OUT STD_LOGIC;
        MatA_V_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_5_ce0 : OUT STD_LOGIC;
        MatA_V_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_6_ce0 : OUT STD_LOGIC;
        MatA_V_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_7_ce0 : OUT STD_LOGIC;
        MatA_V_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_8_ce0 : OUT STD_LOGIC;
        MatA_V_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_9_ce0 : OUT STD_LOGIC;
        MatA_V_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_10_ce0 : OUT STD_LOGIC;
        MatA_V_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_11_ce0 : OUT STD_LOGIC;
        MatA_V_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_12_ce0 : OUT STD_LOGIC;
        MatA_V_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_13_ce0 : OUT STD_LOGIC;
        MatA_V_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_14_ce0 : OUT STD_LOGIC;
        MatA_V_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_15_ce0 : OUT STD_LOGIC;
        MatA_V_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_16_ce0 : OUT STD_LOGIC;
        MatA_V_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_17_ce0 : OUT STD_LOGIC;
        MatA_V_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_18_ce0 : OUT STD_LOGIC;
        MatA_V_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatA_V_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatA_V_19_ce0 : OUT STD_LOGIC;
        MatA_V_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_ce0 : OUT STD_LOGIC;
        MatC_V_we0 : OUT STD_LOGIC;
        MatC_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_ce1 : OUT STD_LOGIC;
        MatC_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_1_ce0 : OUT STD_LOGIC;
        MatC_V_1_we0 : OUT STD_LOGIC;
        MatC_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_1_ce1 : OUT STD_LOGIC;
        MatC_V_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_2_ce0 : OUT STD_LOGIC;
        MatC_V_2_we0 : OUT STD_LOGIC;
        MatC_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_2_ce1 : OUT STD_LOGIC;
        MatC_V_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_3_ce0 : OUT STD_LOGIC;
        MatC_V_3_we0 : OUT STD_LOGIC;
        MatC_V_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_3_ce1 : OUT STD_LOGIC;
        MatC_V_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_4_ce0 : OUT STD_LOGIC;
        MatC_V_4_we0 : OUT STD_LOGIC;
        MatC_V_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_4_ce1 : OUT STD_LOGIC;
        MatC_V_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_5_ce0 : OUT STD_LOGIC;
        MatC_V_5_we0 : OUT STD_LOGIC;
        MatC_V_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_5_ce1 : OUT STD_LOGIC;
        MatC_V_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_6_ce0 : OUT STD_LOGIC;
        MatC_V_6_we0 : OUT STD_LOGIC;
        MatC_V_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_6_ce1 : OUT STD_LOGIC;
        MatC_V_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_7_ce0 : OUT STD_LOGIC;
        MatC_V_7_we0 : OUT STD_LOGIC;
        MatC_V_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_7_ce1 : OUT STD_LOGIC;
        MatC_V_7_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_8_ce0 : OUT STD_LOGIC;
        MatC_V_8_we0 : OUT STD_LOGIC;
        MatC_V_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_8_ce1 : OUT STD_LOGIC;
        MatC_V_8_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_9_ce0 : OUT STD_LOGIC;
        MatC_V_9_we0 : OUT STD_LOGIC;
        MatC_V_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_9_ce1 : OUT STD_LOGIC;
        MatC_V_9_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_10_ce0 : OUT STD_LOGIC;
        MatC_V_10_we0 : OUT STD_LOGIC;
        MatC_V_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_10_ce1 : OUT STD_LOGIC;
        MatC_V_10_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_11_ce0 : OUT STD_LOGIC;
        MatC_V_11_we0 : OUT STD_LOGIC;
        MatC_V_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_11_ce1 : OUT STD_LOGIC;
        MatC_V_11_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_12_ce0 : OUT STD_LOGIC;
        MatC_V_12_we0 : OUT STD_LOGIC;
        MatC_V_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_12_ce1 : OUT STD_LOGIC;
        MatC_V_12_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_13_ce0 : OUT STD_LOGIC;
        MatC_V_13_we0 : OUT STD_LOGIC;
        MatC_V_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_13_ce1 : OUT STD_LOGIC;
        MatC_V_13_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_14_ce0 : OUT STD_LOGIC;
        MatC_V_14_we0 : OUT STD_LOGIC;
        MatC_V_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_14_ce1 : OUT STD_LOGIC;
        MatC_V_14_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_15_ce0 : OUT STD_LOGIC;
        MatC_V_15_we0 : OUT STD_LOGIC;
        MatC_V_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_15_ce1 : OUT STD_LOGIC;
        MatC_V_15_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_16_ce0 : OUT STD_LOGIC;
        MatC_V_16_we0 : OUT STD_LOGIC;
        MatC_V_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_16_ce1 : OUT STD_LOGIC;
        MatC_V_16_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_17_ce0 : OUT STD_LOGIC;
        MatC_V_17_we0 : OUT STD_LOGIC;
        MatC_V_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_17_ce1 : OUT STD_LOGIC;
        MatC_V_17_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_18_ce0 : OUT STD_LOGIC;
        MatC_V_18_we0 : OUT STD_LOGIC;
        MatC_V_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_18_ce1 : OUT STD_LOGIC;
        MatC_V_18_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_19_ce0 : OUT STD_LOGIC;
        MatC_V_19_we0 : OUT STD_LOGIC;
        MatC_V_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_19_ce1 : OUT STD_LOGIC;
        MatC_V_19_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln86 : IN STD_LOGIC_VECTOR (59 downto 0);
        MatC_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_ce0 : OUT STD_LOGIC;
        MatC_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_1_ce0 : OUT STD_LOGIC;
        MatC_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_2_ce0 : OUT STD_LOGIC;
        MatC_V_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_3_ce0 : OUT STD_LOGIC;
        MatC_V_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_4_ce0 : OUT STD_LOGIC;
        MatC_V_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_5_ce0 : OUT STD_LOGIC;
        MatC_V_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_6_ce0 : OUT STD_LOGIC;
        MatC_V_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_7_ce0 : OUT STD_LOGIC;
        MatC_V_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_8_ce0 : OUT STD_LOGIC;
        MatC_V_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_9_ce0 : OUT STD_LOGIC;
        MatC_V_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_10_ce0 : OUT STD_LOGIC;
        MatC_V_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_11_ce0 : OUT STD_LOGIC;
        MatC_V_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_12_ce0 : OUT STD_LOGIC;
        MatC_V_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_13_ce0 : OUT STD_LOGIC;
        MatC_V_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_14_ce0 : OUT STD_LOGIC;
        MatC_V_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_15_ce0 : OUT STD_LOGIC;
        MatC_V_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_16_ce0 : OUT STD_LOGIC;
        MatC_V_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_17_ce0 : OUT STD_LOGIC;
        MatC_V_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_18_ce0 : OUT STD_LOGIC;
        MatC_V_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        MatC_V_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        MatC_V_19_ce0 : OUT STD_LOGIC;
        MatC_V_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_MatA_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_MatC_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component real_matmul_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        MatA_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        MatB_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        MatC_DRAM : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component real_matmul_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    MatA_V_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_address0,
        ce0 => MatA_V_ce0,
        we0 => MatA_V_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_d0,
        q0 => MatA_V_q0);

    MatA_V_1_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_1_address0,
        ce0 => MatA_V_1_ce0,
        we0 => MatA_V_1_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_d0,
        q0 => MatA_V_1_q0);

    MatA_V_2_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_2_address0,
        ce0 => MatA_V_2_ce0,
        we0 => MatA_V_2_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_d0,
        q0 => MatA_V_2_q0);

    MatA_V_3_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_3_address0,
        ce0 => MatA_V_3_ce0,
        we0 => MatA_V_3_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_d0,
        q0 => MatA_V_3_q0);

    MatA_V_4_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_4_address0,
        ce0 => MatA_V_4_ce0,
        we0 => MatA_V_4_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_d0,
        q0 => MatA_V_4_q0);

    MatA_V_5_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_5_address0,
        ce0 => MatA_V_5_ce0,
        we0 => MatA_V_5_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_d0,
        q0 => MatA_V_5_q0);

    MatA_V_6_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_6_address0,
        ce0 => MatA_V_6_ce0,
        we0 => MatA_V_6_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_d0,
        q0 => MatA_V_6_q0);

    MatA_V_7_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_7_address0,
        ce0 => MatA_V_7_ce0,
        we0 => MatA_V_7_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_d0,
        q0 => MatA_V_7_q0);

    MatA_V_8_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_8_address0,
        ce0 => MatA_V_8_ce0,
        we0 => MatA_V_8_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_d0,
        q0 => MatA_V_8_q0);

    MatA_V_9_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_9_address0,
        ce0 => MatA_V_9_ce0,
        we0 => MatA_V_9_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_d0,
        q0 => MatA_V_9_q0);

    MatA_V_10_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_10_address0,
        ce0 => MatA_V_10_ce0,
        we0 => MatA_V_10_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_d0,
        q0 => MatA_V_10_q0);

    MatA_V_11_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_11_address0,
        ce0 => MatA_V_11_ce0,
        we0 => MatA_V_11_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_d0,
        q0 => MatA_V_11_q0);

    MatA_V_12_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_12_address0,
        ce0 => MatA_V_12_ce0,
        we0 => MatA_V_12_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_d0,
        q0 => MatA_V_12_q0);

    MatA_V_13_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_13_address0,
        ce0 => MatA_V_13_ce0,
        we0 => MatA_V_13_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_d0,
        q0 => MatA_V_13_q0);

    MatA_V_14_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_14_address0,
        ce0 => MatA_V_14_ce0,
        we0 => MatA_V_14_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_d0,
        q0 => MatA_V_14_q0);

    MatA_V_15_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_15_address0,
        ce0 => MatA_V_15_ce0,
        we0 => MatA_V_15_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_d0,
        q0 => MatA_V_15_q0);

    MatA_V_16_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_16_address0,
        ce0 => MatA_V_16_ce0,
        we0 => MatA_V_16_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_d0,
        q0 => MatA_V_16_q0);

    MatA_V_17_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_17_address0,
        ce0 => MatA_V_17_ce0,
        we0 => MatA_V_17_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_d0,
        q0 => MatA_V_17_q0);

    MatA_V_18_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_18_address0,
        ce0 => MatA_V_18_ce0,
        we0 => MatA_V_18_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_d0,
        q0 => MatA_V_18_q0);

    MatA_V_19_U : component real_matmul_MatA_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 750,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatA_V_19_address0,
        ce0 => MatA_V_19_ce0,
        we0 => MatA_V_19_we0,
        d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_d0,
        q0 => MatA_V_19_q0);

    MatB_V_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_address0,
        ce0 => MatB_V_ce0,
        we0 => MatB_V_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_d0,
        q0 => MatB_V_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address1,
        ce1 => MatB_V_ce1,
        q1 => MatB_V_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address2,
        ce2 => MatB_V_ce2,
        q2 => MatB_V_q2);

    MatB_V_1_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_1_address0,
        ce0 => MatB_V_1_ce0,
        we0 => MatB_V_1_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_d0,
        q0 => MatB_V_1_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address1,
        ce1 => MatB_V_1_ce1,
        q1 => MatB_V_1_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address2,
        ce2 => MatB_V_1_ce2,
        q2 => MatB_V_1_q2);

    MatB_V_2_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_2_address0,
        ce0 => MatB_V_2_ce0,
        we0 => MatB_V_2_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_d0,
        q0 => MatB_V_2_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address1,
        ce1 => MatB_V_2_ce1,
        q1 => MatB_V_2_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address2,
        ce2 => MatB_V_2_ce2,
        q2 => MatB_V_2_q2);

    MatB_V_3_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_3_address0,
        ce0 => MatB_V_3_ce0,
        we0 => MatB_V_3_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_d0,
        q0 => MatB_V_3_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address1,
        ce1 => MatB_V_3_ce1,
        q1 => MatB_V_3_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address2,
        ce2 => MatB_V_3_ce2,
        q2 => MatB_V_3_q2);

    MatB_V_4_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_4_address0,
        ce0 => MatB_V_4_ce0,
        we0 => MatB_V_4_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_d0,
        q0 => MatB_V_4_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address1,
        ce1 => MatB_V_4_ce1,
        q1 => MatB_V_4_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address2,
        ce2 => MatB_V_4_ce2,
        q2 => MatB_V_4_q2);

    MatB_V_5_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_5_address0,
        ce0 => MatB_V_5_ce0,
        we0 => MatB_V_5_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_d0,
        q0 => MatB_V_5_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address1,
        ce1 => MatB_V_5_ce1,
        q1 => MatB_V_5_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address2,
        ce2 => MatB_V_5_ce2,
        q2 => MatB_V_5_q2);

    MatB_V_6_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_6_address0,
        ce0 => MatB_V_6_ce0,
        we0 => MatB_V_6_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_d0,
        q0 => MatB_V_6_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address1,
        ce1 => MatB_V_6_ce1,
        q1 => MatB_V_6_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address2,
        ce2 => MatB_V_6_ce2,
        q2 => MatB_V_6_q2);

    MatB_V_7_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_7_address0,
        ce0 => MatB_V_7_ce0,
        we0 => MatB_V_7_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_d0,
        q0 => MatB_V_7_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address1,
        ce1 => MatB_V_7_ce1,
        q1 => MatB_V_7_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address2,
        ce2 => MatB_V_7_ce2,
        q2 => MatB_V_7_q2);

    MatB_V_8_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_8_address0,
        ce0 => MatB_V_8_ce0,
        we0 => MatB_V_8_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_d0,
        q0 => MatB_V_8_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address1,
        ce1 => MatB_V_8_ce1,
        q1 => MatB_V_8_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address2,
        ce2 => MatB_V_8_ce2,
        q2 => MatB_V_8_q2);

    MatB_V_9_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_9_address0,
        ce0 => MatB_V_9_ce0,
        we0 => MatB_V_9_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_d0,
        q0 => MatB_V_9_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address1,
        ce1 => MatB_V_9_ce1,
        q1 => MatB_V_9_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address2,
        ce2 => MatB_V_9_ce2,
        q2 => MatB_V_9_q2);

    MatB_V_10_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_10_address0,
        ce0 => MatB_V_10_ce0,
        we0 => MatB_V_10_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_d0,
        q0 => MatB_V_10_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address1,
        ce1 => MatB_V_10_ce1,
        q1 => MatB_V_10_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address2,
        ce2 => MatB_V_10_ce2,
        q2 => MatB_V_10_q2);

    MatB_V_11_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_11_address0,
        ce0 => MatB_V_11_ce0,
        we0 => MatB_V_11_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_d0,
        q0 => MatB_V_11_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address1,
        ce1 => MatB_V_11_ce1,
        q1 => MatB_V_11_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address2,
        ce2 => MatB_V_11_ce2,
        q2 => MatB_V_11_q2);

    MatB_V_12_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_12_address0,
        ce0 => MatB_V_12_ce0,
        we0 => MatB_V_12_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_d0,
        q0 => MatB_V_12_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address1,
        ce1 => MatB_V_12_ce1,
        q1 => MatB_V_12_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address2,
        ce2 => MatB_V_12_ce2,
        q2 => MatB_V_12_q2);

    MatB_V_13_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_13_address0,
        ce0 => MatB_V_13_ce0,
        we0 => MatB_V_13_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_d0,
        q0 => MatB_V_13_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address1,
        ce1 => MatB_V_13_ce1,
        q1 => MatB_V_13_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address2,
        ce2 => MatB_V_13_ce2,
        q2 => MatB_V_13_q2);

    MatB_V_14_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_14_address0,
        ce0 => MatB_V_14_ce0,
        we0 => MatB_V_14_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_d0,
        q0 => MatB_V_14_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address1,
        ce1 => MatB_V_14_ce1,
        q1 => MatB_V_14_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address2,
        ce2 => MatB_V_14_ce2,
        q2 => MatB_V_14_q2);

    MatB_V_15_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_15_address0,
        ce0 => MatB_V_15_ce0,
        we0 => MatB_V_15_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_d0,
        q0 => MatB_V_15_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address1,
        ce1 => MatB_V_15_ce1,
        q1 => MatB_V_15_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address2,
        ce2 => MatB_V_15_ce2,
        q2 => MatB_V_15_q2);

    MatB_V_16_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_16_address0,
        ce0 => MatB_V_16_ce0,
        we0 => MatB_V_16_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_d0,
        q0 => MatB_V_16_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address1,
        ce1 => MatB_V_16_ce1,
        q1 => MatB_V_16_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address2,
        ce2 => MatB_V_16_ce2,
        q2 => MatB_V_16_q2);

    MatB_V_17_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_17_address0,
        ce0 => MatB_V_17_ce0,
        we0 => MatB_V_17_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_d0,
        q0 => MatB_V_17_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address1,
        ce1 => MatB_V_17_ce1,
        q1 => MatB_V_17_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address2,
        ce2 => MatB_V_17_ce2,
        q2 => MatB_V_17_q2);

    MatB_V_18_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_18_address0,
        ce0 => MatB_V_18_ce0,
        we0 => MatB_V_18_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_d0,
        q0 => MatB_V_18_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address1,
        ce1 => MatB_V_18_ce1,
        q1 => MatB_V_18_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address2,
        ce2 => MatB_V_18_ce2,
        q2 => MatB_V_18_q2);

    MatB_V_19_U : component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatB_V_19_address0,
        ce0 => MatB_V_19_ce0,
        we0 => MatB_V_19_we0,
        d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_d0,
        q0 => MatB_V_19_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address1,
        ce1 => MatB_V_19_ce1,
        q1 => MatB_V_19_q1,
        address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address2,
        ce2 => MatB_V_19_ce2,
        q2 => MatB_V_19_q2);

    MatC_V_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_address0,
        ce0 => MatC_V_ce0,
        we0 => MatC_V_we0,
        d0 => MatC_V_d0,
        q0 => MatC_V_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_address1,
        ce1 => MatC_V_ce1,
        q1 => MatC_V_q1);

    MatC_V_1_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_1_address0,
        ce0 => MatC_V_1_ce0,
        we0 => MatC_V_1_we0,
        d0 => MatC_V_1_d0,
        q0 => MatC_V_1_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_address1,
        ce1 => MatC_V_1_ce1,
        q1 => MatC_V_1_q1);

    MatC_V_2_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_2_address0,
        ce0 => MatC_V_2_ce0,
        we0 => MatC_V_2_we0,
        d0 => MatC_V_2_d0,
        q0 => MatC_V_2_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_address1,
        ce1 => MatC_V_2_ce1,
        q1 => MatC_V_2_q1);

    MatC_V_3_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_3_address0,
        ce0 => MatC_V_3_ce0,
        we0 => MatC_V_3_we0,
        d0 => MatC_V_3_d0,
        q0 => MatC_V_3_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_address1,
        ce1 => MatC_V_3_ce1,
        q1 => MatC_V_3_q1);

    MatC_V_4_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_4_address0,
        ce0 => MatC_V_4_ce0,
        we0 => MatC_V_4_we0,
        d0 => MatC_V_4_d0,
        q0 => MatC_V_4_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_address1,
        ce1 => MatC_V_4_ce1,
        q1 => MatC_V_4_q1);

    MatC_V_5_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_5_address0,
        ce0 => MatC_V_5_ce0,
        we0 => MatC_V_5_we0,
        d0 => MatC_V_5_d0,
        q0 => MatC_V_5_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_address1,
        ce1 => MatC_V_5_ce1,
        q1 => MatC_V_5_q1);

    MatC_V_6_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_6_address0,
        ce0 => MatC_V_6_ce0,
        we0 => MatC_V_6_we0,
        d0 => MatC_V_6_d0,
        q0 => MatC_V_6_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_address1,
        ce1 => MatC_V_6_ce1,
        q1 => MatC_V_6_q1);

    MatC_V_7_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_7_address0,
        ce0 => MatC_V_7_ce0,
        we0 => MatC_V_7_we0,
        d0 => MatC_V_7_d0,
        q0 => MatC_V_7_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_address1,
        ce1 => MatC_V_7_ce1,
        q1 => MatC_V_7_q1);

    MatC_V_8_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_8_address0,
        ce0 => MatC_V_8_ce0,
        we0 => MatC_V_8_we0,
        d0 => MatC_V_8_d0,
        q0 => MatC_V_8_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_address1,
        ce1 => MatC_V_8_ce1,
        q1 => MatC_V_8_q1);

    MatC_V_9_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_9_address0,
        ce0 => MatC_V_9_ce0,
        we0 => MatC_V_9_we0,
        d0 => MatC_V_9_d0,
        q0 => MatC_V_9_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_address1,
        ce1 => MatC_V_9_ce1,
        q1 => MatC_V_9_q1);

    MatC_V_10_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_10_address0,
        ce0 => MatC_V_10_ce0,
        we0 => MatC_V_10_we0,
        d0 => MatC_V_10_d0,
        q0 => MatC_V_10_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_address1,
        ce1 => MatC_V_10_ce1,
        q1 => MatC_V_10_q1);

    MatC_V_11_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_11_address0,
        ce0 => MatC_V_11_ce0,
        we0 => MatC_V_11_we0,
        d0 => MatC_V_11_d0,
        q0 => MatC_V_11_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_address1,
        ce1 => MatC_V_11_ce1,
        q1 => MatC_V_11_q1);

    MatC_V_12_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_12_address0,
        ce0 => MatC_V_12_ce0,
        we0 => MatC_V_12_we0,
        d0 => MatC_V_12_d0,
        q0 => MatC_V_12_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_address1,
        ce1 => MatC_V_12_ce1,
        q1 => MatC_V_12_q1);

    MatC_V_13_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_13_address0,
        ce0 => MatC_V_13_ce0,
        we0 => MatC_V_13_we0,
        d0 => MatC_V_13_d0,
        q0 => MatC_V_13_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_address1,
        ce1 => MatC_V_13_ce1,
        q1 => MatC_V_13_q1);

    MatC_V_14_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_14_address0,
        ce0 => MatC_V_14_ce0,
        we0 => MatC_V_14_we0,
        d0 => MatC_V_14_d0,
        q0 => MatC_V_14_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_address1,
        ce1 => MatC_V_14_ce1,
        q1 => MatC_V_14_q1);

    MatC_V_15_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_15_address0,
        ce0 => MatC_V_15_ce0,
        we0 => MatC_V_15_we0,
        d0 => MatC_V_15_d0,
        q0 => MatC_V_15_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_address1,
        ce1 => MatC_V_15_ce1,
        q1 => MatC_V_15_q1);

    MatC_V_16_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_16_address0,
        ce0 => MatC_V_16_ce0,
        we0 => MatC_V_16_we0,
        d0 => MatC_V_16_d0,
        q0 => MatC_V_16_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_address1,
        ce1 => MatC_V_16_ce1,
        q1 => MatC_V_16_q1);

    MatC_V_17_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_17_address0,
        ce0 => MatC_V_17_ce0,
        we0 => MatC_V_17_we0,
        d0 => MatC_V_17_d0,
        q0 => MatC_V_17_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_address1,
        ce1 => MatC_V_17_ce1,
        q1 => MatC_V_17_q1);

    MatC_V_18_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_18_address0,
        ce0 => MatC_V_18_ce0,
        we0 => MatC_V_18_we0,
        d0 => MatC_V_18_d0,
        q0 => MatC_V_18_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_address1,
        ce1 => MatC_V_18_ce1,
        q1 => MatC_V_18_q1);

    MatC_V_19_U : component real_matmul_MatC_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => MatC_V_19_address0,
        ce0 => MatC_V_19_ce0,
        we0 => MatC_V_19_we0,
        d0 => MatC_V_19_d0,
        q0 => MatC_V_19_q0,
        address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_address1,
        ce1 => MatC_V_19_ce1,
        q1 => MatC_V_19_q1);

    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349 : component real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start,
        ap_done => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_done,
        ap_idle => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_ready,
        m_axi_mem_AWVALID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        MatA_V_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_address0,
        MatA_V_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_ce0,
        MatA_V_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_we0,
        MatA_V_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_d0,
        MatA_V_1_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_address0,
        MatA_V_1_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_ce0,
        MatA_V_1_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_we0,
        MatA_V_1_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_d0,
        MatA_V_2_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_address0,
        MatA_V_2_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_ce0,
        MatA_V_2_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_we0,
        MatA_V_2_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_d0,
        MatA_V_3_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_address0,
        MatA_V_3_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_ce0,
        MatA_V_3_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_we0,
        MatA_V_3_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_d0,
        MatA_V_4_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_address0,
        MatA_V_4_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_ce0,
        MatA_V_4_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_we0,
        MatA_V_4_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_d0,
        MatA_V_5_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_address0,
        MatA_V_5_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_ce0,
        MatA_V_5_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_we0,
        MatA_V_5_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_d0,
        MatA_V_6_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_address0,
        MatA_V_6_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_ce0,
        MatA_V_6_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_we0,
        MatA_V_6_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_d0,
        MatA_V_7_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_address0,
        MatA_V_7_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_ce0,
        MatA_V_7_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_we0,
        MatA_V_7_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_d0,
        MatA_V_8_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_address0,
        MatA_V_8_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_ce0,
        MatA_V_8_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_we0,
        MatA_V_8_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_d0,
        MatA_V_9_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_address0,
        MatA_V_9_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_ce0,
        MatA_V_9_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_we0,
        MatA_V_9_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_d0,
        MatA_V_10_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_address0,
        MatA_V_10_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_ce0,
        MatA_V_10_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_we0,
        MatA_V_10_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_d0,
        MatA_V_11_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_address0,
        MatA_V_11_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_ce0,
        MatA_V_11_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_we0,
        MatA_V_11_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_d0,
        MatA_V_12_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_address0,
        MatA_V_12_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_ce0,
        MatA_V_12_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_we0,
        MatA_V_12_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_d0,
        MatA_V_13_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_address0,
        MatA_V_13_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_ce0,
        MatA_V_13_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_we0,
        MatA_V_13_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_d0,
        MatA_V_14_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_address0,
        MatA_V_14_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_ce0,
        MatA_V_14_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_we0,
        MatA_V_14_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_d0,
        MatA_V_15_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_address0,
        MatA_V_15_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_ce0,
        MatA_V_15_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_we0,
        MatA_V_15_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_d0,
        MatA_V_16_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_address0,
        MatA_V_16_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_ce0,
        MatA_V_16_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_we0,
        MatA_V_16_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_d0,
        MatA_V_17_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_address0,
        MatA_V_17_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_ce0,
        MatA_V_17_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_we0,
        MatA_V_17_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_d0,
        MatA_V_18_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_address0,
        MatA_V_18_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_ce0,
        MatA_V_18_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_we0,
        MatA_V_18_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_d0,
        MatA_V_19_address0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_address0,
        MatA_V_19_ce0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_ce0,
        MatA_V_19_we0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_we0,
        MatA_V_19_d0 => grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_d0,
        MatA_DRAM => MatA_DRAM_read_reg_605,
        trunc_ln => trunc_ln39_reg_610);

    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398 : component real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start,
        ap_done => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_done,
        ap_idle => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_ready,
        MatC_V_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_address0,
        MatC_V_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_ce0,
        MatC_V_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_we0,
        MatC_V_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_d0,
        MatC_V_1_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_address0,
        MatC_V_1_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_ce0,
        MatC_V_1_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_we0,
        MatC_V_1_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_d0,
        MatC_V_2_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_address0,
        MatC_V_2_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_ce0,
        MatC_V_2_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_we0,
        MatC_V_2_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_d0,
        MatC_V_3_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_address0,
        MatC_V_3_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_ce0,
        MatC_V_3_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_we0,
        MatC_V_3_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_d0,
        MatC_V_4_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_address0,
        MatC_V_4_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_ce0,
        MatC_V_4_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_we0,
        MatC_V_4_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_d0,
        MatC_V_5_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_address0,
        MatC_V_5_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_ce0,
        MatC_V_5_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_we0,
        MatC_V_5_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_d0,
        MatC_V_6_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_address0,
        MatC_V_6_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_ce0,
        MatC_V_6_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_we0,
        MatC_V_6_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_d0,
        MatC_V_7_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_address0,
        MatC_V_7_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_ce0,
        MatC_V_7_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_we0,
        MatC_V_7_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_d0,
        MatC_V_8_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_address0,
        MatC_V_8_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_ce0,
        MatC_V_8_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_we0,
        MatC_V_8_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_d0,
        MatC_V_9_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_address0,
        MatC_V_9_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_ce0,
        MatC_V_9_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_we0,
        MatC_V_9_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_d0,
        MatC_V_10_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_address0,
        MatC_V_10_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_ce0,
        MatC_V_10_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_we0,
        MatC_V_10_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_d0,
        MatC_V_11_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_address0,
        MatC_V_11_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_ce0,
        MatC_V_11_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_we0,
        MatC_V_11_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_d0,
        MatC_V_12_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_address0,
        MatC_V_12_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_ce0,
        MatC_V_12_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_we0,
        MatC_V_12_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_d0,
        MatC_V_13_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_address0,
        MatC_V_13_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_ce0,
        MatC_V_13_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_we0,
        MatC_V_13_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_d0,
        MatC_V_14_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_address0,
        MatC_V_14_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_ce0,
        MatC_V_14_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_we0,
        MatC_V_14_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_d0,
        MatC_V_15_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_address0,
        MatC_V_15_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_ce0,
        MatC_V_15_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_we0,
        MatC_V_15_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_d0,
        MatC_V_16_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_address0,
        MatC_V_16_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_ce0,
        MatC_V_16_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_we0,
        MatC_V_16_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_d0,
        MatC_V_17_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_address0,
        MatC_V_17_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_ce0,
        MatC_V_17_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_we0,
        MatC_V_17_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_d0,
        MatC_V_18_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_address0,
        MatC_V_18_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_ce0,
        MatC_V_18_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_we0,
        MatC_V_18_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_d0,
        MatC_V_19_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_address0,
        MatC_V_19_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_ce0,
        MatC_V_19_we0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_we0,
        MatC_V_19_d0 => grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_d0);

    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442 : component real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start,
        ap_done => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_done,
        ap_idle => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_ready,
        m_axi_mem_AWVALID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => mem_ARREADY,
        m_axi_mem_ARADDR => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => mem_RVALID,
        m_axi_mem_RREADY => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_RREADY,
        m_axi_mem_RDATA => mem_RDATA,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => mem_RFIFONUM,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln45 => trunc_ln1_reg_615,
        MatB_V_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_address0,
        MatB_V_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_ce0,
        MatB_V_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_we0,
        MatB_V_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_d0,
        MatB_V_1_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_address0,
        MatB_V_1_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_ce0,
        MatB_V_1_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_we0,
        MatB_V_1_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_d0,
        MatB_V_2_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_address0,
        MatB_V_2_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_ce0,
        MatB_V_2_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_we0,
        MatB_V_2_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_d0,
        MatB_V_3_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_address0,
        MatB_V_3_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_ce0,
        MatB_V_3_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_we0,
        MatB_V_3_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_d0,
        MatB_V_4_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_address0,
        MatB_V_4_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_ce0,
        MatB_V_4_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_we0,
        MatB_V_4_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_d0,
        MatB_V_5_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_address0,
        MatB_V_5_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_ce0,
        MatB_V_5_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_we0,
        MatB_V_5_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_d0,
        MatB_V_6_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_address0,
        MatB_V_6_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_ce0,
        MatB_V_6_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_we0,
        MatB_V_6_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_d0,
        MatB_V_7_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_address0,
        MatB_V_7_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_ce0,
        MatB_V_7_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_we0,
        MatB_V_7_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_d0,
        MatB_V_8_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_address0,
        MatB_V_8_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_ce0,
        MatB_V_8_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_we0,
        MatB_V_8_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_d0,
        MatB_V_9_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_address0,
        MatB_V_9_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_ce0,
        MatB_V_9_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_we0,
        MatB_V_9_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_d0,
        MatB_V_10_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_address0,
        MatB_V_10_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_ce0,
        MatB_V_10_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_we0,
        MatB_V_10_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_d0,
        MatB_V_11_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_address0,
        MatB_V_11_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_ce0,
        MatB_V_11_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_we0,
        MatB_V_11_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_d0,
        MatB_V_12_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_address0,
        MatB_V_12_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_ce0,
        MatB_V_12_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_we0,
        MatB_V_12_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_d0,
        MatB_V_13_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_address0,
        MatB_V_13_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_ce0,
        MatB_V_13_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_we0,
        MatB_V_13_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_d0,
        MatB_V_14_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_address0,
        MatB_V_14_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_ce0,
        MatB_V_14_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_we0,
        MatB_V_14_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_d0,
        MatB_V_15_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_address0,
        MatB_V_15_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_ce0,
        MatB_V_15_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_we0,
        MatB_V_15_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_d0,
        MatB_V_16_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_address0,
        MatB_V_16_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_ce0,
        MatB_V_16_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_we0,
        MatB_V_16_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_d0,
        MatB_V_17_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_address0,
        MatB_V_17_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_ce0,
        MatB_V_17_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_we0,
        MatB_V_17_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_d0,
        MatB_V_18_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_address0,
        MatB_V_18_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_ce0,
        MatB_V_18_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_we0,
        MatB_V_18_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_d0,
        MatB_V_19_address0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_address0,
        MatB_V_19_ce0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_ce0,
        MatB_V_19_we0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_we0,
        MatB_V_19_d0 => grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_d0);

    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469 : component real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start,
        ap_done => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done,
        ap_idle => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_ready,
        MatB_V_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address0,
        MatB_V_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce0,
        MatB_V_q0 => MatB_V_q0,
        MatB_V_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address1,
        MatB_V_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce1,
        MatB_V_q1 => MatB_V_q1,
        MatB_V_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address2,
        MatB_V_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce2,
        MatB_V_q2 => MatB_V_q2,
        MatB_V_1_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address0,
        MatB_V_1_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce0,
        MatB_V_1_q0 => MatB_V_1_q0,
        MatB_V_1_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address1,
        MatB_V_1_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce1,
        MatB_V_1_q1 => MatB_V_1_q1,
        MatB_V_1_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address2,
        MatB_V_1_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce2,
        MatB_V_1_q2 => MatB_V_1_q2,
        MatB_V_2_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address0,
        MatB_V_2_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce0,
        MatB_V_2_q0 => MatB_V_2_q0,
        MatB_V_2_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address1,
        MatB_V_2_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce1,
        MatB_V_2_q1 => MatB_V_2_q1,
        MatB_V_2_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address2,
        MatB_V_2_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce2,
        MatB_V_2_q2 => MatB_V_2_q2,
        MatB_V_3_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address0,
        MatB_V_3_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce0,
        MatB_V_3_q0 => MatB_V_3_q0,
        MatB_V_3_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address1,
        MatB_V_3_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce1,
        MatB_V_3_q1 => MatB_V_3_q1,
        MatB_V_3_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address2,
        MatB_V_3_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce2,
        MatB_V_3_q2 => MatB_V_3_q2,
        MatB_V_4_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address0,
        MatB_V_4_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce0,
        MatB_V_4_q0 => MatB_V_4_q0,
        MatB_V_4_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address1,
        MatB_V_4_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce1,
        MatB_V_4_q1 => MatB_V_4_q1,
        MatB_V_4_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address2,
        MatB_V_4_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce2,
        MatB_V_4_q2 => MatB_V_4_q2,
        MatB_V_5_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address0,
        MatB_V_5_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce0,
        MatB_V_5_q0 => MatB_V_5_q0,
        MatB_V_5_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address1,
        MatB_V_5_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce1,
        MatB_V_5_q1 => MatB_V_5_q1,
        MatB_V_5_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address2,
        MatB_V_5_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce2,
        MatB_V_5_q2 => MatB_V_5_q2,
        MatB_V_6_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address0,
        MatB_V_6_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce0,
        MatB_V_6_q0 => MatB_V_6_q0,
        MatB_V_6_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address1,
        MatB_V_6_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce1,
        MatB_V_6_q1 => MatB_V_6_q1,
        MatB_V_6_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address2,
        MatB_V_6_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce2,
        MatB_V_6_q2 => MatB_V_6_q2,
        MatB_V_7_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address0,
        MatB_V_7_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce0,
        MatB_V_7_q0 => MatB_V_7_q0,
        MatB_V_7_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address1,
        MatB_V_7_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce1,
        MatB_V_7_q1 => MatB_V_7_q1,
        MatB_V_7_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address2,
        MatB_V_7_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce2,
        MatB_V_7_q2 => MatB_V_7_q2,
        MatB_V_8_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address0,
        MatB_V_8_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce0,
        MatB_V_8_q0 => MatB_V_8_q0,
        MatB_V_8_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address1,
        MatB_V_8_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce1,
        MatB_V_8_q1 => MatB_V_8_q1,
        MatB_V_8_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address2,
        MatB_V_8_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce2,
        MatB_V_8_q2 => MatB_V_8_q2,
        MatB_V_9_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address0,
        MatB_V_9_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce0,
        MatB_V_9_q0 => MatB_V_9_q0,
        MatB_V_9_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address1,
        MatB_V_9_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce1,
        MatB_V_9_q1 => MatB_V_9_q1,
        MatB_V_9_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address2,
        MatB_V_9_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce2,
        MatB_V_9_q2 => MatB_V_9_q2,
        MatB_V_10_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address0,
        MatB_V_10_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce0,
        MatB_V_10_q0 => MatB_V_10_q0,
        MatB_V_10_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address1,
        MatB_V_10_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce1,
        MatB_V_10_q1 => MatB_V_10_q1,
        MatB_V_10_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address2,
        MatB_V_10_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce2,
        MatB_V_10_q2 => MatB_V_10_q2,
        MatB_V_11_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address0,
        MatB_V_11_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce0,
        MatB_V_11_q0 => MatB_V_11_q0,
        MatB_V_11_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address1,
        MatB_V_11_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce1,
        MatB_V_11_q1 => MatB_V_11_q1,
        MatB_V_11_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address2,
        MatB_V_11_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce2,
        MatB_V_11_q2 => MatB_V_11_q2,
        MatB_V_12_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address0,
        MatB_V_12_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce0,
        MatB_V_12_q0 => MatB_V_12_q0,
        MatB_V_12_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address1,
        MatB_V_12_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce1,
        MatB_V_12_q1 => MatB_V_12_q1,
        MatB_V_12_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address2,
        MatB_V_12_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce2,
        MatB_V_12_q2 => MatB_V_12_q2,
        MatB_V_13_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address0,
        MatB_V_13_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce0,
        MatB_V_13_q0 => MatB_V_13_q0,
        MatB_V_13_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address1,
        MatB_V_13_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce1,
        MatB_V_13_q1 => MatB_V_13_q1,
        MatB_V_13_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address2,
        MatB_V_13_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce2,
        MatB_V_13_q2 => MatB_V_13_q2,
        MatB_V_14_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address0,
        MatB_V_14_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce0,
        MatB_V_14_q0 => MatB_V_14_q0,
        MatB_V_14_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address1,
        MatB_V_14_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce1,
        MatB_V_14_q1 => MatB_V_14_q1,
        MatB_V_14_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address2,
        MatB_V_14_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce2,
        MatB_V_14_q2 => MatB_V_14_q2,
        MatB_V_15_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address0,
        MatB_V_15_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce0,
        MatB_V_15_q0 => MatB_V_15_q0,
        MatB_V_15_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address1,
        MatB_V_15_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce1,
        MatB_V_15_q1 => MatB_V_15_q1,
        MatB_V_15_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address2,
        MatB_V_15_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce2,
        MatB_V_15_q2 => MatB_V_15_q2,
        MatB_V_16_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address0,
        MatB_V_16_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce0,
        MatB_V_16_q0 => MatB_V_16_q0,
        MatB_V_16_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address1,
        MatB_V_16_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce1,
        MatB_V_16_q1 => MatB_V_16_q1,
        MatB_V_16_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address2,
        MatB_V_16_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce2,
        MatB_V_16_q2 => MatB_V_16_q2,
        MatB_V_17_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address0,
        MatB_V_17_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce0,
        MatB_V_17_q0 => MatB_V_17_q0,
        MatB_V_17_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address1,
        MatB_V_17_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce1,
        MatB_V_17_q1 => MatB_V_17_q1,
        MatB_V_17_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address2,
        MatB_V_17_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce2,
        MatB_V_17_q2 => MatB_V_17_q2,
        MatB_V_18_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address0,
        MatB_V_18_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce0,
        MatB_V_18_q0 => MatB_V_18_q0,
        MatB_V_18_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address1,
        MatB_V_18_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce1,
        MatB_V_18_q1 => MatB_V_18_q1,
        MatB_V_18_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address2,
        MatB_V_18_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce2,
        MatB_V_18_q2 => MatB_V_18_q2,
        MatB_V_19_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address0,
        MatB_V_19_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce0,
        MatB_V_19_q0 => MatB_V_19_q0,
        MatB_V_19_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address1,
        MatB_V_19_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce1,
        MatB_V_19_q1 => MatB_V_19_q1,
        MatB_V_19_address2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address2,
        MatB_V_19_ce2 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce2,
        MatB_V_19_q2 => MatB_V_19_q2,
        MatA_V_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_address0,
        MatA_V_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_ce0,
        MatA_V_q0 => MatA_V_q0,
        MatA_V_1_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_1_address0,
        MatA_V_1_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_1_ce0,
        MatA_V_1_q0 => MatA_V_1_q0,
        MatA_V_2_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_2_address0,
        MatA_V_2_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_2_ce0,
        MatA_V_2_q0 => MatA_V_2_q0,
        MatA_V_3_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_3_address0,
        MatA_V_3_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_3_ce0,
        MatA_V_3_q0 => MatA_V_3_q0,
        MatA_V_4_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_4_address0,
        MatA_V_4_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_4_ce0,
        MatA_V_4_q0 => MatA_V_4_q0,
        MatA_V_5_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_5_address0,
        MatA_V_5_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_5_ce0,
        MatA_V_5_q0 => MatA_V_5_q0,
        MatA_V_6_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_6_address0,
        MatA_V_6_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_6_ce0,
        MatA_V_6_q0 => MatA_V_6_q0,
        MatA_V_7_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_7_address0,
        MatA_V_7_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_7_ce0,
        MatA_V_7_q0 => MatA_V_7_q0,
        MatA_V_8_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_8_address0,
        MatA_V_8_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_8_ce0,
        MatA_V_8_q0 => MatA_V_8_q0,
        MatA_V_9_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_9_address0,
        MatA_V_9_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_9_ce0,
        MatA_V_9_q0 => MatA_V_9_q0,
        MatA_V_10_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_10_address0,
        MatA_V_10_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_10_ce0,
        MatA_V_10_q0 => MatA_V_10_q0,
        MatA_V_11_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_11_address0,
        MatA_V_11_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_11_ce0,
        MatA_V_11_q0 => MatA_V_11_q0,
        MatA_V_12_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_12_address0,
        MatA_V_12_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_12_ce0,
        MatA_V_12_q0 => MatA_V_12_q0,
        MatA_V_13_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_13_address0,
        MatA_V_13_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_13_ce0,
        MatA_V_13_q0 => MatA_V_13_q0,
        MatA_V_14_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_14_address0,
        MatA_V_14_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_14_ce0,
        MatA_V_14_q0 => MatA_V_14_q0,
        MatA_V_15_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_15_address0,
        MatA_V_15_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_15_ce0,
        MatA_V_15_q0 => MatA_V_15_q0,
        MatA_V_16_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_16_address0,
        MatA_V_16_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_16_ce0,
        MatA_V_16_q0 => MatA_V_16_q0,
        MatA_V_17_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_17_address0,
        MatA_V_17_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_17_ce0,
        MatA_V_17_q0 => MatA_V_17_q0,
        MatA_V_18_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_18_address0,
        MatA_V_18_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_18_ce0,
        MatA_V_18_q0 => MatA_V_18_q0,
        MatA_V_19_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_19_address0,
        MatA_V_19_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_19_ce0,
        MatA_V_19_q0 => MatA_V_19_q0,
        MatC_V_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_address0,
        MatC_V_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_ce0,
        MatC_V_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_we0,
        MatC_V_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_d0,
        MatC_V_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_address1,
        MatC_V_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_ce1,
        MatC_V_q1 => MatC_V_q1,
        MatC_V_1_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_address0,
        MatC_V_1_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_ce0,
        MatC_V_1_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_we0,
        MatC_V_1_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_d0,
        MatC_V_1_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_address1,
        MatC_V_1_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_ce1,
        MatC_V_1_q1 => MatC_V_1_q1,
        MatC_V_2_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_address0,
        MatC_V_2_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_ce0,
        MatC_V_2_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_we0,
        MatC_V_2_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_d0,
        MatC_V_2_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_address1,
        MatC_V_2_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_ce1,
        MatC_V_2_q1 => MatC_V_2_q1,
        MatC_V_3_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_address0,
        MatC_V_3_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_ce0,
        MatC_V_3_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_we0,
        MatC_V_3_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_d0,
        MatC_V_3_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_address1,
        MatC_V_3_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_ce1,
        MatC_V_3_q1 => MatC_V_3_q1,
        MatC_V_4_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_address0,
        MatC_V_4_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_ce0,
        MatC_V_4_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_we0,
        MatC_V_4_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_d0,
        MatC_V_4_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_address1,
        MatC_V_4_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_ce1,
        MatC_V_4_q1 => MatC_V_4_q1,
        MatC_V_5_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_address0,
        MatC_V_5_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_ce0,
        MatC_V_5_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_we0,
        MatC_V_5_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_d0,
        MatC_V_5_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_address1,
        MatC_V_5_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_ce1,
        MatC_V_5_q1 => MatC_V_5_q1,
        MatC_V_6_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_address0,
        MatC_V_6_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_ce0,
        MatC_V_6_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_we0,
        MatC_V_6_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_d0,
        MatC_V_6_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_address1,
        MatC_V_6_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_ce1,
        MatC_V_6_q1 => MatC_V_6_q1,
        MatC_V_7_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_address0,
        MatC_V_7_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_ce0,
        MatC_V_7_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_we0,
        MatC_V_7_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_d0,
        MatC_V_7_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_address1,
        MatC_V_7_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_ce1,
        MatC_V_7_q1 => MatC_V_7_q1,
        MatC_V_8_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_address0,
        MatC_V_8_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_ce0,
        MatC_V_8_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_we0,
        MatC_V_8_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_d0,
        MatC_V_8_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_address1,
        MatC_V_8_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_ce1,
        MatC_V_8_q1 => MatC_V_8_q1,
        MatC_V_9_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_address0,
        MatC_V_9_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_ce0,
        MatC_V_9_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_we0,
        MatC_V_9_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_d0,
        MatC_V_9_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_address1,
        MatC_V_9_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_ce1,
        MatC_V_9_q1 => MatC_V_9_q1,
        MatC_V_10_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_address0,
        MatC_V_10_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_ce0,
        MatC_V_10_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_we0,
        MatC_V_10_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_d0,
        MatC_V_10_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_address1,
        MatC_V_10_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_ce1,
        MatC_V_10_q1 => MatC_V_10_q1,
        MatC_V_11_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_address0,
        MatC_V_11_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_ce0,
        MatC_V_11_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_we0,
        MatC_V_11_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_d0,
        MatC_V_11_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_address1,
        MatC_V_11_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_ce1,
        MatC_V_11_q1 => MatC_V_11_q1,
        MatC_V_12_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_address0,
        MatC_V_12_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_ce0,
        MatC_V_12_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_we0,
        MatC_V_12_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_d0,
        MatC_V_12_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_address1,
        MatC_V_12_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_ce1,
        MatC_V_12_q1 => MatC_V_12_q1,
        MatC_V_13_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_address0,
        MatC_V_13_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_ce0,
        MatC_V_13_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_we0,
        MatC_V_13_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_d0,
        MatC_V_13_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_address1,
        MatC_V_13_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_ce1,
        MatC_V_13_q1 => MatC_V_13_q1,
        MatC_V_14_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_address0,
        MatC_V_14_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_ce0,
        MatC_V_14_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_we0,
        MatC_V_14_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_d0,
        MatC_V_14_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_address1,
        MatC_V_14_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_ce1,
        MatC_V_14_q1 => MatC_V_14_q1,
        MatC_V_15_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_address0,
        MatC_V_15_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_ce0,
        MatC_V_15_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_we0,
        MatC_V_15_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_d0,
        MatC_V_15_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_address1,
        MatC_V_15_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_ce1,
        MatC_V_15_q1 => MatC_V_15_q1,
        MatC_V_16_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_address0,
        MatC_V_16_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_ce0,
        MatC_V_16_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_we0,
        MatC_V_16_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_d0,
        MatC_V_16_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_address1,
        MatC_V_16_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_ce1,
        MatC_V_16_q1 => MatC_V_16_q1,
        MatC_V_17_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_address0,
        MatC_V_17_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_ce0,
        MatC_V_17_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_we0,
        MatC_V_17_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_d0,
        MatC_V_17_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_address1,
        MatC_V_17_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_ce1,
        MatC_V_17_q1 => MatC_V_17_q1,
        MatC_V_18_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_address0,
        MatC_V_18_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_ce0,
        MatC_V_18_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_we0,
        MatC_V_18_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_d0,
        MatC_V_18_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_address1,
        MatC_V_18_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_ce1,
        MatC_V_18_q1 => MatC_V_18_q1,
        MatC_V_19_address0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_address0,
        MatC_V_19_ce0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_ce0,
        MatC_V_19_we0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_we0,
        MatC_V_19_d0 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_d0,
        MatC_V_19_address1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_address1,
        MatC_V_19_ce1 => grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_ce1,
        MatC_V_19_q1 => MatC_V_19_q1);

    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533 : component real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start,
        ap_done => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_done,
        ap_idle => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_idle,
        ap_ready => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_ready,
        m_axi_mem_AWVALID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => mem_AWREADY,
        m_axi_mem_AWADDR => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WVALID,
        m_axi_mem_WREADY => mem_WREADY,
        m_axi_mem_WDATA => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => ap_const_logic_0,
        m_axi_mem_ARADDR => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => ap_const_logic_0,
        m_axi_mem_RREADY => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_RREADY,
        m_axi_mem_RDATA => ap_const_lv128_lc_1,
        m_axi_mem_RLAST => ap_const_logic_0,
        m_axi_mem_RID => ap_const_lv1_0,
        m_axi_mem_RFIFONUM => ap_const_lv9_0,
        m_axi_mem_RUSER => ap_const_lv1_0,
        m_axi_mem_RRESP => ap_const_lv2_0,
        m_axi_mem_BVALID => mem_BVALID,
        m_axi_mem_BREADY => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        sext_ln86 => trunc_ln3_reg_621,
        MatC_V_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_address0,
        MatC_V_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_ce0,
        MatC_V_q0 => MatC_V_q0,
        MatC_V_1_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_1_address0,
        MatC_V_1_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_1_ce0,
        MatC_V_1_q0 => MatC_V_1_q0,
        MatC_V_2_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_2_address0,
        MatC_V_2_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_2_ce0,
        MatC_V_2_q0 => MatC_V_2_q0,
        MatC_V_3_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_3_address0,
        MatC_V_3_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_3_ce0,
        MatC_V_3_q0 => MatC_V_3_q0,
        MatC_V_4_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_4_address0,
        MatC_V_4_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_4_ce0,
        MatC_V_4_q0 => MatC_V_4_q0,
        MatC_V_5_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_5_address0,
        MatC_V_5_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_5_ce0,
        MatC_V_5_q0 => MatC_V_5_q0,
        MatC_V_6_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_6_address0,
        MatC_V_6_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_6_ce0,
        MatC_V_6_q0 => MatC_V_6_q0,
        MatC_V_7_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_7_address0,
        MatC_V_7_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_7_ce0,
        MatC_V_7_q0 => MatC_V_7_q0,
        MatC_V_8_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_8_address0,
        MatC_V_8_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_8_ce0,
        MatC_V_8_q0 => MatC_V_8_q0,
        MatC_V_9_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_9_address0,
        MatC_V_9_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_9_ce0,
        MatC_V_9_q0 => MatC_V_9_q0,
        MatC_V_10_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_10_address0,
        MatC_V_10_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_10_ce0,
        MatC_V_10_q0 => MatC_V_10_q0,
        MatC_V_11_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_11_address0,
        MatC_V_11_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_11_ce0,
        MatC_V_11_q0 => MatC_V_11_q0,
        MatC_V_12_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_12_address0,
        MatC_V_12_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_12_ce0,
        MatC_V_12_q0 => MatC_V_12_q0,
        MatC_V_13_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_13_address0,
        MatC_V_13_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_13_ce0,
        MatC_V_13_q0 => MatC_V_13_q0,
        MatC_V_14_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_14_address0,
        MatC_V_14_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_14_ce0,
        MatC_V_14_q0 => MatC_V_14_q0,
        MatC_V_15_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_15_address0,
        MatC_V_15_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_15_ce0,
        MatC_V_15_q0 => MatC_V_15_q0,
        MatC_V_16_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_16_address0,
        MatC_V_16_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_16_ce0,
        MatC_V_16_q0 => MatC_V_16_q0,
        MatC_V_17_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_17_address0,
        MatC_V_17_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_17_ce0,
        MatC_V_17_q0 => MatC_V_17_q0,
        MatC_V_18_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_18_address0,
        MatC_V_18_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_18_ce0,
        MatC_V_18_q0 => MatC_V_18_q0,
        MatC_V_19_address0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_19_address0,
        MatC_V_19_ce0 => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_19_ce0,
        MatC_V_19_q0 => MatC_V_19_q0);

    control_s_axi_U : component real_matmul_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        MatA_DRAM => MatA_DRAM,
        MatB_DRAM => MatB_DRAM,
        MatC_DRAM => MatC_DRAM,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mem_m_axi_U : component real_matmul_mem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MEM_CACHE_VALUE,
        USER_DW => 128,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_mem_AWVALID,
        AWREADY => m_axi_mem_AWREADY,
        AWADDR => m_axi_mem_AWADDR,
        AWID => m_axi_mem_AWID,
        AWLEN => m_axi_mem_AWLEN,
        AWSIZE => m_axi_mem_AWSIZE,
        AWBURST => m_axi_mem_AWBURST,
        AWLOCK => m_axi_mem_AWLOCK,
        AWCACHE => m_axi_mem_AWCACHE,
        AWPROT => m_axi_mem_AWPROT,
        AWQOS => m_axi_mem_AWQOS,
        AWREGION => m_axi_mem_AWREGION,
        AWUSER => m_axi_mem_AWUSER,
        WVALID => m_axi_mem_WVALID,
        WREADY => m_axi_mem_WREADY,
        WDATA => m_axi_mem_WDATA,
        WSTRB => m_axi_mem_WSTRB,
        WLAST => m_axi_mem_WLAST,
        WID => m_axi_mem_WID,
        WUSER => m_axi_mem_WUSER,
        ARVALID => m_axi_mem_ARVALID,
        ARREADY => m_axi_mem_ARREADY,
        ARADDR => m_axi_mem_ARADDR,
        ARID => m_axi_mem_ARID,
        ARLEN => m_axi_mem_ARLEN,
        ARSIZE => m_axi_mem_ARSIZE,
        ARBURST => m_axi_mem_ARBURST,
        ARLOCK => m_axi_mem_ARLOCK,
        ARCACHE => m_axi_mem_ARCACHE,
        ARPROT => m_axi_mem_ARPROT,
        ARQOS => m_axi_mem_ARQOS,
        ARREGION => m_axi_mem_ARREGION,
        ARUSER => m_axi_mem_ARUSER,
        RVALID => m_axi_mem_RVALID,
        RREADY => m_axi_mem_RREADY,
        RDATA => m_axi_mem_RDATA,
        RLAST => m_axi_mem_RLAST,
        RID => m_axi_mem_RID,
        RUSER => m_axi_mem_RUSER,
        RRESP => m_axi_mem_RRESP,
        BVALID => m_axi_mem_BVALID,
        BREADY => m_axi_mem_BREADY,
        BRESP => m_axi_mem_BRESP,
        BID => m_axi_mem_BID,
        BUSER => m_axi_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => mem_ARVALID,
        I_ARREADY => mem_ARREADY,
        I_ARADDR => mem_ARADDR,
        I_ARLEN => mem_ARLEN,
        I_RVALID => mem_RVALID,
        I_RREADY => mem_RREADY,
        I_RDATA => mem_RDATA,
        I_RFIFONUM => mem_RFIFONUM,
        I_AWVALID => mem_AWVALID,
        I_AWREADY => mem_AWREADY,
        I_AWADDR => mem_AWADDR,
        I_AWLEN => mem_AWLEN,
        I_WVALID => mem_WVALID,
        I_WREADY => mem_WREADY,
        I_WDATA => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WDATA,
        I_WSTRB => grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WSTRB,
        I_BVALID => mem_BVALID,
        I_BREADY => mem_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state12) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_ready = ap_const_logic_1)) then 
                    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                MatA_DRAM_read_reg_605 <= MatA_DRAM;
                trunc_ln1_reg_615 <= MatB_DRAM(63 downto 4);
                trunc_ln39_reg_610 <= trunc_ln39_fu_560_p1;
                trunc_ln3_reg_621 <= MatC_DRAM(63 downto 4);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state20, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_done, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_done, mem_AWREADY, mem_ARREADY, mem_BVALID, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if ((not(((mem_AWREADY = ap_const_logic_0) or (grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    MatA_V_10_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_10_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_10_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_10_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_address0;
        else 
            MatA_V_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_10_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_10_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_10_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_10_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_ce0;
        else 
            MatA_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_10_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_10_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_10_we0;
        else 
            MatA_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_11_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_11_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_11_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_11_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_address0;
        else 
            MatA_V_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_11_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_11_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_11_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_11_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_ce0;
        else 
            MatA_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_11_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_11_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_11_we0;
        else 
            MatA_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_12_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_12_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_12_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_12_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_address0;
        else 
            MatA_V_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_12_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_12_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_12_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_12_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_ce0;
        else 
            MatA_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_12_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_12_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_12_we0;
        else 
            MatA_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_13_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_13_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_13_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_13_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_address0;
        else 
            MatA_V_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_13_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_13_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_13_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_13_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_ce0;
        else 
            MatA_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_13_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_13_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_13_we0;
        else 
            MatA_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_14_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_14_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_14_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_14_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_address0;
        else 
            MatA_V_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_14_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_14_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_14_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_14_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_ce0;
        else 
            MatA_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_14_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_14_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_14_we0;
        else 
            MatA_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_15_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_15_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_15_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_15_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_address0;
        else 
            MatA_V_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_15_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_15_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_15_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_15_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_ce0;
        else 
            MatA_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_15_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_15_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_15_we0;
        else 
            MatA_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_16_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_16_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_16_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_16_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_address0;
        else 
            MatA_V_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_16_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_16_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_16_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_16_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_ce0;
        else 
            MatA_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_16_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_16_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_16_we0;
        else 
            MatA_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_17_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_17_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_17_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_17_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_address0;
        else 
            MatA_V_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_17_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_17_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_17_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_17_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_ce0;
        else 
            MatA_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_17_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_17_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_17_we0;
        else 
            MatA_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_18_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_18_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_18_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_18_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_address0;
        else 
            MatA_V_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_18_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_18_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_18_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_18_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_ce0;
        else 
            MatA_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_18_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_18_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_18_we0;
        else 
            MatA_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_19_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_19_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_19_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_19_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_address0;
        else 
            MatA_V_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_19_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_19_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_19_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_19_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_ce0;
        else 
            MatA_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_19_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_19_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_19_we0;
        else 
            MatA_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_1_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_1_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_1_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_address0;
        else 
            MatA_V_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_1_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_1_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_1_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_ce0;
        else 
            MatA_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_1_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_1_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_1_we0;
        else 
            MatA_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_2_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_2_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_2_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_2_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_address0;
        else 
            MatA_V_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_2_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_2_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_2_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_2_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_ce0;
        else 
            MatA_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_2_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_2_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_2_we0;
        else 
            MatA_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_3_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_3_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_3_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_3_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_address0;
        else 
            MatA_V_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_3_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_3_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_3_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_3_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_ce0;
        else 
            MatA_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_3_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_3_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_3_we0;
        else 
            MatA_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_4_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_4_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_4_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_4_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_address0;
        else 
            MatA_V_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_4_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_4_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_4_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_4_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_ce0;
        else 
            MatA_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_4_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_4_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_4_we0;
        else 
            MatA_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_5_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_5_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_5_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_5_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_address0;
        else 
            MatA_V_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_5_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_5_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_5_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_5_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_ce0;
        else 
            MatA_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_5_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_5_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_5_we0;
        else 
            MatA_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_6_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_6_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_6_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_6_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_address0;
        else 
            MatA_V_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_6_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_6_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_6_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_6_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_ce0;
        else 
            MatA_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_6_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_6_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_6_we0;
        else 
            MatA_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_7_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_7_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_7_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_7_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_address0;
        else 
            MatA_V_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_7_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_7_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_7_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_7_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_ce0;
        else 
            MatA_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_7_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_7_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_7_we0;
        else 
            MatA_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_8_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_8_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_8_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_8_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_address0;
        else 
            MatA_V_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_8_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_8_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_8_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_8_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_ce0;
        else 
            MatA_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_8_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_8_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_8_we0;
        else 
            MatA_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_9_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_9_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_9_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_9_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_address0;
        else 
            MatA_V_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_9_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_9_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_9_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_9_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_ce0;
        else 
            MatA_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_9_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_9_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_9_we0;
        else 
            MatA_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_address0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_address0;
        else 
            MatA_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatA_V_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatA_V_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatA_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_ce0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_ce0;
        else 
            MatA_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatA_V_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatA_V_we0 <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_MatA_V_we0;
        else 
            MatA_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_10_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_10_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_10_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_address0;
        else 
            MatB_V_10_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_10_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_10_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_10_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_ce0;
        else 
            MatB_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_10_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_10_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce1;
        else 
            MatB_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_10_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_10_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_10_ce2;
        else 
            MatB_V_10_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_10_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_10_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_10_we0;
        else 
            MatB_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_11_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_11_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_11_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_address0;
        else 
            MatB_V_11_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_11_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_11_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_11_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_ce0;
        else 
            MatB_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_11_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_11_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce1;
        else 
            MatB_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_11_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_11_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_11_ce2;
        else 
            MatB_V_11_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_11_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_11_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_11_we0;
        else 
            MatB_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_12_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_12_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_12_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_address0;
        else 
            MatB_V_12_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_12_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_12_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_12_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_ce0;
        else 
            MatB_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_12_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_12_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce1;
        else 
            MatB_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_12_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_12_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_12_ce2;
        else 
            MatB_V_12_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_12_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_12_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_12_we0;
        else 
            MatB_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_13_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_13_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_13_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_address0;
        else 
            MatB_V_13_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_13_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_13_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_13_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_ce0;
        else 
            MatB_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_13_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_13_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce1;
        else 
            MatB_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_13_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_13_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_13_ce2;
        else 
            MatB_V_13_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_13_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_13_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_13_we0;
        else 
            MatB_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_14_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_14_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_14_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_address0;
        else 
            MatB_V_14_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_14_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_14_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_14_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_ce0;
        else 
            MatB_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_14_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_14_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce1;
        else 
            MatB_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_14_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_14_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_14_ce2;
        else 
            MatB_V_14_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_14_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_14_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_14_we0;
        else 
            MatB_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_15_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_15_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_15_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_address0;
        else 
            MatB_V_15_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_15_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_15_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_15_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_ce0;
        else 
            MatB_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_15_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_15_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce1;
        else 
            MatB_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_15_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_15_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_15_ce2;
        else 
            MatB_V_15_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_15_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_15_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_15_we0;
        else 
            MatB_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_16_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_16_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_16_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_address0;
        else 
            MatB_V_16_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_16_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_16_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_16_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_ce0;
        else 
            MatB_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_16_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_16_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce1;
        else 
            MatB_V_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_16_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_16_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_16_ce2;
        else 
            MatB_V_16_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_16_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_16_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_16_we0;
        else 
            MatB_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_17_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_17_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_17_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_address0;
        else 
            MatB_V_17_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_17_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_17_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_17_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_ce0;
        else 
            MatB_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_17_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_17_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce1;
        else 
            MatB_V_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_17_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_17_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_17_ce2;
        else 
            MatB_V_17_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_17_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_17_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_17_we0;
        else 
            MatB_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_18_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_18_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_18_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_address0;
        else 
            MatB_V_18_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_18_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_18_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_18_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_ce0;
        else 
            MatB_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_18_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_18_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce1;
        else 
            MatB_V_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_18_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_18_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_18_ce2;
        else 
            MatB_V_18_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_18_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_18_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_18_we0;
        else 
            MatB_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_19_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_19_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_19_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_address0;
        else 
            MatB_V_19_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_19_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_19_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_19_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_ce0;
        else 
            MatB_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_19_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_19_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce1;
        else 
            MatB_V_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_19_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_19_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_19_ce2;
        else 
            MatB_V_19_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_19_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_19_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_19_we0;
        else 
            MatB_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_1_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_1_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_address0;
        else 
            MatB_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_1_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_1_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_ce0;
        else 
            MatB_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_1_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce1;
        else 
            MatB_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_1_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_1_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_1_ce2;
        else 
            MatB_V_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_1_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_1_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_1_we0;
        else 
            MatB_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_2_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_2_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_2_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_address0;
        else 
            MatB_V_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_2_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_2_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_2_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_ce0;
        else 
            MatB_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_2_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_2_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce1;
        else 
            MatB_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_2_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_2_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_2_ce2;
        else 
            MatB_V_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_2_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_2_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_2_we0;
        else 
            MatB_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_3_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_3_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_3_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_address0;
        else 
            MatB_V_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_3_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_3_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_3_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_ce0;
        else 
            MatB_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_3_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_3_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce1;
        else 
            MatB_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_3_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_3_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_3_ce2;
        else 
            MatB_V_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_3_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_3_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_3_we0;
        else 
            MatB_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_4_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_4_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_4_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_address0;
        else 
            MatB_V_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_4_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_4_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_4_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_ce0;
        else 
            MatB_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_4_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_4_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce1;
        else 
            MatB_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_4_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_4_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_4_ce2;
        else 
            MatB_V_4_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_4_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_4_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_4_we0;
        else 
            MatB_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_5_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_5_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_5_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_address0;
        else 
            MatB_V_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_5_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_5_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_5_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_ce0;
        else 
            MatB_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_5_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_5_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce1;
        else 
            MatB_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_5_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_5_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_5_ce2;
        else 
            MatB_V_5_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_5_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_5_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_5_we0;
        else 
            MatB_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_6_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_6_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_6_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_address0;
        else 
            MatB_V_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_6_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_6_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_6_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_ce0;
        else 
            MatB_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_6_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_6_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce1;
        else 
            MatB_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_6_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_6_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_6_ce2;
        else 
            MatB_V_6_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_6_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_6_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_6_we0;
        else 
            MatB_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_7_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_7_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_7_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_address0;
        else 
            MatB_V_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_7_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_7_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_7_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_ce0;
        else 
            MatB_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_7_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_7_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce1;
        else 
            MatB_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_7_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_7_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_7_ce2;
        else 
            MatB_V_7_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_7_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_7_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_7_we0;
        else 
            MatB_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_8_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_8_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_8_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_address0;
        else 
            MatB_V_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_8_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_8_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_8_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_ce0;
        else 
            MatB_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_8_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_8_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce1;
        else 
            MatB_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_8_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_8_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_8_ce2;
        else 
            MatB_V_8_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_8_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_8_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_8_we0;
        else 
            MatB_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_9_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_9_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_9_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_address0;
        else 
            MatB_V_9_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_9_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_9_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_9_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_ce0;
        else 
            MatB_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_9_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_9_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce1;
        else 
            MatB_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_9_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_9_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_9_ce2;
        else 
            MatB_V_9_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_9_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_9_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_9_we0;
        else 
            MatB_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_address0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_address0;
        else 
            MatB_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    MatB_V_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_ce0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_ce0;
        else 
            MatB_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce1;
        else 
            MatB_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_ce2_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatB_V_ce2 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatB_V_ce2;
        else 
            MatB_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    MatB_V_we0_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            MatB_V_we0 <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_MatB_V_we0;
        else 
            MatB_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_10_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_10_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_10_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_10_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_10_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_address0;
        else 
            MatC_V_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_10_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_10_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_10_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_10_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_10_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_ce0;
        else 
            MatC_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_10_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_10_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_ce1;
        else 
            MatC_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_10_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_10_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_10_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_d0;
        else 
            MatC_V_10_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_10_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_10_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_10_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_10_we0;
        else 
            MatC_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_11_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_11_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_11_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_11_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_11_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_address0;
        else 
            MatC_V_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_11_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_11_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_11_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_11_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_11_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_ce0;
        else 
            MatC_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_11_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_11_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_ce1;
        else 
            MatC_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_11_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_11_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_11_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_d0;
        else 
            MatC_V_11_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_11_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_11_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_11_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_11_we0;
        else 
            MatC_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_12_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_12_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_12_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_12_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_12_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_address0;
        else 
            MatC_V_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_12_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_12_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_12_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_12_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_12_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_ce0;
        else 
            MatC_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_12_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_12_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_ce1;
        else 
            MatC_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_12_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_12_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_12_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_d0;
        else 
            MatC_V_12_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_12_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_12_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_12_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_12_we0;
        else 
            MatC_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_13_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_13_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_13_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_13_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_13_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_address0;
        else 
            MatC_V_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_13_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_13_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_13_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_13_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_13_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_ce0;
        else 
            MatC_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_13_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_13_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_ce1;
        else 
            MatC_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_13_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_13_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_13_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_d0;
        else 
            MatC_V_13_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_13_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_13_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_13_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_13_we0;
        else 
            MatC_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_14_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_14_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_14_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_14_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_14_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_address0;
        else 
            MatC_V_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_14_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_14_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_14_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_14_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_14_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_ce0;
        else 
            MatC_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_14_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_14_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_ce1;
        else 
            MatC_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_14_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_14_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_14_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_d0;
        else 
            MatC_V_14_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_14_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_14_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_14_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_14_we0;
        else 
            MatC_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_15_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_15_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_15_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_15_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_15_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_address0;
        else 
            MatC_V_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_15_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_15_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_15_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_15_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_15_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_ce0;
        else 
            MatC_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_15_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_15_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_ce1;
        else 
            MatC_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_15_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_15_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_15_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_d0;
        else 
            MatC_V_15_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_15_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_15_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_15_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_15_we0;
        else 
            MatC_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_16_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_16_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_16_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_16_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_16_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_address0;
        else 
            MatC_V_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_16_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_16_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_16_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_16_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_16_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_ce0;
        else 
            MatC_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_16_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_16_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_ce1;
        else 
            MatC_V_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_16_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_16_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_16_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_d0;
        else 
            MatC_V_16_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_16_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_16_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_16_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_16_we0;
        else 
            MatC_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_17_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_17_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_17_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_17_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_17_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_address0;
        else 
            MatC_V_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_17_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_17_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_17_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_17_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_17_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_ce0;
        else 
            MatC_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_17_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_17_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_ce1;
        else 
            MatC_V_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_17_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_17_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_17_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_d0;
        else 
            MatC_V_17_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_17_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_17_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_17_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_17_we0;
        else 
            MatC_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_18_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_18_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_18_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_18_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_18_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_address0;
        else 
            MatC_V_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_18_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_18_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_18_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_18_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_18_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_ce0;
        else 
            MatC_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_18_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_18_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_ce1;
        else 
            MatC_V_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_18_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_18_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_18_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_d0;
        else 
            MatC_V_18_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_18_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_18_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_18_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_18_we0;
        else 
            MatC_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_19_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_19_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_19_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_19_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_19_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_address0;
        else 
            MatC_V_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_19_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_19_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_19_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_19_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_19_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_ce0;
        else 
            MatC_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_19_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_19_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_ce1;
        else 
            MatC_V_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_19_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_19_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_19_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_d0;
        else 
            MatC_V_19_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_19_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_19_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_19_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_19_we0;
        else 
            MatC_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_1_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_1_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_1_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_address0;
        else 
            MatC_V_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_1_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_1_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_1_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_ce0;
        else 
            MatC_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_1_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_ce1;
        else 
            MatC_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_1_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_1_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_1_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_d0;
        else 
            MatC_V_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_1_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_1_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_1_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_1_we0;
        else 
            MatC_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_2_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_2_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_2_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_2_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_address0;
        else 
            MatC_V_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_2_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_2_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_2_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_2_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_ce0;
        else 
            MatC_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_2_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_2_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_ce1;
        else 
            MatC_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_2_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_2_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_2_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_d0;
        else 
            MatC_V_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_2_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_2_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_2_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_2_we0;
        else 
            MatC_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_3_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_3_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_3_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_3_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_address0;
        else 
            MatC_V_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_3_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_3_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_3_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_3_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_ce0;
        else 
            MatC_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_3_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_3_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_ce1;
        else 
            MatC_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_3_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_3_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_3_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_d0;
        else 
            MatC_V_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_3_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_3_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_3_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_3_we0;
        else 
            MatC_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_4_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_4_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_4_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_4_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_address0;
        else 
            MatC_V_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_4_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_4_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_4_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_4_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_ce0;
        else 
            MatC_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_4_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_4_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_ce1;
        else 
            MatC_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_4_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_4_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_4_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_d0;
        else 
            MatC_V_4_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_4_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_4_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_4_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_4_we0;
        else 
            MatC_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_5_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_5_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_5_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_5_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_address0;
        else 
            MatC_V_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_5_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_5_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_5_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_5_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_ce0;
        else 
            MatC_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_5_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_5_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_ce1;
        else 
            MatC_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_5_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_5_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_5_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_d0;
        else 
            MatC_V_5_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_5_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_5_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_5_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_5_we0;
        else 
            MatC_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_6_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_6_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_6_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_6_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_address0;
        else 
            MatC_V_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_6_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_6_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_6_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_6_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_ce0;
        else 
            MatC_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_6_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_6_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_ce1;
        else 
            MatC_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_6_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_6_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_6_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_d0;
        else 
            MatC_V_6_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_6_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_6_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_6_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_6_we0;
        else 
            MatC_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_7_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_7_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_7_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_7_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_address0;
        else 
            MatC_V_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_7_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_7_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_7_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_7_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_ce0;
        else 
            MatC_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_7_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_7_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_ce1;
        else 
            MatC_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_7_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_7_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_7_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_d0;
        else 
            MatC_V_7_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_7_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_7_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_7_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_7_we0;
        else 
            MatC_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_8_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_8_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_8_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_8_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_address0;
        else 
            MatC_V_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_8_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_8_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_8_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_8_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_ce0;
        else 
            MatC_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_8_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_8_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_ce1;
        else 
            MatC_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_8_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_8_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_8_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_d0;
        else 
            MatC_V_8_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_8_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_8_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_8_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_8_we0;
        else 
            MatC_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_9_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_9_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_9_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_9_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_9_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_address0;
        else 
            MatC_V_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_9_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_9_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_9_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_9_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_9_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_ce0;
        else 
            MatC_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_9_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_9_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_ce1;
        else 
            MatC_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_9_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_9_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_9_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_d0;
        else 
            MatC_V_9_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_9_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_9_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_9_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_9_we0;
        else 
            MatC_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_address0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_address0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_address0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_address0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_address0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_address0;
        else 
            MatC_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    MatC_V_ce0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_ce0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_ce0, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            MatC_V_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_MatC_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_ce0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_ce0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_ce0;
        else 
            MatC_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_ce1_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_ce1 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_ce1;
        else 
            MatC_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    MatC_V_d0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_d0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_d0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_d0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_d0;
        else 
            MatC_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MatC_V_we0_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_we0, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            MatC_V_we0 <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_MatC_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            MatC_V_we0 <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_MatC_V_we0;
        else 
            MatC_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_NS_fsm_state12 <= ap_NS_fsm(11);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_done)
    begin
        if ((grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done, mem_AWREADY)
    begin
        if (((mem_AWREADY = ap_const_logic_0) or (grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_done)
    begin
        if ((grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(mem_BVALID)
    begin
        if ((mem_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(mem_ARREADY)
    begin
        if ((mem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_done = ap_const_logic_0) or (grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state20, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, mem_BVALID)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_ap_start_reg;
    grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_ap_start_reg;
    grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start <= grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398_ap_start_reg;
    grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_ap_start_reg;
    grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start <= grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_start_reg;

    mem_ARADDR_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARADDR, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARADDR, mem_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln45_fu_585_p1)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            mem_ARADDR <= sext_ln45_fu_585_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARADDR <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARADDR <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARADDR;
        else 
            mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARLEN_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARLEN, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARLEN, mem_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            mem_ARLEN <= ap_const_lv32_EA6;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARLEN <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARLEN <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARLEN;
        else 
            mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_ARVALID_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARVALID, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARVALID, mem_ARREADY, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            mem_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_ARVALID <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_ARVALID <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_ARVALID;
        else 
            mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_AWADDR_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWADDR, mem_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15, sext_ln86_fu_595_p1)
    begin
        if ((not(((mem_AWREADY = ap_const_logic_0) or (grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            mem_AWADDR <= sext_ln86_fu_595_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            mem_AWADDR <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWADDR;
        else 
            mem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWLEN_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWLEN, mem_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((not(((mem_AWREADY = ap_const_logic_0) or (grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            mem_AWLEN <= ap_const_lv32_9C4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            mem_AWLEN <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWLEN;
        else 
            mem_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mem_AWVALID_assign_proc : process(ap_CS_fsm_state13, grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWVALID, mem_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((not(((mem_AWREADY = ap_const_logic_0) or (grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            mem_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            mem_AWVALID <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_AWVALID;
        else 
            mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_BREADY_assign_proc : process(ap_CS_fsm_state20, grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_BREADY, mem_BVALID, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            mem_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            mem_BREADY <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_BREADY;
        else 
            mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_RREADY, grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_RREADY, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            mem_RREADY <= grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442_m_axi_mem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            mem_RREADY <= grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349_m_axi_mem_RREADY;
        else 
            mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    mem_WVALID_assign_proc : process(grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WVALID, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            mem_WVALID <= grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533_m_axi_mem_WVALID;
        else 
            mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mem_blk_n_AR_assign_proc : process(m_axi_mem_ARREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mem_blk_n_AR <= m_axi_mem_ARREADY;
        else 
            mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_AW_assign_proc : process(m_axi_mem_AWREADY, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            mem_blk_n_AW <= m_axi_mem_AWREADY;
        else 
            mem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    mem_blk_n_B_assign_proc : process(m_axi_mem_BVALID, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            mem_blk_n_B <= m_axi_mem_BVALID;
        else 
            mem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

        sext_ln45_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_615),64));

        sext_ln86_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_621),64));

    trunc_ln39_fu_560_p1 <= MatA_DRAM(4 - 1 downto 0);
end behav;
