{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494009288896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494009288897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  5 15:34:48 2017 " "Processing started: Fri May  5 15:34:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494009288897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494009288897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2c -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2c -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494009288898 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494009289054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-Behavior " "Found design unit 1: display_7seg-Behavior" {  } { { "display_7seg.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/display_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494009289494 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/display_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494009289494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494009289494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divisor50Clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Divisor50Clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor50Clk-Behavior " "Found design unit 1: Divisor50Clk-Behavior" {  } { { "Divisor50Clk.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Divisor50Clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494009289495 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor50Clk " "Found entity 1: Divisor50Clk" {  } { { "Divisor50Clk.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Divisor50Clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494009289495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494009289495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorMod10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ContadorMod10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod10-Behavior " "Found design unit 1: ContadorMod10-Behavior" {  } { { "ContadorMod10.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/ContadorMod10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494009289496 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod10 " "Found entity 1: ContadorMod10" {  } { { "ContadorMod10.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/ContadorMod10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494009289496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494009289496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-Behavior " "Found design unit 1: Relogio-Behavior" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494009289496 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494009289496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494009289496 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494009289547 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Relogio.vhd(10) " "VHDL Signal Declaration warning at Relogio.vhd(10): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494009289549 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG Relogio.vhd(11) " "VHDL Signal Declaration warning at Relogio.vhd(11): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494009289549 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "load_enable Relogio.vhd(24) " "VHDL Signal Declaration warning at Relogio.vhd(24): used implicit default value for signal \"load_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cont_enable Relogio.vhd(25) " "VHDL Signal Declaration warning at Relogio.vhd(25): used implicit default value for signal \"cont_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unidade_seg_out Relogio.vhd(29) " "Verilog HDL or VHDL warning at Relogio.vhd(29): object \"unidade_seg_out\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dezena_seg_out Relogio.vhd(30) " "Verilog HDL or VHDL warning at Relogio.vhd(30): object \"dezena_seg_out\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unidade_min_out Relogio.vhd(31) " "Verilog HDL or VHDL warning at Relogio.vhd(31): object \"unidade_min_out\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dezena_min_out Relogio.vhd(32) " "Verilog HDL or VHDL warning at Relogio.vhd(32): object \"dezena_min_out\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unidade_hora_out Relogio.vhd(33) " "Verilog HDL or VHDL warning at Relogio.vhd(33): object \"unidade_hora_out\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dezena_hora_out Relogio.vhd(34) " "Verilog HDL or VHDL warning at Relogio.vhd(34): object \"dezena_hora_out\" assigned a value but never read" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display0_out Relogio.vhd(36) " "VHDL Signal Declaration warning at Relogio.vhd(36): used implicit default value for signal \"display0_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display1_out Relogio.vhd(37) " "VHDL Signal Declaration warning at Relogio.vhd(37): used implicit default value for signal \"display1_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494009289550 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display2_out Relogio.vhd(38) " "VHDL Signal Declaration warning at Relogio.vhd(38): used implicit default value for signal \"display2_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494009289551 "|Relogio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display3_out Relogio.vhd(39) " "VHDL Signal Declaration warning at Relogio.vhd(39): used implicit default value for signal \"display3_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1494009289551 "|Relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor50Clk Divisor50Clk:divisor_clk " "Elaborating entity \"Divisor50Clk\" for hierarchy \"Divisor50Clk:divisor_clk\"" {  } { { "Relogio.vhd" "divisor_clk" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494009289578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorMod10 ContadorMod10:unidade_seg " "Elaborating entity \"ContadorMod10\" for hierarchy \"ContadorMod10:unidade_seg\"" {  } { { "Relogio.vhd" "unidade_seg" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494009289583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7seg display_7seg:display_0 " "Elaborating entity \"display_7seg\" for hierarchy \"display_7seg:display_0\"" {  } { { "Relogio.vhd" "display_0" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494009289590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494009289964 "|Relogio|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494009289964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494009290071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 8/ex 2c/Relogio.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494009290112 "|Relogio|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494009290112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494009290113 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494009290113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494009290113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494009290121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  5 15:34:50 2017 " "Processing ended: Fri May  5 15:34:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494009290121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494009290121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494009290121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494009290121 ""}
