#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x175ed80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x175ef10 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17574c0 .functor NOT 1, L_0x17909a0, C4<0>, C4<0>, C4<0>;
L_0x1790730 .functor XOR 1, L_0x17905d0, L_0x1790690, C4<0>, C4<0>;
L_0x1790890 .functor XOR 1, L_0x1790730, L_0x17907f0, C4<0>, C4<0>;
v0x178d980_0 .net *"_ivl_10", 0 0, L_0x17907f0;  1 drivers
v0x178da80_0 .net *"_ivl_12", 0 0, L_0x1790890;  1 drivers
v0x178db60_0 .net *"_ivl_2", 0 0, L_0x1790530;  1 drivers
v0x178dc20_0 .net *"_ivl_4", 0 0, L_0x17905d0;  1 drivers
v0x178dd00_0 .net *"_ivl_6", 0 0, L_0x1790690;  1 drivers
v0x178de30_0 .net *"_ivl_8", 0 0, L_0x1790730;  1 drivers
v0x178df10_0 .net "a", 0 0, v0x178bb70_0;  1 drivers
v0x178dfb0_0 .net "b", 0 0, v0x178bc10_0;  1 drivers
v0x178e050_0 .net "c", 0 0, v0x178bcb0_0;  1 drivers
v0x178e0f0_0 .var "clk", 0 0;
v0x178e190_0 .net "d", 0 0, v0x178be20_0;  1 drivers
v0x178e230_0 .net "out_dut", 0 0, L_0x1790340;  1 drivers
v0x178e2d0_0 .net "out_ref", 0 0, L_0x178f2a0;  1 drivers
v0x178e370_0 .var/2u "stats1", 159 0;
v0x178e410_0 .var/2u "strobe", 0 0;
v0x178e4b0_0 .net "tb_match", 0 0, L_0x17909a0;  1 drivers
v0x178e570_0 .net "tb_mismatch", 0 0, L_0x17574c0;  1 drivers
v0x178e740_0 .net "wavedrom_enable", 0 0, v0x178bf10_0;  1 drivers
v0x178e7e0_0 .net "wavedrom_title", 511 0, v0x178bfb0_0;  1 drivers
L_0x1790530 .concat [ 1 0 0 0], L_0x178f2a0;
L_0x17905d0 .concat [ 1 0 0 0], L_0x178f2a0;
L_0x1790690 .concat [ 1 0 0 0], L_0x1790340;
L_0x17907f0 .concat [ 1 0 0 0], L_0x178f2a0;
L_0x17909a0 .cmp/eeq 1, L_0x1790530, L_0x1790890;
S_0x175f0a0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x175ef10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x175f820 .functor NOT 1, v0x178bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1757d80 .functor NOT 1, v0x178bc10_0, C4<0>, C4<0>, C4<0>;
L_0x178e9f0 .functor AND 1, L_0x175f820, L_0x1757d80, C4<1>, C4<1>;
L_0x178ea90 .functor NOT 1, v0x178be20_0, C4<0>, C4<0>, C4<0>;
L_0x178ebc0 .functor NOT 1, v0x178bb70_0, C4<0>, C4<0>, C4<0>;
L_0x178ecc0 .functor AND 1, L_0x178ea90, L_0x178ebc0, C4<1>, C4<1>;
L_0x178eda0 .functor OR 1, L_0x178e9f0, L_0x178ecc0, C4<0>, C4<0>;
L_0x178ee60 .functor AND 1, v0x178bb70_0, v0x178bcb0_0, C4<1>, C4<1>;
L_0x178ef20 .functor AND 1, L_0x178ee60, v0x178be20_0, C4<1>, C4<1>;
L_0x178efe0 .functor OR 1, L_0x178eda0, L_0x178ef20, C4<0>, C4<0>;
L_0x178f150 .functor AND 1, v0x178bc10_0, v0x178bcb0_0, C4<1>, C4<1>;
L_0x178f1c0 .functor AND 1, L_0x178f150, v0x178be20_0, C4<1>, C4<1>;
L_0x178f2a0 .functor OR 1, L_0x178efe0, L_0x178f1c0, C4<0>, C4<0>;
v0x1757730_0 .net *"_ivl_0", 0 0, L_0x175f820;  1 drivers
v0x17577d0_0 .net *"_ivl_10", 0 0, L_0x178ecc0;  1 drivers
v0x178a360_0 .net *"_ivl_12", 0 0, L_0x178eda0;  1 drivers
v0x178a420_0 .net *"_ivl_14", 0 0, L_0x178ee60;  1 drivers
v0x178a500_0 .net *"_ivl_16", 0 0, L_0x178ef20;  1 drivers
v0x178a630_0 .net *"_ivl_18", 0 0, L_0x178efe0;  1 drivers
v0x178a710_0 .net *"_ivl_2", 0 0, L_0x1757d80;  1 drivers
v0x178a7f0_0 .net *"_ivl_20", 0 0, L_0x178f150;  1 drivers
v0x178a8d0_0 .net *"_ivl_22", 0 0, L_0x178f1c0;  1 drivers
v0x178a9b0_0 .net *"_ivl_4", 0 0, L_0x178e9f0;  1 drivers
v0x178aa90_0 .net *"_ivl_6", 0 0, L_0x178ea90;  1 drivers
v0x178ab70_0 .net *"_ivl_8", 0 0, L_0x178ebc0;  1 drivers
v0x178ac50_0 .net "a", 0 0, v0x178bb70_0;  alias, 1 drivers
v0x178ad10_0 .net "b", 0 0, v0x178bc10_0;  alias, 1 drivers
v0x178add0_0 .net "c", 0 0, v0x178bcb0_0;  alias, 1 drivers
v0x178ae90_0 .net "d", 0 0, v0x178be20_0;  alias, 1 drivers
v0x178af50_0 .net "out", 0 0, L_0x178f2a0;  alias, 1 drivers
S_0x178b0b0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x175ef10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x178bb70_0 .var "a", 0 0;
v0x178bc10_0 .var "b", 0 0;
v0x178bcb0_0 .var "c", 0 0;
v0x178bd80_0 .net "clk", 0 0, v0x178e0f0_0;  1 drivers
v0x178be20_0 .var "d", 0 0;
v0x178bf10_0 .var "wavedrom_enable", 0 0;
v0x178bfb0_0 .var "wavedrom_title", 511 0;
S_0x178b350 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x178b0b0;
 .timescale -12 -12;
v0x178b5b0_0 .var/2s "count", 31 0;
E_0x1759c40/0 .event negedge, v0x178bd80_0;
E_0x1759c40/1 .event posedge, v0x178bd80_0;
E_0x1759c40 .event/or E_0x1759c40/0, E_0x1759c40/1;
E_0x1759e90 .event negedge, v0x178bd80_0;
E_0x17449f0 .event posedge, v0x178bd80_0;
S_0x178b6b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x178b0b0;
 .timescale -12 -12;
v0x178b8b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x178b990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x178b0b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x178c110 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x175ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x178f400 .functor NOT 1, v0x178bc10_0, C4<0>, C4<0>, C4<0>;
L_0x178f470 .functor AND 1, v0x178bb70_0, L_0x178f400, C4<1>, C4<1>;
L_0x178f550 .functor NOT 1, v0x178bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x178f5c0 .functor AND 1, L_0x178f470, L_0x178f550, C4<1>, C4<1>;
L_0x178f700 .functor AND 1, v0x178bb70_0, v0x178bcb0_0, C4<1>, C4<1>;
L_0x178f880 .functor NOT 1, v0x178be20_0, C4<0>, C4<0>, C4<0>;
L_0x178f930 .functor AND 1, L_0x178f700, L_0x178f880, C4<1>, C4<1>;
L_0x178fa40 .functor OR 1, L_0x178f5c0, L_0x178f930, C4<0>, C4<0>;
L_0x178fba0 .functor NOT 1, v0x178bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x178fc10 .functor AND 1, v0x178bc10_0, L_0x178fba0, C4<1>, C4<1>;
L_0x178fd30 .functor AND 1, L_0x178fc10, v0x178be20_0, C4<1>, C4<1>;
L_0x178feb0 .functor OR 1, L_0x178fa40, L_0x178fd30, C4<0>, C4<0>;
L_0x1790030 .functor AND 1, v0x178bc10_0, v0x178bcb0_0, C4<1>, C4<1>;
L_0x17901b0 .functor NOT 1, v0x178be20_0, C4<0>, C4<0>, C4<0>;
L_0x178ffc0 .functor AND 1, L_0x1790030, L_0x17901b0, C4<1>, C4<1>;
L_0x1790340 .functor OR 1, L_0x178feb0, L_0x178ffc0, C4<0>, C4<0>;
v0x178c400_0 .net *"_ivl_0", 0 0, L_0x178f400;  1 drivers
v0x178c4e0_0 .net *"_ivl_10", 0 0, L_0x178f880;  1 drivers
v0x178c5c0_0 .net *"_ivl_12", 0 0, L_0x178f930;  1 drivers
v0x178c6b0_0 .net *"_ivl_14", 0 0, L_0x178fa40;  1 drivers
v0x178c790_0 .net *"_ivl_16", 0 0, L_0x178fba0;  1 drivers
v0x178c8c0_0 .net *"_ivl_18", 0 0, L_0x178fc10;  1 drivers
v0x178c9a0_0 .net *"_ivl_2", 0 0, L_0x178f470;  1 drivers
v0x178ca80_0 .net *"_ivl_20", 0 0, L_0x178fd30;  1 drivers
v0x178cb60_0 .net *"_ivl_22", 0 0, L_0x178feb0;  1 drivers
v0x178cc40_0 .net *"_ivl_24", 0 0, L_0x1790030;  1 drivers
v0x178cd20_0 .net *"_ivl_26", 0 0, L_0x17901b0;  1 drivers
v0x178ce00_0 .net *"_ivl_28", 0 0, L_0x178ffc0;  1 drivers
v0x178cee0_0 .net *"_ivl_4", 0 0, L_0x178f550;  1 drivers
v0x178cfc0_0 .net *"_ivl_6", 0 0, L_0x178f5c0;  1 drivers
v0x178d0a0_0 .net *"_ivl_8", 0 0, L_0x178f700;  1 drivers
v0x178d180_0 .net "a", 0 0, v0x178bb70_0;  alias, 1 drivers
v0x178d220_0 .net "b", 0 0, v0x178bc10_0;  alias, 1 drivers
v0x178d420_0 .net "c", 0 0, v0x178bcb0_0;  alias, 1 drivers
v0x178d510_0 .net "d", 0 0, v0x178be20_0;  alias, 1 drivers
v0x178d600_0 .net "out", 0 0, L_0x1790340;  alias, 1 drivers
S_0x178d760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x175ef10;
 .timescale -12 -12;
E_0x17599e0 .event anyedge, v0x178e410_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x178e410_0;
    %nor/r;
    %assign/vec4 v0x178e410_0, 0;
    %wait E_0x17599e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x178b0b0;
T_3 ;
    %fork t_1, S_0x178b350;
    %jmp t_0;
    .scope S_0x178b350;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x178b5b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x178be20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178bc10_0, 0;
    %assign/vec4 v0x178bb70_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17449f0;
    %load/vec4 v0x178b5b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x178b5b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x178be20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178bcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178bc10_0, 0;
    %assign/vec4 v0x178bb70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1759e90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x178b990;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1759c40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x178bb70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178bc10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x178bcb0_0, 0;
    %assign/vec4 v0x178be20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x178b0b0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x175ef10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x178e0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x178e410_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x175ef10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x178e0f0_0;
    %inv;
    %store/vec4 v0x178e0f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x175ef10;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x178bd80_0, v0x178e570_0, v0x178df10_0, v0x178dfb0_0, v0x178e050_0, v0x178e190_0, v0x178e2d0_0, v0x178e230_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x175ef10;
T_7 ;
    %load/vec4 v0x178e370_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x178e370_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x178e370_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x178e370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x178e370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x178e370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x178e370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x175ef10;
T_8 ;
    %wait E_0x1759c40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x178e370_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178e370_0, 4, 32;
    %load/vec4 v0x178e4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x178e370_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178e370_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x178e370_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178e370_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x178e2d0_0;
    %load/vec4 v0x178e2d0_0;
    %load/vec4 v0x178e230_0;
    %xor;
    %load/vec4 v0x178e2d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x178e370_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178e370_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x178e370_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178e370_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/human/kmap2/iter4/response0/top_module.sv";
