#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001eb3b694420 .scope module, "tb_processador_mips" "tb_processador_mips" 2 2;
 .timescale -9 -12;
v000001eb3b7247a0_0 .var "clk", 0 0;
v000001eb3b724840_0 .var "reset", 0 0;
S_000001eb3b6cc060 .scope module, "uut" "Processador_MIPS" 2 7, 3 187 0, S_000001eb3b694420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001eb3b68f9c0 .functor AND 1, v000001eb3b7216b0_0, L_000001eb3b726670, C4<1>, C4<1>;
v000001eb3b7234e0_0 .net *"_ivl_1", 0 0, L_000001eb3b726530;  1 drivers
v000001eb3b723c60_0 .net *"_ivl_19", 3 0, L_000001eb3b7254f0;  1 drivers
v000001eb3b7243e0_0 .net *"_ivl_2", 15 0, L_000001eb3b726e90;  1 drivers
v000001eb3b723da0_0 .net *"_ivl_21", 25 0, L_000001eb3b7263f0;  1 drivers
L_000001eb3b7501f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb3b724de0_0 .net/2u *"_ivl_22", 1 0, L_000001eb3b7501f0;  1 drivers
v000001eb3b723580_0 .net *"_ivl_24", 31 0, L_000001eb3b726710;  1 drivers
v000001eb3b724d40_0 .net *"_ivl_26", 0 0, L_000001eb3b68f9c0;  1 drivers
L_000001eb3b750238 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001eb3b723620_0 .net/2u *"_ivl_28", 31 0, L_000001eb3b750238;  1 drivers
v000001eb3b7231c0_0 .net *"_ivl_30", 31 0, L_000001eb3b7253b0;  1 drivers
v000001eb3b723d00_0 .net *"_ivl_32", 31 0, L_000001eb3b726990;  1 drivers
v000001eb3b724160_0 .net *"_ivl_34", 29 0, L_000001eb3b726350;  1 drivers
L_000001eb3b750280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb3b724200_0 .net *"_ivl_36", 1 0, L_000001eb3b750280;  1 drivers
v000001eb3b723f80_0 .net *"_ivl_38", 31 0, L_000001eb3b726f30;  1 drivers
L_000001eb3b7502c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001eb3b7242a0_0 .net/2u *"_ivl_40", 31 0, L_000001eb3b7502c8;  1 drivers
v000001eb3b7236c0_0 .net *"_ivl_42", 31 0, L_000001eb3b725b30;  1 drivers
v000001eb3b723760_0 .net *"_ivl_44", 31 0, L_000001eb3b725db0;  1 drivers
v000001eb3b724c00_0 .net *"_ivl_5", 15 0, L_000001eb3b725270;  1 drivers
v000001eb3b724980_0 .net "alu_controle", 3 0, v000001eb3b7221f0_0;  1 drivers
v000001eb3b724ac0_0 .net "alu_input2", 31 0, L_000001eb3b726d50;  1 drivers
v000001eb3b723a80_0 .net "alu_op", 1 0, v000001eb3b721c50_0;  1 drivers
v000001eb3b7238a0_0 .net "alu_resultado", 31 0, v000001eb3b721570_0;  1 drivers
v000001eb3b724e80_0 .net "alu_src", 0 0, v000001eb3b721890_0;  1 drivers
v000001eb3b724f20_0 .net "branch", 0 0, v000001eb3b7216b0_0;  1 drivers
v000001eb3b724340_0 .net "clk", 0 0, v000001eb3b7247a0_0;  1 drivers
v000001eb3b724b60_0 .net "instrucao", 31 0, L_000001eb3b68f800;  1 drivers
v000001eb3b724480_0 .net "jump", 0 0, v000001eb3b722290_0;  1 drivers
v000001eb3b723080_0 .net "mem_data", 31 0, L_000001eb3b68f330;  1 drivers
v000001eb3b723800_0 .net "mtr", 0 0, v000001eb3b721250_0;  1 drivers
v000001eb3b7245c0_0 .net "mw", 0 0, v000001eb3b721610_0;  1 drivers
v000001eb3b723260_0 .var "pc", 31 0;
v000001eb3b723b20_0 .net "pc_next", 31 0, L_000001eb3b725090;  1 drivers
v000001eb3b723940_0 .net "read_data1", 31 0, L_000001eb3b68f950;  1 drivers
v000001eb3b723300_0 .net "read_data2", 31 0, L_000001eb3b68f410;  1 drivers
v000001eb3b7233a0_0 .net "reset", 0 0, v000001eb3b724840_0;  1 drivers
v000001eb3b724660_0 .net "rw", 0 0, v000001eb3b721750_0;  1 drivers
v000001eb3b723bc0_0 .net "sinal_extendido", 31 0, L_000001eb3b725810;  1 drivers
v000001eb3b7239e0_0 .net "wd", 31 0, L_000001eb3b725d10;  1 drivers
v000001eb3b724700_0 .net "zero", 0 0, L_000001eb3b726670;  1 drivers
E_000001eb3b6c5110 .event posedge, v000001eb3b7233a0_0, v000001eb3b7220b0_0;
L_000001eb3b726530 .part L_000001eb3b68f800, 15, 1;
LS_000001eb3b726e90_0_0 .concat [ 1 1 1 1], L_000001eb3b726530, L_000001eb3b726530, L_000001eb3b726530, L_000001eb3b726530;
LS_000001eb3b726e90_0_4 .concat [ 1 1 1 1], L_000001eb3b726530, L_000001eb3b726530, L_000001eb3b726530, L_000001eb3b726530;
LS_000001eb3b726e90_0_8 .concat [ 1 1 1 1], L_000001eb3b726530, L_000001eb3b726530, L_000001eb3b726530, L_000001eb3b726530;
LS_000001eb3b726e90_0_12 .concat [ 1 1 1 1], L_000001eb3b726530, L_000001eb3b726530, L_000001eb3b726530, L_000001eb3b726530;
L_000001eb3b726e90 .concat [ 4 4 4 4], LS_000001eb3b726e90_0_0, LS_000001eb3b726e90_0_4, LS_000001eb3b726e90_0_8, LS_000001eb3b726e90_0_12;
L_000001eb3b725270 .part L_000001eb3b68f800, 0, 16;
L_000001eb3b725810 .concat [ 16 16 0 0], L_000001eb3b725270, L_000001eb3b726e90;
L_000001eb3b7256d0 .part L_000001eb3b68f800, 21, 5;
L_000001eb3b725590 .part L_000001eb3b68f800, 16, 5;
L_000001eb3b7265d0 .part L_000001eb3b68f800, 11, 5;
L_000001eb3b725950 .part L_000001eb3b68f800, 26, 6;
L_000001eb3b726cb0 .part L_000001eb3b68f800, 0, 6;
L_000001eb3b7254f0 .part v000001eb3b723260_0, 28, 4;
L_000001eb3b7263f0 .part L_000001eb3b68f800, 0, 26;
L_000001eb3b726710 .concat [ 2 26 4 0], L_000001eb3b7501f0, L_000001eb3b7263f0, L_000001eb3b7254f0;
L_000001eb3b7253b0 .arith/sum 32, v000001eb3b723260_0, L_000001eb3b750238;
L_000001eb3b726350 .part L_000001eb3b725810, 0, 30;
L_000001eb3b726990 .concat [ 2 30 0 0], L_000001eb3b750280, L_000001eb3b726350;
L_000001eb3b726f30 .arith/sum 32, L_000001eb3b7253b0, L_000001eb3b726990;
L_000001eb3b725b30 .arith/sum 32, v000001eb3b723260_0, L_000001eb3b7502c8;
L_000001eb3b725db0 .functor MUXZ 32, L_000001eb3b725b30, L_000001eb3b726f30, L_000001eb3b68f9c0, C4<>;
L_000001eb3b725090 .functor MUXZ 32, L_000001eb3b725db0, L_000001eb3b726710, v000001eb3b722290_0, C4<>;
S_000001eb3b6cc1f0 .scope module, "alu" "ALU" 3 251, 3 1 0, S_000001eb3b6cc060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Controle_ALU";
    .port_info 3 /OUTPUT 32 "resultado";
    .port_info 4 /OUTPUT 1 "zero";
v000001eb3b6beb30_0 .net "A", 31 0, L_000001eb3b68f950;  alias, 1 drivers
v000001eb3b6be1d0_0 .net "B", 31 0, L_000001eb3b726d50;  alias, 1 drivers
v000001eb3b721d90_0 .net "Controle_ALU", 3 0, v000001eb3b7221f0_0;  alias, 1 drivers
L_000001eb3b750160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eb3b7217f0_0 .net/2u *"_ivl_0", 31 0, L_000001eb3b750160;  1 drivers
v000001eb3b721570_0 .var "resultado", 31 0;
v000001eb3b7212f0_0 .net "zero", 0 0, L_000001eb3b726670;  alias, 1 drivers
E_000001eb3b6c5650 .event anyedge, v000001eb3b721d90_0, v000001eb3b6beb30_0, v000001eb3b6be1d0_0;
L_000001eb3b726670 .cmp/eq 32, v000001eb3b721570_0, L_000001eb3b750160;
S_000001eb3b6b9f50 .scope module, "alu_ctrl_inst" "ALU_CONTROLE" 3 238, 3 121 0, S_000001eb3b6cc060;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funcao";
    .port_info 1 /INPUT 2 "alu_op";
    .port_info 2 /OUTPUT 4 "alu_controle";
v000001eb3b7221f0_0 .var "alu_controle", 3 0;
v000001eb3b722a10_0 .net "alu_op", 1 0, v000001eb3b721c50_0;  alias, 1 drivers
v000001eb3b721a70_0 .net "funcao", 5 0, L_000001eb3b726cb0;  1 drivers
E_000001eb3b6c59d0 .event anyedge, v000001eb3b722a10_0, v000001eb3b721a70_0;
S_000001eb3b6ba0e0 .scope module, "controle" "Unidade_controle" 3 227, 3 61 0, S_000001eb3b6cc060;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "rw";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mw";
    .port_info 4 /OUTPUT 1 "mtr";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 2 "alu_op";
v000001eb3b721c50_0 .var "alu_op", 1 0;
v000001eb3b721890_0 .var "alu_src", 0 0;
v000001eb3b7216b0_0 .var "branch", 0 0;
v000001eb3b722290_0 .var "jump", 0 0;
v000001eb3b721250_0 .var "mtr", 0 0;
v000001eb3b721610_0 .var "mw", 0 0;
v000001eb3b722650_0 .net "opcode", 5 0, L_000001eb3b725950;  1 drivers
v000001eb3b721750_0 .var "rw", 0 0;
E_000001eb3b6c5ed0 .event anyedge, v000001eb3b722650_0;
S_000001eb3b69d110 .scope module, "dmem" "Data" 3 259, 3 156 0, S_000001eb3b6cc060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "endereco";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 1 "mw";
    .port_info 5 /OUTPUT 32 "rd";
L_000001eb3b68f330 .functor BUFZ 32, L_000001eb3b725310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb3b721930_0 .net *"_ivl_0", 31 0, L_000001eb3b725310;  1 drivers
v000001eb3b721390_0 .net *"_ivl_3", 7 0, L_000001eb3b725ef0;  1 drivers
v000001eb3b7219d0_0 .net *"_ivl_4", 9 0, L_000001eb3b726df0;  1 drivers
L_000001eb3b7501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb3b721cf0_0 .net *"_ivl_7", 1 0, L_000001eb3b7501a8;  1 drivers
v000001eb3b7220b0_0 .net "clk", 0 0, v000001eb3b7247a0_0;  alias, 1 drivers
v000001eb3b721070_0 .net "endereco", 31 0, v000001eb3b721570_0;  alias, 1 drivers
v000001eb3b721b10_0 .var/i "i", 31 0;
v000001eb3b721bb0 .array "mem", 255 0, 31 0;
v000001eb3b721e30_0 .net "mw", 0 0, v000001eb3b721610_0;  alias, 1 drivers
v000001eb3b721ed0_0 .net "rd", 31 0, L_000001eb3b68f330;  alias, 1 drivers
o000001eb3b6ce278 .functor BUFZ 1, C4<z>; HiZ drive
v000001eb3b721110_0 .net "reset", 0 0, o000001eb3b6ce278;  0 drivers
v000001eb3b7214d0_0 .net "wd", 31 0, L_000001eb3b68f410;  alias, 1 drivers
E_000001eb3b6c5610 .event posedge, v000001eb3b721110_0, v000001eb3b7220b0_0;
L_000001eb3b725310 .array/port v000001eb3b721bb0, L_000001eb3b726df0;
L_000001eb3b725ef0 .part v000001eb3b721570_0, 2, 8;
L_000001eb3b726df0 .concat [ 8 2 0 0], L_000001eb3b725ef0, L_000001eb3b7501a8;
S_000001eb3b69d2a0 .scope module, "imem" "Instrucao_memoria" 3 208, 3 145 0, S_000001eb3b6cc060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco";
    .port_info 1 /OUTPUT 32 "instrucao";
L_000001eb3b68f800 .functor BUFZ 32, L_000001eb3b7259f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb3b722510_0 .net *"_ivl_0", 31 0, L_000001eb3b7259f0;  1 drivers
v000001eb3b722ab0_0 .net *"_ivl_3", 7 0, L_000001eb3b726b70;  1 drivers
v000001eb3b7226f0_0 .net *"_ivl_4", 9 0, L_000001eb3b726c10;  1 drivers
L_000001eb3b750088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb3b721f70_0 .net *"_ivl_7", 1 0, L_000001eb3b750088;  1 drivers
v000001eb3b722330_0 .net "endereco", 31 0, v000001eb3b723260_0;  1 drivers
v000001eb3b722bf0_0 .net "instrucao", 31 0, L_000001eb3b68f800;  alias, 1 drivers
v000001eb3b722790 .array "mem", 255 0, 31 0;
L_000001eb3b7259f0 .array/port v000001eb3b722790, L_000001eb3b726c10;
L_000001eb3b726b70 .part v000001eb3b723260_0, 2, 8;
L_000001eb3b726c10 .concat [ 8 2 0 0], L_000001eb3b726b70, L_000001eb3b750088;
S_000001eb3b64de60 .scope module, "mux_alu_src" "MUX" 3 244, 3 21 0, S_000001eb3b6cc060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "seletor";
    .port_info 3 /OUTPUT 32 "saida";
v000001eb3b722e70_0 .net "A", 31 0, L_000001eb3b725810;  alias, 1 drivers
v000001eb3b722d30_0 .net "B", 31 0, L_000001eb3b68f410;  alias, 1 drivers
v000001eb3b722010_0 .net "saida", 31 0, L_000001eb3b726d50;  alias, 1 drivers
v000001eb3b722150_0 .net "seletor", 0 0, v000001eb3b721890_0;  alias, 1 drivers
L_000001eb3b726d50 .functor MUXZ 32, L_000001eb3b68f410, L_000001eb3b725810, v000001eb3b721890_0, C4<>;
S_000001eb3b64dff0 .scope module, "mux_mem_para_reg" "MUX" 3 267, 3 21 0, S_000001eb3b6cc060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "seletor";
    .port_info 3 /OUTPUT 32 "saida";
v000001eb3b7223d0_0 .net "A", 31 0, L_000001eb3b68f330;  alias, 1 drivers
v000001eb3b722470_0 .net "B", 31 0, v000001eb3b721570_0;  alias, 1 drivers
v000001eb3b721430_0 .net "saida", 31 0, L_000001eb3b725d10;  alias, 1 drivers
v000001eb3b7211b0_0 .net "seletor", 0 0, v000001eb3b721250_0;  alias, 1 drivers
L_000001eb3b725d10 .functor MUXZ 32, v000001eb3b721570_0, L_000001eb3b68f330, v000001eb3b721250_0, C4<>;
S_000001eb3b6b07f0 .scope module, "reg_file" "Registrador" 3 216, 3 30 0, S_000001eb3b6cc060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /INPUT 1 "rw";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_000001eb3b68f950 .functor BUFZ 32, L_000001eb3b726210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eb3b68f410 .functor BUFZ 32, L_000001eb3b725a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001eb3b722830_0 .net *"_ivl_0", 31 0, L_000001eb3b726210;  1 drivers
v000001eb3b7228d0_0 .net *"_ivl_10", 6 0, L_000001eb3b7262b0;  1 drivers
L_000001eb3b750118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb3b722970_0 .net *"_ivl_13", 1 0, L_000001eb3b750118;  1 drivers
v000001eb3b722dd0_0 .net *"_ivl_2", 6 0, L_000001eb3b7258b0;  1 drivers
L_000001eb3b7500d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eb3b722f10_0 .net *"_ivl_5", 1 0, L_000001eb3b7500d0;  1 drivers
v000001eb3b722b50_0 .net *"_ivl_8", 31 0, L_000001eb3b725a90;  1 drivers
v000001eb3b722c90_0 .net "clk", 0 0, v000001eb3b7247a0_0;  alias, 1 drivers
v000001eb3b723ee0_0 .var/i "i", 31 0;
v000001eb3b723e40_0 .net "rd", 4 0, L_000001eb3b7265d0;  1 drivers
v000001eb3b724ca0_0 .net "read_data1", 31 0, L_000001eb3b68f950;  alias, 1 drivers
v000001eb3b7240c0_0 .net "read_data2", 31 0, L_000001eb3b68f410;  alias, 1 drivers
v000001eb3b7248e0 .array "registradores", 0 31, 31 0;
o000001eb3b6ce8d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eb3b724a20_0 .net "reset", 0 0, o000001eb3b6ce8d8;  0 drivers
v000001eb3b724020_0 .net "rs", 4 0, L_000001eb3b7256d0;  1 drivers
v000001eb3b723440_0 .net "rt", 4 0, L_000001eb3b725590;  1 drivers
v000001eb3b723120_0 .net "rw", 0 0, v000001eb3b721750_0;  alias, 1 drivers
v000001eb3b724520_0 .net "wd", 31 0, L_000001eb3b725d10;  alias, 1 drivers
E_000001eb3b6c5f10 .event posedge, v000001eb3b724a20_0, v000001eb3b7220b0_0;
L_000001eb3b726210 .array/port v000001eb3b7248e0, L_000001eb3b7258b0;
L_000001eb3b7258b0 .concat [ 5 2 0 0], L_000001eb3b7256d0, L_000001eb3b7500d0;
L_000001eb3b725a90 .array/port v000001eb3b7248e0, L_000001eb3b7262b0;
L_000001eb3b7262b0 .concat [ 5 2 0 0], L_000001eb3b725590, L_000001eb3b750118;
    .scope S_000001eb3b69d2a0;
T_0 ;
    %vpi_call 3 151 "$readmemb", "codigoprocessador.bin", v000001eb3b722790 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001eb3b6b07f0;
T_1 ;
    %wait E_000001eb3b6c5f10;
    %load/vec4 v000001eb3b724a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb3b723ee0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001eb3b723ee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eb3b723ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb3b7248e0, 0, 4;
    %load/vec4 v000001eb3b723ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb3b723ee0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v000001eb3b723120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001eb3b723e40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001eb3b724520_0;
    %load/vec4 v000001eb3b723e40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb3b7248e0, 0, 4;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001eb3b6ba0e0;
T_2 ;
    %wait E_000001eb3b6c5ed0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b721750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b721890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b721610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b721250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b7216b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b722290_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001eb3b721c50_0, 0, 2;
    %load/vec4 v000001eb3b722650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b721750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b721890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b721610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b721250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b7216b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b722290_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001eb3b721c50_0, 0, 2;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3b721750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b721890_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001eb3b721c50_0, 0, 2;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3b721750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3b721890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3b721250_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001eb3b721c50_0, 0, 2;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3b721890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3b721610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001eb3b721c50_0, 0, 2;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3b7216b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001eb3b721c50_0, 0, 2;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3b722290_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001eb3b6b9f50;
T_3 ;
    %wait E_000001eb3b6c59d0;
    %load/vec4 v000001eb3b722a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eb3b7221f0_0, 0, 4;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eb3b7221f0_0, 0, 4;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001eb3b7221f0_0, 0, 4;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001eb3b721a70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eb3b7221f0_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001eb3b7221f0_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001eb3b7221f0_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001eb3b7221f0_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001eb3b7221f0_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001eb3b7221f0_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001eb3b6cc1f0;
T_4 ;
    %wait E_000001eb3b6c5650;
    %load/vec4 v000001eb3b721d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb3b721570_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v000001eb3b6beb30_0;
    %load/vec4 v000001eb3b6be1d0_0;
    %and;
    %store/vec4 v000001eb3b721570_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v000001eb3b6beb30_0;
    %load/vec4 v000001eb3b6be1d0_0;
    %or;
    %store/vec4 v000001eb3b721570_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v000001eb3b6beb30_0;
    %load/vec4 v000001eb3b6be1d0_0;
    %add;
    %store/vec4 v000001eb3b721570_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v000001eb3b6beb30_0;
    %load/vec4 v000001eb3b6be1d0_0;
    %sub;
    %store/vec4 v000001eb3b721570_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v000001eb3b6beb30_0;
    %load/vec4 v000001eb3b6be1d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v000001eb3b721570_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001eb3b69d110;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb3b721b10_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001eb3b721b10_0;
    %cmpi/s 29, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001eb3b721b10_0;
    %store/vec4a v000001eb3b721bb0, 4, 0;
    %load/vec4 v000001eb3b721b10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb3b721b10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001eb3b69d110;
T_6 ;
    %wait E_000001eb3b6c5610;
    %load/vec4 v000001eb3b721110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eb3b721b10_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001eb3b721b10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001eb3b721b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb3b721bb0, 0, 4;
    %load/vec4 v000001eb3b721b10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eb3b721b10_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001eb3b721e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001eb3b7214d0_0;
    %load/vec4 v000001eb3b721070_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb3b721bb0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001eb3b6cc060;
T_7 ;
    %wait E_000001eb3b6c5110;
    %load/vec4 v000001eb3b7233a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eb3b723260_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001eb3b723b20_0;
    %assign/vec4 v000001eb3b723260_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001eb3b694420;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b7247a0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v000001eb3b7247a0_0;
    %inv;
    %store/vec4 v000001eb3b7247a0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001eb3b694420;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb3b724840_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb3b724840_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001eb3b694420;
T_10 ;
    %vpi_call 2 29 "$dumpfile", "simulation.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001eb3b694420 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001eb3b694420;
T_11 ;
    %vpi_call 2 35 "$monitor", "Time=%0t | PC=%h | Instr=%h", $time, v000001eb3b723260_0, v000001eb3b724b60_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_processador_mips.v";
    "Processador.v";
