
*** Running vivado
    with args -log n4fpga.vdi -applog -m64 -messageDb vivado.pb -mode batch -source n4fpga.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source n4fpga.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/World_map_synth_1/World_map.dcp' for cell 'prvdr_inst/MAZE/MAP'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/ICON_Plyr_synth_1/ICON_Plyr.dcp' for cell 'icon/plyr_s'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp' for cell 'icon/opnt1'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp' for cell 'icon/opnt2'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp' for cell 'icon/opnt3'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/plyr_run_e_synth_1/plyr_run_e.dcp' for cell 'icon/plyr_run'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/ICON_PLYR_U_synth_1/ICON_PLYR_U.dcp' for cell 'icon/plyr_u'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp' for cell 'icon/opnt1_u'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp' for cell 'icon/opnt2_u'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp' for cell 'icon/opnt3_u'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp' for cell 'icon/opnt1_r'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp' for cell 'icon/opnt2_r'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp' for cell 'icon/opnt3_r'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/MAIN_SCRN_synth_1/MAIN_SCRN.dcp' for cell 'icon/mnscrn'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp' for cell 'icon/sndhp1inst'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp' for cell 'icon/sndhp2inst'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp' for cell 'icon/sndhp3inst'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp' for cell 'icon/sndhp4inst'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp' for cell 'icon/sndhp5inst'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/GAME_OVER_synth_1/GAME_OVER.dcp' for cell 'icon/gmovrscrn'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/GAME_WIN_synth_1/GAME_WIN.dcp' for cell 'icon/gmwnscrn'
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. instance_name/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'instance_name/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/.Xil/Vivado-8472-/dcp_2/clk_wiz_0.edf:307]
Parsing XDC File [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 983.082 ; gain = 491.547
Finished Parsing XDC File [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/constrs_1/imports/constraints/nexys4fpga_novideo.xdc]
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/constrs_1/imports/constraints/nexys4fpga_novideo.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/World_map_synth_1/World_map.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/ICON_Plyr_synth_1/ICON_Plyr.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/plyr_run_e_synth_1/plyr_run_e.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/ICON_PLYR_U_synth_1/ICON_PLYR_U.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/MAIN_SCRN_synth_1/MAIN_SCRN.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/snd_hp_synth_1/snd_hp.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/GAME_OVER_synth_1/GAME_OVER.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/GAME_WIN_synth_1/GAME_WIN.dcp'
INFO: [Opt 31-140] Inserted 21 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 983.160 ; gain = 772.301
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 983.160 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1cdac29e1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d302db8a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.512 . Memory (MB): peak = 986.488 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 17 cells.
Phase 2 Constant Propagation | Checksum: 156e4af44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.742 . Memory (MB): peak = 986.488 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 854 unconnected nets.
INFO: [Opt 31-140] Inserted 21 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 110 unconnected cells.
Phase 3 Sweep | Checksum: 2553e9ebc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 986.488 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 986.488 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2553e9ebc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 986.488 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 92 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 26 Total Ports: 184
Number of Flops added for Enable Generation: 17

Ending PowerOpt Patch Enables Task | Checksum: 150a18bfd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1278.648 ; gain = 0.000
Ending Power Optimization Task | Checksum: 150a18bfd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1278.648 ; gain = 292.160
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1278.648 ; gain = 295.488
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1278.648 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1278.648 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 806b911e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.859 . Memory (MB): peak = 1278.648 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 806b911e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 806b911e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 75cbe30e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fab404d5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 13ebad615

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 10886f108

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 10886f108

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 10886f108

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 10886f108

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10886f108

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 193a0473a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 193a0473a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e6be5e54

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24722fd32

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 24722fd32

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 25198e52c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 25198e52c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1fb988cba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1fb988cba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1fb988cba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1fb988cba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 1fb988cba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17b4450ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17b4450ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: abc0fd9d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: abc0fd9d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: abc0fd9d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 180e00db0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 180e00db0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 180e00db0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.136. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: e55b918b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: e55b918b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e55b918b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: e55b918b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: e55b918b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: e55b918b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: e55b918b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: c466149f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c466149f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.648 ; gain = 0.000
Ending Placer Task | Checksum: 70b3c1d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.648 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1278.648 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.509 . Memory (MB): peak = 1278.648 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1278.648 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1278.648 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1278.648 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5c8d6c ConstDB: 0 ShapeSum: 7057346d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13167ebe5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13167ebe5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13167ebe5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 1278.648 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f96862e7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:50 . Memory (MB): peak = 1278.648 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.372  | TNS=0.000  | WHS=-1.337 | THS=-60.414|

Phase 2 Router Initialization | Checksum: 1cf025157

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15e500402

Time (s): cpu = 00:01:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 252
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1602da7ec

Time (s): cpu = 00:01:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1278.648 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.984  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12835acd3

Time (s): cpu = 00:01:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 12835acd3

Time (s): cpu = 00:01:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 110d52f61

Time (s): cpu = 00:01:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1278.648 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.984  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 110d52f61

Time (s): cpu = 00:01:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 110d52f61

Time (s): cpu = 00:01:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1278.648 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 110d52f61

Time (s): cpu = 00:01:14 ; elapsed = 00:01:03 . Memory (MB): peak = 1278.648 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 188e54e85

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 1278.648 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.984  | TNS=0.000  | WHS=-0.526 | THS=-0.678 |


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 24fc963a1

Time (s): cpu = 00:01:20 ; elapsed = 00:01:10 . Memory (MB): peak = 1399.141 ; gain = 120.492
Phase 6 Post Hold Fix | Checksum: 24fc963a1

Time (s): cpu = 00:01:20 ; elapsed = 00:01:10 . Memory (MB): peak = 1399.141 ; gain = 120.492

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.688906 %
  Global Horizontal Routing Utilization  = 0.711069 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24eaf703f

Time (s): cpu = 00:01:21 ; elapsed = 00:01:10 . Memory (MB): peak = 1399.141 ; gain = 120.492

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24eaf703f

Time (s): cpu = 00:01:21 ; elapsed = 00:01:10 . Memory (MB): peak = 1399.141 ; gain = 120.492

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e5468295

Time (s): cpu = 00:01:21 ; elapsed = 00:01:10 . Memory (MB): peak = 1399.141 ; gain = 120.492

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1f3024cc0

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 1399.141 ; gain = 120.492
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.984  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f3024cc0

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 1399.141 ; gain = 120.492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:22 ; elapsed = 00:01:11 . Memory (MB): peak = 1399.141 ; gain = 120.492

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:11 . Memory (MB): peak = 1399.141 ; gain = 120.492
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.677 . Memory (MB): peak = 1399.141 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnC_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnD_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnL_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnR_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnU_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[0]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[10]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[11]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[12]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[13]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[14]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[15]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[1]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[2]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[3]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[4]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[5]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[6]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[7]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[8]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer sw[9]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are btnC_IBUF, btnD_IBUF, btnL_IBUF, btnR_IBUF, btnU_IBUF, sw[0]_IBUF, sw[1]_IBUF, sw[2]_IBUF, sw[3]_IBUF, sw[4]_IBUF, sw[5]_IBUF, sw[6]_IBUF, sw[7]_IBUF, sw[8]_IBUF, sw[9]_IBUF (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./n4fpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1500.797 ; gain = 101.656
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file n4fpga.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue Jun 07 19:45:13 2016...
