// Seed: 1501170419
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_6 = 1;
  wire id_7;
  initial id_6 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
  id_6(
      .id_0(1),
      .id_1(1),
      .id_2(),
      .id_3(id_5),
      .id_4(1),
      .id_5(1),
      .id_6(),
      .id_7(1),
      .id_8(1),
      .id_9(id_5[""]),
      .id_10((id_3)),
      .id_11(),
      .id_12(id_2)
  );
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_2,
      id_2
  );
endmodule
