{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 1127, "design__instance__area": 9227.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0012857809197157621, "power__switching__total": 0.0009664992103353143, "power__leakage__total": 9.945375190056893e-09, "power__total": 0.0022522902581840754, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.1144340626869685, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.1144340626869685, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4777633979220399, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.119049107275192, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.477763, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.130538, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.12374872310470769, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.12374872310470769, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.066224250180328, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.06654144090743415, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.066224, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 4.503787, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11174854413675106, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11174854413675106, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2641784366038765, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.208806755574069, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.264178, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.081623, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.1105584405318457, "clock__skew__worst_setup": 0.1105584405318457, "timing__hold__ws": 0.26216460300255384, "timing__setup__ws": -0.04739408999401479, "timing__hold__tns": 0, "timing__setup__tns": -0.04739408999401479, "timing__hold__wns": 0, "timing__setup__wns": -0.04739408999401479, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262165, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 1, "timing__setup_r2r__ws": 4.391954, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 118.56 129.28", "design__core__bbox": "5.52 10.88 112.7 116.96", "design__io": 147, "design__die__area": 15327.4, "design__core__area": 11369.7, "design__instance__count__stdcell": 1127, "design__instance__area__stdcell": 9227.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.811599, "design__instance__utilization__stdcell": 0.811599, "design__instance__count__class:inverter": 57, "design__instance__count__class:sequential_cell": 113, "design__instance__count__class:multi_input_combinational_cell": 502, "flow__warnings__count": 1, "flow__errors__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 8763618, "design__instance__count__class:fill_cell": 496, "design__instance__count__class:tap_cell": 164, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 25962.8, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 255, "design__instance__count__class:clock_buffer": 23, "design__instance__count__class:clock_inverter": 9, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 65, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 4, "design__instance__count__class:antenna_cell": 4, "route__net": 1022, "route__net__special": 2, "route__drc_errors__iter:1": 624, "route__wirelength__iter:1": 29307, "route__drc_errors__iter:2": 422, "route__wirelength__iter:2": 29046, "route__drc_errors__iter:3": 351, "route__wirelength__iter:3": 28931, "route__drc_errors__iter:4": 60, "route__wirelength__iter:4": 28804, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 28793, "route__drc_errors": 0, "route__wirelength": 28793, "route__vias": 7277, "route__vias__singlecut": 7277, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 301.61, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.11290883825260217, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11290883825260217, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4748070404573053, "timing__setup__ws__corner:min_tt_025C_1v80": 3.177056041506355, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.474807, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 7.194106, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.12190447607519274, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.12190447607519274, "timing__hold__ws__corner:min_ss_100C_1v60": 1.0567511609324942, "timing__setup__ws__corner:min_ss_100C_1v60": 0.1713305101841316, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.056751, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.615702, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.1105584405318457, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.1105584405318457, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26216460300255384, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.247659233464255, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.262165, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.123079, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.11648653205064083, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.11648653205064083, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4816105983669285, "timing__setup__ws__corner:max_tt_025C_1v80": 3.0596623878300013, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.481611, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 7.065873, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.1260006440403948, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.1260006440403948, "timing__hold__ws__corner:max_ss_100C_1v60": 1.0743728433223247, "timing__setup__ws__corner:max_ss_100C_1v60": -0.04739408999401479, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.04739408999401479, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.04739408999401479, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.074373, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 4.391954, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.11350039285242837, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11350039285242837, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.26687772191998865, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.1695279520303705, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.266878, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.039382, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79908, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79963, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000920456, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000864712, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000346011, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000864712, "design_powergrid__voltage__worst": 0.000864712, "design_powergrid__voltage__worst__net:VPWR": 1.79908, "design_powergrid__drop__worst": 0.000920456, "design_powergrid__drop__worst__net:VPWR": 0.000920456, "design_powergrid__voltage__worst__net:VGND": 0.000864712, "design_powergrid__drop__worst__net:VGND": 0.000864712, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000365, "ir__drop__worst": 0.00092, "design__xor_difference__count": 0}