// Seed: 196872808
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri1 id_3;
  assign id_3 = 1;
  assign module_1.id_4 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6,
    input supply1 id_7,
    input wor id_8,
    output wire id_9,
    input supply0 id_10,
    input uwire id_11
);
  always_ff @(posedge 1 or ~id_0 ^ id_4) begin : LABEL_0
    disable id_13;
  end
  tri id_14;
  assign id_9 = 1'h0;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  assign id_14 = id_8;
endmodule
