Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/govind/Vivado/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cache_behav xil_defaultlib.tb_cache xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3818] variable 'i' is driven by invalid combination of procedural drivers [/home/govind/RISC-V Vivado/RISC-V Vivado.srcs/sources_1/imports/Superscalar/InstrMemComb.sv:29]
WARNING: [VRFC 10-2921] 'i' driven by this always_comb block should not be driven by any other process [/home/govind/RISC-V Vivado/RISC-V Vivado.srcs/sources_1/imports/Superscalar/InstrMemComb.sv:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/govind/RISC-V Vivado/RISC-V Vivado.srcs/sources_1/imports/Superscalar/I-cache.sv" Line 1. Module pipelined_cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/govind/RISC-V Vivado/RISC-V Vivado.srcs/sources_1/imports/Superscalar/I-cache.sv" Line 1. Module pipelined_cache_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstrMem
Compiling module xil_defaultlib.pipelined_cache_default
Compiling module xil_defaultlib.tb_cache
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cache_behav
