{"Source Block": ["hdl/library/util_dacfifo/util_dacfifo.v@174:182@HdlStmAssign", "    .doutb (dac_data_s));\n\n  // output logic\n\n  assign dac_data = (bypass) ? dma_data : dac_data_s;\n  assign dma_ready = (bypass) ? dac_valid : dma_ready_d;\n\nendmodule\n\n"], "Clone Blocks": [["hdl/library/util_dacfifo/util_dacfifo.v@173:182", "    .addrb (dac_raddr),\n    .doutb (dac_data_s));\n\n  // output logic\n\n  assign dac_data = (bypass) ? dma_data : dac_data_s;\n  assign dma_ready = (bypass) ? dac_valid : dma_ready_d;\n\nendmodule\n\n"]], "Diff Content": {"Delete": [[179, "  assign dma_ready = (bypass) ? dac_valid : dma_ready_d;\n"]], "Add": [[179, "  always @(posedge dma_clk) begin\n"], [179, "    dma_bypass_m1 <= bypass;\n"], [179, "    dma_bypass <= dma_bypass_m1;\n"], [179, "  end\n"], [179, "  always @(posedge dac_clk) begin\n"], [179, "    dac_bypass_m1 <= bypass;\n"], [179, "    dac_bypass <= dac_bypass_m1;\n"], [179, "  end\n"], [179, "  always @(posedge dma_clk) begin\n"], [179, "    dma_ready <= (dma_bypass == 1'b1) ? dma_ready_bypass : dma_ready_fifo;\n"], [179, "  end\n"], [179, "  always @(posedge dac_clk) begin\n"], [179, "    dac_data <= dac_data_s;\n"], [179, "    dac_xfer_out <= (dac_bypass == 1'b1) ? dac_xfer_out_bypass : dac_xfer_out_fifo;\n"], [179, "  end\n"]]}}