<?xml version='1.0' encoding='utf-8'?>
<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" name="LOGIC_MACRO" num_pb="1">
  <blif_model>.subckt LOGIC_MACRO</blif_model>
  <clock name="QCK" num_pins="1"/>
  <input name="BA1" num_pins="1"/>
  <input name="BA2" num_pins="1"/>
  <input name="BAB" num_pins="1"/>
  <input name="BB1" num_pins="1"/>
  <input name="BB2" num_pins="1"/>
  <input name="BSL" num_pins="1"/>
  <input name="F1" num_pins="1"/>
  <input name="F2" num_pins="1"/>
  <input name="FS" num_pins="1"/>
  <input name="QDI" num_pins="1"/>
  <input name="QDS" num_pins="1"/>
  <input name="QEN" num_pins="1"/>
  <input name="QRT" num_pins="1"/>
  <input name="QST" num_pins="1"/>
  <input name="TA1" num_pins="1"/>
  <input name="TA2" num_pins="1"/>
  <input name="TAB" num_pins="1"/>
  <input name="TB1" num_pins="1"/>
  <input name="TB2" num_pins="1"/>
  <input name="TBS" num_pins="1"/>
  <input name="TSL" num_pins="1"/>
  <output name="CZ" num_pins="1"/>
  <output name="FZ" num_pins="1"/>
  <output name="QZ" num_pins="1"/>
  <output name="TZ" num_pins="1"/>
  <delay_constant in_port="BA1" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="BA2" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="BAB" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="BB1" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="BB2" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="BSL" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="TA1" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="TA2" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="TAB" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="TB1" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="TB2" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="TBS" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="TSL" max="1e-10" out_port="CZ"/>
  <delay_constant in_port="F1" max="1e-10" out_port="FZ"/>
  <delay_constant in_port="F2" max="1e-10" out_port="FZ"/>
  <delay_constant in_port="FS" max="1e-10" out_port="FZ"/>
  <T_setup clock="QCK" port="QDI" value="1e-10"/>
  <T_hold clock="QCK" port="QDI" value="1e-10"/>
  <T_setup clock="QCK" port="QDS" value="1e-10"/>
  <T_hold clock="QCK" port="QDS" value="1e-10"/>
  <T_setup clock="QCK" port="QEN" value="1e-10"/>
  <T_hold clock="QCK" port="QEN" value="1e-10"/>
  <T_setup clock="QCK" port="QRT" value="1e-10"/>
  <T_setup clock="QCK" port="QST" value="1e-10"/>
  <T_setup clock="QCK" port="QZ" value="1e-10"/>
  <T_hold clock="QCK" port="QZ" value="1e-10"/>
  <T_clock_to_Q clock="QCK" max="1e-10" port="QZ"/>
  <delay_constant in_port="BA1" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="BA2" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="BAB" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="BB1" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="BB2" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="BSL" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="TA1" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="TA2" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="TAB" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="TB1" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="TB2" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="TBS" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="TSL" max="1e-10" out_port="QZ"/>
  <delay_constant in_port="TA1" max="1e-10" out_port="TZ"/>
  <delay_constant in_port="TA2" max="1e-10" out_port="TZ"/>
  <delay_constant in_port="TAB" max="1e-10" out_port="TZ"/>
  <delay_constant in_port="TB1" max="1e-10" out_port="TZ"/>
  <delay_constant in_port="TB2" max="1e-10" out_port="TZ"/>
  <delay_constant in_port="TSL" max="1e-10" out_port="TZ"/>
</pb_type>
