optim wire size buffer insert low power gener delay model present effici optim algorithm time optim discret wire size buffer insert algorithm abl minim dynam power dissip subject given time constraint addit comput complet powerdelay tradeoff curv ad flexibl extend algorithm take account effect signal slew buffer delay contribut substanti overal delay effect method demonstr experiment b introduct time optim techniqu vlsi circuit receiv much attent recent year due increasingli aggress design impact technolog trend shrink geometri among techniqu perform driven placement rout gate size buffer insert often refer fanout optim prelayout work wire size work focu wire size buffer insert wire size automat size wire width attract techniqu time optim signal net particularli advent submicron technolog benefit wire size lie fact shrink geometri wire resist signific contributor overal delay result make sens tune width wire balanc tradeoff ad capacit decreas resist wire size signific benefit onchip interchip eg mcm interconnect cong leung zhou koh provid sever studi wire size 4 2 3 demonstr potenti wire size improv delay work problem formul task minim weight sum sourcetosink elmor delay set identifi critic sink given rout tree weight coeffici presum provid user formul prove sever properti lead r algorithm net n segment r possibl width author also propos greedi heurist procedur run time 3 r cong et al also attack problem incorpor cost function area power formul weight sum state time object function cost function later 12 sapatnekar studi common metric maximum sourcetosink delay gener task minim cost subject given time constraint note key properti separ use cong leung design algorithm hold case addit properti monoton util cong et al appli length wire segment ident paper sapatnekar propos geometr program formul maximum delay continu wires problem follow map heurist discret solut later 8 dynam program algorithm exploit fact length wire segment discret natur ie integ multipl basic grid length given led observ possibl width assign subtre number distinct capacit valu root polynomi bound yield polynomi time minimum delay wire size dynam program algorithm howev power consider explicitli taken account buffer insert research buffer insert includ earli work berman et al 1 touati 16 van ginneken 17 contribut area includ 9 14 8 7 except 17 7 recent 8 work focuss time optim prior layout impos buffer tree network import engin consider associ approach perhap import among consider difficulti accur take account resist capacit effect interconnect observ 7 potenti routabl problem creat prelayout buffer tree mention 1 result practic consider focu postlayout methodolog topolog inform avail previou work postlayout buffer insert includ 17 van ginneken gave eleg polynomi time algorithm delayoptim buffer insert given topolog extend algorithm minim number buffer subject given time constraint note extens gener polynomi effici runtim observ practic implement detail extens given algorithm consid effect signal slew buffer delay 8 delayoptim algorithm simultan buffer insert wire size given howev neither power area consider signal slew taken account contribut paper paper present effici algorithm wire size buffer insert techniqu simultan main contribut summar follow ffl give optim polynomialtim algorithm min power wire size problem simultan wire size buffer insert problem includ comput powerdelay curv novel datastructur effici prune suboptim solut ffl incorpor signal slew buffer delay model manipul piecewis linear function work time constraint given explicitli requir arriv time sink net rather coeffici weight sum sink delay suggest comput entir powerdelay trade curv practic signific provid ad flexibl design incorpor signal slew also signific sinc contribut total delay 50 see eg 6 therefor neglect practic abil use invert buffer rather resort pair invert ensur proper signal polar also practic util complex algorithm without signal slew taken account summar follow tabl max reqtim min power wires bufferinsert 2 tabl n number sink net number sizeabl wire segment c max largest possibl capacit valu compon tree set b given buffer librari w largest multipl basic wire width allow compon complex assum capacit paramet problem given translat polynomiallybound integ algorithm pseudopolynomi howev case bound pessimist versu observ behavior signal slew incorpor delay model abl give polynomi bound due degener situat howev practic observ algorithm perform similarli simpler counterpart usual constant factor slower best knowledg work repres effici optim algorithm date problem also improv result 8 term runtim minim maximum delay independ power goal algorithm adopt bottomup dynam program approach rather comput singl solut subtre comput set solut member set character time properti capacit associ solut solut set kept small employ observ made van ginneken 17 essenti say combin solut set node left right children creat new solut set new set need consid pair left right solut rather linear number pair need consid sinc one branch alway domin addit minim power employ similar observ identifi inher suboptim solut therebi drastic reduc size solut set properti identifi effici use novel tree datastructur gener techniqu develop handl case slew taken account remaind paper organ follow section 2 give notat convent section 3 give delay model problem formul section 4 give overal algorithm framework section 5 address mindelaymaxrequir time formul section 6 gener algorithm minim power subject time constraint section 7 gener algorithm account contribut signal slew delay manipul piecewis linear function section 8 give experiment result conclud section 9 notat convent throughout paper use follow notat rout tree root node v lv rv left right children node v respect e v tree edg wire node v parent l e length edg e c e capacit edg e c v input capacit sink v r e resist edg e c b input capacit buffer b output resist buffer b gate g delay buffer b gate g usual refer signal b polar buffer b indic b invert requir arriv time sink node v largest possibl wire width 1w possibl librari leav tree 3 model problem formul 31 delay model previou work adopt elmor delay model 5 interconnect delay standard rc model buffer delay given rout tree possibl contain buffer delay along rootsink path made 1 delay along wire 2 delay buffer drive gate comput delay detail follow capacit c e resist r e wire segment e width w e given ff fi characterist constant 1 comput elmor delay wire e v tree first recurs defin ct v total lump capacit v follow c v v sink node c b els buffer b place v otherwis 1 algorithm present model note key eg phenomenon fring capacit taken account intuit ct v simpli capacit load seen v ie sum load left right subtre ct lv ct rv capacit wire subtre c e lv c e rv given notat elmor delay wire e v defin similarli delay buffer b node v basic model determin paramet ct v bs intrins load independ delay b output resist r b delay buffer load c l output buf delayb c l key buffer insert optim delay wellknown isol properti buffer exhibit equat 1 name capacit subtre root buffer seen ancestor tree determin entir input capacit buffer word buffer decoupl capacit descend ancestor buffer common gener basic buffer delay model includ addit term account slew signal enter buffer one model delay product buffer depend constant b load delay previou stage lprev ie rc delay drive buffer thu denot augment delay equat buf delay slew b c l similar model propos variou context eg 157 extens algorithm accommod delay model discuss section 7 32 maximum requir time formul adopt maxim requir arriv time root net time metric requir arriv time node v qt v latest time input v must avail requir arriv time sink v met measur particularli use sinc allow straightforward applic algorithm optim combin network proceed bottomup order formal qt v defin requir arriv time qt root nonneg tree said meet time requir note requir time formul gener maximum delay formul ie q sink v 33 minim power subject time requir dynam power dissip cmo technolog p given 18 cl load capacit f p switch frequenc thu respect buffer insert wire size total capacit correct measur dynam power dissip sinc f p vdd unaffect method let c total total capacit associ buffer size rout tree follow problem minim c total subject qt altern attract approach problem provid design powerdelay tradeoff curv desir solut may chosen implicitli assum dynam power dissip domin shortcircuit power dissip justifi assumpt design techniqu employ elimin drastic reduc shortcircuit power dissip 4 algorithm framework first give framework high level dynam program algorithm subsequ algorithm fit framework cover variant interest instanc interest wire size simpli run algorithm empti buffer librari b specif algorithm differ implement basic routin call gener algorithm characterist solut set comput gener dynam program algorithm gdp given pseudocod figur 1 algorithm comput solut set bot v top v set bot v thought set solut subtre v includ possibl insert buffer v similarli set top v thought set solut v augment wire parent e v includ possibl size e v four procedur base case bot solut top solut optim soln routin induct comput solut set solut set descend particular algorithm set parameter differ intuit routin thought follow base case comput singleton set give relev paramet sink v bottom solut given solut set left right children comput solut set v includ possibl insert buffer v top solut given solut set v construct solut set v augment wire e v optim soln given solut set root select best solut combin driver key solv particular problem eg minim power subject time con straint content solut set effici comput routin limit size much possibl ensur comput effici next section detail simplest scenario maxim requir arriv qt time root tree basic rc delay model subsequ gener problem minim power dissip subject given time constraint basic rc model final gener algorithm solv either preced problem gener delay model take account effect signal slew case algorithm sketch base framework section maxim requir arriv time case maxim qt requir arriv time root basic rc delay model solut set bot v top v partit two disjoint subset bot v top v reason partit deal appropri fact sinc may use invert buffer signal may invert portion net set superscript contain solut assum incom signal noninvert set superscript contain solut incom signal assum solut load requiredtim c q pair intuit english mean set exampl bot v exist assign v upward load c requir time q v incom signal invert import initi observ made van ginneken 17 follow properti 51 c q clear sinc larger load worsen delay ancestor compon word alway prefer smaller load larger requir time suppos set arrang increas order load lead follow properti properti 52 loadrequir time set increas order load may replac strictli increas requir time maintain sort order invari may easili exploit properti context algorithm framework fulli specifi algorithm follow recal c v q v input capacit requir arriv time sink v respect routin comput base casev simpli set bot v bot v sinc valid solut invert signal sink algorithm gdptbw foreach node v 2 topolog order leav root v leaf comput els comput v root comput els v root comput optim figur 1 gener algorithm structur algorithm bottom solutionsv top lv top rv 1 first comput unbuff solut 2 bot v 3 let l top lv 4 let r top rv 5 l index order c 7 js l j j js r 8 let c l q l 9 let c r q r bot v 11 q l q r left critic 12 q r q l right critic 13 comput bot v analog 14 comput buffer solut 15 foreach buffer 16 b invert 17 find c q bot v st c maxim 18 els 19 find c q bot v st c maxim 20 analog comput bot v bot v 23 bot v gamma bot v properti 52 figur 2 bottom solut routin max requir time comput bottom solut describ pseudocod figur 2 algorithm first comput optim c q pair unbuff solut line 213 achiev arriv time q find smallest load achiev q done manner similar merg two sort list time ensur properti 52 hold key linear time oper size result set linear observ van ginneken 17 next find optim buffer configur line 1520 pair buffer b unbuff solut v perform merg addit prune line 2123 also note final prune step also linear sinc set sort order give implement top solut figur 3 examin pair width w wire e v length l ev solut c q v sinc load c 0 fix w 2 f1wg visit c 0 order without explicitli sort pair obtain new requir time final sweep appli properti 52 ensur set strictli increas order c q final must implement optim solnv bot v done simpli pair previous comput nonbuff c q bot v sinc signal leav driver noninvert properti ie output resist driver select solut largest result requir arriv time construct solut achiev time recurs revisit tree determin choic buffer wire size yield optim solut accomplish store c q pair local inform indic choic led solut comment simplic present algorithm term binari tree note algorithm easili appli gener tree one straightforward method achiev convert nonbinari tree equival binari tree simpli ad zerolength wire instanc suppos node v fanout 3 node b c replac v two node v 0 v 00 node v 0 children b v 00 children c v 0 wire v 00 v 0 length 0 algorithm modifi prohibit placement buffer particular node v 0 case anoth issu describ algorithm assum exactli one sizeabl wire segment node buffer insert node tree howev algorithm generaliz accommod multipl sizeabl segment singl wire buffer insert within wire introduct intermedi node note algorithm easili extend allow optim size drive gate desir howev realiz size may global effect alter input capacit driver therebi affect time requir system whole comment appli subsequ algorithm paper 51 runtim analyz run time basic algorithm three scenario size alon insert alon scenario 1 wire size alon introduc notion basic gridwidth analyz complex properti 53 scenario 1 size loadrequir time set bound mw total number basic grid length tree seen consid load node v express sink load fix interconnect width ith wire fl constant deriv ff basic grid length minimum width thu load entir determin p w take integ valu rang mmw give upperbound mw size loadrequir time set algorithm comput sinc bound number distinct load valu thu even though exponenti number width assign polynomi number distinct result load result runtim onw mw case everi sizeabl segment ident size 2 w 2 sinc case scenario 2 gener situat algorithm van ginneken 17 sinc case comput top set trivial thu size bot set key factor runtim first state follow properti allud earlier properti 54 bot v let l r top set vs left right children respect polar follow inequ hold js bot vj js l j properti 55 scenario 2 loadrequir time set jsj properti coupl fact merg oper linear js l j overal worstcas complex onjbjn scenario 3 complic fact input capacit buffer may simpl multipl capacit unitlength wire howev practic reason assum capacit valu linearli map onto polynomiallybound integ domain suffici precis given situat introduc anoth valu c max largest capacit possibl among individu compon tree eg may capacit longest wire maximum width formul upper bound size loadrequir time set ncmax overal runtim 2 c max maxw jbj practic observ runtim typic much less bound 6 minim power given time constraint extend algorithm accommod dynam power consider clariti present subsequ algorithm without regard signal polar applic idea previou section straightforward note also extens present section easili modifi minim area subject time constraint first issu parameter solut set concern load requiredtim subsolut also power consum therefor solut set bot v top v contain pair p p p power consumpt capacit valu p order set load requir time pair c q previou algorithm exampl p indic power p everi c q 2 exist assign v consum power p present load c upward yield requir time q v organ set first sort increas order power set p order load c basic algorithm one might think set p typic singleton set howev case mani differ configur may consum precis power exampl assign ident set buffer differ locat set quit dens recal dynam power dissip capacit correct measur c v power associ sink v base casev simpli set bot gg pseudocod bottom solut given figur 4 visit possibl valu total power consumpt v valu among buffer unbuff configur introduc notion nonbuff oe unifi notat case explicitli sort valu howev observ number distinct valu p often order magnitud less worst case quadrat observ util hash tabl make initi pass pair extract distinct valu sort avoid expens sort oper top solut implement similar manner pseudocod appear figur 5 describ algorithm implement two type prune first prune solut power p way properti 52 howev addit prune condit util figur 4 5 line 9 6 respect prune captur follow properti properti 61 solut c q consum power p 9 solut algorithm top solutionsv bot v 2 foreach c q bot v w 2 f1wg increas order c top v elmor delay evalu width w 4 comput top v analog 5 top v gamma top v properti 52 figur 3 top solut routin max requir time algorithm bottom solutionsv top lv top rv 1 let b 2 bot v 3 foreach tripl p l p l increas order 4 combin p l pr line 712 figur 2 give 0 5 b 6 oe 6 find c maxim 7 8 els 9 10 p previou tripl gave p 12 prune p properti 52 13 els 14 bot v bot v figur 4 bottom solut routin low power algorithm top solutionsv bot v 1 top possibl powerg 2 foreach pair w 2 1w p bot increas order 3 foreach c q 2 p bot 4 p elmor delay evalu width w 5 prune p properti 52 7 p 6 8 top v top v figur 5 top solut routin low power q 0 q solut c q suboptim applic properti proven essenti give reason run time practic effici detect properti 61 address subsequ implement optim solnv bot v simpli select lowest power unbuff solut root give requiredtim qt pair driver altern set unbuff solut give full tradeoff curv detect properti 61 comput loadrequir time set p power p previou algorithm alreadi comput loadrequir time set p 0 p want datastructur effici determin c q 2 p properti 61 hold sinc solut set grow substanti size linear scan detect properti would like disast sinc visit power valu order know entri data structur power valu p thu data structur need concern c q valu thu need data structur effici support follow oper updat data structur reflect solut c q ffl sub optc q return true 9c previous insert st c 0 c q 0 q fals otherwis datastructur solv special case orthogon rang queri problem comput geometri see eg 19 problem special case sens need retriev count satisfi properti subspac interest defin two inequ c 0 c q 0 q rather four word subspac intersect halfplan form inequ rather rectangl form four inequ special properti problem allow us support oper olog time om space entri use augment binari search tree contrast fastest known approach gener 2dimension orthogon rang queri problem also run olog time use om log space support oper order binari search tree tree load valu c node search tree store load valu c largest q valu left subtre refer valu tq l max given augment insert easili implement recurs sub opt implement examin four follow case respect c q given tc tq l max store current node tree boundari condit given clariti follow guidelin recurs search tree detect properti time proport depth tree 61 run time respect wires alon ie notic everi powerload requir time tripl sinc decoupl buffer thu basic algorithm suffici solv lowpow problem get power minim free gener case simultan wire size buffer insert buffer insert alon take account quadrat natur algorithm sinc examin pair power valu left right children solut set longer assur linear size howev capacit valu given polynomi bound integ map show runtim algorithm polynomi section 51 let c max largest possibl capacit valu among compo nent scenario bound number loadrequir time pair node give overal run time bound onjbj log factor artifact sort perform power valu practic observ much better run time result addit prune describ previou section includ analysi sinc prove improv worst case perform 7 account signal slew give gener algorithm account effect signal slew buffer delay key approach manipul piecewis linear function model effect signal slew overview equat 2 buffer delay augment term b lprev recal b characterist constant buffer b lprev rc delay previou stage sinc algorithm proce bottomup order unknown valu comput delay associ buffer conceptu would like support queri form optim solut v capacit c linear lprev util piecewis linear function model ef fect previous loadrequir time pair c q loadrequir time func pair c f f piecewis linear optim requir time q v load c illustr model delay piecewis linear function figur 6 figur 6b show piecewis linear delay function f node v figur 6a left right subtre maximum delay 5 4 unit respect howev sinc left right subtre driven differ buffer type differ sensit l r straight line figur 6b correspond two delay function contribut two subtre slope correspond sensit l r result delay function f node v shown solid line max two thu differ valu lprev result differ critic path repres piecewis linear function f link list quadrupl quadrupl segment start point end x end slope manipul piecewis linear function base three basic oper first two oper perform manner similar merg two sort list linear time step list examin point intersect gener oper set function rather pair repeat applic give exampl pwl maxf 1 f k third oper achiev simpli ad start ycoordin 0 segment function respect dynam program algorithm must also associ segment piecewis linear function f relev configur inform yield solut eg wirewidth buffer type algorithm modif summar follow 1 loadrequir time pair c q loadrequir time func pair 2 comput scalar max min oper arriv time q comput pwl max pwl min oper piecewis linear function 3 elimin suboptim solut c q properti 52 61 elimin suboptim portion solut c f analog properti suboptim solut give requir arriv time gamma1 certain valu lprev detail descript gener algorithm follow gener focu low power formul problem prune oper present bottom solut top solut first discuss basic prune oper use algorithm previous basic oper algorithm merg two loadrequir time set two set 1 2 solut set consum ident power p concern power comput new set set provabl suboptim solut properti 52 ie c q 2 impli gener concept loadrequir time func set properti analog properti 52 follow properti 71 let loadrequir time set order load ie defin may replac maintain optim f 0 may elimin altogeth properti implement figur 7 routin merg load func set use bottom solut top solut addit previou low power algorithm util gener prune method given properti 61 said pair solut p c q p q q 0 p suboptim may elimin analog properti slew sensit gener follow properti 72 solut p c f let 0 set solut st p iff manner similar properti 71 may replac f f 0 may elimin entir gener datastructur section 6 present later section effici implement prune properti 72 final give pseudocod bottom solut top solut figur 8 9 respect routin follow previou version quit close howev properti 71 72 introduc partial defin function total order c f set therefor combin solut children may look pair worst case rather perform simpl merg previous figur 2 line 712 seen loop bottom solut figur 8 particular f l must find appropri f r js pair f l worst case js may candid may hold howev practic set tend remain linear size relat issu complex function principl size function grow exponenti howev observ phenomenon practic exampl give intuit oper algorithm give illustr figur show function f load c buffer b consid insert v perform bottom solut sinc b drive load c lprev descend l r5 delay vsink b l l 01 02 d5 d4 figur linear function model effect signal slew algorithm merg loadfunc foreach c f 2 0 increas order c 9x st f 0 otherwis c f 0 useless return 0 figur 7 algorithm merg loadfunc set presum consum power algorithm bottom solutionsv top lv top rv foreach tripl p l p l increas order pr index eg c l f l ith smallest load correspond piecewis linear function p l els let j smallest index st f l 9x st f r jx f l ix f min pwl minf l f r j els arriv time output buffer segment pwl func prune solut 0 per properti 72 els new power valu figur 8 bottom solut routin low power signal slew algorithm top solutionsv bot v 1 top v 2 foreach pair w 2 1w p bot increas order 3 foreach c f 2 p bot 4 p 5 prune suboptim solut p properti 71 6 prune suboptim solut p properti 72 7 p 6 8 top v top v figur 9 top solut routin low power signal slew cr b therefor requir arriv time output buffer t1 subtract buffer delay buf delay requir arriv time function input buffer shown solid line right figur slope gamma b figur 12 illustr oper combin left right top solut valu lprev left subtre critic other right solid line graph right show function result pwl min function captur combin two solut algorithm prop72t c f tnull return f els c tc return prop72tleft c f els c tc return f 0 els return figur 10 implement properti 72 implement properti 72 give gener datastructur section 6 implement properti 72 given set pair want effici comput f 0 describ properti 72 recal algorithm organ power p associ c f strictli greater p associ accomplish alter previou augment tree data structur store pair tree node rather tc tq l max search tree order c piecewis linear function tf l max pwl resid either c left subtre pseudo code implement properti 72 given figur 10 ie given c f return portion f suboptim form f 0 updat datastructur done recurs travers search tree updat f l max function node go complex oper logarithm number entri data structur multipli averag complex piecewis linear oper small experi lprev lprev bufdelay cr cr reqtim reqtim figur 11 effect insert buffer 8 experiment result implement algorithm cunix environ sun sparc 20 workstat ran algorithm randomli gener rout topolog variou size nonuniform segment length experi discret done arbitrarili larg integ domain eg 1 000 000 yet impress runtim obtain sinc algorithm deriv optim solut main focu experi runtim natur tradeoff curv effect signal slew use 5 differ buffer type smallest 1x buffer r b 08 largest buffer 8x intrins delay b ident buffer b assum invers proport width largest b 08 smallest 01 experi use varieti wire width 05m 5m addit benefit typic wasnt observ test case beyond width experi use maximum delay metric ie requir time sink 0 figur 13 show optim power vs delay curv 20 sink net util wire size buffer insert exampl observ run time net size typic 2030 second rang unsizedunbuff delay leftmost point minimum delay solut rightmost point curv clearli much better engin choic appear elbow curv second set experi appear tabl 1 show import take slew account buffer insert perform experi net rang 10 sink variabl scale factor k coeffici b replac b k b k two column b result run basic algorithm min delay evalu delay result tree take slew account result extend algorithm section 6 rightmost column worst runtim among experi row k n grow see larg variat observ delay approach 50 one case 10 sink net critic path never includ buffer account ident delay lprev lprev f r reqtim reqtim figur 12 combin left right solut 46 48 50 52 54 power nf3555delay ns figur 13 powerdelay curv 20 sink net tabl 1 basic algorithm vs slew algorithm variou sensit 9 conclus present effici algorithm optim wire size buffer insert adopt flexibl problem formul minim power subject time constraint altern comput entir powerdelay tradeoff curv addit complex algorithm easili adapt perform area minim addit incorpor contribut signal slew delay model shown signific contributor overal delay r fanout problem theori practic optim wires elmor delay model simultan driver wire size perform power optimiza tion performancedriven interconnect design base distribut rc delay model transient respons damp linear network particular regard wideband amplifi cmo circuit speed buffer optim methodolog algorithm postplac delay optim optim effici buffer insert wire size fast effici algorithm determin fanout tree larg network signal delay rc tree network unifi theori mix cmosbicmo buffer optim rc interconnect optim elmor delay model wires buffer size powerdelay tradeoff use sensit base heurist heurist algorithm fanout problem static time analysi performanceori technolog map buffer placement distribut rctree network minim elmor delay principl cmo vlsi design comput geometri tr principl cmo vlsi design system perspect performanceori technolog map performancedriven interconnect design base distribut rc delay model simultan driver wire size perform power optim methodolog algorithm postplac delay optim rc interconnect optim elmor delay model ctr king ho tam lei power optim dualvdd buffer tree consid buffer station blockag proceed 42nd annual confer design autom june 1317 2005 san diego california usa norman kojima yukiko parameswar christian klingner yukio ohtaguro masataka matsui shigeaki iwasa tatsuo teruyama takayoshi shimazawa hideki takeda kouji hashizum haruyuki tago masaaki yamada repeat insert method applic 300mhz 128bit 2way superscalar microprocessor proceed 2000 confer asia south pacif design autom p641646 januari 2000 yokohama japan king ho tam tom tong jing lei fast dualvdd buffer base interconnect predict sampl proceed 2007 intern workshop system level interconnect predict march 1718 2007 austin texa usa chowdhuri john lilli repeat insert concurr setup hold time violat powerdelay tradeoff proceed 2007 intern symposium physic design march 1821 2007 austin texa usa jengliang tsai tsunghao chen charli chungp chen optim minimumdelayarea zeroskew clock tree wires pseudopolynomi time proceed intern symposium physic design april 0609 2003 monterey ca usa x zeng zhou wei li buffer insert clock delay skew minim proceed 1999 intern symposium physic design p3641 april 1214 1999 monterey california unit state jin fuw lee l ostapko jefferi soreff c k wong signal bound problem time analysi proceed 2001 ieeeacm intern confer computeraid design novemb 0408 2001 san jose california rajeev murgai layoutdriven areaconstrain time optim net buffer proceed 2000 ieeeacm intern confer computeraid design novemb 0509 2000 san jose california xiaop tang f wong plan buffer locat network flow proceed 2000 intern symposium physic design p180185 may 2000 san diego california unit state hamid reza kheirabadi morteza saheb zamani effici net order algorithm buffer insert proceed 17th great lake symposium great lake symposium vlsi march 1113 2007 stresalago maggior itali jason cong lei effici techniqu devic interconnect optim deep submicron design proceed 1998 intern symposium physic design p4551 april 0608 1998 monterey california unit state arlindo l oliveira rajeev murgai exact gate assign algorithm tree circuit rise fall delay proceed 2000 ieeeacm intern confer computeraid design novemb 0509 2000 san jose california jason cong chengkok koh interconnect layout optim higherord rlc model proceed 1997 ieeeacm intern confer computeraid design p713720 novemb 0913 1997 san jose california unit state rajeev murgai perform optim rise fall paramet proceed 1999 ieeeacm intern confer computeraid design p185190 novemb 0711 1999 san jose california unit state minghorng lai f wong maze rout buffer insert wires proceed 37th confer design autom p374378 june 0509 2000 lo angel california unit state xiaop tang martin f wong tradeoff rout resourc runtim qualiti buffer rout proceed 2004 confer asia south pacif design autom electron design solut fair p430433 januari 2730 2004 yokohama japan jason cong tianm kong david zhigang pan buffer block plan interconnectdriven floorplan proceed 1999 ieeeacm intern confer computeraid design p358363 novemb 0711 1999 san jose california unit state baer j cortadella kishinevski layoutawar gate duplic buffer insert proceed confer design autom test europ april 1620 2007 nice franc yuantao peng xun liu power macromodel global interconnect consid practic repeat insert proceed 14th acm great lake symposium vlsi april 2628 2004 boston usa charl alpert anirudh devgan wire segment improv buffer insert proceed 34th annual confer design autom p588593 june 0913 1997 anaheim california unit state p sarkar c koh repeat block plan simultan delay transit time constraint proceed confer design autom test europ p540545 march 2001 munich germani takumi okamoto jason cong buffer steiner tree construct wire size interconnect layout optim proceed 1996 ieeeacm intern confer computeraid design p4449 novemb 1014 1996 san jose california unit state jason cong tianm kong zhigang david pan buffer block plan interconnect plan predict ieee transact larg scale integr vlsi system v9 n6 p929937 1212001 minghorng lai f wong memoryeffici interconnect optim proceed 2001 confer asia south pacif design autom p198202 januari 2001 yokohama japan j cong c koh k leung simultan buffer wire size perform power optim proceed 1996 intern symposium low power electron design p271276 august 1214 1996 monterey california unit state feodor f dragan andrew b kahng ion mandoiu sudhakar muddu alexand zelikovski provabl good global buffer multitermin multicommod flow approxim proceed 2001 confer asia south pacif design autom p120125 januari 2001 yokohama japan xun liu yuantao peng mario c papaefthymi practic repeat insert low power repeat librari need proceed 41st annual confer design autom june 0711 2004 san diego ca usa imin liu adnan aziz f wong meet delay constraint dsm minim repeat insert proceed confer design autom test europ p436440 march 2730 2000 pari franc xiaop tang ruiqi tian hua xiang f wong new algorithm rout tree construct buffer insert wire size obstacl constraint proceed 2001 ieeeacm intern confer computeraid design novemb 0408 2001 san jose california john lilli chungkuan cheng tingt lin chingyen ho new perform driven rout techniqu explicit areadelay tradeoff simultan wire size proceed 33rd annual confer design autom p395400 june 0307 1996 la vega nevada unit state chakraborti rajeev murgai layoutdriven time optim gener de morgan transform proceed 2002 confer asia south pacif design automationvlsi design p647 januari 0711 2002 ruim li dian zhou jin liu xuan zeng poweroptim simultan buffer insertions wire size proceed ieeeacm intern confer computeraid design p581 novemb 0913 probir sarkar vivek sundararaman chengkok koh routabilitydriven repeat block plan interconnectcentr floorplan proceed 2000 intern symposium physic design p186191 may 2000 san diego california unit state jason cong lei effici approach simultan transistor interconnect size proceed 1996 ieeeacm intern confer computeraid design p181186 novemb 1014 1996 san jose california unit state sampath dechu zion cien shen chri c n chu effici rout tree construct algorithm buffer insert wire size obstacl consider proceed 2004 confer asia south pacif design autom electron design solut fair p361366 januari 2730 2004 yokohama japan henrik esbensen ernest kuh performancedriven icmcm placement algorithm featur explicit design space explor acm transact design autom electron system toda v2 n1 p6280 jan 1997 feodor f dragan andrew b kahng ion mndoiu sudhakar muddu alexand zelikovski provabl good global buffer use avail buffer block plan proceed 2000 ieeeacm intern confer computeraid design novemb 0509 2000 san jose california jason cong lei optim wires interconnect multipl sourc acm transact design autom electron system toda v1 n4 p478511 oct 1996 christoph bartoschek stephan held dieter rautenbach jen vygen effici gener short fast repeat tree topolog proceed 2006 intern symposium physic design april 0912 2006 san jose california usa rajeev murgai technologybas transform logic synthesi verif kluwer academ publish norwel 2001 jason cong patrick h madden perform driven global rout standard cell design proceed 1997 intern symposium physic design p7380 april 1416 1997 napa valley california unit state jason cong zhigang pan lei chengkok koh keiyong khoo interconnect design deep submicron ic proceed 1997 ieeeacm intern confer computeraid design p478485 novemb 0913 1997 san jose california unit state massoud pedram hirendu vaishnav power optim vlsi layout survey journal vlsi signal process system v15 n3 p221232 march 1997 dian zhou ruim li design verif highspe vlsi physic design journal comput scienc technolog v20 n2 p147165 march 2005