#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue May 03 13:12:07 2022
# Process ID: 4088
# Current directory: D:/digital_logic/project/CPU31
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7916 D:\digital_logic\project\CPU31\CPU31.xpr
# Log file: D:/digital_logic/project/CPU31/vivado.log
# Journal file: D:/digital_logic/project/CPU31\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/digital_logic/project/CPU31/CPU31.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ifu.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ifu.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new/gpr.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new/gpr.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v
update_compile_order -fileset sources_1
add_files -norecurse D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v
update_compile_order -fileset sources_1
remove_files D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new/gpr.v
file delete -force D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new/gpr.v
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v
update_compile_order -fileset sources_1
file mkdir D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new/mux_dst.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new/mux_dst.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/controller/ref.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/controller/ref.v
update_compile_order -fileset sources_1
remove_files D:/digital_logic/project/CPU31/CPU31.srcs/controller/ref.v
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v
update_compile_order -fileset sources_1
remove_files D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new/mux_dst.v
file delete -force D:/digital_logic/project/CPU31/CPU31.srcs/sources_1/new/mux_dst.v
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v
update_compile_order -fileset sources_1
remove_files D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v
update_compile_order -fileset sources_1
add_files -norecurse D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v
WARNING: [filemgmt 56-12] File 'D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v' cannot be added to the project because it already exists in the project, skipping this file
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v
update_compile_order -fileset sources_1
add_files -norecurse D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v w ]
add_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ifu.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/digital_logic/project/CPU31/CPU31.srcs/system.v w ]
add_files -fileset sim_1 D:/digital_logic/project/CPU31/CPU31.srcs/system.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
ERROR: [VRFC 10-46] rfclk is already declared [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:42]
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:79]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:147]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:191]
ERROR: [VRFC 10-1040] module cpu31 ignored due to previous errors [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:23]
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
ERROR: [VRFC 10-46] rfclk is already declared [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:42]
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:79]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:147]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:191]
ERROR: [VRFC 10-1040] module cpu31 ignored due to previous errors [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:23]
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
ERROR: [VRFC 10-91] ram is not declared [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:105]
ERROR: [VRFC 10-1040] module system ignored due to previous errors [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:23]
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
ERROR: [VRFC 10-91] ram is not declared [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:105]
ERROR: [VRFC 10-1040] module system ignored due to previous errors [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:23]
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
ERROR: [VRFC 10-91] ram is not declared [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:105]
ERROR: [VRFC 10-1040] module system ignored due to previous errors [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:23]
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
ERROR: [VRFC 10-91] ram is not declared [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:105]
ERROR: [VRFC 10-1040] module system ignored due to previous errors [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:23]
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:153]
ERROR: [VRFC 10-2063] Module <add4> not found while processing module instance <uadd4> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:159]
ERROR: [VRFC 10-2063] Module <pcreg> not found while processing module instance <uPC> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:164]
ERROR: [VRFC 10-2063] Module <nPC> not found while processing module instance <PCNEW> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:171]
ERROR: [VRFC 10-2063] Module <alu> not found while processing module instance <uAlu> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:176]
ERROR: [VRFC 10-2063] Module <II> not found while processing module instance <uII> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:187]
ERROR: [VRFC 10-2063] Module <gpr> not found while processing module instance <Regfile> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:192]
ERROR: [VRFC 10-2063] Module <dm> not found while processing module instance <datamemory> [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:153]
ERROR: [VRFC 10-2063] Module <add4> not found while processing module instance <uadd4> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:159]
ERROR: [VRFC 10-2063] Module <pcreg> not found while processing module instance <uPC> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:164]
ERROR: [VRFC 10-2063] Module <nPC> not found while processing module instance <PCNEW> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:171]
ERROR: [VRFC 10-2063] Module <alu> not found while processing module instance <uAlu> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:176]
ERROR: [VRFC 10-2063] Module <II> not found while processing module instance <uII> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:187]
ERROR: [VRFC 10-2063] Module <gpr> not found while processing module instance <Regfile> [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:192]
ERROR: [VRFC 10-2063] Module <dm> not found while processing module instance <datamemory> [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/xsim.dir/system_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 03 23:57:51 2022...
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/xsim.dir/system_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 03 23:57:51 2022...
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:digital_logicprojectCPU31CPU31.srcsout.txt referenced on D:/digital_logic/project/CPU31/CPU31.srcs/system.v at line 54 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.020 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1122.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:digital_logicprojectCPU31CPU31.srcsout.txt referenced on D:/digital_logic/project/CPU31/CPU31.srcs/system.v at line 54 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.770 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.770 ; gain = 0.000
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 54
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 54
step
WARNING: File D:digital_logicprojectCPU31CPU31.srcsout.txt referenced on D:/digital_logic/project/CPU31/CPU31.srcs/system.v at line 54 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 58
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 54
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 54
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 54
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.719 ; gain = 0.000
step
WARNING: File out.txt referenced on D:/digital_logic/project/CPU31/CPU31.srcs/system.v at line 54 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 58
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 54
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 58
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:\digital_logic\projectCPU31\CPU31.srcs\out.txt referenced on D:/digital_logic/project/CPU31/CPU31.srcs/system.v at line 55 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.719 ; gain = 0.000
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 58
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 55
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:37]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:42]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:50]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1152.719 ; gain = 0.000
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 56
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 55
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1152.719 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1152.719 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" Line 204
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" Line 205
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" Line 206
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" Line 59
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 78
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 80
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 81
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 82
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 83
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 85
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 86
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 58
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 58
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 59
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 58
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 60
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 61
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 107
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" Line 57
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" Line 58
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" Line 59
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" Line 65
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" Line 66
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 101
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" Line 52
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" Line 54
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" Line 53
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 32
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 31
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 32
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 31
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 31
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 33
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 30
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" Line 28
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" Line 27
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 39
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 39
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 40
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 39
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 39
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 40
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 39
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 39
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 40
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 39
step
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 39
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/system/cpu}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.113 ; gain = 0.000
add_wave {{/system/cpu}} 
add_wave {{/system/datamemory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.113 ; gain = 0.000
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} 78
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} 77
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 78
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} -line 77
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.824 ; gain = 11.383
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 78
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1192.965 ; gain = 20.090
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1193.344 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.344 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1195.781 ; gain = 0.000
run all
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 62
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 78
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} -line 78
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 101
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 29
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 32
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 28
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 46
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 45
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 51
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 50
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 29
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 30
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 70
run all
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 70
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 62
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 71
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 108
run all
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 108
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 70
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 106
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" Line 59
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" Line 62
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" Line 61
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 50
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 53
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 54
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 48
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" Line 28
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" Line 204
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" Line 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 32
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 28
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 30
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 52 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
run all
Stopped at time : 53 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 108
step
Stopped at time : 53 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 106
step
Stopped at time : 53 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" Line 59
step
Stopped at time : 53 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} 79
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} 78
run all
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 108
run all
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} -line 78
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 81
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} -line 79
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 100
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 83
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 88
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 31
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 33
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 30
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" Line 29
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" Line 28
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 32
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 31
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 47
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" Line 206
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 31
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ./result.txt could not be opened
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.320 ; gain = 0.000
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 108
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.320 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file D:/digital_logic/project/CPU31/CPU31.srcs/result.txt could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.320 ; gain = 0.000
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 62
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 101
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 29
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 32
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 28
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} 79
run all
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 81
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 100
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 83
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 88
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 31
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 33
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 30
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" Line 29
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" Line 28
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 32
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 31
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 47
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" Line 206
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 31
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 32
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 33
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 31
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 29
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 30
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 49
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 203
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 48
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 49
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 203
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 48
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" Line 28
step
Stopped at time : 55 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" Line 27
step
Stopped at time : 56 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 56 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 56 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 56 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 101
step
Stopped at time : 56 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 46
step
Stopped at time : 56 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 45
step
Stopped at time : 56 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 51
step
Stopped at time : 56 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 50
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 101
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 69
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 70
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 71
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 72
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 73
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 74
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 75
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 76
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 77
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 78
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 79
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 80
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 81
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 82
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 83
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 84
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 85
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 86
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 87
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 88
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 89
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 90
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 91
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 92
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 93
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 94
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 95
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 96
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 97
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 98
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 99
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 100
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 101
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 102
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 68
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 107
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 108
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 106
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" Line 59
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 31
step
Stopped at time : 57 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v} 29
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1238.004 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v} -line 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1238.004 ; gain = 0.000
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} -line 79
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 62
run all
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 62
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 101
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 29
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 32
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 28
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 46
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 45
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 51
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 50
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 29
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 30
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 101
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 69
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 70
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 71
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 72
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 73
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 74
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 75
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 101
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 29
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 32
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 28
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 46
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 45
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 51
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 50
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 29
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 30
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 110
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 77
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 101
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v} 59
run all
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" Line 59
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v} -line 59
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 40
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" Line 41
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/system/cpu}} 
add_wave {{/system/datamemory}} 
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 62
run all
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} 79
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
run all
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 81
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 100
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 83
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 88
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 50
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
run all
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 81
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:79]
WARNING: [VRFC 10-1783] select index 37 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:80]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:83]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:84]
WARNING: [VRFC 10-1783] select index 49 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:85]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:86]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:88]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:89]
WARNING: [VRFC 10-1783] select index 33 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:92]
WARNING: [VRFC 10-1783] select index 34 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:94]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:95]
WARNING: [VRFC 10-1783] select index 32 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:97]
WARNING: [VRFC 10-1783] select index 39 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:99]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:100]
WARNING: [VRFC 10-1783] select index 36 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:102]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:103]
WARNING: [VRFC 10-1783] select index 35 into instruction is out of bounds [D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.797 ; gain = 9.402
run all
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 81
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 100
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 83
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 88
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 50
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 53
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 54
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 48
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 31
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v} 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 30
run all
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v} -line 29
remove_bps -all
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.797 ; gain = 0.000
run all
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 81
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 100
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 83
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} -line 79
run all
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.797 ; gain = 0.000
add_wave {{/system/cpu}} 
add_wave {{/system/datamemory}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v} 32
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 32
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 28
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 46
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 45
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 51
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 50
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 29
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" Line 30
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} 62
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 32
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 28
step
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" Line 46
add_bp {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} 79
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 32
run all
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 81
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 100
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 83
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 88
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 45
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 86
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 103
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 104
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 102
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 80
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 85
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 50
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 53
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 54
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" Line 48
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" Line 30
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" Line 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" Line 28
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 32
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" Line 47
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" Line 206
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 49
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 140
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 141
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 144
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 145
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 146
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" Line 48
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 31
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 30
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 33
step
Stopped at time : 51 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" Line 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_8, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
INFO: [VRFC 10-2458] undeclared symbol I_MUX_1, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:190]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1308.590 ; gain = 0.000
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v} -line 79
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" Line 32
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v} -line 32
run all
add_wave {{/system/datamemory}} 
add_wave {{/system/cpu}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" Line 62
remove_bps -file {D:/digital_logic/project/CPU31/CPU31.srcs/system.v} -line 62
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
add_wave {{/system/cpu/uPC}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -noclean_dir
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'system' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
<<<<<<< HEAD
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
=======
"xvlog -m64 --relax -prj system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/Asynchronous_D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asynchronous_D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/nPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/gpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/II.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module II
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/controller/dec.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/controller/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/pcreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/datapath/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu31
INFO: [VRFC 10-2458] undeclared symbol rfr, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.srcs/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol dataout, assumed default net type wire [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto decf4559ab6c4cf28c5fe90ee69049e8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_behav xil_defaultlib.system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dataout [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:43]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port op [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:106]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port ext [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:142]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:145]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [D:/digital_logic/project/CPU31/CPU31.srcs/cpu31.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port datain [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:46]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [D:/digital_logic/project/CPU31/CPU31.srcs/system.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dec
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.Asynchronous_D_FF
Compiling module xil_defaultlib.pcreg_default
Compiling module xil_defaultlib.nPC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.II
Compiling module xil_defaultlib.gpr
Compiling module xil_defaultlib.cpu31
Compiling module xil_defaultlib.dm
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_behav
>>>>>>> b68dde7 ('更新CPU31，前后仿真均完成')
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital_logic/project/CPU31/CPU31.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_behav -key {Behavioral:sim_1:Functional:system} -tclbatch {system.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source system.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.992 ; gain = 0.000
add_wave {{/system/cpu}} 
add_wave {{/system/cpu/uPC}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 04 01:25:11 2022...
