# Verilog

Projects with various design patterns + Final project which connects the patterns to perform a certain actions