Fitter report for ELEX7660-TermProject
Tue Apr 11 13:28:14 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. PLL Usage Summary
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Apr 11 13:28:14 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ELEX7660-TermProject                        ;
; Top-level Entity Name           ; ELEX7660_TermProject                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,060 / 15,880 ( 13 % )                     ;
; Total registers                 ; 4015                                        ;
; Total pins                      ; 36 / 314 ( 11 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,040 / 2,764,800 ( < 1 % )                 ;
; Total RAM Blocks                ; 5 / 270 ( 2 % )                             ;
; Total DSP Blocks                ; 22 / 84 ( 26 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.3%      ;
;     Processor 3            ;   8.5%      ;
;     Processor 4            ;   8.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; reset_n~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|adder_result_1[0]                                                                       ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[1]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[2]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[3]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[4]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[5]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[6]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[7]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[8]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[9]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[10]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[11]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[12]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[13]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[14]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[15]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[16]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[17]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AY               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]~_Duplicate_1  ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]~_Duplicate_1  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; AX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]~_Duplicate_1 ; Q                ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]~_Duplicate_1 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; BX               ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|adder_result_1[0]                                                                       ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[1]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[2]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[3]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[4]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[5]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[6]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[7]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[8]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[9]                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[10]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[11]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[12]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[13]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[14]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[15]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[16]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[17]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                                      ; RESULTA          ;                       ;
; fft_interface:fft_0|mag[0][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[0][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[1][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[2][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[3][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[4][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[5][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[6][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[7][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[8][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[9][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; AY               ;                       ;
; fft_interface:fft_0|mag[10][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[10][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[11][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[12][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[13][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[14][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|mag[15][16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; AY               ;                       ;
; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fft_interface:fft_0|current_result[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|current_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|current_result[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|current_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|current_sample[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|current_sample[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|current_sample[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|current_sample[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|current_sample[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|current_sample[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_inverse                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_inverse~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|pre_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|pre_stall~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|empty_dff                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_valid_s                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_valid_s~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_valid                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:adder2_out_imag_d[1][4]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:adder2_out_imag_d[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:adder2_out_imag_d[1][12]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:adder2_out_imag_d[1][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:adder2_out_real_d[1][11]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:adder2_out_real_d[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:adder2_out_real_d[1][13]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:adder2_out_real_d[1][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][8]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][9]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][7]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][8]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][11]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|s_sel_d[1]                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|s_sel_d[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_reg_delay:del_reg_array[2][11]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_reg_delay:del_reg_array[2][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|processing_cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|processing_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[0][0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][6]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:in_imag_d[9]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:in_imag_d[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:in_real_d[4]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:in_real_d[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[1]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[5]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[9]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[13]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_imag[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_inverse                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_inverse~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[3]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[5]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[8]                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[13]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[15]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_real[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_sop                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|out_sop~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][8]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][11]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:in_imag_cmm_d[14]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:in_imag_cmm_d[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[4]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|in_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|in_control_tmp[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|processing_cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|processing_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[3]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst|count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; fft_interface:fft_0|fft_lock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|fft_lock~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; fft_interface:fft_0|samples[0][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|samples[0][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|samples[0][3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|samples[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|samples[0][5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|samples[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|samples[0][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|samples[0][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|samples[3][4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|samples[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|samples[4][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|samples[4][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|samples[7][9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|samples[7][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|samples[9][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|samples[9][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; fft_interface:fft_0|sink_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|sink_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; fft_interface:fft_0|sqrt_int:sqrt_0|ac[31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|sqrt_int:sqrt_0|ac[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; fft_interface:fft_0|sqrt_int:sqrt_0|i[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|sqrt_int:sqrt_0|i[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; fft_interface:fft_0|sqrt_int:sqrt_0|i[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|sqrt_int:sqrt_0|i[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; fft_interface:fft_0|sqrt_int:sqrt_0|i[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|sqrt_int:sqrt_0|i[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; fft_interface:fft_0|sqrt_int:sqrt_0|q[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|sqrt_int:sqrt_0|q[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; fft_interface:fft_0|sqrt_int:sqrt_0|q[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|sqrt_int:sqrt_0|q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; fft_interface:fft_0|sqrt_int:sqrt_0|q[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; fft_interface:fft_0|sqrt_int:sqrt_0|q[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; servo:servo_0|count500[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_0|count500[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; servo:servo_0|count500[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_0|count500[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; servo:servo_0|timeCount[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_0|timeCount[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_1|timeCount[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_1|timeCount[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; servo:servo_1|timeCount[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_1|timeCount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; servo:servo_1|timeCount[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_1|timeCount[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; servo:servo_1|timeCount[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_1|timeCount[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_1|timeCount[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_1|timeCount[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_1|timeCount[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_1|timeCount[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_1|timeCount[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_1|timeCount[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_2|timeCount[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_2|timeCount[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_2|timeCount[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_2|timeCount[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_3|timeCount[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_3|timeCount[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; servo:servo_3|timeCount[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_3|timeCount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; servo:servo_3|timeCount[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_3|timeCount[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_3|timeCount[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_3|timeCount[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_4|timeCount[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_4|timeCount[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_4|timeCount[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_4|timeCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_4|timeCount[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_4|timeCount[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_5|timeCount[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_5|timeCount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; servo:servo_5|timeCount[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_5|timeCount[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_5|timeCount[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_5|timeCount[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_5|timeCount[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_5|timeCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_5|timeCount[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_5|timeCount[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_6|timeCount[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_6|timeCount[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_6|timeCount[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_6|timeCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_6|timeCount[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_6|timeCount[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_6|timeCount[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_6|timeCount[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_6|timeCount[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_6|timeCount[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_7|timeCount[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_7|timeCount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; servo:servo_7|timeCount[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_7|timeCount[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; servo:servo_7|timeCount[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_7|timeCount[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_7|timeCount[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_7|timeCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_7|timeCount[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_7|timeCount[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_8|timeCount[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_8|timeCount[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_8|timeCount[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_8|timeCount[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_8|timeCount[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_8|timeCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_8|timeCount[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_8|timeCount[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_8|timeCount[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_8|timeCount[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_9|timeCount[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_9|timeCount[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_9|timeCount[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_9|timeCount[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_9|timeCount[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_9|timeCount[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_10|timeCount[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_10|timeCount[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_12|timeCount[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_12|timeCount[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_12|timeCount[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_12|timeCount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_12|timeCount[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_12|timeCount[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_12|timeCount[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_12|timeCount[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_12|timeCount[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_12|timeCount[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_13|timeCount[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_13|timeCount[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_13|timeCount[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_13|timeCount[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_13|timeCount[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_13|timeCount[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_14|timeCount[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_14|timeCount[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_14|timeCount[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_14|timeCount[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_15|timeCount[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_15|timeCount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_15|timeCount[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_15|timeCount[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; servo:servo_15|timeCount[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_15|timeCount[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_15|timeCount[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_15|timeCount[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; servo:servo_15|timeCount[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; servo:servo_15|timeCount[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Location ;                ;              ; ARDUINO_IO[0]   ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[10]  ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[11]  ; PIN_AG16      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[12]  ; PIN_AH11      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[13]  ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[14]  ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[15]  ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[1]   ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[2]   ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[3]   ; PIN_AG9       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[4]   ; PIN_U14       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[5]   ; PIN_U13       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[6]   ; PIN_AG8       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[7]   ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[8]   ; PIN_AF17      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_IO[9]   ; PIN_AE15      ; QSF Assignment ;
; Location ;                ;              ; ARDUINO_RESET_N ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_50        ; PIN_V11       ; QSF Assignment ;
; Location ;                ;              ; FPGA_CLK2_50    ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; FPGA_CLK3_50    ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]       ; PIN_V12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]      ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]      ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]      ; PIN_AH5       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]      ; PIN_AH6       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]      ; PIN_AH4       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]      ; PIN_AG5       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]      ; PIN_AH3       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]      ; PIN_AH2       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]      ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]      ; PIN_AG6       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]       ; PIN_AF7       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]      ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]      ; PIN_AE4       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]      ; PIN_T13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]      ; PIN_T11       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]      ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]      ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]      ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]      ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]      ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]      ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]       ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]      ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]      ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]      ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]      ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]      ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]      ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]       ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]       ; PIN_Y8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]       ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]       ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]       ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]       ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]       ; PIN_U11       ; QSF Assignment ;
; Location ;                ;              ; KEY[0]          ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; KEY[1]          ; PIN_AH16      ; QSF Assignment ;
; Location ;                ;              ; LED[0]          ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; LED[1]          ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; LED[2]          ; PIN_V16       ; QSF Assignment ;
; Location ;                ;              ; LED[3]          ; PIN_V15       ; QSF Assignment ;
; Location ;                ;              ; LED[4]          ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; LED[5]          ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; LED[6]          ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; LED[7]          ; PIN_AA23      ; QSF Assignment ;
; Location ;                ;              ; SW[0]           ; PIN_L10       ; QSF Assignment ;
; Location ;                ;              ; SW[1]           ; PIN_L9        ; QSF Assignment ;
; Location ;                ;              ; SW[2]           ; PIN_H6        ; QSF Assignment ;
; Location ;                ;              ; SW[3]           ; PIN_H5        ; QSF Assignment ;
; Location ;                ;              ; ct[0]           ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; ct[1]           ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; ct[2]           ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; ct[3]           ; PIN_AF9       ; QSF Assignment ;
; Location ;                ;              ; kpc[0]          ; PIN_AG6       ; QSF Assignment ;
; Location ;                ;              ; kpc[1]          ; PIN_AE4       ; QSF Assignment ;
; Location ;                ;              ; kpc[2]          ; PIN_T11       ; QSF Assignment ;
; Location ;                ;              ; kpc[3]          ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; kpr[0]          ; PIN_AH2       ; QSF Assignment ;
; Location ;                ;              ; kpr[1]          ; PIN_AG5       ; QSF Assignment ;
; Location ;                ;              ; kpr[2]          ; PIN_AH6       ; QSF Assignment ;
; Location ;                ;              ; kpr[3]          ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; leds[0]         ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; leds[1]         ; PIN_AH5       ; QSF Assignment ;
; Location ;                ;              ; leds[2]         ; PIN_AH4       ; QSF Assignment ;
; Location ;                ;              ; leds[3]         ; PIN_AH3       ; QSF Assignment ;
; Location ;                ;              ; leds[4]         ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; leds[5]         ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; leds[6]         ; PIN_T13       ; QSF Assignment ;
; Location ;                ;              ; leds[7]         ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; point           ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; rgb_clk         ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; rgb_cs          ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; rgb_dc          ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; rgb_din         ; PIN_AE8       ; QSF Assignment ;
; Location ;                ;              ; rgb_res         ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; spkr            ; PIN_W8        ; QSF Assignment ;
+----------+----------------+--------------+-----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7278 ) ; 0.00 % ( 0 / 7278 )        ; 0.00 % ( 0 / 7278 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7278 ) ; 0.00 % ( 0 / 7278 )        ; 0.00 % ( 0 / 7278 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6931 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 163 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 167 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 17 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/output_files/ELEX7660-TermProject.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,060 / 15,880        ; 13 %  ;
; ALMs needed [=A-B+C]                                        ; 2,060                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,608 / 15,880        ; 16 %  ;
;         [a] ALMs used for LUT logic and registers           ; 862                   ;       ;
;         [b] ALMs used for LUT logic                         ; 779                   ;       ;
;         [c] ALMs used for registers                         ; 967                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 565 / 15,880          ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 17 / 15,880           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 5                     ;       ;
;         [c] Due to LAB input limits                         ; 12                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 383 / 1,588           ; 24 %  ;
;     -- Logic LABs                                           ; 383                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,818                 ;       ;
;     -- 7 input functions                                    ; 9                     ;       ;
;     -- 6 input functions                                    ; 896                   ;       ;
;     -- 5 input functions                                    ; 300                   ;       ;
;     -- 4 input functions                                    ; 253                   ;       ;
;     -- <=3 input functions                                  ; 1,360                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,187                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,015                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,658 / 31,760        ; 12 %  ;
;         -- Secondary logic registers                        ; 357 / 31,760          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,849                 ;       ;
;         -- Routing optimization registers                   ; 166                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 36 / 314              ; 11 %  ;
;     -- Clock pins                                           ; 2 / 6                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 5 / 270               ; 2 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,040 / 2,764,800     ; < 1 % ;
; Total block memory implementation bits                      ; 51,200 / 2,764,800    ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 22 / 84               ; 26 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 5                 ; 20 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.6% / 4.7% / 4.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 19.0% / 19.5% / 17.4% ;       ;
; Maximum fan-out                                             ; 2992                  ;       ;
; Highest non-global fan-out                                  ; 1765                  ;       ;
; Total fan-out                                               ; 28396                 ;       ;
; Average fan-out                                             ; 3.50                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                        ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1949 / 15880 ( 12 % ) ; 60 / 15880 ( < 1 % ) ; 52 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1949                  ; 60                   ; 52                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2470 / 15880 ( 16 % ) ; 73 / 15880 ( < 1 % ) ; 67 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 828                   ; 14                   ; 21                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 715                   ; 36                   ; 28                   ; 0                              ;
;         [c] ALMs used for registers                         ; 927                   ; 23                   ; 18                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 538 / 15880 ( 3 % )   ; 13 / 15880 ( < 1 % ) ; 15 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 17 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )    ; 0 / 15880 ( 0 % )    ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 5                     ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 12                    ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 363 / 1588 ( 23 % )   ; 11 / 1588 ( < 1 % )  ; 9 / 1588 ( < 1 % )   ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 363                   ; 11                   ; 9                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 2637                  ; 91                   ; 90                   ; 0                              ;
;     -- 7 input functions                                    ; 4                     ; 4                    ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 872                   ; 12                   ; 12                   ; 0                              ;
;     -- 5 input functions                                    ; 262                   ; 15                   ; 23                   ; 0                              ;
;     -- 4 input functions                                    ; 222                   ; 17                   ; 14                   ; 0                              ;
;     -- <=3 input functions                                  ; 1277                  ; 43                   ; 40                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1143                  ; 33                   ; 11                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 3510 / 31760 ( 11 % ) ; 72 / 31760 ( < 1 % ) ; 76 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 347 / 31760 ( 1 % )   ; 1 / 31760 ( < 1 % )  ; 9 / 31760 ( < 1 % )  ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 3700                  ; 72                   ; 77                   ; 0                              ;
;         -- Routing optimization registers                   ; 157                   ; 1                    ; 8                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
;                                                             ;                       ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 35                    ; 0                    ; 0                    ; 1                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 2040                  ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 51200                 ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 5 / 270 ( 1 % )       ; 0 / 270 ( 0 % )      ; 0 / 270 ( 0 % )      ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 22 / 84 ( 26 % )      ; 0 / 84 ( 0 % )       ; 0 / 84 ( 0 % )       ; 0 / 84 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )      ; 0 / 110 ( 0 % )      ; 2 / 110 ( 1 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )        ; 0 / 5 ( 0 % )        ; 1 / 5 ( 20 % )                 ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )       ; 0 / 45 ( 0 % )       ; 1 / 45 ( 2 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )        ; 0 / 5 ( 0 % )        ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )        ; 0 / 5 ( 0 % )        ; 1 / 5 ( 20 % )                 ;
;                                                             ;                       ;                      ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 3048                  ; 63                   ; 120                  ; 1                              ;
;     -- Registered Input Connections                         ; 2995                  ; 28                   ; 92                   ; 0                              ;
;     -- Output Connections                                   ; 1                     ; 37                   ; 34                   ; 3160                           ;
;     -- Registered Output Connections                        ; 0                     ; 36                   ; 34                   ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 28211                 ; 593                  ; 648                  ; 3202                           ;
;     -- Registered Connections                               ; 15319                 ; 377                  ; 455                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 34                   ; 1                    ; 3014                           ;
;     -- pzdyqx:nabboc                                        ; 34                    ; 0                    ; 36                   ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 1                     ; 36                   ; 0                    ; 117                            ;
;     -- hard_block:auto_generated_inst                       ; 3014                  ; 30                   ; 117                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 7                     ; 11                   ; 37                   ; 5                              ;
;     -- Output Ports                                         ; 34                    ; 4                    ; 54                   ; 11                             ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 2                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 21                   ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 42                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO      ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50 ; V11   ; 3B       ; 15           ; 0            ; 0            ; 3009                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; reset_n      ; AH17  ; 4A       ; 46           ; 0            ; 34           ; 557                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST      ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK         ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI         ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[0]  ; AG28  ; 4A       ; 65           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[10] ; AF18  ; 4A       ; 48           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[11] ; AE20  ; 4A       ; 51           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[12] ; AD20  ; 4A       ; 51           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[13] ; AH22  ; 4A       ; 59           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[14] ; AH21  ; 4A       ; 57           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[15] ; AH18  ; 4A       ; 50           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[1]  ; AH27  ; 4A       ; 65           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[2]  ; AH24  ; 4A       ; 61           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[3]  ; AE22  ; 4A       ; 57           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[4]  ; AG20  ; 4A       ; 53           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[5]  ; AF20  ; 4A       ; 53           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[6]  ; AG18  ; 4A       ; 50           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[7]  ; AA19  ; 4A       ; 50           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[8]  ; AF25  ; 4A       ; 65           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; servo_pulse[9]  ; AG23  ; 4A       ; 59           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[0]     ; AE24  ; 4A       ; 62           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[10]    ; AG26  ; 4A       ; 62           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[11]    ; AA15  ; 4A       ; 46           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[1]     ; AD19  ; 4A       ; 48           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[2]     ; AE19  ; 4A       ; 48           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[3]     ; AH23  ; 4A       ; 59           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[4]     ; AG24  ; 4A       ; 61           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[5]     ; AH26  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[6]     ; AC23  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[7]     ; AG19  ; 4A       ; 51           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[8]     ; AF21  ; 4A       ; 55           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_bus[9]     ; AF23  ; 4A       ; 59           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_pin1       ; AD23  ; 4A       ; 57           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_pin2       ; AA18  ; 4A       ; 50           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 4 / 16 ( 25 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 31 / 68 ( 46 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; test_bus[11]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; test_pin2                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 124        ; 4A             ; servo_pulse[7]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; ADC_SDI                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; test_bus[6]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; ADC_SDO                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; test_bus[1]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 127        ; 4A             ; servo_pulse[12]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; test_pin1                       ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; test_bus[2]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 129        ; 4A             ; servo_pulse[11]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; servo_pulse[3]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; test_bus[0]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; servo_pulse[10]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; servo_pulse[5]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 135        ; 4A             ; test_bus[8]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; test_bus[9]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; servo_pulse[8]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; servo_pulse[6]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 128        ; 4A             ; test_bus[7]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 131        ; 4A             ; servo_pulse[4]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; servo_pulse[9]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 149        ; 4A             ; test_bus[4]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; test_bus[10]                    ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; servo_pulse[0]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; reset_n                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 123        ; 4A             ; servo_pulse[15]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; servo_pulse[14]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 142        ; 4A             ; servo_pulse[13]                 ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 144        ; 4A             ; test_bus[3]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 147        ; 4A             ; servo_pulse[2]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; test_bus[5]                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 158        ; 4A             ; servo_pulse[1]                  ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; ADC_CONVST                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; ADC_SCK                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; On           ;
; V11      ; 68         ; 3B             ; FPGA_CLK1_50                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; ADC_CONVST      ; Incomplete set of assignments ;
; ADC_SCK         ; Incomplete set of assignments ;
; ADC_SDI         ; Incomplete set of assignments ;
; servo_pulse[0]  ; Incomplete set of assignments ;
; servo_pulse[1]  ; Incomplete set of assignments ;
; servo_pulse[2]  ; Incomplete set of assignments ;
; servo_pulse[3]  ; Incomplete set of assignments ;
; servo_pulse[4]  ; Incomplete set of assignments ;
; servo_pulse[5]  ; Incomplete set of assignments ;
; servo_pulse[6]  ; Incomplete set of assignments ;
; servo_pulse[7]  ; Incomplete set of assignments ;
; servo_pulse[8]  ; Incomplete set of assignments ;
; servo_pulse[9]  ; Incomplete set of assignments ;
; servo_pulse[10] ; Incomplete set of assignments ;
; servo_pulse[11] ; Incomplete set of assignments ;
; servo_pulse[12] ; Incomplete set of assignments ;
; servo_pulse[13] ; Incomplete set of assignments ;
; servo_pulse[14] ; Incomplete set of assignments ;
; servo_pulse[15] ; Incomplete set of assignments ;
; test_pin1       ; Incomplete set of assignments ;
; test_pin2       ; Incomplete set of assignments ;
; test_bus[0]     ; Incomplete set of assignments ;
; test_bus[1]     ; Incomplete set of assignments ;
; test_bus[2]     ; Incomplete set of assignments ;
; test_bus[3]     ; Incomplete set of assignments ;
; test_bus[4]     ; Incomplete set of assignments ;
; test_bus[5]     ; Incomplete set of assignments ;
; test_bus[6]     ; Incomplete set of assignments ;
; test_bus[7]     ; Incomplete set of assignments ;
; test_bus[8]     ; Incomplete set of assignments ;
; test_bus[9]     ; Incomplete set of assignments ;
; test_bus[10]    ; Incomplete set of assignments ;
; test_bus[11]    ; Incomplete set of assignments ;
; reset_n         ; Incomplete set of assignments ;
; FPGA_CLK1_50    ; Incomplete set of assignments ;
; ADC_SDO         ; Incomplete set of assignments ;
+-----------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                               ;                           ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                               ; Integer PLL               ;
;     -- PLL Location                                                                                                           ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                ; Global Clock              ;
;     -- PLL Bandwidth                                                                                                          ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                                ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                              ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                             ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                                      ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                     ; Normal                    ;
;     -- PLL Freq Min Lock                                                                                                      ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                                      ; 133.333333 MHz            ;
;     -- PLL Enable                                                                                                             ; On                        ;
;     -- PLL Fractional Division                                                                                                ; N/A                       ;
;     -- M Counter                                                                                                              ; 12                        ;
;     -- N Counter                                                                                                              ; 2                         ;
;     -- PLL Refclk Select                                                                                                      ;                           ;
;             -- PLL Refclk Select Location                                                                                     ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                             ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                             ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                                ; N/A                       ;
;             -- CORECLKIN source                                                                                               ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                             ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                              ; N/A                       ;
;             -- RXIQCLKIN source                                                                                               ; N/A                       ;
;             -- CLKIN(0) source                                                                                                ; FPGA_CLK1_50~input        ;
;             -- CLKIN(1) source                                                                                                ; N/A                       ;
;             -- CLKIN(2) source                                                                                                ; N/A                       ;
;             -- CLKIN(3) source                                                                                                ; N/A                       ;
;     -- PLL Output Counter                                                                                                     ;                           ;
;         -- fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|generic_pll1~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                                         ; 1.171875 MHz              ;
;             -- Output Clock Location                                                                                          ; PLLOUTPUTCOUNTER_X0_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                         ; Off                       ;
;             -- Duty Cycle                                                                                                     ; 50.0000                   ;
;             -- Phase Shift                                                                                                    ; 0.000000 degrees          ;
;             -- C Counter                                                                                                      ; 256                       ;
;             -- C Counter PH Mux PRST                                                                                          ; 0                         ;
;             -- C Counter PRST                                                                                                 ; 1                         ;
;                                                                                                                               ;                           ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |ELEX7660_TermProject                                                                                                                   ; 2059.5 (2.5)         ; 2607.5 (4.0)                     ; 565.0 (1.5)                                       ; 17.0 (0.0)                       ; 0.0 (0.0)            ; 2818 (5)            ; 4015 (3)                  ; 0 (0)         ; 2040              ; 5     ; 22         ; 36   ; 0            ; |ELEX7660_TermProject                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; ELEX7660_TermProject                      ; work         ;
;    |fft_interface:fft_0|                                                                                                                ; 1196.7 (412.7)       ; 1668.0 (571.7)                   ; 483.8 (165.8)                                     ; 12.5 (6.9)                       ; 0.0 (0.0)            ; 1377 (453)          ; 2964 (847)                ; 0 (0)         ; 2040              ; 5     ; 6          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fft_interface                             ; work         ;
;       |adcinterface:adcinterface_0|                                                                                                     ; 4.5 (4.5)            ; 18.8 (18.8)                      ; 14.3 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|adcinterface:adcinterface_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; adcinterface                              ; work         ;
;       |fft:fft_0|                                                                                                                       ; 728.0 (0.0)          ; 1014.2 (0.0)                     ; 291.7 (0.0)                                       ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 862 (0)             ; 1944 (0)                  ; 0 (0)         ; 2040              ; 5     ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; fft                                       ; fft          ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                   ; fft          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                 ; fft          ;
;          |fft_fft_ii_0:fft_ii_0|                                                                                                        ; 727.5 (16.5)         ; 1012.7 (16.5)                    ; 290.7 (0.0)                                       ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 861 (34)            ; 1941 (0)                  ; 0 (0)         ; 2040              ; 5     ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fft_fft_ii_0                              ; fft          ;
;             |auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|                                                                            ; 710.7 (3.6)          ; 996.2 (3.8)                      ; 291.0 (0.2)                                       ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 827 (5)             ; 1941 (2)                  ; 0 (0)         ; 2040              ; 5     ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_top                      ; fft          ;
;                |auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|                                                                   ; 30.0 (14.7)          ; 63.0 (47.3)                      ; 33.0 (32.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (9)              ; 129 (111)                 ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; auk_dspip_avalon_streaming_block_sink     ; fft          ;
;                   |scfifo:sink_FIFO|                                                                                                    ; 15.3 (0.0)           ; 15.7 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 18 (0)                    ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                                ; scfifo                                    ; work         ;
;                      |scfifo_vld1:auto_generated|                                                                                       ; 15.3 (0.8)           ; 15.7 (1.0)                       ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (2)              ; 18 (1)                    ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                     ; scfifo_vld1                               ; work         ;
;                         |a_dpfifo_cv51:dpfifo|                                                                                          ; 14.5 (9.3)           ; 14.7 (9.5)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 17 (9)                    ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo                                                                                                                                                                                                                                                                                                                                                                                ; a_dpfifo_cv51                             ; work         ;
;                            |altsyncram_5en1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 288               ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_5en1                           ; work         ;
;                            |cntr_d2b:rd_ptr_msb|                                                                                        ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_d2b:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                            ; cntr_d2b                                  ; work         ;
;                            |cntr_e2b:wr_ptr|                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_e2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                                ; cntr_e2b                                  ; work         ;
;                            |cntr_q27:usedw_counter|                                                                                     ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_q27:usedw_counter                                                                                                                                                                                                                                                                                                                                                         ; cntr_q27                                  ; work         ;
;                |auk_dspip_avalon_streaming_block_source:source_control_inst|                                                            ; 29.2 (0.3)           ; 30.0 (0.5)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (0)              ; 32 (2)                    ; 0 (0)         ; 1088              ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                                                                                                                                                                                                                          ; auk_dspip_avalon_streaming_block_source   ; fft          ;
;                   |counter_module:data_count_inst|                                                                                      ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst                                                                                                                                                                                                                                                                                                                                                                                                           ; counter_module                            ; fft          ;
;                   |scfifo:source_FIFO|                                                                                                  ; 20.8 (0.0)           ; 21.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 25 (0)                    ; 0 (0)         ; 1088              ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO                                                                                                                                                                                                                                                                                                                                                                                                                       ; scfifo                                    ; work         ;
;                      |scfifo_ind1:auto_generated|                                                                                       ; 20.8 (0.0)           ; 21.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 25 (0)                    ; 0 (0)         ; 1088              ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                            ; scfifo_ind1                               ; work         ;
;                         |a_dpfifo_q061:dpfifo|                                                                                          ; 20.8 (12.2)          ; 21.2 (12.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (23)             ; 25 (11)                   ; 0 (0)         ; 1088              ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo                                                                                                                                                                                                                                                                                                                                                                       ; a_dpfifo_q061                             ; work         ;
;                            |altsyncram_vgn1:FIFOram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1088              ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram                                                                                                                                                                                                                                                                                                                                               ; altsyncram_vgn1                           ; work         ;
;                            |cntr_f2b:rd_ptr_msb|                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_f2b:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                   ; cntr_f2b                                  ; work         ;
;                            |cntr_g2b:wr_ptr|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_g2b:wr_ptr                                                                                                                                                                                                                                                                                                                                                       ; cntr_g2b                                  ; work         ;
;                            |cntr_s27:usedw_counter|                                                                                     ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_s27:usedw_counter                                                                                                                                                                                                                                                                                                                                                ; cntr_s27                                  ; work         ;
;                |auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|                                               ; 52.9 (40.8)          ; 55.3 (43.0)                      ; 2.4 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (48)             ; 60 (46)                   ; 0 (0)         ; 544               ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; auk_dspip_bit_reverse_core                ; fft          ;
;                   |altera_fft_dual_port_ram:real_buf|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 544               ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                                                                                                                                                                                                                           ; altera_fft_dual_port_ram                  ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 544               ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                ; work         ;
;                         |altsyncram_j304:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 544               ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_j304                           ; work         ;
;                   |auk_dspip_bit_reverse_addr_control:rd_addr_inst|                                                                     ; 6.3 (5.2)            ; 6.3 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                             ; auk_dspip_bit_reverse_addr_control        ; fft          ;
;                      |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_bit_reverse_reverse_carry_adder ; fft          ;
;                   |auk_dspip_bit_reverse_addr_control:wr_addr_inst|                                                                     ; 5.7 (4.0)            ; 6.0 (4.2)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                             ; auk_dspip_bit_reverse_addr_control        ; fft          ;
;                      |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                                               ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                                                                                                                                          ; auk_dspip_bit_reverse_reverse_carry_adder ; fft          ;
;                |auk_dspip_r22sdf_core:r22sdf_core_inst|                                                                                 ; 595.0 (7.7)          ; 844.0 (7.8)                      ; 254.5 (0.2)                                       ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 664 (28)            ; 1718 (0)                  ; 0 (0)         ; 120               ; 2     ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_core                     ; fft          ;
;                   |auk_dspip_r22sdf_enable_control:ena_ctrl|                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_enable_control           ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|                                               ; 245.3 (7.1)          ; 361.3 (7.6)                      ; 118.9 (0.5)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 220 (11)            ; 758 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                                                                                                                                                                                                                         ; auk_dspip_r22sdf_stage                    ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                           ; 93.1 (45.5)          ; 102.3 (53.9)                     ; 10.4 (9.6)                                        ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 86 (1)              ; 216 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_bfi                      ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                 ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_v6j:auto_generated|                                                                              ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_v6j:auto_generated                                                                                                                                                                                                                            ; add_sub_v6j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                 ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_v6j:auto_generated|                                                                              ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_v6j:auto_generated                                                                                                                                                                                                                            ; add_sub_v6j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                           ; lpm_add_sub                               ; work         ;
;                               |add_sub_v6j:auto_generated|                                                                              ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_v6j:auto_generated                                                                                                                                                                                                                                ; add_sub_v6j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                     ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                           ; lpm_add_sub                               ; work         ;
;                               |add_sub_v6j:auto_generated|                                                                              ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_v6j:auto_generated                                                                                                                                                                                                                                ; add_sub_v6j                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                   ; 20.6 (17.6)          ; 21.4 (17.9)                      ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (27)             ; 26 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                   ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                             ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                        ; 118.1 (69.2)         ; 184.9 (135.6)                    ; 67.8 (67.4)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 122 (30)            ; 377 (296)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_bfii                     ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                 ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_07j:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_07j:auto_generated                                                                                                                                                                                                                         ; add_sub_07j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                 ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_07j:auto_generated|                                                                              ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_07j:auto_generated                                                                                                                                                                                                                         ; add_sub_07j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                     ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                        ; lpm_add_sub                               ; work         ;
;                               |add_sub_07j:auto_generated|                                                                              ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_07j:auto_generated                                                                                                                                                                                                                             ; add_sub_07j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                     ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                        ; lpm_add_sub                               ; work         ;
;                               |add_sub_07j:auto_generated|                                                                              ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_07j:auto_generated                                                                                                                                                                                                                             ; add_sub_07j                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                   ; 18.9 (16.2)          ; 19.7 (16.3)                      ; 0.8 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (27)             ; 25 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                   ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                                                  ; 27.1 (27.1)          ; 66.5 (66.5)                      ; 40.2 (40.2)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 1 (1)               ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                                                                                                                                         ; auk_dspip_r22sdf_delay                    ; fft          ;
;                   |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|                                               ; 268.6 (3.6)          ; 402.0 (3.6)                      ; 134.4 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 311 (6)             ; 868 (5)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                                                                                                                                                                                                                         ; auk_dspip_r22sdf_stage                    ; fft          ;
;                      |auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|                                                                           ; 114.5 (65.4)         ; 131.1 (81.1)                     ; 16.6 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 129 (33)            ; 298 (212)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst                                                                                                                                                                                                                                                                                                                                                  ; auk_dspip_r22sdf_bfi                      ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                 ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                            ; add_sub_27j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                 ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                       ; lpm_add_sub                               ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                            ; add_sub_27j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                     ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                           ; lpm_add_sub                               ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                                ; add_sub_27j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                     ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                        ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                           ; lpm_add_sub                               ; work         ;
;                               |add_sub_27j:auto_generated|                                                                              ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_27j:auto_generated                                                                                                                                                                                                                                ; add_sub_27j                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                   ; 16.1 (14.7)          ; 17.0 (15.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (27)             ; 22 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                             ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                                                        ; 100.6 (49.1)         ; 117.0 (65.0)                     ; 17.4 (16.9)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 101 (1)             ; 235 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                                                                                                                                               ; auk_dspip_r22sdf_bfii                     ; fft          ;
;                         |auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|                                                                 ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_37j:auto_generated|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_37j:auto_generated                                                                                                                                                                                                                         ; add_sub_37j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:del_in_real_comp_inst|                                                                 ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst                                                                                                                                                                                                                                                                                                 ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                    ; lpm_add_sub                               ; work         ;
;                               |add_sub_37j:auto_generated|                                                                              ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_37j:auto_generated                                                                                                                                                                                                                         ; add_sub_37j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_imag_comp_inst|                                                                     ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                        ; lpm_add_sub                               ; work         ;
;                               |add_sub_37j:auto_generated|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_37j:auto_generated                                                                                                                                                                                                                             ; add_sub_37j                               ; work         ;
;                         |auk_dspip_r22sdf_addsub:in_real_comp_inst|                                                                     ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst                                                                                                                                                                                                                                                                                                     ; auk_dspip_r22sdf_addsub                   ; fft          ;
;                            |lpm_add_sub:\gen_fixed:lpm_add_sub_component|                                                               ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component                                                                                                                                                                                                                                                        ; lpm_add_sub                               ; work         ;
;                               |add_sub_37j:auto_generated|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|lpm_add_sub:\gen_fixed:lpm_add_sub_component|add_sub_37j:auto_generated                                                                                                                                                                                                                             ; add_sub_37j                               ; work         ;
;                         |auk_dspip_r22sdf_bf_control:bf_control_inst|                                                                   ; 16.0 (14.5)          ; 16.5 (15.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (26)             ; 21 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                                                                                                                                   ; auk_dspip_r22sdf_bf_control               ; fft          ;
;                            |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                   ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                          ; auk_dspip_r22sdf_counter                  ; fft          ;
;                      |auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|                                                               ; 49.6 (11.4)          ; 150.4 (74.1)                     ; 100.7 (62.7)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (1)              ; 330 (170)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                      ; auk_dspip_r22sdf_cma                      ; fft          ;
;                         |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                                         ; -0.5 (0.0)           ; 19.5 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                                                                                                                                ; altera_fft_mult_add                       ; fft          ;
;                            |altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|                                                ; -0.5 (0.0)           ; 19.5 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst                                                                                                                                                                                                    ; altera_fft_mult_add_new                   ; fft          ;
;                               |altera_mult_add:mult_add_inst|                                                                           ; -0.5 (0.0)           ; 19.5 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst                                                                                                                                                                      ; altera_mult_add                           ; work         ;
;                                  |altera_mult_add_qvts:auto_generated|                                                                  ; -0.5 (0.0)           ; 19.5 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated                                                                                                                                  ; altera_mult_add_qvts                      ; work         ;
;                                     |altera_mult_add_rtl:altera_mult_add_rtl1|                                                          ; -0.5 (0.0)           ; 19.5 (0.0)                       ; 20.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                         ; altera_mult_add_rtl                       ; work         ;
;                                        |ama_adder_function:final_adder_block|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                    ; ama_adder_function                        ; work         ;
;                                        |ama_data_split_reg_ext_function:dataa_split|                                                    ; 0.0 (0.0)            ; 9.6 (0.0)                        ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                             ; ama_data_split_reg_ext_function           ; work         ;
;                                           |ama_register_function:data_register_block_0|                                                 ; -0.2 (-0.2)          ; 5.3 (5.3)                        ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0 ; ama_register_function                     ; work         ;
;                                           |ama_register_function:data_register_block_1|                                                 ; 0.2 (0.2)            ; 4.3 (4.3)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1 ; ama_register_function                     ; work         ;
;                                        |ama_data_split_reg_ext_function:datab_split|                                                    ; -0.5 (0.0)           ; 9.9 (0.0)                        ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                             ; ama_data_split_reg_ext_function           ; work         ;
;                                           |ama_register_function:data_register_block_0|                                                 ; -2.3 (-2.3)          ; 4.8 (4.8)                        ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0 ; ama_register_function                     ; work         ;
;                                           |ama_register_function:data_register_block_1|                                                 ; 1.8 (1.8)            ; 5.1 (5.1)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1 ; ama_register_function                     ; work         ;
;                         |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                                                                                                                                ; altera_fft_mult_add                       ; fft          ;
;                            |altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst                                                                                                                                                                                                    ; altera_fft_mult_add_new                   ; fft          ;
;                               |altera_mult_add:mult_add_inst|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst                                                                                                                                                                      ; altera_mult_add                           ; work         ;
;                                  |altera_mult_add_pvts:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated                                                                                                                                  ; altera_mult_add_pvts                      ; work         ;
;                                     |altera_mult_add_rtl:altera_mult_add_rtl1|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                         ; altera_mult_add_rtl                       ; work         ;
;                                        |ama_adder_function:final_adder_block|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                    ; ama_adder_function                        ; work         ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                                                      ; 3.8 (3.8)            ; 4.8 (4.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                                                                                                                             ; auk_dspip_r22sdf_counter                  ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                                             ; 17.5 (17.5)          ; 25.9 (25.9)                      ; 8.4 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                                                                                                                    ; auk_dspip_roundsat                        ; fft          ;
;                         |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                                             ; 17.4 (17.4)          ; 26.0 (26.0)                      ; 8.6 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                                                                                                                    ; auk_dspip_roundsat                        ; fft          ;
;                   |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|                          ; 17.0 (17.0)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                                                                                                                                    ; auk_dspip_r22sdf_stg_pipe                 ; fft          ;
;                   |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|                               ; 55.4 (41.6)          ; 55.6 (41.2)                      ; 1.2 (0.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 101 (72)            ; 58 (40)                   ; 0 (0)         ; 120               ; 2     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                                                                                                                                         ; auk_dspip_r22sdf_twrom                    ; fft          ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60                ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag                                                                                                                                                                                                                                                                                 ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60                ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                       ; altsyncram                                ; work         ;
;                            |altsyncram_5i34:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60                ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5i34:auto_generated                                                                                                                                                                                                        ; altsyncram_5i34                           ; work         ;
;                      |altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60                ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real                                                                                                                                                                                                                                                                                 ; altera_fft_single_port_rom                ; fft          ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60                ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                       ; altsyncram                                ; work         ;
;                            |altsyncram_5i34:auto_generated|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60                ; 1     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5i34:auto_generated                                                                                                                                                                                                        ; altsyncram_5i34                           ; work         ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst|                          ; 4.5 (4.5)            ; 4.9 (4.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:0:cnt_w_k_inst                                                                                                                                                                                                                                                                                 ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst|                          ; 4.8 (4.8)            ; 4.9 (4.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:1:cnt_w_k_inst                                                                                                                                                                                                                                                                                 ; counter_module                            ; fft          ;
;                      |counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst|                          ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_non_pwr_2:cnt_array_gen:2:cnt_w_k_inst                                                                                                                                                                                                                                                                                 ; counter_module                            ; fft          ;
;       |pll:pll0|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|pll:pll0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pll                                       ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|pll:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altpll                                    ; work         ;
;             |lab1clk_altpll:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; lab1clk_altpll                            ; work         ;
;       |sqrt_int:sqrt_0|                                                                                                                 ; 51.4 (51.4)          ; 63.3 (63.3)                      ; 12.0 (12.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 52 (52)             ; 139 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|fft_interface:fft_0|sqrt_int:sqrt_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sqrt_int                                  ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 59.5 (0.0)           ; 72.0 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx                                    ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 59.5 (6.5)           ; 72.0 (7.5)                       ; 12.5 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (12)             ; 73 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; pzdyqx_impl                               ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 28.0 (11.8)          ; 33.0 (14.7)                      ; 5.0 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; GHVD5181                                  ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.2 (16.2)          ; 18.3 (18.3)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LQYT7093                                  ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; KIFI3548                                  ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 10.5 (10.5)          ; 16.5 (16.5)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LQYT7093                                  ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PUDL0439                                  ; work         ;
;    |servo:servo_0|                                                                                                                      ; 67.5 (67.5)          ; 73.0 (73.0)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (115)           ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |servo:servo_1|                                                                                                                      ; 46.4 (46.4)          ; 51.0 (51.0)                      ; 6.0 (6.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 76 (76)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |servo:servo_10|                                                                                                                     ; 46.0 (46.0)          ; 47.5 (47.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; servo                                     ; work         ;
;    |servo:servo_11|                                                                                                                     ; 46.9 (46.9)          ; 47.0 (47.0)                      ; 2.0 (2.0)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 76 (76)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; servo                                     ; work         ;
;    |servo:servo_12|                                                                                                                     ; 45.2 (45.2)          ; 53.0 (53.0)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; servo                                     ; work         ;
;    |servo:servo_13|                                                                                                                     ; 44.8 (44.8)          ; 46.2 (46.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; servo                                     ; work         ;
;    |servo:servo_14|                                                                                                                     ; 46.4 (46.4)          ; 49.8 (49.8)                      ; 4.0 (4.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 76 (76)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; servo                                     ; work         ;
;    |servo:servo_15|                                                                                                                     ; 44.3 (44.3)          ; 47.7 (47.7)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; servo                                     ; work         ;
;    |servo:servo_2|                                                                                                                      ; 45.0 (45.0)          ; 46.2 (46.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |servo:servo_3|                                                                                                                      ; 45.0 (45.0)          ; 46.3 (46.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |servo:servo_4|                                                                                                                      ; 45.3 (45.3)          ; 47.5 (47.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |servo:servo_5|                                                                                                                      ; 45.0 (45.0)          ; 47.7 (47.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |servo:servo_6|                                                                                                                      ; 45.7 (45.7)          ; 47.0 (47.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |servo:servo_7|                                                                                                                      ; 45.0 (45.0)          ; 47.2 (47.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |servo:servo_8|                                                                                                                      ; 45.7 (45.7)          ; 47.2 (47.2)                      ; 2.0 (2.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 76 (76)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |servo:servo_9|                                                                                                                      ; 45.0 (45.0)          ; 53.3 (53.3)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ELEX7660_TermProject|servo:servo_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; servo                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 51.5 (0.5)           ; 66.0 (0.5)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 51.0 (0.0)           ; 65.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 51.0 (0.0)           ; 65.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                                                     ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 51.0 (1.0)           ; 65.5 (3.0)                       ; 14.5 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (1)              ; 85 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 50.0 (0.0)           ; 62.5 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 50.0 (32.4)          ; 62.5 (40.7)                      ; 12.5 (8.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (56)             ; 80 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                        ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 8.0 (8.0)            ; 9.8 (9.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.6 (9.6)            ; 12.0 (12.0)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ELEX7660_TermProject|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                              ; sld_shadow_jsm                            ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                            ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ADC_CONVST      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; servo_pulse[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_pin1       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_pin2       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[0]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[1]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[2]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[3]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[4]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[5]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[6]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[7]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[8]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[9]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[10]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_bus[11]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; reset_n         ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SDO         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                              ;
+---------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------+-------------------+---------+
; reset_n                                                       ;                   ;         ;
;      - servo:servo_0|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_1|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_2|clk500                                   ; 1                 ; 0       ;
;      - servo:servo_3|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_4|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_5|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_6|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_7|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_8|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_9|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_10|clk500                                  ; 0                 ; 0       ;
;      - servo:servo_11|clk500                                  ; 0                 ; 0       ;
;      - servo:servo_12|clk500                                  ; 0                 ; 0       ;
;      - servo:servo_13|clk500                                  ; 0                 ; 0       ;
;      - servo:servo_14|clk500                                  ; 1                 ; 0       ;
;      - servo:servo_15|clk500                                  ; 1                 ; 0       ;
;      - servo:servo_0|duty[18]~1                               ; 0                 ; 0       ;
;      - servo:servo_1|duty[15]~1                               ; 1                 ; 0       ;
;      - servo:servo_2|duty[0]~1                                ; 1                 ; 0       ;
;      - servo:servo_3|duty[11]~1                               ; 0                 ; 0       ;
;      - servo:servo_4|duty[6]~1                                ; 0                 ; 0       ;
;      - servo:servo_5|duty[11]~1                               ; 0                 ; 0       ;
;      - servo:servo_6|duty[0]~1                                ; 0                 ; 0       ;
;      - servo:servo_7|duty[20]~1                               ; 1                 ; 0       ;
;      - servo:servo_8|duty[19]~1                               ; 0                 ; 0       ;
;      - servo:servo_9|duty[3]~1                                ; 1                 ; 0       ;
;      - servo:servo_10|duty[19]~1                              ; 0                 ; 0       ;
;      - servo:servo_11|duty[19]~1                              ; 0                 ; 0       ;
;      - servo:servo_12|duty[0]~1                               ; 0                 ; 0       ;
;      - servo:servo_13|duty[6]~1                               ; 0                 ; 0       ;
;      - servo:servo_14|duty[0]~1                               ; 1                 ; 0       ;
;      - servo:servo_15|duty[7]~1                               ; 1                 ; 0       ;
;      - reset_n~inputCLKENA0                                   ; 1                 ; 0       ;
; FPGA_CLK1_50                                                  ;                   ;         ;
;      - servo:servo_0|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_1|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_2|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_3|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_4|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_5|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_6|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_7|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_8|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_9|clk500                                   ; 0                 ; 0       ;
;      - servo:servo_10|clk500                                  ; 0                 ; 0       ;
;      - servo:servo_11|clk500                                  ; 0                 ; 0       ;
;      - servo:servo_12|clk500                                  ; 0                 ; 0       ;
;      - servo:servo_13|clk500                                  ; 0                 ; 0       ;
;      - servo:servo_14|clk500                                  ; 0                 ; 0       ;
;      - servo:servo_15|clk500                                  ; 0                 ; 0       ;
; ADC_SDO                                                       ;                   ;         ;
;      - fft_interface:fft_0|adcinterface:adcinterface_0|sdo[0] ; 1                 ; 0       ;
+---------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                               ; Location                  ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                       ; PIN_V11                   ; 2990    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                       ; PIN_V11                   ; 18      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                       ; JTAG_X0_Y3_N3             ; 112     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                       ; JTAG_X0_Y3_N3             ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y7_N45        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~10                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N0         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~11                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N57        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~13                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y9_N3         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~15                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X21_Y7_N54        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~16                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N3         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~18                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N6         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~19                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y9_N45        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~20                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N33        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~21                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N36        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~22                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N54        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~3                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y7_N9         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~5                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y5_N18        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~7                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y7_N15        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~8                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y5_N27        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|Decoder0~9                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y7_N15        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|LessThan0~5                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y3_N3         ; 227     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|adcinterface:adcinterface_0|ADC_SCK                                                                                                                                                                                                                                                                                                            ; MLABCELL_X19_Y4_N12       ; 18      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|adcinterface:adcinterface_0|WideAnd0                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y4_N45        ; 6       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|adcinterface:adcinterface_0|start_sck                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y4_N0         ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|always6~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y9_N48        ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|current_sample[0]~2                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y4_N30        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|current_sample[4]~6                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y4_N51        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X31_Y11_N14            ; 1763    ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk[2]~0                                                                                                                                                                                              ; LABCELL_X36_Y10_N51       ; 74      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_input_sel[1]                                                                                                                                                                                          ; FF_X38_Y11_N8             ; 57      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_pwr_2                                                                                                                                                                                                 ; FF_X32_Y12_N26            ; 246     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_sop_reg~0                                                                                                                                                                                               ; LABCELL_X40_Y8_N27        ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_valid_q~1                                                                                                                                                                                              ; LABCELL_X46_Y13_N45       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_d2b:rd_ptr_msb|_~0                                                                                                                   ; LABCELL_X46_Y13_N24       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_e2b:wr_ptr|_~0                                                                                                                       ; LABCELL_X49_Y12_N18       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|cntr_q27:usedw_counter|_~0                                                                                                                ; LABCELL_X49_Y12_N24       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|rd_ptr_lsb~1                                                                                                                              ; LABCELL_X46_Y13_N0        ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|valid_rreq                                                                                                                                ; LABCELL_X46_Y13_N15       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|valid_wreq                                                                                                                                ; LABCELL_X49_Y12_N51       ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst|count[3]~1                                                                                                                                                           ; LABCELL_X36_Y8_N27        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_f2b:rd_ptr_msb|_~0                                                                                                          ; LABCELL_X22_Y20_N24       ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_g2b:wr_ptr|_~0                                                                                                              ; LABCELL_X27_Y12_N54       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|cntr_s27:usedw_counter|_~0                                                                                                       ; LABCELL_X27_Y12_N18       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|empty_dff                                                                                                                        ; FF_X25_Y10_N49            ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|rd_ptr_lsb~1                                                                                                                     ; LABCELL_X22_Y20_N45       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|valid_wreq~2                                                                                                                     ; LABCELL_X27_Y12_N57       ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|gen_addr~0                                                                                                                             ; LABCELL_X27_Y12_N24       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|rd_enable~0                                                                                                                                                                            ; LABCELL_X27_Y12_N48       ; 4       ; Clock enable, Read enable             ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|system_enable                                                                                                                                                                          ; MLABCELL_X32_Y12_N24      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|wr_enable_reg                                                                                                                                                                          ; FF_X32_Y12_N14            ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|out_enable~0                                                                                                                                                                    ; MLABCELL_X32_Y12_N0       ; 330     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_gt_pipeline:in_real_pl_d[0][6]~0                                                            ; LABCELL_X40_Y12_N9        ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|s_sel_d[1]                                                                                                  ; FF_X41_Y12_N41            ; 52      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][3]~0                                                   ; LABCELL_X41_Y10_N9        ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0         ; LABCELL_X38_Y13_N33       ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|cmm_control                                                                                              ; MLABCELL_X37_Y13_N27      ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_reg_delay:del_reg_array[6][7]~0                                                               ; LABCELL_X40_Y12_N3        ; 157     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|processing_cnt[2]~1                                                                                                                                ; MLABCELL_X47_Y12_N24      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[0][12]~0                                                    ; MLABCELL_X32_Y12_N45      ; 1094    ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0            ; MLABCELL_X25_Y12_N30      ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0         ; MLABCELL_X25_Y12_N3       ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|cmm_control                                                                                              ; LABCELL_X23_Y12_N33       ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|s_sel_d[1]                                                                                               ; FF_X23_Y12_N41            ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|counter_p~0                                            ; LABCELL_X43_Y10_N54       ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:datareg_2[17]~0 ; MLABCELL_X32_Y12_N15      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|processing_cnt[1]~1                                                                                                                                ; LABCELL_X35_Y12_N33       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|imagtwid[10]~1                                                                                                                     ; LABCELL_X31_Y13_N42       ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|out_valid~0                                                                                                                                                                                                              ; MLABCELL_X32_Y12_N12      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|stg_in_valid[0]~0                                                                                                                                                                                                        ; LABCELL_X48_Y14_N45       ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[0][0]~1                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y12_N6       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[10][0]~12                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y12_N18      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[11][0]~13                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X19_Y5_N27       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[12][0]~14                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X15_Y7_N0         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[13][0]~15                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y6_N42        ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[14][0]~17                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y12_N15      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[15][0]~19                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X21_Y6_N9         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[1][0]~2                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y12_N24      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[2][0]~3                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y12_N12      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[3][0]~5                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y5_N51       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[4][0]~6                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y7_N27       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[5][0]~7                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y5_N54       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[6][0]~8                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y6_N18        ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[7][0]~9                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y12_N21      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[8][0]~10                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X14_Y12_N9       ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|mag[9][0]~11                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X14_Y12_N27      ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y0_N1 ; 6       ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; fft_interface:fft_0|sqrt_int:sqrt_0|Add0~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y4_N51        ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|sqrt_int:sqrt_0|root[0]~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y6_N51       ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|sqrt_int:sqrt_0|x[11]~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y6_N42       ; 120     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fft_interface:fft_0|sqrt_start                                                                                                                                                                                                                                                                                                                                     ; FF_X22_Y9_N23             ; 124     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                ; LABCELL_X9_Y3_N6          ; 18      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                ; FF_X21_Y14_N11            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                ; FF_X21_Y14_N38            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                ; FF_X19_Y13_N8             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                ; FF_X19_Y13_N26            ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                ; FF_X45_Y6_N8              ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                ; FF_X45_Y6_N26             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                ; FF_X13_Y3_N50             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                ; FF_X9_Y3_N5               ; 21      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                             ; FF_X9_Y3_N38              ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                   ; LABCELL_X21_Y14_N9        ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y4_N21        ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y4_N27        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                              ; FF_X3_Y2_N1               ; 2       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                             ; FF_X3_Y2_N20              ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y4_N18        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y4_N0         ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y2_N0         ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y2_N3         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y2_N12        ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                            ; PIN_AH17                  ; 525     ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                            ; PIN_AH17                  ; 33      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_0|LessThan0~6                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y5_N24        ; 50      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; servo:servo_0|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y5_N12        ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_0|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X36_Y5_N53             ; 51      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_0|duty[18]~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y5_N6         ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_10|LessThan1~5                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X28_Y9_N36        ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_10|clk500                                                                                                                                                                                                                                                                                                                                              ; FF_X27_Y11_N44            ; 51      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_10|duty[19]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X28_Y9_N18        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_11|LessThan1~5                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y2_N36        ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_11|clk500                                                                                                                                                                                                                                                                                                                                              ; FF_X46_Y2_N35             ; 50      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_11|duty[19]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y2_N18        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_12|LessThan1~5                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X32_Y6_N30       ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_12|clk500                                                                                                                                                                                                                                                                                                                                              ; FF_X30_Y6_N23             ; 55      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_12|duty[0]~1                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X32_Y6_N18       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_13|LessThan1~5                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y6_N36        ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_13|clk500                                                                                                                                                                                                                                                                                                                                              ; FF_X23_Y7_N5              ; 53      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_13|duty[6]~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y6_N42        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_14|LessThan1~5                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X51_Y8_N12        ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_14|clk500                                                                                                                                                                                                                                                                                                                                              ; FF_X50_Y7_N50             ; 52      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_14|duty[0]~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y8_N18        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_15|LessThan1~5                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y1_N54        ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_15|clk500                                                                                                                                                                                                                                                                                                                                              ; FF_X31_Y2_N53             ; 55      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_15|duty[7]~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y1_N42        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_1|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y2_N48        ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_1|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X35_Y3_N8              ; 57      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_1|duty[15]~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y2_N42        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_2|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y7_N0         ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_2|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X50_Y7_N44             ; 52      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_2|duty[0]~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y7_N42        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_3|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X19_Y2_N48       ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_3|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X17_Y2_N44             ; 54      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_3|duty[11]~1                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X19_Y2_N18       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_4|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X28_Y4_N24        ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_4|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X23_Y4_N2              ; 53      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_4|duty[6]~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X28_Y4_N0         ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_5|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X21_Y3_N42        ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_5|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X21_Y2_N44             ; 55      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_5|duty[11]~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X21_Y3_N6         ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_6|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y7_N24        ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_6|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X30_Y6_N35             ; 55      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_6|duty[0]~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y7_N42        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_7|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X32_Y1_N18       ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_7|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X31_Y4_N23             ; 55      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_7|duty[20]~1                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X32_Y1_N42       ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_8|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X50_Y5_N36       ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_8|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X50_Y4_N32             ; 55      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_8|duty[19]~1                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X50_Y5_N6        ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; servo:servo_9|LessThan1~5                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y2_N48        ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; servo:servo_9|clk500                                                                                                                                                                                                                                                                                                                                               ; FF_X50_Y4_N44             ; 53      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; servo:servo_9|duty[3]~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y2_N6         ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                           ; FF_X2_Y2_N8               ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4                              ; LABCELL_X1_Y1_N51         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                ; LABCELL_X2_Y2_N9          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                   ; LABCELL_X2_Y4_N48         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                   ; LABCELL_X2_Y2_N48         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                     ; LABCELL_X2_Y4_N54         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                      ; LABCELL_X2_Y2_N3          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                              ; LABCELL_X1_Y2_N33         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1              ; MLABCELL_X3_Y3_N42        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1         ; MLABCELL_X3_Y3_N45        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                ; FF_X2_Y2_N53              ; 17      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]               ; FF_X2_Y2_N2               ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                         ; LABCELL_X2_Y2_N27         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                               ; FF_X1_Y4_N2               ; 22      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                             ; LABCELL_X1_Y2_N45         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sync_reset_n                                                                                                                                                                                                                                                                                                                                                       ; FF_X27_Y6_N41             ; 884     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                        ; Location                  ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                ; PIN_V11                   ; 2990    ; Global Clock         ; GCLK6            ; --                        ;
; fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|fb_clkin                 ; FRACTIONALPLL_X0_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk ; PLLOUTPUTCOUNTER_X0_Y0_N1 ; 6       ; Global Clock         ; GCLK3            ; --                        ;
; reset_n                                                                                                     ; PIN_AH17                  ; 525     ; Global Clock         ; GCLK7            ; --                        ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                            ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fft_interface:fft_0|fft:fft_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                         ; 1765    ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[0][12]~0 ; 1094    ;
; sync_reset_n                                                                                                                                                                                                                                                                                                    ; 884     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                       ; Location        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 36           ; 8            ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 288  ; 8                           ; 36                          ; 8                           ; 36                          ; 288                 ; 1           ; 0     ; None                      ; M10K_X44_Y12_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 34           ; 32           ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 1088 ; 32                          ; 34                          ; 32                          ; 34                          ; 1088                ; 1           ; 0     ; None                      ; M10K_X20_Y11_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_j304:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 34           ; 16           ; 34           ; yes                    ; no                      ; yes                    ; yes                     ; 544  ; 16                          ; 34                          ; 16                          ; 34                          ; 544                 ; 1           ; 0     ; None                      ; M10K_X20_Y12_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5i34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 5            ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 60   ; 5                           ; 12                          ; --                          ; --                          ; 60                  ; 1           ; 0     ; fft_fft_ii_0_opt_twr1.hex ; M10K_X39_Y13_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5i34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 5            ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 60   ; 5                           ; 12                          ; --                          ; --                          ; 60                  ; 1           ; 0     ; fft_fft_ii_0_opt_twr1.hex ; M10K_X39_Y12_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 18          ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 22          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 4           ;
; Fixed Point Unsigned Multiplier ; 22          ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; servo:servo_0|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X34_Y9_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_1|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X34_Y3_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_2|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X52_Y7_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_3|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X16_Y3_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_4|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X24_Y3_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_5|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X16_Y1_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_6|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X34_Y7_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_7|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X34_Y5_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_8|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X52_Y5_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_9|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Two Independent 18x18 ; DSP_X52_Y1_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_10|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Two Independent 18x18 ; DSP_X24_Y9_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_11|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Two Independent 18x18 ; DSP_X52_Y3_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_12|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Two Independent 18x18 ; DSP_X24_Y7_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_13|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Two Independent 18x18 ; DSP_X24_Y5_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_14|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Two Independent 18x18 ; DSP_X52_Y9_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; servo:servo_15|Mult0~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Two Independent 18x18 ; DSP_X34_Y1_N0  ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fft_interface:fft_0|Mult0~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Sum of two 18x18      ; DSP_X16_Y5_N0  ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fft_interface:fft_0|Mult1~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Sum of two 18x18      ; DSP_X16_Y11_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fft_interface:fft_0|Mult0~361                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Two Independent 18x18 ; DSP_X16_Y7_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fft_interface:fft_0|Mult1~353                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Two Independent 18x18 ; DSP_X16_Y9_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|Add0~mac ; Sum of two 18x18      ; DSP_X34_Y15_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|Add0~mac ; Sum of two 18x18      ; DSP_X34_Y13_N0 ; Signed              ; yes                    ; yes                    ; --                     ; yes                    ; yes                    ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 7,691 / 130,276 ( 6 % ) ;
; C12 interconnects                           ; 24 / 6,848 ( < 1 % )    ;
; C2 interconnects                            ; 2,574 / 51,436 ( 5 % )  ;
; C4 interconnects                            ; 1,240 / 25,120 ( 5 % )  ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )          ;
; Direct links                                ; 901 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 3 / 16 ( 19 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )          ;
; Local interconnects                         ; 1,867 / 31,760 ( 6 % )  ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )          ;
; R14 interconnects                           ; 138 / 6,046 ( 2 % )     ;
; R14/C12 interconnect drivers                ; 138 / 8,584 ( 2 % )     ;
; R3 interconnects                            ; 3,333 / 56,712 ( 6 % )  ;
; R6 interconnects                            ; 4,423 / 131,000 ( 3 % ) ;
; Spine clocks                                ; 9 / 150 ( 6 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )       ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                        ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.             ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 36           ; 0            ; 36           ; 0            ; 0            ; 40        ; 36           ; 0            ; 40        ; 40        ; 0            ; 33           ; 0            ; 3            ; 0            ; 0            ; 33           ; 0            ; 3            ; 0            ; 0            ; 33           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 40           ; 4            ; 40           ; 40           ; 0         ; 4            ; 40           ; 0         ; 0         ; 40           ; 7            ; 40           ; 37           ; 40           ; 40           ; 7            ; 40           ; 37           ; 40           ; 40           ; 7            ; 40           ; 40           ; 40           ; 40           ; 40           ; 40           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ADC_CONVST          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDI             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[13]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[14]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; servo_pulse[15]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_pin1           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_pin2           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; test_bus[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ADC_SDO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; FPGA_CLK1_50        ; FPGA_CLK1_50         ; 526.6             ;
; altera_reserved_tck ; altera_reserved_tck  ; 129.6             ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                             ; 1.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                             ; 1.877             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 1.698             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                             ; 1.190             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                             ; 1.190             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                             ; 1.190             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1.175             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1.175             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1.085             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1.072             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.034             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                                                                                     ; 1.031             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ; 1.019             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.015             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1.015             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ; 1.009             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.997             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                          ; 0.982             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                                                                                          ; 0.977             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                          ; 0.974             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.965             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                 ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                          ; 0.946             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ; 0.946             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                          ; 0.941             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                             ; 0.932             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                         ; 0.917             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                                                                                     ; 0.916             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                                                                          ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                                                                                          ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                        ; 0.890             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                        ; 0.890             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                          ; 0.888             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                         ; 0.886             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                 ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                        ; 0.875             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                         ; 0.875             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                          ; 0.875             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.872             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; fft_interface:fft_0|adcinterface:adcinterface_0|sdi[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.872             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                 ; 0.871             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                          ; 0.871             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                 ; 0.862             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                          ; 0.849             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                                                                          ; 0.839             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.839             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.838             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.838             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.838             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.838             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                                                                          ; 0.836             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                                                                                          ; 0.834             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                                                                                          ; 0.834             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                                                                                          ; 0.834             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                                                                                         ; 0.824             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                                                                                                                         ; 0.824             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.823             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.823             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.823             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.820             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.820             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.820             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                                                                                         ; 0.811             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                                                                                                                         ; 0.811             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                     ; 0.804             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                          ; 0.804             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                             ; 0.779             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                             ; 0.779             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                             ; 0.779             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                         ; 0.757             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                              ; 0.733             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                              ; 0.733             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                              ; 0.733             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                              ; 0.718             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                         ; 0.696             ;
; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fft_interface:fft_0|adcinterface:adcinterface_0|sdo[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.679             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]  ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]               ; 0.633             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]  ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]               ; 0.633             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]  ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]               ; 0.633             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                          ; 0.622             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[0]                                                                                                                                                                                                                                                                                                                                                                                     ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|processing_while_write                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.614             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 0.613             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 0.613             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 0.613             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 0.613             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 0.613             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]  ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]               ; 0.612             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]  ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]               ; 0.605             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]  ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]               ; 0.594             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]  ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]~_Duplicate_1  ; 0.590             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                 ; 0.588             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1|data_out_wire[0]  ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]~_Duplicate_1  ; 0.575             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]  ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]~_Duplicate_1  ; 0.559             ;
; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_qvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10] ; fft_interface:fft_0|fft:fft_0|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_pvts:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]~_Duplicate_1 ; 0.559             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.551             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.551             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.551             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "ELEX7660-TermProject"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/db/lab1clk_altpll.v Line: 60
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|generic_pll1". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|generic_pll1~FRACTIONAL_PLL
Info (11178): Promoted 1 clock (1 global)
    Info (11162): fft_interface:fft_0|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk~CLKENA0 with 5 fanout uses global clock CLKCTRL_G3
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 3441 fanout uses global clock CLKCTRL_G6
    Info (11162): reset_n~inputCLKENA0 with 467 fanout uses global clock CLKCTRL_G7
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset_n~inputCLKENA0, placed at CLKCTRL_G7
        Info (179012): Refclk input I/O pad reset_n is placed onto PIN_AH17
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ELEX7660_TermProject.sdc'
Info (332104): Reading SDC File: 'fft/synthesis/submodules/altera_reset_controller.sdc'
Warning (332060): Node: servo:servo_0|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_0|timeCount[21] is being clocked by servo:servo_0|clk500
Warning (332060): Node: servo:servo_1|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_1|timeCount[21] is being clocked by servo:servo_1|clk500
Warning (332060): Node: servo:servo_2|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_2|timeCount[21] is being clocked by servo:servo_2|clk500
Warning (332060): Node: servo:servo_3|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_3|timeCount[21] is being clocked by servo:servo_3|clk500
Warning (332060): Node: servo:servo_4|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_4|timeCount[21] is being clocked by servo:servo_4|clk500
Warning (332060): Node: servo:servo_5|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_5|timeCount[21] is being clocked by servo:servo_5|clk500
Warning (332060): Node: servo:servo_6|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_6|timeCount[21] is being clocked by servo:servo_6|clk500
Warning (332060): Node: servo:servo_7|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_7|timeCount[21] is being clocked by servo:servo_7|clk500
Warning (332060): Node: servo:servo_8|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_8|timeCount[21] is being clocked by servo:servo_8|clk500
Warning (332060): Node: servo:servo_9|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_9|timeCount[21] is being clocked by servo:servo_9|clk500
Warning (332060): Node: servo:servo_10|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_10|timeCount[21] is being clocked by servo:servo_10|clk500
Warning (332060): Node: servo:servo_11|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_11|timeCount[21] is being clocked by servo:servo_11|clk500
Warning (332060): Node: servo:servo_12|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_12|timeCount[21] is being clocked by servo:servo_12|clk500
Warning (332060): Node: servo:servo_13|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_13|timeCount[21] is being clocked by servo:servo_13|clk500
Warning (332060): Node: servo:servo_14|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_14|timeCount[21] is being clocked by servo:servo_14|clk500
Warning (332060): Node: servo:servo_15|clk500 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register servo:servo_15|timeCount[21] is being clocked by servo:servo_15|clk500
Warning (332060): Node: fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register fft_interface:fft_0|adcinterface:adcinterface_0|result[11] is being clocked by fft_interface:fft_0|adcinterface:adcinterface_0|convst_count[1]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: fft_0|pll0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: fft_0|pll0|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: fft_0|pll0|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: fft_0|pll0|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK1_50
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 428 registers into blocks of type DSP block
    Extra Info (176220): Created 52 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ct[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ct[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ct[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ct[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "kpc[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "kpc[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "kpc[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "kpc[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "kpr[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "kpr[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "kpr[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "kpr[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "point" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rgb_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rgb_cs" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rgb_dc" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rgb_din" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rgb_res" is assigned to location or region, but does not exist in design
    Warning (15706): Node "spkr" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:11
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:14
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during the Fitter is 11.08 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:14
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/output_files/ELEX7660-TermProject.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 6531 megabytes
    Info: Processing ended: Tue Apr 11 13:28:17 2023
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:01:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Z-Gar/Documents/School/BENG - Level 6/7660 - Digital System Design/Project/output_files/ELEX7660-TermProject.fit.smsg.


