$date
	Thu Nov 10 22:34:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module nand_gate_tb $end
$scope module nand_gate_tb $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
0!
$end
#1000000000000
1"
#2000000000000
0"
1!
#3000000000000
0#
1"
#4000000000000
