 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : FIFO
Version: Q-2019.12
Date   : Wed Mar  8 10:30:04 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.28 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.44 f
  sub_94/U88/Y (OR2X1_RVT)                 0.07 *     0.51 f
  sub_94/U87/Y (OR2X1_RVT)                 0.07 *     0.58 f
  sub_94/U86/Y (OR2X1_RVT)                 0.07 *     0.66 f
  sub_94/U85/Y (OR2X1_RVT)                 0.07 *     0.73 f
  sub_94/U84/Y (OR2X1_RVT)                 0.07 *     0.81 f
  sub_94/U83/Y (OR2X1_RVT)                 0.07 *     0.88 f
  sub_94/U82/Y (OR2X1_RVT)                 0.07 *     0.95 f
  sub_94/U80/Y (OR2X1_RVT)                 0.07 *     1.03 f
  sub_94/U78/Y (OR2X1_RVT)                 0.07 *     1.10 f
  sub_94/U76/Y (OR2X1_RVT)                 0.07 *     1.18 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.25 f
  sub_94/U72/Y (OR2X1_RVT)                 0.07 *     1.33 f
  sub_94/U70/Y (OR2X1_RVT)                 0.07 *     1.40 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.48 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.63 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.71 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.78 f
  sub_94/U57/Y (OR2X1_RVT)                 0.07 *     1.86 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     1.93 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 *     2.01 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.09 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.16 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.24 f
  sub_94/U45/Y (OR2X1_RVT)                 0.08 *     2.32 f
  sub_94/U43/Y (OR2X1_RVT)                 0.07 *     2.39 f
  sub_94/U39/Y (OR2X1_RVT)                 0.07 *     2.46 f
  sub_94/U38/Y (XNOR2X1_RVT)               0.11 *     2.57 r
  sub_94/SUM[31] (FIFO_DW01_dec_0)         0.00       2.57 r
  U206/Y (AO222X1_RVT)                     0.11 *     2.68 r
  fcounter_reg[31]/D (DFFARX1_RVT)         0.00 *     2.68 r
  data arrival time                                   2.68

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[31]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                        12.35


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.28 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.44 f
  sub_94/U88/Y (OR2X1_RVT)                 0.07 *     0.51 f
  sub_94/U87/Y (OR2X1_RVT)                 0.07 *     0.58 f
  sub_94/U86/Y (OR2X1_RVT)                 0.07 *     0.66 f
  sub_94/U85/Y (OR2X1_RVT)                 0.07 *     0.73 f
  sub_94/U84/Y (OR2X1_RVT)                 0.07 *     0.81 f
  sub_94/U83/Y (OR2X1_RVT)                 0.07 *     0.88 f
  sub_94/U82/Y (OR2X1_RVT)                 0.07 *     0.95 f
  sub_94/U80/Y (OR2X1_RVT)                 0.07 *     1.03 f
  sub_94/U78/Y (OR2X1_RVT)                 0.07 *     1.10 f
  sub_94/U76/Y (OR2X1_RVT)                 0.07 *     1.18 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.25 f
  sub_94/U72/Y (OR2X1_RVT)                 0.07 *     1.33 f
  sub_94/U70/Y (OR2X1_RVT)                 0.07 *     1.40 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.48 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.63 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.71 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.78 f
  sub_94/U57/Y (OR2X1_RVT)                 0.07 *     1.86 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     1.93 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 *     2.01 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.09 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.16 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.24 f
  sub_94/U45/Y (OR2X1_RVT)                 0.08 *     2.32 f
  sub_94/U43/Y (OR2X1_RVT)                 0.07 *     2.39 f
  sub_94/U1/Y (INVX1_RVT)                  0.03 *     2.42 r
  sub_94/U40/Y (XOR2X1_RVT)                0.13 *     2.55 f
  sub_94/SUM[30] (FIFO_DW01_dec_0)         0.00       2.55 f
  U199/Y (AO222X1_RVT)                     0.09 *     2.65 f
  fcounter_reg[30]/D (DFFARX1_RVT)         0.00 *     2.65 f
  data arrival time                                   2.65

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[30]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                        12.39


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.28 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.44 f
  sub_94/U88/Y (OR2X1_RVT)                 0.07 *     0.51 f
  sub_94/U87/Y (OR2X1_RVT)                 0.07 *     0.58 f
  sub_94/U86/Y (OR2X1_RVT)                 0.07 *     0.66 f
  sub_94/U85/Y (OR2X1_RVT)                 0.07 *     0.73 f
  sub_94/U84/Y (OR2X1_RVT)                 0.07 *     0.81 f
  sub_94/U83/Y (OR2X1_RVT)                 0.07 *     0.88 f
  sub_94/U82/Y (OR2X1_RVT)                 0.07 *     0.95 f
  sub_94/U80/Y (OR2X1_RVT)                 0.07 *     1.03 f
  sub_94/U78/Y (OR2X1_RVT)                 0.07 *     1.10 f
  sub_94/U76/Y (OR2X1_RVT)                 0.07 *     1.18 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.25 f
  sub_94/U72/Y (OR2X1_RVT)                 0.07 *     1.33 f
  sub_94/U70/Y (OR2X1_RVT)                 0.07 *     1.40 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.48 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.63 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.71 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.78 f
  sub_94/U57/Y (OR2X1_RVT)                 0.07 *     1.86 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     1.93 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 *     2.01 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.09 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.16 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.24 f
  sub_94/U45/Y (OR2X1_RVT)                 0.08 *     2.32 f
  sub_94/U43/Y (OR2X1_RVT)                 0.07 *     2.39 f
  sub_94/U1/Y (INVX1_RVT)                  0.03 *     2.42 r
  sub_94/U42/Y (AO21X1_RVT)                0.05 *     2.47 r
  sub_94/SUM[29] (FIFO_DW01_dec_0)         0.00       2.47 r
  U200/Y (AO222X1_RVT)                     0.11 *     2.58 r
  fcounter_reg[29]/D (DFFARX1_RVT)         0.00 *     2.58 r
  data arrival time                                   2.58

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[29]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.58
  -----------------------------------------------------------
  slack (MET)                                        12.44


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 *     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.36 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.50 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.86 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.00 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.07 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.13 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.20 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.35 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.42 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.08 *     1.57 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.08 *     1.64 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.71 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.78 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.85 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.92 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.99 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.06 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.14 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.20 r
  add_88/U1_1_29/C1 (HADDX1_RVT)           0.07 *     2.27 r
  add_88/U1_1_30/C1 (HADDX1_RVT)           0.07 *     2.34 r
  add_88/U2/Y (XOR2X1_RVT)                 0.12 *     2.47 f
  add_88/SUM[31] (FIFO_DW01_inc_1)         0.00       2.47 f
  U235/Y (AO22X1_RVT)                      0.06 *     2.53 f
  rd_ptr_reg[31]/D (DFFARX1_RVT)           0.00 *     2.53 f
  data arrival time                                   2.53

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[31]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (MET)                                        12.51


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.28 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.44 f
  sub_94/U88/Y (OR2X1_RVT)                 0.07 *     0.51 f
  sub_94/U87/Y (OR2X1_RVT)                 0.07 *     0.58 f
  sub_94/U86/Y (OR2X1_RVT)                 0.07 *     0.66 f
  sub_94/U85/Y (OR2X1_RVT)                 0.07 *     0.73 f
  sub_94/U84/Y (OR2X1_RVT)                 0.07 *     0.81 f
  sub_94/U83/Y (OR2X1_RVT)                 0.07 *     0.88 f
  sub_94/U82/Y (OR2X1_RVT)                 0.07 *     0.95 f
  sub_94/U80/Y (OR2X1_RVT)                 0.07 *     1.03 f
  sub_94/U78/Y (OR2X1_RVT)                 0.07 *     1.10 f
  sub_94/U76/Y (OR2X1_RVT)                 0.07 *     1.18 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.25 f
  sub_94/U72/Y (OR2X1_RVT)                 0.07 *     1.33 f
  sub_94/U70/Y (OR2X1_RVT)                 0.07 *     1.40 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.48 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.63 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.71 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.78 f
  sub_94/U57/Y (OR2X1_RVT)                 0.07 *     1.86 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     1.93 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 *     2.01 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.09 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.16 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.24 f
  sub_94/U45/Y (OR2X1_RVT)                 0.08 *     2.32 f
  sub_94/U24/Y (INVX1_RVT)                 0.03 *     2.35 r
  sub_94/U44/Y (AO21X1_RVT)                0.05 *     2.39 r
  sub_94/SUM[28] (FIFO_DW01_dec_0)         0.00       2.39 r
  U201/Y (AO222X1_RVT)                     0.11 *     2.50 r
  fcounter_reg[28]/D (DFFARX1_RVT)         0.00 *     2.50 r
  data arrival time                                   2.50

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[28]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.50
  -----------------------------------------------------------
  slack (MET)                                        12.53


  Startpoint: wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[1]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[1]/Q (DFFARX1_RVT)            0.20       0.20 r
  add_85/A[1] (FIFO_DW01_inc_2)            0.00       0.20 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.09 *     0.30 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.37 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.44 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.51 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 *     0.99 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.06 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.34 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.41 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 *     1.55 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.61 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.68 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.75 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.82 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.89 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.95 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.02 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.09 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.16 r
  add_85/U1_1_29/C1 (HADDX1_RVT)           0.07 *     2.23 r
  add_85/U1_1_30/C1 (HADDX1_RVT)           0.07 *     2.29 r
  add_85/U2/Y (XOR2X1_RVT)                 0.12 *     2.42 f
  add_85/SUM[31] (FIFO_DW01_inc_2)         0.00       2.42 f
  U211/Y (AO22X1_RVT)                      0.06 *     2.48 f
  wr_ptr_reg[31]/D (DFFARX1_RVT)           0.00 *     2.48 f
  data arrival time                                   2.48

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[31]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.48
  -----------------------------------------------------------
  slack (MET)                                        12.56


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 *     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.36 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.50 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.86 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.00 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.07 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.13 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.20 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.35 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.42 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.08 *     1.57 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.08 *     1.64 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.71 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.78 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.85 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.92 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.99 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.06 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.14 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.20 r
  add_88/U1_1_29/C1 (HADDX1_RVT)           0.07 *     2.27 r
  add_88/U1_1_30/SO (HADDX1_RVT)           0.11 *     2.38 f
  add_88/SUM[30] (FIFO_DW01_inc_1)         0.00       2.38 f
  U236/Y (AO22X1_RVT)                      0.06 *     2.44 f
  rd_ptr_reg[30]/D (DFFARX1_RVT)           0.00 *     2.44 f
  data arrival time                                   2.44

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[30]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.44
  -----------------------------------------------------------
  slack (MET)                                        12.60


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.28 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.44 f
  sub_94/U88/Y (OR2X1_RVT)                 0.07 *     0.51 f
  sub_94/U87/Y (OR2X1_RVT)                 0.07 *     0.58 f
  sub_94/U86/Y (OR2X1_RVT)                 0.07 *     0.66 f
  sub_94/U85/Y (OR2X1_RVT)                 0.07 *     0.73 f
  sub_94/U84/Y (OR2X1_RVT)                 0.07 *     0.81 f
  sub_94/U83/Y (OR2X1_RVT)                 0.07 *     0.88 f
  sub_94/U82/Y (OR2X1_RVT)                 0.07 *     0.95 f
  sub_94/U80/Y (OR2X1_RVT)                 0.07 *     1.03 f
  sub_94/U78/Y (OR2X1_RVT)                 0.07 *     1.10 f
  sub_94/U76/Y (OR2X1_RVT)                 0.07 *     1.18 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.25 f
  sub_94/U72/Y (OR2X1_RVT)                 0.07 *     1.33 f
  sub_94/U70/Y (OR2X1_RVT)                 0.07 *     1.40 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.48 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.63 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.71 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.78 f
  sub_94/U57/Y (OR2X1_RVT)                 0.07 *     1.86 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     1.93 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 *     2.01 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.09 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.16 f
  sub_94/U47/Y (OR2X1_RVT)                 0.08 *     2.24 f
  sub_94/U25/Y (INVX1_RVT)                 0.03 *     2.27 r
  sub_94/U46/Y (AO21X1_RVT)                0.05 *     2.31 r
  sub_94/SUM[27] (FIFO_DW01_dec_0)         0.00       2.31 r
  U202/Y (AO222X1_RVT)                     0.11 *     2.42 r
  fcounter_reg[27]/D (DFFARX1_RVT)         0.00 *     2.42 r
  data arrival time                                   2.42

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[27]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (MET)                                        12.60


  Startpoint: wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[1]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[1]/Q (DFFARX1_RVT)            0.20       0.20 r
  add_85/A[1] (FIFO_DW01_inc_2)            0.00       0.20 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.09 *     0.30 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.37 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.44 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.51 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 *     0.99 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.06 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.34 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.41 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 *     1.55 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.61 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.68 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.75 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.82 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.89 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.95 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.02 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.09 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.16 r
  add_85/U1_1_29/C1 (HADDX1_RVT)           0.07 *     2.23 r
  add_85/U1_1_30/SO (HADDX1_RVT)           0.11 *     2.33 f
  add_85/SUM[30] (FIFO_DW01_inc_2)         0.00       2.33 f
  U212/Y (AO22X1_RVT)                      0.06 *     2.39 f
  wr_ptr_reg[30]/D (DFFARX1_RVT)           0.00 *     2.39 f
  data arrival time                                   2.39

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[30]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                        12.65


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 *     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.36 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.50 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.86 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.00 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.07 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.13 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.20 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.35 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.42 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.08 *     1.57 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.08 *     1.64 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.71 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.78 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.85 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.92 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.99 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.06 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.14 r
  add_88/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.20 r
  add_88/U1_1_29/SO (HADDX1_RVT)           0.11 *     2.31 f
  add_88/SUM[29] (FIFO_DW01_inc_1)         0.00       2.31 f
  U237/Y (AO22X1_RVT)                      0.06 *     2.37 f
  rd_ptr_reg[29]/D (DFFARX1_RVT)           0.00 *     2.37 f
  data arrival time                                   2.37

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[29]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.37
  -----------------------------------------------------------
  slack (MET)                                        12.67


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.28 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.44 f
  sub_94/U88/Y (OR2X1_RVT)                 0.07 *     0.51 f
  sub_94/U87/Y (OR2X1_RVT)                 0.07 *     0.58 f
  sub_94/U86/Y (OR2X1_RVT)                 0.07 *     0.66 f
  sub_94/U85/Y (OR2X1_RVT)                 0.07 *     0.73 f
  sub_94/U84/Y (OR2X1_RVT)                 0.07 *     0.81 f
  sub_94/U83/Y (OR2X1_RVT)                 0.07 *     0.88 f
  sub_94/U82/Y (OR2X1_RVT)                 0.07 *     0.95 f
  sub_94/U80/Y (OR2X1_RVT)                 0.07 *     1.03 f
  sub_94/U78/Y (OR2X1_RVT)                 0.07 *     1.10 f
  sub_94/U76/Y (OR2X1_RVT)                 0.07 *     1.18 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.25 f
  sub_94/U72/Y (OR2X1_RVT)                 0.07 *     1.33 f
  sub_94/U70/Y (OR2X1_RVT)                 0.07 *     1.40 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.48 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.63 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.71 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.78 f
  sub_94/U57/Y (OR2X1_RVT)                 0.07 *     1.86 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     1.93 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 *     2.01 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.09 f
  sub_94/U49/Y (OR2X1_RVT)                 0.08 *     2.16 f
  sub_94/U26/Y (INVX1_RVT)                 0.03 *     2.19 r
  sub_94/U48/Y (AO21X1_RVT)                0.05 *     2.24 r
  sub_94/SUM[26] (FIFO_DW01_dec_0)         0.00       2.24 r
  U203/Y (AO222X1_RVT)                     0.11 *     2.35 r
  fcounter_reg[26]/D (DFFARX1_RVT)         0.00 *     2.35 r
  data arrival time                                   2.35

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[26]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.35
  -----------------------------------------------------------
  slack (MET)                                        12.68


  Startpoint: wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[29]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[1]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[1]/Q (DFFARX1_RVT)            0.20       0.20 r
  add_85/A[1] (FIFO_DW01_inc_2)            0.00       0.20 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.09 *     0.30 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.37 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.44 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.51 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 *     0.99 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.06 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.34 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.41 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 *     1.55 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.61 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.68 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.75 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.82 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.89 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.95 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.02 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.09 r
  add_85/U1_1_28/C1 (HADDX1_RVT)           0.07 *     2.16 r
  add_85/U1_1_29/SO (HADDX1_RVT)           0.11 *     2.26 f
  add_85/SUM[29] (FIFO_DW01_inc_2)         0.00       2.26 f
  U213/Y (AO22X1_RVT)                      0.06 *     2.32 f
  wr_ptr_reg[29]/D (DFFARX1_RVT)           0.00 *     2.32 f
  data arrival time                                   2.32

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[29]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.32
  -----------------------------------------------------------
  slack (MET)                                        12.72


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 *     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.36 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.50 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.86 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.00 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.07 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.13 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.20 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.35 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.42 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.08 *     1.57 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.08 *     1.64 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.71 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.78 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.85 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.92 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.99 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.06 r
  add_88/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.14 r
  add_88/U1_1_28/SO (HADDX1_RVT)           0.11 *     2.24 f
  add_88/SUM[28] (FIFO_DW01_inc_1)         0.00       2.24 f
  U238/Y (AO22X1_RVT)                      0.06 *     2.30 f
  rd_ptr_reg[28]/D (DFFARX1_RVT)           0.00 *     2.30 f
  data arrival time                                   2.30

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[28]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (MET)                                        12.74


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.28 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.44 f
  sub_94/U88/Y (OR2X1_RVT)                 0.07 *     0.51 f
  sub_94/U87/Y (OR2X1_RVT)                 0.07 *     0.58 f
  sub_94/U86/Y (OR2X1_RVT)                 0.07 *     0.66 f
  sub_94/U85/Y (OR2X1_RVT)                 0.07 *     0.73 f
  sub_94/U84/Y (OR2X1_RVT)                 0.07 *     0.81 f
  sub_94/U83/Y (OR2X1_RVT)                 0.07 *     0.88 f
  sub_94/U82/Y (OR2X1_RVT)                 0.07 *     0.95 f
  sub_94/U80/Y (OR2X1_RVT)                 0.07 *     1.03 f
  sub_94/U78/Y (OR2X1_RVT)                 0.07 *     1.10 f
  sub_94/U76/Y (OR2X1_RVT)                 0.07 *     1.18 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.25 f
  sub_94/U72/Y (OR2X1_RVT)                 0.07 *     1.33 f
  sub_94/U70/Y (OR2X1_RVT)                 0.07 *     1.40 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.48 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.63 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.71 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.78 f
  sub_94/U57/Y (OR2X1_RVT)                 0.07 *     1.86 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     1.93 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 *     2.01 f
  sub_94/U51/Y (OR2X1_RVT)                 0.08 *     2.09 f
  sub_94/U27/Y (INVX1_RVT)                 0.03 *     2.12 r
  sub_94/U50/Y (AO21X1_RVT)                0.05 *     2.16 r
  sub_94/SUM[25] (FIFO_DW01_dec_0)         0.00       2.16 r
  U204/Y (AO222X1_RVT)                     0.11 *     2.27 r
  fcounter_reg[25]/D (DFFARX1_RVT)         0.00 *     2.27 r
  data arrival time                                   2.27

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[25]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                        12.76


  Startpoint: wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[1]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[1]/Q (DFFARX1_RVT)            0.20       0.20 r
  add_85/A[1] (FIFO_DW01_inc_2)            0.00       0.20 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.09 *     0.30 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.37 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.44 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.51 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 *     0.99 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.06 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.34 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.41 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 *     1.55 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.61 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.68 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.75 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.82 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.89 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.95 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.02 r
  add_85/U1_1_27/C1 (HADDX1_RVT)           0.07 *     2.09 r
  add_85/U1_1_28/SO (HADDX1_RVT)           0.11 *     2.19 f
  add_85/SUM[28] (FIFO_DW01_inc_2)         0.00       2.19 f
  U214/Y (AO22X1_RVT)                      0.06 *     2.25 f
  wr_ptr_reg[28]/D (DFFARX1_RVT)           0.00 *     2.25 f
  data arrival time                                   2.25

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[28]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        12.79


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 *     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.36 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.50 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.86 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.00 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.07 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.13 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.20 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.35 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.42 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.08 *     1.57 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.08 *     1.64 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.71 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.78 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.85 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.92 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.99 r
  add_88/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.06 r
  add_88/U1_1_27/SO (HADDX1_RVT)           0.11 *     2.17 f
  add_88/SUM[27] (FIFO_DW01_inc_1)         0.00       2.17 f
  U239/Y (AO22X1_RVT)                      0.06 *     2.23 f
  rd_ptr_reg[27]/D (DFFARX1_RVT)           0.00 *     2.23 f
  data arrival time                                   2.23

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[27]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.23
  -----------------------------------------------------------
  slack (MET)                                        12.81


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.28 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.44 f
  sub_94/U88/Y (OR2X1_RVT)                 0.07 *     0.51 f
  sub_94/U87/Y (OR2X1_RVT)                 0.07 *     0.58 f
  sub_94/U86/Y (OR2X1_RVT)                 0.07 *     0.66 f
  sub_94/U85/Y (OR2X1_RVT)                 0.07 *     0.73 f
  sub_94/U84/Y (OR2X1_RVT)                 0.07 *     0.81 f
  sub_94/U83/Y (OR2X1_RVT)                 0.07 *     0.88 f
  sub_94/U82/Y (OR2X1_RVT)                 0.07 *     0.95 f
  sub_94/U80/Y (OR2X1_RVT)                 0.07 *     1.03 f
  sub_94/U78/Y (OR2X1_RVT)                 0.07 *     1.10 f
  sub_94/U76/Y (OR2X1_RVT)                 0.07 *     1.18 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.25 f
  sub_94/U72/Y (OR2X1_RVT)                 0.07 *     1.33 f
  sub_94/U70/Y (OR2X1_RVT)                 0.07 *     1.40 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.48 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.63 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.71 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.78 f
  sub_94/U57/Y (OR2X1_RVT)                 0.07 *     1.86 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     1.93 f
  sub_94/U53/Y (OR2X1_RVT)                 0.08 *     2.01 f
  sub_94/U28/Y (INVX1_RVT)                 0.03 *     2.04 r
  sub_94/U52/Y (AO21X1_RVT)                0.05 *     2.09 r
  sub_94/SUM[24] (FIFO_DW01_dec_0)         0.00       2.09 r
  U205/Y (AO222X1_RVT)                     0.11 *     2.19 r
  fcounter_reg[24]/D (DFFARX1_RVT)         0.00 *     2.19 r
  data arrival time                                   2.19

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[24]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.19
  -----------------------------------------------------------
  slack (MET)                                        12.84


  Startpoint: wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: wr_ptr_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  wr_ptr_reg[1]/CLK (DFFARX1_RVT)          0.00       0.00 r
  wr_ptr_reg[1]/Q (DFFARX1_RVT)            0.20       0.20 r
  add_85/A[1] (FIFO_DW01_inc_2)            0.00       0.20 r
  add_85/U1_1_1/C1 (HADDX1_RVT)            0.09 *     0.30 r
  add_85/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.37 r
  add_85/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.44 r
  add_85/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.51 r
  add_85/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.57 r
  add_85/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_85/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.71 r
  add_85/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_85/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.85 r
  add_85/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_85/U1_1_11/C1 (HADDX1_RVT)           0.07 *     0.99 r
  add_85/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.06 r
  add_85/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.14 r
  add_85/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.21 r
  add_85/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_85/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.34 r
  add_85/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.41 r
  add_85/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_85/U1_1_19/C1 (HADDX1_RVT)           0.07 *     1.55 r
  add_85/U1_1_20/C1 (HADDX1_RVT)           0.07 *     1.61 r
  add_85/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.68 r
  add_85/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.75 r
  add_85/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.82 r
  add_85/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.89 r
  add_85/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.95 r
  add_85/U1_1_26/C1 (HADDX1_RVT)           0.07 *     2.02 r
  add_85/U1_1_27/SO (HADDX1_RVT)           0.11 *     2.13 f
  add_85/SUM[27] (FIFO_DW01_inc_2)         0.00       2.13 f
  U215/Y (AO22X1_RVT)                      0.06 *     2.19 f
  wr_ptr_reg[27]/D (DFFARX1_RVT)           0.00 *     2.19 f
  data arrival time                                   2.19

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  wr_ptr_reg[27]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.19
  -----------------------------------------------------------
  slack (MET)                                        12.85


  Startpoint: rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: rd_ptr_reg[26]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_ptr_reg[0]/CLK (DFFARX1_RVT)          0.00       0.00 r
  rd_ptr_reg[0]/Q (DFFARX1_RVT)            0.21       0.21 r
  add_88/A[0] (FIFO_DW01_inc_1)            0.00       0.21 r
  add_88/U1_1_1/C1 (HADDX1_RVT)            0.08 *     0.29 r
  add_88/U1_1_2/C1 (HADDX1_RVT)            0.07 *     0.36 r
  add_88/U1_1_3/C1 (HADDX1_RVT)            0.07 *     0.43 r
  add_88/U1_1_4/C1 (HADDX1_RVT)            0.07 *     0.50 r
  add_88/U1_1_5/C1 (HADDX1_RVT)            0.07 *     0.58 r
  add_88/U1_1_6/C1 (HADDX1_RVT)            0.07 *     0.64 r
  add_88/U1_1_7/C1 (HADDX1_RVT)            0.07 *     0.72 r
  add_88/U1_1_8/C1 (HADDX1_RVT)            0.07 *     0.79 r
  add_88/U1_1_9/C1 (HADDX1_RVT)            0.07 *     0.86 r
  add_88/U1_1_10/C1 (HADDX1_RVT)           0.07 *     0.93 r
  add_88/U1_1_11/C1 (HADDX1_RVT)           0.07 *     1.00 r
  add_88/U1_1_12/C1 (HADDX1_RVT)           0.07 *     1.07 r
  add_88/U1_1_13/C1 (HADDX1_RVT)           0.07 *     1.13 r
  add_88/U1_1_14/C1 (HADDX1_RVT)           0.07 *     1.20 r
  add_88/U1_1_15/C1 (HADDX1_RVT)           0.07 *     1.28 r
  add_88/U1_1_16/C1 (HADDX1_RVT)           0.07 *     1.35 r
  add_88/U1_1_17/C1 (HADDX1_RVT)           0.07 *     1.42 r
  add_88/U1_1_18/C1 (HADDX1_RVT)           0.07 *     1.48 r
  add_88/U1_1_19/C1 (HADDX1_RVT)           0.08 *     1.57 r
  add_88/U1_1_20/C1 (HADDX1_RVT)           0.08 *     1.64 r
  add_88/U1_1_21/C1 (HADDX1_RVT)           0.07 *     1.71 r
  add_88/U1_1_22/C1 (HADDX1_RVT)           0.07 *     1.78 r
  add_88/U1_1_23/C1 (HADDX1_RVT)           0.07 *     1.85 r
  add_88/U1_1_24/C1 (HADDX1_RVT)           0.07 *     1.92 r
  add_88/U1_1_25/C1 (HADDX1_RVT)           0.07 *     1.99 r
  add_88/U1_1_26/SO (HADDX1_RVT)           0.11 *     2.10 f
  add_88/SUM[26] (FIFO_DW01_inc_1)         0.00       2.10 f
  U240/Y (AO22X1_RVT)                      0.06 *     2.16 f
  rd_ptr_reg[26]/D (DFFARX1_RVT)           0.00 *     2.16 f
  data arrival time                                   2.16

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  rd_ptr_reg[26]/CLK (DFFARX1_RVT)         0.00      15.10 r
  library setup time                      -0.06      15.04
  data required time                                 15.04
  -----------------------------------------------------------
  data required time                                 15.04
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                        12.88


  Startpoint: fcounter_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fcounter_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fcounter_reg[1]/CLK (DFFARX1_RVT)        0.00       0.00 r
  fcounter_reg[1]/Q (DFFARX1_RVT)          0.19       0.19 f
  sub_94/A[1] (FIFO_DW01_dec_0)            0.00       0.19 f
  sub_94/U91/Y (OR2X1_RVT)                 0.09 *     0.28 f
  sub_94/U90/Y (OR2X1_RVT)                 0.08 *     0.36 f
  sub_94/U89/Y (OR2X1_RVT)                 0.08 *     0.44 f
  sub_94/U88/Y (OR2X1_RVT)                 0.07 *     0.51 f
  sub_94/U87/Y (OR2X1_RVT)                 0.07 *     0.58 f
  sub_94/U86/Y (OR2X1_RVT)                 0.07 *     0.66 f
  sub_94/U85/Y (OR2X1_RVT)                 0.07 *     0.73 f
  sub_94/U84/Y (OR2X1_RVT)                 0.07 *     0.81 f
  sub_94/U83/Y (OR2X1_RVT)                 0.07 *     0.88 f
  sub_94/U82/Y (OR2X1_RVT)                 0.07 *     0.95 f
  sub_94/U80/Y (OR2X1_RVT)                 0.07 *     1.03 f
  sub_94/U78/Y (OR2X1_RVT)                 0.07 *     1.10 f
  sub_94/U76/Y (OR2X1_RVT)                 0.07 *     1.18 f
  sub_94/U74/Y (OR2X1_RVT)                 0.08 *     1.25 f
  sub_94/U72/Y (OR2X1_RVT)                 0.07 *     1.33 f
  sub_94/U70/Y (OR2X1_RVT)                 0.07 *     1.40 f
  sub_94/U68/Y (OR2X1_RVT)                 0.08 *     1.48 f
  sub_94/U66/Y (OR2X1_RVT)                 0.08 *     1.56 f
  sub_94/U64/Y (OR2X1_RVT)                 0.08 *     1.63 f
  sub_94/U61/Y (OR2X1_RVT)                 0.08 *     1.71 f
  sub_94/U59/Y (OR2X1_RVT)                 0.08 *     1.78 f
  sub_94/U57/Y (OR2X1_RVT)                 0.07 *     1.86 f
  sub_94/U55/Y (OR2X1_RVT)                 0.08 *     1.93 f
  sub_94/U2/Y (INVX1_RVT)                  0.03 *     1.96 r
  sub_94/U54/Y (AO21X1_RVT)                0.05 *     2.01 r
  sub_94/SUM[23] (FIFO_DW01_dec_0)         0.00       2.01 r
  U177/Y (AO222X1_RVT)                     0.11 *     2.12 r
  fcounter_reg[23]/D (DFFARX1_RVT)         0.00 *     2.12 r
  data arrival time                                   2.12

  clock ideal_clock1 (rise edge)          15.20      15.20
  clock network delay (ideal)              0.00      15.20
  clock uncertainty                       -0.10      15.10
  fcounter_reg[23]/CLK (DFFARX1_RVT)       0.00      15.10 r
  library setup time                      -0.07      15.03
  data required time                                 15.03
  -----------------------------------------------------------
  data required time                                 15.03
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        12.91


1
