Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --define plusarg_save --define timeout=1ms --define AWS_SIM --define USE_64GB_DDR_DIMM=1 --timescale 1ps/1ps --debug typical --relax --mt 8 -L unisims_ver -L unisim -L unifast_ver -L unifast -L unimacro_ver -L unimacro -L secureip -L xpm -L xil_defaultlib -L axi_dwidth_converter_v2_1_31 -L axi_protocol_converter_v2_1_31 -L axi_protocol_checker_v2_0_17 -L hbm2e_pl_v1_0_1 -L noc_hbm_v1_0_0 -L hbm_v1_0_16 -L axi_register_slice_v2_1_31 -L axi_infrastructure_v1_1_0 -L axi_crossbar_v2_1_32 -L axi_clock_converter_v2_1_30 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L generic_baseblocks_v2_1_2 -L lut_buffer_v2_0_1 -L xsdbm_v3_0_2 -L xdma_v4_1_29 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.dense_layer_base_test 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_t' [/home/ubuntu/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:117]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 1 for port 'ddr4_ck_c' [/home/ubuntu/src/project_data/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:118]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:1888]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/ubuntu/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2046]
WARNING: [VRFC 10-3823] variable 'cl_sh_dma_pcis_bresp' might have multiple concurrent drivers [/home/ubuntu/src/project_data/aws-fpga/hdk/cl/examples/dense_layer/design/dense_layer.sv:234]
WARNING: [VRFC 10-3823] variable 'cl_sh_dma_pcis_bvalid' might have multiple concurrent drivers [/home/ubuntu/src/project_data/aws-fpga/hdk/cl/examples/dense_layer/design/dense_layer.sv:241]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1615]
WARNING: [VRFC 10-3705] select index 7 into 'dq_temp' is out of bounds [/home/ubuntu/src/project_data/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1617]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 1888, File /home/ubuntu/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2046, File /home/ubuntu/src/project_data/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.anp_base_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=938,MC_CA_MIR...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.dense_layer_core
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.dense_layer
Compiling module xil_defaultlib.fpga_default
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.dense_layer_base_test
Built simulation snapshot tb
