-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    fc1_input_V : IN STD_LOGIC_VECTOR (4703 downto 0);
    layer7_out_0_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer7_out_1_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer7_out_2_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer7_out_3_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer7_out_4_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer7_out_5_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer7_out_6_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer7_out_7_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer7_out_8_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer7_out_9_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    const_size_in_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    const_size_out_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    fc1_input_V_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    const_size_in_1_ap_vld : OUT STD_LOGIC;
    const_size_out_1_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    layer7_out_0_V_ap_vld : OUT STD_LOGIC;
    layer7_out_1_V_ap_vld : OUT STD_LOGIC;
    layer7_out_2_V_ap_vld : OUT STD_LOGIC;
    layer7_out_3_V_ap_vld : OUT STD_LOGIC;
    layer7_out_4_V_ap_vld : OUT STD_LOGIC;
    layer7_out_5_V_ap_vld : OUT STD_LOGIC;
    layer7_out_6_V_ap_vld : OUT STD_LOGIC;
    layer7_out_7_V_ap_vld : OUT STD_LOGIC;
    layer7_out_8_V_ap_vld : OUT STD_LOGIC;
    layer7_out_9_V_ap_vld : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.161000,HLS_SYN_LAT=8402,HLS_SYN_TPT=7840,HLS_SYN_MEM=555,HLS_SYN_DSP=10,HLS_SYN_FF=26037,HLS_SYN_LUT=37678,HLS_VERSION=2020_1_1}";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal myproject_entry3_U0_ap_start : STD_LOGIC;
    signal myproject_entry3_U0_ap_done : STD_LOGIC;
    signal myproject_entry3_U0_ap_continue : STD_LOGIC;
    signal myproject_entry3_U0_ap_idle : STD_LOGIC;
    signal myproject_entry3_U0_ap_ready : STD_LOGIC;
    signal myproject_entry3_U0_start_out : STD_LOGIC;
    signal myproject_entry3_U0_start_write : STD_LOGIC;
    signal myproject_entry3_U0_fc1_input_V_out_din : STD_LOGIC_VECTOR (4703 downto 0);
    signal myproject_entry3_U0_fc1_input_V_out_write : STD_LOGIC;
    signal myproject_entry111_U0_ap_start : STD_LOGIC;
    signal myproject_entry111_U0_ap_done : STD_LOGIC;
    signal myproject_entry111_U0_ap_continue : STD_LOGIC;
    signal myproject_entry111_U0_ap_idle : STD_LOGIC;
    signal myproject_entry111_U0_ap_ready : STD_LOGIC;
    signal myproject_entry111_U0_start_out : STD_LOGIC;
    signal myproject_entry111_U0_start_write : STD_LOGIC;
    signal myproject_entry111_U0_fc1_input_V_read : STD_LOGIC;
    signal myproject_entry111_U0_fc1_input_V_out_din : STD_LOGIC_VECTOR (4703 downto 0);
    signal myproject_entry111_U0_fc1_input_V_out_write : STD_LOGIC;
    signal Block_proc_U0_ap_start : STD_LOGIC;
    signal Block_proc_U0_ap_done : STD_LOGIC;
    signal Block_proc_U0_ap_continue : STD_LOGIC;
    signal Block_proc_U0_ap_idle : STD_LOGIC;
    signal Block_proc_U0_ap_ready : STD_LOGIC;
    signal Block_proc_U0_const_size_in_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_proc_U0_const_size_in_1_ap_vld : STD_LOGIC;
    signal Block_proc_U0_const_size_out_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Block_proc_U0_const_size_out_1_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal dense_large_U0_ap_start : STD_LOGIC;
    signal dense_large_U0_ap_done : STD_LOGIC;
    signal dense_large_U0_ap_continue : STD_LOGIC;
    signal dense_large_U0_ap_idle : STD_LOGIC;
    signal dense_large_U0_ap_ready : STD_LOGIC;
    signal dense_large_U0_data_V_read : STD_LOGIC;
    signal dense_large_U0_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_2 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_3 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_4 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_5 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_6 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_7 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_8 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_9 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_10 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_11 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_12 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_13 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_14 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_15 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_16 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_17 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_18 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_19 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_20 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_21 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_22 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_23 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_24 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_25 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_26 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_27 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_28 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_29 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_30 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_31 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_32 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_33 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_34 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_35 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_36 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_37 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_38 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_39 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_40 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_41 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_42 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_43 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_44 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_45 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_46 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_47 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_48 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_49 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_50 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_51 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_52 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_53 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_54 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_55 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_56 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_57 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_58 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_59 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_60 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_61 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_62 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_63 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_64 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_65 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_66 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_67 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_68 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_69 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_70 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_71 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_72 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_73 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_74 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_75 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_76 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_77 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_78 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_79 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_80 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_81 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_82 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_83 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_84 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_85 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_86 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_87 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_88 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_89 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_90 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_91 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_92 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_93 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_94 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_95 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_96 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_97 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_98 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_U0_ap_return_99 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_channel_done_layer2_out_99_V : STD_LOGIC;
    signal layer2_out_99_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_99_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_99_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_98_V : STD_LOGIC;
    signal layer2_out_98_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_98_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_98_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_97_V : STD_LOGIC;
    signal layer2_out_97_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_97_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_97_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_96_V : STD_LOGIC;
    signal layer2_out_96_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_96_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_96_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_95_V : STD_LOGIC;
    signal layer2_out_95_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_95_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_95_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_94_V : STD_LOGIC;
    signal layer2_out_94_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_94_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_94_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_93_V : STD_LOGIC;
    signal layer2_out_93_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_93_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_93_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_92_V : STD_LOGIC;
    signal layer2_out_92_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_92_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_92_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_91_V : STD_LOGIC;
    signal layer2_out_91_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_91_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_91_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_90_V : STD_LOGIC;
    signal layer2_out_90_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_90_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_90_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_89_V : STD_LOGIC;
    signal layer2_out_89_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_89_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_89_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_88_V : STD_LOGIC;
    signal layer2_out_88_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_88_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_88_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_87_V : STD_LOGIC;
    signal layer2_out_87_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_87_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_87_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_86_V : STD_LOGIC;
    signal layer2_out_86_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_86_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_86_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_85_V : STD_LOGIC;
    signal layer2_out_85_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_85_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_85_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_84_V : STD_LOGIC;
    signal layer2_out_84_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_84_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_84_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_83_V : STD_LOGIC;
    signal layer2_out_83_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_83_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_83_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_82_V : STD_LOGIC;
    signal layer2_out_82_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_82_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_82_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_81_V : STD_LOGIC;
    signal layer2_out_81_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_81_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_81_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_80_V : STD_LOGIC;
    signal layer2_out_80_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_80_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_80_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_79_V : STD_LOGIC;
    signal layer2_out_79_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_79_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_79_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_78_V : STD_LOGIC;
    signal layer2_out_78_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_78_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_78_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_77_V : STD_LOGIC;
    signal layer2_out_77_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_77_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_77_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_76_V : STD_LOGIC;
    signal layer2_out_76_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_76_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_76_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_75_V : STD_LOGIC;
    signal layer2_out_75_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_75_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_75_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_74_V : STD_LOGIC;
    signal layer2_out_74_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_74_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_74_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_73_V : STD_LOGIC;
    signal layer2_out_73_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_73_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_73_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_72_V : STD_LOGIC;
    signal layer2_out_72_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_72_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_72_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_71_V : STD_LOGIC;
    signal layer2_out_71_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_71_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_71_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_70_V : STD_LOGIC;
    signal layer2_out_70_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_70_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_70_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_69_V : STD_LOGIC;
    signal layer2_out_69_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_69_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_69_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_68_V : STD_LOGIC;
    signal layer2_out_68_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_68_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_68_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_67_V : STD_LOGIC;
    signal layer2_out_67_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_67_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_67_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_66_V : STD_LOGIC;
    signal layer2_out_66_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_66_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_66_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_65_V : STD_LOGIC;
    signal layer2_out_65_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_65_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_65_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_64_V : STD_LOGIC;
    signal layer2_out_64_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_64_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_64_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_63_V : STD_LOGIC;
    signal layer2_out_63_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_63_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_63_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_62_V : STD_LOGIC;
    signal layer2_out_62_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_62_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_62_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_61_V : STD_LOGIC;
    signal layer2_out_61_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_61_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_61_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_60_V : STD_LOGIC;
    signal layer2_out_60_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_60_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_60_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_59_V : STD_LOGIC;
    signal layer2_out_59_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_59_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_59_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_58_V : STD_LOGIC;
    signal layer2_out_58_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_58_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_58_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_57_V : STD_LOGIC;
    signal layer2_out_57_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_57_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_57_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_56_V : STD_LOGIC;
    signal layer2_out_56_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_56_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_56_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_55_V : STD_LOGIC;
    signal layer2_out_55_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_55_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_55_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_54_V : STD_LOGIC;
    signal layer2_out_54_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_54_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_54_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_53_V : STD_LOGIC;
    signal layer2_out_53_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_53_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_53_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_52_V : STD_LOGIC;
    signal layer2_out_52_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_52_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_52_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_51_V : STD_LOGIC;
    signal layer2_out_51_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_51_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_51_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_50_V : STD_LOGIC;
    signal layer2_out_50_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_50_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_50_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_49_V : STD_LOGIC;
    signal layer2_out_49_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_49_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_49_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_48_V : STD_LOGIC;
    signal layer2_out_48_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_48_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_48_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_47_V : STD_LOGIC;
    signal layer2_out_47_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_47_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_47_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_46_V : STD_LOGIC;
    signal layer2_out_46_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_46_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_46_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_45_V : STD_LOGIC;
    signal layer2_out_45_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_45_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_45_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_44_V : STD_LOGIC;
    signal layer2_out_44_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_44_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_44_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_43_V : STD_LOGIC;
    signal layer2_out_43_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_43_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_43_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_42_V : STD_LOGIC;
    signal layer2_out_42_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_42_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_42_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_41_V : STD_LOGIC;
    signal layer2_out_41_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_41_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_41_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_40_V : STD_LOGIC;
    signal layer2_out_40_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_40_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_40_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_39_V : STD_LOGIC;
    signal layer2_out_39_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_39_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_39_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_38_V : STD_LOGIC;
    signal layer2_out_38_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_38_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_38_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_37_V : STD_LOGIC;
    signal layer2_out_37_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_37_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_37_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_36_V : STD_LOGIC;
    signal layer2_out_36_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_36_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_36_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_35_V : STD_LOGIC;
    signal layer2_out_35_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_35_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_35_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_34_V : STD_LOGIC;
    signal layer2_out_34_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_34_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_34_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_33_V : STD_LOGIC;
    signal layer2_out_33_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_33_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_33_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_32_V : STD_LOGIC;
    signal layer2_out_32_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_32_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_32_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_31_V : STD_LOGIC;
    signal layer2_out_31_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_31_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_31_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_30_V : STD_LOGIC;
    signal layer2_out_30_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_30_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_30_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_29_V : STD_LOGIC;
    signal layer2_out_29_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_29_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_29_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_28_V : STD_LOGIC;
    signal layer2_out_28_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_28_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_28_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_27_V : STD_LOGIC;
    signal layer2_out_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_27_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_26_V : STD_LOGIC;
    signal layer2_out_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_26_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_25_V : STD_LOGIC;
    signal layer2_out_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_25_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_24_V : STD_LOGIC;
    signal layer2_out_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_24_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_23_V : STD_LOGIC;
    signal layer2_out_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_23_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_22_V : STD_LOGIC;
    signal layer2_out_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_22_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_21_V : STD_LOGIC;
    signal layer2_out_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_21_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_20_V : STD_LOGIC;
    signal layer2_out_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_20_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_19_V : STD_LOGIC;
    signal layer2_out_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_19_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_18_V : STD_LOGIC;
    signal layer2_out_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_18_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_17_V : STD_LOGIC;
    signal layer2_out_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_17_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_16_V : STD_LOGIC;
    signal layer2_out_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_16_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_15_V : STD_LOGIC;
    signal layer2_out_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_15_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_14_V : STD_LOGIC;
    signal layer2_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_13_V : STD_LOGIC;
    signal layer2_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_12_V : STD_LOGIC;
    signal layer2_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_11_V : STD_LOGIC;
    signal layer2_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_10_V : STD_LOGIC;
    signal layer2_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_9_V : STD_LOGIC;
    signal layer2_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_8_V : STD_LOGIC;
    signal layer2_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_7_V : STD_LOGIC;
    signal layer2_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_6_V : STD_LOGIC;
    signal layer2_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_5_V : STD_LOGIC;
    signal layer2_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_4_V : STD_LOGIC;
    signal layer2_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_3_V : STD_LOGIC;
    signal layer2_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_2_V : STD_LOGIC;
    signal layer2_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_1_V : STD_LOGIC;
    signal layer2_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_0_V : STD_LOGIC;
    signal layer2_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_0_V : STD_LOGIC;
    signal relu_U0_ap_start : STD_LOGIC;
    signal relu_U0_ap_done : STD_LOGIC;
    signal relu_U0_ap_continue : STD_LOGIC;
    signal relu_U0_ap_idle : STD_LOGIC;
    signal relu_U0_ap_ready : STD_LOGIC;
    signal relu_U0_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_10 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_11 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_12 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_13 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_14 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_15 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_16 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_17 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_18 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_19 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_20 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_21 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_22 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_23 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_24 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_25 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_26 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_27 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_28 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_29 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_30 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_31 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_32 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_33 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_34 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_35 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_36 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_37 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_38 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_39 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_40 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_41 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_42 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_43 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_44 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_45 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_46 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_47 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_48 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_49 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_50 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_51 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_52 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_53 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_54 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_55 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_56 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_57 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_58 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_59 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_60 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_61 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_62 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_63 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_64 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_65 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_66 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_67 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_68 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_69 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_70 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_71 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_72 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_73 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_74 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_75 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_76 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_77 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_78 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_79 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_80 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_81 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_82 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_83 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_84 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_85 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_86 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_87 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_88 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_89 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_90 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_91 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_92 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_93 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_94 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_95 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_96 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_97 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_98 : STD_LOGIC_VECTOR (5 downto 0);
    signal relu_U0_ap_return_99 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_channel_done_layer4_out_99_V : STD_LOGIC;
    signal layer4_out_99_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_99_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_99_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_98_V : STD_LOGIC;
    signal layer4_out_98_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_98_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_98_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_97_V : STD_LOGIC;
    signal layer4_out_97_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_97_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_97_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_96_V : STD_LOGIC;
    signal layer4_out_96_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_96_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_96_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_95_V : STD_LOGIC;
    signal layer4_out_95_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_95_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_95_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_94_V : STD_LOGIC;
    signal layer4_out_94_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_94_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_94_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_93_V : STD_LOGIC;
    signal layer4_out_93_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_93_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_93_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_92_V : STD_LOGIC;
    signal layer4_out_92_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_92_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_92_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_91_V : STD_LOGIC;
    signal layer4_out_91_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_91_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_91_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_90_V : STD_LOGIC;
    signal layer4_out_90_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_90_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_90_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_89_V : STD_LOGIC;
    signal layer4_out_89_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_89_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_89_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_88_V : STD_LOGIC;
    signal layer4_out_88_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_88_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_88_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_87_V : STD_LOGIC;
    signal layer4_out_87_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_87_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_87_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_86_V : STD_LOGIC;
    signal layer4_out_86_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_86_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_86_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_85_V : STD_LOGIC;
    signal layer4_out_85_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_85_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_85_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_84_V : STD_LOGIC;
    signal layer4_out_84_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_84_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_84_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_83_V : STD_LOGIC;
    signal layer4_out_83_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_83_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_83_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_82_V : STD_LOGIC;
    signal layer4_out_82_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_82_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_82_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_81_V : STD_LOGIC;
    signal layer4_out_81_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_81_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_81_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_80_V : STD_LOGIC;
    signal layer4_out_80_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_80_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_80_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_79_V : STD_LOGIC;
    signal layer4_out_79_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_79_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_79_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_78_V : STD_LOGIC;
    signal layer4_out_78_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_78_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_78_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_77_V : STD_LOGIC;
    signal layer4_out_77_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_77_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_77_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_76_V : STD_LOGIC;
    signal layer4_out_76_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_76_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_76_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_75_V : STD_LOGIC;
    signal layer4_out_75_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_75_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_75_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_74_V : STD_LOGIC;
    signal layer4_out_74_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_74_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_74_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_73_V : STD_LOGIC;
    signal layer4_out_73_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_73_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_73_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_72_V : STD_LOGIC;
    signal layer4_out_72_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_72_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_72_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_71_V : STD_LOGIC;
    signal layer4_out_71_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_71_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_71_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_70_V : STD_LOGIC;
    signal layer4_out_70_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_70_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_70_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_69_V : STD_LOGIC;
    signal layer4_out_69_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_69_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_69_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_68_V : STD_LOGIC;
    signal layer4_out_68_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_68_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_68_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_67_V : STD_LOGIC;
    signal layer4_out_67_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_67_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_67_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_66_V : STD_LOGIC;
    signal layer4_out_66_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_66_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_66_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_65_V : STD_LOGIC;
    signal layer4_out_65_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_65_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_65_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_64_V : STD_LOGIC;
    signal layer4_out_64_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_64_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_64_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_63_V : STD_LOGIC;
    signal layer4_out_63_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_63_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_63_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_62_V : STD_LOGIC;
    signal layer4_out_62_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_62_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_62_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_61_V : STD_LOGIC;
    signal layer4_out_61_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_61_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_61_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_60_V : STD_LOGIC;
    signal layer4_out_60_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_60_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_60_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_59_V : STD_LOGIC;
    signal layer4_out_59_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_59_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_59_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_58_V : STD_LOGIC;
    signal layer4_out_58_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_58_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_58_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_57_V : STD_LOGIC;
    signal layer4_out_57_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_57_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_57_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_56_V : STD_LOGIC;
    signal layer4_out_56_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_56_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_56_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_55_V : STD_LOGIC;
    signal layer4_out_55_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_55_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_55_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_54_V : STD_LOGIC;
    signal layer4_out_54_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_54_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_54_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_53_V : STD_LOGIC;
    signal layer4_out_53_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_53_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_53_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_52_V : STD_LOGIC;
    signal layer4_out_52_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_52_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_52_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_51_V : STD_LOGIC;
    signal layer4_out_51_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_51_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_51_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_50_V : STD_LOGIC;
    signal layer4_out_50_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_50_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_50_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_49_V : STD_LOGIC;
    signal layer4_out_49_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_49_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_49_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_48_V : STD_LOGIC;
    signal layer4_out_48_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_48_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_48_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_47_V : STD_LOGIC;
    signal layer4_out_47_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_47_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_47_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_46_V : STD_LOGIC;
    signal layer4_out_46_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_46_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_46_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_45_V : STD_LOGIC;
    signal layer4_out_45_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_45_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_45_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_44_V : STD_LOGIC;
    signal layer4_out_44_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_44_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_44_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_43_V : STD_LOGIC;
    signal layer4_out_43_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_43_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_43_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_42_V : STD_LOGIC;
    signal layer4_out_42_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_42_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_42_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_41_V : STD_LOGIC;
    signal layer4_out_41_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_41_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_41_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_40_V : STD_LOGIC;
    signal layer4_out_40_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_40_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_40_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_39_V : STD_LOGIC;
    signal layer4_out_39_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_39_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_39_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_38_V : STD_LOGIC;
    signal layer4_out_38_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_38_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_38_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_37_V : STD_LOGIC;
    signal layer4_out_37_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_37_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_37_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_36_V : STD_LOGIC;
    signal layer4_out_36_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_36_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_36_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_35_V : STD_LOGIC;
    signal layer4_out_35_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_35_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_35_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_34_V : STD_LOGIC;
    signal layer4_out_34_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_34_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_34_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_33_V : STD_LOGIC;
    signal layer4_out_33_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_33_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_33_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_32_V : STD_LOGIC;
    signal layer4_out_32_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_32_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_32_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_31_V : STD_LOGIC;
    signal layer4_out_31_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_31_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_31_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_30_V : STD_LOGIC;
    signal layer4_out_30_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_30_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_30_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_29_V : STD_LOGIC;
    signal layer4_out_29_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_29_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_29_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_28_V : STD_LOGIC;
    signal layer4_out_28_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_28_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_28_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_27_V : STD_LOGIC;
    signal layer4_out_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_27_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_26_V : STD_LOGIC;
    signal layer4_out_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_26_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_25_V : STD_LOGIC;
    signal layer4_out_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_25_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_24_V : STD_LOGIC;
    signal layer4_out_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_24_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_23_V : STD_LOGIC;
    signal layer4_out_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_23_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_22_V : STD_LOGIC;
    signal layer4_out_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_22_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_21_V : STD_LOGIC;
    signal layer4_out_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_21_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_20_V : STD_LOGIC;
    signal layer4_out_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_20_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_19_V : STD_LOGIC;
    signal layer4_out_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_19_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_18_V : STD_LOGIC;
    signal layer4_out_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_18_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_17_V : STD_LOGIC;
    signal layer4_out_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_17_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_16_V : STD_LOGIC;
    signal layer4_out_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_16_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_15_V : STD_LOGIC;
    signal layer4_out_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_15_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_14_V : STD_LOGIC;
    signal layer4_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_13_V : STD_LOGIC;
    signal layer4_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_12_V : STD_LOGIC;
    signal layer4_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_11_V : STD_LOGIC;
    signal layer4_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_10_V : STD_LOGIC;
    signal layer4_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_9_V : STD_LOGIC;
    signal layer4_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_8_V : STD_LOGIC;
    signal layer4_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_7_V : STD_LOGIC;
    signal layer4_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_6_V : STD_LOGIC;
    signal layer4_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_5_V : STD_LOGIC;
    signal layer4_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_4_V : STD_LOGIC;
    signal layer4_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_3_V : STD_LOGIC;
    signal layer4_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_2_V : STD_LOGIC;
    signal layer4_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_1_V : STD_LOGIC;
    signal layer4_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_0_V : STD_LOGIC;
    signal layer4_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_0_V : STD_LOGIC;
    signal dense_large_1_U0_ap_start : STD_LOGIC;
    signal dense_large_1_U0_ap_done : STD_LOGIC;
    signal dense_large_1_U0_ap_continue : STD_LOGIC;
    signal dense_large_1_U0_ap_idle : STD_LOGIC;
    signal dense_large_1_U0_ap_ready : STD_LOGIC;
    signal dense_large_1_U0_ap_return_0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_1_U0_ap_return_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_1_U0_ap_return_2 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_1_U0_ap_return_3 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_1_U0_ap_return_4 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_1_U0_ap_return_5 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_1_U0_ap_return_6 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_1_U0_ap_return_7 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_1_U0_ap_return_8 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_large_1_U0_ap_return_9 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_channel_done_layer5_out_9_V : STD_LOGIC;
    signal layer5_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_8_V : STD_LOGIC;
    signal layer5_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_7_V : STD_LOGIC;
    signal layer5_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_6_V : STD_LOGIC;
    signal layer5_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_5_V : STD_LOGIC;
    signal layer5_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_4_V : STD_LOGIC;
    signal layer5_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_3_V : STD_LOGIC;
    signal layer5_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_2_V : STD_LOGIC;
    signal layer5_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_1_V : STD_LOGIC;
    signal layer5_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_0_V : STD_LOGIC;
    signal layer5_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_0_V : STD_LOGIC;
    signal softmax_U0_ap_start : STD_LOGIC;
    signal softmax_U0_ap_done : STD_LOGIC;
    signal softmax_U0_ap_continue : STD_LOGIC;
    signal softmax_U0_ap_idle : STD_LOGIC;
    signal softmax_U0_ap_ready : STD_LOGIC;
    signal softmax_U0_res_0_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_0_V_ap_vld : STD_LOGIC;
    signal softmax_U0_res_1_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_1_V_ap_vld : STD_LOGIC;
    signal softmax_U0_res_2_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_2_V_ap_vld : STD_LOGIC;
    signal softmax_U0_res_3_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_3_V_ap_vld : STD_LOGIC;
    signal softmax_U0_res_4_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_4_V_ap_vld : STD_LOGIC;
    signal softmax_U0_res_5_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_5_V_ap_vld : STD_LOGIC;
    signal softmax_U0_res_6_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_6_V_ap_vld : STD_LOGIC;
    signal softmax_U0_res_7_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_7_V_ap_vld : STD_LOGIC;
    signal softmax_U0_res_8_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_8_V_ap_vld : STD_LOGIC;
    signal softmax_U0_res_9_V : STD_LOGIC_VECTOR (11 downto 0);
    signal softmax_U0_res_9_V_ap_vld : STD_LOGIC;
    signal fc1_input_V_c1_full_n : STD_LOGIC;
    signal fc1_input_V_c1_dout : STD_LOGIC_VECTOR (4703 downto 0);
    signal fc1_input_V_c1_empty_n : STD_LOGIC;
    signal fc1_input_V_c_full_n : STD_LOGIC;
    signal fc1_input_V_c_dout : STD_LOGIC_VECTOR (4703 downto 0);
    signal fc1_input_V_c_empty_n : STD_LOGIC;
    signal layer2_out_0_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_0_V_empty_n : STD_LOGIC;
    signal layer2_out_1_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_1_V_empty_n : STD_LOGIC;
    signal layer2_out_2_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_2_V_empty_n : STD_LOGIC;
    signal layer2_out_3_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_3_V_empty_n : STD_LOGIC;
    signal layer2_out_4_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_4_V_empty_n : STD_LOGIC;
    signal layer2_out_5_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_5_V_empty_n : STD_LOGIC;
    signal layer2_out_6_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_6_V_empty_n : STD_LOGIC;
    signal layer2_out_7_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_7_V_empty_n : STD_LOGIC;
    signal layer2_out_8_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_8_V_empty_n : STD_LOGIC;
    signal layer2_out_9_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_9_V_empty_n : STD_LOGIC;
    signal layer2_out_10_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_10_V_empty_n : STD_LOGIC;
    signal layer2_out_11_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_11_V_empty_n : STD_LOGIC;
    signal layer2_out_12_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_12_V_empty_n : STD_LOGIC;
    signal layer2_out_13_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_13_V_empty_n : STD_LOGIC;
    signal layer2_out_14_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_14_V_empty_n : STD_LOGIC;
    signal layer2_out_15_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_15_V_empty_n : STD_LOGIC;
    signal layer2_out_16_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_16_V_empty_n : STD_LOGIC;
    signal layer2_out_17_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_17_V_empty_n : STD_LOGIC;
    signal layer2_out_18_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_18_V_empty_n : STD_LOGIC;
    signal layer2_out_19_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_19_V_empty_n : STD_LOGIC;
    signal layer2_out_20_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_20_V_empty_n : STD_LOGIC;
    signal layer2_out_21_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_21_V_empty_n : STD_LOGIC;
    signal layer2_out_22_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_22_V_empty_n : STD_LOGIC;
    signal layer2_out_23_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_23_V_empty_n : STD_LOGIC;
    signal layer2_out_24_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_24_V_empty_n : STD_LOGIC;
    signal layer2_out_25_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_25_V_empty_n : STD_LOGIC;
    signal layer2_out_26_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_26_V_empty_n : STD_LOGIC;
    signal layer2_out_27_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_27_V_empty_n : STD_LOGIC;
    signal layer2_out_28_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_28_V_empty_n : STD_LOGIC;
    signal layer2_out_29_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_29_V_empty_n : STD_LOGIC;
    signal layer2_out_30_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_30_V_empty_n : STD_LOGIC;
    signal layer2_out_31_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_31_V_empty_n : STD_LOGIC;
    signal layer2_out_32_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_32_V_empty_n : STD_LOGIC;
    signal layer2_out_33_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_33_V_empty_n : STD_LOGIC;
    signal layer2_out_34_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_34_V_empty_n : STD_LOGIC;
    signal layer2_out_35_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_35_V_empty_n : STD_LOGIC;
    signal layer2_out_36_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_36_V_empty_n : STD_LOGIC;
    signal layer2_out_37_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_37_V_empty_n : STD_LOGIC;
    signal layer2_out_38_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_38_V_empty_n : STD_LOGIC;
    signal layer2_out_39_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_39_V_empty_n : STD_LOGIC;
    signal layer2_out_40_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_40_V_empty_n : STD_LOGIC;
    signal layer2_out_41_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_41_V_empty_n : STD_LOGIC;
    signal layer2_out_42_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_42_V_empty_n : STD_LOGIC;
    signal layer2_out_43_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_43_V_empty_n : STD_LOGIC;
    signal layer2_out_44_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_44_V_empty_n : STD_LOGIC;
    signal layer2_out_45_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_45_V_empty_n : STD_LOGIC;
    signal layer2_out_46_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_46_V_empty_n : STD_LOGIC;
    signal layer2_out_47_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_47_V_empty_n : STD_LOGIC;
    signal layer2_out_48_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_48_V_empty_n : STD_LOGIC;
    signal layer2_out_49_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_49_V_empty_n : STD_LOGIC;
    signal layer2_out_50_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_50_V_empty_n : STD_LOGIC;
    signal layer2_out_51_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_51_V_empty_n : STD_LOGIC;
    signal layer2_out_52_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_52_V_empty_n : STD_LOGIC;
    signal layer2_out_53_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_53_V_empty_n : STD_LOGIC;
    signal layer2_out_54_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_54_V_empty_n : STD_LOGIC;
    signal layer2_out_55_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_55_V_empty_n : STD_LOGIC;
    signal layer2_out_56_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_56_V_empty_n : STD_LOGIC;
    signal layer2_out_57_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_57_V_empty_n : STD_LOGIC;
    signal layer2_out_58_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_58_V_empty_n : STD_LOGIC;
    signal layer2_out_59_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_59_V_empty_n : STD_LOGIC;
    signal layer2_out_60_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_60_V_empty_n : STD_LOGIC;
    signal layer2_out_61_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_61_V_empty_n : STD_LOGIC;
    signal layer2_out_62_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_62_V_empty_n : STD_LOGIC;
    signal layer2_out_63_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_63_V_empty_n : STD_LOGIC;
    signal layer2_out_64_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_64_V_empty_n : STD_LOGIC;
    signal layer2_out_65_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_65_V_empty_n : STD_LOGIC;
    signal layer2_out_66_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_66_V_empty_n : STD_LOGIC;
    signal layer2_out_67_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_67_V_empty_n : STD_LOGIC;
    signal layer2_out_68_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_68_V_empty_n : STD_LOGIC;
    signal layer2_out_69_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_69_V_empty_n : STD_LOGIC;
    signal layer2_out_70_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_70_V_empty_n : STD_LOGIC;
    signal layer2_out_71_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_71_V_empty_n : STD_LOGIC;
    signal layer2_out_72_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_72_V_empty_n : STD_LOGIC;
    signal layer2_out_73_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_73_V_empty_n : STD_LOGIC;
    signal layer2_out_74_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_74_V_empty_n : STD_LOGIC;
    signal layer2_out_75_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_75_V_empty_n : STD_LOGIC;
    signal layer2_out_76_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_76_V_empty_n : STD_LOGIC;
    signal layer2_out_77_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_77_V_empty_n : STD_LOGIC;
    signal layer2_out_78_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_78_V_empty_n : STD_LOGIC;
    signal layer2_out_79_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_79_V_empty_n : STD_LOGIC;
    signal layer2_out_80_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_80_V_empty_n : STD_LOGIC;
    signal layer2_out_81_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_81_V_empty_n : STD_LOGIC;
    signal layer2_out_82_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_82_V_empty_n : STD_LOGIC;
    signal layer2_out_83_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_83_V_empty_n : STD_LOGIC;
    signal layer2_out_84_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_84_V_empty_n : STD_LOGIC;
    signal layer2_out_85_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_85_V_empty_n : STD_LOGIC;
    signal layer2_out_86_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_86_V_empty_n : STD_LOGIC;
    signal layer2_out_87_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_87_V_empty_n : STD_LOGIC;
    signal layer2_out_88_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_88_V_empty_n : STD_LOGIC;
    signal layer2_out_89_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_89_V_empty_n : STD_LOGIC;
    signal layer2_out_90_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_90_V_empty_n : STD_LOGIC;
    signal layer2_out_91_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_91_V_empty_n : STD_LOGIC;
    signal layer2_out_92_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_92_V_empty_n : STD_LOGIC;
    signal layer2_out_93_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_93_V_empty_n : STD_LOGIC;
    signal layer2_out_94_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_94_V_empty_n : STD_LOGIC;
    signal layer2_out_95_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_95_V_empty_n : STD_LOGIC;
    signal layer2_out_96_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_96_V_empty_n : STD_LOGIC;
    signal layer2_out_97_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_97_V_empty_n : STD_LOGIC;
    signal layer2_out_98_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_98_V_empty_n : STD_LOGIC;
    signal layer2_out_99_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer2_out_99_V_empty_n : STD_LOGIC;
    signal layer4_out_0_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_0_V_empty_n : STD_LOGIC;
    signal layer4_out_1_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_1_V_empty_n : STD_LOGIC;
    signal layer4_out_2_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_2_V_empty_n : STD_LOGIC;
    signal layer4_out_3_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_3_V_empty_n : STD_LOGIC;
    signal layer4_out_4_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_4_V_empty_n : STD_LOGIC;
    signal layer4_out_5_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_5_V_empty_n : STD_LOGIC;
    signal layer4_out_6_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_6_V_empty_n : STD_LOGIC;
    signal layer4_out_7_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_7_V_empty_n : STD_LOGIC;
    signal layer4_out_8_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_8_V_empty_n : STD_LOGIC;
    signal layer4_out_9_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_9_V_empty_n : STD_LOGIC;
    signal layer4_out_10_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_10_V_empty_n : STD_LOGIC;
    signal layer4_out_11_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_11_V_empty_n : STD_LOGIC;
    signal layer4_out_12_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_12_V_empty_n : STD_LOGIC;
    signal layer4_out_13_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_13_V_empty_n : STD_LOGIC;
    signal layer4_out_14_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_14_V_empty_n : STD_LOGIC;
    signal layer4_out_15_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_15_V_empty_n : STD_LOGIC;
    signal layer4_out_16_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_16_V_empty_n : STD_LOGIC;
    signal layer4_out_17_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_17_V_empty_n : STD_LOGIC;
    signal layer4_out_18_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_18_V_empty_n : STD_LOGIC;
    signal layer4_out_19_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_19_V_empty_n : STD_LOGIC;
    signal layer4_out_20_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_20_V_empty_n : STD_LOGIC;
    signal layer4_out_21_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_21_V_empty_n : STD_LOGIC;
    signal layer4_out_22_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_22_V_empty_n : STD_LOGIC;
    signal layer4_out_23_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_23_V_empty_n : STD_LOGIC;
    signal layer4_out_24_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_24_V_empty_n : STD_LOGIC;
    signal layer4_out_25_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_25_V_empty_n : STD_LOGIC;
    signal layer4_out_26_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_26_V_empty_n : STD_LOGIC;
    signal layer4_out_27_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_27_V_empty_n : STD_LOGIC;
    signal layer4_out_28_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_28_V_empty_n : STD_LOGIC;
    signal layer4_out_29_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_29_V_empty_n : STD_LOGIC;
    signal layer4_out_30_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_30_V_empty_n : STD_LOGIC;
    signal layer4_out_31_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_31_V_empty_n : STD_LOGIC;
    signal layer4_out_32_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_32_V_empty_n : STD_LOGIC;
    signal layer4_out_33_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_33_V_empty_n : STD_LOGIC;
    signal layer4_out_34_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_34_V_empty_n : STD_LOGIC;
    signal layer4_out_35_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_35_V_empty_n : STD_LOGIC;
    signal layer4_out_36_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_36_V_empty_n : STD_LOGIC;
    signal layer4_out_37_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_37_V_empty_n : STD_LOGIC;
    signal layer4_out_38_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_38_V_empty_n : STD_LOGIC;
    signal layer4_out_39_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_39_V_empty_n : STD_LOGIC;
    signal layer4_out_40_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_40_V_empty_n : STD_LOGIC;
    signal layer4_out_41_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_41_V_empty_n : STD_LOGIC;
    signal layer4_out_42_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_42_V_empty_n : STD_LOGIC;
    signal layer4_out_43_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_43_V_empty_n : STD_LOGIC;
    signal layer4_out_44_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_44_V_empty_n : STD_LOGIC;
    signal layer4_out_45_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_45_V_empty_n : STD_LOGIC;
    signal layer4_out_46_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_46_V_empty_n : STD_LOGIC;
    signal layer4_out_47_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_47_V_empty_n : STD_LOGIC;
    signal layer4_out_48_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_48_V_empty_n : STD_LOGIC;
    signal layer4_out_49_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_49_V_empty_n : STD_LOGIC;
    signal layer4_out_50_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_50_V_empty_n : STD_LOGIC;
    signal layer4_out_51_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_51_V_empty_n : STD_LOGIC;
    signal layer4_out_52_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_52_V_empty_n : STD_LOGIC;
    signal layer4_out_53_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_53_V_empty_n : STD_LOGIC;
    signal layer4_out_54_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_54_V_empty_n : STD_LOGIC;
    signal layer4_out_55_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_55_V_empty_n : STD_LOGIC;
    signal layer4_out_56_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_56_V_empty_n : STD_LOGIC;
    signal layer4_out_57_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_57_V_empty_n : STD_LOGIC;
    signal layer4_out_58_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_58_V_empty_n : STD_LOGIC;
    signal layer4_out_59_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_59_V_empty_n : STD_LOGIC;
    signal layer4_out_60_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_60_V_empty_n : STD_LOGIC;
    signal layer4_out_61_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_61_V_empty_n : STD_LOGIC;
    signal layer4_out_62_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_62_V_empty_n : STD_LOGIC;
    signal layer4_out_63_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_63_V_empty_n : STD_LOGIC;
    signal layer4_out_64_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_64_V_empty_n : STD_LOGIC;
    signal layer4_out_65_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_65_V_empty_n : STD_LOGIC;
    signal layer4_out_66_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_66_V_empty_n : STD_LOGIC;
    signal layer4_out_67_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_67_V_empty_n : STD_LOGIC;
    signal layer4_out_68_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_68_V_empty_n : STD_LOGIC;
    signal layer4_out_69_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_69_V_empty_n : STD_LOGIC;
    signal layer4_out_70_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_70_V_empty_n : STD_LOGIC;
    signal layer4_out_71_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_71_V_empty_n : STD_LOGIC;
    signal layer4_out_72_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_72_V_empty_n : STD_LOGIC;
    signal layer4_out_73_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_73_V_empty_n : STD_LOGIC;
    signal layer4_out_74_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_74_V_empty_n : STD_LOGIC;
    signal layer4_out_75_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_75_V_empty_n : STD_LOGIC;
    signal layer4_out_76_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_76_V_empty_n : STD_LOGIC;
    signal layer4_out_77_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_77_V_empty_n : STD_LOGIC;
    signal layer4_out_78_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_78_V_empty_n : STD_LOGIC;
    signal layer4_out_79_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_79_V_empty_n : STD_LOGIC;
    signal layer4_out_80_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_80_V_empty_n : STD_LOGIC;
    signal layer4_out_81_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_81_V_empty_n : STD_LOGIC;
    signal layer4_out_82_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_82_V_empty_n : STD_LOGIC;
    signal layer4_out_83_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_83_V_empty_n : STD_LOGIC;
    signal layer4_out_84_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_84_V_empty_n : STD_LOGIC;
    signal layer4_out_85_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_85_V_empty_n : STD_LOGIC;
    signal layer4_out_86_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_86_V_empty_n : STD_LOGIC;
    signal layer4_out_87_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_87_V_empty_n : STD_LOGIC;
    signal layer4_out_88_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_88_V_empty_n : STD_LOGIC;
    signal layer4_out_89_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_89_V_empty_n : STD_LOGIC;
    signal layer4_out_90_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_90_V_empty_n : STD_LOGIC;
    signal layer4_out_91_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_91_V_empty_n : STD_LOGIC;
    signal layer4_out_92_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_92_V_empty_n : STD_LOGIC;
    signal layer4_out_93_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_93_V_empty_n : STD_LOGIC;
    signal layer4_out_94_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_94_V_empty_n : STD_LOGIC;
    signal layer4_out_95_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_95_V_empty_n : STD_LOGIC;
    signal layer4_out_96_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_96_V_empty_n : STD_LOGIC;
    signal layer4_out_97_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_97_V_empty_n : STD_LOGIC;
    signal layer4_out_98_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_98_V_empty_n : STD_LOGIC;
    signal layer4_out_99_V_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal layer4_out_99_V_empty_n : STD_LOGIC;
    signal layer5_out_0_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_0_V_empty_n : STD_LOGIC;
    signal layer5_out_1_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_1_V_empty_n : STD_LOGIC;
    signal layer5_out_2_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_2_V_empty_n : STD_LOGIC;
    signal layer5_out_3_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_3_V_empty_n : STD_LOGIC;
    signal layer5_out_4_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_4_V_empty_n : STD_LOGIC;
    signal layer5_out_5_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_5_V_empty_n : STD_LOGIC;
    signal layer5_out_6_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_6_V_empty_n : STD_LOGIC;
    signal layer5_out_7_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_7_V_empty_n : STD_LOGIC;
    signal layer5_out_8_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_8_V_empty_n : STD_LOGIC;
    signal layer5_out_9_V_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal layer5_out_9_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_myproject_entry3_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_myproject_entry3_U0_ap_ready : STD_LOGIC;
    signal myproject_entry3_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Block_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_proc_U0_ap_ready : STD_LOGIC;
    signal Block_proc_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_myproject_entry111_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_myproject_entry111_U0_full_n : STD_LOGIC;
    signal start_for_myproject_entry111_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_myproject_entry111_U0_empty_n : STD_LOGIC;
    signal start_for_dense_large_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_large_U0_full_n : STD_LOGIC;
    signal start_for_dense_large_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_large_U0_empty_n : STD_LOGIC;
    signal Block_proc_U0_start_full_n : STD_LOGIC;
    signal Block_proc_U0_start_write : STD_LOGIC;
    signal dense_large_U0_start_full_n : STD_LOGIC;
    signal dense_large_U0_start_write : STD_LOGIC;
    signal relu_U0_start_full_n : STD_LOGIC;
    signal relu_U0_start_write : STD_LOGIC;
    signal dense_large_1_U0_start_full_n : STD_LOGIC;
    signal dense_large_1_U0_start_write : STD_LOGIC;
    signal softmax_U0_start_full_n : STD_LOGIC;
    signal softmax_U0_start_write : STD_LOGIC;

    component myproject_entry3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        fc1_input_V : IN STD_LOGIC_VECTOR (4703 downto 0);
        fc1_input_V_ap_vld : IN STD_LOGIC;
        fc1_input_V_out_din : OUT STD_LOGIC_VECTOR (4703 downto 0);
        fc1_input_V_out_full_n : IN STD_LOGIC;
        fc1_input_V_out_write : OUT STD_LOGIC );
    end component;


    component myproject_entry111 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        fc1_input_V_dout : IN STD_LOGIC_VECTOR (4703 downto 0);
        fc1_input_V_empty_n : IN STD_LOGIC;
        fc1_input_V_read : OUT STD_LOGIC;
        fc1_input_V_out_din : OUT STD_LOGIC_VECTOR (4703 downto 0);
        fc1_input_V_out_full_n : IN STD_LOGIC;
        fc1_input_V_out_write : OUT STD_LOGIC );
    end component;


    component Block_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        const_size_in_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        const_size_in_1_ap_vld : OUT STD_LOGIC;
        const_size_out_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        const_size_out_1_ap_vld : OUT STD_LOGIC );
    end component;


    component dense_large IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_dout : IN STD_LOGIC_VECTOR (4703 downto 0);
        data_V_empty_n : IN STD_LOGIC;
        data_V_read : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_64 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_65 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_66 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_67 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_68 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_69 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_70 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_71 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_72 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_73 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_74 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_75 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_76 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_77 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_78 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_79 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_80 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_81 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_82 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_83 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_84 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_85 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_86 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_87 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_88 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_89 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_90 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_91 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_92 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_93 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_94 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_95 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_96 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_97 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_98 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_99 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component relu IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_16_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_17_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_18_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_19_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_20_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_21_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_22_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_23_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_24_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_25_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_26_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_27_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_28_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_29_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_30_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_31_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_32_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_33_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_34_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_35_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_36_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_37_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_38_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_39_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_40_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_41_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_42_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_43_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_44_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_45_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_46_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_47_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_48_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_49_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_50_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_51_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_52_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_53_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_54_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_55_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_56_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_57_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_58_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_59_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_60_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_61_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_62_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_63_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_64_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_65_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_66_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_67_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_68_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_69_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_70_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_71_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_72_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_73_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_74_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_75_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_76_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_77_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_78_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_79_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_80_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_81_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_82_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_83_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_84_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_85_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_86_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_87_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_88_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_89_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_90_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_91_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_92_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_93_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_94_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_95_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_96_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_97_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_98_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_99_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_64 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_65 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_66 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_67 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_68 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_69 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_70 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_71 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_72 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_73 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_74 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_75 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_76 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_77 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_78 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_79 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_80 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_81 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_82 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_83 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_84 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_85 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_86 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_87 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_88 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_89 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_90 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_91 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_92 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_93 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_94 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_95 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_96 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_97 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_98 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_99 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component dense_large_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_16_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_17_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_18_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_19_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_20_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_21_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_22_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_23_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_24_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_25_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_26_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_27_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_28_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_29_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_30_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_31_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_32_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_33_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_34_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_35_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_36_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_37_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_38_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_39_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_40_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_41_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_42_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_43_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_44_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_45_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_46_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_47_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_48_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_49_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_50_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_51_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_52_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_53_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_54_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_55_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_56_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_57_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_58_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_59_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_60_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_61_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_62_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_63_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_64_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_65_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_66_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_67_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_68_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_69_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_70_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_71_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_72_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_73_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_74_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_75_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_76_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_77_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_78_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_79_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_80_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_81_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_82_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_83_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_84_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_85_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_86_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_87_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_88_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_89_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_90_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_91_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_92_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_93_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_94_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_95_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_96_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_97_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_98_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        data_99_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component softmax IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
        res_0_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_0_V_ap_vld : OUT STD_LOGIC;
        res_1_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_1_V_ap_vld : OUT STD_LOGIC;
        res_2_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_2_V_ap_vld : OUT STD_LOGIC;
        res_3_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_3_V_ap_vld : OUT STD_LOGIC;
        res_4_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_4_V_ap_vld : OUT STD_LOGIC;
        res_5_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_5_V_ap_vld : OUT STD_LOGIC;
        res_6_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_6_V_ap_vld : OUT STD_LOGIC;
        res_7_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_7_V_ap_vld : OUT STD_LOGIC;
        res_8_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_8_V_ap_vld : OUT STD_LOGIC;
        res_9_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        res_9_V_ap_vld : OUT STD_LOGIC );
    end component;


    component fifo_w4704_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (4703 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (4703 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w12_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w6_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (5 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_myprojeibs IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_dense_ljbC IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    myproject_entry3_U0 : component myproject_entry3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => myproject_entry3_U0_ap_start,
        start_full_n => start_for_myproject_entry111_U0_full_n,
        ap_done => myproject_entry3_U0_ap_done,
        ap_continue => myproject_entry3_U0_ap_continue,
        ap_idle => myproject_entry3_U0_ap_idle,
        ap_ready => myproject_entry3_U0_ap_ready,
        start_out => myproject_entry3_U0_start_out,
        start_write => myproject_entry3_U0_start_write,
        fc1_input_V => fc1_input_V,
        fc1_input_V_ap_vld => fc1_input_V_ap_vld,
        fc1_input_V_out_din => myproject_entry3_U0_fc1_input_V_out_din,
        fc1_input_V_out_full_n => fc1_input_V_c1_full_n,
        fc1_input_V_out_write => myproject_entry3_U0_fc1_input_V_out_write);

    myproject_entry111_U0 : component myproject_entry111
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => myproject_entry111_U0_ap_start,
        start_full_n => start_for_dense_large_U0_full_n,
        ap_done => myproject_entry111_U0_ap_done,
        ap_continue => myproject_entry111_U0_ap_continue,
        ap_idle => myproject_entry111_U0_ap_idle,
        ap_ready => myproject_entry111_U0_ap_ready,
        start_out => myproject_entry111_U0_start_out,
        start_write => myproject_entry111_U0_start_write,
        fc1_input_V_dout => fc1_input_V_c1_dout,
        fc1_input_V_empty_n => fc1_input_V_c1_empty_n,
        fc1_input_V_read => myproject_entry111_U0_fc1_input_V_read,
        fc1_input_V_out_din => myproject_entry111_U0_fc1_input_V_out_din,
        fc1_input_V_out_full_n => fc1_input_V_c_full_n,
        fc1_input_V_out_write => myproject_entry111_U0_fc1_input_V_out_write);

    Block_proc_U0 : component Block_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Block_proc_U0_ap_start,
        ap_done => Block_proc_U0_ap_done,
        ap_continue => Block_proc_U0_ap_continue,
        ap_idle => Block_proc_U0_ap_idle,
        ap_ready => Block_proc_U0_ap_ready,
        const_size_in_1 => Block_proc_U0_const_size_in_1,
        const_size_in_1_ap_vld => Block_proc_U0_const_size_in_1_ap_vld,
        const_size_out_1 => Block_proc_U0_const_size_out_1,
        const_size_out_1_ap_vld => Block_proc_U0_const_size_out_1_ap_vld);

    dense_large_U0 : component dense_large
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_large_U0_ap_start,
        ap_done => dense_large_U0_ap_done,
        ap_continue => dense_large_U0_ap_continue,
        ap_idle => dense_large_U0_ap_idle,
        ap_ready => dense_large_U0_ap_ready,
        data_V_dout => fc1_input_V_c_dout,
        data_V_empty_n => fc1_input_V_c_empty_n,
        data_V_read => dense_large_U0_data_V_read,
        ap_return_0 => dense_large_U0_ap_return_0,
        ap_return_1 => dense_large_U0_ap_return_1,
        ap_return_2 => dense_large_U0_ap_return_2,
        ap_return_3 => dense_large_U0_ap_return_3,
        ap_return_4 => dense_large_U0_ap_return_4,
        ap_return_5 => dense_large_U0_ap_return_5,
        ap_return_6 => dense_large_U0_ap_return_6,
        ap_return_7 => dense_large_U0_ap_return_7,
        ap_return_8 => dense_large_U0_ap_return_8,
        ap_return_9 => dense_large_U0_ap_return_9,
        ap_return_10 => dense_large_U0_ap_return_10,
        ap_return_11 => dense_large_U0_ap_return_11,
        ap_return_12 => dense_large_U0_ap_return_12,
        ap_return_13 => dense_large_U0_ap_return_13,
        ap_return_14 => dense_large_U0_ap_return_14,
        ap_return_15 => dense_large_U0_ap_return_15,
        ap_return_16 => dense_large_U0_ap_return_16,
        ap_return_17 => dense_large_U0_ap_return_17,
        ap_return_18 => dense_large_U0_ap_return_18,
        ap_return_19 => dense_large_U0_ap_return_19,
        ap_return_20 => dense_large_U0_ap_return_20,
        ap_return_21 => dense_large_U0_ap_return_21,
        ap_return_22 => dense_large_U0_ap_return_22,
        ap_return_23 => dense_large_U0_ap_return_23,
        ap_return_24 => dense_large_U0_ap_return_24,
        ap_return_25 => dense_large_U0_ap_return_25,
        ap_return_26 => dense_large_U0_ap_return_26,
        ap_return_27 => dense_large_U0_ap_return_27,
        ap_return_28 => dense_large_U0_ap_return_28,
        ap_return_29 => dense_large_U0_ap_return_29,
        ap_return_30 => dense_large_U0_ap_return_30,
        ap_return_31 => dense_large_U0_ap_return_31,
        ap_return_32 => dense_large_U0_ap_return_32,
        ap_return_33 => dense_large_U0_ap_return_33,
        ap_return_34 => dense_large_U0_ap_return_34,
        ap_return_35 => dense_large_U0_ap_return_35,
        ap_return_36 => dense_large_U0_ap_return_36,
        ap_return_37 => dense_large_U0_ap_return_37,
        ap_return_38 => dense_large_U0_ap_return_38,
        ap_return_39 => dense_large_U0_ap_return_39,
        ap_return_40 => dense_large_U0_ap_return_40,
        ap_return_41 => dense_large_U0_ap_return_41,
        ap_return_42 => dense_large_U0_ap_return_42,
        ap_return_43 => dense_large_U0_ap_return_43,
        ap_return_44 => dense_large_U0_ap_return_44,
        ap_return_45 => dense_large_U0_ap_return_45,
        ap_return_46 => dense_large_U0_ap_return_46,
        ap_return_47 => dense_large_U0_ap_return_47,
        ap_return_48 => dense_large_U0_ap_return_48,
        ap_return_49 => dense_large_U0_ap_return_49,
        ap_return_50 => dense_large_U0_ap_return_50,
        ap_return_51 => dense_large_U0_ap_return_51,
        ap_return_52 => dense_large_U0_ap_return_52,
        ap_return_53 => dense_large_U0_ap_return_53,
        ap_return_54 => dense_large_U0_ap_return_54,
        ap_return_55 => dense_large_U0_ap_return_55,
        ap_return_56 => dense_large_U0_ap_return_56,
        ap_return_57 => dense_large_U0_ap_return_57,
        ap_return_58 => dense_large_U0_ap_return_58,
        ap_return_59 => dense_large_U0_ap_return_59,
        ap_return_60 => dense_large_U0_ap_return_60,
        ap_return_61 => dense_large_U0_ap_return_61,
        ap_return_62 => dense_large_U0_ap_return_62,
        ap_return_63 => dense_large_U0_ap_return_63,
        ap_return_64 => dense_large_U0_ap_return_64,
        ap_return_65 => dense_large_U0_ap_return_65,
        ap_return_66 => dense_large_U0_ap_return_66,
        ap_return_67 => dense_large_U0_ap_return_67,
        ap_return_68 => dense_large_U0_ap_return_68,
        ap_return_69 => dense_large_U0_ap_return_69,
        ap_return_70 => dense_large_U0_ap_return_70,
        ap_return_71 => dense_large_U0_ap_return_71,
        ap_return_72 => dense_large_U0_ap_return_72,
        ap_return_73 => dense_large_U0_ap_return_73,
        ap_return_74 => dense_large_U0_ap_return_74,
        ap_return_75 => dense_large_U0_ap_return_75,
        ap_return_76 => dense_large_U0_ap_return_76,
        ap_return_77 => dense_large_U0_ap_return_77,
        ap_return_78 => dense_large_U0_ap_return_78,
        ap_return_79 => dense_large_U0_ap_return_79,
        ap_return_80 => dense_large_U0_ap_return_80,
        ap_return_81 => dense_large_U0_ap_return_81,
        ap_return_82 => dense_large_U0_ap_return_82,
        ap_return_83 => dense_large_U0_ap_return_83,
        ap_return_84 => dense_large_U0_ap_return_84,
        ap_return_85 => dense_large_U0_ap_return_85,
        ap_return_86 => dense_large_U0_ap_return_86,
        ap_return_87 => dense_large_U0_ap_return_87,
        ap_return_88 => dense_large_U0_ap_return_88,
        ap_return_89 => dense_large_U0_ap_return_89,
        ap_return_90 => dense_large_U0_ap_return_90,
        ap_return_91 => dense_large_U0_ap_return_91,
        ap_return_92 => dense_large_U0_ap_return_92,
        ap_return_93 => dense_large_U0_ap_return_93,
        ap_return_94 => dense_large_U0_ap_return_94,
        ap_return_95 => dense_large_U0_ap_return_95,
        ap_return_96 => dense_large_U0_ap_return_96,
        ap_return_97 => dense_large_U0_ap_return_97,
        ap_return_98 => dense_large_U0_ap_return_98,
        ap_return_99 => dense_large_U0_ap_return_99);

    relu_U0 : component relu
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_U0_ap_start,
        ap_done => relu_U0_ap_done,
        ap_continue => relu_U0_ap_continue,
        ap_idle => relu_U0_ap_idle,
        ap_ready => relu_U0_ap_ready,
        data_0_V_read => layer2_out_0_V_dout,
        data_1_V_read => layer2_out_1_V_dout,
        data_2_V_read => layer2_out_2_V_dout,
        data_3_V_read => layer2_out_3_V_dout,
        data_4_V_read => layer2_out_4_V_dout,
        data_5_V_read => layer2_out_5_V_dout,
        data_6_V_read => layer2_out_6_V_dout,
        data_7_V_read => layer2_out_7_V_dout,
        data_8_V_read => layer2_out_8_V_dout,
        data_9_V_read => layer2_out_9_V_dout,
        data_10_V_read => layer2_out_10_V_dout,
        data_11_V_read => layer2_out_11_V_dout,
        data_12_V_read => layer2_out_12_V_dout,
        data_13_V_read => layer2_out_13_V_dout,
        data_14_V_read => layer2_out_14_V_dout,
        data_15_V_read => layer2_out_15_V_dout,
        data_16_V_read => layer2_out_16_V_dout,
        data_17_V_read => layer2_out_17_V_dout,
        data_18_V_read => layer2_out_18_V_dout,
        data_19_V_read => layer2_out_19_V_dout,
        data_20_V_read => layer2_out_20_V_dout,
        data_21_V_read => layer2_out_21_V_dout,
        data_22_V_read => layer2_out_22_V_dout,
        data_23_V_read => layer2_out_23_V_dout,
        data_24_V_read => layer2_out_24_V_dout,
        data_25_V_read => layer2_out_25_V_dout,
        data_26_V_read => layer2_out_26_V_dout,
        data_27_V_read => layer2_out_27_V_dout,
        data_28_V_read => layer2_out_28_V_dout,
        data_29_V_read => layer2_out_29_V_dout,
        data_30_V_read => layer2_out_30_V_dout,
        data_31_V_read => layer2_out_31_V_dout,
        data_32_V_read => layer2_out_32_V_dout,
        data_33_V_read => layer2_out_33_V_dout,
        data_34_V_read => layer2_out_34_V_dout,
        data_35_V_read => layer2_out_35_V_dout,
        data_36_V_read => layer2_out_36_V_dout,
        data_37_V_read => layer2_out_37_V_dout,
        data_38_V_read => layer2_out_38_V_dout,
        data_39_V_read => layer2_out_39_V_dout,
        data_40_V_read => layer2_out_40_V_dout,
        data_41_V_read => layer2_out_41_V_dout,
        data_42_V_read => layer2_out_42_V_dout,
        data_43_V_read => layer2_out_43_V_dout,
        data_44_V_read => layer2_out_44_V_dout,
        data_45_V_read => layer2_out_45_V_dout,
        data_46_V_read => layer2_out_46_V_dout,
        data_47_V_read => layer2_out_47_V_dout,
        data_48_V_read => layer2_out_48_V_dout,
        data_49_V_read => layer2_out_49_V_dout,
        data_50_V_read => layer2_out_50_V_dout,
        data_51_V_read => layer2_out_51_V_dout,
        data_52_V_read => layer2_out_52_V_dout,
        data_53_V_read => layer2_out_53_V_dout,
        data_54_V_read => layer2_out_54_V_dout,
        data_55_V_read => layer2_out_55_V_dout,
        data_56_V_read => layer2_out_56_V_dout,
        data_57_V_read => layer2_out_57_V_dout,
        data_58_V_read => layer2_out_58_V_dout,
        data_59_V_read => layer2_out_59_V_dout,
        data_60_V_read => layer2_out_60_V_dout,
        data_61_V_read => layer2_out_61_V_dout,
        data_62_V_read => layer2_out_62_V_dout,
        data_63_V_read => layer2_out_63_V_dout,
        data_64_V_read => layer2_out_64_V_dout,
        data_65_V_read => layer2_out_65_V_dout,
        data_66_V_read => layer2_out_66_V_dout,
        data_67_V_read => layer2_out_67_V_dout,
        data_68_V_read => layer2_out_68_V_dout,
        data_69_V_read => layer2_out_69_V_dout,
        data_70_V_read => layer2_out_70_V_dout,
        data_71_V_read => layer2_out_71_V_dout,
        data_72_V_read => layer2_out_72_V_dout,
        data_73_V_read => layer2_out_73_V_dout,
        data_74_V_read => layer2_out_74_V_dout,
        data_75_V_read => layer2_out_75_V_dout,
        data_76_V_read => layer2_out_76_V_dout,
        data_77_V_read => layer2_out_77_V_dout,
        data_78_V_read => layer2_out_78_V_dout,
        data_79_V_read => layer2_out_79_V_dout,
        data_80_V_read => layer2_out_80_V_dout,
        data_81_V_read => layer2_out_81_V_dout,
        data_82_V_read => layer2_out_82_V_dout,
        data_83_V_read => layer2_out_83_V_dout,
        data_84_V_read => layer2_out_84_V_dout,
        data_85_V_read => layer2_out_85_V_dout,
        data_86_V_read => layer2_out_86_V_dout,
        data_87_V_read => layer2_out_87_V_dout,
        data_88_V_read => layer2_out_88_V_dout,
        data_89_V_read => layer2_out_89_V_dout,
        data_90_V_read => layer2_out_90_V_dout,
        data_91_V_read => layer2_out_91_V_dout,
        data_92_V_read => layer2_out_92_V_dout,
        data_93_V_read => layer2_out_93_V_dout,
        data_94_V_read => layer2_out_94_V_dout,
        data_95_V_read => layer2_out_95_V_dout,
        data_96_V_read => layer2_out_96_V_dout,
        data_97_V_read => layer2_out_97_V_dout,
        data_98_V_read => layer2_out_98_V_dout,
        data_99_V_read => layer2_out_99_V_dout,
        ap_return_0 => relu_U0_ap_return_0,
        ap_return_1 => relu_U0_ap_return_1,
        ap_return_2 => relu_U0_ap_return_2,
        ap_return_3 => relu_U0_ap_return_3,
        ap_return_4 => relu_U0_ap_return_4,
        ap_return_5 => relu_U0_ap_return_5,
        ap_return_6 => relu_U0_ap_return_6,
        ap_return_7 => relu_U0_ap_return_7,
        ap_return_8 => relu_U0_ap_return_8,
        ap_return_9 => relu_U0_ap_return_9,
        ap_return_10 => relu_U0_ap_return_10,
        ap_return_11 => relu_U0_ap_return_11,
        ap_return_12 => relu_U0_ap_return_12,
        ap_return_13 => relu_U0_ap_return_13,
        ap_return_14 => relu_U0_ap_return_14,
        ap_return_15 => relu_U0_ap_return_15,
        ap_return_16 => relu_U0_ap_return_16,
        ap_return_17 => relu_U0_ap_return_17,
        ap_return_18 => relu_U0_ap_return_18,
        ap_return_19 => relu_U0_ap_return_19,
        ap_return_20 => relu_U0_ap_return_20,
        ap_return_21 => relu_U0_ap_return_21,
        ap_return_22 => relu_U0_ap_return_22,
        ap_return_23 => relu_U0_ap_return_23,
        ap_return_24 => relu_U0_ap_return_24,
        ap_return_25 => relu_U0_ap_return_25,
        ap_return_26 => relu_U0_ap_return_26,
        ap_return_27 => relu_U0_ap_return_27,
        ap_return_28 => relu_U0_ap_return_28,
        ap_return_29 => relu_U0_ap_return_29,
        ap_return_30 => relu_U0_ap_return_30,
        ap_return_31 => relu_U0_ap_return_31,
        ap_return_32 => relu_U0_ap_return_32,
        ap_return_33 => relu_U0_ap_return_33,
        ap_return_34 => relu_U0_ap_return_34,
        ap_return_35 => relu_U0_ap_return_35,
        ap_return_36 => relu_U0_ap_return_36,
        ap_return_37 => relu_U0_ap_return_37,
        ap_return_38 => relu_U0_ap_return_38,
        ap_return_39 => relu_U0_ap_return_39,
        ap_return_40 => relu_U0_ap_return_40,
        ap_return_41 => relu_U0_ap_return_41,
        ap_return_42 => relu_U0_ap_return_42,
        ap_return_43 => relu_U0_ap_return_43,
        ap_return_44 => relu_U0_ap_return_44,
        ap_return_45 => relu_U0_ap_return_45,
        ap_return_46 => relu_U0_ap_return_46,
        ap_return_47 => relu_U0_ap_return_47,
        ap_return_48 => relu_U0_ap_return_48,
        ap_return_49 => relu_U0_ap_return_49,
        ap_return_50 => relu_U0_ap_return_50,
        ap_return_51 => relu_U0_ap_return_51,
        ap_return_52 => relu_U0_ap_return_52,
        ap_return_53 => relu_U0_ap_return_53,
        ap_return_54 => relu_U0_ap_return_54,
        ap_return_55 => relu_U0_ap_return_55,
        ap_return_56 => relu_U0_ap_return_56,
        ap_return_57 => relu_U0_ap_return_57,
        ap_return_58 => relu_U0_ap_return_58,
        ap_return_59 => relu_U0_ap_return_59,
        ap_return_60 => relu_U0_ap_return_60,
        ap_return_61 => relu_U0_ap_return_61,
        ap_return_62 => relu_U0_ap_return_62,
        ap_return_63 => relu_U0_ap_return_63,
        ap_return_64 => relu_U0_ap_return_64,
        ap_return_65 => relu_U0_ap_return_65,
        ap_return_66 => relu_U0_ap_return_66,
        ap_return_67 => relu_U0_ap_return_67,
        ap_return_68 => relu_U0_ap_return_68,
        ap_return_69 => relu_U0_ap_return_69,
        ap_return_70 => relu_U0_ap_return_70,
        ap_return_71 => relu_U0_ap_return_71,
        ap_return_72 => relu_U0_ap_return_72,
        ap_return_73 => relu_U0_ap_return_73,
        ap_return_74 => relu_U0_ap_return_74,
        ap_return_75 => relu_U0_ap_return_75,
        ap_return_76 => relu_U0_ap_return_76,
        ap_return_77 => relu_U0_ap_return_77,
        ap_return_78 => relu_U0_ap_return_78,
        ap_return_79 => relu_U0_ap_return_79,
        ap_return_80 => relu_U0_ap_return_80,
        ap_return_81 => relu_U0_ap_return_81,
        ap_return_82 => relu_U0_ap_return_82,
        ap_return_83 => relu_U0_ap_return_83,
        ap_return_84 => relu_U0_ap_return_84,
        ap_return_85 => relu_U0_ap_return_85,
        ap_return_86 => relu_U0_ap_return_86,
        ap_return_87 => relu_U0_ap_return_87,
        ap_return_88 => relu_U0_ap_return_88,
        ap_return_89 => relu_U0_ap_return_89,
        ap_return_90 => relu_U0_ap_return_90,
        ap_return_91 => relu_U0_ap_return_91,
        ap_return_92 => relu_U0_ap_return_92,
        ap_return_93 => relu_U0_ap_return_93,
        ap_return_94 => relu_U0_ap_return_94,
        ap_return_95 => relu_U0_ap_return_95,
        ap_return_96 => relu_U0_ap_return_96,
        ap_return_97 => relu_U0_ap_return_97,
        ap_return_98 => relu_U0_ap_return_98,
        ap_return_99 => relu_U0_ap_return_99);

    dense_large_1_U0 : component dense_large_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_large_1_U0_ap_start,
        ap_done => dense_large_1_U0_ap_done,
        ap_continue => dense_large_1_U0_ap_continue,
        ap_idle => dense_large_1_U0_ap_idle,
        ap_ready => dense_large_1_U0_ap_ready,
        data_0_V_read => layer4_out_0_V_dout,
        data_1_V_read => layer4_out_1_V_dout,
        data_2_V_read => layer4_out_2_V_dout,
        data_3_V_read => layer4_out_3_V_dout,
        data_4_V_read => layer4_out_4_V_dout,
        data_5_V_read => layer4_out_5_V_dout,
        data_6_V_read => layer4_out_6_V_dout,
        data_7_V_read => layer4_out_7_V_dout,
        data_8_V_read => layer4_out_8_V_dout,
        data_9_V_read => layer4_out_9_V_dout,
        data_10_V_read => layer4_out_10_V_dout,
        data_11_V_read => layer4_out_11_V_dout,
        data_12_V_read => layer4_out_12_V_dout,
        data_13_V_read => layer4_out_13_V_dout,
        data_14_V_read => layer4_out_14_V_dout,
        data_15_V_read => layer4_out_15_V_dout,
        data_16_V_read => layer4_out_16_V_dout,
        data_17_V_read => layer4_out_17_V_dout,
        data_18_V_read => layer4_out_18_V_dout,
        data_19_V_read => layer4_out_19_V_dout,
        data_20_V_read => layer4_out_20_V_dout,
        data_21_V_read => layer4_out_21_V_dout,
        data_22_V_read => layer4_out_22_V_dout,
        data_23_V_read => layer4_out_23_V_dout,
        data_24_V_read => layer4_out_24_V_dout,
        data_25_V_read => layer4_out_25_V_dout,
        data_26_V_read => layer4_out_26_V_dout,
        data_27_V_read => layer4_out_27_V_dout,
        data_28_V_read => layer4_out_28_V_dout,
        data_29_V_read => layer4_out_29_V_dout,
        data_30_V_read => layer4_out_30_V_dout,
        data_31_V_read => layer4_out_31_V_dout,
        data_32_V_read => layer4_out_32_V_dout,
        data_33_V_read => layer4_out_33_V_dout,
        data_34_V_read => layer4_out_34_V_dout,
        data_35_V_read => layer4_out_35_V_dout,
        data_36_V_read => layer4_out_36_V_dout,
        data_37_V_read => layer4_out_37_V_dout,
        data_38_V_read => layer4_out_38_V_dout,
        data_39_V_read => layer4_out_39_V_dout,
        data_40_V_read => layer4_out_40_V_dout,
        data_41_V_read => layer4_out_41_V_dout,
        data_42_V_read => layer4_out_42_V_dout,
        data_43_V_read => layer4_out_43_V_dout,
        data_44_V_read => layer4_out_44_V_dout,
        data_45_V_read => layer4_out_45_V_dout,
        data_46_V_read => layer4_out_46_V_dout,
        data_47_V_read => layer4_out_47_V_dout,
        data_48_V_read => layer4_out_48_V_dout,
        data_49_V_read => layer4_out_49_V_dout,
        data_50_V_read => layer4_out_50_V_dout,
        data_51_V_read => layer4_out_51_V_dout,
        data_52_V_read => layer4_out_52_V_dout,
        data_53_V_read => layer4_out_53_V_dout,
        data_54_V_read => layer4_out_54_V_dout,
        data_55_V_read => layer4_out_55_V_dout,
        data_56_V_read => layer4_out_56_V_dout,
        data_57_V_read => layer4_out_57_V_dout,
        data_58_V_read => layer4_out_58_V_dout,
        data_59_V_read => layer4_out_59_V_dout,
        data_60_V_read => layer4_out_60_V_dout,
        data_61_V_read => layer4_out_61_V_dout,
        data_62_V_read => layer4_out_62_V_dout,
        data_63_V_read => layer4_out_63_V_dout,
        data_64_V_read => layer4_out_64_V_dout,
        data_65_V_read => layer4_out_65_V_dout,
        data_66_V_read => layer4_out_66_V_dout,
        data_67_V_read => layer4_out_67_V_dout,
        data_68_V_read => layer4_out_68_V_dout,
        data_69_V_read => layer4_out_69_V_dout,
        data_70_V_read => layer4_out_70_V_dout,
        data_71_V_read => layer4_out_71_V_dout,
        data_72_V_read => layer4_out_72_V_dout,
        data_73_V_read => layer4_out_73_V_dout,
        data_74_V_read => layer4_out_74_V_dout,
        data_75_V_read => layer4_out_75_V_dout,
        data_76_V_read => layer4_out_76_V_dout,
        data_77_V_read => layer4_out_77_V_dout,
        data_78_V_read => layer4_out_78_V_dout,
        data_79_V_read => layer4_out_79_V_dout,
        data_80_V_read => layer4_out_80_V_dout,
        data_81_V_read => layer4_out_81_V_dout,
        data_82_V_read => layer4_out_82_V_dout,
        data_83_V_read => layer4_out_83_V_dout,
        data_84_V_read => layer4_out_84_V_dout,
        data_85_V_read => layer4_out_85_V_dout,
        data_86_V_read => layer4_out_86_V_dout,
        data_87_V_read => layer4_out_87_V_dout,
        data_88_V_read => layer4_out_88_V_dout,
        data_89_V_read => layer4_out_89_V_dout,
        data_90_V_read => layer4_out_90_V_dout,
        data_91_V_read => layer4_out_91_V_dout,
        data_92_V_read => layer4_out_92_V_dout,
        data_93_V_read => layer4_out_93_V_dout,
        data_94_V_read => layer4_out_94_V_dout,
        data_95_V_read => layer4_out_95_V_dout,
        data_96_V_read => layer4_out_96_V_dout,
        data_97_V_read => layer4_out_97_V_dout,
        data_98_V_read => layer4_out_98_V_dout,
        data_99_V_read => layer4_out_99_V_dout,
        ap_return_0 => dense_large_1_U0_ap_return_0,
        ap_return_1 => dense_large_1_U0_ap_return_1,
        ap_return_2 => dense_large_1_U0_ap_return_2,
        ap_return_3 => dense_large_1_U0_ap_return_3,
        ap_return_4 => dense_large_1_U0_ap_return_4,
        ap_return_5 => dense_large_1_U0_ap_return_5,
        ap_return_6 => dense_large_1_U0_ap_return_6,
        ap_return_7 => dense_large_1_U0_ap_return_7,
        ap_return_8 => dense_large_1_U0_ap_return_8,
        ap_return_9 => dense_large_1_U0_ap_return_9);

    softmax_U0 : component softmax
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => softmax_U0_ap_start,
        ap_done => softmax_U0_ap_done,
        ap_continue => softmax_U0_ap_continue,
        ap_idle => softmax_U0_ap_idle,
        ap_ready => softmax_U0_ap_ready,
        data_0_V_read => layer5_out_0_V_dout,
        data_1_V_read => layer5_out_1_V_dout,
        data_2_V_read => layer5_out_2_V_dout,
        data_3_V_read => layer5_out_3_V_dout,
        data_4_V_read => layer5_out_4_V_dout,
        data_5_V_read => layer5_out_5_V_dout,
        data_6_V_read => layer5_out_6_V_dout,
        data_7_V_read => layer5_out_7_V_dout,
        data_8_V_read => layer5_out_8_V_dout,
        data_9_V_read => layer5_out_9_V_dout,
        res_0_V => softmax_U0_res_0_V,
        res_0_V_ap_vld => softmax_U0_res_0_V_ap_vld,
        res_1_V => softmax_U0_res_1_V,
        res_1_V_ap_vld => softmax_U0_res_1_V_ap_vld,
        res_2_V => softmax_U0_res_2_V,
        res_2_V_ap_vld => softmax_U0_res_2_V_ap_vld,
        res_3_V => softmax_U0_res_3_V,
        res_3_V_ap_vld => softmax_U0_res_3_V_ap_vld,
        res_4_V => softmax_U0_res_4_V,
        res_4_V_ap_vld => softmax_U0_res_4_V_ap_vld,
        res_5_V => softmax_U0_res_5_V,
        res_5_V_ap_vld => softmax_U0_res_5_V_ap_vld,
        res_6_V => softmax_U0_res_6_V,
        res_6_V_ap_vld => softmax_U0_res_6_V_ap_vld,
        res_7_V => softmax_U0_res_7_V,
        res_7_V_ap_vld => softmax_U0_res_7_V_ap_vld,
        res_8_V => softmax_U0_res_8_V,
        res_8_V_ap_vld => softmax_U0_res_8_V_ap_vld,
        res_9_V => softmax_U0_res_9_V,
        res_9_V_ap_vld => softmax_U0_res_9_V_ap_vld);

    fc1_input_V_c1_U : component fifo_w4704_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => myproject_entry3_U0_fc1_input_V_out_din,
        if_full_n => fc1_input_V_c1_full_n,
        if_write => myproject_entry3_U0_fc1_input_V_out_write,
        if_dout => fc1_input_V_c1_dout,
        if_empty_n => fc1_input_V_c1_empty_n,
        if_read => myproject_entry111_U0_fc1_input_V_read);

    fc1_input_V_c_U : component fifo_w4704_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => myproject_entry111_U0_fc1_input_V_out_din,
        if_full_n => fc1_input_V_c_full_n,
        if_write => myproject_entry111_U0_fc1_input_V_out_write,
        if_dout => fc1_input_V_c_dout,
        if_empty_n => fc1_input_V_c_empty_n,
        if_read => dense_large_U0_data_V_read);

    layer2_out_0_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_0,
        if_full_n => layer2_out_0_V_full_n,
        if_write => ap_channel_done_layer2_out_0_V,
        if_dout => layer2_out_0_V_dout,
        if_empty_n => layer2_out_0_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_1_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_1,
        if_full_n => layer2_out_1_V_full_n,
        if_write => ap_channel_done_layer2_out_1_V,
        if_dout => layer2_out_1_V_dout,
        if_empty_n => layer2_out_1_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_2_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_2,
        if_full_n => layer2_out_2_V_full_n,
        if_write => ap_channel_done_layer2_out_2_V,
        if_dout => layer2_out_2_V_dout,
        if_empty_n => layer2_out_2_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_3_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_3,
        if_full_n => layer2_out_3_V_full_n,
        if_write => ap_channel_done_layer2_out_3_V,
        if_dout => layer2_out_3_V_dout,
        if_empty_n => layer2_out_3_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_4_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_4,
        if_full_n => layer2_out_4_V_full_n,
        if_write => ap_channel_done_layer2_out_4_V,
        if_dout => layer2_out_4_V_dout,
        if_empty_n => layer2_out_4_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_5_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_5,
        if_full_n => layer2_out_5_V_full_n,
        if_write => ap_channel_done_layer2_out_5_V,
        if_dout => layer2_out_5_V_dout,
        if_empty_n => layer2_out_5_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_6_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_6,
        if_full_n => layer2_out_6_V_full_n,
        if_write => ap_channel_done_layer2_out_6_V,
        if_dout => layer2_out_6_V_dout,
        if_empty_n => layer2_out_6_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_7_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_7,
        if_full_n => layer2_out_7_V_full_n,
        if_write => ap_channel_done_layer2_out_7_V,
        if_dout => layer2_out_7_V_dout,
        if_empty_n => layer2_out_7_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_8_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_8,
        if_full_n => layer2_out_8_V_full_n,
        if_write => ap_channel_done_layer2_out_8_V,
        if_dout => layer2_out_8_V_dout,
        if_empty_n => layer2_out_8_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_9_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_9,
        if_full_n => layer2_out_9_V_full_n,
        if_write => ap_channel_done_layer2_out_9_V,
        if_dout => layer2_out_9_V_dout,
        if_empty_n => layer2_out_9_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_10_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_10,
        if_full_n => layer2_out_10_V_full_n,
        if_write => ap_channel_done_layer2_out_10_V,
        if_dout => layer2_out_10_V_dout,
        if_empty_n => layer2_out_10_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_11_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_11,
        if_full_n => layer2_out_11_V_full_n,
        if_write => ap_channel_done_layer2_out_11_V,
        if_dout => layer2_out_11_V_dout,
        if_empty_n => layer2_out_11_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_12_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_12,
        if_full_n => layer2_out_12_V_full_n,
        if_write => ap_channel_done_layer2_out_12_V,
        if_dout => layer2_out_12_V_dout,
        if_empty_n => layer2_out_12_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_13_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_13,
        if_full_n => layer2_out_13_V_full_n,
        if_write => ap_channel_done_layer2_out_13_V,
        if_dout => layer2_out_13_V_dout,
        if_empty_n => layer2_out_13_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_14_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_14,
        if_full_n => layer2_out_14_V_full_n,
        if_write => ap_channel_done_layer2_out_14_V,
        if_dout => layer2_out_14_V_dout,
        if_empty_n => layer2_out_14_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_15_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_15,
        if_full_n => layer2_out_15_V_full_n,
        if_write => ap_channel_done_layer2_out_15_V,
        if_dout => layer2_out_15_V_dout,
        if_empty_n => layer2_out_15_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_16_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_16,
        if_full_n => layer2_out_16_V_full_n,
        if_write => ap_channel_done_layer2_out_16_V,
        if_dout => layer2_out_16_V_dout,
        if_empty_n => layer2_out_16_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_17_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_17,
        if_full_n => layer2_out_17_V_full_n,
        if_write => ap_channel_done_layer2_out_17_V,
        if_dout => layer2_out_17_V_dout,
        if_empty_n => layer2_out_17_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_18_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_18,
        if_full_n => layer2_out_18_V_full_n,
        if_write => ap_channel_done_layer2_out_18_V,
        if_dout => layer2_out_18_V_dout,
        if_empty_n => layer2_out_18_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_19_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_19,
        if_full_n => layer2_out_19_V_full_n,
        if_write => ap_channel_done_layer2_out_19_V,
        if_dout => layer2_out_19_V_dout,
        if_empty_n => layer2_out_19_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_20_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_20,
        if_full_n => layer2_out_20_V_full_n,
        if_write => ap_channel_done_layer2_out_20_V,
        if_dout => layer2_out_20_V_dout,
        if_empty_n => layer2_out_20_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_21_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_21,
        if_full_n => layer2_out_21_V_full_n,
        if_write => ap_channel_done_layer2_out_21_V,
        if_dout => layer2_out_21_V_dout,
        if_empty_n => layer2_out_21_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_22_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_22,
        if_full_n => layer2_out_22_V_full_n,
        if_write => ap_channel_done_layer2_out_22_V,
        if_dout => layer2_out_22_V_dout,
        if_empty_n => layer2_out_22_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_23_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_23,
        if_full_n => layer2_out_23_V_full_n,
        if_write => ap_channel_done_layer2_out_23_V,
        if_dout => layer2_out_23_V_dout,
        if_empty_n => layer2_out_23_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_24_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_24,
        if_full_n => layer2_out_24_V_full_n,
        if_write => ap_channel_done_layer2_out_24_V,
        if_dout => layer2_out_24_V_dout,
        if_empty_n => layer2_out_24_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_25_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_25,
        if_full_n => layer2_out_25_V_full_n,
        if_write => ap_channel_done_layer2_out_25_V,
        if_dout => layer2_out_25_V_dout,
        if_empty_n => layer2_out_25_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_26_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_26,
        if_full_n => layer2_out_26_V_full_n,
        if_write => ap_channel_done_layer2_out_26_V,
        if_dout => layer2_out_26_V_dout,
        if_empty_n => layer2_out_26_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_27_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_27,
        if_full_n => layer2_out_27_V_full_n,
        if_write => ap_channel_done_layer2_out_27_V,
        if_dout => layer2_out_27_V_dout,
        if_empty_n => layer2_out_27_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_28_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_28,
        if_full_n => layer2_out_28_V_full_n,
        if_write => ap_channel_done_layer2_out_28_V,
        if_dout => layer2_out_28_V_dout,
        if_empty_n => layer2_out_28_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_29_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_29,
        if_full_n => layer2_out_29_V_full_n,
        if_write => ap_channel_done_layer2_out_29_V,
        if_dout => layer2_out_29_V_dout,
        if_empty_n => layer2_out_29_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_30_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_30,
        if_full_n => layer2_out_30_V_full_n,
        if_write => ap_channel_done_layer2_out_30_V,
        if_dout => layer2_out_30_V_dout,
        if_empty_n => layer2_out_30_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_31_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_31,
        if_full_n => layer2_out_31_V_full_n,
        if_write => ap_channel_done_layer2_out_31_V,
        if_dout => layer2_out_31_V_dout,
        if_empty_n => layer2_out_31_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_32_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_32,
        if_full_n => layer2_out_32_V_full_n,
        if_write => ap_channel_done_layer2_out_32_V,
        if_dout => layer2_out_32_V_dout,
        if_empty_n => layer2_out_32_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_33_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_33,
        if_full_n => layer2_out_33_V_full_n,
        if_write => ap_channel_done_layer2_out_33_V,
        if_dout => layer2_out_33_V_dout,
        if_empty_n => layer2_out_33_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_34_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_34,
        if_full_n => layer2_out_34_V_full_n,
        if_write => ap_channel_done_layer2_out_34_V,
        if_dout => layer2_out_34_V_dout,
        if_empty_n => layer2_out_34_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_35_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_35,
        if_full_n => layer2_out_35_V_full_n,
        if_write => ap_channel_done_layer2_out_35_V,
        if_dout => layer2_out_35_V_dout,
        if_empty_n => layer2_out_35_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_36_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_36,
        if_full_n => layer2_out_36_V_full_n,
        if_write => ap_channel_done_layer2_out_36_V,
        if_dout => layer2_out_36_V_dout,
        if_empty_n => layer2_out_36_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_37_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_37,
        if_full_n => layer2_out_37_V_full_n,
        if_write => ap_channel_done_layer2_out_37_V,
        if_dout => layer2_out_37_V_dout,
        if_empty_n => layer2_out_37_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_38_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_38,
        if_full_n => layer2_out_38_V_full_n,
        if_write => ap_channel_done_layer2_out_38_V,
        if_dout => layer2_out_38_V_dout,
        if_empty_n => layer2_out_38_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_39_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_39,
        if_full_n => layer2_out_39_V_full_n,
        if_write => ap_channel_done_layer2_out_39_V,
        if_dout => layer2_out_39_V_dout,
        if_empty_n => layer2_out_39_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_40_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_40,
        if_full_n => layer2_out_40_V_full_n,
        if_write => ap_channel_done_layer2_out_40_V,
        if_dout => layer2_out_40_V_dout,
        if_empty_n => layer2_out_40_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_41_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_41,
        if_full_n => layer2_out_41_V_full_n,
        if_write => ap_channel_done_layer2_out_41_V,
        if_dout => layer2_out_41_V_dout,
        if_empty_n => layer2_out_41_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_42_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_42,
        if_full_n => layer2_out_42_V_full_n,
        if_write => ap_channel_done_layer2_out_42_V,
        if_dout => layer2_out_42_V_dout,
        if_empty_n => layer2_out_42_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_43_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_43,
        if_full_n => layer2_out_43_V_full_n,
        if_write => ap_channel_done_layer2_out_43_V,
        if_dout => layer2_out_43_V_dout,
        if_empty_n => layer2_out_43_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_44_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_44,
        if_full_n => layer2_out_44_V_full_n,
        if_write => ap_channel_done_layer2_out_44_V,
        if_dout => layer2_out_44_V_dout,
        if_empty_n => layer2_out_44_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_45_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_45,
        if_full_n => layer2_out_45_V_full_n,
        if_write => ap_channel_done_layer2_out_45_V,
        if_dout => layer2_out_45_V_dout,
        if_empty_n => layer2_out_45_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_46_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_46,
        if_full_n => layer2_out_46_V_full_n,
        if_write => ap_channel_done_layer2_out_46_V,
        if_dout => layer2_out_46_V_dout,
        if_empty_n => layer2_out_46_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_47_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_47,
        if_full_n => layer2_out_47_V_full_n,
        if_write => ap_channel_done_layer2_out_47_V,
        if_dout => layer2_out_47_V_dout,
        if_empty_n => layer2_out_47_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_48_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_48,
        if_full_n => layer2_out_48_V_full_n,
        if_write => ap_channel_done_layer2_out_48_V,
        if_dout => layer2_out_48_V_dout,
        if_empty_n => layer2_out_48_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_49_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_49,
        if_full_n => layer2_out_49_V_full_n,
        if_write => ap_channel_done_layer2_out_49_V,
        if_dout => layer2_out_49_V_dout,
        if_empty_n => layer2_out_49_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_50_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_50,
        if_full_n => layer2_out_50_V_full_n,
        if_write => ap_channel_done_layer2_out_50_V,
        if_dout => layer2_out_50_V_dout,
        if_empty_n => layer2_out_50_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_51_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_51,
        if_full_n => layer2_out_51_V_full_n,
        if_write => ap_channel_done_layer2_out_51_V,
        if_dout => layer2_out_51_V_dout,
        if_empty_n => layer2_out_51_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_52_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_52,
        if_full_n => layer2_out_52_V_full_n,
        if_write => ap_channel_done_layer2_out_52_V,
        if_dout => layer2_out_52_V_dout,
        if_empty_n => layer2_out_52_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_53_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_53,
        if_full_n => layer2_out_53_V_full_n,
        if_write => ap_channel_done_layer2_out_53_V,
        if_dout => layer2_out_53_V_dout,
        if_empty_n => layer2_out_53_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_54_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_54,
        if_full_n => layer2_out_54_V_full_n,
        if_write => ap_channel_done_layer2_out_54_V,
        if_dout => layer2_out_54_V_dout,
        if_empty_n => layer2_out_54_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_55_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_55,
        if_full_n => layer2_out_55_V_full_n,
        if_write => ap_channel_done_layer2_out_55_V,
        if_dout => layer2_out_55_V_dout,
        if_empty_n => layer2_out_55_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_56_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_56,
        if_full_n => layer2_out_56_V_full_n,
        if_write => ap_channel_done_layer2_out_56_V,
        if_dout => layer2_out_56_V_dout,
        if_empty_n => layer2_out_56_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_57_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_57,
        if_full_n => layer2_out_57_V_full_n,
        if_write => ap_channel_done_layer2_out_57_V,
        if_dout => layer2_out_57_V_dout,
        if_empty_n => layer2_out_57_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_58_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_58,
        if_full_n => layer2_out_58_V_full_n,
        if_write => ap_channel_done_layer2_out_58_V,
        if_dout => layer2_out_58_V_dout,
        if_empty_n => layer2_out_58_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_59_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_59,
        if_full_n => layer2_out_59_V_full_n,
        if_write => ap_channel_done_layer2_out_59_V,
        if_dout => layer2_out_59_V_dout,
        if_empty_n => layer2_out_59_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_60_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_60,
        if_full_n => layer2_out_60_V_full_n,
        if_write => ap_channel_done_layer2_out_60_V,
        if_dout => layer2_out_60_V_dout,
        if_empty_n => layer2_out_60_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_61_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_61,
        if_full_n => layer2_out_61_V_full_n,
        if_write => ap_channel_done_layer2_out_61_V,
        if_dout => layer2_out_61_V_dout,
        if_empty_n => layer2_out_61_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_62_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_62,
        if_full_n => layer2_out_62_V_full_n,
        if_write => ap_channel_done_layer2_out_62_V,
        if_dout => layer2_out_62_V_dout,
        if_empty_n => layer2_out_62_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_63_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_63,
        if_full_n => layer2_out_63_V_full_n,
        if_write => ap_channel_done_layer2_out_63_V,
        if_dout => layer2_out_63_V_dout,
        if_empty_n => layer2_out_63_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_64_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_64,
        if_full_n => layer2_out_64_V_full_n,
        if_write => ap_channel_done_layer2_out_64_V,
        if_dout => layer2_out_64_V_dout,
        if_empty_n => layer2_out_64_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_65_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_65,
        if_full_n => layer2_out_65_V_full_n,
        if_write => ap_channel_done_layer2_out_65_V,
        if_dout => layer2_out_65_V_dout,
        if_empty_n => layer2_out_65_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_66_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_66,
        if_full_n => layer2_out_66_V_full_n,
        if_write => ap_channel_done_layer2_out_66_V,
        if_dout => layer2_out_66_V_dout,
        if_empty_n => layer2_out_66_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_67_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_67,
        if_full_n => layer2_out_67_V_full_n,
        if_write => ap_channel_done_layer2_out_67_V,
        if_dout => layer2_out_67_V_dout,
        if_empty_n => layer2_out_67_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_68_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_68,
        if_full_n => layer2_out_68_V_full_n,
        if_write => ap_channel_done_layer2_out_68_V,
        if_dout => layer2_out_68_V_dout,
        if_empty_n => layer2_out_68_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_69_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_69,
        if_full_n => layer2_out_69_V_full_n,
        if_write => ap_channel_done_layer2_out_69_V,
        if_dout => layer2_out_69_V_dout,
        if_empty_n => layer2_out_69_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_70_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_70,
        if_full_n => layer2_out_70_V_full_n,
        if_write => ap_channel_done_layer2_out_70_V,
        if_dout => layer2_out_70_V_dout,
        if_empty_n => layer2_out_70_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_71_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_71,
        if_full_n => layer2_out_71_V_full_n,
        if_write => ap_channel_done_layer2_out_71_V,
        if_dout => layer2_out_71_V_dout,
        if_empty_n => layer2_out_71_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_72_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_72,
        if_full_n => layer2_out_72_V_full_n,
        if_write => ap_channel_done_layer2_out_72_V,
        if_dout => layer2_out_72_V_dout,
        if_empty_n => layer2_out_72_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_73_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_73,
        if_full_n => layer2_out_73_V_full_n,
        if_write => ap_channel_done_layer2_out_73_V,
        if_dout => layer2_out_73_V_dout,
        if_empty_n => layer2_out_73_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_74_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_74,
        if_full_n => layer2_out_74_V_full_n,
        if_write => ap_channel_done_layer2_out_74_V,
        if_dout => layer2_out_74_V_dout,
        if_empty_n => layer2_out_74_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_75_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_75,
        if_full_n => layer2_out_75_V_full_n,
        if_write => ap_channel_done_layer2_out_75_V,
        if_dout => layer2_out_75_V_dout,
        if_empty_n => layer2_out_75_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_76_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_76,
        if_full_n => layer2_out_76_V_full_n,
        if_write => ap_channel_done_layer2_out_76_V,
        if_dout => layer2_out_76_V_dout,
        if_empty_n => layer2_out_76_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_77_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_77,
        if_full_n => layer2_out_77_V_full_n,
        if_write => ap_channel_done_layer2_out_77_V,
        if_dout => layer2_out_77_V_dout,
        if_empty_n => layer2_out_77_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_78_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_78,
        if_full_n => layer2_out_78_V_full_n,
        if_write => ap_channel_done_layer2_out_78_V,
        if_dout => layer2_out_78_V_dout,
        if_empty_n => layer2_out_78_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_79_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_79,
        if_full_n => layer2_out_79_V_full_n,
        if_write => ap_channel_done_layer2_out_79_V,
        if_dout => layer2_out_79_V_dout,
        if_empty_n => layer2_out_79_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_80_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_80,
        if_full_n => layer2_out_80_V_full_n,
        if_write => ap_channel_done_layer2_out_80_V,
        if_dout => layer2_out_80_V_dout,
        if_empty_n => layer2_out_80_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_81_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_81,
        if_full_n => layer2_out_81_V_full_n,
        if_write => ap_channel_done_layer2_out_81_V,
        if_dout => layer2_out_81_V_dout,
        if_empty_n => layer2_out_81_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_82_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_82,
        if_full_n => layer2_out_82_V_full_n,
        if_write => ap_channel_done_layer2_out_82_V,
        if_dout => layer2_out_82_V_dout,
        if_empty_n => layer2_out_82_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_83_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_83,
        if_full_n => layer2_out_83_V_full_n,
        if_write => ap_channel_done_layer2_out_83_V,
        if_dout => layer2_out_83_V_dout,
        if_empty_n => layer2_out_83_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_84_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_84,
        if_full_n => layer2_out_84_V_full_n,
        if_write => ap_channel_done_layer2_out_84_V,
        if_dout => layer2_out_84_V_dout,
        if_empty_n => layer2_out_84_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_85_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_85,
        if_full_n => layer2_out_85_V_full_n,
        if_write => ap_channel_done_layer2_out_85_V,
        if_dout => layer2_out_85_V_dout,
        if_empty_n => layer2_out_85_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_86_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_86,
        if_full_n => layer2_out_86_V_full_n,
        if_write => ap_channel_done_layer2_out_86_V,
        if_dout => layer2_out_86_V_dout,
        if_empty_n => layer2_out_86_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_87_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_87,
        if_full_n => layer2_out_87_V_full_n,
        if_write => ap_channel_done_layer2_out_87_V,
        if_dout => layer2_out_87_V_dout,
        if_empty_n => layer2_out_87_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_88_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_88,
        if_full_n => layer2_out_88_V_full_n,
        if_write => ap_channel_done_layer2_out_88_V,
        if_dout => layer2_out_88_V_dout,
        if_empty_n => layer2_out_88_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_89_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_89,
        if_full_n => layer2_out_89_V_full_n,
        if_write => ap_channel_done_layer2_out_89_V,
        if_dout => layer2_out_89_V_dout,
        if_empty_n => layer2_out_89_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_90_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_90,
        if_full_n => layer2_out_90_V_full_n,
        if_write => ap_channel_done_layer2_out_90_V,
        if_dout => layer2_out_90_V_dout,
        if_empty_n => layer2_out_90_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_91_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_91,
        if_full_n => layer2_out_91_V_full_n,
        if_write => ap_channel_done_layer2_out_91_V,
        if_dout => layer2_out_91_V_dout,
        if_empty_n => layer2_out_91_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_92_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_92,
        if_full_n => layer2_out_92_V_full_n,
        if_write => ap_channel_done_layer2_out_92_V,
        if_dout => layer2_out_92_V_dout,
        if_empty_n => layer2_out_92_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_93_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_93,
        if_full_n => layer2_out_93_V_full_n,
        if_write => ap_channel_done_layer2_out_93_V,
        if_dout => layer2_out_93_V_dout,
        if_empty_n => layer2_out_93_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_94_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_94,
        if_full_n => layer2_out_94_V_full_n,
        if_write => ap_channel_done_layer2_out_94_V,
        if_dout => layer2_out_94_V_dout,
        if_empty_n => layer2_out_94_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_95_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_95,
        if_full_n => layer2_out_95_V_full_n,
        if_write => ap_channel_done_layer2_out_95_V,
        if_dout => layer2_out_95_V_dout,
        if_empty_n => layer2_out_95_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_96_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_96,
        if_full_n => layer2_out_96_V_full_n,
        if_write => ap_channel_done_layer2_out_96_V,
        if_dout => layer2_out_96_V_dout,
        if_empty_n => layer2_out_96_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_97_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_97,
        if_full_n => layer2_out_97_V_full_n,
        if_write => ap_channel_done_layer2_out_97_V,
        if_dout => layer2_out_97_V_dout,
        if_empty_n => layer2_out_97_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_98_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_98,
        if_full_n => layer2_out_98_V_full_n,
        if_write => ap_channel_done_layer2_out_98_V,
        if_dout => layer2_out_98_V_dout,
        if_empty_n => layer2_out_98_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer2_out_99_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_U0_ap_return_99,
        if_full_n => layer2_out_99_V_full_n,
        if_write => ap_channel_done_layer2_out_99_V,
        if_dout => layer2_out_99_V_dout,
        if_empty_n => layer2_out_99_V_empty_n,
        if_read => relu_U0_ap_ready);

    layer4_out_0_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_0,
        if_full_n => layer4_out_0_V_full_n,
        if_write => ap_channel_done_layer4_out_0_V,
        if_dout => layer4_out_0_V_dout,
        if_empty_n => layer4_out_0_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_1_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_1,
        if_full_n => layer4_out_1_V_full_n,
        if_write => ap_channel_done_layer4_out_1_V,
        if_dout => layer4_out_1_V_dout,
        if_empty_n => layer4_out_1_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_2_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_2,
        if_full_n => layer4_out_2_V_full_n,
        if_write => ap_channel_done_layer4_out_2_V,
        if_dout => layer4_out_2_V_dout,
        if_empty_n => layer4_out_2_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_3_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_3,
        if_full_n => layer4_out_3_V_full_n,
        if_write => ap_channel_done_layer4_out_3_V,
        if_dout => layer4_out_3_V_dout,
        if_empty_n => layer4_out_3_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_4_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_4,
        if_full_n => layer4_out_4_V_full_n,
        if_write => ap_channel_done_layer4_out_4_V,
        if_dout => layer4_out_4_V_dout,
        if_empty_n => layer4_out_4_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_5_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_5,
        if_full_n => layer4_out_5_V_full_n,
        if_write => ap_channel_done_layer4_out_5_V,
        if_dout => layer4_out_5_V_dout,
        if_empty_n => layer4_out_5_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_6_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_6,
        if_full_n => layer4_out_6_V_full_n,
        if_write => ap_channel_done_layer4_out_6_V,
        if_dout => layer4_out_6_V_dout,
        if_empty_n => layer4_out_6_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_7_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_7,
        if_full_n => layer4_out_7_V_full_n,
        if_write => ap_channel_done_layer4_out_7_V,
        if_dout => layer4_out_7_V_dout,
        if_empty_n => layer4_out_7_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_8_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_8,
        if_full_n => layer4_out_8_V_full_n,
        if_write => ap_channel_done_layer4_out_8_V,
        if_dout => layer4_out_8_V_dout,
        if_empty_n => layer4_out_8_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_9_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_9,
        if_full_n => layer4_out_9_V_full_n,
        if_write => ap_channel_done_layer4_out_9_V,
        if_dout => layer4_out_9_V_dout,
        if_empty_n => layer4_out_9_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_10_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_10,
        if_full_n => layer4_out_10_V_full_n,
        if_write => ap_channel_done_layer4_out_10_V,
        if_dout => layer4_out_10_V_dout,
        if_empty_n => layer4_out_10_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_11_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_11,
        if_full_n => layer4_out_11_V_full_n,
        if_write => ap_channel_done_layer4_out_11_V,
        if_dout => layer4_out_11_V_dout,
        if_empty_n => layer4_out_11_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_12_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_12,
        if_full_n => layer4_out_12_V_full_n,
        if_write => ap_channel_done_layer4_out_12_V,
        if_dout => layer4_out_12_V_dout,
        if_empty_n => layer4_out_12_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_13_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_13,
        if_full_n => layer4_out_13_V_full_n,
        if_write => ap_channel_done_layer4_out_13_V,
        if_dout => layer4_out_13_V_dout,
        if_empty_n => layer4_out_13_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_14_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_14,
        if_full_n => layer4_out_14_V_full_n,
        if_write => ap_channel_done_layer4_out_14_V,
        if_dout => layer4_out_14_V_dout,
        if_empty_n => layer4_out_14_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_15_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_15,
        if_full_n => layer4_out_15_V_full_n,
        if_write => ap_channel_done_layer4_out_15_V,
        if_dout => layer4_out_15_V_dout,
        if_empty_n => layer4_out_15_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_16_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_16,
        if_full_n => layer4_out_16_V_full_n,
        if_write => ap_channel_done_layer4_out_16_V,
        if_dout => layer4_out_16_V_dout,
        if_empty_n => layer4_out_16_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_17_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_17,
        if_full_n => layer4_out_17_V_full_n,
        if_write => ap_channel_done_layer4_out_17_V,
        if_dout => layer4_out_17_V_dout,
        if_empty_n => layer4_out_17_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_18_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_18,
        if_full_n => layer4_out_18_V_full_n,
        if_write => ap_channel_done_layer4_out_18_V,
        if_dout => layer4_out_18_V_dout,
        if_empty_n => layer4_out_18_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_19_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_19,
        if_full_n => layer4_out_19_V_full_n,
        if_write => ap_channel_done_layer4_out_19_V,
        if_dout => layer4_out_19_V_dout,
        if_empty_n => layer4_out_19_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_20_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_20,
        if_full_n => layer4_out_20_V_full_n,
        if_write => ap_channel_done_layer4_out_20_V,
        if_dout => layer4_out_20_V_dout,
        if_empty_n => layer4_out_20_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_21_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_21,
        if_full_n => layer4_out_21_V_full_n,
        if_write => ap_channel_done_layer4_out_21_V,
        if_dout => layer4_out_21_V_dout,
        if_empty_n => layer4_out_21_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_22_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_22,
        if_full_n => layer4_out_22_V_full_n,
        if_write => ap_channel_done_layer4_out_22_V,
        if_dout => layer4_out_22_V_dout,
        if_empty_n => layer4_out_22_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_23_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_23,
        if_full_n => layer4_out_23_V_full_n,
        if_write => ap_channel_done_layer4_out_23_V,
        if_dout => layer4_out_23_V_dout,
        if_empty_n => layer4_out_23_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_24_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_24,
        if_full_n => layer4_out_24_V_full_n,
        if_write => ap_channel_done_layer4_out_24_V,
        if_dout => layer4_out_24_V_dout,
        if_empty_n => layer4_out_24_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_25_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_25,
        if_full_n => layer4_out_25_V_full_n,
        if_write => ap_channel_done_layer4_out_25_V,
        if_dout => layer4_out_25_V_dout,
        if_empty_n => layer4_out_25_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_26_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_26,
        if_full_n => layer4_out_26_V_full_n,
        if_write => ap_channel_done_layer4_out_26_V,
        if_dout => layer4_out_26_V_dout,
        if_empty_n => layer4_out_26_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_27_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_27,
        if_full_n => layer4_out_27_V_full_n,
        if_write => ap_channel_done_layer4_out_27_V,
        if_dout => layer4_out_27_V_dout,
        if_empty_n => layer4_out_27_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_28_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_28,
        if_full_n => layer4_out_28_V_full_n,
        if_write => ap_channel_done_layer4_out_28_V,
        if_dout => layer4_out_28_V_dout,
        if_empty_n => layer4_out_28_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_29_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_29,
        if_full_n => layer4_out_29_V_full_n,
        if_write => ap_channel_done_layer4_out_29_V,
        if_dout => layer4_out_29_V_dout,
        if_empty_n => layer4_out_29_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_30_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_30,
        if_full_n => layer4_out_30_V_full_n,
        if_write => ap_channel_done_layer4_out_30_V,
        if_dout => layer4_out_30_V_dout,
        if_empty_n => layer4_out_30_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_31_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_31,
        if_full_n => layer4_out_31_V_full_n,
        if_write => ap_channel_done_layer4_out_31_V,
        if_dout => layer4_out_31_V_dout,
        if_empty_n => layer4_out_31_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_32_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_32,
        if_full_n => layer4_out_32_V_full_n,
        if_write => ap_channel_done_layer4_out_32_V,
        if_dout => layer4_out_32_V_dout,
        if_empty_n => layer4_out_32_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_33_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_33,
        if_full_n => layer4_out_33_V_full_n,
        if_write => ap_channel_done_layer4_out_33_V,
        if_dout => layer4_out_33_V_dout,
        if_empty_n => layer4_out_33_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_34_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_34,
        if_full_n => layer4_out_34_V_full_n,
        if_write => ap_channel_done_layer4_out_34_V,
        if_dout => layer4_out_34_V_dout,
        if_empty_n => layer4_out_34_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_35_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_35,
        if_full_n => layer4_out_35_V_full_n,
        if_write => ap_channel_done_layer4_out_35_V,
        if_dout => layer4_out_35_V_dout,
        if_empty_n => layer4_out_35_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_36_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_36,
        if_full_n => layer4_out_36_V_full_n,
        if_write => ap_channel_done_layer4_out_36_V,
        if_dout => layer4_out_36_V_dout,
        if_empty_n => layer4_out_36_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_37_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_37,
        if_full_n => layer4_out_37_V_full_n,
        if_write => ap_channel_done_layer4_out_37_V,
        if_dout => layer4_out_37_V_dout,
        if_empty_n => layer4_out_37_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_38_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_38,
        if_full_n => layer4_out_38_V_full_n,
        if_write => ap_channel_done_layer4_out_38_V,
        if_dout => layer4_out_38_V_dout,
        if_empty_n => layer4_out_38_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_39_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_39,
        if_full_n => layer4_out_39_V_full_n,
        if_write => ap_channel_done_layer4_out_39_V,
        if_dout => layer4_out_39_V_dout,
        if_empty_n => layer4_out_39_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_40_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_40,
        if_full_n => layer4_out_40_V_full_n,
        if_write => ap_channel_done_layer4_out_40_V,
        if_dout => layer4_out_40_V_dout,
        if_empty_n => layer4_out_40_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_41_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_41,
        if_full_n => layer4_out_41_V_full_n,
        if_write => ap_channel_done_layer4_out_41_V,
        if_dout => layer4_out_41_V_dout,
        if_empty_n => layer4_out_41_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_42_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_42,
        if_full_n => layer4_out_42_V_full_n,
        if_write => ap_channel_done_layer4_out_42_V,
        if_dout => layer4_out_42_V_dout,
        if_empty_n => layer4_out_42_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_43_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_43,
        if_full_n => layer4_out_43_V_full_n,
        if_write => ap_channel_done_layer4_out_43_V,
        if_dout => layer4_out_43_V_dout,
        if_empty_n => layer4_out_43_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_44_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_44,
        if_full_n => layer4_out_44_V_full_n,
        if_write => ap_channel_done_layer4_out_44_V,
        if_dout => layer4_out_44_V_dout,
        if_empty_n => layer4_out_44_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_45_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_45,
        if_full_n => layer4_out_45_V_full_n,
        if_write => ap_channel_done_layer4_out_45_V,
        if_dout => layer4_out_45_V_dout,
        if_empty_n => layer4_out_45_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_46_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_46,
        if_full_n => layer4_out_46_V_full_n,
        if_write => ap_channel_done_layer4_out_46_V,
        if_dout => layer4_out_46_V_dout,
        if_empty_n => layer4_out_46_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_47_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_47,
        if_full_n => layer4_out_47_V_full_n,
        if_write => ap_channel_done_layer4_out_47_V,
        if_dout => layer4_out_47_V_dout,
        if_empty_n => layer4_out_47_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_48_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_48,
        if_full_n => layer4_out_48_V_full_n,
        if_write => ap_channel_done_layer4_out_48_V,
        if_dout => layer4_out_48_V_dout,
        if_empty_n => layer4_out_48_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_49_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_49,
        if_full_n => layer4_out_49_V_full_n,
        if_write => ap_channel_done_layer4_out_49_V,
        if_dout => layer4_out_49_V_dout,
        if_empty_n => layer4_out_49_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_50_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_50,
        if_full_n => layer4_out_50_V_full_n,
        if_write => ap_channel_done_layer4_out_50_V,
        if_dout => layer4_out_50_V_dout,
        if_empty_n => layer4_out_50_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_51_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_51,
        if_full_n => layer4_out_51_V_full_n,
        if_write => ap_channel_done_layer4_out_51_V,
        if_dout => layer4_out_51_V_dout,
        if_empty_n => layer4_out_51_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_52_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_52,
        if_full_n => layer4_out_52_V_full_n,
        if_write => ap_channel_done_layer4_out_52_V,
        if_dout => layer4_out_52_V_dout,
        if_empty_n => layer4_out_52_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_53_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_53,
        if_full_n => layer4_out_53_V_full_n,
        if_write => ap_channel_done_layer4_out_53_V,
        if_dout => layer4_out_53_V_dout,
        if_empty_n => layer4_out_53_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_54_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_54,
        if_full_n => layer4_out_54_V_full_n,
        if_write => ap_channel_done_layer4_out_54_V,
        if_dout => layer4_out_54_V_dout,
        if_empty_n => layer4_out_54_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_55_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_55,
        if_full_n => layer4_out_55_V_full_n,
        if_write => ap_channel_done_layer4_out_55_V,
        if_dout => layer4_out_55_V_dout,
        if_empty_n => layer4_out_55_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_56_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_56,
        if_full_n => layer4_out_56_V_full_n,
        if_write => ap_channel_done_layer4_out_56_V,
        if_dout => layer4_out_56_V_dout,
        if_empty_n => layer4_out_56_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_57_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_57,
        if_full_n => layer4_out_57_V_full_n,
        if_write => ap_channel_done_layer4_out_57_V,
        if_dout => layer4_out_57_V_dout,
        if_empty_n => layer4_out_57_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_58_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_58,
        if_full_n => layer4_out_58_V_full_n,
        if_write => ap_channel_done_layer4_out_58_V,
        if_dout => layer4_out_58_V_dout,
        if_empty_n => layer4_out_58_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_59_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_59,
        if_full_n => layer4_out_59_V_full_n,
        if_write => ap_channel_done_layer4_out_59_V,
        if_dout => layer4_out_59_V_dout,
        if_empty_n => layer4_out_59_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_60_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_60,
        if_full_n => layer4_out_60_V_full_n,
        if_write => ap_channel_done_layer4_out_60_V,
        if_dout => layer4_out_60_V_dout,
        if_empty_n => layer4_out_60_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_61_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_61,
        if_full_n => layer4_out_61_V_full_n,
        if_write => ap_channel_done_layer4_out_61_V,
        if_dout => layer4_out_61_V_dout,
        if_empty_n => layer4_out_61_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_62_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_62,
        if_full_n => layer4_out_62_V_full_n,
        if_write => ap_channel_done_layer4_out_62_V,
        if_dout => layer4_out_62_V_dout,
        if_empty_n => layer4_out_62_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_63_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_63,
        if_full_n => layer4_out_63_V_full_n,
        if_write => ap_channel_done_layer4_out_63_V,
        if_dout => layer4_out_63_V_dout,
        if_empty_n => layer4_out_63_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_64_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_64,
        if_full_n => layer4_out_64_V_full_n,
        if_write => ap_channel_done_layer4_out_64_V,
        if_dout => layer4_out_64_V_dout,
        if_empty_n => layer4_out_64_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_65_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_65,
        if_full_n => layer4_out_65_V_full_n,
        if_write => ap_channel_done_layer4_out_65_V,
        if_dout => layer4_out_65_V_dout,
        if_empty_n => layer4_out_65_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_66_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_66,
        if_full_n => layer4_out_66_V_full_n,
        if_write => ap_channel_done_layer4_out_66_V,
        if_dout => layer4_out_66_V_dout,
        if_empty_n => layer4_out_66_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_67_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_67,
        if_full_n => layer4_out_67_V_full_n,
        if_write => ap_channel_done_layer4_out_67_V,
        if_dout => layer4_out_67_V_dout,
        if_empty_n => layer4_out_67_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_68_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_68,
        if_full_n => layer4_out_68_V_full_n,
        if_write => ap_channel_done_layer4_out_68_V,
        if_dout => layer4_out_68_V_dout,
        if_empty_n => layer4_out_68_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_69_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_69,
        if_full_n => layer4_out_69_V_full_n,
        if_write => ap_channel_done_layer4_out_69_V,
        if_dout => layer4_out_69_V_dout,
        if_empty_n => layer4_out_69_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_70_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_70,
        if_full_n => layer4_out_70_V_full_n,
        if_write => ap_channel_done_layer4_out_70_V,
        if_dout => layer4_out_70_V_dout,
        if_empty_n => layer4_out_70_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_71_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_71,
        if_full_n => layer4_out_71_V_full_n,
        if_write => ap_channel_done_layer4_out_71_V,
        if_dout => layer4_out_71_V_dout,
        if_empty_n => layer4_out_71_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_72_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_72,
        if_full_n => layer4_out_72_V_full_n,
        if_write => ap_channel_done_layer4_out_72_V,
        if_dout => layer4_out_72_V_dout,
        if_empty_n => layer4_out_72_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_73_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_73,
        if_full_n => layer4_out_73_V_full_n,
        if_write => ap_channel_done_layer4_out_73_V,
        if_dout => layer4_out_73_V_dout,
        if_empty_n => layer4_out_73_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_74_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_74,
        if_full_n => layer4_out_74_V_full_n,
        if_write => ap_channel_done_layer4_out_74_V,
        if_dout => layer4_out_74_V_dout,
        if_empty_n => layer4_out_74_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_75_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_75,
        if_full_n => layer4_out_75_V_full_n,
        if_write => ap_channel_done_layer4_out_75_V,
        if_dout => layer4_out_75_V_dout,
        if_empty_n => layer4_out_75_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_76_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_76,
        if_full_n => layer4_out_76_V_full_n,
        if_write => ap_channel_done_layer4_out_76_V,
        if_dout => layer4_out_76_V_dout,
        if_empty_n => layer4_out_76_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_77_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_77,
        if_full_n => layer4_out_77_V_full_n,
        if_write => ap_channel_done_layer4_out_77_V,
        if_dout => layer4_out_77_V_dout,
        if_empty_n => layer4_out_77_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_78_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_78,
        if_full_n => layer4_out_78_V_full_n,
        if_write => ap_channel_done_layer4_out_78_V,
        if_dout => layer4_out_78_V_dout,
        if_empty_n => layer4_out_78_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_79_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_79,
        if_full_n => layer4_out_79_V_full_n,
        if_write => ap_channel_done_layer4_out_79_V,
        if_dout => layer4_out_79_V_dout,
        if_empty_n => layer4_out_79_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_80_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_80,
        if_full_n => layer4_out_80_V_full_n,
        if_write => ap_channel_done_layer4_out_80_V,
        if_dout => layer4_out_80_V_dout,
        if_empty_n => layer4_out_80_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_81_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_81,
        if_full_n => layer4_out_81_V_full_n,
        if_write => ap_channel_done_layer4_out_81_V,
        if_dout => layer4_out_81_V_dout,
        if_empty_n => layer4_out_81_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_82_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_82,
        if_full_n => layer4_out_82_V_full_n,
        if_write => ap_channel_done_layer4_out_82_V,
        if_dout => layer4_out_82_V_dout,
        if_empty_n => layer4_out_82_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_83_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_83,
        if_full_n => layer4_out_83_V_full_n,
        if_write => ap_channel_done_layer4_out_83_V,
        if_dout => layer4_out_83_V_dout,
        if_empty_n => layer4_out_83_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_84_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_84,
        if_full_n => layer4_out_84_V_full_n,
        if_write => ap_channel_done_layer4_out_84_V,
        if_dout => layer4_out_84_V_dout,
        if_empty_n => layer4_out_84_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_85_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_85,
        if_full_n => layer4_out_85_V_full_n,
        if_write => ap_channel_done_layer4_out_85_V,
        if_dout => layer4_out_85_V_dout,
        if_empty_n => layer4_out_85_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_86_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_86,
        if_full_n => layer4_out_86_V_full_n,
        if_write => ap_channel_done_layer4_out_86_V,
        if_dout => layer4_out_86_V_dout,
        if_empty_n => layer4_out_86_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_87_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_87,
        if_full_n => layer4_out_87_V_full_n,
        if_write => ap_channel_done_layer4_out_87_V,
        if_dout => layer4_out_87_V_dout,
        if_empty_n => layer4_out_87_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_88_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_88,
        if_full_n => layer4_out_88_V_full_n,
        if_write => ap_channel_done_layer4_out_88_V,
        if_dout => layer4_out_88_V_dout,
        if_empty_n => layer4_out_88_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_89_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_89,
        if_full_n => layer4_out_89_V_full_n,
        if_write => ap_channel_done_layer4_out_89_V,
        if_dout => layer4_out_89_V_dout,
        if_empty_n => layer4_out_89_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_90_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_90,
        if_full_n => layer4_out_90_V_full_n,
        if_write => ap_channel_done_layer4_out_90_V,
        if_dout => layer4_out_90_V_dout,
        if_empty_n => layer4_out_90_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_91_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_91,
        if_full_n => layer4_out_91_V_full_n,
        if_write => ap_channel_done_layer4_out_91_V,
        if_dout => layer4_out_91_V_dout,
        if_empty_n => layer4_out_91_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_92_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_92,
        if_full_n => layer4_out_92_V_full_n,
        if_write => ap_channel_done_layer4_out_92_V,
        if_dout => layer4_out_92_V_dout,
        if_empty_n => layer4_out_92_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_93_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_93,
        if_full_n => layer4_out_93_V_full_n,
        if_write => ap_channel_done_layer4_out_93_V,
        if_dout => layer4_out_93_V_dout,
        if_empty_n => layer4_out_93_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_94_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_94,
        if_full_n => layer4_out_94_V_full_n,
        if_write => ap_channel_done_layer4_out_94_V,
        if_dout => layer4_out_94_V_dout,
        if_empty_n => layer4_out_94_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_95_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_95,
        if_full_n => layer4_out_95_V_full_n,
        if_write => ap_channel_done_layer4_out_95_V,
        if_dout => layer4_out_95_V_dout,
        if_empty_n => layer4_out_95_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_96_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_96,
        if_full_n => layer4_out_96_V_full_n,
        if_write => ap_channel_done_layer4_out_96_V,
        if_dout => layer4_out_96_V_dout,
        if_empty_n => layer4_out_96_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_97_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_97,
        if_full_n => layer4_out_97_V_full_n,
        if_write => ap_channel_done_layer4_out_97_V,
        if_dout => layer4_out_97_V_dout,
        if_empty_n => layer4_out_97_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_98_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_98,
        if_full_n => layer4_out_98_V_full_n,
        if_write => ap_channel_done_layer4_out_98_V,
        if_dout => layer4_out_98_V_dout,
        if_empty_n => layer4_out_98_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer4_out_99_V_U : component fifo_w6_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_U0_ap_return_99,
        if_full_n => layer4_out_99_V_full_n,
        if_write => ap_channel_done_layer4_out_99_V,
        if_dout => layer4_out_99_V_dout,
        if_empty_n => layer4_out_99_V_empty_n,
        if_read => dense_large_1_U0_ap_ready);

    layer5_out_0_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_0,
        if_full_n => layer5_out_0_V_full_n,
        if_write => ap_channel_done_layer5_out_0_V,
        if_dout => layer5_out_0_V_dout,
        if_empty_n => layer5_out_0_V_empty_n,
        if_read => softmax_U0_ap_ready);

    layer5_out_1_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_1,
        if_full_n => layer5_out_1_V_full_n,
        if_write => ap_channel_done_layer5_out_1_V,
        if_dout => layer5_out_1_V_dout,
        if_empty_n => layer5_out_1_V_empty_n,
        if_read => softmax_U0_ap_ready);

    layer5_out_2_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_2,
        if_full_n => layer5_out_2_V_full_n,
        if_write => ap_channel_done_layer5_out_2_V,
        if_dout => layer5_out_2_V_dout,
        if_empty_n => layer5_out_2_V_empty_n,
        if_read => softmax_U0_ap_ready);

    layer5_out_3_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_3,
        if_full_n => layer5_out_3_V_full_n,
        if_write => ap_channel_done_layer5_out_3_V,
        if_dout => layer5_out_3_V_dout,
        if_empty_n => layer5_out_3_V_empty_n,
        if_read => softmax_U0_ap_ready);

    layer5_out_4_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_4,
        if_full_n => layer5_out_4_V_full_n,
        if_write => ap_channel_done_layer5_out_4_V,
        if_dout => layer5_out_4_V_dout,
        if_empty_n => layer5_out_4_V_empty_n,
        if_read => softmax_U0_ap_ready);

    layer5_out_5_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_5,
        if_full_n => layer5_out_5_V_full_n,
        if_write => ap_channel_done_layer5_out_5_V,
        if_dout => layer5_out_5_V_dout,
        if_empty_n => layer5_out_5_V_empty_n,
        if_read => softmax_U0_ap_ready);

    layer5_out_6_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_6,
        if_full_n => layer5_out_6_V_full_n,
        if_write => ap_channel_done_layer5_out_6_V,
        if_dout => layer5_out_6_V_dout,
        if_empty_n => layer5_out_6_V_empty_n,
        if_read => softmax_U0_ap_ready);

    layer5_out_7_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_7,
        if_full_n => layer5_out_7_V_full_n,
        if_write => ap_channel_done_layer5_out_7_V,
        if_dout => layer5_out_7_V_dout,
        if_empty_n => layer5_out_7_V_empty_n,
        if_read => softmax_U0_ap_ready);

    layer5_out_8_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_8,
        if_full_n => layer5_out_8_V_full_n,
        if_write => ap_channel_done_layer5_out_8_V,
        if_dout => layer5_out_8_V_dout,
        if_empty_n => layer5_out_8_V_empty_n,
        if_read => softmax_U0_ap_ready);

    layer5_out_9_V_U : component fifo_w12_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_large_1_U0_ap_return_9,
        if_full_n => layer5_out_9_V_full_n,
        if_write => ap_channel_done_layer5_out_9_V,
        if_dout => layer5_out_9_V_dout,
        if_empty_n => layer5_out_9_V_empty_n,
        if_read => softmax_U0_ap_ready);

    start_for_myprojeibs_U : component start_for_myprojeibs
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_myproject_entry111_U0_din,
        if_full_n => start_for_myproject_entry111_U0_full_n,
        if_write => myproject_entry3_U0_start_write,
        if_dout => start_for_myproject_entry111_U0_dout,
        if_empty_n => start_for_myproject_entry111_U0_empty_n,
        if_read => myproject_entry111_U0_ap_ready);

    start_for_dense_ljbC_U : component start_for_dense_ljbC
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_large_U0_din,
        if_full_n => start_for_dense_large_U0_full_n,
        if_write => myproject_entry111_U0_start_write,
        if_dout => start_for_dense_large_U0_dout,
        if_empty_n => start_for_dense_large_U0_empty_n,
        if_read => dense_large_U0_ap_ready);





    ap_sync_reg_Block_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Block_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_proc_U0_ap_ready <= ap_sync_Block_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_0_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_0_V <= ap_sync_channel_write_layer2_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_10_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_10_V <= ap_sync_channel_write_layer2_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_11_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_11_V <= ap_sync_channel_write_layer2_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_12_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_12_V <= ap_sync_channel_write_layer2_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_13_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_13_V <= ap_sync_channel_write_layer2_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_14_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_14_V <= ap_sync_channel_write_layer2_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_15_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_15_V <= ap_sync_channel_write_layer2_out_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_16_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_16_V <= ap_sync_channel_write_layer2_out_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_17_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_17_V <= ap_sync_channel_write_layer2_out_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_18_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_18_V <= ap_sync_channel_write_layer2_out_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_19_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_19_V <= ap_sync_channel_write_layer2_out_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_1_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_1_V <= ap_sync_channel_write_layer2_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_20_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_20_V <= ap_sync_channel_write_layer2_out_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_21_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_21_V <= ap_sync_channel_write_layer2_out_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_22_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_22_V <= ap_sync_channel_write_layer2_out_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_23_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_23_V <= ap_sync_channel_write_layer2_out_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_24_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_24_V <= ap_sync_channel_write_layer2_out_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_25_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_25_V <= ap_sync_channel_write_layer2_out_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_26_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_26_V <= ap_sync_channel_write_layer2_out_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_27_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_27_V <= ap_sync_channel_write_layer2_out_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_28_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_28_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_28_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_28_V <= ap_sync_channel_write_layer2_out_28_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_29_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_29_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_29_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_29_V <= ap_sync_channel_write_layer2_out_29_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_2_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_2_V <= ap_sync_channel_write_layer2_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_30_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_30_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_30_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_30_V <= ap_sync_channel_write_layer2_out_30_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_31_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_31_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_31_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_31_V <= ap_sync_channel_write_layer2_out_31_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_32_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_32_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_32_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_32_V <= ap_sync_channel_write_layer2_out_32_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_33_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_33_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_33_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_33_V <= ap_sync_channel_write_layer2_out_33_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_34_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_34_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_34_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_34_V <= ap_sync_channel_write_layer2_out_34_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_35_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_35_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_35_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_35_V <= ap_sync_channel_write_layer2_out_35_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_36_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_36_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_36_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_36_V <= ap_sync_channel_write_layer2_out_36_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_37_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_37_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_37_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_37_V <= ap_sync_channel_write_layer2_out_37_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_38_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_38_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_38_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_38_V <= ap_sync_channel_write_layer2_out_38_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_39_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_39_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_39_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_39_V <= ap_sync_channel_write_layer2_out_39_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_3_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_3_V <= ap_sync_channel_write_layer2_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_40_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_40_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_40_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_40_V <= ap_sync_channel_write_layer2_out_40_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_41_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_41_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_41_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_41_V <= ap_sync_channel_write_layer2_out_41_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_42_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_42_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_42_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_42_V <= ap_sync_channel_write_layer2_out_42_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_43_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_43_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_43_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_43_V <= ap_sync_channel_write_layer2_out_43_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_44_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_44_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_44_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_44_V <= ap_sync_channel_write_layer2_out_44_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_45_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_45_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_45_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_45_V <= ap_sync_channel_write_layer2_out_45_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_46_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_46_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_46_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_46_V <= ap_sync_channel_write_layer2_out_46_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_47_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_47_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_47_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_47_V <= ap_sync_channel_write_layer2_out_47_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_48_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_48_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_48_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_48_V <= ap_sync_channel_write_layer2_out_48_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_49_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_49_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_49_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_49_V <= ap_sync_channel_write_layer2_out_49_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_4_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_4_V <= ap_sync_channel_write_layer2_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_50_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_50_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_50_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_50_V <= ap_sync_channel_write_layer2_out_50_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_51_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_51_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_51_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_51_V <= ap_sync_channel_write_layer2_out_51_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_52_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_52_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_52_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_52_V <= ap_sync_channel_write_layer2_out_52_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_53_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_53_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_53_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_53_V <= ap_sync_channel_write_layer2_out_53_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_54_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_54_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_54_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_54_V <= ap_sync_channel_write_layer2_out_54_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_55_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_55_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_55_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_55_V <= ap_sync_channel_write_layer2_out_55_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_56_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_56_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_56_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_56_V <= ap_sync_channel_write_layer2_out_56_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_57_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_57_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_57_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_57_V <= ap_sync_channel_write_layer2_out_57_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_58_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_58_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_58_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_58_V <= ap_sync_channel_write_layer2_out_58_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_59_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_59_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_59_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_59_V <= ap_sync_channel_write_layer2_out_59_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_5_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_5_V <= ap_sync_channel_write_layer2_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_60_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_60_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_60_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_60_V <= ap_sync_channel_write_layer2_out_60_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_61_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_61_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_61_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_61_V <= ap_sync_channel_write_layer2_out_61_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_62_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_62_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_62_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_62_V <= ap_sync_channel_write_layer2_out_62_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_63_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_63_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_63_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_63_V <= ap_sync_channel_write_layer2_out_63_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_64_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_64_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_64_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_64_V <= ap_sync_channel_write_layer2_out_64_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_65_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_65_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_65_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_65_V <= ap_sync_channel_write_layer2_out_65_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_66_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_66_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_66_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_66_V <= ap_sync_channel_write_layer2_out_66_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_67_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_67_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_67_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_67_V <= ap_sync_channel_write_layer2_out_67_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_68_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_68_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_68_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_68_V <= ap_sync_channel_write_layer2_out_68_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_69_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_69_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_69_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_69_V <= ap_sync_channel_write_layer2_out_69_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_6_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_6_V <= ap_sync_channel_write_layer2_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_70_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_70_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_70_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_70_V <= ap_sync_channel_write_layer2_out_70_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_71_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_71_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_71_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_71_V <= ap_sync_channel_write_layer2_out_71_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_72_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_72_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_72_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_72_V <= ap_sync_channel_write_layer2_out_72_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_73_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_73_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_73_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_73_V <= ap_sync_channel_write_layer2_out_73_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_74_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_74_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_74_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_74_V <= ap_sync_channel_write_layer2_out_74_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_75_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_75_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_75_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_75_V <= ap_sync_channel_write_layer2_out_75_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_76_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_76_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_76_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_76_V <= ap_sync_channel_write_layer2_out_76_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_77_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_77_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_77_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_77_V <= ap_sync_channel_write_layer2_out_77_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_78_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_78_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_78_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_78_V <= ap_sync_channel_write_layer2_out_78_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_79_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_79_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_79_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_79_V <= ap_sync_channel_write_layer2_out_79_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_7_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_7_V <= ap_sync_channel_write_layer2_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_80_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_80_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_80_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_80_V <= ap_sync_channel_write_layer2_out_80_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_81_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_81_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_81_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_81_V <= ap_sync_channel_write_layer2_out_81_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_82_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_82_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_82_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_82_V <= ap_sync_channel_write_layer2_out_82_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_83_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_83_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_83_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_83_V <= ap_sync_channel_write_layer2_out_83_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_84_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_84_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_84_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_84_V <= ap_sync_channel_write_layer2_out_84_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_85_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_85_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_85_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_85_V <= ap_sync_channel_write_layer2_out_85_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_86_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_86_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_86_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_86_V <= ap_sync_channel_write_layer2_out_86_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_87_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_87_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_87_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_87_V <= ap_sync_channel_write_layer2_out_87_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_88_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_88_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_88_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_88_V <= ap_sync_channel_write_layer2_out_88_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_89_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_89_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_89_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_89_V <= ap_sync_channel_write_layer2_out_89_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_8_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_8_V <= ap_sync_channel_write_layer2_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_90_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_90_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_90_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_90_V <= ap_sync_channel_write_layer2_out_90_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_91_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_91_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_91_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_91_V <= ap_sync_channel_write_layer2_out_91_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_92_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_92_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_92_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_92_V <= ap_sync_channel_write_layer2_out_92_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_93_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_93_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_93_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_93_V <= ap_sync_channel_write_layer2_out_93_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_94_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_94_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_94_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_94_V <= ap_sync_channel_write_layer2_out_94_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_95_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_95_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_95_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_95_V <= ap_sync_channel_write_layer2_out_95_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_96_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_96_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_96_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_96_V <= ap_sync_channel_write_layer2_out_96_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_97_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_97_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_97_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_97_V <= ap_sync_channel_write_layer2_out_97_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_98_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_98_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_98_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_98_V <= ap_sync_channel_write_layer2_out_98_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_99_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_99_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_99_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_99_V <= ap_sync_channel_write_layer2_out_99_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_9_V <= ap_const_logic_0;
            else
                if (((dense_large_U0_ap_done and dense_large_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_9_V <= ap_sync_channel_write_layer2_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_0_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_0_V <= ap_sync_channel_write_layer4_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_10_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_10_V <= ap_sync_channel_write_layer4_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_11_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_11_V <= ap_sync_channel_write_layer4_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_12_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_12_V <= ap_sync_channel_write_layer4_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_13_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_13_V <= ap_sync_channel_write_layer4_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_14_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_14_V <= ap_sync_channel_write_layer4_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_15_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_15_V <= ap_sync_channel_write_layer4_out_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_16_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_16_V <= ap_sync_channel_write_layer4_out_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_17_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_17_V <= ap_sync_channel_write_layer4_out_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_18_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_18_V <= ap_sync_channel_write_layer4_out_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_19_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_19_V <= ap_sync_channel_write_layer4_out_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_1_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_1_V <= ap_sync_channel_write_layer4_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_20_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_20_V <= ap_sync_channel_write_layer4_out_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_21_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_21_V <= ap_sync_channel_write_layer4_out_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_22_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_22_V <= ap_sync_channel_write_layer4_out_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_23_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_23_V <= ap_sync_channel_write_layer4_out_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_24_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_24_V <= ap_sync_channel_write_layer4_out_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_25_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_25_V <= ap_sync_channel_write_layer4_out_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_26_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_26_V <= ap_sync_channel_write_layer4_out_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_27_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_27_V <= ap_sync_channel_write_layer4_out_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_28_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_28_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_28_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_28_V <= ap_sync_channel_write_layer4_out_28_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_29_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_29_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_29_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_29_V <= ap_sync_channel_write_layer4_out_29_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_2_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_2_V <= ap_sync_channel_write_layer4_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_30_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_30_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_30_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_30_V <= ap_sync_channel_write_layer4_out_30_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_31_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_31_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_31_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_31_V <= ap_sync_channel_write_layer4_out_31_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_32_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_32_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_32_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_32_V <= ap_sync_channel_write_layer4_out_32_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_33_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_33_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_33_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_33_V <= ap_sync_channel_write_layer4_out_33_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_34_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_34_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_34_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_34_V <= ap_sync_channel_write_layer4_out_34_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_35_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_35_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_35_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_35_V <= ap_sync_channel_write_layer4_out_35_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_36_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_36_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_36_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_36_V <= ap_sync_channel_write_layer4_out_36_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_37_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_37_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_37_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_37_V <= ap_sync_channel_write_layer4_out_37_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_38_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_38_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_38_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_38_V <= ap_sync_channel_write_layer4_out_38_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_39_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_39_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_39_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_39_V <= ap_sync_channel_write_layer4_out_39_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_3_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_3_V <= ap_sync_channel_write_layer4_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_40_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_40_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_40_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_40_V <= ap_sync_channel_write_layer4_out_40_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_41_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_41_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_41_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_41_V <= ap_sync_channel_write_layer4_out_41_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_42_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_42_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_42_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_42_V <= ap_sync_channel_write_layer4_out_42_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_43_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_43_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_43_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_43_V <= ap_sync_channel_write_layer4_out_43_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_44_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_44_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_44_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_44_V <= ap_sync_channel_write_layer4_out_44_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_45_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_45_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_45_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_45_V <= ap_sync_channel_write_layer4_out_45_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_46_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_46_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_46_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_46_V <= ap_sync_channel_write_layer4_out_46_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_47_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_47_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_47_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_47_V <= ap_sync_channel_write_layer4_out_47_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_48_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_48_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_48_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_48_V <= ap_sync_channel_write_layer4_out_48_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_49_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_49_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_49_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_49_V <= ap_sync_channel_write_layer4_out_49_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_4_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_4_V <= ap_sync_channel_write_layer4_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_50_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_50_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_50_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_50_V <= ap_sync_channel_write_layer4_out_50_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_51_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_51_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_51_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_51_V <= ap_sync_channel_write_layer4_out_51_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_52_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_52_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_52_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_52_V <= ap_sync_channel_write_layer4_out_52_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_53_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_53_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_53_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_53_V <= ap_sync_channel_write_layer4_out_53_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_54_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_54_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_54_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_54_V <= ap_sync_channel_write_layer4_out_54_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_55_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_55_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_55_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_55_V <= ap_sync_channel_write_layer4_out_55_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_56_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_56_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_56_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_56_V <= ap_sync_channel_write_layer4_out_56_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_57_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_57_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_57_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_57_V <= ap_sync_channel_write_layer4_out_57_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_58_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_58_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_58_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_58_V <= ap_sync_channel_write_layer4_out_58_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_59_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_59_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_59_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_59_V <= ap_sync_channel_write_layer4_out_59_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_5_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_5_V <= ap_sync_channel_write_layer4_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_60_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_60_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_60_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_60_V <= ap_sync_channel_write_layer4_out_60_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_61_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_61_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_61_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_61_V <= ap_sync_channel_write_layer4_out_61_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_62_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_62_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_62_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_62_V <= ap_sync_channel_write_layer4_out_62_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_63_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_63_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_63_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_63_V <= ap_sync_channel_write_layer4_out_63_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_64_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_64_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_64_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_64_V <= ap_sync_channel_write_layer4_out_64_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_65_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_65_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_65_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_65_V <= ap_sync_channel_write_layer4_out_65_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_66_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_66_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_66_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_66_V <= ap_sync_channel_write_layer4_out_66_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_67_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_67_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_67_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_67_V <= ap_sync_channel_write_layer4_out_67_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_68_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_68_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_68_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_68_V <= ap_sync_channel_write_layer4_out_68_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_69_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_69_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_69_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_69_V <= ap_sync_channel_write_layer4_out_69_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_6_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_6_V <= ap_sync_channel_write_layer4_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_70_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_70_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_70_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_70_V <= ap_sync_channel_write_layer4_out_70_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_71_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_71_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_71_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_71_V <= ap_sync_channel_write_layer4_out_71_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_72_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_72_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_72_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_72_V <= ap_sync_channel_write_layer4_out_72_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_73_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_73_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_73_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_73_V <= ap_sync_channel_write_layer4_out_73_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_74_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_74_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_74_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_74_V <= ap_sync_channel_write_layer4_out_74_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_75_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_75_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_75_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_75_V <= ap_sync_channel_write_layer4_out_75_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_76_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_76_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_76_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_76_V <= ap_sync_channel_write_layer4_out_76_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_77_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_77_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_77_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_77_V <= ap_sync_channel_write_layer4_out_77_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_78_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_78_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_78_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_78_V <= ap_sync_channel_write_layer4_out_78_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_79_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_79_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_79_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_79_V <= ap_sync_channel_write_layer4_out_79_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_7_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_7_V <= ap_sync_channel_write_layer4_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_80_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_80_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_80_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_80_V <= ap_sync_channel_write_layer4_out_80_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_81_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_81_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_81_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_81_V <= ap_sync_channel_write_layer4_out_81_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_82_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_82_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_82_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_82_V <= ap_sync_channel_write_layer4_out_82_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_83_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_83_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_83_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_83_V <= ap_sync_channel_write_layer4_out_83_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_84_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_84_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_84_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_84_V <= ap_sync_channel_write_layer4_out_84_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_85_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_85_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_85_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_85_V <= ap_sync_channel_write_layer4_out_85_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_86_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_86_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_86_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_86_V <= ap_sync_channel_write_layer4_out_86_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_87_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_87_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_87_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_87_V <= ap_sync_channel_write_layer4_out_87_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_88_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_88_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_88_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_88_V <= ap_sync_channel_write_layer4_out_88_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_89_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_89_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_89_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_89_V <= ap_sync_channel_write_layer4_out_89_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_8_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_8_V <= ap_sync_channel_write_layer4_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_90_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_90_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_90_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_90_V <= ap_sync_channel_write_layer4_out_90_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_91_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_91_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_91_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_91_V <= ap_sync_channel_write_layer4_out_91_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_92_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_92_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_92_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_92_V <= ap_sync_channel_write_layer4_out_92_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_93_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_93_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_93_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_93_V <= ap_sync_channel_write_layer4_out_93_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_94_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_94_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_94_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_94_V <= ap_sync_channel_write_layer4_out_94_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_95_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_95_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_95_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_95_V <= ap_sync_channel_write_layer4_out_95_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_96_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_96_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_96_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_96_V <= ap_sync_channel_write_layer4_out_96_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_97_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_97_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_97_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_97_V <= ap_sync_channel_write_layer4_out_97_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_98_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_98_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_98_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_98_V <= ap_sync_channel_write_layer4_out_98_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_99_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_99_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_99_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_99_V <= ap_sync_channel_write_layer4_out_99_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_9_V <= ap_const_logic_0;
            else
                if (((relu_U0_ap_done and relu_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_9_V <= ap_sync_channel_write_layer4_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_0_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_0_V <= ap_sync_channel_write_layer5_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_1_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_1_V <= ap_sync_channel_write_layer5_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_2_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_2_V <= ap_sync_channel_write_layer5_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_3_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_3_V <= ap_sync_channel_write_layer5_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_4_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_4_V <= ap_sync_channel_write_layer5_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_5_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_5_V <= ap_sync_channel_write_layer5_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_6_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_6_V <= ap_sync_channel_write_layer5_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_7_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_7_V <= ap_sync_channel_write_layer5_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_8_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_8_V <= ap_sync_channel_write_layer5_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_9_V <= ap_const_logic_0;
            else
                if (((dense_large_1_U0_ap_done and dense_large_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_9_V <= ap_sync_channel_write_layer5_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_myproject_entry3_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_myproject_entry3_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_myproject_entry3_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_myproject_entry3_U0_ap_ready <= ap_sync_myproject_entry3_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    Block_proc_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = Block_proc_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                Block_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Block_proc_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_1 = Block_proc_U0_ap_ready) and (ap_sync_ready = ap_const_logic_0))) then 
                Block_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Block_proc_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    myproject_entry3_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (myproject_entry3_U0_ap_ready = ap_const_logic_0))) then 
                myproject_entry3_U0_ap_ready_count <= std_logic_vector(unsigned(myproject_entry3_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((myproject_entry3_U0_ap_ready = ap_const_logic_1) and (ap_sync_ready = ap_const_logic_0))) then 
                myproject_entry3_U0_ap_ready_count <= std_logic_vector(unsigned(myproject_entry3_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    Block_proc_U0_ap_continue <= ap_sync_done;
    Block_proc_U0_ap_start <= ((ap_sync_reg_Block_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_proc_U0_start_full_n <= ap_const_logic_1;
    Block_proc_U0_start_write <= ap_const_logic_0;
    ap_channel_done_layer2_out_0_V <= ((ap_sync_reg_channel_write_layer2_out_0_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_10_V <= ((ap_sync_reg_channel_write_layer2_out_10_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_11_V <= ((ap_sync_reg_channel_write_layer2_out_11_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_12_V <= ((ap_sync_reg_channel_write_layer2_out_12_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_13_V <= ((ap_sync_reg_channel_write_layer2_out_13_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_14_V <= ((ap_sync_reg_channel_write_layer2_out_14_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_15_V <= ((ap_sync_reg_channel_write_layer2_out_15_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_16_V <= ((ap_sync_reg_channel_write_layer2_out_16_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_17_V <= ((ap_sync_reg_channel_write_layer2_out_17_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_18_V <= ((ap_sync_reg_channel_write_layer2_out_18_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_19_V <= ((ap_sync_reg_channel_write_layer2_out_19_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_1_V <= ((ap_sync_reg_channel_write_layer2_out_1_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_20_V <= ((ap_sync_reg_channel_write_layer2_out_20_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_21_V <= ((ap_sync_reg_channel_write_layer2_out_21_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_22_V <= ((ap_sync_reg_channel_write_layer2_out_22_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_23_V <= ((ap_sync_reg_channel_write_layer2_out_23_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_24_V <= ((ap_sync_reg_channel_write_layer2_out_24_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_25_V <= ((ap_sync_reg_channel_write_layer2_out_25_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_26_V <= ((ap_sync_reg_channel_write_layer2_out_26_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_27_V <= ((ap_sync_reg_channel_write_layer2_out_27_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_28_V <= ((ap_sync_reg_channel_write_layer2_out_28_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_29_V <= ((ap_sync_reg_channel_write_layer2_out_29_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_2_V <= ((ap_sync_reg_channel_write_layer2_out_2_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_30_V <= ((ap_sync_reg_channel_write_layer2_out_30_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_31_V <= ((ap_sync_reg_channel_write_layer2_out_31_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_32_V <= ((ap_sync_reg_channel_write_layer2_out_32_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_33_V <= ((ap_sync_reg_channel_write_layer2_out_33_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_34_V <= ((ap_sync_reg_channel_write_layer2_out_34_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_35_V <= ((ap_sync_reg_channel_write_layer2_out_35_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_36_V <= ((ap_sync_reg_channel_write_layer2_out_36_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_37_V <= ((ap_sync_reg_channel_write_layer2_out_37_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_38_V <= ((ap_sync_reg_channel_write_layer2_out_38_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_39_V <= ((ap_sync_reg_channel_write_layer2_out_39_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_3_V <= ((ap_sync_reg_channel_write_layer2_out_3_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_40_V <= ((ap_sync_reg_channel_write_layer2_out_40_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_41_V <= ((ap_sync_reg_channel_write_layer2_out_41_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_42_V <= ((ap_sync_reg_channel_write_layer2_out_42_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_43_V <= ((ap_sync_reg_channel_write_layer2_out_43_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_44_V <= ((ap_sync_reg_channel_write_layer2_out_44_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_45_V <= ((ap_sync_reg_channel_write_layer2_out_45_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_46_V <= ((ap_sync_reg_channel_write_layer2_out_46_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_47_V <= ((ap_sync_reg_channel_write_layer2_out_47_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_48_V <= ((ap_sync_reg_channel_write_layer2_out_48_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_49_V <= ((ap_sync_reg_channel_write_layer2_out_49_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_4_V <= ((ap_sync_reg_channel_write_layer2_out_4_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_50_V <= ((ap_sync_reg_channel_write_layer2_out_50_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_51_V <= ((ap_sync_reg_channel_write_layer2_out_51_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_52_V <= ((ap_sync_reg_channel_write_layer2_out_52_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_53_V <= ((ap_sync_reg_channel_write_layer2_out_53_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_54_V <= ((ap_sync_reg_channel_write_layer2_out_54_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_55_V <= ((ap_sync_reg_channel_write_layer2_out_55_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_56_V <= ((ap_sync_reg_channel_write_layer2_out_56_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_57_V <= ((ap_sync_reg_channel_write_layer2_out_57_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_58_V <= ((ap_sync_reg_channel_write_layer2_out_58_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_59_V <= ((ap_sync_reg_channel_write_layer2_out_59_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_5_V <= ((ap_sync_reg_channel_write_layer2_out_5_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_60_V <= ((ap_sync_reg_channel_write_layer2_out_60_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_61_V <= ((ap_sync_reg_channel_write_layer2_out_61_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_62_V <= ((ap_sync_reg_channel_write_layer2_out_62_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_63_V <= ((ap_sync_reg_channel_write_layer2_out_63_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_64_V <= ((ap_sync_reg_channel_write_layer2_out_64_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_65_V <= ((ap_sync_reg_channel_write_layer2_out_65_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_66_V <= ((ap_sync_reg_channel_write_layer2_out_66_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_67_V <= ((ap_sync_reg_channel_write_layer2_out_67_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_68_V <= ((ap_sync_reg_channel_write_layer2_out_68_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_69_V <= ((ap_sync_reg_channel_write_layer2_out_69_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_6_V <= ((ap_sync_reg_channel_write_layer2_out_6_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_70_V <= ((ap_sync_reg_channel_write_layer2_out_70_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_71_V <= ((ap_sync_reg_channel_write_layer2_out_71_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_72_V <= ((ap_sync_reg_channel_write_layer2_out_72_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_73_V <= ((ap_sync_reg_channel_write_layer2_out_73_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_74_V <= ((ap_sync_reg_channel_write_layer2_out_74_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_75_V <= ((ap_sync_reg_channel_write_layer2_out_75_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_76_V <= ((ap_sync_reg_channel_write_layer2_out_76_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_77_V <= ((ap_sync_reg_channel_write_layer2_out_77_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_78_V <= ((ap_sync_reg_channel_write_layer2_out_78_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_79_V <= ((ap_sync_reg_channel_write_layer2_out_79_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_7_V <= ((ap_sync_reg_channel_write_layer2_out_7_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_80_V <= ((ap_sync_reg_channel_write_layer2_out_80_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_81_V <= ((ap_sync_reg_channel_write_layer2_out_81_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_82_V <= ((ap_sync_reg_channel_write_layer2_out_82_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_83_V <= ((ap_sync_reg_channel_write_layer2_out_83_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_84_V <= ((ap_sync_reg_channel_write_layer2_out_84_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_85_V <= ((ap_sync_reg_channel_write_layer2_out_85_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_86_V <= ((ap_sync_reg_channel_write_layer2_out_86_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_87_V <= ((ap_sync_reg_channel_write_layer2_out_87_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_88_V <= ((ap_sync_reg_channel_write_layer2_out_88_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_89_V <= ((ap_sync_reg_channel_write_layer2_out_89_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_8_V <= ((ap_sync_reg_channel_write_layer2_out_8_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_90_V <= ((ap_sync_reg_channel_write_layer2_out_90_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_91_V <= ((ap_sync_reg_channel_write_layer2_out_91_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_92_V <= ((ap_sync_reg_channel_write_layer2_out_92_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_93_V <= ((ap_sync_reg_channel_write_layer2_out_93_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_94_V <= ((ap_sync_reg_channel_write_layer2_out_94_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_95_V <= ((ap_sync_reg_channel_write_layer2_out_95_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_96_V <= ((ap_sync_reg_channel_write_layer2_out_96_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_97_V <= ((ap_sync_reg_channel_write_layer2_out_97_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_98_V <= ((ap_sync_reg_channel_write_layer2_out_98_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_99_V <= ((ap_sync_reg_channel_write_layer2_out_99_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer2_out_9_V <= ((ap_sync_reg_channel_write_layer2_out_9_V xor ap_const_logic_1) and dense_large_U0_ap_done);
    ap_channel_done_layer4_out_0_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_0_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_10_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_10_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_11_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_11_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_12_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_12_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_13_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_13_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_14_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_14_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_15_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_15_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_16_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_16_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_17_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_17_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_18_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_18_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_19_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_19_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_1_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_1_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_20_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_20_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_21_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_21_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_22_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_22_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_23_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_23_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_24_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_24_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_25_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_25_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_26_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_26_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_27_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_27_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_28_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_28_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_29_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_29_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_2_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_2_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_30_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_30_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_31_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_31_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_32_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_32_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_33_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_33_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_34_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_34_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_35_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_35_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_36_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_36_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_37_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_37_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_38_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_38_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_39_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_39_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_3_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_3_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_40_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_40_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_41_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_41_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_42_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_42_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_43_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_43_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_44_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_44_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_45_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_45_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_46_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_46_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_47_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_47_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_48_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_48_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_49_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_49_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_4_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_4_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_50_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_50_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_51_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_51_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_52_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_52_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_53_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_53_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_54_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_54_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_55_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_55_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_56_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_56_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_57_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_57_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_58_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_58_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_59_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_59_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_5_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_5_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_60_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_60_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_61_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_61_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_62_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_62_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_63_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_63_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_64_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_64_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_65_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_65_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_66_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_66_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_67_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_67_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_68_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_68_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_69_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_69_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_6_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_6_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_70_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_70_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_71_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_71_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_72_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_72_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_73_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_73_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_74_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_74_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_75_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_75_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_76_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_76_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_77_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_77_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_78_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_78_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_79_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_79_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_7_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_7_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_80_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_80_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_81_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_81_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_82_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_82_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_83_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_83_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_84_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_84_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_85_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_85_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_86_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_86_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_87_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_87_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_88_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_88_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_89_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_89_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_8_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_8_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_90_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_90_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_91_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_91_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_92_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_92_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_93_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_93_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_94_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_94_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_95_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_95_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_96_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_96_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_97_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_97_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_98_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_98_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_99_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_99_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_9_V <= (relu_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_9_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_0_V <= ((ap_sync_reg_channel_write_layer5_out_0_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_channel_done_layer5_out_1_V <= ((ap_sync_reg_channel_write_layer5_out_1_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_channel_done_layer5_out_2_V <= ((ap_sync_reg_channel_write_layer5_out_2_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_channel_done_layer5_out_3_V <= ((ap_sync_reg_channel_write_layer5_out_3_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_channel_done_layer5_out_4_V <= ((ap_sync_reg_channel_write_layer5_out_4_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_channel_done_layer5_out_5_V <= ((ap_sync_reg_channel_write_layer5_out_5_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_channel_done_layer5_out_6_V <= ((ap_sync_reg_channel_write_layer5_out_6_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_channel_done_layer5_out_7_V <= ((ap_sync_reg_channel_write_layer5_out_7_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_channel_done_layer5_out_8_V <= ((ap_sync_reg_channel_write_layer5_out_8_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_channel_done_layer5_out_9_V <= ((ap_sync_reg_channel_write_layer5_out_9_V xor ap_const_logic_1) and dense_large_1_U0_ap_done);
    ap_done <= ap_sync_done;
    ap_idle <= (softmax_U0_ap_idle and relu_U0_ap_idle and myproject_entry3_U0_ap_idle and myproject_entry111_U0_ap_idle and (layer5_out_9_V_empty_n xor ap_const_logic_1) and (layer5_out_8_V_empty_n xor ap_const_logic_1) and (layer5_out_7_V_empty_n xor ap_const_logic_1) and (layer5_out_6_V_empty_n xor ap_const_logic_1) and (layer5_out_5_V_empty_n xor ap_const_logic_1) and (layer5_out_4_V_empty_n xor ap_const_logic_1) and (layer5_out_3_V_empty_n xor ap_const_logic_1) and (layer5_out_2_V_empty_n xor ap_const_logic_1) and (layer5_out_1_V_empty_n xor ap_const_logic_1) and (layer5_out_0_V_empty_n xor ap_const_logic_1) and (layer4_out_99_V_empty_n xor ap_const_logic_1) and (layer4_out_98_V_empty_n xor ap_const_logic_1) and (layer4_out_97_V_empty_n xor ap_const_logic_1) and (layer4_out_96_V_empty_n xor ap_const_logic_1) and (layer4_out_95_V_empty_n xor ap_const_logic_1) and (layer4_out_94_V_empty_n xor ap_const_logic_1) and (layer4_out_93_V_empty_n xor ap_const_logic_1) and (layer4_out_92_V_empty_n xor ap_const_logic_1) and (layer4_out_91_V_empty_n xor ap_const_logic_1) and (layer4_out_90_V_empty_n xor ap_const_logic_1) and (layer4_out_89_V_empty_n xor ap_const_logic_1) and (layer4_out_88_V_empty_n xor ap_const_logic_1) and (layer4_out_87_V_empty_n xor ap_const_logic_1) and (layer4_out_86_V_empty_n xor ap_const_logic_1) and (layer4_out_85_V_empty_n xor ap_const_logic_1) and (layer4_out_84_V_empty_n xor ap_const_logic_1) and (layer4_out_83_V_empty_n xor ap_const_logic_1) and (layer4_out_82_V_empty_n xor ap_const_logic_1) and (layer4_out_81_V_empty_n xor ap_const_logic_1) and (layer4_out_80_V_empty_n xor ap_const_logic_1) and (layer4_out_79_V_empty_n xor ap_const_logic_1) and (layer4_out_78_V_empty_n xor ap_const_logic_1) and (layer4_out_77_V_empty_n xor ap_const_logic_1) and (layer4_out_76_V_empty_n xor ap_const_logic_1) and (layer4_out_75_V_empty_n xor ap_const_logic_1) and (layer4_out_74_V_empty_n xor ap_const_logic_1) and (layer4_out_73_V_empty_n xor ap_const_logic_1) and (layer4_out_72_V_empty_n xor ap_const_logic_1) and (layer4_out_71_V_empty_n xor ap_const_logic_1) and (layer4_out_70_V_empty_n xor ap_const_logic_1) and (layer4_out_69_V_empty_n xor ap_const_logic_1) and (layer4_out_68_V_empty_n xor ap_const_logic_1) and (layer4_out_67_V_empty_n xor ap_const_logic_1) and (layer4_out_66_V_empty_n xor ap_const_logic_1) and (layer4_out_65_V_empty_n xor ap_const_logic_1) and (layer4_out_64_V_empty_n xor ap_const_logic_1) and (layer4_out_63_V_empty_n xor ap_const_logic_1) and (layer4_out_62_V_empty_n xor ap_const_logic_1) and (layer4_out_61_V_empty_n xor ap_const_logic_1) and (layer4_out_60_V_empty_n xor ap_const_logic_1) and (layer4_out_59_V_empty_n xor ap_const_logic_1) and (layer4_out_58_V_empty_n xor ap_const_logic_1) and (layer4_out_57_V_empty_n xor ap_const_logic_1) and (layer4_out_56_V_empty_n xor ap_const_logic_1) and (layer4_out_55_V_empty_n xor ap_const_logic_1) and (layer4_out_54_V_empty_n xor ap_const_logic_1) and (layer4_out_53_V_empty_n xor ap_const_logic_1) and (layer4_out_52_V_empty_n xor ap_const_logic_1) and (layer4_out_51_V_empty_n xor ap_const_logic_1) and (layer4_out_50_V_empty_n xor ap_const_logic_1) and (layer4_out_49_V_empty_n xor ap_const_logic_1) and (layer4_out_48_V_empty_n xor ap_const_logic_1) and (layer4_out_47_V_empty_n xor ap_const_logic_1) and (layer4_out_46_V_empty_n xor ap_const_logic_1) and (layer4_out_45_V_empty_n xor ap_const_logic_1) and (layer4_out_44_V_empty_n xor ap_const_logic_1) and (layer4_out_43_V_empty_n xor ap_const_logic_1) and (layer4_out_42_V_empty_n xor ap_const_logic_1) and (layer4_out_41_V_empty_n xor ap_const_logic_1) and (layer4_out_40_V_empty_n xor ap_const_logic_1) and (layer4_out_39_V_empty_n xor ap_const_logic_1) and (layer4_out_38_V_empty_n xor ap_const_logic_1) and (layer4_out_37_V_empty_n xor ap_const_logic_1) and (layer4_out_36_V_empty_n xor ap_const_logic_1) and (layer4_out_35_V_empty_n xor ap_const_logic_1) and (layer4_out_34_V_empty_n xor ap_const_logic_1) and (layer4_out_33_V_empty_n xor ap_const_logic_1) and (layer4_out_32_V_empty_n xor ap_const_logic_1) and (layer4_out_31_V_empty_n xor ap_const_logic_1) and (layer4_out_30_V_empty_n xor ap_const_logic_1) and (layer4_out_29_V_empty_n xor ap_const_logic_1) and (layer4_out_28_V_empty_n xor ap_const_logic_1) and (layer4_out_27_V_empty_n xor ap_const_logic_1) and (layer4_out_26_V_empty_n xor ap_const_logic_1) and (layer4_out_25_V_empty_n xor ap_const_logic_1) and (layer4_out_24_V_empty_n xor ap_const_logic_1) and (layer4_out_23_V_empty_n xor ap_const_logic_1) and (layer4_out_22_V_empty_n xor ap_const_logic_1) and (layer4_out_21_V_empty_n xor ap_const_logic_1) and (layer4_out_20_V_empty_n xor ap_const_logic_1) and (layer4_out_19_V_empty_n xor ap_const_logic_1) and (layer4_out_18_V_empty_n xor ap_const_logic_1) and (layer4_out_17_V_empty_n xor ap_const_logic_1) and (layer4_out_16_V_empty_n xor ap_const_logic_1) and (layer4_out_15_V_empty_n xor ap_const_logic_1) and (layer4_out_14_V_empty_n xor ap_const_logic_1) and (layer4_out_13_V_empty_n xor ap_const_logic_1) and (layer4_out_12_V_empty_n xor ap_const_logic_1) and (layer4_out_11_V_empty_n xor ap_const_logic_1) and (layer4_out_10_V_empty_n xor ap_const_logic_1) and (layer4_out_9_V_empty_n xor ap_const_logic_1) and (layer4_out_8_V_empty_n xor ap_const_logic_1) and (layer4_out_7_V_empty_n xor ap_const_logic_1) and (layer4_out_6_V_empty_n xor ap_const_logic_1) and (layer4_out_5_V_empty_n xor ap_const_logic_1) and (layer4_out_4_V_empty_n xor ap_const_logic_1) and (layer4_out_3_V_empty_n xor ap_const_logic_1) and (layer4_out_2_V_empty_n xor ap_const_logic_1) and (layer4_out_1_V_empty_n xor ap_const_logic_1) and (layer4_out_0_V_empty_n xor ap_const_logic_1) and (layer2_out_99_V_empty_n xor ap_const_logic_1) and (layer2_out_98_V_empty_n xor ap_const_logic_1) and (layer2_out_97_V_empty_n xor ap_const_logic_1) and (layer2_out_96_V_empty_n xor ap_const_logic_1) and (layer2_out_95_V_empty_n xor ap_const_logic_1) and (layer2_out_94_V_empty_n xor ap_const_logic_1) and (layer2_out_93_V_empty_n xor ap_const_logic_1) and (layer2_out_92_V_empty_n xor ap_const_logic_1) and (layer2_out_91_V_empty_n xor ap_const_logic_1) and (layer2_out_90_V_empty_n xor ap_const_logic_1) and (layer2_out_89_V_empty_n xor ap_const_logic_1) and (layer2_out_88_V_empty_n xor ap_const_logic_1) and (layer2_out_87_V_empty_n xor ap_const_logic_1) and (layer2_out_86_V_empty_n xor ap_const_logic_1) and (layer2_out_85_V_empty_n xor ap_const_logic_1) and (layer2_out_84_V_empty_n xor ap_const_logic_1) and (layer2_out_83_V_empty_n xor ap_const_logic_1) and (layer2_out_82_V_empty_n xor ap_const_logic_1) and (layer2_out_81_V_empty_n xor ap_const_logic_1) and (layer2_out_80_V_empty_n xor ap_const_logic_1) and (layer2_out_79_V_empty_n xor ap_const_logic_1) and (layer2_out_78_V_empty_n xor ap_const_logic_1) and (layer2_out_77_V_empty_n xor ap_const_logic_1) and (layer2_out_76_V_empty_n xor ap_const_logic_1) and (layer2_out_75_V_empty_n xor ap_const_logic_1) and (layer2_out_74_V_empty_n xor ap_const_logic_1) and (layer2_out_73_V_empty_n xor ap_const_logic_1) and (layer2_out_72_V_empty_n xor ap_const_logic_1) and (layer2_out_71_V_empty_n xor ap_const_logic_1) and (layer2_out_70_V_empty_n xor ap_const_logic_1) and (layer2_out_69_V_empty_n xor ap_const_logic_1) and (layer2_out_68_V_empty_n xor ap_const_logic_1) and (layer2_out_67_V_empty_n xor ap_const_logic_1) and (layer2_out_66_V_empty_n xor ap_const_logic_1) and (layer2_out_65_V_empty_n xor ap_const_logic_1) and (layer2_out_64_V_empty_n xor ap_const_logic_1) and (layer2_out_63_V_empty_n xor ap_const_logic_1) and (layer2_out_62_V_empty_n xor ap_const_logic_1) and (layer2_out_61_V_empty_n xor ap_const_logic_1) and (layer2_out_60_V_empty_n xor ap_const_logic_1) and (layer2_out_59_V_empty_n xor ap_const_logic_1) and (layer2_out_58_V_empty_n xor ap_const_logic_1) and (layer2_out_57_V_empty_n xor ap_const_logic_1) and (layer2_out_56_V_empty_n xor ap_const_logic_1) and (layer2_out_55_V_empty_n xor ap_const_logic_1) and (layer2_out_54_V_empty_n xor ap_const_logic_1) and (layer2_out_53_V_empty_n xor ap_const_logic_1) and (layer2_out_52_V_empty_n xor ap_const_logic_1) and (layer2_out_51_V_empty_n xor ap_const_logic_1) and (layer2_out_50_V_empty_n xor ap_const_logic_1) and (layer2_out_49_V_empty_n xor ap_const_logic_1) and (layer2_out_48_V_empty_n xor ap_const_logic_1) and (layer2_out_47_V_empty_n xor ap_const_logic_1) and (layer2_out_46_V_empty_n xor ap_const_logic_1) and (layer2_out_45_V_empty_n xor ap_const_logic_1) and (layer2_out_44_V_empty_n xor ap_const_logic_1) and (layer2_out_43_V_empty_n xor ap_const_logic_1) and (layer2_out_42_V_empty_n xor ap_const_logic_1) and (layer2_out_41_V_empty_n xor ap_const_logic_1) and (layer2_out_40_V_empty_n xor ap_const_logic_1) and (layer2_out_39_V_empty_n xor ap_const_logic_1) and (layer2_out_38_V_empty_n xor ap_const_logic_1) and (layer2_out_37_V_empty_n xor ap_const_logic_1) and (layer2_out_36_V_empty_n xor ap_const_logic_1) and (layer2_out_35_V_empty_n xor ap_const_logic_1) and (layer2_out_34_V_empty_n xor ap_const_logic_1) and (layer2_out_33_V_empty_n xor ap_const_logic_1) and (layer2_out_32_V_empty_n xor ap_const_logic_1) and (layer2_out_31_V_empty_n xor ap_const_logic_1) and (layer2_out_30_V_empty_n xor ap_const_logic_1) and (layer2_out_29_V_empty_n xor ap_const_logic_1) and (layer2_out_28_V_empty_n xor ap_const_logic_1) and (layer2_out_27_V_empty_n xor ap_const_logic_1) and (layer2_out_26_V_empty_n xor ap_const_logic_1) and (layer2_out_25_V_empty_n xor ap_const_logic_1) and (layer2_out_24_V_empty_n xor ap_const_logic_1) and (layer2_out_23_V_empty_n xor ap_const_logic_1) and (layer2_out_22_V_empty_n xor ap_const_logic_1) and (layer2_out_21_V_empty_n xor ap_const_logic_1) and (layer2_out_20_V_empty_n xor ap_const_logic_1) and (layer2_out_19_V_empty_n xor ap_const_logic_1) and (layer2_out_18_V_empty_n xor ap_const_logic_1) and (layer2_out_17_V_empty_n xor ap_const_logic_1) and (layer2_out_16_V_empty_n xor ap_const_logic_1) and (layer2_out_15_V_empty_n xor ap_const_logic_1) and (layer2_out_14_V_empty_n xor ap_const_logic_1) and (layer2_out_13_V_empty_n xor ap_const_logic_1) and (layer2_out_12_V_empty_n xor ap_const_logic_1) and (layer2_out_11_V_empty_n xor ap_const_logic_1) and (layer2_out_10_V_empty_n xor ap_const_logic_1) and (layer2_out_9_V_empty_n xor ap_const_logic_1) and (layer2_out_8_V_empty_n xor ap_const_logic_1) and (layer2_out_7_V_empty_n xor ap_const_logic_1) and (layer2_out_6_V_empty_n xor ap_const_logic_1) and (layer2_out_5_V_empty_n xor ap_const_logic_1) and (layer2_out_4_V_empty_n xor ap_const_logic_1) and (layer2_out_3_V_empty_n xor ap_const_logic_1) and (layer2_out_2_V_empty_n xor ap_const_logic_1) and (layer2_out_1_V_empty_n xor ap_const_logic_1) and (layer2_out_0_V_empty_n xor ap_const_logic_1) and dense_large_U0_ap_idle and dense_large_1_U0_ap_idle and Block_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Block_proc_U0_ap_ready <= (ap_sync_reg_Block_proc_U0_ap_ready or Block_proc_U0_ap_ready);
    ap_sync_channel_write_layer2_out_0_V <= ((layer2_out_0_V_full_n and ap_channel_done_layer2_out_0_V) or ap_sync_reg_channel_write_layer2_out_0_V);
    ap_sync_channel_write_layer2_out_10_V <= ((layer2_out_10_V_full_n and ap_channel_done_layer2_out_10_V) or ap_sync_reg_channel_write_layer2_out_10_V);
    ap_sync_channel_write_layer2_out_11_V <= ((layer2_out_11_V_full_n and ap_channel_done_layer2_out_11_V) or ap_sync_reg_channel_write_layer2_out_11_V);
    ap_sync_channel_write_layer2_out_12_V <= ((layer2_out_12_V_full_n and ap_channel_done_layer2_out_12_V) or ap_sync_reg_channel_write_layer2_out_12_V);
    ap_sync_channel_write_layer2_out_13_V <= ((layer2_out_13_V_full_n and ap_channel_done_layer2_out_13_V) or ap_sync_reg_channel_write_layer2_out_13_V);
    ap_sync_channel_write_layer2_out_14_V <= ((layer2_out_14_V_full_n and ap_channel_done_layer2_out_14_V) or ap_sync_reg_channel_write_layer2_out_14_V);
    ap_sync_channel_write_layer2_out_15_V <= ((layer2_out_15_V_full_n and ap_channel_done_layer2_out_15_V) or ap_sync_reg_channel_write_layer2_out_15_V);
    ap_sync_channel_write_layer2_out_16_V <= ((layer2_out_16_V_full_n and ap_channel_done_layer2_out_16_V) or ap_sync_reg_channel_write_layer2_out_16_V);
    ap_sync_channel_write_layer2_out_17_V <= ((layer2_out_17_V_full_n and ap_channel_done_layer2_out_17_V) or ap_sync_reg_channel_write_layer2_out_17_V);
    ap_sync_channel_write_layer2_out_18_V <= ((layer2_out_18_V_full_n and ap_channel_done_layer2_out_18_V) or ap_sync_reg_channel_write_layer2_out_18_V);
    ap_sync_channel_write_layer2_out_19_V <= ((layer2_out_19_V_full_n and ap_channel_done_layer2_out_19_V) or ap_sync_reg_channel_write_layer2_out_19_V);
    ap_sync_channel_write_layer2_out_1_V <= ((layer2_out_1_V_full_n and ap_channel_done_layer2_out_1_V) or ap_sync_reg_channel_write_layer2_out_1_V);
    ap_sync_channel_write_layer2_out_20_V <= ((layer2_out_20_V_full_n and ap_channel_done_layer2_out_20_V) or ap_sync_reg_channel_write_layer2_out_20_V);
    ap_sync_channel_write_layer2_out_21_V <= ((layer2_out_21_V_full_n and ap_channel_done_layer2_out_21_V) or ap_sync_reg_channel_write_layer2_out_21_V);
    ap_sync_channel_write_layer2_out_22_V <= ((layer2_out_22_V_full_n and ap_channel_done_layer2_out_22_V) or ap_sync_reg_channel_write_layer2_out_22_V);
    ap_sync_channel_write_layer2_out_23_V <= ((layer2_out_23_V_full_n and ap_channel_done_layer2_out_23_V) or ap_sync_reg_channel_write_layer2_out_23_V);
    ap_sync_channel_write_layer2_out_24_V <= ((layer2_out_24_V_full_n and ap_channel_done_layer2_out_24_V) or ap_sync_reg_channel_write_layer2_out_24_V);
    ap_sync_channel_write_layer2_out_25_V <= ((layer2_out_25_V_full_n and ap_channel_done_layer2_out_25_V) or ap_sync_reg_channel_write_layer2_out_25_V);
    ap_sync_channel_write_layer2_out_26_V <= ((layer2_out_26_V_full_n and ap_channel_done_layer2_out_26_V) or ap_sync_reg_channel_write_layer2_out_26_V);
    ap_sync_channel_write_layer2_out_27_V <= ((layer2_out_27_V_full_n and ap_channel_done_layer2_out_27_V) or ap_sync_reg_channel_write_layer2_out_27_V);
    ap_sync_channel_write_layer2_out_28_V <= ((layer2_out_28_V_full_n and ap_channel_done_layer2_out_28_V) or ap_sync_reg_channel_write_layer2_out_28_V);
    ap_sync_channel_write_layer2_out_29_V <= ((layer2_out_29_V_full_n and ap_channel_done_layer2_out_29_V) or ap_sync_reg_channel_write_layer2_out_29_V);
    ap_sync_channel_write_layer2_out_2_V <= ((layer2_out_2_V_full_n and ap_channel_done_layer2_out_2_V) or ap_sync_reg_channel_write_layer2_out_2_V);
    ap_sync_channel_write_layer2_out_30_V <= ((layer2_out_30_V_full_n and ap_channel_done_layer2_out_30_V) or ap_sync_reg_channel_write_layer2_out_30_V);
    ap_sync_channel_write_layer2_out_31_V <= ((layer2_out_31_V_full_n and ap_channel_done_layer2_out_31_V) or ap_sync_reg_channel_write_layer2_out_31_V);
    ap_sync_channel_write_layer2_out_32_V <= ((layer2_out_32_V_full_n and ap_channel_done_layer2_out_32_V) or ap_sync_reg_channel_write_layer2_out_32_V);
    ap_sync_channel_write_layer2_out_33_V <= ((layer2_out_33_V_full_n and ap_channel_done_layer2_out_33_V) or ap_sync_reg_channel_write_layer2_out_33_V);
    ap_sync_channel_write_layer2_out_34_V <= ((layer2_out_34_V_full_n and ap_channel_done_layer2_out_34_V) or ap_sync_reg_channel_write_layer2_out_34_V);
    ap_sync_channel_write_layer2_out_35_V <= ((layer2_out_35_V_full_n and ap_channel_done_layer2_out_35_V) or ap_sync_reg_channel_write_layer2_out_35_V);
    ap_sync_channel_write_layer2_out_36_V <= ((layer2_out_36_V_full_n and ap_channel_done_layer2_out_36_V) or ap_sync_reg_channel_write_layer2_out_36_V);
    ap_sync_channel_write_layer2_out_37_V <= ((layer2_out_37_V_full_n and ap_channel_done_layer2_out_37_V) or ap_sync_reg_channel_write_layer2_out_37_V);
    ap_sync_channel_write_layer2_out_38_V <= ((layer2_out_38_V_full_n and ap_channel_done_layer2_out_38_V) or ap_sync_reg_channel_write_layer2_out_38_V);
    ap_sync_channel_write_layer2_out_39_V <= ((layer2_out_39_V_full_n and ap_channel_done_layer2_out_39_V) or ap_sync_reg_channel_write_layer2_out_39_V);
    ap_sync_channel_write_layer2_out_3_V <= ((layer2_out_3_V_full_n and ap_channel_done_layer2_out_3_V) or ap_sync_reg_channel_write_layer2_out_3_V);
    ap_sync_channel_write_layer2_out_40_V <= ((layer2_out_40_V_full_n and ap_channel_done_layer2_out_40_V) or ap_sync_reg_channel_write_layer2_out_40_V);
    ap_sync_channel_write_layer2_out_41_V <= ((layer2_out_41_V_full_n and ap_channel_done_layer2_out_41_V) or ap_sync_reg_channel_write_layer2_out_41_V);
    ap_sync_channel_write_layer2_out_42_V <= ((layer2_out_42_V_full_n and ap_channel_done_layer2_out_42_V) or ap_sync_reg_channel_write_layer2_out_42_V);
    ap_sync_channel_write_layer2_out_43_V <= ((layer2_out_43_V_full_n and ap_channel_done_layer2_out_43_V) or ap_sync_reg_channel_write_layer2_out_43_V);
    ap_sync_channel_write_layer2_out_44_V <= ((layer2_out_44_V_full_n and ap_channel_done_layer2_out_44_V) or ap_sync_reg_channel_write_layer2_out_44_V);
    ap_sync_channel_write_layer2_out_45_V <= ((layer2_out_45_V_full_n and ap_channel_done_layer2_out_45_V) or ap_sync_reg_channel_write_layer2_out_45_V);
    ap_sync_channel_write_layer2_out_46_V <= ((layer2_out_46_V_full_n and ap_channel_done_layer2_out_46_V) or ap_sync_reg_channel_write_layer2_out_46_V);
    ap_sync_channel_write_layer2_out_47_V <= ((layer2_out_47_V_full_n and ap_channel_done_layer2_out_47_V) or ap_sync_reg_channel_write_layer2_out_47_V);
    ap_sync_channel_write_layer2_out_48_V <= ((layer2_out_48_V_full_n and ap_channel_done_layer2_out_48_V) or ap_sync_reg_channel_write_layer2_out_48_V);
    ap_sync_channel_write_layer2_out_49_V <= ((layer2_out_49_V_full_n and ap_channel_done_layer2_out_49_V) or ap_sync_reg_channel_write_layer2_out_49_V);
    ap_sync_channel_write_layer2_out_4_V <= ((layer2_out_4_V_full_n and ap_channel_done_layer2_out_4_V) or ap_sync_reg_channel_write_layer2_out_4_V);
    ap_sync_channel_write_layer2_out_50_V <= ((layer2_out_50_V_full_n and ap_channel_done_layer2_out_50_V) or ap_sync_reg_channel_write_layer2_out_50_V);
    ap_sync_channel_write_layer2_out_51_V <= ((layer2_out_51_V_full_n and ap_channel_done_layer2_out_51_V) or ap_sync_reg_channel_write_layer2_out_51_V);
    ap_sync_channel_write_layer2_out_52_V <= ((layer2_out_52_V_full_n and ap_channel_done_layer2_out_52_V) or ap_sync_reg_channel_write_layer2_out_52_V);
    ap_sync_channel_write_layer2_out_53_V <= ((layer2_out_53_V_full_n and ap_channel_done_layer2_out_53_V) or ap_sync_reg_channel_write_layer2_out_53_V);
    ap_sync_channel_write_layer2_out_54_V <= ((layer2_out_54_V_full_n and ap_channel_done_layer2_out_54_V) or ap_sync_reg_channel_write_layer2_out_54_V);
    ap_sync_channel_write_layer2_out_55_V <= ((layer2_out_55_V_full_n and ap_channel_done_layer2_out_55_V) or ap_sync_reg_channel_write_layer2_out_55_V);
    ap_sync_channel_write_layer2_out_56_V <= ((layer2_out_56_V_full_n and ap_channel_done_layer2_out_56_V) or ap_sync_reg_channel_write_layer2_out_56_V);
    ap_sync_channel_write_layer2_out_57_V <= ((layer2_out_57_V_full_n and ap_channel_done_layer2_out_57_V) or ap_sync_reg_channel_write_layer2_out_57_V);
    ap_sync_channel_write_layer2_out_58_V <= ((layer2_out_58_V_full_n and ap_channel_done_layer2_out_58_V) or ap_sync_reg_channel_write_layer2_out_58_V);
    ap_sync_channel_write_layer2_out_59_V <= ((layer2_out_59_V_full_n and ap_channel_done_layer2_out_59_V) or ap_sync_reg_channel_write_layer2_out_59_V);
    ap_sync_channel_write_layer2_out_5_V <= ((layer2_out_5_V_full_n and ap_channel_done_layer2_out_5_V) or ap_sync_reg_channel_write_layer2_out_5_V);
    ap_sync_channel_write_layer2_out_60_V <= ((layer2_out_60_V_full_n and ap_channel_done_layer2_out_60_V) or ap_sync_reg_channel_write_layer2_out_60_V);
    ap_sync_channel_write_layer2_out_61_V <= ((layer2_out_61_V_full_n and ap_channel_done_layer2_out_61_V) or ap_sync_reg_channel_write_layer2_out_61_V);
    ap_sync_channel_write_layer2_out_62_V <= ((layer2_out_62_V_full_n and ap_channel_done_layer2_out_62_V) or ap_sync_reg_channel_write_layer2_out_62_V);
    ap_sync_channel_write_layer2_out_63_V <= ((layer2_out_63_V_full_n and ap_channel_done_layer2_out_63_V) or ap_sync_reg_channel_write_layer2_out_63_V);
    ap_sync_channel_write_layer2_out_64_V <= ((layer2_out_64_V_full_n and ap_channel_done_layer2_out_64_V) or ap_sync_reg_channel_write_layer2_out_64_V);
    ap_sync_channel_write_layer2_out_65_V <= ((layer2_out_65_V_full_n and ap_channel_done_layer2_out_65_V) or ap_sync_reg_channel_write_layer2_out_65_V);
    ap_sync_channel_write_layer2_out_66_V <= ((layer2_out_66_V_full_n and ap_channel_done_layer2_out_66_V) or ap_sync_reg_channel_write_layer2_out_66_V);
    ap_sync_channel_write_layer2_out_67_V <= ((layer2_out_67_V_full_n and ap_channel_done_layer2_out_67_V) or ap_sync_reg_channel_write_layer2_out_67_V);
    ap_sync_channel_write_layer2_out_68_V <= ((layer2_out_68_V_full_n and ap_channel_done_layer2_out_68_V) or ap_sync_reg_channel_write_layer2_out_68_V);
    ap_sync_channel_write_layer2_out_69_V <= ((layer2_out_69_V_full_n and ap_channel_done_layer2_out_69_V) or ap_sync_reg_channel_write_layer2_out_69_V);
    ap_sync_channel_write_layer2_out_6_V <= ((layer2_out_6_V_full_n and ap_channel_done_layer2_out_6_V) or ap_sync_reg_channel_write_layer2_out_6_V);
    ap_sync_channel_write_layer2_out_70_V <= ((layer2_out_70_V_full_n and ap_channel_done_layer2_out_70_V) or ap_sync_reg_channel_write_layer2_out_70_V);
    ap_sync_channel_write_layer2_out_71_V <= ((layer2_out_71_V_full_n and ap_channel_done_layer2_out_71_V) or ap_sync_reg_channel_write_layer2_out_71_V);
    ap_sync_channel_write_layer2_out_72_V <= ((layer2_out_72_V_full_n and ap_channel_done_layer2_out_72_V) or ap_sync_reg_channel_write_layer2_out_72_V);
    ap_sync_channel_write_layer2_out_73_V <= ((layer2_out_73_V_full_n and ap_channel_done_layer2_out_73_V) or ap_sync_reg_channel_write_layer2_out_73_V);
    ap_sync_channel_write_layer2_out_74_V <= ((layer2_out_74_V_full_n and ap_channel_done_layer2_out_74_V) or ap_sync_reg_channel_write_layer2_out_74_V);
    ap_sync_channel_write_layer2_out_75_V <= ((layer2_out_75_V_full_n and ap_channel_done_layer2_out_75_V) or ap_sync_reg_channel_write_layer2_out_75_V);
    ap_sync_channel_write_layer2_out_76_V <= ((layer2_out_76_V_full_n and ap_channel_done_layer2_out_76_V) or ap_sync_reg_channel_write_layer2_out_76_V);
    ap_sync_channel_write_layer2_out_77_V <= ((layer2_out_77_V_full_n and ap_channel_done_layer2_out_77_V) or ap_sync_reg_channel_write_layer2_out_77_V);
    ap_sync_channel_write_layer2_out_78_V <= ((layer2_out_78_V_full_n and ap_channel_done_layer2_out_78_V) or ap_sync_reg_channel_write_layer2_out_78_V);
    ap_sync_channel_write_layer2_out_79_V <= ((layer2_out_79_V_full_n and ap_channel_done_layer2_out_79_V) or ap_sync_reg_channel_write_layer2_out_79_V);
    ap_sync_channel_write_layer2_out_7_V <= ((layer2_out_7_V_full_n and ap_channel_done_layer2_out_7_V) or ap_sync_reg_channel_write_layer2_out_7_V);
    ap_sync_channel_write_layer2_out_80_V <= ((layer2_out_80_V_full_n and ap_channel_done_layer2_out_80_V) or ap_sync_reg_channel_write_layer2_out_80_V);
    ap_sync_channel_write_layer2_out_81_V <= ((layer2_out_81_V_full_n and ap_channel_done_layer2_out_81_V) or ap_sync_reg_channel_write_layer2_out_81_V);
    ap_sync_channel_write_layer2_out_82_V <= ((layer2_out_82_V_full_n and ap_channel_done_layer2_out_82_V) or ap_sync_reg_channel_write_layer2_out_82_V);
    ap_sync_channel_write_layer2_out_83_V <= ((layer2_out_83_V_full_n and ap_channel_done_layer2_out_83_V) or ap_sync_reg_channel_write_layer2_out_83_V);
    ap_sync_channel_write_layer2_out_84_V <= ((layer2_out_84_V_full_n and ap_channel_done_layer2_out_84_V) or ap_sync_reg_channel_write_layer2_out_84_V);
    ap_sync_channel_write_layer2_out_85_V <= ((layer2_out_85_V_full_n and ap_channel_done_layer2_out_85_V) or ap_sync_reg_channel_write_layer2_out_85_V);
    ap_sync_channel_write_layer2_out_86_V <= ((layer2_out_86_V_full_n and ap_channel_done_layer2_out_86_V) or ap_sync_reg_channel_write_layer2_out_86_V);
    ap_sync_channel_write_layer2_out_87_V <= ((layer2_out_87_V_full_n and ap_channel_done_layer2_out_87_V) or ap_sync_reg_channel_write_layer2_out_87_V);
    ap_sync_channel_write_layer2_out_88_V <= ((layer2_out_88_V_full_n and ap_channel_done_layer2_out_88_V) or ap_sync_reg_channel_write_layer2_out_88_V);
    ap_sync_channel_write_layer2_out_89_V <= ((layer2_out_89_V_full_n and ap_channel_done_layer2_out_89_V) or ap_sync_reg_channel_write_layer2_out_89_V);
    ap_sync_channel_write_layer2_out_8_V <= ((layer2_out_8_V_full_n and ap_channel_done_layer2_out_8_V) or ap_sync_reg_channel_write_layer2_out_8_V);
    ap_sync_channel_write_layer2_out_90_V <= ((layer2_out_90_V_full_n and ap_channel_done_layer2_out_90_V) or ap_sync_reg_channel_write_layer2_out_90_V);
    ap_sync_channel_write_layer2_out_91_V <= ((layer2_out_91_V_full_n and ap_channel_done_layer2_out_91_V) or ap_sync_reg_channel_write_layer2_out_91_V);
    ap_sync_channel_write_layer2_out_92_V <= ((layer2_out_92_V_full_n and ap_channel_done_layer2_out_92_V) or ap_sync_reg_channel_write_layer2_out_92_V);
    ap_sync_channel_write_layer2_out_93_V <= ((layer2_out_93_V_full_n and ap_channel_done_layer2_out_93_V) or ap_sync_reg_channel_write_layer2_out_93_V);
    ap_sync_channel_write_layer2_out_94_V <= ((layer2_out_94_V_full_n and ap_channel_done_layer2_out_94_V) or ap_sync_reg_channel_write_layer2_out_94_V);
    ap_sync_channel_write_layer2_out_95_V <= ((layer2_out_95_V_full_n and ap_channel_done_layer2_out_95_V) or ap_sync_reg_channel_write_layer2_out_95_V);
    ap_sync_channel_write_layer2_out_96_V <= ((layer2_out_96_V_full_n and ap_channel_done_layer2_out_96_V) or ap_sync_reg_channel_write_layer2_out_96_V);
    ap_sync_channel_write_layer2_out_97_V <= ((layer2_out_97_V_full_n and ap_channel_done_layer2_out_97_V) or ap_sync_reg_channel_write_layer2_out_97_V);
    ap_sync_channel_write_layer2_out_98_V <= ((layer2_out_98_V_full_n and ap_channel_done_layer2_out_98_V) or ap_sync_reg_channel_write_layer2_out_98_V);
    ap_sync_channel_write_layer2_out_99_V <= ((layer2_out_99_V_full_n and ap_channel_done_layer2_out_99_V) or ap_sync_reg_channel_write_layer2_out_99_V);
    ap_sync_channel_write_layer2_out_9_V <= ((layer2_out_9_V_full_n and ap_channel_done_layer2_out_9_V) or ap_sync_reg_channel_write_layer2_out_9_V);
    ap_sync_channel_write_layer4_out_0_V <= ((layer4_out_0_V_full_n and ap_channel_done_layer4_out_0_V) or ap_sync_reg_channel_write_layer4_out_0_V);
    ap_sync_channel_write_layer4_out_10_V <= ((layer4_out_10_V_full_n and ap_channel_done_layer4_out_10_V) or ap_sync_reg_channel_write_layer4_out_10_V);
    ap_sync_channel_write_layer4_out_11_V <= ((layer4_out_11_V_full_n and ap_channel_done_layer4_out_11_V) or ap_sync_reg_channel_write_layer4_out_11_V);
    ap_sync_channel_write_layer4_out_12_V <= ((layer4_out_12_V_full_n and ap_channel_done_layer4_out_12_V) or ap_sync_reg_channel_write_layer4_out_12_V);
    ap_sync_channel_write_layer4_out_13_V <= ((layer4_out_13_V_full_n and ap_channel_done_layer4_out_13_V) or ap_sync_reg_channel_write_layer4_out_13_V);
    ap_sync_channel_write_layer4_out_14_V <= ((layer4_out_14_V_full_n and ap_channel_done_layer4_out_14_V) or ap_sync_reg_channel_write_layer4_out_14_V);
    ap_sync_channel_write_layer4_out_15_V <= ((layer4_out_15_V_full_n and ap_channel_done_layer4_out_15_V) or ap_sync_reg_channel_write_layer4_out_15_V);
    ap_sync_channel_write_layer4_out_16_V <= ((layer4_out_16_V_full_n and ap_channel_done_layer4_out_16_V) or ap_sync_reg_channel_write_layer4_out_16_V);
    ap_sync_channel_write_layer4_out_17_V <= ((layer4_out_17_V_full_n and ap_channel_done_layer4_out_17_V) or ap_sync_reg_channel_write_layer4_out_17_V);
    ap_sync_channel_write_layer4_out_18_V <= ((layer4_out_18_V_full_n and ap_channel_done_layer4_out_18_V) or ap_sync_reg_channel_write_layer4_out_18_V);
    ap_sync_channel_write_layer4_out_19_V <= ((layer4_out_19_V_full_n and ap_channel_done_layer4_out_19_V) or ap_sync_reg_channel_write_layer4_out_19_V);
    ap_sync_channel_write_layer4_out_1_V <= ((layer4_out_1_V_full_n and ap_channel_done_layer4_out_1_V) or ap_sync_reg_channel_write_layer4_out_1_V);
    ap_sync_channel_write_layer4_out_20_V <= ((layer4_out_20_V_full_n and ap_channel_done_layer4_out_20_V) or ap_sync_reg_channel_write_layer4_out_20_V);
    ap_sync_channel_write_layer4_out_21_V <= ((layer4_out_21_V_full_n and ap_channel_done_layer4_out_21_V) or ap_sync_reg_channel_write_layer4_out_21_V);
    ap_sync_channel_write_layer4_out_22_V <= ((layer4_out_22_V_full_n and ap_channel_done_layer4_out_22_V) or ap_sync_reg_channel_write_layer4_out_22_V);
    ap_sync_channel_write_layer4_out_23_V <= ((layer4_out_23_V_full_n and ap_channel_done_layer4_out_23_V) or ap_sync_reg_channel_write_layer4_out_23_V);
    ap_sync_channel_write_layer4_out_24_V <= ((layer4_out_24_V_full_n and ap_channel_done_layer4_out_24_V) or ap_sync_reg_channel_write_layer4_out_24_V);
    ap_sync_channel_write_layer4_out_25_V <= ((layer4_out_25_V_full_n and ap_channel_done_layer4_out_25_V) or ap_sync_reg_channel_write_layer4_out_25_V);
    ap_sync_channel_write_layer4_out_26_V <= ((layer4_out_26_V_full_n and ap_channel_done_layer4_out_26_V) or ap_sync_reg_channel_write_layer4_out_26_V);
    ap_sync_channel_write_layer4_out_27_V <= ((layer4_out_27_V_full_n and ap_channel_done_layer4_out_27_V) or ap_sync_reg_channel_write_layer4_out_27_V);
    ap_sync_channel_write_layer4_out_28_V <= ((layer4_out_28_V_full_n and ap_channel_done_layer4_out_28_V) or ap_sync_reg_channel_write_layer4_out_28_V);
    ap_sync_channel_write_layer4_out_29_V <= ((layer4_out_29_V_full_n and ap_channel_done_layer4_out_29_V) or ap_sync_reg_channel_write_layer4_out_29_V);
    ap_sync_channel_write_layer4_out_2_V <= ((layer4_out_2_V_full_n and ap_channel_done_layer4_out_2_V) or ap_sync_reg_channel_write_layer4_out_2_V);
    ap_sync_channel_write_layer4_out_30_V <= ((layer4_out_30_V_full_n and ap_channel_done_layer4_out_30_V) or ap_sync_reg_channel_write_layer4_out_30_V);
    ap_sync_channel_write_layer4_out_31_V <= ((layer4_out_31_V_full_n and ap_channel_done_layer4_out_31_V) or ap_sync_reg_channel_write_layer4_out_31_V);
    ap_sync_channel_write_layer4_out_32_V <= ((layer4_out_32_V_full_n and ap_channel_done_layer4_out_32_V) or ap_sync_reg_channel_write_layer4_out_32_V);
    ap_sync_channel_write_layer4_out_33_V <= ((layer4_out_33_V_full_n and ap_channel_done_layer4_out_33_V) or ap_sync_reg_channel_write_layer4_out_33_V);
    ap_sync_channel_write_layer4_out_34_V <= ((layer4_out_34_V_full_n and ap_channel_done_layer4_out_34_V) or ap_sync_reg_channel_write_layer4_out_34_V);
    ap_sync_channel_write_layer4_out_35_V <= ((layer4_out_35_V_full_n and ap_channel_done_layer4_out_35_V) or ap_sync_reg_channel_write_layer4_out_35_V);
    ap_sync_channel_write_layer4_out_36_V <= ((layer4_out_36_V_full_n and ap_channel_done_layer4_out_36_V) or ap_sync_reg_channel_write_layer4_out_36_V);
    ap_sync_channel_write_layer4_out_37_V <= ((layer4_out_37_V_full_n and ap_channel_done_layer4_out_37_V) or ap_sync_reg_channel_write_layer4_out_37_V);
    ap_sync_channel_write_layer4_out_38_V <= ((layer4_out_38_V_full_n and ap_channel_done_layer4_out_38_V) or ap_sync_reg_channel_write_layer4_out_38_V);
    ap_sync_channel_write_layer4_out_39_V <= ((layer4_out_39_V_full_n and ap_channel_done_layer4_out_39_V) or ap_sync_reg_channel_write_layer4_out_39_V);
    ap_sync_channel_write_layer4_out_3_V <= ((layer4_out_3_V_full_n and ap_channel_done_layer4_out_3_V) or ap_sync_reg_channel_write_layer4_out_3_V);
    ap_sync_channel_write_layer4_out_40_V <= ((layer4_out_40_V_full_n and ap_channel_done_layer4_out_40_V) or ap_sync_reg_channel_write_layer4_out_40_V);
    ap_sync_channel_write_layer4_out_41_V <= ((layer4_out_41_V_full_n and ap_channel_done_layer4_out_41_V) or ap_sync_reg_channel_write_layer4_out_41_V);
    ap_sync_channel_write_layer4_out_42_V <= ((layer4_out_42_V_full_n and ap_channel_done_layer4_out_42_V) or ap_sync_reg_channel_write_layer4_out_42_V);
    ap_sync_channel_write_layer4_out_43_V <= ((layer4_out_43_V_full_n and ap_channel_done_layer4_out_43_V) or ap_sync_reg_channel_write_layer4_out_43_V);
    ap_sync_channel_write_layer4_out_44_V <= ((layer4_out_44_V_full_n and ap_channel_done_layer4_out_44_V) or ap_sync_reg_channel_write_layer4_out_44_V);
    ap_sync_channel_write_layer4_out_45_V <= ((layer4_out_45_V_full_n and ap_channel_done_layer4_out_45_V) or ap_sync_reg_channel_write_layer4_out_45_V);
    ap_sync_channel_write_layer4_out_46_V <= ((layer4_out_46_V_full_n and ap_channel_done_layer4_out_46_V) or ap_sync_reg_channel_write_layer4_out_46_V);
    ap_sync_channel_write_layer4_out_47_V <= ((layer4_out_47_V_full_n and ap_channel_done_layer4_out_47_V) or ap_sync_reg_channel_write_layer4_out_47_V);
    ap_sync_channel_write_layer4_out_48_V <= ((layer4_out_48_V_full_n and ap_channel_done_layer4_out_48_V) or ap_sync_reg_channel_write_layer4_out_48_V);
    ap_sync_channel_write_layer4_out_49_V <= ((layer4_out_49_V_full_n and ap_channel_done_layer4_out_49_V) or ap_sync_reg_channel_write_layer4_out_49_V);
    ap_sync_channel_write_layer4_out_4_V <= ((layer4_out_4_V_full_n and ap_channel_done_layer4_out_4_V) or ap_sync_reg_channel_write_layer4_out_4_V);
    ap_sync_channel_write_layer4_out_50_V <= ((layer4_out_50_V_full_n and ap_channel_done_layer4_out_50_V) or ap_sync_reg_channel_write_layer4_out_50_V);
    ap_sync_channel_write_layer4_out_51_V <= ((layer4_out_51_V_full_n and ap_channel_done_layer4_out_51_V) or ap_sync_reg_channel_write_layer4_out_51_V);
    ap_sync_channel_write_layer4_out_52_V <= ((layer4_out_52_V_full_n and ap_channel_done_layer4_out_52_V) or ap_sync_reg_channel_write_layer4_out_52_V);
    ap_sync_channel_write_layer4_out_53_V <= ((layer4_out_53_V_full_n and ap_channel_done_layer4_out_53_V) or ap_sync_reg_channel_write_layer4_out_53_V);
    ap_sync_channel_write_layer4_out_54_V <= ((layer4_out_54_V_full_n and ap_channel_done_layer4_out_54_V) or ap_sync_reg_channel_write_layer4_out_54_V);
    ap_sync_channel_write_layer4_out_55_V <= ((layer4_out_55_V_full_n and ap_channel_done_layer4_out_55_V) or ap_sync_reg_channel_write_layer4_out_55_V);
    ap_sync_channel_write_layer4_out_56_V <= ((layer4_out_56_V_full_n and ap_channel_done_layer4_out_56_V) or ap_sync_reg_channel_write_layer4_out_56_V);
    ap_sync_channel_write_layer4_out_57_V <= ((layer4_out_57_V_full_n and ap_channel_done_layer4_out_57_V) or ap_sync_reg_channel_write_layer4_out_57_V);
    ap_sync_channel_write_layer4_out_58_V <= ((layer4_out_58_V_full_n and ap_channel_done_layer4_out_58_V) or ap_sync_reg_channel_write_layer4_out_58_V);
    ap_sync_channel_write_layer4_out_59_V <= ((layer4_out_59_V_full_n and ap_channel_done_layer4_out_59_V) or ap_sync_reg_channel_write_layer4_out_59_V);
    ap_sync_channel_write_layer4_out_5_V <= ((layer4_out_5_V_full_n and ap_channel_done_layer4_out_5_V) or ap_sync_reg_channel_write_layer4_out_5_V);
    ap_sync_channel_write_layer4_out_60_V <= ((layer4_out_60_V_full_n and ap_channel_done_layer4_out_60_V) or ap_sync_reg_channel_write_layer4_out_60_V);
    ap_sync_channel_write_layer4_out_61_V <= ((layer4_out_61_V_full_n and ap_channel_done_layer4_out_61_V) or ap_sync_reg_channel_write_layer4_out_61_V);
    ap_sync_channel_write_layer4_out_62_V <= ((layer4_out_62_V_full_n and ap_channel_done_layer4_out_62_V) or ap_sync_reg_channel_write_layer4_out_62_V);
    ap_sync_channel_write_layer4_out_63_V <= ((layer4_out_63_V_full_n and ap_channel_done_layer4_out_63_V) or ap_sync_reg_channel_write_layer4_out_63_V);
    ap_sync_channel_write_layer4_out_64_V <= ((layer4_out_64_V_full_n and ap_channel_done_layer4_out_64_V) or ap_sync_reg_channel_write_layer4_out_64_V);
    ap_sync_channel_write_layer4_out_65_V <= ((layer4_out_65_V_full_n and ap_channel_done_layer4_out_65_V) or ap_sync_reg_channel_write_layer4_out_65_V);
    ap_sync_channel_write_layer4_out_66_V <= ((layer4_out_66_V_full_n and ap_channel_done_layer4_out_66_V) or ap_sync_reg_channel_write_layer4_out_66_V);
    ap_sync_channel_write_layer4_out_67_V <= ((layer4_out_67_V_full_n and ap_channel_done_layer4_out_67_V) or ap_sync_reg_channel_write_layer4_out_67_V);
    ap_sync_channel_write_layer4_out_68_V <= ((layer4_out_68_V_full_n and ap_channel_done_layer4_out_68_V) or ap_sync_reg_channel_write_layer4_out_68_V);
    ap_sync_channel_write_layer4_out_69_V <= ((layer4_out_69_V_full_n and ap_channel_done_layer4_out_69_V) or ap_sync_reg_channel_write_layer4_out_69_V);
    ap_sync_channel_write_layer4_out_6_V <= ((layer4_out_6_V_full_n and ap_channel_done_layer4_out_6_V) or ap_sync_reg_channel_write_layer4_out_6_V);
    ap_sync_channel_write_layer4_out_70_V <= ((layer4_out_70_V_full_n and ap_channel_done_layer4_out_70_V) or ap_sync_reg_channel_write_layer4_out_70_V);
    ap_sync_channel_write_layer4_out_71_V <= ((layer4_out_71_V_full_n and ap_channel_done_layer4_out_71_V) or ap_sync_reg_channel_write_layer4_out_71_V);
    ap_sync_channel_write_layer4_out_72_V <= ((layer4_out_72_V_full_n and ap_channel_done_layer4_out_72_V) or ap_sync_reg_channel_write_layer4_out_72_V);
    ap_sync_channel_write_layer4_out_73_V <= ((layer4_out_73_V_full_n and ap_channel_done_layer4_out_73_V) or ap_sync_reg_channel_write_layer4_out_73_V);
    ap_sync_channel_write_layer4_out_74_V <= ((layer4_out_74_V_full_n and ap_channel_done_layer4_out_74_V) or ap_sync_reg_channel_write_layer4_out_74_V);
    ap_sync_channel_write_layer4_out_75_V <= ((layer4_out_75_V_full_n and ap_channel_done_layer4_out_75_V) or ap_sync_reg_channel_write_layer4_out_75_V);
    ap_sync_channel_write_layer4_out_76_V <= ((layer4_out_76_V_full_n and ap_channel_done_layer4_out_76_V) or ap_sync_reg_channel_write_layer4_out_76_V);
    ap_sync_channel_write_layer4_out_77_V <= ((layer4_out_77_V_full_n and ap_channel_done_layer4_out_77_V) or ap_sync_reg_channel_write_layer4_out_77_V);
    ap_sync_channel_write_layer4_out_78_V <= ((layer4_out_78_V_full_n and ap_channel_done_layer4_out_78_V) or ap_sync_reg_channel_write_layer4_out_78_V);
    ap_sync_channel_write_layer4_out_79_V <= ((layer4_out_79_V_full_n and ap_channel_done_layer4_out_79_V) or ap_sync_reg_channel_write_layer4_out_79_V);
    ap_sync_channel_write_layer4_out_7_V <= ((layer4_out_7_V_full_n and ap_channel_done_layer4_out_7_V) or ap_sync_reg_channel_write_layer4_out_7_V);
    ap_sync_channel_write_layer4_out_80_V <= ((layer4_out_80_V_full_n and ap_channel_done_layer4_out_80_V) or ap_sync_reg_channel_write_layer4_out_80_V);
    ap_sync_channel_write_layer4_out_81_V <= ((layer4_out_81_V_full_n and ap_channel_done_layer4_out_81_V) or ap_sync_reg_channel_write_layer4_out_81_V);
    ap_sync_channel_write_layer4_out_82_V <= ((layer4_out_82_V_full_n and ap_channel_done_layer4_out_82_V) or ap_sync_reg_channel_write_layer4_out_82_V);
    ap_sync_channel_write_layer4_out_83_V <= ((layer4_out_83_V_full_n and ap_channel_done_layer4_out_83_V) or ap_sync_reg_channel_write_layer4_out_83_V);
    ap_sync_channel_write_layer4_out_84_V <= ((layer4_out_84_V_full_n and ap_channel_done_layer4_out_84_V) or ap_sync_reg_channel_write_layer4_out_84_V);
    ap_sync_channel_write_layer4_out_85_V <= ((layer4_out_85_V_full_n and ap_channel_done_layer4_out_85_V) or ap_sync_reg_channel_write_layer4_out_85_V);
    ap_sync_channel_write_layer4_out_86_V <= ((layer4_out_86_V_full_n and ap_channel_done_layer4_out_86_V) or ap_sync_reg_channel_write_layer4_out_86_V);
    ap_sync_channel_write_layer4_out_87_V <= ((layer4_out_87_V_full_n and ap_channel_done_layer4_out_87_V) or ap_sync_reg_channel_write_layer4_out_87_V);
    ap_sync_channel_write_layer4_out_88_V <= ((layer4_out_88_V_full_n and ap_channel_done_layer4_out_88_V) or ap_sync_reg_channel_write_layer4_out_88_V);
    ap_sync_channel_write_layer4_out_89_V <= ((layer4_out_89_V_full_n and ap_channel_done_layer4_out_89_V) or ap_sync_reg_channel_write_layer4_out_89_V);
    ap_sync_channel_write_layer4_out_8_V <= ((layer4_out_8_V_full_n and ap_channel_done_layer4_out_8_V) or ap_sync_reg_channel_write_layer4_out_8_V);
    ap_sync_channel_write_layer4_out_90_V <= ((layer4_out_90_V_full_n and ap_channel_done_layer4_out_90_V) or ap_sync_reg_channel_write_layer4_out_90_V);
    ap_sync_channel_write_layer4_out_91_V <= ((layer4_out_91_V_full_n and ap_channel_done_layer4_out_91_V) or ap_sync_reg_channel_write_layer4_out_91_V);
    ap_sync_channel_write_layer4_out_92_V <= ((layer4_out_92_V_full_n and ap_channel_done_layer4_out_92_V) or ap_sync_reg_channel_write_layer4_out_92_V);
    ap_sync_channel_write_layer4_out_93_V <= ((layer4_out_93_V_full_n and ap_channel_done_layer4_out_93_V) or ap_sync_reg_channel_write_layer4_out_93_V);
    ap_sync_channel_write_layer4_out_94_V <= ((layer4_out_94_V_full_n and ap_channel_done_layer4_out_94_V) or ap_sync_reg_channel_write_layer4_out_94_V);
    ap_sync_channel_write_layer4_out_95_V <= ((layer4_out_95_V_full_n and ap_channel_done_layer4_out_95_V) or ap_sync_reg_channel_write_layer4_out_95_V);
    ap_sync_channel_write_layer4_out_96_V <= ((layer4_out_96_V_full_n and ap_channel_done_layer4_out_96_V) or ap_sync_reg_channel_write_layer4_out_96_V);
    ap_sync_channel_write_layer4_out_97_V <= ((layer4_out_97_V_full_n and ap_channel_done_layer4_out_97_V) or ap_sync_reg_channel_write_layer4_out_97_V);
    ap_sync_channel_write_layer4_out_98_V <= ((layer4_out_98_V_full_n and ap_channel_done_layer4_out_98_V) or ap_sync_reg_channel_write_layer4_out_98_V);
    ap_sync_channel_write_layer4_out_99_V <= ((layer4_out_99_V_full_n and ap_channel_done_layer4_out_99_V) or ap_sync_reg_channel_write_layer4_out_99_V);
    ap_sync_channel_write_layer4_out_9_V <= ((layer4_out_9_V_full_n and ap_channel_done_layer4_out_9_V) or ap_sync_reg_channel_write_layer4_out_9_V);
    ap_sync_channel_write_layer5_out_0_V <= ((layer5_out_0_V_full_n and ap_channel_done_layer5_out_0_V) or ap_sync_reg_channel_write_layer5_out_0_V);
    ap_sync_channel_write_layer5_out_1_V <= ((layer5_out_1_V_full_n and ap_channel_done_layer5_out_1_V) or ap_sync_reg_channel_write_layer5_out_1_V);
    ap_sync_channel_write_layer5_out_2_V <= ((layer5_out_2_V_full_n and ap_channel_done_layer5_out_2_V) or ap_sync_reg_channel_write_layer5_out_2_V);
    ap_sync_channel_write_layer5_out_3_V <= ((layer5_out_3_V_full_n and ap_channel_done_layer5_out_3_V) or ap_sync_reg_channel_write_layer5_out_3_V);
    ap_sync_channel_write_layer5_out_4_V <= ((layer5_out_4_V_full_n and ap_channel_done_layer5_out_4_V) or ap_sync_reg_channel_write_layer5_out_4_V);
    ap_sync_channel_write_layer5_out_5_V <= ((layer5_out_5_V_full_n and ap_channel_done_layer5_out_5_V) or ap_sync_reg_channel_write_layer5_out_5_V);
    ap_sync_channel_write_layer5_out_6_V <= ((layer5_out_6_V_full_n and ap_channel_done_layer5_out_6_V) or ap_sync_reg_channel_write_layer5_out_6_V);
    ap_sync_channel_write_layer5_out_7_V <= ((layer5_out_7_V_full_n and ap_channel_done_layer5_out_7_V) or ap_sync_reg_channel_write_layer5_out_7_V);
    ap_sync_channel_write_layer5_out_8_V <= ((layer5_out_8_V_full_n and ap_channel_done_layer5_out_8_V) or ap_sync_reg_channel_write_layer5_out_8_V);
    ap_sync_channel_write_layer5_out_9_V <= ((layer5_out_9_V_full_n and ap_channel_done_layer5_out_9_V) or ap_sync_reg_channel_write_layer5_out_9_V);
    ap_sync_continue <= ap_sync_done;
    ap_sync_done <= (softmax_U0_ap_done and Block_proc_U0_ap_done);
    ap_sync_myproject_entry3_U0_ap_ready <= (myproject_entry3_U0_ap_ready or ap_sync_reg_myproject_entry3_U0_ap_ready);
    ap_sync_ready <= (ap_sync_myproject_entry3_U0_ap_ready and ap_sync_Block_proc_U0_ap_ready);
    const_size_in_1 <= Block_proc_U0_const_size_in_1;
    const_size_in_1_ap_vld <= Block_proc_U0_const_size_in_1_ap_vld;
    const_size_out_1 <= Block_proc_U0_const_size_out_1;
    const_size_out_1_ap_vld <= Block_proc_U0_const_size_out_1_ap_vld;
    dense_large_1_U0_ap_continue <= (ap_sync_channel_write_layer5_out_9_V and ap_sync_channel_write_layer5_out_8_V and ap_sync_channel_write_layer5_out_7_V and ap_sync_channel_write_layer5_out_6_V and ap_sync_channel_write_layer5_out_5_V and ap_sync_channel_write_layer5_out_4_V and ap_sync_channel_write_layer5_out_3_V and ap_sync_channel_write_layer5_out_2_V and ap_sync_channel_write_layer5_out_1_V and ap_sync_channel_write_layer5_out_0_V);
    dense_large_1_U0_ap_start <= (layer4_out_9_V_empty_n and layer4_out_99_V_empty_n and layer4_out_98_V_empty_n and layer4_out_97_V_empty_n and layer4_out_96_V_empty_n and layer4_out_95_V_empty_n and layer4_out_94_V_empty_n and layer4_out_93_V_empty_n and layer4_out_92_V_empty_n and layer4_out_91_V_empty_n and layer4_out_90_V_empty_n and layer4_out_8_V_empty_n and layer4_out_89_V_empty_n and layer4_out_88_V_empty_n and layer4_out_87_V_empty_n and layer4_out_86_V_empty_n and layer4_out_85_V_empty_n and layer4_out_84_V_empty_n and layer4_out_83_V_empty_n and layer4_out_82_V_empty_n and layer4_out_81_V_empty_n and layer4_out_80_V_empty_n and layer4_out_7_V_empty_n and layer4_out_79_V_empty_n and layer4_out_78_V_empty_n and layer4_out_77_V_empty_n and layer4_out_76_V_empty_n and layer4_out_75_V_empty_n and layer4_out_74_V_empty_n and layer4_out_73_V_empty_n and layer4_out_72_V_empty_n and layer4_out_71_V_empty_n and layer4_out_70_V_empty_n and layer4_out_6_V_empty_n and layer4_out_69_V_empty_n and layer4_out_68_V_empty_n and layer4_out_67_V_empty_n and layer4_out_66_V_empty_n and layer4_out_65_V_empty_n and layer4_out_64_V_empty_n and layer4_out_63_V_empty_n and layer4_out_62_V_empty_n and layer4_out_61_V_empty_n and layer4_out_60_V_empty_n and layer4_out_5_V_empty_n and layer4_out_59_V_empty_n and layer4_out_58_V_empty_n and layer4_out_57_V_empty_n and layer4_out_56_V_empty_n and layer4_out_55_V_empty_n and layer4_out_54_V_empty_n and layer4_out_53_V_empty_n and layer4_out_52_V_empty_n and layer4_out_51_V_empty_n and layer4_out_50_V_empty_n and layer4_out_4_V_empty_n and layer4_out_49_V_empty_n and layer4_out_48_V_empty_n and layer4_out_47_V_empty_n and layer4_out_46_V_empty_n and layer4_out_45_V_empty_n and layer4_out_44_V_empty_n and layer4_out_43_V_empty_n and layer4_out_42_V_empty_n and layer4_out_41_V_empty_n and layer4_out_40_V_empty_n and layer4_out_3_V_empty_n and layer4_out_39_V_empty_n and layer4_out_38_V_empty_n and layer4_out_37_V_empty_n and layer4_out_36_V_empty_n and layer4_out_35_V_empty_n and layer4_out_34_V_empty_n and layer4_out_33_V_empty_n and layer4_out_32_V_empty_n and layer4_out_31_V_empty_n and layer4_out_30_V_empty_n and layer4_out_2_V_empty_n and layer4_out_29_V_empty_n and layer4_out_28_V_empty_n and layer4_out_27_V_empty_n and layer4_out_26_V_empty_n and layer4_out_25_V_empty_n and layer4_out_24_V_empty_n and layer4_out_23_V_empty_n and layer4_out_22_V_empty_n and layer4_out_21_V_empty_n and layer4_out_20_V_empty_n and layer4_out_1_V_empty_n and layer4_out_19_V_empty_n and layer4_out_18_V_empty_n and layer4_out_17_V_empty_n and layer4_out_16_V_empty_n and layer4_out_15_V_empty_n and layer4_out_14_V_empty_n and layer4_out_13_V_empty_n and layer4_out_12_V_empty_n and layer4_out_11_V_empty_n and layer4_out_10_V_empty_n and layer4_out_0_V_empty_n);
    dense_large_1_U0_start_full_n <= ap_const_logic_1;
    dense_large_1_U0_start_write <= ap_const_logic_0;
    dense_large_U0_ap_continue <= (ap_sync_channel_write_layer2_out_9_V and ap_sync_channel_write_layer2_out_99_V and ap_sync_channel_write_layer2_out_98_V and ap_sync_channel_write_layer2_out_97_V and ap_sync_channel_write_layer2_out_96_V and ap_sync_channel_write_layer2_out_95_V and ap_sync_channel_write_layer2_out_94_V and ap_sync_channel_write_layer2_out_93_V and ap_sync_channel_write_layer2_out_92_V and ap_sync_channel_write_layer2_out_91_V and ap_sync_channel_write_layer2_out_90_V and ap_sync_channel_write_layer2_out_8_V and ap_sync_channel_write_layer2_out_89_V and ap_sync_channel_write_layer2_out_88_V and ap_sync_channel_write_layer2_out_87_V and ap_sync_channel_write_layer2_out_86_V and ap_sync_channel_write_layer2_out_85_V and ap_sync_channel_write_layer2_out_84_V and ap_sync_channel_write_layer2_out_83_V and ap_sync_channel_write_layer2_out_82_V and ap_sync_channel_write_layer2_out_81_V and ap_sync_channel_write_layer2_out_80_V and ap_sync_channel_write_layer2_out_7_V and ap_sync_channel_write_layer2_out_79_V and ap_sync_channel_write_layer2_out_78_V and ap_sync_channel_write_layer2_out_77_V and ap_sync_channel_write_layer2_out_76_V and ap_sync_channel_write_layer2_out_75_V and ap_sync_channel_write_layer2_out_74_V and ap_sync_channel_write_layer2_out_73_V and ap_sync_channel_write_layer2_out_72_V and ap_sync_channel_write_layer2_out_71_V and ap_sync_channel_write_layer2_out_70_V and ap_sync_channel_write_layer2_out_6_V and ap_sync_channel_write_layer2_out_69_V and ap_sync_channel_write_layer2_out_68_V and ap_sync_channel_write_layer2_out_67_V and ap_sync_channel_write_layer2_out_66_V and ap_sync_channel_write_layer2_out_65_V and ap_sync_channel_write_layer2_out_64_V and ap_sync_channel_write_layer2_out_63_V and ap_sync_channel_write_layer2_out_62_V and ap_sync_channel_write_layer2_out_61_V and ap_sync_channel_write_layer2_out_60_V and ap_sync_channel_write_layer2_out_5_V and ap_sync_channel_write_layer2_out_59_V and ap_sync_channel_write_layer2_out_58_V and ap_sync_channel_write_layer2_out_57_V and ap_sync_channel_write_layer2_out_56_V and ap_sync_channel_write_layer2_out_55_V and ap_sync_channel_write_layer2_out_54_V and ap_sync_channel_write_layer2_out_53_V and ap_sync_channel_write_layer2_out_52_V and ap_sync_channel_write_layer2_out_51_V and ap_sync_channel_write_layer2_out_50_V and ap_sync_channel_write_layer2_out_4_V and ap_sync_channel_write_layer2_out_49_V and ap_sync_channel_write_layer2_out_48_V and ap_sync_channel_write_layer2_out_47_V and ap_sync_channel_write_layer2_out_46_V and ap_sync_channel_write_layer2_out_45_V and ap_sync_channel_write_layer2_out_44_V and ap_sync_channel_write_layer2_out_43_V and ap_sync_channel_write_layer2_out_42_V and ap_sync_channel_write_layer2_out_41_V and ap_sync_channel_write_layer2_out_40_V and ap_sync_channel_write_layer2_out_3_V and ap_sync_channel_write_layer2_out_39_V and ap_sync_channel_write_layer2_out_38_V and ap_sync_channel_write_layer2_out_37_V and ap_sync_channel_write_layer2_out_36_V and ap_sync_channel_write_layer2_out_35_V and ap_sync_channel_write_layer2_out_34_V and ap_sync_channel_write_layer2_out_33_V and ap_sync_channel_write_layer2_out_32_V and ap_sync_channel_write_layer2_out_31_V and ap_sync_channel_write_layer2_out_30_V and ap_sync_channel_write_layer2_out_2_V and ap_sync_channel_write_layer2_out_29_V and ap_sync_channel_write_layer2_out_28_V and ap_sync_channel_write_layer2_out_27_V and ap_sync_channel_write_layer2_out_26_V and ap_sync_channel_write_layer2_out_25_V and ap_sync_channel_write_layer2_out_24_V and ap_sync_channel_write_layer2_out_23_V and ap_sync_channel_write_layer2_out_22_V and ap_sync_channel_write_layer2_out_21_V and ap_sync_channel_write_layer2_out_20_V and ap_sync_channel_write_layer2_out_1_V and ap_sync_channel_write_layer2_out_19_V and ap_sync_channel_write_layer2_out_18_V and ap_sync_channel_write_layer2_out_17_V and ap_sync_channel_write_layer2_out_16_V and ap_sync_channel_write_layer2_out_15_V and ap_sync_channel_write_layer2_out_14_V and ap_sync_channel_write_layer2_out_13_V and ap_sync_channel_write_layer2_out_12_V and ap_sync_channel_write_layer2_out_11_V and ap_sync_channel_write_layer2_out_10_V and ap_sync_channel_write_layer2_out_0_V);
    dense_large_U0_ap_start <= start_for_dense_large_U0_empty_n;
    dense_large_U0_start_full_n <= ap_const_logic_1;
    dense_large_U0_start_write <= ap_const_logic_0;
    layer7_out_0_V <= softmax_U0_res_0_V;
    layer7_out_0_V_ap_vld <= softmax_U0_res_0_V_ap_vld;
    layer7_out_1_V <= softmax_U0_res_1_V;
    layer7_out_1_V_ap_vld <= softmax_U0_res_1_V_ap_vld;
    layer7_out_2_V <= softmax_U0_res_2_V;
    layer7_out_2_V_ap_vld <= softmax_U0_res_2_V_ap_vld;
    layer7_out_3_V <= softmax_U0_res_3_V;
    layer7_out_3_V_ap_vld <= softmax_U0_res_3_V_ap_vld;
    layer7_out_4_V <= softmax_U0_res_4_V;
    layer7_out_4_V_ap_vld <= softmax_U0_res_4_V_ap_vld;
    layer7_out_5_V <= softmax_U0_res_5_V;
    layer7_out_5_V_ap_vld <= softmax_U0_res_5_V_ap_vld;
    layer7_out_6_V <= softmax_U0_res_6_V;
    layer7_out_6_V_ap_vld <= softmax_U0_res_6_V_ap_vld;
    layer7_out_7_V <= softmax_U0_res_7_V;
    layer7_out_7_V_ap_vld <= softmax_U0_res_7_V_ap_vld;
    layer7_out_8_V <= softmax_U0_res_8_V;
    layer7_out_8_V_ap_vld <= softmax_U0_res_8_V_ap_vld;
    layer7_out_9_V <= softmax_U0_res_9_V;
    layer7_out_9_V_ap_vld <= softmax_U0_res_9_V_ap_vld;
    myproject_entry111_U0_ap_continue <= ap_const_logic_1;
    myproject_entry111_U0_ap_start <= start_for_myproject_entry111_U0_empty_n;
    myproject_entry3_U0_ap_continue <= ap_const_logic_1;
    myproject_entry3_U0_ap_start <= ((ap_sync_reg_myproject_entry3_U0_ap_ready xor ap_const_logic_1) and ap_start);
    relu_U0_ap_continue <= (ap_sync_channel_write_layer4_out_9_V and ap_sync_channel_write_layer4_out_99_V and ap_sync_channel_write_layer4_out_98_V and ap_sync_channel_write_layer4_out_97_V and ap_sync_channel_write_layer4_out_96_V and ap_sync_channel_write_layer4_out_95_V and ap_sync_channel_write_layer4_out_94_V and ap_sync_channel_write_layer4_out_93_V and ap_sync_channel_write_layer4_out_92_V and ap_sync_channel_write_layer4_out_91_V and ap_sync_channel_write_layer4_out_90_V and ap_sync_channel_write_layer4_out_8_V and ap_sync_channel_write_layer4_out_89_V and ap_sync_channel_write_layer4_out_88_V and ap_sync_channel_write_layer4_out_87_V and ap_sync_channel_write_layer4_out_86_V and ap_sync_channel_write_layer4_out_85_V and ap_sync_channel_write_layer4_out_84_V and ap_sync_channel_write_layer4_out_83_V and ap_sync_channel_write_layer4_out_82_V and ap_sync_channel_write_layer4_out_81_V and ap_sync_channel_write_layer4_out_80_V and ap_sync_channel_write_layer4_out_7_V and ap_sync_channel_write_layer4_out_79_V and ap_sync_channel_write_layer4_out_78_V and ap_sync_channel_write_layer4_out_77_V and ap_sync_channel_write_layer4_out_76_V and ap_sync_channel_write_layer4_out_75_V and ap_sync_channel_write_layer4_out_74_V and ap_sync_channel_write_layer4_out_73_V and ap_sync_channel_write_layer4_out_72_V and ap_sync_channel_write_layer4_out_71_V and ap_sync_channel_write_layer4_out_70_V and ap_sync_channel_write_layer4_out_6_V and ap_sync_channel_write_layer4_out_69_V and ap_sync_channel_write_layer4_out_68_V and ap_sync_channel_write_layer4_out_67_V and ap_sync_channel_write_layer4_out_66_V and ap_sync_channel_write_layer4_out_65_V and ap_sync_channel_write_layer4_out_64_V and ap_sync_channel_write_layer4_out_63_V and ap_sync_channel_write_layer4_out_62_V and ap_sync_channel_write_layer4_out_61_V and ap_sync_channel_write_layer4_out_60_V and ap_sync_channel_write_layer4_out_5_V and ap_sync_channel_write_layer4_out_59_V and ap_sync_channel_write_layer4_out_58_V and ap_sync_channel_write_layer4_out_57_V and ap_sync_channel_write_layer4_out_56_V and ap_sync_channel_write_layer4_out_55_V and ap_sync_channel_write_layer4_out_54_V and ap_sync_channel_write_layer4_out_53_V and ap_sync_channel_write_layer4_out_52_V and ap_sync_channel_write_layer4_out_51_V and ap_sync_channel_write_layer4_out_50_V and ap_sync_channel_write_layer4_out_4_V and ap_sync_channel_write_layer4_out_49_V and ap_sync_channel_write_layer4_out_48_V and ap_sync_channel_write_layer4_out_47_V and ap_sync_channel_write_layer4_out_46_V and ap_sync_channel_write_layer4_out_45_V and ap_sync_channel_write_layer4_out_44_V and ap_sync_channel_write_layer4_out_43_V and ap_sync_channel_write_layer4_out_42_V and ap_sync_channel_write_layer4_out_41_V and ap_sync_channel_write_layer4_out_40_V and ap_sync_channel_write_layer4_out_3_V and ap_sync_channel_write_layer4_out_39_V and ap_sync_channel_write_layer4_out_38_V and ap_sync_channel_write_layer4_out_37_V and ap_sync_channel_write_layer4_out_36_V and ap_sync_channel_write_layer4_out_35_V and ap_sync_channel_write_layer4_out_34_V and ap_sync_channel_write_layer4_out_33_V and ap_sync_channel_write_layer4_out_32_V and ap_sync_channel_write_layer4_out_31_V and ap_sync_channel_write_layer4_out_30_V and ap_sync_channel_write_layer4_out_2_V and ap_sync_channel_write_layer4_out_29_V and ap_sync_channel_write_layer4_out_28_V and ap_sync_channel_write_layer4_out_27_V and ap_sync_channel_write_layer4_out_26_V and ap_sync_channel_write_layer4_out_25_V and ap_sync_channel_write_layer4_out_24_V and ap_sync_channel_write_layer4_out_23_V and ap_sync_channel_write_layer4_out_22_V and ap_sync_channel_write_layer4_out_21_V and ap_sync_channel_write_layer4_out_20_V and ap_sync_channel_write_layer4_out_1_V and ap_sync_channel_write_layer4_out_19_V and ap_sync_channel_write_layer4_out_18_V and ap_sync_channel_write_layer4_out_17_V and ap_sync_channel_write_layer4_out_16_V and ap_sync_channel_write_layer4_out_15_V and ap_sync_channel_write_layer4_out_14_V and ap_sync_channel_write_layer4_out_13_V and ap_sync_channel_write_layer4_out_12_V and ap_sync_channel_write_layer4_out_11_V and ap_sync_channel_write_layer4_out_10_V and ap_sync_channel_write_layer4_out_0_V);
    relu_U0_ap_start <= (layer2_out_9_V_empty_n and layer2_out_99_V_empty_n and layer2_out_98_V_empty_n and layer2_out_97_V_empty_n and layer2_out_96_V_empty_n and layer2_out_95_V_empty_n and layer2_out_94_V_empty_n and layer2_out_93_V_empty_n and layer2_out_92_V_empty_n and layer2_out_91_V_empty_n and layer2_out_90_V_empty_n and layer2_out_8_V_empty_n and layer2_out_89_V_empty_n and layer2_out_88_V_empty_n and layer2_out_87_V_empty_n and layer2_out_86_V_empty_n and layer2_out_85_V_empty_n and layer2_out_84_V_empty_n and layer2_out_83_V_empty_n and layer2_out_82_V_empty_n and layer2_out_81_V_empty_n and layer2_out_80_V_empty_n and layer2_out_7_V_empty_n and layer2_out_79_V_empty_n and layer2_out_78_V_empty_n and layer2_out_77_V_empty_n and layer2_out_76_V_empty_n and layer2_out_75_V_empty_n and layer2_out_74_V_empty_n and layer2_out_73_V_empty_n and layer2_out_72_V_empty_n and layer2_out_71_V_empty_n and layer2_out_70_V_empty_n and layer2_out_6_V_empty_n and layer2_out_69_V_empty_n and layer2_out_68_V_empty_n and layer2_out_67_V_empty_n and layer2_out_66_V_empty_n and layer2_out_65_V_empty_n and layer2_out_64_V_empty_n and layer2_out_63_V_empty_n and layer2_out_62_V_empty_n and layer2_out_61_V_empty_n and layer2_out_60_V_empty_n and layer2_out_5_V_empty_n and layer2_out_59_V_empty_n and layer2_out_58_V_empty_n and layer2_out_57_V_empty_n and layer2_out_56_V_empty_n and layer2_out_55_V_empty_n and layer2_out_54_V_empty_n and layer2_out_53_V_empty_n and layer2_out_52_V_empty_n and layer2_out_51_V_empty_n and layer2_out_50_V_empty_n and layer2_out_4_V_empty_n and layer2_out_49_V_empty_n and layer2_out_48_V_empty_n and layer2_out_47_V_empty_n and layer2_out_46_V_empty_n and layer2_out_45_V_empty_n and layer2_out_44_V_empty_n and layer2_out_43_V_empty_n and layer2_out_42_V_empty_n and layer2_out_41_V_empty_n and layer2_out_40_V_empty_n and layer2_out_3_V_empty_n and layer2_out_39_V_empty_n and layer2_out_38_V_empty_n and layer2_out_37_V_empty_n and layer2_out_36_V_empty_n and layer2_out_35_V_empty_n and layer2_out_34_V_empty_n and layer2_out_33_V_empty_n and layer2_out_32_V_empty_n and layer2_out_31_V_empty_n and layer2_out_30_V_empty_n and layer2_out_2_V_empty_n and layer2_out_29_V_empty_n and layer2_out_28_V_empty_n and layer2_out_27_V_empty_n and layer2_out_26_V_empty_n and layer2_out_25_V_empty_n and layer2_out_24_V_empty_n and layer2_out_23_V_empty_n and layer2_out_22_V_empty_n and layer2_out_21_V_empty_n and layer2_out_20_V_empty_n and layer2_out_1_V_empty_n and layer2_out_19_V_empty_n and layer2_out_18_V_empty_n and layer2_out_17_V_empty_n and layer2_out_16_V_empty_n and layer2_out_15_V_empty_n and layer2_out_14_V_empty_n and layer2_out_13_V_empty_n and layer2_out_12_V_empty_n and layer2_out_11_V_empty_n and layer2_out_10_V_empty_n and layer2_out_0_V_empty_n);
    relu_U0_start_full_n <= ap_const_logic_1;
    relu_U0_start_write <= ap_const_logic_0;
    softmax_U0_ap_continue <= ap_sync_done;
    softmax_U0_ap_start <= (layer5_out_9_V_empty_n and layer5_out_8_V_empty_n and layer5_out_7_V_empty_n and layer5_out_6_V_empty_n and layer5_out_5_V_empty_n and layer5_out_4_V_empty_n and layer5_out_3_V_empty_n and layer5_out_2_V_empty_n and layer5_out_1_V_empty_n and layer5_out_0_V_empty_n);
    softmax_U0_start_full_n <= ap_const_logic_1;
    softmax_U0_start_write <= ap_const_logic_0;
    start_for_dense_large_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_myproject_entry111_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
