
---------- Begin Simulation Statistics ----------
final_tick                               1257439864000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703512                       # Number of bytes of host memory used
host_op_rate                                    65346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22049.91                       # Real time elapsed on the host
host_tick_rate                               57026992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436666035                       # Number of instructions simulated
sim_ops                                    1440869790                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.257440                       # Number of seconds simulated
sim_ticks                                1257439864000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.324996                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177006561                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           202698620                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13398724                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        272433558                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21613713                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23071633                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1457920                       # Number of indirect misses.
system.cpu0.branchPred.lookups              345044998                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187764                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100282                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8739998                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548103                       # Number of branches committed
system.cpu0.commit.bw_lim_events             34590622                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309753                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63526631                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316562352                       # Number of instructions committed
system.cpu0.commit.committedOps            1318665928                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2337630412                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.564104                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304744                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1678086594     71.79%     71.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    408874436     17.49%     89.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85852289      3.67%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     88440144      3.78%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25017103      1.07%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8841512      0.38%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3728450      0.16%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4199262      0.18%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     34590622      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2337630412                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143826                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273933830                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172889                       # Number of loads committed
system.cpu0.commit.membars                    4203732                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203738      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742071538     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273163     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185822     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318665928                       # Class of committed instruction
system.cpu0.commit.refs                     558459009                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316562352                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318665928                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.906545                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.906545                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            414968507                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4710770                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176156607                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1403824188                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               944574013                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                977011590                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8751866                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8176857                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5813648                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  345044998                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                248243766                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1401766600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5017521                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          239                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1420913112                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               26821184                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137463                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         935942169                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         198620274                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.566082                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2351119624                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.605251                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877493                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1334198579     56.75%     56.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               753912695     32.07%     88.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               156353205      6.65%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89877458      3.82%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7742697      0.33%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4724820      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  104334      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101576      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104260      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2351119624                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      158965504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8856085                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               335885920                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545268                       # Inst execution rate
system.cpu0.iew.exec_refs                   586367602                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155919525                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              338997469                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            430653887                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106197                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3214460                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158023460                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1382123770                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430448077                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8979314                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1368669365                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1546876                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11474458                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8751866                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15593748                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       157535                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19821403                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32314                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12269                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4780200                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25480998                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4737340                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12269                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       723003                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8133082                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                573809205                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1357498124                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.902423                       # average fanout of values written-back
system.cpu0.iew.wb_producers                517818448                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.540818                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1357564762                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1679419516                       # number of integer regfile reads
system.cpu0.int_regfile_writes              875376885                       # number of integer regfile writes
system.cpu0.ipc                              0.524509                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524509                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205600      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            768938331     55.82%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11832994      0.86%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100427      0.15%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435064891     31.58%     88.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155506390     11.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1377648680                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                64                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2679523                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001945                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 400147     14.93%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1911626     71.34%     86.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               367748     13.72%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1376122554                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5109240590                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1357498077                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1445593427                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1375813681                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1377648680                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310089                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63457838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           144180                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           336                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25193103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2351119624                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.585954                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801733                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1345045311     57.21%     57.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          704322162     29.96%     87.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          250618033     10.66%     97.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39475877      1.68%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6994929      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3052055      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1036283      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             394660      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             180314      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2351119624                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.548845                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17930662                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1747818                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           430653887                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158023460                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2510085128                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4795099                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              370791096                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845205488                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14584096                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               956403226                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12794628                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                47516                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1711969142                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1394157350                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          904302232                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                969493046                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17318051                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8751866                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             45525945                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59096736                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1711969102                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        154445                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5880                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31742664                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5875                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3685208234                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2777892687                       # The number of ROB writes
system.cpu0.timesIdled                       29805625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.819734                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20352268                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24574177                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2752751                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30085348                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1055545                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1072195                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16650                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34631939                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48152                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1955131                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28126327                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3591307                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15108857                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120103683                       # Number of instructions committed
system.cpu1.commit.committedOps             122203862                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    438554191                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.278652                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.034768                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    387272566     88.31%     88.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25767479      5.88%     94.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9348558      2.13%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7344705      1.67%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2008440      0.46%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       722393      0.16%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2162230      0.49%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       336513      0.08%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3591307      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    438554191                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799029                       # Number of function calls committed.
system.cpu1.commit.int_insts                116640198                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30181345                       # Number of loads committed
system.cpu1.commit.membars                    4200125                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200125      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76693707     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32281345     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9028541      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122203862                       # Class of committed instruction
system.cpu1.commit.refs                      41309898                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120103683                       # Number of Instructions Simulated
system.cpu1.committedOps                    122203862                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.682572                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.682572                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            344974962                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               875580                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19449826                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             143960716                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23046252                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66675997                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1956272                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2058629                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5056111                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34631939                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21292744                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    416020515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               202753                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     149315755                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5507784                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078301                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22935186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21407813                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.337597                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         441709594                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.342796                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.766282                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               345523764     78.22%     78.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                60870101     13.78%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19539436      4.42%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12216727      2.77%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3044536      0.69%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  452156      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   62086      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     580      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     208      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           441709594                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         580884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2048579                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30263550                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.299822                       # Inst execution rate
system.cpu1.iew.exec_refs                    45427369                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11548915                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              282396476                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34639231                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100651                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1919380                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11901562                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137262917                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33878454                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1989800                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132608307                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1402452                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9924657                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1956272                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13736780                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        71900                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          877691                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        25564                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1503                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         8798                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4457886                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       773009                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1503                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       524095                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1524484                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 73757178                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131136326                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864155                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63737631                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.296494                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131188831                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168304548                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88275302                       # number of integer regfile writes
system.cpu1.ipc                              0.271549                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.271549                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200227      3.12%      3.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84431537     62.73%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36433545     27.07%     92.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9532652      7.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134598107                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2693720                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020013                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 444776     16.51%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1833932     68.08%     84.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               415010     15.41%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133091586                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         713744158                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131136314                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152323126                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 130961960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134598107                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300957                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15059054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           144656                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           279                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6089331                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    441709594                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.304721                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.784325                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          359325523     81.35%     81.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51130611     11.58%     92.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19811558      4.49%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5732302      1.30%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3699811      0.84%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             841468      0.19%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             675292      0.15%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             355094      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             137935      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      441709594                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.304321                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13294599                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1193898                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34639231                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11901562                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       442290478                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2072584542                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              312769526                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81713988                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14376290                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26527165                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6539251                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                59867                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180120889                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141702914                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95549979                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66783191                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12178139                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1956272                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             33641862                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13835991                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180120877                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31578                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               604                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29591515                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           603                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   572275408                       # The number of ROB reads
system.cpu1.rob.rob_writes                  277787557                       # The number of ROB writes
system.cpu1.timesIdled                           9143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9924437                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3105885                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13639471                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              23365                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                915644                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11417512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22722836                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2364249                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       174565                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69818406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5318491                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139643737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5493056                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8723000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3755533                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7549659                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              327                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2693951                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2693947                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8723000                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     34139774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34139774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    971038720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               971038720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11417635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11417635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11417635                       # Request fanout histogram
system.membus.respLayer1.occupancy        59192113647                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40583327759                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    399592083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   476733104.826633                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        63000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    993530000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1255042311500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2397552500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    211610987                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       211610987                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    211610987                       # number of overall hits
system.cpu0.icache.overall_hits::total      211610987                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36632779                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36632779                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36632779                       # number of overall misses
system.cpu0.icache.overall_misses::total     36632779                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 479257062496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 479257062496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 479257062496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 479257062496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    248243766                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    248243766                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    248243766                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    248243766                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147568                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147568                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147568                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147568                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13082.738345                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13082.738345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13082.738345                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13082.738345                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3078                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1657                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.353846                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   150.636364                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34530617                       # number of writebacks
system.cpu0.icache.writebacks::total         34530617                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2102129                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2102129                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2102129                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2102129                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34530650                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34530650                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34530650                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34530650                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424421997500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424421997500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424421997500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424421997500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.139100                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.139100                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.139100                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.139100                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12291.167340                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12291.167340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12291.167340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12291.167340                       # average overall mshr miss latency
system.cpu0.icache.replacements              34530617                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    211610987                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      211610987                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36632779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36632779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 479257062496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 479257062496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    248243766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    248243766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147568                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147568                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13082.738345                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13082.738345                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2102129                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2102129                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34530650                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34530650                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424421997500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424421997500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.139100                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.139100                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12291.167340                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12291.167340                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246141387                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34530617                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.128207                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        531018181                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       531018181                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500411496                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500411496                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500411496                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500411496                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56123266                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56123266                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56123266                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56123266                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1354600806762                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1354600806762                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1354600806762                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1354600806762                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556534762                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556534762                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556534762                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556534762                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100844                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100844                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100844                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100844                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24136.172096                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24136.172096                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24136.172096                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24136.172096                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8557121                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       527951                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           176291                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5020                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.539750                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   105.169522                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32611937                       # number of writebacks
system.cpu0.dcache.writebacks::total         32611937                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24422204                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24422204                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24422204                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24422204                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31701062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31701062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31701062                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31701062                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 546559364395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 546559364395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 546559364395                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 546559364395                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056962                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056962                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056962                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056962                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17241.042726                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17241.042726                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17241.042726                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17241.042726                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32611937                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    365056852                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      365056852                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40295945                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40295945                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 839976551500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 839976551500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405352797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405352797                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099410                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099410                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20845.188058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20845.188058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14675111                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14675111                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25620834                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25620834                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 388935318000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 388935318000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15180.431597                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15180.431597                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135354644                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135354644                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15827321                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15827321                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 514624255262                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 514624255262                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181965                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181965                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.104691                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.104691                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32514.931318                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32514.931318                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9747093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9747093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6080228                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6080228                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 157624046395                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 157624046395                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040218                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040218                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25924.035479                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25924.035479                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3046                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3046                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          886                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7772500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7772500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.225331                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.225331                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8772.573363                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8772.573363                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          874                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003052                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003052                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56541.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56541.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       633500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       633500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037975                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037975                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4309.523810                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4309.523810                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       487500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       487500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037975                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037975                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3316.326531                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3316.326531                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188588                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188588                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911694                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911694                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  90550086500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  90550086500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100282                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100282                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434082                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434082                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 99320.700257                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 99320.700257                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911694                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911694                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  89638392500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  89638392500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434082                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434082                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 98320.700257                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 98320.700257                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999404                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534219012                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32612528                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.380791                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999404                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149898254                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149898254                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34453513                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30137633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5292                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              986577                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65583015                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34453513                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30137633                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5292                       # number of overall hits
system.l2.overall_hits::.cpu1.data             986577                       # number of overall hits
system.l2.overall_hits::total                65583015                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             77134                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2473723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4536                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1680875                       # number of demand (read+write) misses
system.l2.demand_misses::total                4236268                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            77134                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2473723                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4536                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1680875                       # number of overall misses
system.l2.overall_misses::total               4236268                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6880667000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 254939519086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    425590500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 184855577186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     447101353772                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6880667000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 254939519086                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    425590500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 184855577186                       # number of overall miss cycles
system.l2.overall_miss_latency::total    447101353772                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34530647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32611356                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9828                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2667452                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69819283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34530647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32611356                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9828                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2667452                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69819283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002234                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075855                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.461538                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.630143                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060675                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002234                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075855                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.461538                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.630143                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060675                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89204.073431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103059.040598                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93825.066138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109975.802594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105541.328776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89204.073431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103059.040598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93825.066138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109975.802594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105541.328776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             315924                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6719                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.019497                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5754718                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3755533                       # number of writebacks
system.l2.writebacks::total                   3755533                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            228                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         293497                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         157872                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              451631                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           228                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        293497                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        157872                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             451631                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        76906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2180226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1523003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3784637                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        76906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2180226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1523003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7761699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11546336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6098216000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 210468990671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    378067000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 155448462736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 372393736407                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6098216000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 210468990671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    378067000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 155448462736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 735523255918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1107916992325                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.458079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.570958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054206                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.458079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.570958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165375                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79294.411359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96535.400766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83977.565526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102067.075860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98396.156991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79294.411359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96535.400766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83977.565526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102067.075860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94763.176969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95953.988549                       # average overall mshr miss latency
system.l2.replacements                       16650398                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8995432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8995432                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8995432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8995432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60564734                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60564734                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60564734                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60564734                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7761699                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7761699                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 735523255918                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 735523255918                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94763.176969                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94763.176969                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       364000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       393500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.852941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.775862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12551.724138                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1843.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8744.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       583000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       317500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       900500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.852941                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.775862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20103.448276                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19843.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20011.111111                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3388.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         3050                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       183000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20300                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5281327                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           375535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5656862                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1718143                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1218151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2936294                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 176490752396                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 131074994934                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  307565747330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6999470                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1593686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8593156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.245468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.764361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.341701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102721.806273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107601.598598                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104746.237036                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       164301                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        83540                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           247841                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1553842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1134611                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2688453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 146785498437                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 111559403955                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 258344902392                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.221994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.711941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.312860                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94466.167369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98323.922432                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96094.260302                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34453513                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34458805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        77134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            81670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6880667000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    425590500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7306257500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34530647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9828                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34540475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002234                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.461538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89204.073431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93825.066138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89460.726093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          228                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           262                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        76906                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4502                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6098216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    378067000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6476283000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.458079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002357                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79294.411359                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83977.565526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79553.397700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24856306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       611042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25467348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       755580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       462724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1218304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  78448766690                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  53780582252                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132229348942                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25611886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1073766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26685652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.430936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103825.890958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116226.048902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108535.594517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       129196                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        74332                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       203528                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       626384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       388392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1014776                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63683492234                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  43889058781                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 107572551015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.361710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101668.452952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113001.963946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106006.203354                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          147                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           85                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               232                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          151                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           69                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             220                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5333495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2936498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8269993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          298                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          154                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           452                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.506711                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.448052                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.486726                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35321.158940                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 42557.942029                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 37590.877273                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           77                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          113                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          107                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1462499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       657000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2119499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.248322                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.214286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.236726                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19763.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19909.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19808.401869                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999941                       # Cycle average of tags in use
system.l2.tags.total_refs                   146560233                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16650743                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.802024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.977415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.992536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.891138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.391785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.738388                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.452772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.324037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1131690599                       # Number of tag accesses
system.l2.tags.data_accesses               1131690599                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4921920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     139773568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        288128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      97629952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    488071040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          730684608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4921920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       288128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5210048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240354112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240354112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          76905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2183962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1525468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7626110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11416947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3755533                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3755533                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3914239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111157258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           229139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77641846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    388146626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             581089107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3914239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       229139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4143377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191145612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191145612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191145612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3914239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111157258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          229139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77641846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    388146626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            772234719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3719193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     76904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2134725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1517362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7621903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004501201750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227551                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227551                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20425122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3505777                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11416947                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3755533                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11416947                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3755533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61551                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 36340                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            672718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            671016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            710289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            920556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            707547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            729382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            677876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            665758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            816974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            667518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           701304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           680777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           695122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           672852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           670505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           695202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            246268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233130                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 496273980551                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                56776980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            709187655551                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43703.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62453.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8240125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1721731                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11416947                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3755533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2137087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2180955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1437644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  987612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  558620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  483898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  429927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  384117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  340764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  300195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 337915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 873693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 356183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 164900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 133321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 108179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  84802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  49930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 143485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 186814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 211371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 226430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 249010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 255525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 254254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 250348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 235733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     15                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5112694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.700667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.748368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.465170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2289292     44.78%     44.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1900368     37.17%     81.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       280305      5.48%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       146547      2.87%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99435      1.94%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        71514      1.40%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49657      0.97%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36263      0.71%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       239313      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5112694                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.901600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.057027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    304.896105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227546    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227551                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.344318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.318733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195910     86.09%     86.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4150      1.82%     87.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16641      7.31%     95.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6325      2.78%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2511      1.10%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1055      0.46%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              505      0.22%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              238      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              111      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               58      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227551                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              726745344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3939264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238026624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               730684608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240354112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       577.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    581.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1257439755000                       # Total gap between requests
system.mem_ctrls.avgGap                      82876.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4921856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    136622400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       288128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     97111168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    487801792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238026624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3914187.979012569413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108651239.642900332808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 229138.592030513217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77229274.162728473544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 387932501.557784259319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189294638.109230488539                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        76905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2183962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1525468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7626110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3755533                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2899086576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 119978762700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    188562880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  91893393605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 494227849790                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30036265359778                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37696.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54936.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41884.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60239.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64807.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7997870.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18207935340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9677728170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         39985813560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9790632000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99260672160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     226166203410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     292401157920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       695490142560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.100122                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 757698131670                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41988440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 457753292330                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18296785500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9724945560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         41091713880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9623414520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99260672160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     320355512550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     213083844960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       711436889130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.782038                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 550374138752                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41988440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 665077285248                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11907952557.471264                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60026421246.072906                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       104500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 493651264500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   221447991500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1035991872500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21281793                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21281793                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21281793                       # number of overall hits
system.cpu1.icache.overall_hits::total       21281793                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        10951                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         10951                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        10951                       # number of overall misses
system.cpu1.icache.overall_misses::total        10951                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    572238000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    572238000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    572238000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    572238000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21292744                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21292744                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21292744                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21292744                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000514                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000514                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000514                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000514                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 52254.405990                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52254.405990                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 52254.405990                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52254.405990                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9796                       # number of writebacks
system.cpu1.icache.writebacks::total             9796                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1123                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1123                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1123                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1123                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9828                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9828                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9828                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9828                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    499390000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    499390000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    499390000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    499390000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000462                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000462                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000462                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000462                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50812.983313                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50812.983313                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50812.983313                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50812.983313                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9796                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21281793                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21281793                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        10951                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        10951                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    572238000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    572238000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21292744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21292744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000514                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 52254.405990                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52254.405990                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1123                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1123                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9828                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9828                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    499390000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    499390000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50812.983313                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50812.983313                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992264                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21079191                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9796                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2151.816149                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        302898500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992264                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999758                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42595316                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42595316                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33277375                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33277375                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33277375                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33277375                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8484225                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8484225                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8484225                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8484225                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 552712228403                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 552712228403                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 552712228403                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 552712228403                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41761600                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41761600                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41761600                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41761600                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.203159                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.203159                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.203159                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.203159                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65145.871120                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65145.871120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65145.871120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65145.871120                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4436151                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       614174                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78447                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5861                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.549658                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   104.789968                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2667315                       # number of writebacks
system.cpu1.dcache.writebacks::total          2667315                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6589071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6589071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6589071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6589071                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1895154                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1895154                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1895154                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1895154                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 128801510142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 128801510142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 128801510142                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 128801510142                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045380                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045380                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045380                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045380                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 67963.611475                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67963.611475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 67963.611475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67963.611475                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2667315                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     28002233                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       28002233                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4731265                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4731265                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 295933668500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 295933668500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32733498                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32733498                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62548.529516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62548.529516                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3657280                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3657280                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1073985                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1073985                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62660011000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62660011000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 58343.469415                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58343.469415                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5275142                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5275142                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3752960                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3752960                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 256778559903                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256778559903                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9028102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9028102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.415698                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.415698                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68420.276236                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68420.276236                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2931791                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2931791                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       821169                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       821169                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  66141499142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  66141499142                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 80545.538302                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 80545.538302                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7478000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7478000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.341102                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.341102                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46447.204969                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46447.204969                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3441000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3441000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101695                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101695                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71687.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71687.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       697500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       697500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.240535                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.240535                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6458.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6458.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       590500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       590500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.240535                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.240535                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5467.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5467.592593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326850                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326850                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773150                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773150                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  72786520500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  72786520500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368167                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368167                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 94142.818987                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 94142.818987                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773150                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773150                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  72013370500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  72013370500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 93142.818987                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 93142.818987                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.711080                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37269844                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2668198                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.968170                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        302910000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.711080                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.897221                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897221                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90393269                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90393269                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1257439864000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61226840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12750965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60824233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12894865                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12488773                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             337                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            590                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8593970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8593970                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34540478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26686363                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          452                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          452                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103591913                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97836545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8003415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209461325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4419920832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4174290752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1255936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    341425088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8936892608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29141220                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240452032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         98962395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081196                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.279798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91107282     92.06%     92.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7676860      7.76%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 176249      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2004      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           98962395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139642583396                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48923354214                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51837624032                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4005390812                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14759962                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3171476337000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69827                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705232                       # Number of bytes of host memory used
host_op_rate                                    69935                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39073.12                       # Real time elapsed on the host
host_tick_rate                               48986015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728361303                       # Number of instructions simulated
sim_ops                                    2732567397                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.914036                       # Number of seconds simulated
sim_ticks                                1914036473000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.270503                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              329942935                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           332367545                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         29104425                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        451411797                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             14839                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         110166                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           95327                       # Number of indirect misses.
system.cpu0.branchPred.lookups              470988071                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1890                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1229                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         29101536                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198884243                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42234997                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      711212045                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842732830                       # Number of instructions committed
system.cpu0.commit.committedOps             842733769                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3634860947                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.231848                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.114627                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3384982046     93.13%     93.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     85261297      2.35%     95.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69609380      1.92%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14589933      0.40%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3944639      0.11%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8720079      0.24%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1405046      0.04%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24113530      0.66%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42234997      1.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3634860947                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15064                       # Number of function calls committed.
system.cpu0.commit.int_insts                829098174                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230588134                       # Number of loads committed
system.cpu0.commit.membars                       1477                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1528      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602836326     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230589307     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9304728      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842733769                       # Class of committed instruction
system.cpu0.commit.refs                     239894129                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842732830                       # Number of Instructions Simulated
system.cpu0.committedOps                    842733769                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.450327                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.450327                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2681081151                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 3015                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           272647022                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1704706933                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               259459266                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                722967744                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              29102747                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6099                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             56127584                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  470988071                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                361642935                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3347450881                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9486725                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2026508301                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               58211272                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.125582                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         372181954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         329957774                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.540339                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3748738492                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.540585                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.898005                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2431356309     64.86%     64.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               824261389     21.99%     86.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               360452074      9.62%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                74391193      1.98%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45682348      1.22%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  133763      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12458777      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     540      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2099      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3748738492                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1698352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31691797                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               271261337                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.405804                       # Inst execution rate
system.cpu0.iew.exec_refs                   649969674                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10604542                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              942848077                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            418839150                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3120                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22434968                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19298352                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1546027529                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            639365132                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28115984                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1521943125                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5471938                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1079243126                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              29102747                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1088863160                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34705592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          162569                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2929                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          900                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    188251016                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9992357                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           900                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12576371                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19115426                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                951045337                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1167223440                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744232                       # average fanout of values written-back
system.cpu0.iew.wb_producers                707798836                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.311223                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1173577842                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1907455937                       # number of integer regfile reads
system.cpu0.int_regfile_writes              891721864                       # number of integer regfile writes
system.cpu0.ipc                              0.224703                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.224703                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1930      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            882678869     56.94%     56.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               11466      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  402      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           655661455     42.30%     99.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11704665      0.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             59      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1550059108                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               377                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   63935687                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.041247                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3471576      5.43%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              60461782     94.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2327      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1613992544                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6926600264                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1167223121                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2249321744                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1546022796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1550059108                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4733                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      703293763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13808510                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           389                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    518499623                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3748738492                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.413488                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.031369                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2983473456     79.59%     79.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          389255357     10.38%     89.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          183014990      4.88%     94.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           63208779      1.69%     96.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           73955303      1.97%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           36377768      0.97%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           11710907      0.31%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4763516      0.13%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2978416      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3748738492                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.413301                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38219175                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8854000                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           418839150                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19298352                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    725                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3750436844                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    77636105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2143553024                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634552347                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              69219000                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               297922318                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             499692596                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              5991380                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2204751067                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1633897310                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1237776854                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                724742797                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4835787                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              29102747                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            553302063                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               603224515                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              336                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2204750731                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        115543                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1902                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                281948240                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1898                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5146567058                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3221964425                       # The number of ROB writes
system.cpu0.timesIdled                          22715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  402                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.917893                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              152617114                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           152742526                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16083795                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        204522886                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             29476                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          69698                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           40222                       # Number of indirect misses.
system.cpu1.branchPred.lookups              224127773                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          577                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           825                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16083000                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108387534                       # Number of branches committed
system.cpu1.commit.bw_lim_events             26897300                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4636                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      316545933                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448962438                       # Number of instructions committed
system.cpu1.commit.committedOps             448963838                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1431326581                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.313670                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.272193                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1289983386     90.13%     90.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     55292581      3.86%     93.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     35390641      2.47%     96.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9264022      0.65%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1648012      0.12%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7918224      0.55%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       790564      0.06%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4141851      0.29%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     26897300      1.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1431326581                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7498                       # Number of function calls committed.
system.cpu1.commit.int_insts                435329825                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109601620                       # Number of loads committed
system.cpu1.commit.membars                       2030                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2030      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331616921     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109602445     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7742010      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448963838                       # Class of committed instruction
system.cpu1.commit.refs                     117344455                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448962438                       # Number of Instructions Simulated
system.cpu1.committedOps                    448963838                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.305828                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.305828                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            905797159                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  855                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           129559617                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             844640084                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               146658682                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                394102428                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16085834                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1402                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             21163151                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  224127773                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                173505290                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1289309569                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6197778                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     973608095                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32173258                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151010                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         178411056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         152646590                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.655985                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1483807254                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.656160                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.995350                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               882563314     59.48%     59.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               354684759     23.90%     83.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               161100723     10.86%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64552714      4.35%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11109854      0.75%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  146342      0.01%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9648578      0.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     145      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     825      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1483807254                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         385269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17697659                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               144976500                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.447123                       # Inst execution rate
system.cpu1.iew.exec_refs                   192163437                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8807301                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              432798012                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            190682833                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3122                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15550026                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13717509                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          762149431                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            183356136                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16552683                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            663617219                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2268539                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            230975632                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16085834                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            235077422                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4301501                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           91025                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5353                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2505                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81081213                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5974674                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2505                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7890600                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9807059                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                450849016                       # num instructions consuming a value
system.cpu1.iew.wb_count                    614655049                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.793211                       # average fanout of values written-back
system.cpu1.iew.wb_producers                357618472                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.414134                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     618547961                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               866598477                       # number of integer regfile reads
system.cpu1.int_regfile_writes              464773816                       # number of integer regfile writes
system.cpu1.ipc                              0.302496                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.302496                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2369      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            478111179     70.29%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4748      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           193069442     28.39%     98.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8981876      1.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             680169902                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7124208                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010474                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1277848     17.94%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5846040     82.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  320      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             687291741                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2853883858                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    614655049                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1075337523                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 762144053                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                680169902                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5378                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      313185593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2612592                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           742                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    196089714                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1483807254                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.458395                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.979809                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1106906047     74.60%     74.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          197656784     13.32%     87.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          114305466      7.70%     95.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           31173808      2.10%     97.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           19432044      1.31%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7441543      0.50%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4069951      0.27%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1547723      0.10%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1273888      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1483807254                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.458276                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20133281                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6856278                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           190682833                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13717509                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    339                       # number of misc regfile reads
system.cpu1.numCycles                      1484192523                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2343780925                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              723092615                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332837599                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26602410                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               163422297                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             158291386                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3078200                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1088267609                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             810980419                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          611040922                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                391872225                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4811450                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16085834                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            189224207                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               278203323                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1088267609                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        110076                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3254                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 86778093                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3248                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2169938389                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1583561042                       # The number of ROB writes
system.cpu1.timesIdled                           4584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         77616074                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              7736020                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            87112883                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                709                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3683314                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    130424182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     259977826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1214214                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       819559                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     67996497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     50228698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    135994697                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       51048257                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          130337811                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5022049                       # Transaction distribution
system.membus.trans_dist::CleanEvict        124532198                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1675                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            782                       # Transaction distribution
system.membus.trans_dist::ReadExReq             83308                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     130337813                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    390398928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              390398928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8668361664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8668361664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2102                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         130423579                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               130423579    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           130423579                       # Request fanout histogram
system.membus.respLayer1.occupancy       683646955152                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        315901754018                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 78                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    995335179.487180                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1200789236.619818                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2449125000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1875218401000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  38818072000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    361619597                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       361619597                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    361619597                       # number of overall hits
system.cpu0.icache.overall_hits::total      361619597                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23338                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23338                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23338                       # number of overall misses
system.cpu0.icache.overall_misses::total        23338                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1444541999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1444541999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1444541999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1444541999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    361642935                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    361642935                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    361642935                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    361642935                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61896.563502                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61896.563502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61896.563502                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61896.563502                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1435                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.205882                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21063                       # number of writebacks
system.cpu0.icache.writebacks::total            21063                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2274                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2274                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2274                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2274                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21064                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21064                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21064                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21064                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1294293499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1294293499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1294293499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1294293499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61445.760492                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61445.760492                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61445.760492                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61445.760492                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21063                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    361619597                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      361619597                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23338                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23338                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1444541999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1444541999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    361642935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    361642935                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61896.563502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61896.563502                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2274                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2274                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21064                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21064                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1294293499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1294293499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61445.760492                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61445.760492                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          361640909                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21095                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17143.442000                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        723306933                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       723306933                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    229343257                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       229343257                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    229343257                       # number of overall hits
system.cpu0.dcache.overall_hits::total      229343257                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     95963939                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      95963939                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     95963939                       # number of overall misses
system.cpu0.dcache.overall_misses::total     95963939                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7866008863910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7866008863910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7866008863910                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7866008863910                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    325307196                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    325307196                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    325307196                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    325307196                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.294995                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.294995                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.294995                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.294995                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81968.382560                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81968.382560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81968.382560                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81968.382560                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1932437573                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       825197                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35641487                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13022                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.218770                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.369452                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53464607                       # number of writebacks
system.cpu0.dcache.writebacks::total         53464607                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     42496773                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     42496773                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     42496773                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     42496773                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53467166                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53467166                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53467166                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53467166                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5287048263753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5287048263753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5287048263753                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5287048263753                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.164359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.164359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.164359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.164359                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98884.019096                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98884.019096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98884.019096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98884.019096                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53464606                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    222021828                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      222021828                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     93981787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     93981787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7753598112500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7753598112500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    316003615                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    316003615                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.297407                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.297407                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82501.071325                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82501.071325                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     40751172                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     40751172                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53230615                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53230615                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5275709154500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5275709154500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.168449                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.168449                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99110.430238                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99110.430238                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7321429                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7321429                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1982152                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1982152                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 112410751410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 112410751410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9303581                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9303581                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.213053                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.213053                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56711.468853                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56711.468853                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1745601                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1745601                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236551                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236551                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11339109253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11339109253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025426                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025426                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47935.156702                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47935.156702                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          205                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8620000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8620000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.153099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.153099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42048.780488                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42048.780488                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          193                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          193                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008962                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008962                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19708.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19708.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          423                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          423                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1779000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1779000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1185                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1185                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.356962                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.356962                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4205.673759                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4205.673759                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          423                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          423                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1356000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1356000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.356962                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.356962                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3205.673759                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3205.673759                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1063                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1063                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          166                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          166                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       712500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       712500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1229                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1229                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.135069                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.135069                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4292.168675                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4292.168675                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          159                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          159                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       546500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       546500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.129373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.129373                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3437.106918                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3437.106918                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999534                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          282816394                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53465879                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.289661                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999534                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        704087745                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       704087745                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6946                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5623180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1549                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2604097                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8235772                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6946                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5623180                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1549                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2604097                       # number of overall hits
system.l2.overall_hits::total                 8235772                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          47840741                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11859776                       # number of demand (read+write) misses
system.l2.demand_misses::total               59718225                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14118                       # number of overall misses
system.l2.overall_misses::.cpu0.data         47840741                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3590                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11859776                       # number of overall misses
system.l2.overall_misses::total              59718225                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1185279500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5122232773447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    324447497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1332943583614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6456686084058                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1185279500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5122232773447                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    324447497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1332943583614                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6456686084058                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53463921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14463873                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67953997                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53463921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14463873                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67953997                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.670243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.894823                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.698579                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.819959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.878804                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.670243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.894823                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.698579                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.819959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.878804                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83955.199037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107068.424660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90375.347354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112391.969597                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108119.189478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83955.199037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107068.424660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90375.347354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112391.969597                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108119.189478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5836887                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    287202                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.323281                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  67047888                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5022049                       # number of writebacks
system.l2.writebacks::total                   5022049                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         808254                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         456669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1265084                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        808254                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        456669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1265084                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     47032487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11403107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          58453141                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     47032487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11403107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     72229132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        130682273                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1041080000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4600526202623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    283596997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1188599334623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5790450214243                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1041080000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4600526202623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    283596997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1188599334623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 6403254560528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 12193704774771                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.666255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.879705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.683596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.788385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860187                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.666255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.879705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.683596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.788385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.923099                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74182.699159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97815.924610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80727.867065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104234.691003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99061.403976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74182.699159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97815.924610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80727.867065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104234.691003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88651.966087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93308.024836                       # average overall mshr miss latency
system.l2.replacements                      180314750                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5157805                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5157805                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5157805                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5157805                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61589148                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61589148                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61589148                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61589148                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     72229132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       72229132                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 6403254560528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 6403254560528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88651.966087                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88651.966087                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             457                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             103                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  560                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           241                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                345                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      6733000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2732500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9465500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          698                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              905                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.345272                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.502415                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.381215                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27937.759336                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 26274.038462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27436.231884                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          241                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          103                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           344                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      4865000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2143500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7008500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.345272                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.497585                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.380110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20186.721992                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20810.679612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20373.546512                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       459500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       519000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.920000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19978.260870                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           121589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           105578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                227167                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         113751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         110445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              224196                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9525906495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9238757997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18764664492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       216023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.483347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.511265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83743.496717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83650.305555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83697.588235                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70407                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        70537                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           140944                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        43344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        39908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4604138998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4342713998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8946852996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.184176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.184740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.184446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106223.214240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108818.131653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107467.123865                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1549                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1185279500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    324447497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1509726997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.670243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.698579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.675800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83955.199037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90375.347354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85256.776429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           161                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1041080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    283596997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1324676997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.666255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.683596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.669656                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74182.699159                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80727.867065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75493.075568                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5501591                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2498519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8000110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     47726990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11749331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        59476321                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5112706866952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1323704825617                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6436411692569                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53228581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14247850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67476431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.896642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.824639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.881438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107124.016557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112662.144391                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108218.053577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       737847                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       386132                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1123979                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     46989143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11363199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     58352342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4595922063625                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1184256620625                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5780178684250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.882780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.797538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.864781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97808.169509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104218.593780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99056.498611                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        39999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        39999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        39999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19999.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   205404864                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 180314815                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.139146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.822656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.008118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.427859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.581285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.158153                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.262854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.287935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.055958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.393096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1257931023                       # Number of tag accesses
system.l2.tags.data_accesses               1257931023                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        898240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3010804544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        225152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     730051136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4604971520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         8346950592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       898240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       225152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1123392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321411136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321411136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       47043821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11407049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     71952680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           130421103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5022049                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5022049                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           469291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1573013151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           117632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        381419658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2405895387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4360915118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       469291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       117632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           586923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167923203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167923203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167923203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          469291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1573013151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          117632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       381419658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2405895387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4528838322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5017255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  47004263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11386614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  71918298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.046319644250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       307040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       307040                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           191161992                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4730450                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   130421104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5022049                       # Number of write requests accepted
system.mem_ctrls.readBursts                 130421104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5022049                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  94375                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4794                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           7740567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7654813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7295352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7516623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10142547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9745380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8215421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7849732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8385559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7784387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          8326279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          8084077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7886814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7858227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7837048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          8003903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            320952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           318940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322503                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5067608484540                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               651633645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            7511234653290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38883.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57633.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 82660238                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2246841                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             130421104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5022049                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11531071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                15151517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15613567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                16168807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                14178071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                12656323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 9882730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 7700898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5269282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4643113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4371499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                5149115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3627909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1794675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1201244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 755654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 414975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 186408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  25246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 163670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 245628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 287612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 309255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 321123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 333001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 336591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 338741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 347430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 332381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 322551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 318406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 315275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50436914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    171.739577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.512948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   134.468961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5633296     11.17%     11.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     35258832     69.91%     81.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5640934     11.18%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1754007      3.48%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       997235      1.98%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       507153      1.01%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       206849      0.41%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       109082      0.22%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       329526      0.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50436914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       307040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     424.462409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    104.786731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  18819.018070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       306889     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071           60      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           35      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-262143           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.76947e+06-1.83501e+06           32      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        307040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       307040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.340750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.298788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.337738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           273367     89.03%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7402      2.41%     91.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13802      4.50%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4731      1.54%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1927      0.63%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1168      0.38%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              910      0.30%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              811      0.26%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              696      0.23%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              605      0.20%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              511      0.17%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              364      0.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              253      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              165      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              112      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               70      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               41      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               22      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               22      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        307040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             8340910656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6040000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321104896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              8346950656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321411136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4357.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4360.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        35.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1914036558500                       # Total gap between requests
system.mem_ctrls.avgGap                      14131.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       898304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3008272832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       225152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    728743296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4602771072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321104896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 469324.389932876686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1571690442.912474393845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 117632.032187507852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 380736368.548813998699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2404745749.063894748688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167763206.464247971773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     47043821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11407049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     71952680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5022049                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    458740576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2644858617942                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    137026763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 714666383677                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4151113884332                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47865676032443                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32683.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56221.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38950.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62651.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57692.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9531104.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         181197806160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          96308917980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        458147339160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13288491360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     151092648720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     864901007730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6652314720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1771588525830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        925.577203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9976739649                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63913980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1840145753351                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         178921759800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          95099170650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        472385505900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12901626720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     151092648720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     865723651110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5959562400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1782083925300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        931.060589                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8176494112                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63913980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1841945998888                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                576                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4055156939.446367                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8205879236.403030                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          289    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        55000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  29653416500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   742096117500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1171940355500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    173499698                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       173499698                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    173499698                       # number of overall hits
system.cpu1.icache.overall_hits::total      173499698                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5592                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5592                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5592                       # number of overall misses
system.cpu1.icache.overall_misses::total         5592                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    378984000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    378984000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    378984000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    378984000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    173505290                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    173505290                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    173505290                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    173505290                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67772.532189                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67772.532189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67772.532189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67772.532189                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5139                       # number of writebacks
system.cpu1.icache.writebacks::total             5139                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          453                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          453                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5139                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5139                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5139                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5139                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    350305000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    350305000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    350305000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    350305000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68165.985600                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68165.985600                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68165.985600                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68165.985600                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5139                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    173499698                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      173499698                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5592                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5592                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    378984000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    378984000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    173505290                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    173505290                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67772.532189                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67772.532189                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          453                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5139                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5139                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    350305000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    350305000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68165.985600                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68165.985600                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          173717267                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5171                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         33594.520789                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        347015719                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       347015719                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    117057323                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       117057323                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    117057323                       # number of overall hits
system.cpu1.dcache.overall_hits::total      117057323                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     41139915                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      41139915                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     41139915                       # number of overall misses
system.cpu1.dcache.overall_misses::total     41139915                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3130639736416                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3130639736416                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3130639736416                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3130639736416                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    158197238                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    158197238                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    158197238                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    158197238                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.260055                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.260055                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.260055                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.260055                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76097.379793                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76097.379793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76097.379793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76097.379793                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    290950719                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1667943                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4558630                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          20583                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.824157                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.034980                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14464495                       # number of writebacks
system.cpu1.dcache.writebacks::total         14464495                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     26672832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     26672832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     26672832                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     26672832                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14467083                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14467083                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14467083                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14467083                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1387248363421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1387248363421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1387248363421                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1387248363421                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.091450                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.091450                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.091450                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.091450                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95889.984416                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95889.984416                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95889.984416                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95889.984416                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14464495                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    111276117                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      111276117                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     39180553                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     39180553                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3019336286500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3019336286500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    150456670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    150456670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.260411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.260411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77062.115139                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77062.115139                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     24929909                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24929909                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14250644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14250644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1376535108000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1376535108000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.094716                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.094716                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96594.589550                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96594.589550                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5781206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5781206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1959362                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1959362                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 111303449916                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 111303449916                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7740568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7740568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.253129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.253129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 56805.965368                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56805.965368                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1742923                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1742923                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216439                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216439                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  10713255421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10713255421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 49497.805021                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 49497.805021                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1274                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1274                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          252                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          252                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21280500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21280500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.165138                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.165138                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 84446.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 84446.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          150                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          150                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     11946000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11946000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098296                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098296                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        79640                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        79640                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1074                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1074                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2120000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2120000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.252089                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252089                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5856.353591                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5856.353591                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1759000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1759000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252089                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252089                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4859.116022                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4859.116022                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          570                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            570                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          255                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          255                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1091000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1091000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          825                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          825                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.309091                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.309091                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4278.431373                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4278.431373                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          255                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       836000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       836000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.309091                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.309091                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3278.431373                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3278.431373                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.819882                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131531787                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14466790                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.091981                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.819882                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994371                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994371                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        330868811                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       330868811                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1914036473000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67507149                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10179854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62797499                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       175292701                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        101891085                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2234                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           784                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3018                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451659                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26203                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67480947                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        63190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160397000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43396461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             203872068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2696064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6843425856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       657792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1851415680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8698195392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       282212736                       # Total snoops (count)
system.tol2bus.snoopTraffic                 321719360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        350207278                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151580                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365081                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              297942263     85.08%     85.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1               51445456     14.69%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 819559      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          350207278                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       135989320517                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80214790820                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31637414                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21707594663                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7730954                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
