

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 18:02:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Row_pipeline_ap
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1168134|  1168134|  1168134|  1168134|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Filter1_Loop_W_Row_Loop  |  1168132|  1168132|        23|         18|          1|  64896|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 18, D = 23, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 25 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 2 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input_2), !map !7"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input_1), !map !14"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input_0), !map !20"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out), !map !26"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 14.3>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i16 [ 0, %0 ], [ %add_ln8, %ifFalse ]" [conv_1/conv_1.cpp:8]   --->   Operation 32 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %ifFalse ]" [conv_1/conv_1.cpp:35]   --->   Operation 33 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i12 [ 0, %0 ], [ %select_ln11, %ifFalse ]" [conv_1/conv_1.cpp:11]   --->   Operation 34 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_5, %ifFalse ]" [conv_1/conv_1.cpp:35]   --->   Operation 35 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln14, %ifFalse ]" [conv_1/conv_1.cpp:14]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln26_2, %ifFalse ]" [conv_1/conv_1.cpp:26]   --->   Operation 37 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %0 ], [ %wr, %ifFalse ]"   --->   Operation 38 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %0 ], [ %w_sum_3_2_2, %ifFalse ]" [conv_1/conv_1.cpp:26]   --->   Operation 39 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:26]   --->   Operation 40 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %c_0, 2" [conv_1/conv_1.cpp:26]   --->   Operation 41 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.42ns)   --->   "%icmp_ln8 = icmp eq i16 %indvar_flatten47, -640" [conv_1/conv_1.cpp:8]   --->   Operation 42 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%add_ln8 = add i16 %indvar_flatten47, 1" [conv_1/conv_1.cpp:8]   --->   Operation 43 'add' 'add_ln8' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %2, label %W_Row_Loop" [conv_1/conv_1.cpp:8]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 45 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.99ns)   --->   "%icmp_ln11 = icmp eq i12 %indvar_flatten14, -1600" [conv_1/conv_1.cpp:11]   --->   Operation 46 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv_1/conv_1.cpp:35]   --->   Operation 47 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv_1/conv_1.cpp:35]   --->   Operation 48 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%select_ln35_2 = select i1 %icmp_ln11, i5 1, i5 %c" [conv_1/conv_1.cpp:35]   --->   Operation 49 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%select_ln35_3 = select i1 %icmp_ln11, i5 2, i5 %add_ln26_2" [conv_1/conv_1.cpp:35]   --->   Operation 50 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv_1/conv_1.cpp:35]   --->   Operation 51 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 52 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%and_ln35 = and i1 %icmp_ln18, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 53 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.55ns)   --->   "%icmp_ln14 = icmp eq i8 %indvar_flatten, 96" [conv_1/conv_1.cpp:14]   --->   Operation 54 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln35_1 = and i1 %icmp_ln14, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 55 'and' 'and_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %select_ln35, 1" [conv_1/conv_1.cpp:26]   --->   Operation 56 'add' 'add_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %and_ln35_1, %icmp_ln11" [conv_1/conv_1.cpp:35]   --->   Operation 57 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.18ns)   --->   "%select_ln35_4 = select i1 %or_ln35, i6 0, i6 %f_0" [conv_1/conv_1.cpp:35]   --->   Operation 58 'select' 'select_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.21ns)   --->   "%select_ln35_5 = select i1 %and_ln35_1, i5 %add_ln26_3, i5 %select_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 59 'select' 'select_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_5 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 60 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %select_ln35, 2" [conv_1/conv_1.cpp:26]   --->   Operation 61 'add' 'add_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%select_ln35_6 = select i1 %and_ln35_1, i5 %add_ln26_4, i5 %select_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 62 'select' 'select_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_8)   --->   "%zext_ln35_3 = zext i5 %select_ln35_6 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 63 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %select_ln35, 3" [conv_1/conv_1.cpp:26]   --->   Operation 64 'add' 'add_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%select_ln35_7 = select i1 %and_ln35_1, i5 %add_ln26_5, i5 %select_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 65 'select' 'select_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_9)   --->   "%zext_ln35_4 = zext i5 %select_ln35_7 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 66 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%xor_ln35_1 = xor i1 %icmp_ln14, true" [conv_1/conv_1.cpp:35]   --->   Operation 67 'xor' 'xor_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_2)   --->   "%or_ln35_1 = or i1 %icmp_ln11, %xor_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 68 'or' 'or_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35_2 = and i1 %and_ln35, %or_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 69 'and' 'and_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.82ns)   --->   "%f = add i6 %select_ln35_4, 1" [conv_1/conv_1.cpp:14]   --->   Operation 70 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_1)   --->   "%or_ln26 = or i1 %and_ln35_2, %and_ln35_1" [conv_1/conv_1.cpp:26]   --->   Operation 71 'or' 'or_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln26_1 = or i1 %or_ln26, %icmp_ln11" [conv_1/conv_1.cpp:26]   --->   Operation 72 'or' 'or_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %or_ln26_1, i2 0, i2 %wr_0" [conv_1/conv_1.cpp:26]   --->   Operation 73 'select' 'select_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.18ns)   --->   "%select_ln26_2 = select i1 %and_ln35_2, i6 %f, i6 %select_ln35_4" [conv_1/conv_1.cpp:26]   --->   Operation 74 'select' 'select_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %select_ln26_2 to i8" [conv_1/conv_1.cpp:26]   --->   Operation 75 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln26 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 76 'zext' 'zext_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %select_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 77 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_3 to i8" [conv_1/conv_1.cpp:26]   --->   Operation 78 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln26_6 = add i8 %zext_ln26_1, %zext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 79 'add' 'add_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i8 %add_ln26_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 80 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [96 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 81 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_a = getelementptr [96 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 82 'getelementptr' 'conv_1_weights_1_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_a = getelementptr [96 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 83 'getelementptr' 'conv_1_weights_2_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %select_ln35_1, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 84 'add' 'add_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 85 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i10 %tmp_6 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 86 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 87 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i7 %tmp_7 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_6, %zext_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 89 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i11 %zext_ln35_1, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 90 'add' 'add_ln26_7' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_7 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 91 'sext' 'sext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%conv_input_0_addr = getelementptr [784 x float]* %conv_input_0, i64 0, i64 %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 92 'getelementptr' 'conv_input_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln26_8 = add i11 %zext_ln35_3, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 93 'add' 'add_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_8 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 94 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%conv_input_0_addr_1 = getelementptr [784 x float]* %conv_input_0, i64 0, i64 %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 95 'getelementptr' 'conv_input_0_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln26_9 = add i11 %zext_ln35_4, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 96 'add' 'add_ln26_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_input_1_addr = getelementptr [784 x float]* %conv_input_1, i64 0, i64 %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 97 'getelementptr' 'conv_input_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%conv_input_1_addr_1 = getelementptr [784 x float]* %conv_input_1, i64 0, i64 %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 98 'getelementptr' 'conv_input_1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%conv_input_2_addr = getelementptr [784 x float]* %conv_input_2, i64 0, i64 %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 99 'getelementptr' 'conv_input_2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%conv_input_2_addr_1 = getelementptr [784 x float]* %conv_input_2, i64 0, i64 %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 100 'getelementptr' 'conv_input_2_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 101 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%conv_input_0_load = load float* %conv_input_0_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 102 'load' 'conv_input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 103 [2/2] (3.25ns)   --->   "%conv_input_1_load = load float* %conv_input_1_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 103 'load' 'conv_input_1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%conv_input_2_load = load float* %conv_input_2_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 104 'load' 'conv_input_2_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 105 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%conv_input_0_load_1 = load float* %conv_input_0_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 106 'load' 'conv_input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%conv_input_1_load_1 = load float* %conv_input_1_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 107 'load' 'conv_input_1_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%conv_input_2_load_1 = load float* %conv_input_2_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 108 'load' 'conv_input_2_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_2 : Operation 109 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 109 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 110 [1/1] (1.91ns)   --->   "%add_ln14 = add i8 %indvar_flatten, 1" [conv_1/conv_1.cpp:14]   --->   Operation 110 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (1.24ns)   --->   "%select_ln14 = select i1 %or_ln35, i8 1, i8 %add_ln14" [conv_1/conv_1.cpp:14]   --->   Operation 111 'select' 'select_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.54ns)   --->   "%add_ln11 = add i12 %indvar_flatten14, 1" [conv_1/conv_1.cpp:11]   --->   Operation 112 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i12 1, i12 %add_ln11" [conv_1/conv_1.cpp:11]   --->   Operation 113 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 114 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %add_ln26_9 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 115 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%conv_input_0_addr_2 = getelementptr [784 x float]* %conv_input_0, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 116 'getelementptr' 'conv_input_0_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%conv_input_1_addr_2 = getelementptr [784 x float]* %conv_input_1, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 117 'getelementptr' 'conv_input_1_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%conv_input_2_addr_2 = getelementptr [784 x float]* %conv_input_2, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 118 'getelementptr' 'conv_input_2_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 119 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 119 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 120 [1/2] (3.25ns)   --->   "%conv_input_0_load = load float* %conv_input_0_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 120 'load' 'conv_input_0_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 121 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_0_load" [conv_1/conv_1.cpp:26]   --->   Operation 121 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%conv_input_1_load = load float* %conv_input_1_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 122 'load' 'conv_input_1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 123 [1/2] (3.25ns)   --->   "%conv_input_2_load = load float* %conv_input_2_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 123 'load' 'conv_input_2_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 124 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 125 [1/2] (3.25ns)   --->   "%conv_input_0_load_1 = load float* %conv_input_0_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 125 'load' 'conv_input_0_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%conv_input_1_load_1 = load float* %conv_input_1_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 126 'load' 'conv_input_1_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 127 [1/2] (3.25ns)   --->   "%conv_input_2_load_1 = load float* %conv_input_2_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 127 'load' 'conv_input_2_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 128 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 128 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 129 [2/2] (3.25ns)   --->   "%conv_input_0_load_2 = load float* %conv_input_0_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 129 'load' 'conv_input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%conv_input_1_load_2 = load float* %conv_input_1_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 130 'load' 'conv_input_1_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 131 [2/2] (3.25ns)   --->   "%conv_input_2_load_2 = load float* %conv_input_2_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 131 'load' 'conv_input_2_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 4 <SV = 3> <Delay = 34.9>
ST_4 : Operation 132 [1/1] (0.69ns)   --->   "%select_ln26_1 = select i1 %or_ln26_1, float 0.000000e+00, float %w_sum_0" [conv_1/conv_1.cpp:26]   --->   Operation 132 'select' 'select_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_l, %conv_input_0_load" [conv_1/conv_1.cpp:26]   --->   Operation 133 'fmul' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 134 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_input_1_load, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 135 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/2] (3.25ns)   --->   "%conv_input_0_load_2 = load float* %conv_input_0_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 136 'load' 'conv_input_0_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 137 [1/2] (3.25ns)   --->   "%conv_input_1_load_2 = load float* %conv_input_1_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 137 'load' 'conv_input_1_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 138 [1/2] (3.25ns)   --->   "%conv_input_2_load_2 = load float* %conv_input_2_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 138 'load' 'conv_input_2_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 139 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %select_ln26_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 139 'fadd' 'w_sum_3' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_input_1_load, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 140 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_input_2_load, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 141 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 142 [2/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 142 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_input_2_load, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 143 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_0_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 144 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 145 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv_1/conv_1.cpp:26]   --->   Operation 145 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_l, %conv_input_0_load_1" [conv_1/conv_1.cpp:26]   --->   Operation 146 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_input_1_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 147 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 148 [2/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 148 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_input_1_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 149 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_input_2_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 150 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 151 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv_1/conv_1.cpp:26]   --->   Operation 151 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_input_2_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 152 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_0_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 153 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 154 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 154 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_l, %conv_input_0_load_2" [conv_1/conv_1.cpp:26]   --->   Operation 155 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_input_1_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 156 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 157 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 157 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_input_1_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 158 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_input_2_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 159 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 160 [2/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 160 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_input_2_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 161 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 162 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 162 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 163 [2/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 163 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 164 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 164 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 165 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 165 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 166 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 166 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 167 [2/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 167 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 168 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv_1/conv_1.cpp:26]   --->   Operation 168 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (1.56ns)   --->   "%wr = add i2 %select_ln26, 1" [conv_1/conv_1.cpp:18]   --->   Operation 169 'add' 'wr' <Predicate = (!icmp_ln8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 170 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %zext_ln35, 26" [conv_1/conv_1.cpp:35]   --->   Operation 171 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_5 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 172 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %zext_ln35_2, %mul_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 173 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 174 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i15 %tmp_1 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 175 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i6 %select_ln26_2 to i16" [conv_1/conv_1.cpp:26]   --->   Operation 176 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i6 %select_ln26_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 177 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln26_2, %zext_ln26" [conv_1/conv_1.cpp:35]   --->   Operation 178 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 179 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv_1/conv_1.cpp:35]   --->   Operation 180 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 181 [2/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 181 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr, -1" [conv_1/conv_1.cpp:18]   --->   Operation 182 'icmp' 'icmp_ln18_1' <Predicate = (!icmp_ln8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %ifTrue, label %ifFalse" [conv_1/conv_1.cpp:18]   --->   Operation 183 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26_3" [conv_1/conv_1.cpp:31]   --->   Operation 184 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 185 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 185 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 186 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv_1/conv_1.cpp:26]   --->   Operation 186 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 187 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 188 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 188 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 33.5>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Row_Loop_Filter1_Loo)"   --->   Operation 189 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64896, i64 64896, i64 64896)"   --->   Operation 190 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 191 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @Filter1_Loop_W_Row_L)"   --->   Operation 192 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 193 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 194 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:20]   --->   Operation 195 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 196 'specregionend' 'empty_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_24 : Operation 197 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 197 'fadd' 'w_sum' <Predicate = (icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 198 'bitcast' 'bitcast_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 199 'partselect' 'tmp' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 200 'trunc' 'trunc_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 201 'icmp' 'icmp_ln34' <Predicate = (icmp_ln18_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 202 'icmp' 'icmp_ln34_1' <Predicate = (icmp_ln18_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 203 'or' 'or_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 204 'fcmp' 'tmp_5' <Predicate = (icmp_ln18_1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_5" [conv_1/conv_1.cpp:34]   --->   Operation 205 'and' 'and_ln34' <Predicate = (icmp_ln18_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 206 'select' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 207 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 207 'store' <Predicate = (icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 208 'br' <Predicate = (icmp_ln18_1)> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 209 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten47', conv_1/conv_1.cpp:8) with incoming values : ('add_ln8', conv_1/conv_1.cpp:8) [16]  (1.77 ns)

 <State 2>: 14.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten14', conv_1/conv_1.cpp:11) with incoming values : ('select_ln11', conv_1/conv_1.cpp:11) [18]  (0 ns)
	'icmp' operation ('icmp_ln11', conv_1/conv_1.cpp:11) [33]  (1.99 ns)
	'xor' operation ('xor_ln35', conv_1/conv_1.cpp:35) [40]  (0.978 ns)
	'and' operation ('and_ln35', conv_1/conv_1.cpp:35) [42]  (0 ns)
	'and' operation ('and_ln35_2', conv_1/conv_1.cpp:35) [63]  (0.978 ns)
	'or' operation ('or_ln26', conv_1/conv_1.cpp:26) [66]  (0 ns)
	'or' operation ('or_ln26_1', conv_1/conv_1.cpp:26) [67]  (0.978 ns)
	'select' operation ('select_ln26', conv_1/conv_1.cpp:26) [68]  (0.993 ns)
	'add' operation ('add_ln26', conv_1/conv_1.cpp:26) [88]  (1.78 ns)
	'sub' operation ('sub_ln26', conv_1/conv_1.cpp:26) [93]  (1.73 ns)
	'add' operation ('add_ln26_7', conv_1/conv_1.cpp:26) [94]  (1.64 ns)
	'getelementptr' operation ('conv_input_0_addr', conv_1/conv_1.cpp:26) [96]  (0 ns)
	'load' operation ('conv_input_0_load', conv_1/conv_1.cpp:26) on array 'conv_input_0' [110]  (3.25 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_0_l', conv_1/conv_1.cpp:26) on array 'conv_1_weights_0_0' [109]  (3.25 ns)
	'fmul' operation ('tmp_s', conv_1/conv_1.cpp:26) [111]  (12.4 ns)

 <State 4>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', conv_1/conv_1.cpp:26) [111]  (12.4 ns)
	'fadd' operation ('w_sum_3', conv_1/conv_1.cpp:26) [112]  (22.6 ns)

 <State 5>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv_1/conv_1.cpp:26) [112]  (22.6 ns)

 <State 6>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv_1/conv_1.cpp:26) [115]  (22.6 ns)

 <State 7>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv_1/conv_1.cpp:26) [115]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv_1/conv_1.cpp:26) [118]  (22.6 ns)

 <State 9>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv_1/conv_1.cpp:26) [118]  (22.6 ns)

 <State 10>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv_1/conv_1.cpp:26) [122]  (22.6 ns)

 <State 11>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv_1/conv_1.cpp:26) [122]  (22.6 ns)

 <State 12>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv_1/conv_1.cpp:26) [125]  (22.6 ns)

 <State 13>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv_1/conv_1.cpp:26) [125]  (22.6 ns)

 <State 14>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv_1/conv_1.cpp:26) [128]  (22.6 ns)

 <State 15>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv_1/conv_1.cpp:26) [128]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv_1/conv_1.cpp:26) [132]  (22.6 ns)

 <State 17>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv_1/conv_1.cpp:26) [132]  (22.6 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv_1/conv_1.cpp:26) [135]  (22.6 ns)

 <State 19>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv_1/conv_1.cpp:26) [135]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv_1/conv_1.cpp:26) [138]  (22.6 ns)

 <State 21>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv_1/conv_1.cpp:26) [138]  (22.6 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_1/conv_1.cpp:31) [146]  (22.6 ns)

 <State 24>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', conv_1/conv_1.cpp:31) [146]  (22.6 ns)
	'fcmp' operation ('tmp_5', conv_1/conv_1.cpp:34) [153]  (6.79 ns)
	'and' operation ('and_ln34', conv_1/conv_1.cpp:34) [154]  (0 ns)
	'select' operation ('w_sum', conv_1/conv_1.cpp:34) [155]  (0.978 ns)
	'store' operation ('store_ln35', conv_1/conv_1.cpp:35) of variable 'w_sum', conv_1/conv_1.cpp:34 on array 'conv_out' [156]  (3.25 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
