Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 04:33:18 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_67/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                 2881        0.011        0.000                      0                 2881        2.044        0.000                       0                  2882  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.319}        4.638           215.610         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.029        0.000                      0                 2881        0.011        0.000                      0                 2881        2.044        0.000                       0                  2882  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 genblk1[374].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.319ns period=4.638ns})
  Destination:            reg_out/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.319ns period=4.638ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.638ns  (vclock rise@4.638ns - vclock rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 2.124ns (47.827%)  route 2.317ns (52.173%))
  Logic Levels:           19  (CARRY8=11 LUT1=1 LUT2=7)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 6.408 - 4.638 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.171ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.155ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2881, routed)        1.274     2.235    genblk1[374].reg_in/CLK
    SLICE_X126Y482       FDRE                                         r  genblk1[374].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y482       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.316 f  genblk1[374].reg_in/reg_out_reg[1]/Q
                         net (fo=4, routed)           0.216     2.532    genblk1[374].reg_in/x_reg[374][1]
    SLICE_X126Y482       LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     2.582 r  genblk1[374].reg_in/reg_out[7]_i_343/O
                         net (fo=1, routed)           0.010     2.592    conv/mul165/reg_out[7]_i_122_0[0]
    SLICE_X126Y482       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     2.788 r  conv/mul165/reg_out_reg[7]_i_131/O[5]
                         net (fo=1, routed)           0.172     2.960    conv/add000174/tmp00[165]_50[4]
    SLICE_X125Y483       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     3.059 r  conv/add000174/reg_out[7]_i_1252/O
                         net (fo=1, routed)           0.025     3.084    conv/add000174/reg_out[7]_i_1252_n_0
    SLICE_X125Y483       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.268 r  conv/add000174/reg_out_reg[7]_i_656/O[5]
                         net (fo=2, routed)           0.385     3.653    conv/add000174/reg_out_reg[7]_i_656_n_10
    SLICE_X121Y483       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.776 r  conv/add000174/reg_out[7]_i_659/O
                         net (fo=1, routed)           0.022     3.798    conv/add000174/reg_out[7]_i_659_n_0
    SLICE_X121Y483       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     3.856 r  conv/add000174/reg_out_reg[7]_i_311/O[5]
                         net (fo=1, routed)           0.321     4.177    conv/add000174/reg_out_reg[7]_i_311_n_10
    SLICE_X122Y483       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.326 r  conv/add000174/reg_out[7]_i_116/O
                         net (fo=1, routed)           0.008     4.334    conv/add000174/reg_out[7]_i_116_n_0
    SLICE_X122Y483       CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.053     4.387 r  conv/add000174/reg_out_reg[7]_i_50/O[6]
                         net (fo=2, routed)           0.178     4.565    conv/add000174/reg_out_reg[7]_i_50_n_9
    SLICE_X122Y486       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.664 r  conv/add000174/reg_out[7]_i_52/O
                         net (fo=1, routed)           0.010     4.674    conv/add000174/reg_out[7]_i_52_n_0
    SLICE_X122Y486       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.789 r  conv/add000174/reg_out_reg[7]_i_22/CO[7]
                         net (fo=1, routed)           0.026     4.815    conv/add000174/reg_out_reg[7]_i_22_n_0
    SLICE_X122Y487       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.891 r  conv/add000174/reg_out_reg[23]_i_159/O[1]
                         net (fo=2, routed)           0.234     5.125    conv/add000174/reg_out_reg[23]_i_159_n_14
    SLICE_X123Y483       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.178 r  conv/add000174/reg_out[23]_i_178/O
                         net (fo=1, routed)           0.015     5.193    conv/add000174/reg_out[23]_i_178_n_0
    SLICE_X123Y483       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.310 r  conv/add000174/reg_out_reg[23]_i_106/CO[7]
                         net (fo=1, routed)           0.026     5.336    conv/add000174/reg_out_reg[23]_i_106_n_0
    SLICE_X123Y484       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.392 r  conv/add000174/reg_out_reg[23]_i_96/O[0]
                         net (fo=1, routed)           0.379     5.771    conv/add000174/reg_out_reg[23]_i_96_n_15
    SLICE_X126Y469       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     5.807 r  conv/add000174/reg_out[23]_i_58/O
                         net (fo=1, routed)           0.009     5.816    conv/add000174/reg_out[23]_i_58_n_0
    SLICE_X126Y469       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.049 r  conv/add000174/reg_out_reg[23]_i_28/O[5]
                         net (fo=1, routed)           0.221     6.270    conv/add000176/reg_out_reg[23]_0[12]
    SLICE_X128Y469       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     6.419 r  conv/add000176/reg_out[15]_i_4/O
                         net (fo=1, routed)           0.008     6.427    conv/add000176/reg_out[15]_i_4_n_0
    SLICE_X128Y469       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     6.542 r  conv/add000176/reg_out_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.568    conv/add000176/reg_out_reg[15]_i_1_n_0
    SLICE_X128Y470       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.650 r  conv/add000176/reg_out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.026     6.676    reg_out/D[19]
    SLICE_X128Y470       FDRE                                         r  reg_out/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.638     4.638 r  
    AR14                                              0.000     4.638 r  clk (IN)
                         net (fo=0)                   0.000     4.638    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.997 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.997    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.997 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.284    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.308 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2881, routed)        1.100     6.408    reg_out/CLK
    SLICE_X128Y470       FDRE                                         r  reg_out/reg_out_reg[19]/C
                         clock pessimism              0.307     6.715    
                         clock uncertainty           -0.035     6.680    
    SLICE_X128Y470       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.705    reg_out/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 demux/genblk1[172].z_reg[172][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.319ns period=4.638ns})
  Destination:            genblk1[172].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.319ns period=4.638ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.060ns (31.414%)  route 0.131ns (68.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      1.085ns (routing 0.155ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.171ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2881, routed)        1.085     1.755    demux/CLK
    SLICE_X126Y457       FDRE                                         r  demux/genblk1[172].z_reg[172][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y457       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.815 r  demux/genblk1[172].z_reg[172][0]/Q
                         net (fo=1, routed)           0.131     1.946    genblk1[172].reg_in/D[0]
    SLICE_X129Y457       FDRE                                         r  genblk1[172].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2881, routed)        1.274     2.235    genblk1[172].reg_in/CLK
    SLICE_X129Y457       FDRE                                         r  genblk1[172].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.361     1.874    
    SLICE_X129Y457       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.936    genblk1[172].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.319 }
Period(ns):         4.638
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.638       3.348      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.319       2.044      SLICE_X128Y459  demux/genblk1[100].z_reg[100][7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.319       2.044      SLICE_X131Y449  genblk1[346].reg_in/reg_out_reg[3]/C



