# compile vhdl design source files
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/new/ALU_mock.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/new/IO_controller.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/new/program_memory.vhd"
vhdl microblaze_v9_5  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/hdl/microblaze_v9_5_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_0/sim/programator_microblaze_0_0.vhd"
vhdl lmb_v10_v3_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/d6c0f905/hdl/vhdl/lmb_v10.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_dlmb_v10_0/sim/programator_dlmb_v10_0.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_ilmb_v10_0/sim/programator_ilmb_v10_0.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_funcs.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_primitives.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/xor18.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/parity.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/parityenable.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/checkbit_handler.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/correct_one_bit.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/pselect.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/pselect_mask.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/axi_interface.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_mux.vhd"
vhdl lmb_bram_if_cntlr_v4_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_cntlr.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_dlmb_bram_if_cntlr_0/sim/programator_dlmb_bram_if_cntlr_0.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_ilmb_bram_if_cntlr_0/sim/programator_ilmb_bram_if_cntlr_0.vhd"
vhdl blk_mem_gen_v8_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/simulation/blk_mem_gen_v8_2.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_lmb_bram_0/sim/programator_lmb_bram_0.vhd"
vhdl axi_lite_ipif_v3_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/ipif_pkg.vhd"
vhdl axi_lite_ipif_v3_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd"
vhdl axi_lite_ipif_v3_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd"
vhdl axi_lite_ipif_v3_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd"
vhdl axi_lite_ipif_v3_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd"
vhdl axi_intc_v4_1  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/double_synchronizer.vhd"
vhdl axi_intc_v4_1  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/shared_ram_ivar.vhd"
vhdl axi_intc_v4_1  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/pulse_synchronizer.vhd"
vhdl axi_intc_v4_1  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/intc_core.vhd"
vhdl axi_intc_v4_1  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e1d42edc/hdl/src/vhdl/axi_intc.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/sim/programator_microblaze_0_axi_intc_0.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_xlconcat_0/sim/programator_microblaze_0_xlconcat_0.vhd"
vhdl mdm_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/mdm_primitives.vhd"
vhdl mdm_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/arbiter.vhd"
vhdl mdm_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/srl_fifo.vhd"
vhdl mdm_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/bus_master.vhd"
vhdl mdm_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/jtag_control.vhd"
vhdl mdm_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/mdm_core.vhd"
vhdl mdm_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/fbb28dda/hdl/vhdl/mdm.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_mdm_1_0/sim/programator_mdm_1_0.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0_clk_wiz.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0.vhd"
vhdl lib_cdc_v1_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd"
vhdl proc_sys_reset_v5_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd"
vhdl proc_sys_reset_v5_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd"
vhdl proc_sys_reset_v5_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd"
vhdl proc_sys_reset_v5_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/sim/programator_rst_clk_wiz_1_100M_0.vhd"
vhdl lib_pkg_v1_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_pkg_v1_0/22b9c58c/hdl/src/vhdl/lib_pkg.vhd"
vhdl lib_srl_fifo_v1_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd"
vhdl lib_srl_fifo_v1_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd"
vhdl lib_srl_fifo_v1_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd"
vhdl lib_srl_fifo_v1_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd"
vhdl axi_uartlite_v2_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/dynshreg_i_f.vhd"
vhdl axi_uartlite_v2_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_tx.vhd"
vhdl axi_uartlite_v2_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_rx.vhd"
vhdl axi_uartlite_v2_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/baudrate.vhd"
vhdl axi_uartlite_v2_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/uartlite_core.vhd"
vhdl axi_uartlite_v2_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/a3d1bdff/hdl/src/vhdl/axi_uartlite.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/sim/programator_axi_uartlite_0_0.vhd"
vhdl dist_mem_gen_v8_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/dist_mem_gen_v8_0/afecfcf1/simulation/dist_mem_gen_v8_0.vhd"
vhdl fifo_generator_v12_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vhdl_beh.vhd"
vhdl fifo_generator_v12_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vh_rfs.vhd"
vhdl lib_fifo_v1_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/async_fifo_fg.vhd"
vhdl lib_fifo_v1_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/a73caf46/hdl/src/vhdl/sync_fifo_fg.vhd"
vhdl interrupt_control_v3_1  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/dd9a9dbd/hdl/src/vhdl/interrupt_control.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/comp_defs.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/pselect_f.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/counter_f.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/soft_reset.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/xip_cross_clk_sync.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/reset_sync_module.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_status_slave_sel_reg.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_startup_block.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_receive_transmit_reg.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_occupancy_reg.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_mode_control_logic.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_mode_0_module.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_look_up_logic.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_fifo_ifmodule.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_cntrl_reg.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_address_decoder.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/xip_status_reg.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/xip_cntrl_reg.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/qspi_core_interface.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/axi_qspi_xip_if.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/axi_qspi_enhanced_mode.vhd"
vhdl axi_quad_spi_v3_2  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/00b802bf/hdl/src/vhdl/axi_quad_spi.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/sim/programator_axi_quad_spi_0_0.vhd"
vhdl axi_gpio_v2_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd"
vhdl axi_gpio_v2_0  "../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/sim/programator_axi_gpio_0_0.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/sim/programator_rst_mig_7series_0_81M_0.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/bd/programator/hdl/programator.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/new/marker_memory.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/new/DIO_module_mock.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/new/7seg_driver.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/new/CPU.vhd"
vhdl xil_defaultlib  "../../../CPUv1.srcs/sources_1/new/top_lvl.vhd"

# Do not sort compile order
nosort
