{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765440553841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765440553841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 05:09:13 2025 " "Processing started: Thu Dec 11 05:09:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765440553841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440553841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini-cpu -c mini-cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini-cpu -c mini-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440553841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765440554290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765440554290 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_custom_controller.v(75) " "Verilog HDL information at lcd_custom_controller.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765440561645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_custom_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_custom_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_custom_controller " "Found entity 1: lcd_custom_controller" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440561647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440561647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440561650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440561650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_init_hd44780.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_init_hd44780.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_init_hd44780 " "Found entity 1: lcd_init_hd44780" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440561654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440561654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_mini_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file module_mini_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_mini_cpu " "Found entity 1: module_mini_cpu" {  } { { "module_mini_cpu.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/module_mini_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440561660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440561660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_project_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_project_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Project_Top " "Found entity 1: DE2_115_Project_Top" {  } { { "DE2_115_Project_Top.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/DE2_115_Project_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440561663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440561663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file module_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_alu " "Found entity 1: module_alu" {  } { { "module_alu.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/module_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440561666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440561666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Project_Top " "Elaborating entity \"DE2_115_Project_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765440561730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_mini_cpu module_mini_cpu:cpu " "Elaborating entity \"module_mini_cpu\" for hierarchy \"module_mini_cpu:cpu\"" {  } { { "DE2_115_Project_Top.v" "cpu" { Text "D:/Users/rabs4/Documents/CPU---SD/DE2_115_Project_Top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440561736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 module_mini_cpu.v(90) " "Verilog HDL assignment warning at module_mini_cpu.v(90): truncated value with size 32 to match size of target (16)" {  } { { "module_mini_cpu.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/module_mini_cpu.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765440561738 "|DE2_115_Project_Top|module_mini_cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 module_mini_cpu.v(142) " "Verilog HDL assignment warning at module_mini_cpu.v(142): truncated value with size 32 to match size of target (16)" {  } { { "module_mini_cpu.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/module_mini_cpu.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765440561738 "|DE2_115_Project_Top|module_mini_cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory module_mini_cpu:cpu\|memory:mem_inst " "Elaborating entity \"memory\" for hierarchy \"module_mini_cpu:cpu\|memory:mem_inst\"" {  } { { "module_mini_cpu.v" "mem_inst" { Text "D:/Users/rabs4/Documents/CPU---SD/module_mini_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440561754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_alu module_mini_cpu:cpu\|module_alu:alu_inst " "Elaborating entity \"module_alu\" for hierarchy \"module_mini_cpu:cpu\|module_alu:alu_inst\"" {  } { { "module_mini_cpu.v" "alu_inst" { Text "D:/Users/rabs4/Documents/CPU---SD/module_mini_cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440561757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_custom_controller lcd_custom_controller:lcd_ctrl " "Elaborating entity \"lcd_custom_controller\" for hierarchy \"lcd_custom_controller:lcd_ctrl\"" {  } { { "DE2_115_Project_Top.v" "lcd_ctrl" { Text "D:/Users/rabs4/Documents/CPU---SD/DE2_115_Project_Top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440561759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_custom_controller.v(136) " "Verilog HDL assignment warning at lcd_custom_controller.v(136): truncated value with size 32 to match size of target (4)" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765440561762 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_custom_controller.v(137) " "Verilog HDL assignment warning at lcd_custom_controller.v(137): truncated value with size 32 to match size of target (4)" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765440561763 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_custom_controller.v(148) " "Verilog HDL assignment warning at lcd_custom_controller.v(148): truncated value with size 32 to match size of target (6)" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765440561763 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_custom_controller.v(151) " "Verilog HDL assignment warning at lcd_custom_controller.v(151): truncated value with size 32 to match size of target (6)" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765440561763 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_init_hd44780 lcd_custom_controller:lcd_ctrl\|lcd_init_hd44780:lcd_init_inst " "Elaborating entity \"lcd_init_hd44780\" for hierarchy \"lcd_custom_controller:lcd_ctrl\|lcd_init_hd44780:lcd_init_inst\"" {  } { { "lcd_custom_controller.v" "lcd_init_inst" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440561763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_init_hd44780.v(57) " "Verilog HDL assignment warning at lcd_init_hd44780.v(57): truncated value with size 32 to match size of target (3)" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765440561765 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl|lcd_init_hd44780:lcd_init_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd_init_hd44780.v(66) " "Verilog HDL Case Statement warning at lcd_init_hd44780.v(66): incomplete case statement has no default case item" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765440561765 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl|lcd_init_hd44780:lcd_init_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd_init_hd44780.v(66) " "Verilog HDL Case Statement information at lcd_init_hd44780.v(66): all case item expressions in this case statement are onehot" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765440561765 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl|lcd_init_hd44780:lcd_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd_rom.data_a 0 lcd_init_hd44780.v(28) " "Net \"cmd_rom.data_a\" at lcd_init_hd44780.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765440561765 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl|lcd_init_hd44780:lcd_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd_rom.waddr_a 0 lcd_init_hd44780.v(28) " "Net \"cmd_rom.waddr_a\" at lcd_init_hd44780.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765440561765 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl|lcd_init_hd44780:lcd_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd_delay_rom.data_a 0 lcd_init_hd44780.v(29) " "Net \"cmd_delay_rom.data_a\" at lcd_init_hd44780.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765440561765 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl|lcd_init_hd44780:lcd_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd_delay_rom.waddr_a 0 lcd_init_hd44780.v(29) " "Net \"cmd_delay_rom.waddr_a\" at lcd_init_hd44780.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765440561765 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl|lcd_init_hd44780:lcd_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd_rom.we_a 0 lcd_init_hd44780.v(28) " "Net \"cmd_rom.we_a\" at lcd_init_hd44780.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765440561765 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl|lcd_init_hd44780:lcd_init_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd_delay_rom.we_a 0 lcd_init_hd44780.v(29) " "Net \"cmd_delay_rom.we_a\" at lcd_init_hd44780.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "lcd_init_hd44780.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765440561765 "|DE2_115_Project_Top|lcd_custom_controller:lcd_ctrl|lcd_init_hd44780:lcd_init_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcd_custom_controller:lcd_ctrl\|lcd_init_hd44780:lcd_init_inst\|cmd_rom " "RAM logic \"lcd_custom_controller:lcd_ctrl\|lcd_init_hd44780:lcd_init_inst\|cmd_rom\" is uninferred due to inappropriate RAM size" {  } { { "lcd_init_hd44780.v" "cmd_rom" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765440562086 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcd_custom_controller:lcd_ctrl\|lcd_init_hd44780:lcd_init_inst\|cmd_delay_rom " "RAM logic \"lcd_custom_controller:lcd_ctrl\|lcd_init_hd44780:lcd_init_inst\|cmd_delay_rom\" is uninferred due to inappropriate RAM size" {  } { { "lcd_init_hd44780.v" "cmd_delay_rom" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_init_hd44780.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765440562086 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765440562086 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_custom_controller:lcd_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_custom_controller:lcd_ctrl\|Div1\"" {  } { { "lcd_custom_controller.v" "Div1" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_custom_controller:lcd_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_custom_controller:lcd_ctrl\|Mod1\"" {  } { { "lcd_custom_controller.v" "Mod1" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_custom_controller:lcd_ctrl\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_custom_controller:lcd_ctrl\|Div2\"" {  } { { "lcd_custom_controller.v" "Div2" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_custom_controller:lcd_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_custom_controller:lcd_ctrl\|Mod2\"" {  } { { "lcd_custom_controller.v" "Mod2" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_custom_controller:lcd_ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_custom_controller:lcd_ctrl\|Div0\"" {  } { { "lcd_custom_controller.v" "Div0" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_custom_controller:lcd_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_custom_controller:lcd_ctrl\|Mod0\"" {  } { { "lcd_custom_controller.v" "Mod0" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_custom_controller:lcd_ctrl\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_custom_controller:lcd_ctrl\|Div3\"" {  } { { "lcd_custom_controller.v" "Div3" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_custom_controller:lcd_ctrl\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_custom_controller:lcd_ctrl\|Mod3\"" {  } { { "lcd_custom_controller.v" "Mod3" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_custom_controller:lcd_ctrl\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_custom_controller:lcd_ctrl\|Mod4\"" {  } { { "lcd_custom_controller.v" "Mod4" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "module_mini_cpu:cpu\|module_alu:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"module_mini_cpu:cpu\|module_alu:alu_inst\|Mult0\"" {  } { { "module_alu.v" "Mult0" { Text "D:/Users/rabs4/Documents/CPU---SD/module_alu.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440562355 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765440562355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Div1\"" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440562389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Div1 " "Instantiated megafunction \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562389 ""}  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765440562389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\"" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440562548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1 " "Instantiated megafunction \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562548 ""}  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765440562548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Div2\"" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440562631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Div2 " "Instantiated megafunction \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562631 ""}  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765440562631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Div0\"" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440562729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Div0 " "Instantiated megafunction \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562729 ""}  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765440562729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Div3\"" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440562834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Div3 " "Instantiated megafunction \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562834 ""}  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765440562834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "module_mini_cpu:cpu\|module_alu:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"module_mini_cpu:cpu\|module_alu:alu_inst\|lpm_mult:Mult0\"" {  } { { "module_alu.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/module_alu.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440562938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "module_mini_cpu:cpu\|module_alu:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"module_mini_cpu:cpu\|module_alu:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765440562938 ""}  } { { "module_alu.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/module_alu.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765440562938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "D:/Users/rabs4/Documents/CPU---SD/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765440562975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440562975 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_custom_controller.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/lcd_custom_controller.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765440563283 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765440563283 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_Project_Top.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/DE2_115_Project_Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765440563701 "|DE2_115_Project_Top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_115_Project_Top.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/DE2_115_Project_Top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765440563701 "|DE2_115_Project_Top|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DE2_115_Project_Top.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/DE2_115_Project_Top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765440563701 "|DE2_115_Project_Top|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765440563701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765440563779 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765440564459 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~0 " "Logic cell \"lcd_custom_controller:lcd_ctrl\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~0" { Text "D:/Users/rabs4/Documents/CPU---SD/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564467 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1765440564467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/rabs4/Documents/CPU---SD/output_files/mini-cpu.map.smsg " "Generated suppressed messages file D:/Users/rabs4/Documents/CPU---SD/output_files/mini-cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440564506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765440564636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765440564636 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_Project_Top.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/DE2_115_Project_Top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564747 "|DE2_115_Project_Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_Project_Top.v" "" { Text "D:/Users/rabs4/Documents/CPU---SD/DE2_115_Project_Top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765440564747 "|DE2_115_Project_Top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765440564747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2298 " "Implemented 2298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765440564747 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765440564747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2260 " "Implemented 2260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765440564747 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1765440564747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765440564747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765440564762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 05:09:24 2025 " "Processing ended: Thu Dec 11 05:09:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765440564762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765440564762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765440564762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765440564762 ""}
