// Seed: 1550127080
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    inout logic id_2,
    input id_3,
    inout id_4,
    input id_5,
    input id_6
);
  type_10(
      id_1, id_3 ^ id_3, id_2 != id_1
  );
endmodule
