
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
Options:	
Date:		Fri Dec  9 08:54:11 2022
Host:		cn99.it.auth.gr (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 19.10 fill procedures
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> set init_mmmc_file ex6/Defaultv1.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/09 08:56:19, mem=490.9M)
#% End Load MMMC data ... (date=12/09 08:56:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=491.0M, current mem=491.0M)
default_emulate_rc_corner

Loading LEF file ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Dec  9 08:56:19 2022
viaInitial ends at Fri Dec  9 08:56:19 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ex6/Defaultv1.view
Reading default_emulate_libset_max timing library '/mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
Read 489 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=13.5M, fe_cpu=0.35min, fe_real=2.15min, fe_mem=754.5M) ***
#% Begin Load netlist data ... (date=12/09 08:56:20, mem=508.8M)
*** Begin netlist parsing (mem=754.5M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 754.465M, initial mem = 256.805M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=754.5M) ***
#% End Load netlist data ... (date=12/09 08:56:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=518.6M, current mem=518.6M)
Top level cell is picorv32.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 642 modules.
** info: there are 8948 stdCell insts.

*** Memory Usage v#1 (Current mem = 803.391M, initial mem = 256.805M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:04.7 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:26.2, real=0:02:17, peak res=751.4M, current mem=751.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=769.6M, current mem=769.6M)
Current (total cpu=0:00:26.3, real=0:02:17, peak res=769.6M, current mem=769.6M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
*** Message Summary: 22 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.982857719068 0.75 15 15.0 15.0 15.0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1099.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1101.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
**DIAG[/icd/cm_t1nb_001/INNOVUS191/Rel/19.11/main/lnx86_64_opt/19.11-s128_1/fe/src/prtools/viaGen/vgViaUtil.c:2900:vuGetMaxCutLayerSpacing]: Assert "db_layer && vgIsCutLayer(db_layer)"
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> createPGPin VDD -net VDD -geom Metal10 20 0 22 12
<CMD> createPGPin VSS -net VSS -geom Metal11 26 0 28 6
<CMD> editPowerVia -top_layer Metal11 -area {20 9 22 12} -add_vias 1 -bottom_layer Metal10
#% Begin editPowerVia (date=12/09 09:00:02, mem=829.2M)

ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |        1       |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=12/09 09:00:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=829.3M, current mem=829.3M)
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Fri Dec  9 09:00:27 2022 ***
SPECIAL ROUTE ran on directory: /mnt/scratch_b/users/k/karamitopp
SPECIAL ROUTE ran on machine: cn99.it.auth.gr (Linux 3.10.0-1160.76.1.el7.x86_64 Xeon 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2053.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 79 used
Read in 79 components
  79 core components: 79 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 409 nets
Read in 2 special nets, 2 routed
Read in 160 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 222
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 111
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2055.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 333 wires.
ViaGen created 1998 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       333      |       NA       |
|  Via1  |       222      |        0       |
|  Via2  |       222      |        0       |
|  Via3  |       222      |        0       |
|  Via4  |       222      |        0       |
|  Via5  |       222      |        0       |
|  Via6  |       222      |        0       |
|  Via7  |       222      |        0       |
|  Via8  |       222      |        0       |
|  Via9  |       222      |        0       |
+--------+----------------+----------------+
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -maxAllowedDelay 1
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_detail_check_route false -place_detail_preserve_routing true -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort auto -place_global_ignore_scan true -place_global_ignore_spare false -place_global_module_aware_spare false -place_global_place_io_pins true -place_global_reorder_scan true -powerDriven false -timingDriven true
**INFO: user set opt options
Estimated cell power/ground rail width = 0.160 um
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1173.48 CPU=0:00:00.2 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 244 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 6075 (64.7%) nets
3		: 1816 (19.4%) nets
4     -	14	: 1153 (12.3%) nets
15    -	39	: 320 (3.4%) nets
40    -	79	: 13 (0.1%) nets
80    -	159	: 3 (0.0%) nets
160   -	319	: 3 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=8705 (0 fixed + 8705 movable) #buf cell=0 #inv cell=330 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9383 #term=34466 #term/net=3.67, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 8705 single + 0 double + 0 multi
Total standard cell length = 14.7026 (mm), area = 0.0251 (mm^2)
Average module density = 0.696.
Density for the design = 0.696.
       = stdcell_area 73513 sites (25141 um^2) / alloc_area 105600 sites (36115 um^2).
Pin Density = 0.3264.
            = total # of pins 34466 / total area 105600.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Init WL Bound For Global Placement... 
Iteration  1: Total net bbox = 6.790e-10 (7.01e-11 6.09e-10)
              Est.  stn bbox = 7.382e-10 (7.25e-11 6.66e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1211.0M
Iteration  2: Total net bbox = 6.790e-10 (7.01e-11 6.09e-10)
              Est.  stn bbox = 7.382e-10 (7.25e-11 6.66e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1211.0M
*** Finished SKP initialization (cpu=0:00:02.2, real=0:00:03.0)***
Iteration  3: Total net bbox = 5.349e+03 (2.80e+03 2.55e+03)
              Est.  stn bbox = 6.898e+03 (3.62e+03 3.28e+03)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 1286.1M
Iteration  4: Total net bbox = 8.072e+04 (4.87e+04 3.20e+04)
              Est.  stn bbox = 1.016e+05 (6.05e+04 4.11e+04)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 1306.0M
Iteration  5: Total net bbox = 8.072e+04 (4.87e+04 3.20e+04)
              Est.  stn bbox = 1.016e+05 (6.05e+04 4.11e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1306.0M
Iteration  6: Total net bbox = 1.165e+05 (6.49e+04 5.16e+04)
              Est.  stn bbox = 1.537e+05 (8.47e+04 6.90e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1287.0M
Iteration  7: Total net bbox = 1.458e+05 (8.50e+04 6.09e+04)
              Est.  stn bbox = 1.891e+05 (1.09e+05 8.03e+04)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 1287.0M
Iteration  8: Total net bbox = 1.458e+05 (8.50e+04 6.09e+04)
              Est.  stn bbox = 1.891e+05 (1.09e+05 8.03e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1287.0M
Iteration  9: Total net bbox = 1.470e+05 (8.37e+04 6.33e+04)
              Est.  stn bbox = 1.909e+05 (1.08e+05 8.29e+04)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 1284.0M
Iteration 10: Total net bbox = 1.470e+05 (8.37e+04 6.33e+04)
              Est.  stn bbox = 1.909e+05 (1.08e+05 8.29e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1284.0M
Iteration 11: Total net bbox = 1.428e+05 (8.01e+04 6.27e+04)
              Est.  stn bbox = 1.840e+05 (1.03e+05 8.14e+04)
              cpu = 0:00:05.6 real = 0:00:06.0 mem = 1286.0M
Iteration 12: Total net bbox = 1.428e+05 (8.01e+04 6.27e+04)
              Est.  stn bbox = 1.840e+05 (1.03e+05 8.14e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1286.0M
Finished Global Placement (cpu=0:00:18.4, real=0:00:20.0, mem=1286.0M)
0 delay mode for cte disabled.
Info: 58 clock gating cells identified, 58 (on average) moved 290/5
net ignore based on current view = 0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:03 mem=1286.0M) ***
Total net bbox length = 1.430e+05 (8.015e+04 6.282e+04) (ext = 8.790e+03)
Move report: Detail placement moves 8705 insts, mean move: 1.15 um, max move: 28.19 um
	Max move on inst (g126782): (106.23, 83.87) --> (81.00, 86.83)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1286.0MB
Summary Report:
Instances move: 8705 (out of 8705 movable)
Instances flipped: 0
Mean displacement: 1.15 um
Max displacement: 28.19 um (Instance: g126782) (106.228, 83.873) -> (81, 86.83)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 1.433e+05 (7.983e+04 6.346e+04) (ext = 8.798e+03)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1286.0MB
*** Finished refinePlace (0:01:05 mem=1286.0M) ***
*** Finished Initial Placement (cpu=0:00:20.6, real=0:00:21.0, mem=1285.6M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1264.69 MB )
[NR-eGR] Read 3830 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1264.69 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3830
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9383  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9383 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9383 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.695431e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1264.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 34162
[NR-eGR] Metal2  (2V) length: 5.347904e+04um, number of vias: 49392
[NR-eGR] Metal3  (3H) length: 6.833300e+04um, number of vias: 5427
[NR-eGR] Metal4  (4V) length: 2.799230e+04um, number of vias: 2199
[NR-eGR] Metal5  (5H) length: 2.488891e+04um, number of vias: 204
[NR-eGR] Metal6  (6V) length: 1.660380e+03um, number of vias: 76
[NR-eGR] Metal7  (7H) length: 1.143800e+03um, number of vias: 26
[NR-eGR] Metal8  (8V) length: 9.811000e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 2.491000e+02um, number of vias: 5
[NR-eGR] Metal10 (10V) length: 7.600000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 1.950000e+01um, number of vias: 0
[NR-eGR] Total length: 1.778649e+05um, number of vias: 91509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.028306e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.21 seconds, mem = 1260.7M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
Clear WL bound data that no need be kept to net call of ip

*** Finished incrementalPlace (cpu=0:00:00.4, real=0:00:00.0)***
**placeDesign ... cpu = 0: 0:24, real = 0: 0:25, mem = 1260.7M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 970.5M, totSessionCpu=0:01:05 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 977.8M, totSessionCpu=0:01:06 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1284.73 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1288.85 MB )
[NR-eGR] Read 3830 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1288.85 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3830
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9383  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9383 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9383 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.711590e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         6( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               11( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 34162
[NR-eGR] Metal2  (2V) length: 5.361168e+04um, number of vias: 49614
[NR-eGR] Metal3  (3H) length: 6.874717e+04um, number of vias: 5480
[NR-eGR] Metal4  (4V) length: 2.890726e+04um, number of vias: 2274
[NR-eGR] Metal5  (5H) length: 2.523104e+04um, number of vias: 192
[NR-eGR] Metal6  (6V) length: 1.554480e+03um, number of vias: 74
[NR-eGR] Metal7  (7H) length: 1.305560e+03um, number of vias: 26
[NR-eGR] Metal8  (8V) length: 9.763500e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 2.192000e+02um, number of vias: 5
[NR-eGR] Metal10 (10V) length: 3.800000e-01um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 2.040000e+01um, number of vias: 0
[NR-eGR] Total length: 1.796948e+05um, number of vias: 91845
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.067836e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.44 sec, Curr Mem: 1284.85 MB )
Extraction called for design 'picorv32' of instances=8705 and nets=9657 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1284.852M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1293.65)
Total number of fetched objects 9442
End delay calculation. (MEM=1392.75 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1375.21 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:01:10 mem=1375.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.966  |
|           TNS (ns):| -9.410  |
|    Violating Paths:|   13    |
|          All Paths:|  2252   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    226 (226)     |   -0.771   |    226 (226)     |
|   max_tran     |    593 (2239)    |  -10.479   |    593 (2264)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.615%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1015.8M, totSessionCpu=0:01:10 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1332.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1332.2M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 59 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.6/0:07:39.8 (0.2), mem = 1333.2M

Footprint cell information for calculating maxBufDist
*info: There are 15 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:12.8/0:07:42.0 (0.2), mem = 1508.4M
Begin: GigaOpt high fanout net optimization
Info: 59 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:13.0/0:07:42.3 (0.2), mem = 1421.4M
*** DrvOpt [finish] : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:01:15.2/0:07:44.4 (0.2), mem = 1421.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 59 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:15.2/0:07:44.4 (0.2), mem = 1421.4M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   687|  2562|   -10.53|   226|   226|    -0.82|     0|     0|     0|     0|    -1.97|    -9.41|       0|       0|       0|  69.61|          |         |
|   233|   316|    -3.17|   234|   234|    -0.30|     0|     0|     0|     0|     6.08|     0.00|      21|     427|      97|  72.38| 0:00:02.0|  1496.6M|
|   233|   316|    -3.17|   234|   234|    -0.30|     0|     0|     0|     0|     6.08|     0.00|       0|       0|       0|  72.38| 0:00:01.0|  1496.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=1496.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:01:19.5/0:07:48.8 (0.2), mem = 1477.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1122.0M, totSessionCpu=0:01:20 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 59 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:19.6/0:07:48.8 (0.2), mem = 1439.6M
*info: 59 clock nets excluded
*info: 2 special nets excluded.
*info: 237 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------------+
|   0.000|   0.000|    72.38%|   0:00:00.0| 1475.6M|default_emulate_view|       NA| NA                                                |
+--------+--------+----------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1475.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1475.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:01:24.6/0:07:54.0 (0.2), mem = 1440.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:25.5/0:07:54.8 (0.2), mem = 1475.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    72.38%|        -|   0.000|   0.000|   0:00:00.0| 1475.7M|
|    72.38%|        0|   0.000|   0.000|   0:00:00.0| 1476.7M|
|    72.36%|        7|   0.000|   0.000|   0:00:01.0| 1514.8M|
|    72.00%|      314|   0.000|   0.000|   0:00:01.0| 1514.8M|
|    72.00%|        2|   0.000|   0.000|   0:00:00.0| 1514.8M|
|    72.00%|        0|   0.000|   0.000|   0:00:00.0| 1514.8M|
|    72.00%|        0|   0.000|   0.000|   0:00:00.0| 1514.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 72.00
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:28.0/0:07:57.4 (0.2), mem = 1514.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1441.73M, totSessionCpu=0:01:28).
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1450.17 MB )
[NR-eGR] Read 3830 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1450.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3830
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9824  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9824 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9824 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.703314e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        14( 0.09%)         1( 0.01%)         2( 0.01%)   ( 0.10%) 
[NR-eGR]  Metal3  (3)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               18( 0.01%)         1( 0.00%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1451.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.9, real=0:00:00.0)***
Iteration  6: Total net bbox = 1.392e+05 (7.96e+04 5.96e+04)
              Est.  stn bbox = 1.801e+05 (1.02e+05 7.78e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1486.5M
Iteration  7: Total net bbox = 1.419e+05 (8.08e+04 6.11e+04)
              Est.  stn bbox = 1.832e+05 (1.04e+05 7.94e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1481.5M
Iteration  8: Total net bbox = 1.402e+05 (7.91e+04 6.10e+04)
              Est.  stn bbox = 1.807e+05 (1.02e+05 7.92e+04)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 1477.5M
Iteration  9: Total net bbox = 1.404e+05 (7.85e+04 6.18e+04)
              Est.  stn bbox = 1.799e+05 (1.00e+05 7.98e+04)
              cpu = 0:00:03.6 real = 0:00:03.0 mem = 1475.5M
Iteration 10: Total net bbox = 1.411e+05 (7.91e+04 6.21e+04)
              Est.  stn bbox = 1.800e+05 (1.00e+05 7.97e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1475.5M
Move report: Timing Driven Placement moves 9146 insts, mean move: 6.15 um, max move: 69.88 um
	Max move on inst (FE_OFC257_pcpi_rs1_2): (162.40, 102.22) --> (116.73, 126.43)

Finished Incremental Placement (cpu=0:00:14.2, real=0:00:15.0, mem=1475.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:01:43 mem=1475.5M) ***
Total net bbox length = 1.429e+05 (8.083e+04 6.210e+04) (ext = 7.491e+03)
Move report: Detail placement moves 9146 insts, mean move: 0.90 um, max move: 17.41 um
	Max move on inst (g68477): (150.23, 109.44) --> (133.20, 109.06)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1475.5MB
Summary Report:
Instances move: 9146 (out of 9146 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 17.41 um (Instance: g68477) (150.232, 109.439) -> (133.2, 109.06)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.435e+05 (8.037e+04 6.316e+04) (ext = 7.488e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1475.5MB
*** Finished refinePlace (0:01:44 mem=1475.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1477.47 MB )
[NR-eGR] Read 3830 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1477.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3830
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9824  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9824 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9824 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.692729e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         6( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 1477.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35042
[NR-eGR] Metal2  (2V) length: 5.355582e+04um, number of vias: 50656
[NR-eGR] Metal3  (3H) length: 6.879718e+04um, number of vias: 5636
[NR-eGR] Metal4  (4V) length: 2.738687e+04um, number of vias: 2284
[NR-eGR] Metal5  (5H) length: 2.501792e+04um, number of vias: 209
[NR-eGR] Metal6  (6V) length: 1.763720e+03um, number of vias: 74
[NR-eGR] Metal7  (7H) length: 1.203010e+03um, number of vias: 38
[NR-eGR] Metal8  (8V) length: 3.345500e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 1.918000e+02um, number of vias: 11
[NR-eGR] Metal10 (10V) length: 3.040000e+00um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 1.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.779538e+05um, number of vias: 93968
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.021775e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.23 seconds, mem = 1472.5M
0 delay mode for cte disabled.
Clear WL bound data that no need be kept to net call of ip

*** Finished incrementalPlace (cpu=0:00:16.1, real=0:00:16.0)***
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1472.0M)
Extraction called for design 'picorv32' of instances=9146 and nets=10094 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1472.043M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:40, real = 0:00:41, mem = 1105.9M, totSessionCpu=0:01:45 **
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1456.06)
Total number of fetched objects 9883
End delay calculation. (MEM=1518.09 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1518.09 CPU=0:00:01.9 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization
Info: 59 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:47.8/0:08:17.5 (0.2), mem = 1518.1M
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   247|   344|    -3.18|   234|   234|    -0.30|     0|     0|     0|     0|     5.82|     0.00|       0|       0|       0|  72.00|          |         |
|   206|   254|    -0.29|   234|   234|    -0.27|     0|     0|     0|     0|     5.82|     0.00|       0|      96|     230|  74.26| 0:00:02.0|  1545.6M|
|   155|   176|    -0.29|   234|   234|    -0.27|     0|     0|     0|     0|     5.95|     0.00|      26|       0|      48|  74.72| 0:00:01.0|  1545.6M|
|   155|   176|    -0.29|   234|   234|    -0.27|     0|     0|     0|     0|     5.95|     0.00|       0|       0|       0|  74.72| 0:00:02.0|  1545.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   231 net(s): Could not be fixed because the gain is not enough.
*info:     3 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1545.6M) ***

*** Starting refinePlace (0:01:55 mem=1561.6M) ***
Total net bbox length = 1.439e+05 (8.074e+04 6.320e+04) (ext = 7.267e+03)
Move report: Detail placement moves 1281 insts, mean move: 3.71 um, max move: 31.07 um
	Max move on inst (FE_OFC133_pcpi_insn_26): (204.60, 127.87) --> (206.60, 156.94)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1561.6MB
Summary Report:
Instances move: 1281 (out of 9268 movable)
Instances flipped: 0
Mean displacement: 3.71 um
Max displacement: 31.07 um (Instance: FE_OFC133_pcpi_insn_26) (204.6, 127.87) -> (206.6, 156.94)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.468e+05 (8.178e+04 6.505e+04) (ext = 8.254e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1561.6MB
*** Finished refinePlace (0:01:56 mem=1561.6M) ***
*** maximum move = 31.07 um ***
*** Finished re-routing un-routed nets (1561.6M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1561.6M) ***
*** DrvOpt [finish] : cpu/real = 0:00:08.1/0:00:08.1 (1.0), totSession cpu/real = 0:01:55.9/0:08:25.6 (0.2), mem = 1526.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.14min real=0.13min mem=1478.5M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  5.938  |  6.572  |  8.213  |  5.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2252   |  1944   |   58    |   744   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      2 (2)       |   -0.232   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.308%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:52, mem = 1139.8M, totSessionCpu=0:01:56 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:56.5/0:08:26.3 (0.2), mem = 1497.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.31%|        -|   0.000|   0.000|   0:00:00.0| 1497.6M|
|    75.31%|        0|   0.000|   0.000|   0:00:00.0| 1497.6M|
|    75.23%|       11|   0.000|   0.000|   0:00:00.0| 1535.8M|
|    74.66%|      108|   0.000|   0.000|   0:00:01.0| 1535.8M|
|    74.66%|       11|   0.000|   0.000|   0:00:00.0| 1535.8M|
|    74.66%|       11|   0.000|   0.000|   0:00:00.0| 1535.8M|
|    74.66%|       11|   0.000|   0.000|   0:00:00.0| 1535.8M|
|    74.66%|       11|   0.000|   0.000|   0:00:00.0| 1535.8M|
|    74.66%|        0|   0.000|   0.000|   0:00:00.0| 1535.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 74.66
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:58 mem=1551.8M) ***
Total net bbox length = 1.468e+05 (8.176e+04 6.502e+04) (ext = 8.254e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1551.8MB
Summary Report:
Instances move: 0 (out of 9257 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.468e+05 (8.176e+04 6.502e+04) (ext = 8.254e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1551.8MB
*** Finished refinePlace (0:01:58 mem=1551.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1551.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1551.8M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:58.7/0:08:28.5 (0.2), mem = 1551.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1478.68M, totSessionCpu=0:01:59).

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9257 and nets=10205 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1455.348M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1463.49 MB )
[NR-eGR] Read 3830 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1463.49 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3830
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9935  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9935 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9935 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.725031e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.24 sec, Curr Mem: 1463.49 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1453.49)
Total number of fetched objects 9994
End delay calculation. (MEM=1517.52 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1517.52 CPU=0:00:01.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:02:02 mem=1517.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:56, real = 0:00:58, mem = 1142.7M, totSessionCpu=0:02:02 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  5.907  |  6.572  |  8.132  |  5.907  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2252   |  1944   |   58    |   744   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.205   |    234 (234)     |
|   max_tran     |      2 (2)       |   -0.232   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.656%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:57, real = 0:01:24, mem = 1144.1M, totSessionCpu=0:02:03 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:01:21, real = 0:01:49, mem = 1376.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 7 warning(s), 0 error(s)

<CMD> checkPlace picorv32.checkPlace
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=1386.5M, init mem=1387.0M)
TechSite Violation:	11
*info: Placed = 9257          
*info: Unplaced = 0           
Placement Density:74.66%(26962/36115)
Placement Density (including fixed std cells):74.66%(26962/36115)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1386.5M)
<CMD> setDrawView place
<CMD> fit
<CMD> refinePlace -checkRoute 0 -preserveRouting 1 -rmAffectedRouting 0 -swapEEQ 0
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:02:04 mem=1387.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1387.0MB
Summary Report:
Instances move: 0 (out of 9257 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1387.0MB
*** Finished refinePlace (0:02:04 mem=1387.0M) ***
<CMD> report_power > ex6.1_step_12_innovus_power.txt

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.10V	    VDD
Using Power View: default_emulate_view.

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1062.09MB/2356.47MB/1157.22MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1062.46MB/2356.47MB/1157.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1062.52MB/2356.47MB/1157.22MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT)
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 10%
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 20%
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 30%
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 40%
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 50%
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 60%
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 70%
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 80%
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 90%

Finished Levelizing
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT)

Starting Activity Propagation
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 10%
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 20%

Finished Activity Propagation
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1062.91MB/2356.47MB/1157.22MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT)
 ... Calculating switching power
2022-Dec-09 09:03:44 (2022-Dec-09 07:03:44 GMT): 10%
2022-Dec-09 09:03:45 (2022-Dec-09 07:03:45 GMT): 20%
2022-Dec-09 09:03:45 (2022-Dec-09 07:03:45 GMT): 30%
2022-Dec-09 09:03:45 (2022-Dec-09 07:03:45 GMT): 40%
2022-Dec-09 09:03:45 (2022-Dec-09 07:03:45 GMT): 50%
 ... Calculating internal and leakage power
2022-Dec-09 09:03:45 (2022-Dec-09 07:03:45 GMT): 60%
2022-Dec-09 09:03:45 (2022-Dec-09 07:03:45 GMT): 70%
2022-Dec-09 09:03:45 (2022-Dec-09 07:03:45 GMT): 80%
2022-Dec-09 09:03:45 (2022-Dec-09 07:03:45 GMT): 90%

Finished Calculating power
2022-Dec-09 09:03:45 (2022-Dec-09 07:03:45 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1063.39MB/2356.47MB/1157.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1063.39MB/2356.47MB/1157.22MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1063.45MB/2356.47MB/1157.22MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1063.46MB/2356.47MB/1157.22MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Dec-09 09:03:46 (2022-Dec-09 07:03:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.73949763 	   25.9358%
Total Switching Power:       2.10993819 	   74.0000%
Total Leakage Power:         0.00183107 	    0.0642%
Total Power:                 2.85126690
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3384     0.09584   0.0006862      0.4349       15.25
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.3777       2.014    0.001125       2.393       83.92
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.02344           0   1.968e-05     0.02346      0.8229
-----------------------------------------------------------------------------------------
Total                             0.7395        2.11    0.001831       2.851         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.7395        2.11    0.001831       2.851         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02344           0   1.968e-05     0.02346      0.8229
-----------------------------------------------------------------------------------------
Total                            0.02344           0   1.968e-05     0.02346      0.8229
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:   FE_OFC505_mem_la_addr_2 (CLKINVX20):           0.0137
*              Highest Leakage Power:     FE_OFC493_pcpi_rs2_18 (BUFX20):        1.034e-06
*                Total Cap:      1.43205e-10 F
*                Total instances in design:  9257
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1065.53MB/2356.47MB/1157.22MB)

<CMD> report_timing > ex6.1_step_12_innovus_timing.txt
<CMD> report_area > ex6.1_step_12_innovus_area.txt
<CMD> report_clock_gating_check > ex6.1_step_12_innovus_clock_geting.txt
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> earlyGlobalRoute
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1406.25 MB )
[NR-eGR] Read 4385 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1406.25 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 61059
[NR-eGR] #PG Blockages       : 4385
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9935  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9935 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9935 net(s) in layer range [1, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.725031e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1  (1)         8( 0.16%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1H) length: 1.397135e+04um, number of vias: 36207
[NR-eGR] Metal2  (2V) length: 5.622385e+04um, number of vias: 24093
[NR-eGR] Metal3  (3H) length: 6.486227e+04um, number of vias: 4252
[NR-eGR] Metal4  (4V) length: 2.345455e+04um, number of vias: 1542
[NR-eGR] Metal5  (5H) length: 1.972018e+04um, number of vias: 150
[NR-eGR] Metal6  (6V) length: 1.132495e+03um, number of vias: 56
[NR-eGR] Metal7  (7H) length: 7.909400e+02um, number of vias: 28
[NR-eGR] Metal8  (8V) length: 3.211000e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 6.780000e+01um, number of vias: 3
[NR-eGR] Metal10 (10V) length: 2.090000e+00um, number of vias: 2
[NR-eGR] Metal11 (11H) length: 1.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.802586e+05um, number of vias: 66349
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.021713e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.67 sec, Curr Mem: 1365.92 MB )
<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 10 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> earlyGlobalRoute
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1370.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1370.34 MB )
[NR-eGR] Read 3799 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1370.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3799
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9935  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9935 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9935 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.725031e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35264
[NR-eGR] Metal2  (2V) length: 5.394342e+04um, number of vias: 50810
[NR-eGR] Metal3  (3H) length: 6.964500e+04um, number of vias: 5891
[NR-eGR] Metal4  (4V) length: 2.839019e+04um, number of vias: 2377
[NR-eGR] Metal5  (5H) length: 2.576713e+04um, number of vias: 248
[NR-eGR] Metal6  (6V) length: 2.239935e+03um, number of vias: 73
[NR-eGR] Metal7  (7H) length: 1.088300e+03um, number of vias: 28
[NR-eGR] Metal8  (8V) length: 4.622000e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 5.870000e+01um, number of vias: 3
[NR-eGR] Metal10 (10V) length: 3.090000e+00um, number of vias: 2
[NR-eGR] Total length: 1.811820e+05um, number of vias: 94712
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.018852e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.46 sec, Curr Mem: 1366.34 MB )
<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 Metal10 0.4 Metal11 0.4 } -name NDRSTEP13
<CMD> create_route_type -top_preferred_layer Metal9 -bottom_preferred_layer Metal7 -non_default_rule NDRSTEP13 -name STEP13
<CMD> set_ccopt_property target_skew 0.1
<CMD> set_ccopt_property target_max_trans 0.15
<CMD> create_ccopt_clock_tree_spec -file step14sel46pdf
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: step14sel46pdf
<CMD> ccopt_design
#% Begin ccopt_design (date=12/09 09:08:49, mem=1034.9M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1960 sinks and 58 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 1960 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=1370.8M, init mem=1371.2M)
TechSite Violation:	11
*info: Placed = 9257          
*info: Unplaced = 0           
Placement Density:74.66%(26962/36115)
Placement Density (including fixed std cells):74.66%(26962/36115)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1370.8M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BUFX2/A BUFX2/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 36115.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.150ns
  Slew time target (trunk):   0.150ns
  Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.048ns
  Buffer max distance: 1327.568um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1097.072um, saturatedSlew=0.091ns, speed=11809.166um per ns, cellArea=7.482um^2 per 1000um}
  Inverter  : {lib_cell:INVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=762.553um, saturatedSlew=0.066ns, speed=14134.440um per ns, cellArea=8.521um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1300.000um, saturatedSlew=0.121ns, speed=8463.541um per ns, cellArea=9.997um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1300.000um, saturatedSlew=0.121ns, speed=8469.056um per ns, cellArea=9.471um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1960
  Delay constrained sinks:     1960
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:setup.late:
  Skew target:                 0.100ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1960 clock sinks

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=5, max=209, avg=73, sd=43, total=4220]
   0          1         1      [min=307, max=307, avg=307, sd=0, total=307]
---------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.6)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.5 real=0:00:03.6)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.5 real=0:00:03.6)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Found 0 pin insertion delay advances (0 of 1960 clock tree sinks)
Found 0 pin insertion delay delays (0 of 1960 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1416.24 MB )
[NR-eGR] Read 3799 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1416.24 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3799
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9935  numIgnoredNets=0
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9935 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9935 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.725031e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                9( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35264
[NR-eGR] Metal2  (2V) length: 5.394342e+04um, number of vias: 50810
[NR-eGR] Metal3  (3H) length: 6.964500e+04um, number of vias: 5891
[NR-eGR] Metal4  (4V) length: 2.839019e+04um, number of vias: 2377
[NR-eGR] Metal5  (5H) length: 2.576713e+04um, number of vias: 248
[NR-eGR] Metal6  (6V) length: 2.239935e+03um, number of vias: 73
[NR-eGR] Metal7  (7H) length: 1.088300e+03um, number of vias: 28
[NR-eGR] Metal8  (8V) length: 4.622000e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 5.870000e+01um, number of vias: 3
[NR-eGR] Metal10 (10V) length: 3.090000e+00um, number of vias: 2
[NR-eGR] Total length: 1.811820e+05um, number of vias: 94712
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.018852e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.43 sec, Curr Mem: 1367.24 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.4 real=0:00:00.5)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_max_trans_sdc is set for at least one key
target_skew is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BUFX2/A BUFX2/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 36115.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.150ns
  Slew time target (trunk):   0.150ns
  Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.048ns
  Buffer max distance: 1327.568um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1097.072um, saturatedSlew=0.091ns, speed=11809.166um per ns, cellArea=7.482um^2 per 1000um}
  Inverter  : {lib_cell:INVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=762.553um, saturatedSlew=0.066ns, speed=14134.440um per ns, cellArea=8.521um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1300.000um, saturatedSlew=0.121ns, speed=8463.541um per ns, cellArea=9.997um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX16, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1300.000um, saturatedSlew=0.121ns, speed=8469.056um per ns, cellArea=9.471um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1960
  Delay constrained sinks:     1960
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:setup.late:
  Skew target:                 0.100ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1960 clock sinks

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=5, max=209, avg=73, sd=43, total=4220]
   0          1         1      [min=307, max=307, avg=307, sd=0, total=307]
---------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:03.2 real=0:00:03.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.1 real=0:00:04.2)
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Library trimming clock gates in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Library trimming was not able to trim any cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=58, nicg=0, l=0, total=58
      cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, nicg=0.000um^2, l=0.000um^2, total=376.884um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4220.075um, total=4220.075um
    Clock DAG library cell distribution before merging {count}:
       ICGs: TLATNTSCAX2: 58 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             58
    Globally unique enables                       58
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  58
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=58, nicg=0, l=0, total=58
      cell areas       : b=0.000um^2, i=0.000um^2, icg=872.784um^2, nicg=0.000um^2, l=0.000um^2, total=872.784um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=4220.075um, total=4220.075um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: TLATNTSCAX20: 58 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=14.364um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=409.716um^2
      hp wire lengths  : top=0.000um, trunk=284.060um, leaf=4621.640um, total=4905.700um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Bottom-up phase done. (took cpu=0:00:01.1 real=0:00:01.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:02:32 mem=1415.1M) ***
Total net bbox length = 1.476e+05 (8.212e+04 6.547e+04) (ext = 8.277e+03)
Move report: Detail placement moves 886 insts, mean move: 0.99 um, max move: 5.51 um
	Max move on inst (FE_OFC150_pcpi_insn_18): (202.80, 100.51) --> (199.00, 102.22)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1415.1MB
Summary Report:
Instances move: 886 (out of 9261 movable)
Instances flipped: 0
Mean displacement: 0.99 um
Max displacement: 5.51 um (Instance: FE_OFC150_pcpi_insn_18) (202.8, 100.51) -> (199, 102.22)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
Total net bbox length = 1.479e+05 (8.233e+04 6.560e+04) (ext = 8.285e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1415.1MB
*** Finished refinePlace (0:02:32 mem=1415.1M) ***
    Moved 296, flipped 64 and cell swapped 0 of 2022 clock instance(s) during refinement.
    The largest move was 4.51 microns for cpuregs_reg[6][14].
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.4,0.74)              1
    [0.74,1.08)             1
    [1.08,1.42)             1
    [1.42,1.76)             4
    [1.76,2.1)              0
    [2.1,2.44)              0
    [2.44,2.78)             0
    [2.78,3.12)             0
    [3.12,3.46)             1
    [3.46,3.8)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        3.8          (150.600,59.470)     (154.400,59.470)     cell RC_CG_HIER_INST20/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (154.400,59.470), in power domain auto-default
        3.42         (123.200,59.470)     (123.200,56.050)     cell RC_CG_HIER_INST29/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (123.200,56.050), in power domain auto-default
        1.71         (149.400,61.180)     (149.400,62.890)     cell RC_CG_HIER_INST4/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (149.400,62.890), in power domain auto-default
        1.71         (96.600,66.310)      (96.600,68.020)      cell RC_CG_HIER_INST13/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (96.600,68.020), in power domain auto-default
        1.6          (153.200,64.600)     (154.800,64.600)     cell RC_CG_HIER_INST14/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (154.800,64.600), in power domain auto-default
        1.6          (71.400,49.210)      (69.800,49.210)      cell RC_CG_HIER_INST28/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (69.800,49.210), in power domain auto-default
        1.2          (90.400,45.790)      (91.600,45.790)      cell RC_CG_HIER_INST27/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (91.600,45.790), in power domain auto-default
        0.8          (92.600,49.210)      (93.400,49.210)      cell RC_CG_HIER_INST30/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (93.400,49.210), in power domain auto-default
        0.4          (134.400,62.890)     (134.000,62.890)     cell RC_CG_HIER_INST19/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (134.000,62.890), in power domain auto-default
        0            (137.105,183.635)    (137.105,183.635)    ccl_a clock buffer, uid:Aa6cb (a lib_cell CLKBUFX20) at (135.400,182.590), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
    Clock DAG stats after 'Clustering':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=14.364um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=409.716um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.752pF, total=0.811pF
      wire lengths     : top=0.000um, trunk=822.387um, leaf=9863.946um, total=10686.333um
      hp wire lengths  : top=0.000um, trunk=284.060um, leaf=4641.960um, total=4926.020um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.150ns count=2 avg=0.030ns sd=0.015ns min=0.020ns max=0.041ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.030ns min=0.012ns max=0.120ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145, avg=0.136, sd=0.008], skew [0.045 vs 0.100], 100% {0.100, 0.145} (wid=0.010 ws=0.008) (gid=0.136 gs=0.041)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145, avg=0.136, sd=0.008], skew [0.045 vs 0.100], 100% {0.100, 0.145} (wid=0.010 ws=0.008) (gid=0.136 gs=0.041)
    Legalizer API calls during this step: 827 succeeded with high effort: 827 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.0 real=0:00:02.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        63 (unrouted=63, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10146 (unrouted=328, trialRouted=9818, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 63 nets for routing of which 63 have one or more fixed wires.
(ccopt eGR): Start to route 63 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1414.72 MB )
[NR-eGR] Read 7929 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.72 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7929
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9939  numIgnoredNets=9876
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 63 clock nets ( 63 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 63 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 63 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.052505e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 34 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 34 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.745226e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 34 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 34 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.437947e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 34 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 34 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.130668e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 7 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.371265e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35118
[NR-eGR] Metal2  (2V) length: 5.119524e+04um, number of vias: 49412
[NR-eGR] Metal3  (3H) length: 6.936416e+04um, number of vias: 6827
[NR-eGR] Metal4  (4V) length: 3.113428e+04um, number of vias: 2408
[NR-eGR] Metal5  (5H) length: 2.586305e+04um, number of vias: 246
[NR-eGR] Metal6  (6V) length: 2.226890e+03um, number of vias: 73
[NR-eGR] Metal7  (7H) length: 1.088300e+03um, number of vias: 28
[NR-eGR] Metal8  (8V) length: 4.622000e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 5.870000e+01um, number of vias: 3
[NR-eGR] Metal10 (10V) length: 3.090000e+00um, number of vias: 2
[NR-eGR] Total length: 1.809799e+05um, number of vias: 94133
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.082935e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 2084
[NR-eGR] Metal2  (2V) length: 1.943565e+03um, number of vias: 2405
[NR-eGR] Metal3  (3H) length: 5.446360e+03um, number of vias: 1062
[NR-eGR] Metal4  (4V) length: 3.149785e+03um, number of vias: 46
[NR-eGR] Metal5  (5H) length: 2.896400e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.082935e+04um, number of vias: 5597
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.082935e+04um, number of vias: 5597
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.37 sec, Curr Mem: 1367.72 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/.rgfs1Fazu
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:        63 (unrouted=0, trialRouted=0, noStatus=0, routed=63, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10146 (unrouted=328, trialRouted=9818, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1371.84 MB )
[NR-eGR] Read 3799 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1371.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3799
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 63  Num Prerouted Wires = 6919
[NR-eGR] Read numTotalNets=9939  numIgnoredNets=63
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 9876 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9876 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.635632e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        14( 0.09%)   ( 0.09%) 
[NR-eGR]  Metal3  (3)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4  (4)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               21( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1371.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35272
[NR-eGR] Metal2  (2V) length: 4.986861e+04um, number of vias: 49143
[NR-eGR] Metal3  (3H) length: 6.396676e+04um, number of vias: 7790
[NR-eGR] Metal4  (4V) length: 2.965955e+04um, number of vias: 3470
[NR-eGR] Metal5  (5H) length: 3.055326e+04um, number of vias: 569
[NR-eGR] Metal6  (6V) length: 5.533585e+03um, number of vias: 135
[NR-eGR] Metal7  (7H) length: 2.538790e+03um, number of vias: 30
[NR-eGR] Metal8  (8V) length: 9.056000e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 8.860000e+01um, number of vias: 5
[NR-eGR] Metal10 (10V) length: 3.470000e+00um, number of vias: 2
[NR-eGR] Total length: 1.823032e+05um, number of vias: 96432
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.20 seconds, mem = 1367.8M
Clear WL bound data that no need be kept to net call of ip
End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
-node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
    Congestion Repair done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.1 real=0:00:01.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9261 and nets=10209 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1371.328M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
    cell areas       : b=14.364um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=409.716um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.749pF, total=0.808pF
    wire lengths     : top=0.000um, trunk=822.387um, leaf=9863.946um, total=10686.333um
    hp wire lengths  : top=0.000um, trunk=284.060um, leaf=4641.960um, total=4926.020um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.150ns count=2 avg=0.030ns sd=0.014ns min=0.020ns max=0.041ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.030ns min=0.012ns max=0.119ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX3: 3 
     ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145, avg=0.136, sd=0.008], skew [0.045 vs 0.100], 100% {0.100, 0.145} (wid=0.009 ws=0.008) (gid=0.136 gs=0.041)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145, avg=0.136, sd=0.008], skew [0.045 vs 0.100], 100% {0.100, 0.145} (wid=0.009 ws=0.008) (gid=0.136 gs=0.041)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.3 real=0:00:01.5)
  Stage::Clustering done. (took cpu=0:00:03.4 real=0:00:03.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=14.364um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=409.716um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.749pF, total=0.808pF
      wire lengths     : top=0.000um, trunk=822.387um, leaf=9863.946um, total=10686.333um
      hp wire lengths  : top=0.000um, trunk=284.060um, leaf=4641.960um, total=4926.020um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.150ns count=2 avg=0.030ns sd=0.014ns min=0.020ns max=0.041ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.030ns min=0.012ns max=0.119ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=14.364um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=409.716um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.749pF, total=0.808pF
      wire lengths     : top=0.000um, trunk=822.387um, leaf=9863.946um, total=10686.333um
      hp wire lengths  : top=0.000um, trunk=284.060um, leaf=4641.960um, total=4926.020um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.150ns count=2 avg=0.030ns sd=0.014ns min=0.020ns max=0.041ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.030ns min=0.012ns max=0.119ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145, avg=0.136, sd=0.008], skew [0.045 vs 0.100], 100% {0.100, 0.145} (wid=0.009 ws=0.008) (gid=0.136 gs=0.041)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145, avg=0.136, sd=0.008], skew [0.045 vs 0.100], 100% {0.100, 0.145} (wid=0.009 ws=0.008) (gid=0.136 gs=0.041)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=14.364um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=409.716um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.749pF, total=0.808pF
      wire lengths     : top=0.000um, trunk=822.387um, leaf=9863.946um, total=10686.333um
      hp wire lengths  : top=0.000um, trunk=284.060um, leaf=4641.960um, total=4926.020um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.150ns count=2 avg=0.030ns sd=0.014ns min=0.020ns max=0.041ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.030ns min=0.012ns max=0.119ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145]
    Legalizer API calls during this step: 494 succeeded with high effort: 494 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:04.6 real=0:00:04.6)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=4, i=0, icg=58, nicg=0, l=0, total=62
      cell areas       : b=14.364um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=409.716um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.749pF, total=0.808pF
      wire lengths     : top=0.000um, trunk=822.387um, leaf=9863.946um, total=10686.333um
      hp wire lengths  : top=0.000um, trunk=284.060um, leaf=4641.960um, total=4926.020um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.150ns count=2 avg=0.030ns sd=0.014ns min=0.020ns max=0.041ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.062ns sd=0.030ns min=0.012ns max=0.119ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.145]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=30.780um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.025pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=830.307um, leaf=9868.395um, total=10698.702um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.150ns count=4 avg=0.023ns sd=0.012ns min=0.016ns max=0.041ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.030ns min=0.012ns max=0.119ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.144]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.144]
    Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=30.780um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.025pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=830.307um, leaf=9868.395um, total=10698.702um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.150ns count=4 avg=0.023ns sd=0.012ns min=0.016ns max=0.041ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.030ns min=0.012ns max=0.119ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.144]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.144]
    Legalizer API calls during this step: 494 succeeded with high effort: 494 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:04.5 real=0:00:04.5)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=30.780um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.025pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=830.307um, leaf=9868.395um, total=10698.702um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.150ns count=4 avg=0.023ns sd=0.012ns min=0.016ns max=0.041ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.030ns min=0.012ns max=0.119ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.144, avg=0.136, sd=0.008], skew [0.044 vs 0.100], 100% {0.100, 0.144} (wid=0.009 ws=0.008) (gid=0.136 gs=0.041)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.144, avg=0.136, sd=0.008], skew [0.044 vs 0.100], 100% {0.100, 0.144} (wid=0.009 ws=0.008) (gid=0.136 gs=0.041)
    Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.0 real=0:00:01.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:10.2 real=0:00:10.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:13.7 real=0:00:13.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=30.780um^2, i=0.000um^2, icg=395.352um^2, nicg=0.000um^2, l=0.000um^2, total=426.132um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.025pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=830.307um, leaf=9868.395um, total=10698.702um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.150ns count=4 avg=0.023ns sd=0.012ns min=0.016ns max=0.041ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.060ns sd=0.030ns min=0.012ns max=0.119ns {58 <= 0.090ns, 3 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 3 CLKBUFX3: 3 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 11 TLATNTSCAX2: 41 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.144]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.144]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
    Legalizer API calls during this step: 150 succeeded with high effort: 150 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151, avg=0.142, sd=0.009], skew [0.048 vs 0.100], 100% {0.103, 0.151} (wid=0.009 ws=0.008) (gid=0.146 gs=0.048)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151, avg=0.142, sd=0.009], skew [0.048 vs 0.100], 100% {0.103, 0.151} (wid=0.009 ws=0.008) (gid=0.146 gs=0.048)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 66 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
          cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
          wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
          hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
          cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
          wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
          hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
          cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
          wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
          hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
    cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
    wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
    hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
     ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
          cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
          wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
          hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151, avg=0.142, sd=0.009], skew [0.048 vs 0.100], 100% {0.103, 0.151} (wid=0.009 ws=0.008) (gid=0.146 gs=0.048)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.103, max=0.151, avg=0.142, sd=0.009], skew [0.048 vs 0.100], 100% {0.103, 0.151} (wid=0.009 ws=0.008) (gid=0.146 gs=0.048)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.9)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Tried: 66 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.102, max=0.150]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.102, max=0.150]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.382um^2, nicg=0.000um^2, l=0.000um^2, total=401.166um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.861um, total=10704.523um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {53 <= 0.090ns, 8 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 5 TLATNTSCAX2: 50 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.102, max=0.150, avg=0.141, sd=0.009], skew [0.048 vs 0.100], 100% {0.102, 0.150} (wid=0.010 ws=0.008) (gid=0.145 gs=0.048)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.102, max=0.150, avg=0.141, sd=0.009], skew [0.048 vs 0.100], 100% {0.102, 0.150} (wid=0.010 ws=0.008) (gid=0.145 gs=0.048)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.578pF fall=0.511pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.578pF fall=0.511pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.291um, total=10703.953um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {52 <= 0.090ns, 9 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.102, max=0.151, avg=0.142, sd=0.009], skew [0.049 vs 0.100], 100% {0.102, 0.151} (wid=0.010 ws=0.008) (gid=0.145 gs=0.048)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.102, max=0.151, avg=0.142, sd=0.009], skew [0.049 vs 0.100], 100% {0.102, 0.151} (wid=0.010 ws=0.008) (gid=0.145 gs=0.048)
    Legalizer API calls during this step: 136 succeeded with high effort: 136 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.060pF, leaf=0.749pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=833.662um, leaf=9870.291um, total=10703.953um
      hp wire lengths  : top=0.000um, trunk=290.900um, leaf=4645.380um, total=4936.280um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.150ns count=4 avg=0.021ns sd=0.018ns min=0.010ns max=0.047ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.120ns {52 <= 0.090ns, 9 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.102, max=0.151, avg=0.142, sd=0.009], skew [0.049 vs 0.100], 100% {0.102, 0.151} (wid=0.010 ws=0.008) (gid=0.145 gs=0.048)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.102, max=0.151, avg=0.142, sd=0.009], skew [0.049 vs 0.100], 100% {0.102, 0.151} (wid=0.010 ws=0.008) (gid=0.145 gs=0.048)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=65, filtered=65, permitted=64, cannotCompute=0, computed=64, moveTooSmall=9, resolved=54, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=36, accepted=16
        Max accepted move=29.110um, total accepted move=154.240um, average move=9.640um
        Move for wirelength. considered=65, filtered=65, permitted=64, cannotCompute=0, computed=64, moveTooSmall=13, resolved=50, predictFail=28, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=10, accepted=6
        Max accepted move=15.640um, total accepted move=55.880um, average move=9.313um
        Move for wirelength. considered=65, filtered=65, permitted=64, cannotCompute=0, computed=64, moveTooSmall=17, resolved=46, predictFail=14, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=18, accepted=7
        Max accepted move=10.730um, total accepted move=42.790um, average move=6.112um
        Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=65, filtered=65, permitted=64, cannotCompute=0, computed=64, moveTooSmall=25, resolved=5, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=2.000um, total accepted move=2.000um, average move=2.000um
        Move for wirelength. considered=65, filtered=65, permitted=64, cannotCompute=0, computed=64, moveTooSmall=25, resolved=4, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 282 succeeded with high effort: 282 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.5 real=0:00:00.5)
      Move For Wirelength - branch...
        Move for wirelength. considered=65, filtered=65, permitted=64, cannotCompute=0, computed=64, moveTooSmall=0, resolved=24, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=19, accepted=5
        Max accepted move=4.110um, total accepted move=7.910um, average move=1.582um
        Move for wirelength. considered=65, filtered=65, permitted=64, cannotCompute=0, computed=64, moveTooSmall=0, resolved=21, predictFail=19, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
        cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
        cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
        sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.749pF, total=0.798pF
        wire lengths     : top=0.000um, trunk=672.044um, leaf=9861.724um, total=10533.768um
        hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4701.135um, total=4978.595um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.043ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.123ns {52 <= 0.090ns, 8 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
         ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.100, 0.149} (wid=0.012 ws=0.010) (gid=0.140 gs=0.047)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.100, 0.149} (wid=0.012 ws=0.010) (gid=0.140 gs=0.047)
      Legalizer API calls during this step: 436 succeeded with high effort: 436 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.8 real=0:00:01.8)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 66 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 64 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.749pF, total=0.798pF
      wire lengths     : top=0.000um, trunk=672.044um, leaf=9861.724um, total=10533.768um
      hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4701.135um, total=4978.595um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.043ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.067ns sd=0.032ns min=0.012ns max=0.123ns {52 <= 0.090ns, 8 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.100, 0.149} (wid=0.012 ws=0.010) (gid=0.140 gs=0.047)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.100, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.100, 0.149} (wid=0.012 ws=0.010) (gid=0.140 gs=0.047)
    Legalizer API calls during this step: 436 succeeded with high effort: 436 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.9 real=0:00:01.9)
  Total capacitance is (rise=1.376pF fall=1.309pF), of which (rise=0.798pF fall=0.798pF) is wire, and (rise=0.578pF fall=0.511pF) is gate.
  Stage::Polishing done. (took cpu=0:00:02.6 real=0:00:02.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:02:49 mem=1409.5M) ***
Total net bbox length = 1.481e+05 (8.235e+04 6.570e+04) (ext = 8.285e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1409.5MB
Summary Report:
Instances move: 0 (out of 9263 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.481e+05 (8.235e+04 6.570e+04) (ext = 8.285e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1409.5MB
*** Finished refinePlace (0:02:49 mem=1409.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 2024 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:04.4 real=0:00:04.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        65 (unrouted=64, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10146 (unrouted=327, trialRouted=9819, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 65 nets for routing of which 65 have one or more fixed wires.
(ccopt eGR): Start to route 65 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1409.48 MB )
[NR-eGR] Read 7929 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1409.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7929
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9941  numIgnoredNets=9876
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 65 clock nets ( 65 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 65 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 65 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.043100e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 26 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.615095e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 26 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.187090e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 26 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.759085e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.927691e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35126
[NR-eGR] Metal2  (2V) length: 4.951806e+04um, number of vias: 48935
[NR-eGR] Metal3  (3H) length: 6.371960e+04um, number of vias: 7746
[NR-eGR] Metal4  (4V) length: 2.943858e+04um, number of vias: 3422
[NR-eGR] Metal5  (5H) length: 3.013322e+04um, number of vias: 563
[NR-eGR] Metal6  (6V) length: 5.496730e+03um, number of vias: 135
[NR-eGR] Metal7  (7H) length: 2.538790e+03um, number of vias: 30
[NR-eGR] Metal8  (8V) length: 9.056000e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 8.860000e+01um, number of vias: 5
[NR-eGR] Metal10 (10V) length: 3.470000e+00um, number of vias: 2
[NR-eGR] Total length: 1.810276e+05um, number of vias: 95980
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.072822e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 2088
[NR-eGR] Metal2  (2V) length: 1.899205e+03um, number of vias: 2388
[NR-eGR] Metal3  (3H) length: 5.476400e+03um, number of vias: 1070
[NR-eGR] Metal4  (4V) length: 3.151210e+03um, number of vias: 38
[NR-eGR] Metal5  (5H) length: 2.014000e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.072822e+04um, number of vias: 5584
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.072822e+04um, number of vias: 5584
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.38 sec, Curr Mem: 1368.48 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/.rgfT8Uq2u
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.4)
Set FIXED routing status on 65 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        65 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=65, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10146 (unrouted=327, trialRouted=9819, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.5)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9263 and nets=10211 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1368.484M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
          cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.776pF, total=0.826pF
          wire lengths     : top=0.000um, trunk=690.645um, leaf=10037.570um, total=10728.215um
          hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4701.135um, total=4978.595um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.069ns sd=0.032ns min=0.012ns max=0.125ns {48 <= 0.090ns, 11 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
          cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.776pF, total=0.826pF
          wire lengths     : top=0.000um, trunk=690.645um, leaf=10037.570um, total=10728.215um
          hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4701.135um, total=4978.595um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.069ns sd=0.032ns min=0.012ns max=0.125ns {48 <= 0.090ns, 11 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 61, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 3
        CCOpt-eGRPC Downsizing: considered: 61, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 61, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
          cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.776pF, total=0.826pF
          wire lengths     : top=0.000um, trunk=690.645um, leaf=10037.570um, total=10728.215um
          hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4701.135um, total=4978.595um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.069ns sd=0.032ns min=0.012ns max=0.125ns {48 <= 0.090ns, 11 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
        Skew group summary eGRPC after downsizing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.4 real=0:00:00.4)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 65, tested: 65, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
          cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.776pF, total=0.826pF
          wire lengths     : top=0.000um, trunk=690.645um, leaf=10037.570um, total=10728.215um
          hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4701.135um, total=4978.595um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.069ns sd=0.032ns min=0.012ns max=0.125ns {48 <= 0.090ns, 11 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
        Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 62 insts, 124 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
          cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
          cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
          sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.776pF, total=0.826pF
          wire lengths     : top=0.000um, trunk=690.645um, leaf=10037.570um, total=10728.215um
          hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4701.135um, total=4978.595um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.150ns count=61 avg=0.069ns sd=0.032ns min=0.012ns max=0.125ns {48 <= 0.090ns, 11 <= 0.120ns, 2 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
           ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.149, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.149} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:50 mem=1409.7M) ***
Total net bbox length = 1.481e+05 (8.235e+04 6.570e+04) (ext = 8.285e+03)
Move report: Detail placement moves 423 insts, mean move: 0.77 um, max move: 3.82 um
	Max move on inst (FE_OFC152_pcpi_insn_17): (202.80, 103.93) --> (203.20, 100.51)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1409.7MB
Summary Report:
Instances move: 423 (out of 9263 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 3.82 um (Instance: FE_OFC152_pcpi_insn_17) (202.8, 103.93) -> (203.2, 100.51)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
Total net bbox length = 1.483e+05 (8.246e+04 6.579e+04) (ext = 8.291e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1409.7MB
*** Finished refinePlace (0:02:51 mem=1409.7M) ***
  Moved 95, flipped 3 and cell swapped 0 of 2024 clock instance(s) during refinement.
  The largest move was 2.51 microns for mem_rdata_q_reg[15].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.9 real=0:00:02.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        65 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=65, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10146 (unrouted=327, trialRouted=9819, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 65 nets for routing of which 65 have one or more fixed wires.
(ccopt eGR): Start to route 65 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1409.70 MB )
[NR-eGR] Read 7929 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1409.70 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7929
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=9941  numIgnoredNets=9876
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 65 clock nets ( 65 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 65 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 65 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.045152e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 26 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.618344e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 26 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.191707e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 26 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.765070e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.933505e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35126
[NR-eGR] Metal2  (2V) length: 4.950547e+04um, number of vias: 48932
[NR-eGR] Metal3  (3H) length: 6.373380e+04um, number of vias: 7755
[NR-eGR] Metal4  (4V) length: 2.947309e+04um, number of vias: 3422
[NR-eGR] Metal5  (5H) length: 3.012262e+04um, number of vias: 563
[NR-eGR] Metal6  (6V) length: 5.496730e+03um, number of vias: 135
[NR-eGR] Metal7  (7H) length: 2.538790e+03um, number of vias: 30
[NR-eGR] Metal8  (8V) length: 9.056000e+01um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 8.860000e+01um, number of vias: 5
[NR-eGR] Metal10 (10V) length: 3.470000e+00um, number of vias: 2
[NR-eGR] Total length: 1.810531e+05um, number of vias: 95986
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.075374e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 2088
[NR-eGR] Metal2  (2V) length: 1.886615e+03um, number of vias: 2385
[NR-eGR] Metal3  (3H) length: 5.490600e+03um, number of vias: 1079
[NR-eGR] Metal4  (4V) length: 3.185720e+03um, number of vias: 38
[NR-eGR] Metal5  (5H) length: 1.908000e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.075374e+04um, number of vias: 5590
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.075374e+04um, number of vias: 5590
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.36 sec, Curr Mem: 1368.70 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/.rgfKPe37z
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 65 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 65 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/09 09:09:18, mem=1061.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Dec  9 09:09:18 2022
#
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=10211)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Fri Dec  9 09:09:19 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10078 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1081.62 (MB), peak = 1194.02 (MB)
#Merging special wires: starts on Fri Dec  9 09:09:23 2022 with memory = 1081.90 (MB), peak = 1194.02 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
#
#Connectivity extraction summary:
#9943 (97.38%) nets are without wires.
#268 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10211.
#
#reading routing guides ......
#
#Finished routing data preparation on Fri Dec  9 09:09:24 2022
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 19.34 (MB)
#Total memory = 1082.11 (MB)
#Peak memory = 1194.02 (MB)
#
#
#Start global routing on Fri Dec  9 09:09:24 2022
#
#
#Start global routing initialization on Fri Dec  9 09:09:24 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Dec  9 09:09:24 2022
#
#Start routing resource analysis on Fri Dec  9 09:09:24 2022
#
#Routing resource analysis is done on Fri Dec  9 09:09:24 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1148           0        6006    64.19%
#  Metal2         V        1110           0        6006     0.92%
#  Metal3         H        1148           0        6006     0.00%
#  Metal4         V        1110           0        6006     0.92%
#  Metal5         H        1148           0        6006     0.00%
#  Metal6         V        1110           0        6006     0.92%
#  Metal7         H        1148           0        6006     0.00%
#  Metal8         V        1110           0        6006     0.92%
#  Metal9         H        1148           0        6006     0.00%
#  Metal10        V         408          35        6006     4.86%
#  Metal11        H         365          94        6006    12.34%
#  --------------------------------------------------------------
#  Total                  10953       2.58%       66066     7.73%
#
#  65 nets (0.64%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec  9 09:09:24 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.05 (MB), peak = 1194.02 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Fri Dec  9 09:09:24 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.12 (MB), peak = 1194.02 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1088.55 (MB), peak = 1194.02 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1088.65 (MB), peak = 1194.02 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 268 (skipped).
#Total number of selected nets for routing = 65.
#Total number of unselected nets (but routable) for routing = 9878 (skipped).
#Total number of nets in the design = 10211.
#
#9878 skipped nets do not have any wires.
#65 routable nets have only global wires.
#65 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 65               0  
#------------------------------------------------
#        Total                 65               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 65            9878  
#------------------------------------------------
#        Total                 65            9878  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 10524 um.
#Total half perimeter of net bounding box = 5078 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1633 um.
#Total wire length on LAYER Metal3 = 5529 um.
#Total wire length on LAYER Metal4 = 3177 um.
#Total wire length on LAYER Metal5 = 185 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 4714
#Up-Via Summary (total 4714):
#           
#-----------------------
# Metal1           2088
# Metal2           1767
# Metal3            833
# Metal4             26
#-----------------------
#                  4714 
#
#Total number of involved priority nets 65
#Maximum src to sink distance for priority net 210.8
#Average of max src_to_sink distance for priority net 67.8
#Average of ave src_to_sink distance for priority net 37.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.62 (MB)
#Total memory = 1091.74 (MB)
#Peak memory = 1194.02 (MB)
#
#Finished global routing on Fri Dec  9 09:09:25 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.04 (MB), peak = 1194.02 (MB)
#Start Track Assignment.
#Done with 1354 horizontal wires in 1 hboxes and 1124 vertical wires in 1 hboxes.
#Done with 1278 horizontal wires in 1 hboxes and 1111 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 11347 um.
#Total half perimeter of net bounding box = 5078 um.
#Total wire length on LAYER Metal1 = 853 um.
#Total wire length on LAYER Metal2 = 1560 um.
#Total wire length on LAYER Metal3 = 5517 um.
#Total wire length on LAYER Metal4 = 3222 um.
#Total wire length on LAYER Metal5 = 196 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 4714
#Up-Via Summary (total 4714):
#           
#-----------------------
# Metal1           2088
# Metal2           1767
# Metal3            833
# Metal4             26
#-----------------------
#                  4714 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1095.55 (MB), peak = 1194.02 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 32.98 (MB)
#Total memory = 1095.62 (MB)
#Peak memory = 1194.02 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.4% of the total area was rechecked for DRC, and 76.3% required routing.
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1121.27 (MB), peak = 1194.02 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 10889 um.
#Total half perimeter of net bounding box = 5078 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 213 um.
#Total wire length on LAYER Metal3 = 5910 um.
#Total wire length on LAYER Metal4 = 4580 um.
#Total wire length on LAYER Metal5 = 186 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6310
#Up-Via Summary (total 6310):
#           
#-----------------------
# Metal1           2088
# Metal2           2093
# Metal3           2100
# Metal4             29
#-----------------------
#                  6310 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 2.02 (MB)
#Total memory = 1097.64 (MB)
#Peak memory = 1194.02 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 2.02 (MB)
#Total memory = 1097.64 (MB)
#Peak memory = 1194.02 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 43.95 (MB)
#Total memory = 1104.99 (MB)
#Peak memory = 1194.02 (MB)
#Number of warnings = 17
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  9 09:09:32 2022
#
% End globalDetailRoute (date=12/09 09:09:32, total cpu=0:00:13.4, real=0:00:14.0, peak res=1104.8M, current mem=1104.8M)
        NanoRoute done. (took cpu=0:00:13.4 real=0:00:13.6)
      Clock detailed routing done.
Checking guided vs. routed lengths for 65 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          19
        50.000     100.000          39
       100.000     150.000           5
       150.000     200.000           1
       200.000     250.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          49
        0.000     10.000          12
       10.000     20.000           2
       20.000     30.000           0
       30.000     40.000           0
       40.000     50.000           1
       50.000     60.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net rc_gclk_39562 (33 terminals)
    Guided length:  max path =    55.805um, total =   111.785um
    Routed length:  max path =    52.040um, total =   127.945um
    Deviation:      max path =    -6.747%,  total =    14.456%

    Net rc_gclk_39574 (33 terminals)
    Guided length:  max path =    62.665um, total =   177.720um
    Routed length:  max path =    55.910um, total =   199.860um
    Deviation:      max path =   -10.780%,  total =    12.458%

    Net rc_gclk (84 terminals)
    Guided length:  max path =    81.825um, total =   292.375um
    Routed length:  max path =    82.240um, total =   326.710um
    Deviation:      max path =     0.507%,  total =    11.744%

    Net rc_gclk_39531 (65 terminals)
    Guided length:  max path =    53.235um, total =   232.630um
    Routed length:  max path =    55.470um, total =   258.605um
    Deviation:      max path =     4.198%,  total =    11.166%

    Net CTS_1 (84 terminals)
    Guided length:  max path =   100.840um, total =   369.334um
    Routed length:  max path =   111.660um, total =   399.205um
    Deviation:      max path =    10.730%,  total =     8.088%

    Net rc_gclk_39534 (63 terminals)
    Guided length:  max path =    87.985um, total =   217.485um
    Routed length:  max path =    75.330um, total =   240.505um
    Deviation:      max path =   -14.383%,  total =    10.585%

    Net CTS_5 (93 terminals)
    Guided length:  max path =    75.600um, total =   314.435um
    Routed length:  max path =    73.190um, total =   346.355um
    Deviation:      max path =    -3.188%,  total =    10.152%

    Net genblk1.pcpi_mul_rc_gclk (67 terminals)
    Guided length:  max path =   159.325um, total =   306.899um
    Routed length:  max path =   157.360um, total =   336.080um
    Deviation:      max path =    -1.233%,  total =     9.509%

    Net rc_gclk_39572 (33 terminals)
    Guided length:  max path =    77.225um, total =   152.605um
    Routed length:  max path =    77.010um, total =   166.515um
    Deviation:      max path =    -0.278%,  total =     9.115%

    Net rc_gclk_39546 (33 terminals)
    Guided length:  max path =    73.664um, total =   164.575um
    Routed length:  max path =    71.310um, total =   179.145um
    Deviation:      max path =    -3.196%,  total =     8.853%

Set FIXED routing status on 65 net(s)
Set FIXED placed status on 64 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1404.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1408.64 MB )
[NR-eGR] Read 3799 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1408.64 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3799
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 65  Num Prerouted Wires = 6877
[NR-eGR] Read numTotalNets=9941  numIgnoredNets=65
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 9876 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9876 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.638625e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        10( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3  (3)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35276
[NR-eGR] Metal2  (2V) length: 4.867057e+04um, number of vias: 48917
[NR-eGR] Metal3  (3H) length: 6.318947e+04um, number of vias: 8722
[NR-eGR] Metal4  (4V) length: 2.941751e+04um, number of vias: 3708
[NR-eGR] Metal5  (5H) length: 3.121690e+04um, number of vias: 642
[NR-eGR] Metal6  (6V) length: 6.821365e+03um, number of vias: 136
[NR-eGR] Metal7  (7H) length: 3.177780e+03um, number of vias: 32
[NR-eGR] Metal8  (8V) length: 1.097900e+02um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 8.650000e+01um, number of vias: 5
[NR-eGR] Metal10 (10V) length: 3.470000e+00um, number of vias: 2
[NR-eGR] Total length: 1.826934e+05um, number of vias: 97456
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.43 sec, Curr Mem: 1406.30 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.4 real=0:00:00.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        65 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=65, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10146 (unrouted=270, trialRouted=9876, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:14.3 real=0:00:14.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9263 and nets=10211 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1406.305M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
    cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.758pF, total=0.807pF
    wire lengths     : top=0.000um, trunk=689.970um, leaf=10198.930um, total=10888.900um
    hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4703.955um, total=4981.415um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.068ns sd=0.032ns min=0.012ns max=0.121ns {51 <= 0.090ns, 9 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
     ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
  CCOpt::Phase::Routing done. (took cpu=0:00:14.5 real=0:00:14.8)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 65, tested: 65, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.758pF, total=0.807pF
      wire lengths     : top=0.000um, trunk=689.970um, leaf=10198.930um, total=10888.900um
      hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4703.955um, total=4981.415um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.068ns sd=0.032ns min=0.012ns max=0.121ns {51 <= 0.090ns, 9 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
    Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 65, tested: 65, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.758pF, total=0.807pF
      wire lengths     : top=0.000um, trunk=689.970um, leaf=10198.930um, total=10888.900um
      hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4703.955um, total=4981.415um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.068ns sd=0.032ns min=0.012ns max=0.121ns {51 <= 0.090ns, 9 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
    Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 65, nets tested: 65, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.758pF, total=0.807pF
      wire lengths     : top=0.000um, trunk=689.970um, leaf=10198.930um, total=10888.900um
      hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4703.955um, total=4981.415um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.068ns sd=0.032ns min=0.012ns max=0.121ns {51 <= 0.090ns, 9 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
      cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
      sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.758pF, total=0.807pF
      wire lengths     : top=0.000um, trunk=689.970um, leaf=10198.930um, total=10888.900um
      hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4703.955um, total=4981.415um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.150ns count=61 avg=0.068ns sd=0.032ns min=0.012ns max=0.121ns {51 <= 0.090ns, 9 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
       ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        65 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=65, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10146 (unrouted=270, trialRouted=9876, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=269, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
    cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
    sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.758pF, total=0.807pF
    wire lengths     : top=0.000um, trunk=689.970um, leaf=10198.930um, total=10888.900um
    hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4703.955um, total=4981.415um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.150ns count=61 avg=0.068ns sd=0.032ns min=0.012ns max=0.121ns {51 <= 0.090ns, 9 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
     ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.7 real=0:00:00.7)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                         6       17.784       0.004
  Inverters                       0        0.000       0.000
  Integrated Clock Gates         58      383.040       0.017
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            64      400.824       0.021
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk       689.970
  Leaf      10198.930
  Total     10888.900
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        277.460
  Leaf        4703.955
  Total       4981.415
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.021    0.049    0.070
  Leaf     0.557    0.758    1.315
  Total    0.578    0.807    1.385
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  1960     0.557     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.150       4       0.020       0.016      0.009    0.042    {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}          -
  Leaf        0.150      61       0.068       0.032      0.012    0.121    {51 <= 0.090ns, 9 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------------
  Name           Type      Inst     Inst Area 
                           Count    (um^2)
  --------------------------------------------
  CLKBUFX16      buffer      1         6.840
  CLKBUFX4       buffer      2         4.788
  CLKBUFX3       buffer      3         6.156
  TLATNTSCAX6    icg         2        17.100
  TLATNTSCAX4    icg         1         7.182
  TLATNTSCAX3    icg         4        27.360
  TLATNTSCAX2    icg        51       331.398
  --------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.099     0.148     0.049       0.100         0.008           0.003           0.139        0.009     100% {0.099, 0.148}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.099     0.148     0.049       0.100         0.008           0.003           0.139        0.009     100% {0.099, 0.148}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1463.02)
Total number of fetched objects 10000
End delay calculation. (MEM=1536.04 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1536.04 CPU=0:00:00.6 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.148161
	 Executing: set_clock_latency -source -early -max -rise -0.148161 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.148161
	 Executing: set_clock_latency -source -late -max -rise -0.148161 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.138536
	 Executing: set_clock_latency -source -early -max -fall -0.138536 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.138536
	 Executing: set_clock_latency -source -late -max -fall -0.138536 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.1 real=0:00:01.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=6, i=0, icg=58, nicg=0, l=0, total=64
  cell areas       : b=17.784um^2, i=0.000um^2, icg=383.040um^2, nicg=0.000um^2, l=0.000um^2, total=400.824um^2
  cell capacitance : b=0.004pF, i=0.000pF, icg=0.017pF, nicg=0.000pF, l=0.000pF, total=0.021pF
  sink capacitance : count=1960, total=0.557pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.758pF, total=0.807pF
  wire lengths     : top=0.000um, trunk=689.970um, leaf=10198.930um, total=10888.900um
  hp wire lengths  : top=0.000um, trunk=277.460um, leaf=4703.955um, total=4981.415um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.150ns count=4 avg=0.020ns sd=0.016ns min=0.009ns max=0.042ns {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Leaf  : target=0.150ns count=61 avg=0.068ns sd=0.032ns min=0.012ns max=0.121ns {51 <= 0.090ns, 9 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16: 1 CLKBUFX4: 2 CLKBUFX3: 3 
   ICGs: TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 4 TLATNTSCAX2: 51 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.099, max=0.148, avg=0.139, sd=0.009], skew [0.049 vs 0.100], 100% {0.099, 0.148} (wid=0.010 ws=0.008) (gid=0.142 gs=0.048)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.2 real=0:00:01.2)
Runtime done. (took cpu=0:00:44.9 real=0:00:46.0)
Runtime Summary
===============
Clock Runtime:  (57%) Core CTS          26.16 (Init 7.63, Construction 11.98, Implementation 4.30, eGRPC 1.12, PostConditioning 0.70, Other 0.44)
Clock Runtime:  (36%) CTS services      16.55 (RefinePlace 1.12, EarlyGlobalClock 1.57, NanoRoute 13.56, ExtractRC 0.30, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          2.63 (Init 0.52, CongRepair/EGR-DP 0.98, TimingUpdate 1.13, Other 0.00)
Clock Runtime: (100%) Total             45.34

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1104.8M, totSessionCpu=0:03:07 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1111.1M, totSessionCpu=0:03:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1436.8M)
Compute RC Scale Done ...
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1591.69)
Total number of fetched objects 10000
End delay calculation. (MEM=1608.03 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1608.03 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:03:12 mem=1608.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  5.888  |  6.567  |  8.058  |  5.888  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2252   |  1944   |   58    |   744   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.206   |    234 (234)     |
|   max_tran     |      2 (2)       |   -0.234   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.723%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1204.3M, totSessionCpu=0:03:12 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1523.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1523.0M) ***
*** Starting optimizing excluded clock nets MEM= 1523.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1523.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 65 nets with fixed/cover wires excluded.
Info: 65 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:12.5/0:15:26.1 (0.2), mem = 1523.0M
*** DrvOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:03:15.8/0:15:29.4 (0.2), mem = 1533.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 65 nets with fixed/cover wires excluded.
Info: 65 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:16.0/0:15:29.6 (0.2), mem = 1533.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   185|   215|    -0.29|   234|   234|    -0.27|     0|     0|     0|     0|     5.89|     0.00|       0|       0|       0|  74.72|          |         |
|   156|   165|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|      34|       0|       2|  74.72| 0:00:02.0|  1591.8M|
|   156|   165|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|       0|       0|       0|  74.72| 0:00:01.0|  1591.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 65 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   233 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1591.8M) ***

*** Starting refinePlace (0:03:22 mem=1607.8M) ***
Total net bbox length = 1.483e+05 (8.251e+04 6.579e+04) (ext = 8.034e+03)
Move report: Detail placement moves 793 insts, mean move: 2.20 um, max move: 14.13 um
	Max move on inst (FE_OFC449_mem_wdata_5): (15.60, 117.61) --> (24.60, 122.74)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1610.8MB
Summary Report:
Instances move: 793 (out of 9233 movable)
Instances flipped: 0
Mean displacement: 2.20 um
Max displacement: 14.13 um (Instance: FE_OFC449_mem_wdata_5) (15.6, 117.61) -> (24.6, 122.74)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
Total net bbox length = 1.495e+05 (8.317e+04 6.634e+04) (ext = 8.455e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1610.8MB
*** Finished refinePlace (0:03:22 mem=1610.8M) ***
*** maximum move = 14.13 um ***
*** Finished re-routing un-routed nets (1610.8M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1610.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:06.4 (1.0), totSession cpu/real = 0:03:22.4/0:15:36.0 (0.2), mem = 1575.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=1533.7M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  5.888  |  6.567  |  8.058  |  5.888  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2252   |  1944   |   58    |   744   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.496%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1214.2M, totSessionCpu=0:03:23 **
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 65 nets with fixed/cover wires excluded.
Info: 65 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:23.8/0:15:37.5 (0.2), mem = 1567.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 75.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.50%|        -|   0.023|   0.000|   0:00:00.0| 1567.9M|
|    75.50%|        0|   0.023|   0.000|   0:00:01.0| 1588.4M|
|    75.50%|        0|   0.023|   0.000|   0:00:00.0| 1588.4M|
|    75.37%|        8|   0.023|   0.000|   0:00:00.0| 1607.5M|
|    74.93%|       40|   0.023|   0.000|   0:00:01.0| 1607.5M|
|    74.93%|        5|   0.023|   0.000|   0:00:00.0| 1607.5M|
|    74.93%|        5|   0.023|   0.000|   0:00:00.0| 1607.5M|
|    74.93%|        5|   0.023|   0.000|   0:00:00.0| 1607.5M|
|    74.93%|        5|   0.023|   0.000|   0:00:00.0| 1607.5M|
|    74.93%|        0|   0.023|   0.000|   0:00:00.0| 1607.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 74.93
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 65 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** Starting refinePlace (0:03:26 mem=1607.5M) ***
Total net bbox length = 1.495e+05 (8.314e+04 6.632e+04) (ext = 8.455e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1607.5MB
Summary Report:
Instances move: 0 (out of 9225 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.495e+05 (8.314e+04 6.632e+04) (ext = 8.455e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1607.5MB
*** Finished refinePlace (0:03:26 mem=1607.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1607.5M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1607.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:03:26.5/0:15:40.2 (0.2), mem = 1607.5M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1534.43M, totSessionCpu=0:03:26).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1538.13 MB )
[NR-eGR] Read 3799 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.13 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3799
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 65  Num Prerouted Wires = 6877
[NR-eGR] Read numTotalNets=9967  numIgnoredNets=65
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9902 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9902 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.651313e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        10( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3  (3)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35328
[NR-eGR] Metal2  (2V) length: 4.900438e+04um, number of vias: 48896
[NR-eGR] Metal3  (3H) length: 6.369811e+04um, number of vias: 8817
[NR-eGR] Metal4  (4V) length: 2.980288e+04um, number of vias: 3800
[NR-eGR] Metal5  (5H) length: 3.144201e+04um, number of vias: 657
[NR-eGR] Metal6  (6V) length: 6.597715e+03um, number of vias: 148
[NR-eGR] Metal7  (7H) length: 3.180890e+03um, number of vias: 34
[NR-eGR] Metal8  (8V) length: 1.287000e+02um, number of vias: 16
[NR-eGR] Metal9  (9H) length: 1.062000e+02um, number of vias: 7
[NR-eGR] Metal10 (10V) length: 2.330000e+00um, number of vias: 2
[NR-eGR] Total length: 1.839632e+05um, number of vias: 97705
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.50 sec, Curr Mem: 1515.46 MB )
Extraction called for design 'picorv32' of instances=9289 and nets=10237 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1515.457M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1517.47)
Total number of fetched objects 10026
End delay calculation. (MEM=1572.5 CPU=0:00:01.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1572.5 CPU=0:00:01.9 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 65 nets with fixed/cover wires excluded.
Info: 65 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:30.0/0:15:43.9 (0.2), mem = 1572.5M
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   173|   187|    -0.02|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|       0|       0|       0|  74.93|          |         |
|   164|   171|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|      10|       0|       0|  74.93| 0:00:02.0|  1592.0M|
|   164|   171|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|       0|       0|       0|  74.93| 0:00:02.0|  1592.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 65 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   233 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=1592.0M) ***

*** Starting refinePlace (0:03:36 mem=1608.0M) ***
Total net bbox length = 1.495e+05 (8.315e+04 6.632e+04) (ext = 8.377e+03)
Move report: Detail placement moves 228 insts, mean move: 3.92 um, max move: 14.24 um
	Max move on inst (FE_OFC373_mem_la_addr_11): (198.80, 151.81) --> (206.20, 158.65)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1611.1MB
Summary Report:
Instances move: 228 (out of 9235 movable)
Instances flipped: 0
Mean displacement: 3.92 um
Max displacement: 14.24 um (Instance: FE_OFC373_mem_la_addr_11) (198.8, 151.81) -> (206.2, 158.65)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.500e+05 (8.331e+04 6.669e+04) (ext = 8.587e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1611.1MB
*** Finished refinePlace (0:03:36 mem=1611.1M) ***
*** maximum move = 14.24 um ***
*** Finished re-routing un-routed nets (1611.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1611.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:06.3 (1.0), totSession cpu/real = 0:03:36.3/0:15:50.1 (0.2), mem = 1576.0M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.351%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9299 and nets=10247 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1516.652M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1520.78 MB )
[NR-eGR] Read 3799 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1520.78 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3799
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 65  Num Prerouted Wires = 6877
[NR-eGR] Read numTotalNets=9977  numIgnoredNets=65
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9912 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9912 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.656802e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        12( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal3  (3)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               18( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.24 sec, Curr Mem: 1520.78 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1520.79)
Total number of fetched objects 10036
End delay calculation. (MEM=1584.82 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1584.82 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:03:39 mem=1584.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1219.2M, totSessionCpu=0:03:39 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  5.889  |  6.562  |  8.056  |  5.889  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2252   |  1944   |   58    |   744   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.153%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:59, mem = 1219.3M, totSessionCpu=0:03:40 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-270            8  Cannot find a legal location for MASTER ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-365            7  Design has inst(s) with SITE '%s', but t...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 24 warning(s), 0 error(s)

#% End ccopt_design (date=12/09 09:10:34, total cpu=0:01:18, real=0:01:45, peak res=1227.4M, current mem=1130.4M)
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1130.3M, totSessionCpu=0:03:42 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1137.5M, totSessionCpu=0:03:43 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1462.8M)
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  5.889  |  6.562  |  8.056  |  5.889  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2252   |  1944   |   58    |   744   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.153%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1131.6M, totSessionCpu=0:03:44 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1453.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1453.3M) ***
*** Starting optimizing excluded clock nets MEM= 1453.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1453.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 65 nets with fixed/cover wires excluded.
Info: 65 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:44.0/0:16:57.3 (0.2), mem = 1453.3M
*** DrvOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:03:47.5/0:17:00.7 (0.2), mem = 1616.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 65 nets with fixed/cover wires excluded.
Info: 65 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:47.7/0:17:01.0 (0.2), mem = 1616.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   165|   172|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|       0|       0|       0|  75.15|          |         |
|   165|   172|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|       0|       0|       0|  75.15| 0:00:01.0|  1597.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 65 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   233 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=1597.5M) ***

*** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.1 (1.0), totSession cpu/real = 0:03:51.8/0:17:05.1 (0.2), mem = 1578.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=1540.5M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  5.889  |  6.562  |  8.056  |  5.889  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2252   |  1944   |   58    |   744   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.153%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1218.9M, totSessionCpu=0:03:52 **
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 65 nets with fixed/cover wires excluded.
Info: 65 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:53.2/0:17:06.5 (0.2), mem = 1575.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 75.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.15%|        -|   0.023|   0.000|   0:00:00.0| 1575.6M|
|    75.15%|        0|   0.023|   0.000|   0:00:01.0| 1594.7M|
|    75.15%|        0|   0.023|   0.000|   0:00:00.0| 1594.7M|
|    75.07%|        5|   0.023|   0.000|   0:00:00.0| 1613.7M|
|    74.97%|       11|   0.023|   0.000|   0:00:00.0| 1613.7M|
|    74.97%|        3|   0.023|   0.000|   0:00:01.0| 1613.7M|
|    74.97%|        3|   0.023|   0.000|   0:00:00.0| 1613.7M|
|    74.97%|        3|   0.023|   0.000|   0:00:00.0| 1613.7M|
|    74.97%|        3|   0.023|   0.000|   0:00:00.0| 1613.7M|
|    74.97%|        0|   0.023|   0.000|   0:00:00.0| 1613.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 74.97
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 65 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** Starting refinePlace (0:03:55 mem=1613.7M) ***
Total net bbox length = 1.500e+05 (8.328e+04 6.669e+04) (ext = 8.587e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1613.7MB
Summary Report:
Instances move: 0 (out of 9230 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.500e+05 (8.328e+04 6.669e+04) (ext = 8.587e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1613.7MB
*** Finished refinePlace (0:03:56 mem=1613.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1613.7M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1613.7M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:03:55.8/0:17:09.2 (0.2), mem = 1613.7M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1539.65M, totSessionCpu=0:03:56).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1543.35 MB )
[NR-eGR] Read 3799 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1543.35 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3799
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 65  Num Prerouted Wires = 6877
[NR-eGR] Read numTotalNets=9972  numIgnoredNets=65
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9907 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9907 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.656374e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        13( 0.08%)   ( 0.08%) 
[NR-eGR]  Metal3  (3)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4  (4)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               19( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 35338
[NR-eGR] Metal2  (2V) length: 4.911600e+04um, number of vias: 48950
[NR-eGR] Metal3  (3H) length: 6.390858e+04um, number of vias: 8815
[NR-eGR] Metal4  (4V) length: 2.965449e+04um, number of vias: 3775
[NR-eGR] Metal5  (5H) length: 3.159620e+04um, number of vias: 648
[NR-eGR] Metal6  (6V) length: 7.012195e+03um, number of vias: 145
[NR-eGR] Metal7  (7H) length: 2.946290e+03um, number of vias: 30
[NR-eGR] Metal8  (8V) length: 9.301500e+01um, number of vias: 18
[NR-eGR] Metal9  (9H) length: 1.464000e+02um, number of vias: 7
[NR-eGR] Metal10 (10V) length: 2.330000e+00um, number of vias: 2
[NR-eGR] Total length: 1.844755e+05um, number of vias: 97728
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.50 sec, Curr Mem: 1522.68 MB )
Extraction called for design 'picorv32' of instances=9294 and nets=10242 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1522.676M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1524.69)
Total number of fetched objects 10031
End delay calculation. (MEM=1588.72 CPU=0:00:01.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1588.72 CPU=0:00:01.9 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 65 nets with fixed/cover wires excluded.
Info: 65 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:59.3/0:17:12.8 (0.2), mem = 1588.7M
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   170|   178|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|       0|       0|       0|  74.97|          |         |
|   169|   176|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|       2|       0|       0|  74.97| 0:00:02.0|  1608.2M|
|   169|   176|    -0.01|   234|   234|    -0.26|     0|     0|     0|     0|     5.89|     0.00|       0|       0|       0|  74.97| 0:00:01.0|  1608.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 65 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 234 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   233 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=1608.2M) ***

*** Starting refinePlace (0:04:05 mem=1624.2M) ***
Total net bbox length = 1.500e+05 (8.328e+04 6.669e+04) (ext = 8.566e+03)
Move report: Detail placement moves 46 insts, mean move: 3.41 um, max move: 9.31 um
	Max move on inst (FE_OFC476_mem_wdata_31): (15.00, 91.96) --> (22.60, 93.67)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1624.2MB
Summary Report:
Instances move: 46 (out of 9232 movable)
Instances flipped: 0
Mean displacement: 3.41 um
Max displacement: 9.31 um (Instance: FE_OFC476_mem_wdata_31) (15, 91.96) -> (22.6, 93.67)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.501e+05 (8.338e+04 6.673e+04) (ext = 8.618e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1624.2MB
*** Finished refinePlace (0:04:05 mem=1624.2M) ***
*** maximum move = 9.31 um ***
*** Finished re-routing un-routed nets (1624.2M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1624.2M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:04:05.5/0:17:19.0 (0.2), mem = 1589.2M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.040%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9296 and nets=10244 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1522.816M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1526.94 MB )
[NR-eGR] Read 3799 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1526.94 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3799
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 65  Num Prerouted Wires = 6877
[NR-eGR] Read numTotalNets=9974  numIgnoredNets=65
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9909 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9909 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.657794e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)        12( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal3  (3)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4  (4)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               19( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.25 sec, Curr Mem: 1526.94 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1526.95)
Total number of fetched objects 10033
End delay calculation. (MEM=1590.98 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1590.98 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:04:08 mem=1591.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1224.5M, totSessionCpu=0:04:08 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  5.886  |  6.562  |  8.059  |  5.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2252   |  1944   |   58    |   744   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.204   |    234 (234)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.019%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:54, mem = 1224.5M, totSessionCpu=0:04:09 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> report_ccopt_clock_trees > ex6.1report_ccopt_clock_trees_vima14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                         6       17.784       0.004
Inverters                       0        0.000       0.000
Integrated Clock Gates         58      383.040       0.017
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                            64      400.824       0.021
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk       689.970
Leaf      10198.930
Total     10888.900
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        277.460
Leaf        4711.405
Total       4988.865
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.021    0.049    0.070
Leaf     0.557    0.758    1.316
Total    0.578    0.808    1.386
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
1960     0.557     0.000       0.000      0.000    0.000
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.150       4       0.020       0.016      0.009    0.042    {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}           -
Leaf        0.150      61       0.068       0.032      0.012    0.121    {50 <= 0.090ns, 10 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
----------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

--------------------------------------------
Name           Type      Inst     Inst Area 
                         Count    (um^2)
--------------------------------------------
CLKBUFX16      buffer      1         6.840
CLKBUFX4       buffer      2         4.788
CLKBUFX3       buffer      3         6.156
TLATNTSCAX6    icg         2        17.100
TLATNTSCAX4    icg         1         7.182
TLATNTSCAX3    icg         4        27.360
TLATNTSCAX2    icg        51       331.398
--------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                                                                                                  (Ohms)                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk           1960         0        0       0           0           0       58       6       0        0         0          61       95    206.6     2747.83     400.824   0.808  0.578  clk
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                                                                                                          (Ohms)                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  1960         0        0       0           0           0       58       6       0        0         0          61        16       95    32.1311  206.600    274.783     400.824   0.808  0.578
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    4.750    64.460  206.600  39.247
Source-sink manhattan distance (um)   4.880    60.013  200.950  36.856
Source-sink resistance (Ohm)         16.786   124.182  274.783  51.631
-----------------------------------------------------------------------

Transition distribution for half-corner default_emulate_delay_corner:setup.late:
================================================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.150       4       0.020       0.016      0.009    0.042    {4 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}           -
Leaf        0.150      61       0.068       0.032      0.012    0.121    {50 <= 0.090ns, 10 <= 0.120ns, 1 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk
==========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  58
Minimum clock gating depth :   1
Maximum clock gating depth :   1
Clock gate area (um^2)     : 383.040

Clock Tree Buffering Structure (Logical):

# Buffers             :  6
# Inverters           :  0
  Total               :  6
Minimum depth         :  2
Maximum depth         :  3
Buffering area (um^2) : 17.784

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     58       256         0        0       0           0           0
  1       0      1704         0        0       0           0           0
---------------------------------------------------------------------------
Total    58      1960         0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:hold.early      0.117          0.117         0.039          0.041      ignored          -      ignored          -
default_emulate_delay_corner:hold.late       0.121          0.120         0.040          0.042      ignored          -      ignored          -
default_emulate_delay_corner:setup.early     0.117          0.117         0.039          0.041      ignored          -      ignored          -
default_emulate_delay_corner:setup.late      0.121          0.120         0.040          0.042      explicit      0.150     explicit      0.150
---------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups > ex6.1report_ccopt_skew_groups_vima14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1960                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode        -        0.097     0.144     0.135        0.009       ignored                  -         0.048              -
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    none         0.099     0.148     0.139        0.009       explicit             0.100         0.049    100% {0.099, 0.148}
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode        -        0.097     0.144     0.135        0.009       ignored                  -         0.048              -
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode        -        0.099     0.148     0.139        0.009       ignored                  -         0.049              -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode    0.097       1       0.144       2
-    min latched_is_lu_reg/CK
-    max cpuregs_reg[31][28]/CK
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    0.099       3       0.148       4
-    min latched_is_lu_reg/CK
-    max cpuregs_reg[31][28]/CK
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode    0.097       5       0.144       6
-    min latched_is_lu_reg/CK
-    max cpuregs_reg[31][28]/CK
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode    0.099       7       0.148       8
-    min latched_is_lu_reg/CK
-    max cpuregs_reg[31][28]/CK
-----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, min clock_path:
==================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : latched_is_lu_reg/CK
Delay     : 0.097

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.010  0.004  (135.300,218.120)  -            1    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16    rise   0.000   0.000   0.010  -      (138.700,183.445)   38.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16    rise   0.036   0.036   0.037  0.064  (138.225,183.670)    0.700     61    
RC_CG_HIER_INST50/RC_CGIC_INST/CK
-     TLATNTSCAX2  rise   0.005   0.041   0.039  -      (138.300,136.895)   46.850   -       
RC_CG_HIER_INST50/RC_CGIC_INST/ECK
-     TLATNTSCAX2  rise   0.055   0.097   0.012  0.002  (140.960,136.950)    2.715      3    
latched_is_lu_reg/CK
-     DFFHQX1      rise   0.000   0.097   0.012  -      (144.475,137.530)    4.095   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, max clock_path:
==================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[31][5]/CK
Delay     : 0.144

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.010  0.004  (135.300,218.120)  -            1    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16    rise   0.000   0.000   0.010  -      (138.700,183.445)   38.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16    rise   0.036   0.036   0.037  0.064  (138.225,183.670)    0.700     61    
RC_CG_HIER_INST17/RC_CGIC_INST/CK
-     TLATNTSCAX2  rise   0.007   0.044   0.039  -      (83.300,85.595)    153.000   -       
RC_CG_HIER_INST17/RC_CGIC_INST/ECK
-     TLATNTSCAX2  rise   0.100   0.143   0.092  0.026  (85.960,85.650)      2.715     32    
cpuregs_reg[31][5]/CK
-     DFFHQX1      rise   0.001   0.144   0.092  -      (35.675,73.750)     62.185   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, min clock_path:
=================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : latched_is_lu_reg/CK
Delay     : 0.099

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.018  0.004  (135.300,218.120)  -            1    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16    rise   0.000   0.000   0.018  -      (138.700,183.445)   38.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16    rise   0.038   0.038   0.038  0.064  (138.225,183.670)    0.700     61    
RC_CG_HIER_INST50/RC_CGIC_INST/CK
-     TLATNTSCAX2  rise   0.005   0.043   0.040  -      (138.300,136.895)   46.850   -       
RC_CG_HIER_INST50/RC_CGIC_INST/ECK
-     TLATNTSCAX2  rise   0.056   0.099   0.012  0.002  (140.960,136.950)    2.715      3    
latched_is_lu_reg/CK
-     DFFHQX1      rise   0.000   0.099   0.012  -      (144.475,137.530)    4.095   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, max clock_path:
=================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[31][5]/CK
Delay     : 0.148

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.018  0.004  (135.300,218.120)  -            1    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16    rise   0.000   0.000   0.018  -      (138.700,183.445)   38.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16    rise   0.038   0.038   0.038  0.064  (138.225,183.670)    0.700     61    
RC_CG_HIER_INST17/RC_CGIC_INST/CK
-     TLATNTSCAX2  rise   0.007   0.046   0.040  -      (83.300,85.595)    153.000   -       
RC_CG_HIER_INST17/RC_CGIC_INST/ECK
-     TLATNTSCAX2  rise   0.101   0.147   0.094  0.026  (85.960,85.650)      2.715     32    
cpuregs_reg[31][5]/CK
-     DFFHQX1      rise   0.001   0.148   0.094  -      (35.675,73.750)     62.185   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, min clock_path:
=================================================================================

PathID    : 5
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : latched_is_lu_reg/CK
Delay     : 0.097

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.010  0.004  (135.300,218.120)  -            1    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16    rise   0.000   0.000   0.010  -      (138.700,183.445)   38.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16    rise   0.036   0.036   0.037  0.064  (138.225,183.670)    0.700     61    
RC_CG_HIER_INST50/RC_CGIC_INST/CK
-     TLATNTSCAX2  rise   0.005   0.041   0.039  -      (138.300,136.895)   46.850   -       
RC_CG_HIER_INST50/RC_CGIC_INST/ECK
-     TLATNTSCAX2  rise   0.055   0.097   0.012  0.002  (140.960,136.950)    2.715      3    
latched_is_lu_reg/CK
-     DFFHQX1      rise   0.000   0.097   0.012  -      (144.475,137.530)    4.095   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, max clock_path:
=================================================================================

PathID    : 6
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[31][5]/CK
Delay     : 0.144

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.010  0.004  (135.300,218.120)  -            1    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16    rise   0.000   0.000   0.010  -      (138.700,183.445)   38.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16    rise   0.036   0.036   0.037  0.064  (138.225,183.670)    0.700     61    
RC_CG_HIER_INST17/RC_CGIC_INST/CK
-     TLATNTSCAX2  rise   0.007   0.044   0.039  -      (83.300,85.595)    153.000   -       
RC_CG_HIER_INST17/RC_CGIC_INST/ECK
-     TLATNTSCAX2  rise   0.100   0.143   0.092  0.026  (85.960,85.650)      2.715     32    
cpuregs_reg[31][5]/CK
-     DFFHQX1      rise   0.001   0.144   0.092  -      (35.675,73.750)     62.185   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, min clock_path:
================================================================================

PathID    : 7
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : latched_is_lu_reg/CK
Delay     : 0.099

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.018  0.004  (135.300,218.120)  -            1    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16    rise   0.000   0.000   0.018  -      (138.700,183.445)   38.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16    rise   0.038   0.038   0.038  0.064  (138.225,183.670)    0.700     61    
RC_CG_HIER_INST50/RC_CGIC_INST/CK
-     TLATNTSCAX2  rise   0.005   0.043   0.040  -      (138.300,136.895)   46.850   -       
RC_CG_HIER_INST50/RC_CGIC_INST/ECK
-     TLATNTSCAX2  rise   0.056   0.099   0.012  0.002  (140.960,136.950)    2.715      3    
latched_is_lu_reg/CK
-     DFFHQX1      rise   0.000   0.099   0.012  -      (144.475,137.530)    4.095   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, max clock_path:
================================================================================

PathID    : 8
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[31][5]/CK
Delay     : 0.148

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.018  0.004  (135.300,218.120)  -            1    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16    rise   0.000   0.000   0.018  -      (138.700,183.445)   38.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16    rise   0.038   0.038   0.038  0.064  (138.225,183.670)    0.700     61    
RC_CG_HIER_INST17/RC_CGIC_INST/CK
-     TLATNTSCAX2  rise   0.007   0.046   0.040  -      (83.300,85.595)    153.000   -       
RC_CG_HIER_INST17/RC_CGIC_INST/ECK
-     TLATNTSCAX2  rise   0.101   0.147   0.094  0.026  (85.960,85.650)      2.715     32    
cpuregs_reg[31][5]/CK
-     DFFHQX1      rise   0.001   0.148   0.094  -      (35.675,73.750)     62.185   -       
---------------------------------------------------------------------------------------------------


<CMD> report_clock_gating_check > ex6.1_step_14_innovus_clock_geting.txt
<CMD> report_power > report_power_vima14.txt
Using Power View: default_emulate_view.

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1224.64MB/2520.73MB/1225.01MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1224.64MB/2520.73MB/1225.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1224.64MB/2520.73MB/1225.01MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT)
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 10%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 20%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 30%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 40%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 50%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 60%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 70%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 80%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 90%

Finished Levelizing
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT)

Starting Activity Propagation
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT)
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 10%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 20%

Finished Activity Propagation
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1224.73MB/2520.73MB/1225.01MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT)
 ... Calculating switching power
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 10%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 20%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 30%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 40%
2022-Dec-09 09:13:04 (2022-Dec-09 07:13:04 GMT): 50%
 ... Calculating internal and leakage power
2022-Dec-09 09:13:05 (2022-Dec-09 07:13:05 GMT): 60%
2022-Dec-09 09:13:05 (2022-Dec-09 07:13:05 GMT): 70%
2022-Dec-09 09:13:05 (2022-Dec-09 07:13:05 GMT): 80%
2022-Dec-09 09:13:05 (2022-Dec-09 07:13:05 GMT): 90%

Finished Calculating power
2022-Dec-09 09:13:05 (2022-Dec-09 07:13:05 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1224.73MB/2520.73MB/1225.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1224.73MB/2520.73MB/1225.01MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1224.73MB/2520.73MB/1225.01MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1224.73MB/2520.73MB/1225.01MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Dec-09 09:13:05 (2022-Dec-09 07:13:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.75424573 	   25.9099%
Total Switching Power:       2.15494165 	   74.0267%
Total Leakage Power:         0.00184608 	    0.0634%
Total Power:                 2.91103345
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3379     0.08393   0.0006854      0.4225       14.51
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.3879       2.025    0.001138       2.414       82.93
Clock (Combinational)           0.003469     0.02617   1.734e-06     0.02964       1.018
Clock (Sequential)               0.02496     0.01987   2.048e-05     0.04485       1.541
-----------------------------------------------------------------------------------------
Total                             0.7542       2.155    0.001846       2.911         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.7542       2.155    0.001846       2.911         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02843     0.04604   2.222e-05     0.07449       2.559
-----------------------------------------------------------------------------------------
Total                            0.02843     0.04604   2.222e-05     0.07449       2.559
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:   FE_OFC505_mem_la_addr_2 (CLKINVX20):          0.01372
*              Highest Leakage Power:      FE_OFC631_pcpi_rs2_7 (BUFX20):        1.034e-06
*                Total Cap:      1.44578e-10 F
*                Total instances in design:  9296
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1225.50MB/2520.73MB/1225.70MB)

<CMD> report_power > ex6.1report_power_vima14.txt
Using Power View: default_emulate_view.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1225.70MB/2520.73MB/1225.70MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Dec-09 09:13:19 (2022-Dec-09 07:13:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.75424573 	   25.9099%
Total Switching Power:       2.15494165 	   74.0267%
Total Leakage Power:         0.00184608 	    0.0634%
Total Power:                 2.91103345
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3379     0.08393   0.0006854      0.4225       14.51
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.3879       2.025    0.001138       2.414       82.93
Clock (Combinational)           0.003469     0.02617   1.734e-06     0.02964       1.018
Clock (Sequential)               0.02496     0.01987   2.048e-05     0.04485       1.541
-----------------------------------------------------------------------------------------
Total                             0.7542       2.155    0.001846       2.911         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.7542       2.155    0.001846       2.911         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02843     0.04604   2.222e-05     0.07449       2.559
-----------------------------------------------------------------------------------------
Total                            0.02843     0.04604   2.222e-05     0.07449       2.559
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:   FE_OFC505_mem_la_addr_2 (CLKINVX20):          0.01372
*              Highest Leakage Power:      FE_OFC631_pcpi_rs2_7 (BUFX20):        1.034e-06
*                Total Cap:      1.44578e-10 F
*                Total instances in design:  9296
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1219.81MB/2520.73MB/1225.70MB)

<CMD> report_area > ex6.1report_area_vima14.txt
<CMD> report_timing > ex6.1report_timing_vima14.txt
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -id ctd_window
<CMD> selectInst genblk2.pcpi_div_RC_CG_HIER_INST57/RC_CGIC_INST
<CMD> zoomSelected
<CMD> deselectInst genblk2.pcpi_div_RC_CG_HIER_INST57/RC_CGIC_INST
<CMD> fit
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-doCongOpt" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
**WARN: (IMPTCM-77):	Option "-cblockCompression" for command getOasisOutMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1225.28 (MB), peak = 1235.04 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=1537.6M, init mem=1538.0M)
TechSite Violation:	9
*info: Placed = 9296           (Fixed = 64)
*info: Unplaced = 0           
Placement Density:75.02%(27093/36115)
Placement Density (including fixed std cells):75.02%(27093/36115)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1537.6M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (65) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1537.6M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -droutePostRouteWidenWireRule "LEFSpecialRouteSpec"
#setNanoRouteMode -drouteUseMultiCutViaEffort "medium"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Dec  9 09:23:32 2022
#
#Generating timing data, please wait...
#9975 total nets, 65 already routed, 65 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1136.14 (MB), peak = 1235.04 (MB)
#Reporting timing...
Total number of fetched objects 10033
End delay calculation. (MEM=1525.36 CPU=0:00:01.3 REAL=0:00:02.0)
Path 1: MET Late External Delay Assertion 
Endpoint:   mem_la_addr[31] (v) checked with  leading edge of 'clk'
Beginpoint: resetn          (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_emulate_view
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 8.950
- Arrival Time                  3.088
= Slack Time                    5.862
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            1.026
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell    | Delay | Arrival | Required | 
     |                           |                   |           |       |  Time   |   Time   | 
     |---------------------------+-------------------+-----------+-------+---------+----------| 
     |                           | resetn ^          |           |       |   1.026 |    6.888 | 
     | FE_OFC0_resetn            | A ^ -> Y ^        | BUFX2     | 0.108 |   1.133 |    6.996 | 
     | FE_OFC1_resetn            | A ^ -> Y ^        | BUFX2     | 0.142 |   1.276 |    7.138 | 
     | FE_DBTC0_resetn           | A ^ -> Y v        | INVX2     | 0.135 |   1.410 |    7.272 | 
     | FE_OFC330_FE_DBTN0_resetn | A v -> Y v        | BUFX2     | 0.130 |   1.540 |    7.402 | 
     | g82053                    | B v -> Y ^        | NOR2X1    | 0.068 |   1.608 |    7.470 | 
     | g81950                    | B0 ^ -> Y v       | OAI2BB1X1 | 0.038 |   1.645 |    7.508 | 
     | g81711__8246              | AN v -> Y v       | NAND2BX1  | 0.028 |   1.673 |    7.535 | 
     | g81557__8246              | B v -> Y ^        | NOR2X1    | 0.051 |   1.724 |    7.586 | 
     | g81536__9945              | B ^ -> Y v        | NAND2X1   | 0.037 |   1.761 |    7.623 | 
     | g81531__4733              | B v -> Y v        | AND2X1    | 0.117 |   1.878 |    7.740 | 
     | g81505__6417              | B v -> Y ^        | NOR2X1    | 0.099 |   1.976 |    7.838 | 
     | inc_add_382_74_g439       | A ^ -> Y ^        | AND2X1    | 0.043 |   2.019 |    7.881 | 
     | inc_add_382_74_g437       | A ^ -> Y ^        | AND2X1    | 0.032 |   2.051 |    7.913 | 
     | inc_add_382_74_g435       | B ^ -> CO ^       | ADDHX1    | 0.030 |   2.081 |    7.943 | 
     | inc_add_382_74_g434       | A ^ -> Y ^        | AND2X1    | 0.031 |   2.112 |    7.974 | 
     | inc_add_382_74_g432       | B ^ -> Y v        | NAND2X1   | 0.024 |   2.135 |    7.998 | 
     | inc_add_382_74_g430       | B v -> Y ^        | NOR2BX1   | 0.023 |   2.158 |    8.020 | 
     | inc_add_382_74_g428       | A ^ -> Y ^        | AND2X1    | 0.032 |   2.190 |    8.052 | 
     | inc_add_382_74_g426       | A ^ -> Y ^        | AND2X1    | 0.031 |   2.221 |    8.083 | 
     | inc_add_382_74_g424       | B ^ -> CO ^       | ADDHX1    | 0.028 |   2.249 |    8.111 | 
     | inc_add_382_74_g423       | A ^ -> Y ^        | AND2X1    | 0.030 |   2.278 |    8.140 | 
     | inc_add_382_74_g421       | B ^ -> Y v        | NAND2X1   | 0.023 |   2.301 |    8.163 | 
     | inc_add_382_74_g419       | B v -> Y ^        | NOR2BX1   | 0.027 |   2.328 |    8.190 | 
     | inc_add_382_74_g417       | B ^ -> Y v        | NAND2X1   | 0.027 |   2.355 |    8.217 | 
     | inc_add_382_74_g415       | B v -> Y ^        | NOR2BX1   | 0.023 |   2.378 |    8.240 | 
     | inc_add_382_74_g413       | A ^ -> Y ^        | AND2X1    | 0.033 |   2.411 |    8.273 | 
     | inc_add_382_74_g411       | B ^ -> Y v        | NAND2X1   | 0.024 |   2.435 |    8.297 | 
     | inc_add_382_74_g409       | AN v -> Y v       | NAND2BX1  | 0.032 |   2.467 |    8.329 | 
     | inc_add_382_74_g407       | B v -> Y ^        | NOR2BX1   | 0.021 |   2.488 |    8.350 | 
     | inc_add_382_74_g405       | A ^ -> Y ^        | AND2X1    | 0.032 |   2.520 |    8.382 | 
     | inc_add_382_74_g403       | B ^ -> Y v        | NAND2X1   | 0.025 |   2.544 |    8.406 | 
     | inc_add_382_74_g401       | B v -> Y ^        | NOR2BX1   | 0.022 |   2.566 |    8.429 | 
     | inc_add_382_74_g399       | A ^ -> Y ^        | AND2X1    | 0.032 |   2.599 |    8.461 | 
     | inc_add_382_74_g397       | B ^ -> Y v        | NAND2X1   | 0.023 |   2.622 |    8.484 | 
     | inc_add_382_74_g395       | B v -> Y ^        | NOR2BX1   | 0.022 |   2.644 |    8.506 | 
     | inc_add_382_74_g393       | A ^ -> Y ^        | AND2X1    | 0.031 |   2.675 |    8.537 | 
     | inc_add_382_74_g391       | A ^ -> Y ^        | AND2X1    | 0.030 |   2.705 |    8.567 | 
     | inc_add_382_74_g389       | B ^ -> Y v        | NAND2X1   | 0.023 |   2.727 |    8.590 | 
     | inc_add_382_74_g387       | B v -> Y ^        | NOR2BX1   | 0.026 |   2.754 |    8.616 | 
     | inc_add_382_74_g385       | B ^ -> Y v        | NAND2X1   | 0.027 |   2.781 |    8.643 | 
     | inc_add_382_74_g383       | B v -> Y v        | XNOR2X1   | 0.034 |   2.815 |    8.677 | 
     | g129836                   | B v -> Y v        | MX2XL     | 0.032 |   2.847 |    8.709 | 
     | FE_OFC334_mem_la_addr_31  | A v -> Y ^        | INVX1     | 0.009 |   2.856 |    8.718 | 
     | FE_OFC335_mem_la_addr_31  | A ^ -> Y v        | INVX1     | 0.025 |   2.881 |    8.743 | 
     | FE_OFC492_mem_la_addr_31  | A v -> Y ^        | INVX1     | 0.053 |   2.935 |    8.797 | 
     | FE_OFC493_mem_la_addr_31  | A ^ -> Y v        | CLKINVX20 | 0.132 |   3.067 |    8.929 | 
     |                           | mem_la_addr[31] v |           | 0.021 |   3.088 |    8.950 | 
     +----------------------------------------------------------------------------------------+ 

#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1181.84 (MB), peak = 1235.04 (MB)
#Library Standard Delay: 11.60ps
#Slack threshold: 23.20ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.18 (MB), peak = 1235.04 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1186.95 (MB), peak = 1235.04 (MB)
#Default setup view is reset to default_emulate_view.
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.37 (MB), peak = 1235.04 (MB)
#Current view: default_emulate_view 
#Current enabled view: default_emulate_view 
picorv32
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:05, memory = 1126.70 (MB), peak = 1235.04 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=10244)
#NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
#Start routing data preparation on Fri Dec  9 09:23:37 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10111 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.38 (MB), peak = 1235.04 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.90 (MB), peak = 1235.04 (MB)
#Merging special wires: starts on Fri Dec  9 09:23:38 2022 with memory = 1149.00 (MB), peak = 1235.04 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
#
#Connectivity extraction summary:
#65 routed net(s) are imported.
#9911 (96.75%) nets are without wires.
#268 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10244.
#
#
#Finished routing data preparation on Fri Dec  9 09:23:38 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.16 (MB)
#Total memory = 1149.06 (MB)
#Peak memory = 1235.04 (MB)
#
#
#Start global routing on Fri Dec  9 09:23:38 2022
#
#
#Start global routing initialization on Fri Dec  9 09:23:38 2022
#
#Number of eco nets is 26
#
#Start global routing data preparation on Fri Dec  9 09:23:38 2022
#
#Start routing resource analysis on Fri Dec  9 09:23:38 2022
#
#Routing resource analysis is done on Fri Dec  9 09:23:38 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1148           0        6006    64.39%
#  Metal2         V        1110           0        6006     0.92%
#  Metal3         H        1148           0        6006     0.00%
#  Metal4         V        1110           0        6006     0.92%
#  Metal5         H        1148           0        6006     0.00%
#  Metal6         V        1110           0        6006     0.92%
#  Metal7         H        1148           0        6006     0.00%
#  Metal8         V        1110           0        6006     0.92%
#  Metal9         H        1148           0        6006     0.00%
#  Metal10        V         408          35        6006     4.86%
#  Metal11        H         365          94        6006    12.34%
#  --------------------------------------------------------------
#  Total                  10953       2.58%       66066     7.75%
#
#  65 nets (0.63%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec  9 09:23:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.08 (MB), peak = 1235.04 (MB)
#
#
#Global routing initialization is done on Fri Dec  9 09:23:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.08 (MB), peak = 1235.04 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.87 (MB), peak = 1235.04 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1154.87 (MB), peak = 1235.04 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 3...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1188.18 (MB), peak = 1235.04 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1190.97 (MB), peak = 1235.04 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 268 (skipped).
#Total number of routable nets = 9976.
#Total number of nets in the design = 10244.
#
#9937 routable nets have only global wires.
#39 routable nets have only detail routed wires.
#26 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#39 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 26            9911  
#------------------------------------------------
#        Total                 26            9911  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 65            9911  
#------------------------------------------------
#        Total                 65            9911  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       13(0.22%)     16(0.27%)   (0.48%)
#  Metal3        5(0.08%)      2(0.03%)   (0.12%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     18(0.03%)     18(0.03%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.01% H + 0.05% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |        586.00 |        586.00 |
[hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[hotspot] |   Metal9(H)   |          0.00 |          0.00 |
[hotspot] |   Metal10(V)   |          0.00 |          0.00 |
[hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(Metal1   586.00 |(Metal1   586.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 177483 um.
#Total half perimeter of net bounding box = 159513 um.
#Total wire length on LAYER Metal1 = 185 um.
#Total wire length on LAYER Metal2 = 37814 um.
#Total wire length on LAYER Metal3 = 59110 um.
#Total wire length on LAYER Metal4 = 40107 um.
#Total wire length on LAYER Metal5 = 34142 um.
#Total wire length on LAYER Metal6 = 4418 um.
#Total wire length on LAYER Metal7 = 1306 um.
#Total wire length on LAYER Metal8 = 70 um.
#Total wire length on LAYER Metal9 = 284 um.
#Total wire length on LAYER Metal10 = 14 um.
#Total wire length on LAYER Metal11 = 34 um.
#Total number of vias = 70525
#Up-Via Summary (total 70525):
#           
#-----------------------
# Metal1          34247
# Metal2          23835
# Metal3           8964
# Metal4           2962
# Metal5            393
# Metal6             85
# Metal7             18
# Metal8             16
# Metal9              3
# Metal10             2
#-----------------------
#                 70525 
#
#Total number of involved regular nets 1392
#Maximum src to sink distance  277.8
#Average of max src_to_sink distance  47.9
#Average of ave src_to_sink distance  31.4
#Total number of involved priority nets 26
#Maximum src to sink distance for priority net 164.2
#Average of max src_to_sink distance for priority net 76.2
#Average of ave src_to_sink distance for priority net 40.2
#Max overcon = 2 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.12%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 45.40 (MB)
#Total memory = 1194.49 (MB)
#Peak memory = 1235.04 (MB)
#
#Finished global routing on Fri Dec  9 09:23:49 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.81 (MB), peak = 1235.04 (MB)
#Start Track Assignment.
#Done with 15565 horizontal wires in 1 hboxes and 15564 vertical wires in 1 hboxes.
#Done with 3768 horizontal wires in 1 hboxes and 3761 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       187.46 	  0.00%  	  0.00% 	  0.00%
# Metal2     36889.41 	  0.10%  	  0.00% 	  0.00%
# Metal3     52162.10 	  0.22%  	  0.00% 	  0.02%
# Metal4     35193.26 	  0.09%  	  0.00% 	  0.03%
# Metal5     33946.67 	  0.00%  	  0.00% 	  0.00%
# Metal6      4423.12 	  0.00%  	  0.00% 	  0.00%
# Metal7      1329.82 	  0.00%  	  0.00% 	  0.00%
# Metal8        69.49 	  0.00%  	  0.00% 	  0.00%
# Metal9       292.21 	  0.00%  	  0.00% 	  0.00%
# Metal10       15.14 	  0.00%  	  0.00% 	  0.00%
# Metal11       35.83 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      164544.48  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 186045 um.
#Total half perimeter of net bounding box = 159513 um.
#Total wire length on LAYER Metal1 = 6281 um.
#Total wire length on LAYER Metal2 = 37119 um.
#Total wire length on LAYER Metal3 = 61608 um.
#Total wire length on LAYER Metal4 = 40237 um.
#Total wire length on LAYER Metal5 = 34589 um.
#Total wire length on LAYER Metal6 = 4443 um.
#Total wire length on LAYER Metal7 = 1354 um.
#Total wire length on LAYER Metal8 = 69 um.
#Total wire length on LAYER Metal9 = 293 um.
#Total wire length on LAYER Metal10 = 15 um.
#Total wire length on LAYER Metal11 = 36 um.
#Total number of vias = 70525
#Up-Via Summary (total 70525):
#           
#-----------------------
# Metal1          34247
# Metal2          23835
# Metal3           8964
# Metal4           2962
# Metal5            393
# Metal6             85
# Metal7             18
# Metal8             16
# Metal9              3
# Metal10             2
#-----------------------
#                 70525 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1186.07 (MB), peak = 1235.04 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Metal4    Total 
#	23        6         29        
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:04, memory = 1189.81 (MB), peak = 1235.04 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 3942 horizontal wires in 1 hboxes and 4238 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = -200217134
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9974 nets were built. 363 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:04 .
#   Increased memory =    56.76 (MB), total memory =  1238.77 (MB), peak memory =  1240.91 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.02 (MB), peak = 1240.91 (MB)
#RC Statistics: 46429 Res, 29820 Ground Cap, 5061 XCap (Edge to Edge)
#RC V/H edge ratio: 0.48, Avg V/H Edge Length: 3719.06 (30732), Avg L-Edge Length: 13571.34 (9272)
#Start writing rcdb into /tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/nr104525_wYrbvD.rcdb.d
#Finish writing rcdb with 65466 nodes, 55492 edges, and 11042 xcaps
#363 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/nr104525_wYrbvD.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1564.559M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/nr104525_wYrbvD.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/nr104525_wYrbvD.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:06.7 real: 0:00:07.0 mem: 1540.559M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = 1717942132
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:14
#Elapsed time = 00:00:20
#Increased memory = 8.40 (MB)
#Total memory = 1194.90 (MB)
#Peak memory = 1240.91 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
Reading RCDB with compressed RC data.
Total number of fetched objects 10033
AAE_INFO-618: Total number of nets in the design is 10244,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1627 CPU=0:00:02.1 REAL=0:00:02.0)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 29. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10033. 
Total number of fetched objects 10033
AAE_INFO-618: Total number of nets in the design is 10244,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1607.28 CPU=0:00:00.1 REAL=0:00:00.0)
Path 1: MET Late External Delay Assertion 
Endpoint:   mem_la_addr[31] (v) checked with  leading edge of 'clk'
Beginpoint: resetn          (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_emulate_view
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.050
= Required Time                 8.950
- Arrival Time                  3.401
= Slack Time                    5.549
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            1.039
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell    | Delay | Arrival | Required | 
     |                           |                   |           |       |  Time   |   Time   | 
     |---------------------------+-------------------+-----------+-------+---------+----------| 
     |                           | resetn ^          |           |       |   1.039 |    6.588 | 
     | FE_OFC0_resetn            | A ^ -> Y ^        | BUFX2     | 0.139 |   1.179 |    6.727 | 
     | FE_OFC1_resetn            | A ^ -> Y ^        | BUFX2     | 0.183 |   1.362 |    6.910 | 
     | FE_DBTC0_resetn           | A ^ -> Y v        | INVX2     | 0.176 |   1.538 |    7.087 | 
     | FE_OFC330_FE_DBTN0_resetn | A v -> Y v        | BUFX2     | 0.150 |   1.689 |    7.237 | 
     | g82053                    | B v -> Y ^        | NOR2X1    | 0.079 |   1.768 |    7.316 | 
     | g81950                    | B0 ^ -> Y v       | OAI2BB1X1 | 0.044 |   1.812 |    7.360 | 
     | g81711__8246              | AN v -> Y v       | NAND2BX1  | 0.028 |   1.840 |    7.388 | 
     | g81557__8246              | B v -> Y ^        | NOR2X1    | 0.061 |   1.901 |    7.450 | 
     | g81536__9945              | B ^ -> Y v        | NAND2X1   | 0.046 |   1.947 |    7.496 | 
     | g81531__4733              | B v -> Y v        | AND2X1    | 0.138 |   2.085 |    7.634 | 
     | g81505__6417              | B v -> Y ^        | NOR2X1    | 0.123 |   2.208 |    7.756 | 
     | inc_add_382_74_g439       | A ^ -> Y ^        | AND2X1    | 0.045 |   2.252 |    7.801 | 
     | inc_add_382_74_g437       | A ^ -> Y ^        | AND2X1    | 0.032 |   2.284 |    7.833 | 
     | inc_add_382_74_g435       | B ^ -> CO ^       | ADDHX1    | 0.031 |   2.315 |    7.864 | 
     | inc_add_382_74_g434       | A ^ -> Y ^        | AND2X1    | 0.030 |   2.345 |    7.894 | 
     | inc_add_382_74_g432       | B ^ -> Y v        | NAND2X1   | 0.022 |   2.367 |    7.916 | 
     | inc_add_382_74_g430       | B v -> Y ^        | NOR2BX1   | 0.022 |   2.389 |    7.937 | 
     | inc_add_382_74_g428       | A ^ -> Y ^        | AND2X1    | 0.032 |   2.421 |    7.969 | 
     | inc_add_382_74_g426       | A ^ -> Y ^        | AND2X1    | 0.033 |   2.454 |    8.002 | 
     | inc_add_382_74_g424       | B ^ -> CO ^       | ADDHX1    | 0.027 |   2.481 |    8.030 | 
     | inc_add_382_74_g423       | A ^ -> Y ^        | AND2X1    | 0.029 |   2.510 |    8.059 | 
     | inc_add_382_74_g421       | B ^ -> Y v        | NAND2X1   | 0.022 |   2.532 |    8.081 | 
     | inc_add_382_74_g419       | B v -> Y ^        | NOR2BX1   | 0.032 |   2.564 |    8.112 | 
     | inc_add_382_74_g417       | B ^ -> Y v        | NAND2X1   | 0.028 |   2.591 |    8.140 | 
     | inc_add_382_74_g415       | B v -> Y ^        | NOR2BX1   | 0.022 |   2.613 |    8.162 | 
     | inc_add_382_74_g413       | A ^ -> Y ^        | AND2X1    | 0.033 |   2.646 |    8.195 | 
     | inc_add_382_74_g411       | B ^ -> Y v        | NAND2X1   | 0.028 |   2.674 |    8.223 | 
     | inc_add_382_74_g409       | AN v -> Y v       | NAND2BX1  | 0.035 |   2.709 |    8.257 | 
     | inc_add_382_74_g407       | B v -> Y ^        | NOR2BX1   | 0.025 |   2.734 |    8.283 | 
     | inc_add_382_74_g405       | A ^ -> Y ^        | AND2X1    | 0.033 |   2.767 |    8.316 | 
     | inc_add_382_74_g403       | B ^ -> Y v        | NAND2X1   | 0.030 |   2.798 |    8.346 | 
     | inc_add_382_74_g401       | B v -> Y ^        | NOR2BX1   | 0.027 |   2.825 |    8.373 | 
     | inc_add_382_74_g399       | A ^ -> Y ^        | AND2X1    | 0.032 |   2.857 |    8.405 | 
     | inc_add_382_74_g397       | B ^ -> Y v        | NAND2X1   | 0.025 |   2.882 |    8.430 | 
     | inc_add_382_74_g395       | B v -> Y ^        | NOR2BX1   | 0.028 |   2.910 |    8.459 | 
     | inc_add_382_74_g393       | A ^ -> Y ^        | AND2X1    | 0.038 |   2.948 |    8.496 | 
     | inc_add_382_74_g391       | A ^ -> Y ^        | AND2X1    | 0.033 |   2.981 |    8.530 | 
     | inc_add_382_74_g389       | B ^ -> Y v        | NAND2X1   | 0.033 |   3.015 |    8.563 | 
     | inc_add_382_74_g387       | B v -> Y ^        | NOR2BX1   | 0.033 |   3.047 |    8.596 | 
     | inc_add_382_74_g385       | B ^ -> Y v        | NAND2X1   | 0.030 |   3.077 |    8.626 | 
     | inc_add_382_74_g383       | B v -> Y v        | XNOR2X1   | 0.036 |   3.113 |    8.661 | 
     | g129836                   | B v -> Y v        | MX2XL     | 0.032 |   3.145 |    8.693 | 
     | FE_OFC334_mem_la_addr_31  | A v -> Y ^        | INVX1     | 0.010 |   3.155 |    8.704 | 
     | FE_OFC335_mem_la_addr_31  | A ^ -> Y v        | INVX1     | 0.030 |   3.186 |    8.734 | 
     | FE_OFC492_mem_la_addr_31  | A v -> Y ^        | INVX1     | 0.056 |   3.242 |    8.790 | 
     | FE_OFC493_mem_la_addr_31  | A ^ -> Y v        | CLKINVX20 | 0.114 |   3.356 |    8.904 | 
     |                           | mem_la_addr[31] v |           | 0.046 |   3.401 |    8.950 | 
     +----------------------------------------------------------------------------------------+ 

#Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
#Stage 1: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1249.04 (MB), peak = 1271.57 (MB)
#Library Standard Delay: 11.60ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1249.33 (MB), peak = 1271.57 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1249.33 (MB), peak = 1271.57 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 5.616900 (late)
*** writeDesignTiming (0:00:00.6) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1249.57 (MB), peak = 1271.57 (MB)
Un-suppress "**WARN ..." messages.
picorv32
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 9974
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.27 (MB), peak = 1271.57 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 9974
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 576 horizontal wires in 1 hboxes and 663 vertical wires in 1 hboxes.
#Done with 75 horizontal wires in 1 hboxes and 128 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       187.46 	  0.00%  	  0.00% 	  0.00%
# Metal2     36825.76 	  0.04%  	  0.00% 	  0.00%
# Metal3     52126.71 	  0.19%  	  0.00% 	  0.02%
# Metal4     35187.29 	  0.08%  	  0.00% 	  0.03%
# Metal5     33946.59 	  0.00%  	  0.00% 	  0.00%
# Metal6      4422.66 	  0.00%  	  0.00% 	  0.00%
# Metal7      1329.82 	  0.00%  	  0.00% 	  0.00%
# Metal8        69.49 	  0.00%  	  0.00% 	  0.00%
# Metal9       292.21 	  0.00%  	  0.00% 	  0.00%
# Metal10       15.14 	  0.00%  	  0.00% 	  0.00%
# Metal11       35.83 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      164438.93  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 185906 um.
#Total half perimeter of net bounding box = 159513 um.
#Total wire length on LAYER Metal1 = 6556 um.
#Total wire length on LAYER Metal2 = 37195 um.
#Total wire length on LAYER Metal3 = 61357 um.
#Total wire length on LAYER Metal4 = 40067 um.
#Total wire length on LAYER Metal5 = 34528 um.
#Total wire length on LAYER Metal6 = 4438 um.
#Total wire length on LAYER Metal7 = 1353 um.
#Total wire length on LAYER Metal8 = 69 um.
#Total wire length on LAYER Metal9 = 293 um.
#Total wire length on LAYER Metal10 = 15 um.
#Total wire length on LAYER Metal11 = 36 um.
#Total number of vias = 70525
#Up-Via Summary (total 70525):
#           
#-----------------------
# Metal1          34247
# Metal2          23835
# Metal3           8964
# Metal4           2962
# Metal5            393
# Metal6             85
# Metal7             18
# Metal8             16
# Metal9              3
# Metal10             2
#-----------------------
#                 70525 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1207.21 (MB), peak = 1271.57 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:43
#Increased memory = 64.19 (MB)
#Total memory = 1196.67 (MB)
#Peak memory = 1271.57 (MB)
#Start reading timing information from file .timing_file_104525.tif.gz ...
#Read in timing information for 409 ports, 9296 instances from timing file .timing_file_104525.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 75
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	Metal1        1       41       28        1       71
#	Metal2        1        0        3        0        4
#	Totals        2       41       31        1       75
#898 out of 9296 instances (9.7%) need to be verified(marked ipoed), dirty area = 6.5%.
#23.9% of the total area is being checked for drcs
#23.9% of the total area was checked
#   number of violations = 76
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	Metal1        1       42       28        1       72
#	Metal2        1        0        3        0        4
#	Totals        2       42       31        1       76
#cpu time = 00:01:17, elapsed time = 00:01:17, memory = 1260.86 (MB), peak = 1271.57 (MB)
#start 1st optimization iteration ...
#deterministic_schedule_search_repair_queue1
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1267.13 (MB), peak = 1271.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 186211 um.
#Total half perimeter of net bounding box = 159513 um.
#Total wire length on LAYER Metal1 = 3218 um.
#Total wire length on LAYER Metal2 = 45502 um.
#Total wire length on LAYER Metal3 = 58142 um.
#Total wire length on LAYER Metal4 = 39111 um.
#Total wire length on LAYER Metal5 = 33823 um.
#Total wire length on LAYER Metal6 = 4718 um.
#Total wire length on LAYER Metal7 = 1355 um.
#Total wire length on LAYER Metal8 = 49 um.
#Total wire length on LAYER Metal9 = 248 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 29 um.
#Total number of vias = 76905
#Total number of multi-cut vias = 51742 ( 67.3%)
#Total number of single cut vias = 25163 ( 32.7%)
#Up-Via Summary (total 76905):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         11830 ( 33.3%)     23735 ( 66.7%)      35565
# Metal2          8231 ( 30.1%)     19079 ( 69.9%)      27310
# Metal3          4100 ( 40.6%)      5992 ( 59.4%)      10092
# Metal4           883 ( 26.6%)      2433 ( 73.4%)       3316
# Metal5           105 ( 22.1%)       371 ( 77.9%)        476
# Metal6            12 ( 11.5%)        92 ( 88.5%)        104
# Metal7             1 (  5.3%)        18 ( 94.7%)         19
# Metal8             1 (  5.6%)        17 ( 94.4%)         18
# Metal9             0 (  0.0%)         3 (100.0%)          3
# Metal10            0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                25163 ( 32.7%)     51742 ( 67.3%)      76905 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:22
#Elapsed time = 00:01:22
#Increased memory = 7.21 (MB)
#Total memory = 1203.88 (MB)
#Peak memory = 1271.57 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1206.19 (MB), peak = 1271.57 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 186211 um.
#Total half perimeter of net bounding box = 159513 um.
#Total wire length on LAYER Metal1 = 3218 um.
#Total wire length on LAYER Metal2 = 45502 um.
#Total wire length on LAYER Metal3 = 58142 um.
#Total wire length on LAYER Metal4 = 39111 um.
#Total wire length on LAYER Metal5 = 33823 um.
#Total wire length on LAYER Metal6 = 4718 um.
#Total wire length on LAYER Metal7 = 1355 um.
#Total wire length on LAYER Metal8 = 49 um.
#Total wire length on LAYER Metal9 = 248 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 29 um.
#Total number of vias = 76905
#Total number of multi-cut vias = 51742 ( 67.3%)
#Total number of single cut vias = 25163 ( 32.7%)
#Up-Via Summary (total 76905):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         11830 ( 33.3%)     23735 ( 66.7%)      35565
# Metal2          8231 ( 30.1%)     19079 ( 69.9%)      27310
# Metal3          4100 ( 40.6%)      5992 ( 59.4%)      10092
# Metal4           883 ( 26.6%)      2433 ( 73.4%)       3316
# Metal5           105 ( 22.1%)       371 ( 77.9%)        476
# Metal6            12 ( 11.5%)        92 ( 88.5%)        104
# Metal7             1 (  5.3%)        18 ( 94.7%)         19
# Metal8             1 (  5.6%)        17 ( 94.4%)         18
# Metal9             0 (  0.0%)         3 (100.0%)          3
# Metal10            0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                25163 ( 32.7%)     51742 ( 67.3%)      76905 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 186211 um.
#Total half perimeter of net bounding box = 159513 um.
#Total wire length on LAYER Metal1 = 3218 um.
#Total wire length on LAYER Metal2 = 45502 um.
#Total wire length on LAYER Metal3 = 58142 um.
#Total wire length on LAYER Metal4 = 39111 um.
#Total wire length on LAYER Metal5 = 33823 um.
#Total wire length on LAYER Metal6 = 4718 um.
#Total wire length on LAYER Metal7 = 1355 um.
#Total wire length on LAYER Metal8 = 49 um.
#Total wire length on LAYER Metal9 = 248 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 29 um.
#Total number of vias = 76905
#Total number of multi-cut vias = 51742 ( 67.3%)
#Total number of single cut vias = 25163 ( 32.7%)
#Up-Via Summary (total 76905):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         11830 ( 33.3%)     23735 ( 66.7%)      35565
# Metal2          8231 ( 30.1%)     19079 ( 69.9%)      27310
# Metal3          4100 ( 40.6%)      5992 ( 59.4%)      10092
# Metal4           883 ( 26.6%)      2433 ( 73.4%)       3316
# Metal5           105 ( 22.1%)       371 ( 77.9%)        476
# Metal6            12 ( 11.5%)        92 ( 88.5%)        104
# Metal7             1 (  5.3%)        18 ( 94.7%)         19
# Metal8             1 (  5.6%)        17 ( 94.4%)         18
# Metal9             0 (  0.0%)         3 (100.0%)          3
# Metal10            0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                25163 ( 32.7%)     51742 ( 67.3%)      76905 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1258.70 (MB), peak = 1271.57 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Dec  9 09:25:49 2022
#
#
#Start Post Route Wire Spread.
#Done with 2135 horizontal wires in 2 hboxes and 2033 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 187947 um.
#Total half perimeter of net bounding box = 159513 um.
#Total wire length on LAYER Metal1 = 3237 um.
#Total wire length on LAYER Metal2 = 45754 um.
#Total wire length on LAYER Metal3 = 58675 um.
#Total wire length on LAYER Metal4 = 39676 um.
#Total wire length on LAYER Metal5 = 34165 um.
#Total wire length on LAYER Metal6 = 4736 um.
#Total wire length on LAYER Metal7 = 1358 um.
#Total wire length on LAYER Metal8 = 50 um.
#Total wire length on LAYER Metal9 = 251 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 29 um.
#Total number of vias = 76905
#Total number of multi-cut vias = 51742 ( 67.3%)
#Total number of single cut vias = 25163 ( 32.7%)
#Up-Via Summary (total 76905):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         11830 ( 33.3%)     23735 ( 66.7%)      35565
# Metal2          8231 ( 30.1%)     19079 ( 69.9%)      27310
# Metal3          4100 ( 40.6%)      5992 ( 59.4%)      10092
# Metal4           883 ( 26.6%)      2433 ( 73.4%)       3316
# Metal5           105 ( 22.1%)       371 ( 77.9%)        476
# Metal6            12 ( 11.5%)        92 ( 88.5%)        104
# Metal7             1 (  5.3%)        18 ( 94.7%)         19
# Metal8             1 (  5.6%)        17 ( 94.4%)         18
# Metal9             0 (  0.0%)         3 (100.0%)          3
# Metal10            0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                25163 ( 32.7%)     51742 ( 67.3%)      76905 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1265.68 (MB), peak = 1278.06 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1205.96 (MB), peak = 1278.06 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 65
#Total wire length = 187947 um.
#Total half perimeter of net bounding box = 159513 um.
#Total wire length on LAYER Metal1 = 3237 um.
#Total wire length on LAYER Metal2 = 45754 um.
#Total wire length on LAYER Metal3 = 58675 um.
#Total wire length on LAYER Metal4 = 39676 um.
#Total wire length on LAYER Metal5 = 34165 um.
#Total wire length on LAYER Metal6 = 4736 um.
#Total wire length on LAYER Metal7 = 1358 um.
#Total wire length on LAYER Metal8 = 50 um.
#Total wire length on LAYER Metal9 = 251 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 29 um.
#Total number of vias = 76905
#Total number of multi-cut vias = 51742 ( 67.3%)
#Total number of single cut vias = 25163 ( 32.7%)
#Up-Via Summary (total 76905):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         11830 ( 33.3%)     23735 ( 66.7%)      35565
# Metal2          8231 ( 30.1%)     19079 ( 69.9%)      27310
# Metal3          4100 ( 40.6%)      5992 ( 59.4%)      10092
# Metal4           883 ( 26.6%)      2433 ( 73.4%)       3316
# Metal5           105 ( 22.1%)       371 ( 77.9%)        476
# Metal6            12 ( 11.5%)        92 ( 88.5%)        104
# Metal7             1 (  5.3%)        18 ( 94.7%)         19
# Metal8             1 (  5.6%)        17 ( 94.4%)         18
# Metal9             0 (  0.0%)         3 (100.0%)          3
# Metal10            0 (  0.0%)         2 (100.0%)          2
#-----------------------------------------------------------
#                25163 ( 32.7%)     51742 ( 67.3%)      76905 
#
#detailRoute Statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:01:36
#Increased memory = 6.98 (MB)
#Total memory = 1203.65 (MB)
#Peak memory = 1278.06 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:17
#Elapsed time = 00:02:24
#Increased memory = -52.54 (MB)
#Total memory = 1181.71 (MB)
#Peak memory = 1278.06 (MB)
#Number of warnings = 1
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  9 09:25:56 2022
#
#Default setup view is reset to default_emulate_view.
#routeDesign: cpu time = 00:02:18, elapsed time = 00:02:25, memory = 1168.34 (MB), peak = 1278.06 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1168.8M, totSessionCpu=0:07:08 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1190.8M, totSessionCpu=0:07:09 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1525.9M, init mem=1525.9M)
TechSite Violation:	9
*info: Placed = 9296           (Fixed = 64)
*info: Unplaced = 0           
Placement Density:75.02%(27093/36115)
Placement Density (including fixed std cells):75.02%(27093/36115)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1525.4M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations

**ERROR: (IMPOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.

Info: Destroy the CCOpt slew target map.
0
<CMD> report_power > ex6.1report_power_vima15.txt
Using Power View: default_emulate_view.
AAE DB initialization (MEM=1550.96 CPU=0:00:00.2 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
#num needed restored net=0
#need_extraction net=0 (total=10244)
#Start routing data preparation on Fri Dec  9 09:27:03 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10111 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.50 (MB), peak = 1278.06 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:04, memory = 1194.02 (MB), peak = 1278.06 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/eda_a/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:04, memory = 1199.67 (MB), peak = 1278.06 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Fri Dec  9 09:27:13 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10111 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.75 (MB), peak = 1278.06 (MB)
#Start routing data preparation on Fri Dec  9 09:27:13 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 10111 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.75 (MB), peak = 1278.06 (MB)
#Init Design Signature = 1881572450
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9974 nets were built. 260 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:07, elapsed time = 00:00:07 .
#   Increased memory =    77.95 (MB), total memory =  1272.18 (MB), peak memory =  1278.06 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.09 (MB), peak = 1278.06 (MB)
#RC Statistics: 56808 Res, 31438 Ground Cap, 12582 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 3613.89 (32603), Avg L-Edge Length: 8180.95 (18432)
#Start writing rcdb into /tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/nr104525_QbqKgp.rcdb.d
#Finish writing rcdb with 67084 nodes, 57110 edges, and 25616 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:03, memory = 1227.50 (MB), peak = 1278.06 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/nr104525_QbqKgp.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1614.410M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/nr104525_QbqKgp.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_104525_cn99.it.auth.gr_karamitopp_bvkAbu/nr104525_QbqKgp.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:06.3 real: 0:00:06.0 mem: 1590.410M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:19
#Elapsed time = 00:00:27
#Increased memory = 42.88 (MB)
#Total memory = 1224.38 (MB)
#Peak memory = 1278.06 (MB)
#
#260 inserted nodes are removed
#Final Design Signature = 1881572450
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1558.39)
siFlow : Timing analysis mode is single, using late cdB files
siFlow : Timing analysis mode is single, using late cdB files
Reading RCDB with compressed RC data.
Total number of fetched objects 10033
AAE_INFO-618: Total number of nets in the design is 10244,  97.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1641.96 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1624.43 CPU=0:00:02.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1624.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1624.4M)
Starting SI iteration 2
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1581.43)
Total number of fetched objects 10033
AAE_INFO-618: Total number of nets in the design is 10244,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1587.58 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1587.58 CPU=0:00:00.2 REAL=0:00:00.0)

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1221.78MB/2577.35MB/1266.35MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1221.78MB/2577.35MB/1266.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1221.78MB/2577.35MB/1266.35MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT)
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 10%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 20%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 30%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 40%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 50%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 60%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 70%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 80%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 90%

Finished Levelizing
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT)

Starting Activity Propagation
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT)
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 10%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 20%

Finished Activity Propagation
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1222.19MB/2577.35MB/1266.35MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT)
 ... Calculating switching power
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 10%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 20%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 30%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 40%
2022-Dec-09 09:27:34 (2022-Dec-09 07:27:34 GMT): 50%
 ... Calculating internal and leakage power
2022-Dec-09 09:27:35 (2022-Dec-09 07:27:35 GMT): 60%
2022-Dec-09 09:27:35 (2022-Dec-09 07:27:35 GMT): 70%
2022-Dec-09 09:27:35 (2022-Dec-09 07:27:35 GMT): 80%
2022-Dec-09 09:27:35 (2022-Dec-09 07:27:35 GMT): 90%

Finished Calculating power
2022-Dec-09 09:27:35 (2022-Dec-09 07:27:35 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1222.22MB/2577.35MB/1266.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1222.22MB/2577.35MB/1266.35MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1222.22MB/2577.35MB/1266.35MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1222.22MB/2577.35MB/1266.35MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Dec-09 09:27:35 (2022-Dec-09 07:27:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: ../../../../apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.75420389 	   26.0474%
Total Switching Power:       2.13945019 	   73.8888%
Total Leakage Power:         0.00184608 	    0.0638%
Total Power:                 2.89550015
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3378     0.08335   0.0006854      0.4219       14.57
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.3879        2.01    0.001138       2.399       82.87
Clock (Combinational)           0.003469     0.02591   1.734e-06     0.02938       1.015
Clock (Sequential)               0.02496     0.01984   2.048e-05     0.04482       1.548
-----------------------------------------------------------------------------------------
Total                             0.7542       2.139    0.001846       2.896         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.7542       2.139    0.001846       2.896         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02843     0.04575   2.222e-05      0.0742       2.563
-----------------------------------------------------------------------------------------
Total                            0.02843     0.04575   2.222e-05      0.0742       2.563
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:   FE_OFC505_mem_la_addr_2 (CLKINVX20):          0.01371
*              Highest Leakage Power:      FE_OFC631_pcpi_rs2_7 (BUFX20):        1.034e-06
*                Total Cap:      1.44248e-10 F
*                Total instances in design:  9296
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1224.86MB/2577.35MB/1266.35MB)

<CMD> report_area > ex6.1report_area_vima15.txt
<CMD> report_timing > ex6.1report_timing_vima15.txt
<CMD> report_clock_gating_check > ex6.1_step_15_innovus_clock_geting.txt
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -use_min_spacing_on_block_obs auto -report picorv32.drc.rpt -limit 1000
<CMD> verify_drc
#-report picorv32.drc.rpt                # string, default="", user setting
 *** Starting Verify DRC (MEM: 1587.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 74.880 72.960} 1 of 9
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {74.880 0.000 149.760 72.960} 2 of 9
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {149.760 0.000 222.000 72.960} 3 of 9
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 72.960 74.880 145.920} 4 of 9
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {74.880 72.960 149.760 145.920} 5 of 9
  VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {149.760 72.960 222.000 145.920} 6 of 9
  VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 145.920 74.880 218.120} 7 of 9
  VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {74.880 145.920 149.760 218.120} 8 of 9
  VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {149.760 145.920 222.000 218.120} 9 of 9
  VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:03.2  ELAPSED TIME: 3.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec  9 09:32:19 2022

Design Name: picorv32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (222.0000, 218.1200)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 09:32:20 **** Processed 5000 nets.
**** 09:32:20 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec  9 09:32:20 2022
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

<CMD> setMetalFill -layer Metal1 -opcActiveSpacing 0.060 -minDensity 10.00
<CMD> setMetalFill -layer Metal2 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal3 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal4 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal5 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal6 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal7 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal8 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal9 -opcActiveSpacing 0.070 -minDensity 10.00
<CMD> setMetalFill -layer Metal10 -opcActiveSpacing 0.200 -minDensity 10.00
<CMD> setMetalFill -layer Metal11 -opcActiveSpacing 0.200 -minDensity 10.00
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 181.145 140.695 183.855 144.115
<CMD> zoomBox 181.145 140.695 183.855 144.115
<CMD> zoomBox 181.145 140.695 183.855 144.115
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 141.545 145.825 144.255 149.245
<CMD> zoomBox 141.545 145.825 144.255 149.245
<CMD> zoomBox 141.545 145.825 144.255 149.245
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 163.545 157.795 166.255 161.215
<CMD> zoomBox 163.545 157.795 166.255 161.215
<CMD> zoomBox 163.545 157.795 166.255 161.215
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 110.345 89.395 113.055 92.815
<CMD> zoomBox 110.345 89.395 113.055 92.815
<CMD> zoomBox 110.345 89.395 113.055 92.815
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 117.745 91.105 120.455 94.525
<CMD> zoomBox 117.745 91.105 120.455 94.525
<CMD> zoomBox 117.745 91.105 120.455 94.525
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 95.345 91.105 98.055 94.525
<CMD> zoomBox 95.345 91.105 98.055 94.525
<CMD> zoomBox 95.345 91.105 98.055 94.525
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 123.745 89.395 126.455 92.815
<CMD> zoomBox 123.745 89.395 126.455 92.815
<CMD> zoomBox 123.745 89.395 126.455 92.815
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 171.545 183.445 174.255 186.865
<CMD> zoomBox 171.545 183.445 174.255 186.865
<CMD> zoomBox 171.545 183.445 174.255 186.865
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD> zoomBox 167.945 197.125 170.655 200.545
<CMD> zoomBox 167.945 197.125 170.655 200.545
<CMD> zoomBox 167.945 197.125 170.655 200.545
<CMD> ::Rda_Browser::VB::violationBrowserSetObjs
<CMD_INTERNAL> violationBrowserClose
<CMD> selectMarker 168.8000 197.9800 169.8000 199.6900 -1 12 87
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> fit
<CMD> deselectAll
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserHide -tool CheckPlace
<CMD_INTERNAL> violationBrowserClose
<CMD> getCTSMode -engine -quiet
<CMD> addMetalFill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -nets { VSS VDD }
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_104525.conf) Unknown option '2'!
**WARN: (from .metalfill_104525.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_104525.conf) Unknown option '0'!
**WARN: '0.0' is not an integer!
**WARN: (IMPMF-141):	Layer [1] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [2] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [3] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [4] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [5] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [6] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [7] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [8] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [9] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [10] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
**WARN: (IMPMF-141):	Layer [11] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
************************
Timing Aware on 
P/G Nets: 133
Signal Nets: 10046
Clock Nets: 65
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:03.6, real time : 0:00:04.0, peak mem : 1611.22 megs
Process data during iteration   1 in region   0 of 4.
Process data during iteration   1 in region   1 of 4.
Process data during iteration   1 in region   2 of 4.
Process data during iteration   1 in region   3 of 4.
End metal filling: cpu:  0:00:05.7,  real:  0:00:06.0,  peak mem:  1681.94  megs.
<CMD> saveDesign innovus_picorv32_ex6.1_vima16
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/09 09:36:46, mem=1380.1M)
% Begin Save ccopt configuration ... (date=12/09 09:36:46, mem=1383.1M)
% End Save ccopt configuration ... (date=12/09 09:36:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1384.3M, current mem=1384.3M)
% Begin Save netlist data ... (date=12/09 09:36:46, mem=1384.3M)
Writing Binary DB to innovus_picorv32_ex6.1_vima16.dat/picorv32.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/09 09:36:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1384.4M, current mem=1384.4M)
Saving congestion map file innovus_picorv32_ex6.1_vima16.dat/picorv32.route.congmap.gz ...
% Begin Save AAE data ... (date=12/09 09:36:52, mem=1384.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/09 09:36:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1384.8M, current mem=1384.8M)
% Begin Save clock tree data ... (date=12/09 09:36:53, mem=1384.9M)
% End Save clock tree data ... (date=12/09 09:36:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1384.9M, current mem=1384.9M)
Saving preference file innovus_picorv32_ex6.1_vima16.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/09 09:36:56, mem=1385.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/09 09:36:59, total cpu=0:00:00.1, real=0:00:03.0, peak res=1385.1M, current mem=1385.1M)
Saving PG file innovus_picorv32_ex6.1_vima16.dat/picorv32.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:03.0 mem=1668.0M) ***
Saving Drc markers ...
... 9 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=12/09 09:37:05, mem=1385.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=12/09 09:37:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.3M, current mem=1385.3M)
% Begin Save routing data ... (date=12/09 09:37:05, mem=1385.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:03.0 mem=1668.0M) ***
% End Save routing data ... (date=12/09 09:37:08, total cpu=0:00:00.1, real=0:00:03.0, peak res=1385.3M, current mem=1385.3M)
Saving property file innovus_picorv32_ex6.1_vima16.dat/picorv32.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1671.0M) ***
#Saving pin access data to file innovus_picorv32_ex6.1_vima16.dat/picorv32.apa ...
#
Saving preRoute extracted patterns in file 'innovus_picorv32_ex6.1_vima16.dat/picorv32.techData.gz' ...
Saving preRoute extraction data in directory 'innovus_picorv32_ex6.1_vima16.dat/extraction/' ...
% Begin Save power constraints data ... (date=12/09 09:37:09, mem=1387.0M)
% End Save power constraints data ... (date=12/09 09:37:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1387.0M, current mem=1387.0M)
default_emulate_rc_corner
default_emulate_rc_corner
default_emulate_rc_corner
Generated self-contained design innovus_picorv32_ex6.1_vima16.dat
#% End save design ... (date=12/09 09:37:19, total cpu=0:00:02.4, real=0:00:33.0, peak res=1390.8M, current mem=1390.8M)
*** Message Summary: 0 warning(s), 0 error(s)

