<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Prueba_FPGA_ADC_Lectura_v0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="I2C_Prueba.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="I2C_Prueba.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="I2C_Prueba.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="I2C_Prueba.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="PWM_SIGNAL.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TOP_ADC_FPGA_V0.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="TOP_ADC_FPGA_V0.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="TOP_ADC_FPGA_V0.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TOP_ADC_FPGA_V0.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOP_ADC_FPGA_V0.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="TOP_ADC_FPGA_V0.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOP_ADC_FPGA_V0.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_ADC_FPGA_V0.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOP_ADC_FPGA_V0.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TOP_ADC_FPGA_V0.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOP_ADC_FPGA_V0.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TOP_ADC_FPGA_V0.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TOP_ADC_FPGA_V0.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TOP_ADC_FPGA_V0.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOP_ADC_FPGA_V0.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TOP_ADC_FPGA_V0.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOP_ADC_FPGA_V0.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOP_ADC_FPGA_V0.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TOP_ADC_FPGA_V0.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TOP_ADC_FPGA_V0.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TOP_ADC_FPGA_V0.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TOP_ADC_FPGA_V0.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TOP_ADC_FPGA_V0.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOP_ADC_FPGA_V0.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_ADC_FPGA_V0_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_ADC_FPGA_V0_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_ADC_FPGA_V0_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOP_ADC_FPGA_V0_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOP_ADC_FPGA_V0_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TOP_ADC_FPGA_V0_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ADC_FPGA_V0_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ADC_FPGA_V0_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TOP_ADC_FPGA_V0_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TOP_ADC_FPGA_V0_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ADC_FPGA_V0_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOP_ADC_FPGA_V0_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TOP_ADC_FPGA_V0_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TOP_ADC_FPGA_V0_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOP_ADC_FPGA_V0_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1579562717" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1579562717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579562717" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5963437697351457373" xil_pn:start_ts="1579562717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579562717" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8550839198993316460" xil_pn:start_ts="1579562717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579562717" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1579562717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579562717" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8119568557740568161" xil_pn:start_ts="1579562717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579562717" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1579562717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579562717" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3969463081362251894" xil_pn:start_ts="1579562717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579648597" xil_pn:in_ck="-2281406783552827" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="116173349172217413" xil_pn:start_ts="1579648565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.lso"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.ngc"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.ngr"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.prj"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.stx"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.syr"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.xst"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1579648597" xil_pn:in_ck="6435648760676460222" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8626376294380690676" xil_pn:start_ts="1579648597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579648613" xil_pn:in_ck="-4570708859783701952" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2108884084417087575" xil_pn:start_ts="1579648597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.bld"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.ngd"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1579648642" xil_pn:in_ck="-4570708859783701951" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1579648613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.pcf"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_map.map"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_map.mrp"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_map.ncd"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_map.ngm"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_map.xrpt"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_summary.xml"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1579648672" xil_pn:in_ck="2337381796096156122" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1579648642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.ncd"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.pad"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.par"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.ptwx"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.unroutes"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.xpi"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_pad.csv"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_pad.txt"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1579648692" xil_pn:in_ck="-3384393803111053377" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6587536580693756888" xil_pn:start_ts="1579648672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.bgn"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.bin"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.bit"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.drc"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1579648672" xil_pn:in_ck="-4570708859783702083" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1579648661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.twr"/>
      <outfile xil_pn:name="TOP_ADC_FPGA_V0.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
