
Car_Motion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001201c  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  08012208  08012208  00013208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012780  08012780  00013780  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  08012780  08012780  00013780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012788  08012788  000141e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012788  08012788  00013788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801278c  0801278c  0001378c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08012790  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  200001e8  08012974  000141e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000844  08012974  00014844  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000141e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000195d0  00000000  00000000  0001420d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004891  00000000  00000000  0002d7dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001470  00000000  00000000  00032070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f74  00000000  00000000  000334e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dfe8  00000000  00000000  00034454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000220fd  00000000  00000000  0005243c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e3b3  00000000  00000000  00074539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001128ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b74  00000000  00000000  00112930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000bfa0  00000000  00000000  001174a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  00123444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e8 	.word	0x200001e8
 8000204:	00000000 	.word	0x00000000
 8000208:	080121c0 	.word	0x080121c0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001ec 	.word	0x200001ec
 8000224:	080121c0 	.word	0x080121c0

08000228 <_stack_init>:
 8000228:	f5a3 3a80 	sub.w	sl, r3, #65536	@ 0x10000
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <_mainCRTStartup>:
 8000230:	4b17      	ldr	r3, [pc, #92]	@ (8000290 <_mainCRTStartup+0x60>)
 8000232:	2b00      	cmp	r3, #0
 8000234:	bf08      	it	eq
 8000236:	4b13      	ldreq	r3, [pc, #76]	@ (8000284 <_mainCRTStartup+0x54>)
 8000238:	469d      	mov	sp, r3
 800023a:	f7ff fff5 	bl	8000228 <_stack_init>
 800023e:	2100      	movs	r1, #0
 8000240:	468b      	mov	fp, r1
 8000242:	460f      	mov	r7, r1
 8000244:	4813      	ldr	r0, [pc, #76]	@ (8000294 <_mainCRTStartup+0x64>)
 8000246:	4a14      	ldr	r2, [pc, #80]	@ (8000298 <_mainCRTStartup+0x68>)
 8000248:	1a12      	subs	r2, r2, r0
 800024a:	f00e fe7f 	bl	800ef4c <memset>
 800024e:	4b0e      	ldr	r3, [pc, #56]	@ (8000288 <_mainCRTStartup+0x58>)
 8000250:	2b00      	cmp	r3, #0
 8000252:	d000      	beq.n	8000256 <_mainCRTStartup+0x26>
 8000254:	4798      	blx	r3
 8000256:	4b0d      	ldr	r3, [pc, #52]	@ (800028c <_mainCRTStartup+0x5c>)
 8000258:	2b00      	cmp	r3, #0
 800025a:	d000      	beq.n	800025e <_mainCRTStartup+0x2e>
 800025c:	4798      	blx	r3
 800025e:	2000      	movs	r0, #0
 8000260:	2100      	movs	r1, #0
 8000262:	0004      	movs	r4, r0
 8000264:	000d      	movs	r5, r1
 8000266:	480d      	ldr	r0, [pc, #52]	@ (800029c <_mainCRTStartup+0x6c>)
 8000268:	2800      	cmp	r0, #0
 800026a:	d002      	beq.n	8000272 <_mainCRTStartup+0x42>
 800026c:	480c      	ldr	r0, [pc, #48]	@ (80002a0 <_mainCRTStartup+0x70>)
 800026e:	f3af 8000 	nop.w
 8000272:	f00e ff27 	bl	800f0c4 <__libc_init_array>
 8000276:	0020      	movs	r0, r4
 8000278:	0029      	movs	r1, r5
 800027a:	f002 fb2d 	bl	80028d8 <main>
 800027e:	f00d fe03 	bl	800de88 <exit>
 8000282:	bf00      	nop
 8000284:	00080000 	.word	0x00080000
	...
 8000294:	200001e8 	.word	0x200001e8
 8000298:	20000844 	.word	0x20000844
	...
 80002a4:	08012790 	.word	0x08012790
 80002a8:	20000000 	.word	0x20000000
 80002ac:	200001e4 	.word	0x200001e4
 80002b0:	200001e8 	.word	0x200001e8
 80002b4:	20000844 	.word	0x20000844

080002b8 <strcmp>:
 80002b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002c0:	2a01      	cmp	r2, #1
 80002c2:	bf28      	it	cs
 80002c4:	429a      	cmpcs	r2, r3
 80002c6:	d0f7      	beq.n	80002b8 <strcmp>
 80002c8:	1ad0      	subs	r0, r2, r3
 80002ca:	4770      	bx	lr

080002cc <strlen>:
 80002cc:	4603      	mov	r3, r0
 80002ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d2:	2a00      	cmp	r2, #0
 80002d4:	d1fb      	bne.n	80002ce <strlen+0x2>
 80002d6:	1a18      	subs	r0, r3, r0
 80002d8:	3801      	subs	r0, #1
 80002da:	4770      	bx	lr
 80002dc:	b570      	push	{r4, r5, r6, lr}
 80002de:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002e2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ea:	bf1d      	ittte	ne
 80002ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002f0:	ea94 0f0c 	teqne	r4, ip
 80002f4:	ea95 0f0c 	teqne	r5, ip
 80002f8:	f000 f8de 	bleq	80004b8 <strlen+0x1ec>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea81 0603 	eor.w	r6, r1, r3
 8000302:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000306:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800030a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800030e:	bf18      	it	ne
 8000310:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000314:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000318:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800031c:	d038      	beq.n	8000390 <strlen+0xc4>
 800031e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000322:	f04f 0500 	mov.w	r5, #0
 8000326:	fbe1 e502 	umlal	lr, r5, r1, r2
 800032a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800032e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000332:	f04f 0600 	mov.w	r6, #0
 8000336:	fbe1 5603 	umlal	r5, r6, r1, r3
 800033a:	f09c 0f00 	teq	ip, #0
 800033e:	bf18      	it	ne
 8000340:	f04e 0e01 	orrne.w	lr, lr, #1
 8000344:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000348:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800034c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000350:	d204      	bcs.n	800035c <strlen+0x90>
 8000352:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000356:	416d      	adcs	r5, r5
 8000358:	eb46 0606 	adc.w	r6, r6, r6
 800035c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000360:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000364:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000368:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800036c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000370:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000374:	bf88      	it	hi
 8000376:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800037a:	d81e      	bhi.n	80003ba <strlen+0xee>
 800037c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000380:	bf08      	it	eq
 8000382:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000386:	f150 0000 	adcs.w	r0, r0, #0
 800038a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800038e:	bd70      	pop	{r4, r5, r6, pc}
 8000390:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000394:	ea46 0101 	orr.w	r1, r6, r1
 8000398:	ea40 0002 	orr.w	r0, r0, r2
 800039c:	ea81 0103 	eor.w	r1, r1, r3
 80003a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003a4:	bfc2      	ittt	gt
 80003a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80003aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003ae:	bd70      	popgt	{r4, r5, r6, pc}
 80003b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003b4:	f04f 0e00 	mov.w	lr, #0
 80003b8:	3c01      	subs	r4, #1
 80003ba:	f300 80ab 	bgt.w	8000514 <strlen+0x248>
 80003be:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003c2:	bfde      	ittt	le
 80003c4:	2000      	movle	r0, #0
 80003c6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd70      	pople	{r4, r5, r6, pc}
 80003cc:	f1c4 0400 	rsb	r4, r4, #0
 80003d0:	3c20      	subs	r4, #32
 80003d2:	da35      	bge.n	8000440 <strlen+0x174>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc1b      	bgt.n	8000410 <strlen+0x144>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0520 	rsb	r5, r4, #32
 80003e0:	fa00 f305 	lsl.w	r3, r0, r5
 80003e4:	fa20 f004 	lsr.w	r0, r0, r4
 80003e8:	fa01 f205 	lsl.w	r2, r1, r5
 80003ec:	ea40 0002 	orr.w	r0, r0, r2
 80003f0:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003fc:	fa21 f604 	lsr.w	r6, r1, r4
 8000400:	eb42 0106 	adc.w	r1, r2, r6
 8000404:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000408:	bf08      	it	eq
 800040a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040e:	bd70      	pop	{r4, r5, r6, pc}
 8000410:	f1c4 040c 	rsb	r4, r4, #12
 8000414:	f1c4 0520 	rsb	r5, r4, #32
 8000418:	fa00 f304 	lsl.w	r3, r0, r4
 800041c:	fa20 f005 	lsr.w	r0, r0, r5
 8000420:	fa01 f204 	lsl.w	r2, r1, r4
 8000424:	ea40 0002 	orr.w	r0, r0, r2
 8000428:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800042c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000430:	f141 0100 	adc.w	r1, r1, #0
 8000434:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000438:	bf08      	it	eq
 800043a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800043e:	bd70      	pop	{r4, r5, r6, pc}
 8000440:	f1c4 0520 	rsb	r5, r4, #32
 8000444:	fa00 f205 	lsl.w	r2, r0, r5
 8000448:	ea4e 0e02 	orr.w	lr, lr, r2
 800044c:	fa20 f304 	lsr.w	r3, r0, r4
 8000450:	fa01 f205 	lsl.w	r2, r1, r5
 8000454:	ea43 0302 	orr.w	r3, r3, r2
 8000458:	fa21 f004 	lsr.w	r0, r1, r4
 800045c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000460:	fa21 f204 	lsr.w	r2, r1, r4
 8000464:	ea20 0002 	bic.w	r0, r0, r2
 8000468:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800046c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000470:	bf08      	it	eq
 8000472:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000476:	bd70      	pop	{r4, r5, r6, pc}
 8000478:	f094 0f00 	teq	r4, #0
 800047c:	d10f      	bne.n	800049e <strlen+0x1d2>
 800047e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000482:	0040      	lsls	r0, r0, #1
 8000484:	eb41 0101 	adc.w	r1, r1, r1
 8000488:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800048c:	bf08      	it	eq
 800048e:	3c01      	subeq	r4, #1
 8000490:	d0f7      	beq.n	8000482 <strlen+0x1b6>
 8000492:	ea41 0106 	orr.w	r1, r1, r6
 8000496:	f095 0f00 	teq	r5, #0
 800049a:	bf18      	it	ne
 800049c:	4770      	bxne	lr
 800049e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004a2:	0052      	lsls	r2, r2, #1
 80004a4:	eb43 0303 	adc.w	r3, r3, r3
 80004a8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004ac:	bf08      	it	eq
 80004ae:	3d01      	subeq	r5, #1
 80004b0:	d0f7      	beq.n	80004a2 <strlen+0x1d6>
 80004b2:	ea43 0306 	orr.w	r3, r3, r6
 80004b6:	4770      	bx	lr
 80004b8:	ea94 0f0c 	teq	r4, ip
 80004bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004c0:	bf18      	it	ne
 80004c2:	ea95 0f0c 	teqne	r5, ip
 80004c6:	d00c      	beq.n	80004e2 <strlen+0x216>
 80004c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004cc:	bf18      	it	ne
 80004ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d2:	d1d1      	bne.n	8000478 <strlen+0x1ac>
 80004d4:	ea81 0103 	eor.w	r1, r1, r3
 80004d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd70      	pop	{r4, r5, r6, pc}
 80004e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004e6:	bf06      	itte	eq
 80004e8:	4610      	moveq	r0, r2
 80004ea:	4619      	moveq	r1, r3
 80004ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004f0:	d019      	beq.n	8000526 <strlen+0x25a>
 80004f2:	ea94 0f0c 	teq	r4, ip
 80004f6:	d102      	bne.n	80004fe <strlen+0x232>
 80004f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004fc:	d113      	bne.n	8000526 <strlen+0x25a>
 80004fe:	ea95 0f0c 	teq	r5, ip
 8000502:	d105      	bne.n	8000510 <strlen+0x244>
 8000504:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000508:	bf1c      	itt	ne
 800050a:	4610      	movne	r0, r2
 800050c:	4619      	movne	r1, r3
 800050e:	d10a      	bne.n	8000526 <strlen+0x25a>
 8000510:	ea81 0103 	eor.w	r1, r1, r3
 8000514:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800051c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000520:	f04f 0000 	mov.w	r0, #0
 8000524:	bd70      	pop	{r4, r5, r6, pc}
 8000526:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800052a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800052e:	bd70      	pop	{r4, r5, r6, pc}
 8000530:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000534:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000538:	bf1e      	ittt	ne
 800053a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800053e:	ea92 0f0c 	teqne	r2, ip
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d06f      	beq.n	8000628 <strlen+0x35c>
 8000548:	441a      	add	r2, r3
 800054a:	ea80 0c01 	eor.w	ip, r0, r1
 800054e:	0240      	lsls	r0, r0, #9
 8000550:	bf18      	it	ne
 8000552:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000556:	d01e      	beq.n	8000596 <strlen+0x2ca>
 8000558:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800055c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000560:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000564:	fba0 3101 	umull	r3, r1, r0, r1
 8000568:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800056c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000570:	bf3e      	ittt	cc
 8000572:	0049      	lslcc	r1, r1, #1
 8000574:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000578:	005b      	lslcc	r3, r3, #1
 800057a:	ea40 0001 	orr.w	r0, r0, r1
 800057e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000582:	2afd      	cmp	r2, #253	@ 0xfd
 8000584:	d81d      	bhi.n	80005c2 <strlen+0x2f6>
 8000586:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800058a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800058e:	bf08      	it	eq
 8000590:	f020 0001 	biceq.w	r0, r0, #1
 8000594:	4770      	bx	lr
 8000596:	f090 0f00 	teq	r0, #0
 800059a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800059e:	bf08      	it	eq
 80005a0:	0249      	lsleq	r1, r1, #9
 80005a2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80005a6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80005aa:	3a7f      	subs	r2, #127	@ 0x7f
 80005ac:	bfc2      	ittt	gt
 80005ae:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80005b2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005b6:	4770      	bxgt	lr
 80005b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005bc:	f04f 0300 	mov.w	r3, #0
 80005c0:	3a01      	subs	r2, #1
 80005c2:	dc5d      	bgt.n	8000680 <strlen+0x3b4>
 80005c4:	f112 0f19 	cmn.w	r2, #25
 80005c8:	bfdc      	itt	le
 80005ca:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80005ce:	4770      	bxle	lr
 80005d0:	f1c2 0200 	rsb	r2, r2, #0
 80005d4:	0041      	lsls	r1, r0, #1
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	f1c2 0220 	rsb	r2, r2, #32
 80005de:	fa00 fc02 	lsl.w	ip, r0, r2
 80005e2:	ea5f 0031 	movs.w	r0, r1, rrx
 80005e6:	f140 0000 	adc.w	r0, r0, #0
 80005ea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80005ee:	bf08      	it	eq
 80005f0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005f4:	4770      	bx	lr
 80005f6:	f092 0f00 	teq	r2, #0
 80005fa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005fe:	bf02      	ittt	eq
 8000600:	0040      	lsleq	r0, r0, #1
 8000602:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000606:	3a01      	subeq	r2, #1
 8000608:	d0f9      	beq.n	80005fe <strlen+0x332>
 800060a:	ea40 000c 	orr.w	r0, r0, ip
 800060e:	f093 0f00 	teq	r3, #0
 8000612:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000616:	bf02      	ittt	eq
 8000618:	0049      	lsleq	r1, r1, #1
 800061a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800061e:	3b01      	subeq	r3, #1
 8000620:	d0f9      	beq.n	8000616 <strlen+0x34a>
 8000622:	ea41 010c 	orr.w	r1, r1, ip
 8000626:	e78f      	b.n	8000548 <strlen+0x27c>
 8000628:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800062c:	ea92 0f0c 	teq	r2, ip
 8000630:	bf18      	it	ne
 8000632:	ea93 0f0c 	teqne	r3, ip
 8000636:	d00a      	beq.n	800064e <strlen+0x382>
 8000638:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800063c:	bf18      	it	ne
 800063e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000642:	d1d8      	bne.n	80005f6 <strlen+0x32a>
 8000644:	ea80 0001 	eor.w	r0, r0, r1
 8000648:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800064c:	4770      	bx	lr
 800064e:	f090 0f00 	teq	r0, #0
 8000652:	bf17      	itett	ne
 8000654:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000658:	4608      	moveq	r0, r1
 800065a:	f091 0f00 	teqne	r1, #0
 800065e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000662:	d014      	beq.n	800068e <strlen+0x3c2>
 8000664:	ea92 0f0c 	teq	r2, ip
 8000668:	d101      	bne.n	800066e <strlen+0x3a2>
 800066a:	0242      	lsls	r2, r0, #9
 800066c:	d10f      	bne.n	800068e <strlen+0x3c2>
 800066e:	ea93 0f0c 	teq	r3, ip
 8000672:	d103      	bne.n	800067c <strlen+0x3b0>
 8000674:	024b      	lsls	r3, r1, #9
 8000676:	bf18      	it	ne
 8000678:	4608      	movne	r0, r1
 800067a:	d108      	bne.n	800068e <strlen+0x3c2>
 800067c:	ea80 0001 	eor.w	r0, r0, r1
 8000680:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000684:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000688:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800068c:	4770      	bx	lr
 800068e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000692:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000696:	4770      	bx	lr

08000698 <__aeabi_drsub>:
 8000698:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	e002      	b.n	80006a4 <__adddf3>
 800069e:	bf00      	nop

080006a0 <__aeabi_dsub>:
 80006a0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080006a4 <__adddf3>:
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006ae:	ea94 0f05 	teq	r4, r5
 80006b2:	bf08      	it	eq
 80006b4:	ea90 0f02 	teqeq	r0, r2
 80006b8:	bf1f      	itttt	ne
 80006ba:	ea54 0c00 	orrsne.w	ip, r4, r0
 80006be:	ea55 0c02 	orrsne.w	ip, r5, r2
 80006c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80006c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006ca:	f000 80e2 	beq.w	8000892 <__adddf3+0x1ee>
 80006ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80006d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80006d6:	bfb8      	it	lt
 80006d8:	426d      	neglt	r5, r5
 80006da:	dd0c      	ble.n	80006f6 <__adddf3+0x52>
 80006dc:	442c      	add	r4, r5
 80006de:	ea80 0202 	eor.w	r2, r0, r2
 80006e2:	ea81 0303 	eor.w	r3, r1, r3
 80006e6:	ea82 0000 	eor.w	r0, r2, r0
 80006ea:	ea83 0101 	eor.w	r1, r3, r1
 80006ee:	ea80 0202 	eor.w	r2, r0, r2
 80006f2:	ea81 0303 	eor.w	r3, r1, r3
 80006f6:	2d36      	cmp	r5, #54	@ 0x36
 80006f8:	bf88      	it	hi
 80006fa:	bd30      	pophi	{r4, r5, pc}
 80006fc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000700:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000704:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000708:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800070c:	d002      	beq.n	8000714 <__adddf3+0x70>
 800070e:	4240      	negs	r0, r0
 8000710:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000714:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000718:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800071c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000720:	d002      	beq.n	8000728 <__adddf3+0x84>
 8000722:	4252      	negs	r2, r2
 8000724:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000728:	ea94 0f05 	teq	r4, r5
 800072c:	f000 80a7 	beq.w	800087e <__adddf3+0x1da>
 8000730:	f1a4 0401 	sub.w	r4, r4, #1
 8000734:	f1d5 0e20 	rsbs	lr, r5, #32
 8000738:	db0d      	blt.n	8000756 <__adddf3+0xb2>
 800073a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800073e:	fa22 f205 	lsr.w	r2, r2, r5
 8000742:	1880      	adds	r0, r0, r2
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	fa03 f20e 	lsl.w	r2, r3, lr
 800074c:	1880      	adds	r0, r0, r2
 800074e:	fa43 f305 	asr.w	r3, r3, r5
 8000752:	4159      	adcs	r1, r3
 8000754:	e00e      	b.n	8000774 <__adddf3+0xd0>
 8000756:	f1a5 0520 	sub.w	r5, r5, #32
 800075a:	f10e 0e20 	add.w	lr, lr, #32
 800075e:	2a01      	cmp	r2, #1
 8000760:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000764:	bf28      	it	cs
 8000766:	f04c 0c02 	orrcs.w	ip, ip, #2
 800076a:	fa43 f305 	asr.w	r3, r3, r5
 800076e:	18c0      	adds	r0, r0, r3
 8000770:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000774:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000778:	d507      	bpl.n	800078a <__adddf3+0xe6>
 800077a:	f04f 0e00 	mov.w	lr, #0
 800077e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000782:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000786:	eb6e 0101 	sbc.w	r1, lr, r1
 800078a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800078e:	d31b      	bcc.n	80007c8 <__adddf3+0x124>
 8000790:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000794:	d30c      	bcc.n	80007b0 <__adddf3+0x10c>
 8000796:	0849      	lsrs	r1, r1, #1
 8000798:	ea5f 0030 	movs.w	r0, r0, rrx
 800079c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007a0:	f104 0401 	add.w	r4, r4, #1
 80007a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007a8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80007ac:	f080 809a 	bcs.w	80008e4 <__adddf3+0x240>
 80007b0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80007b4:	bf08      	it	eq
 80007b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007ba:	f150 0000 	adcs.w	r0, r0, #0
 80007be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007c2:	ea41 0105 	orr.w	r1, r1, r5
 80007c6:	bd30      	pop	{r4, r5, pc}
 80007c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80007cc:	4140      	adcs	r0, r0
 80007ce:	eb41 0101 	adc.w	r1, r1, r1
 80007d2:	3c01      	subs	r4, #1
 80007d4:	bf28      	it	cs
 80007d6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80007da:	d2e9      	bcs.n	80007b0 <__adddf3+0x10c>
 80007dc:	f091 0f00 	teq	r1, #0
 80007e0:	bf04      	itt	eq
 80007e2:	4601      	moveq	r1, r0
 80007e4:	2000      	moveq	r0, #0
 80007e6:	fab1 f381 	clz	r3, r1
 80007ea:	bf08      	it	eq
 80007ec:	3320      	addeq	r3, #32
 80007ee:	f1a3 030b 	sub.w	r3, r3, #11
 80007f2:	f1b3 0220 	subs.w	r2, r3, #32
 80007f6:	da0c      	bge.n	8000812 <__adddf3+0x16e>
 80007f8:	320c      	adds	r2, #12
 80007fa:	dd08      	ble.n	800080e <__adddf3+0x16a>
 80007fc:	f102 0c14 	add.w	ip, r2, #20
 8000800:	f1c2 020c 	rsb	r2, r2, #12
 8000804:	fa01 f00c 	lsl.w	r0, r1, ip
 8000808:	fa21 f102 	lsr.w	r1, r1, r2
 800080c:	e00c      	b.n	8000828 <__adddf3+0x184>
 800080e:	f102 0214 	add.w	r2, r2, #20
 8000812:	bfd8      	it	le
 8000814:	f1c2 0c20 	rsble	ip, r2, #32
 8000818:	fa01 f102 	lsl.w	r1, r1, r2
 800081c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000820:	bfdc      	itt	le
 8000822:	ea41 010c 	orrle.w	r1, r1, ip
 8000826:	4090      	lslle	r0, r2
 8000828:	1ae4      	subs	r4, r4, r3
 800082a:	bfa2      	ittt	ge
 800082c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000830:	4329      	orrge	r1, r5
 8000832:	bd30      	popge	{r4, r5, pc}
 8000834:	ea6f 0404 	mvn.w	r4, r4
 8000838:	3c1f      	subs	r4, #31
 800083a:	da1c      	bge.n	8000876 <__adddf3+0x1d2>
 800083c:	340c      	adds	r4, #12
 800083e:	dc0e      	bgt.n	800085e <__adddf3+0x1ba>
 8000840:	f104 0414 	add.w	r4, r4, #20
 8000844:	f1c4 0220 	rsb	r2, r4, #32
 8000848:	fa20 f004 	lsr.w	r0, r0, r4
 800084c:	fa01 f302 	lsl.w	r3, r1, r2
 8000850:	ea40 0003 	orr.w	r0, r0, r3
 8000854:	fa21 f304 	lsr.w	r3, r1, r4
 8000858:	ea45 0103 	orr.w	r1, r5, r3
 800085c:	bd30      	pop	{r4, r5, pc}
 800085e:	f1c4 040c 	rsb	r4, r4, #12
 8000862:	f1c4 0220 	rsb	r2, r4, #32
 8000866:	fa20 f002 	lsr.w	r0, r0, r2
 800086a:	fa01 f304 	lsl.w	r3, r1, r4
 800086e:	ea40 0003 	orr.w	r0, r0, r3
 8000872:	4629      	mov	r1, r5
 8000874:	bd30      	pop	{r4, r5, pc}
 8000876:	fa21 f004 	lsr.w	r0, r1, r4
 800087a:	4629      	mov	r1, r5
 800087c:	bd30      	pop	{r4, r5, pc}
 800087e:	f094 0f00 	teq	r4, #0
 8000882:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000886:	bf06      	itte	eq
 8000888:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800088c:	3401      	addeq	r4, #1
 800088e:	3d01      	subne	r5, #1
 8000890:	e74e      	b.n	8000730 <__adddf3+0x8c>
 8000892:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000896:	bf18      	it	ne
 8000898:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800089c:	d029      	beq.n	80008f2 <__adddf3+0x24e>
 800089e:	ea94 0f05 	teq	r4, r5
 80008a2:	bf08      	it	eq
 80008a4:	ea90 0f02 	teqeq	r0, r2
 80008a8:	d005      	beq.n	80008b6 <__adddf3+0x212>
 80008aa:	ea54 0c00 	orrs.w	ip, r4, r0
 80008ae:	bf04      	itt	eq
 80008b0:	4619      	moveq	r1, r3
 80008b2:	4610      	moveq	r0, r2
 80008b4:	bd30      	pop	{r4, r5, pc}
 80008b6:	ea91 0f03 	teq	r1, r3
 80008ba:	bf1e      	ittt	ne
 80008bc:	2100      	movne	r1, #0
 80008be:	2000      	movne	r0, #0
 80008c0:	bd30      	popne	{r4, r5, pc}
 80008c2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80008c6:	d105      	bne.n	80008d4 <__adddf3+0x230>
 80008c8:	0040      	lsls	r0, r0, #1
 80008ca:	4149      	adcs	r1, r1
 80008cc:	bf28      	it	cs
 80008ce:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80008d2:	bd30      	pop	{r4, r5, pc}
 80008d4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80008d8:	bf3c      	itt	cc
 80008da:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80008de:	bd30      	popcc	{r4, r5, pc}
 80008e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80008e4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80008e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	bd30      	pop	{r4, r5, pc}
 80008f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008f6:	bf1a      	itte	ne
 80008f8:	4619      	movne	r1, r3
 80008fa:	4610      	movne	r0, r2
 80008fc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000900:	bf1c      	itt	ne
 8000902:	460b      	movne	r3, r1
 8000904:	4602      	movne	r2, r0
 8000906:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800090a:	bf06      	itte	eq
 800090c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000910:	ea91 0f03 	teqeq	r1, r3
 8000914:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000918:	bd30      	pop	{r4, r5, pc}
 800091a:	bf00      	nop

0800091c <__aeabi_ui2d>:
 800091c:	f090 0f00 	teq	r0, #0
 8000920:	bf04      	itt	eq
 8000922:	2100      	moveq	r1, #0
 8000924:	4770      	bxeq	lr
 8000926:	b530      	push	{r4, r5, lr}
 8000928:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800092c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000930:	f04f 0500 	mov.w	r5, #0
 8000934:	f04f 0100 	mov.w	r1, #0
 8000938:	e750      	b.n	80007dc <__adddf3+0x138>
 800093a:	bf00      	nop

0800093c <__aeabi_i2d>:
 800093c:	f090 0f00 	teq	r0, #0
 8000940:	bf04      	itt	eq
 8000942:	2100      	moveq	r1, #0
 8000944:	4770      	bxeq	lr
 8000946:	b530      	push	{r4, r5, lr}
 8000948:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800094c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000950:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000954:	bf48      	it	mi
 8000956:	4240      	negmi	r0, r0
 8000958:	f04f 0100 	mov.w	r1, #0
 800095c:	e73e      	b.n	80007dc <__adddf3+0x138>
 800095e:	bf00      	nop

08000960 <__aeabi_f2d>:
 8000960:	0042      	lsls	r2, r0, #1
 8000962:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000966:	ea4f 0131 	mov.w	r1, r1, rrx
 800096a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800096e:	bf1f      	itttt	ne
 8000970:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000974:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000978:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800097c:	4770      	bxne	lr
 800097e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000982:	bf08      	it	eq
 8000984:	4770      	bxeq	lr
 8000986:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800098a:	bf04      	itt	eq
 800098c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000990:	4770      	bxeq	lr
 8000992:	b530      	push	{r4, r5, lr}
 8000994:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000998:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800099c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80009a0:	e71c      	b.n	80007dc <__adddf3+0x138>
 80009a2:	bf00      	nop

080009a4 <__aeabi_ul2d>:
 80009a4:	ea50 0201 	orrs.w	r2, r0, r1
 80009a8:	bf08      	it	eq
 80009aa:	4770      	bxeq	lr
 80009ac:	b530      	push	{r4, r5, lr}
 80009ae:	f04f 0500 	mov.w	r5, #0
 80009b2:	e00a      	b.n	80009ca <__aeabi_l2d+0x16>

080009b4 <__aeabi_l2d>:
 80009b4:	ea50 0201 	orrs.w	r2, r0, r1
 80009b8:	bf08      	it	eq
 80009ba:	4770      	bxeq	lr
 80009bc:	b530      	push	{r4, r5, lr}
 80009be:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80009c2:	d502      	bpl.n	80009ca <__aeabi_l2d+0x16>
 80009c4:	4240      	negs	r0, r0
 80009c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009ca:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80009ce:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80009d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80009d6:	f43f aed8 	beq.w	800078a <__adddf3+0xe6>
 80009da:	f04f 0203 	mov.w	r2, #3
 80009de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80009e2:	bf18      	it	ne
 80009e4:	3203      	addne	r2, #3
 80009e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80009ea:	bf18      	it	ne
 80009ec:	3203      	addne	r2, #3
 80009ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80009f2:	f1c2 0320 	rsb	r3, r2, #32
 80009f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a02:	ea40 000e 	orr.w	r0, r0, lr
 8000a06:	fa21 f102 	lsr.w	r1, r1, r2
 8000a0a:	4414      	add	r4, r2
 8000a0c:	e6bd      	b.n	800078a <__adddf3+0xe6>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dmul>:
 8000a10:	b570      	push	{r4, r5, r6, lr}
 8000a12:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a16:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000a1a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a1e:	bf1d      	ittte	ne
 8000a20:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a24:	ea94 0f0c 	teqne	r4, ip
 8000a28:	ea95 0f0c 	teqne	r5, ip
 8000a2c:	f000 f8de 	bleq	8000bec <__aeabi_dmul+0x1dc>
 8000a30:	442c      	add	r4, r5
 8000a32:	ea81 0603 	eor.w	r6, r1, r3
 8000a36:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000a3a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000a3e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000a42:	bf18      	it	ne
 8000a44:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000a48:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000a50:	d038      	beq.n	8000ac4 <__aeabi_dmul+0xb4>
 8000a52:	fba0 ce02 	umull	ip, lr, r0, r2
 8000a56:	f04f 0500 	mov.w	r5, #0
 8000a5a:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000a5e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000a62:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000a66:	f04f 0600 	mov.w	r6, #0
 8000a6a:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000a6e:	f09c 0f00 	teq	ip, #0
 8000a72:	bf18      	it	ne
 8000a74:	f04e 0e01 	orrne.w	lr, lr, #1
 8000a78:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000a7c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000a80:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000a84:	d204      	bcs.n	8000a90 <__aeabi_dmul+0x80>
 8000a86:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000a8a:	416d      	adcs	r5, r5
 8000a8c:	eb46 0606 	adc.w	r6, r6, r6
 8000a90:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000a94:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000a98:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000a9c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000aa0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000aa4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000aa8:	bf88      	it	hi
 8000aaa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000aae:	d81e      	bhi.n	8000aee <__aeabi_dmul+0xde>
 8000ab0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000aba:	f150 0000 	adcs.w	r0, r0, #0
 8000abe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000ac2:	bd70      	pop	{r4, r5, r6, pc}
 8000ac4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000ac8:	ea46 0101 	orr.w	r1, r6, r1
 8000acc:	ea40 0002 	orr.w	r0, r0, r2
 8000ad0:	ea81 0103 	eor.w	r1, r1, r3
 8000ad4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000ad8:	bfc2      	ittt	gt
 8000ada:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ade:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ae2:	bd70      	popgt	{r4, r5, r6, pc}
 8000ae4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae8:	f04f 0e00 	mov.w	lr, #0
 8000aec:	3c01      	subs	r4, #1
 8000aee:	f300 80ab 	bgt.w	8000c48 <__aeabi_dmul+0x238>
 8000af2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000af6:	bfde      	ittt	le
 8000af8:	2000      	movle	r0, #0
 8000afa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000afe:	bd70      	pople	{r4, r5, r6, pc}
 8000b00:	f1c4 0400 	rsb	r4, r4, #0
 8000b04:	3c20      	subs	r4, #32
 8000b06:	da35      	bge.n	8000b74 <__aeabi_dmul+0x164>
 8000b08:	340c      	adds	r4, #12
 8000b0a:	dc1b      	bgt.n	8000b44 <__aeabi_dmul+0x134>
 8000b0c:	f104 0414 	add.w	r4, r4, #20
 8000b10:	f1c4 0520 	rsb	r5, r4, #32
 8000b14:	fa00 f305 	lsl.w	r3, r0, r5
 8000b18:	fa20 f004 	lsr.w	r0, r0, r4
 8000b1c:	fa01 f205 	lsl.w	r2, r1, r5
 8000b20:	ea40 0002 	orr.w	r0, r0, r2
 8000b24:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000b28:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000b2c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b30:	fa21 f604 	lsr.w	r6, r1, r4
 8000b34:	eb42 0106 	adc.w	r1, r2, r6
 8000b38:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b3c:	bf08      	it	eq
 8000b3e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b42:	bd70      	pop	{r4, r5, r6, pc}
 8000b44:	f1c4 040c 	rsb	r4, r4, #12
 8000b48:	f1c4 0520 	rsb	r5, r4, #32
 8000b4c:	fa00 f304 	lsl.w	r3, r0, r4
 8000b50:	fa20 f005 	lsr.w	r0, r0, r5
 8000b54:	fa01 f204 	lsl.w	r2, r1, r4
 8000b58:	ea40 0002 	orr.w	r0, r0, r2
 8000b5c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000b60:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b64:	f141 0100 	adc.w	r1, r1, #0
 8000b68:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b6c:	bf08      	it	eq
 8000b6e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b72:	bd70      	pop	{r4, r5, r6, pc}
 8000b74:	f1c4 0520 	rsb	r5, r4, #32
 8000b78:	fa00 f205 	lsl.w	r2, r0, r5
 8000b7c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000b80:	fa20 f304 	lsr.w	r3, r0, r4
 8000b84:	fa01 f205 	lsl.w	r2, r1, r5
 8000b88:	ea43 0302 	orr.w	r3, r3, r2
 8000b8c:	fa21 f004 	lsr.w	r0, r1, r4
 8000b90:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000b94:	fa21 f204 	lsr.w	r2, r1, r4
 8000b98:	ea20 0002 	bic.w	r0, r0, r2
 8000b9c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000ba0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000ba4:	bf08      	it	eq
 8000ba6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000baa:	bd70      	pop	{r4, r5, r6, pc}
 8000bac:	f094 0f00 	teq	r4, #0
 8000bb0:	d10f      	bne.n	8000bd2 <__aeabi_dmul+0x1c2>
 8000bb2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000bb6:	0040      	lsls	r0, r0, #1
 8000bb8:	eb41 0101 	adc.w	r1, r1, r1
 8000bbc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000bc0:	bf08      	it	eq
 8000bc2:	3c01      	subeq	r4, #1
 8000bc4:	d0f7      	beq.n	8000bb6 <__aeabi_dmul+0x1a6>
 8000bc6:	ea41 0106 	orr.w	r1, r1, r6
 8000bca:	f095 0f00 	teq	r5, #0
 8000bce:	bf18      	it	ne
 8000bd0:	4770      	bxne	lr
 8000bd2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000bd6:	0052      	lsls	r2, r2, #1
 8000bd8:	eb43 0303 	adc.w	r3, r3, r3
 8000bdc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000be0:	bf08      	it	eq
 8000be2:	3d01      	subeq	r5, #1
 8000be4:	d0f7      	beq.n	8000bd6 <__aeabi_dmul+0x1c6>
 8000be6:	ea43 0306 	orr.w	r3, r3, r6
 8000bea:	4770      	bx	lr
 8000bec:	ea94 0f0c 	teq	r4, ip
 8000bf0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000bf4:	bf18      	it	ne
 8000bf6:	ea95 0f0c 	teqne	r5, ip
 8000bfa:	d00c      	beq.n	8000c16 <__aeabi_dmul+0x206>
 8000bfc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c00:	bf18      	it	ne
 8000c02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c06:	d1d1      	bne.n	8000bac <__aeabi_dmul+0x19c>
 8000c08:	ea81 0103 	eor.w	r1, r1, r3
 8000c0c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	bd70      	pop	{r4, r5, r6, pc}
 8000c16:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c1a:	bf06      	itte	eq
 8000c1c:	4610      	moveq	r0, r2
 8000c1e:	4619      	moveq	r1, r3
 8000c20:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c24:	d019      	beq.n	8000c5a <__aeabi_dmul+0x24a>
 8000c26:	ea94 0f0c 	teq	r4, ip
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dmul+0x222>
 8000c2c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000c30:	d113      	bne.n	8000c5a <__aeabi_dmul+0x24a>
 8000c32:	ea95 0f0c 	teq	r5, ip
 8000c36:	d105      	bne.n	8000c44 <__aeabi_dmul+0x234>
 8000c38:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000c3c:	bf1c      	itt	ne
 8000c3e:	4610      	movne	r0, r2
 8000c40:	4619      	movne	r1, r3
 8000c42:	d10a      	bne.n	8000c5a <__aeabi_dmul+0x24a>
 8000c44:	ea81 0103 	eor.w	r1, r1, r3
 8000c48:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000c4c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000c50:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
 8000c5a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000c5e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000c62:	bd70      	pop	{r4, r5, r6, pc}

08000c64 <__aeabi_ddiv>:
 8000c64:	b570      	push	{r4, r5, r6, lr}
 8000c66:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c6a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000c6e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000c72:	bf1d      	ittte	ne
 8000c74:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000c78:	ea94 0f0c 	teqne	r4, ip
 8000c7c:	ea95 0f0c 	teqne	r5, ip
 8000c80:	f000 f8a7 	bleq	8000dd2 <__aeabi_ddiv+0x16e>
 8000c84:	eba4 0405 	sub.w	r4, r4, r5
 8000c88:	ea81 0e03 	eor.w	lr, r1, r3
 8000c8c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c90:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000c94:	f000 8088 	beq.w	8000da8 <__aeabi_ddiv+0x144>
 8000c98:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000c9c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000ca0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ca4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000ca8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000cac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000cb0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000cb4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000cb8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000cbc:	429d      	cmp	r5, r3
 8000cbe:	bf08      	it	eq
 8000cc0:	4296      	cmpeq	r6, r2
 8000cc2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000cc6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000cca:	d202      	bcs.n	8000cd2 <__aeabi_ddiv+0x6e>
 8000ccc:	085b      	lsrs	r3, r3, #1
 8000cce:	ea4f 0232 	mov.w	r2, r2, rrx
 8000cd2:	1ab6      	subs	r6, r6, r2
 8000cd4:	eb65 0503 	sbc.w	r5, r5, r3
 8000cd8:	085b      	lsrs	r3, r3, #1
 8000cda:	ea4f 0232 	mov.w	r2, r2, rrx
 8000cde:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000ce2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000ce6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000cea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000cee:	bf22      	ittt	cs
 8000cf0:	1ab6      	subcs	r6, r6, r2
 8000cf2:	4675      	movcs	r5, lr
 8000cf4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000cf8:	085b      	lsrs	r3, r3, #1
 8000cfa:	ea4f 0232 	mov.w	r2, r2, rrx
 8000cfe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d06:	bf22      	ittt	cs
 8000d08:	1ab6      	subcs	r6, r6, r2
 8000d0a:	4675      	movcs	r5, lr
 8000d0c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d1e:	bf22      	ittt	cs
 8000d20:	1ab6      	subcs	r6, r6, r2
 8000d22:	4675      	movcs	r5, lr
 8000d24:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d28:	085b      	lsrs	r3, r3, #1
 8000d2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d36:	bf22      	ittt	cs
 8000d38:	1ab6      	subcs	r6, r6, r2
 8000d3a:	4675      	movcs	r5, lr
 8000d3c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d40:	ea55 0e06 	orrs.w	lr, r5, r6
 8000d44:	d018      	beq.n	8000d78 <__aeabi_ddiv+0x114>
 8000d46:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000d4a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000d4e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000d52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000d56:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000d5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000d5e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000d62:	d1c0      	bne.n	8000ce6 <__aeabi_ddiv+0x82>
 8000d64:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000d68:	d10b      	bne.n	8000d82 <__aeabi_ddiv+0x11e>
 8000d6a:	ea41 0100 	orr.w	r1, r1, r0
 8000d6e:	f04f 0000 	mov.w	r0, #0
 8000d72:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000d76:	e7b6      	b.n	8000ce6 <__aeabi_ddiv+0x82>
 8000d78:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000d7c:	bf04      	itt	eq
 8000d7e:	4301      	orreq	r1, r0
 8000d80:	2000      	moveq	r0, #0
 8000d82:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000d86:	bf88      	it	hi
 8000d88:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000d8c:	f63f aeaf 	bhi.w	8000aee <__aeabi_dmul+0xde>
 8000d90:	ebb5 0c03 	subs.w	ip, r5, r3
 8000d94:	bf04      	itt	eq
 8000d96:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000d9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000d9e:	f150 0000 	adcs.w	r0, r0, #0
 8000da2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000da6:	bd70      	pop	{r4, r5, r6, pc}
 8000da8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000dac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000db0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000db4:	bfc2      	ittt	gt
 8000db6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000dba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000dbe:	bd70      	popgt	{r4, r5, r6, pc}
 8000dc0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000dc4:	f04f 0e00 	mov.w	lr, #0
 8000dc8:	3c01      	subs	r4, #1
 8000dca:	e690      	b.n	8000aee <__aeabi_dmul+0xde>
 8000dcc:	ea45 0e06 	orr.w	lr, r5, r6
 8000dd0:	e68d      	b.n	8000aee <__aeabi_dmul+0xde>
 8000dd2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000dd6:	ea94 0f0c 	teq	r4, ip
 8000dda:	bf08      	it	eq
 8000ddc:	ea95 0f0c 	teqeq	r5, ip
 8000de0:	f43f af3b 	beq.w	8000c5a <__aeabi_dmul+0x24a>
 8000de4:	ea94 0f0c 	teq	r4, ip
 8000de8:	d10a      	bne.n	8000e00 <__aeabi_ddiv+0x19c>
 8000dea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000dee:	f47f af34 	bne.w	8000c5a <__aeabi_dmul+0x24a>
 8000df2:	ea95 0f0c 	teq	r5, ip
 8000df6:	f47f af25 	bne.w	8000c44 <__aeabi_dmul+0x234>
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	e72c      	b.n	8000c5a <__aeabi_dmul+0x24a>
 8000e00:	ea95 0f0c 	teq	r5, ip
 8000e04:	d106      	bne.n	8000e14 <__aeabi_ddiv+0x1b0>
 8000e06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e0a:	f43f aefd 	beq.w	8000c08 <__aeabi_dmul+0x1f8>
 8000e0e:	4610      	mov	r0, r2
 8000e10:	4619      	mov	r1, r3
 8000e12:	e722      	b.n	8000c5a <__aeabi_dmul+0x24a>
 8000e14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e18:	bf18      	it	ne
 8000e1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e1e:	f47f aec5 	bne.w	8000bac <__aeabi_dmul+0x19c>
 8000e22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000e26:	f47f af0d 	bne.w	8000c44 <__aeabi_dmul+0x234>
 8000e2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000e2e:	f47f aeeb 	bne.w	8000c08 <__aeabi_dmul+0x1f8>
 8000e32:	e712      	b.n	8000c5a <__aeabi_dmul+0x24a>

08000e34 <__gedf2>:
 8000e34:	f04f 3cff 	mov.w	ip, #4294967295
 8000e38:	e006      	b.n	8000e48 <__cmpdf2+0x4>
 8000e3a:	bf00      	nop

08000e3c <__ledf2>:
 8000e3c:	f04f 0c01 	mov.w	ip, #1
 8000e40:	e002      	b.n	8000e48 <__cmpdf2+0x4>
 8000e42:	bf00      	nop

08000e44 <__cmpdf2>:
 8000e44:	f04f 0c01 	mov.w	ip, #1
 8000e48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e58:	bf18      	it	ne
 8000e5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000e5e:	d01b      	beq.n	8000e98 <__cmpdf2+0x54>
 8000e60:	b001      	add	sp, #4
 8000e62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000e66:	bf0c      	ite	eq
 8000e68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000e6c:	ea91 0f03 	teqne	r1, r3
 8000e70:	bf02      	ittt	eq
 8000e72:	ea90 0f02 	teqeq	r0, r2
 8000e76:	2000      	moveq	r0, #0
 8000e78:	4770      	bxeq	lr
 8000e7a:	f110 0f00 	cmn.w	r0, #0
 8000e7e:	ea91 0f03 	teq	r1, r3
 8000e82:	bf58      	it	pl
 8000e84:	4299      	cmppl	r1, r3
 8000e86:	bf08      	it	eq
 8000e88:	4290      	cmpeq	r0, r2
 8000e8a:	bf2c      	ite	cs
 8000e8c:	17d8      	asrcs	r0, r3, #31
 8000e8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000e92:	f040 0001 	orr.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ea0:	d102      	bne.n	8000ea8 <__cmpdf2+0x64>
 8000ea2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ea6:	d107      	bne.n	8000eb8 <__cmpdf2+0x74>
 8000ea8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000eac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000eb0:	d1d6      	bne.n	8000e60 <__cmpdf2+0x1c>
 8000eb2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000eb6:	d0d3      	beq.n	8000e60 <__cmpdf2+0x1c>
 8000eb8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <__aeabi_cdrcmple>:
 8000ec0:	4684      	mov	ip, r0
 8000ec2:	4610      	mov	r0, r2
 8000ec4:	4662      	mov	r2, ip
 8000ec6:	468c      	mov	ip, r1
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4663      	mov	r3, ip
 8000ecc:	e000      	b.n	8000ed0 <__aeabi_cdcmpeq>
 8000ece:	bf00      	nop

08000ed0 <__aeabi_cdcmpeq>:
 8000ed0:	b501      	push	{r0, lr}
 8000ed2:	f7ff ffb7 	bl	8000e44 <__cmpdf2>
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	bf48      	it	mi
 8000eda:	f110 0f00 	cmnmi.w	r0, #0
 8000ede:	bd01      	pop	{r0, pc}

08000ee0 <__aeabi_dcmpeq>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff fff4 	bl	8000ed0 <__aeabi_cdcmpeq>
 8000ee8:	bf0c      	ite	eq
 8000eea:	2001      	moveq	r0, #1
 8000eec:	2000      	movne	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_dcmplt>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffea 	bl	8000ed0 <__aeabi_cdcmpeq>
 8000efc:	bf34      	ite	cc
 8000efe:	2001      	movcc	r0, #1
 8000f00:	2000      	movcs	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_dcmple>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffe0 	bl	8000ed0 <__aeabi_cdcmpeq>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_dcmpge>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffce 	bl	8000ec0 <__aeabi_cdrcmple>
 8000f24:	bf94      	ite	ls
 8000f26:	2001      	movls	r0, #1
 8000f28:	2000      	movhi	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_dcmpgt>:
 8000f30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f34:	f7ff ffc4 	bl	8000ec0 <__aeabi_cdrcmple>
 8000f38:	bf34      	ite	cc
 8000f3a:	2001      	movcc	r0, #1
 8000f3c:	2000      	movcs	r0, #0
 8000f3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f42:	bf00      	nop

08000f44 <__aeabi_dcmpun>:
 8000f44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f4c:	d102      	bne.n	8000f54 <__aeabi_dcmpun+0x10>
 8000f4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f52:	d10a      	bne.n	8000f6a <__aeabi_dcmpun+0x26>
 8000f54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f5c:	d102      	bne.n	8000f64 <__aeabi_dcmpun+0x20>
 8000f5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000f62:	d102      	bne.n	8000f6a <__aeabi_dcmpun+0x26>
 8000f64:	f04f 0000 	mov.w	r0, #0
 8000f68:	4770      	bx	lr
 8000f6a:	f04f 0001 	mov.w	r0, #1
 8000f6e:	4770      	bx	lr

08000f70 <__aeabi_d2iz>:
 8000f70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000f74:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000f78:	d215      	bcs.n	8000fa6 <__aeabi_d2iz+0x36>
 8000f7a:	d511      	bpl.n	8000fa0 <__aeabi_d2iz+0x30>
 8000f7c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000f80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f84:	d912      	bls.n	8000fac <__aeabi_d2iz+0x3c>
 8000f86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f92:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000f96:	fa23 f002 	lsr.w	r0, r3, r2
 8000f9a:	bf18      	it	ne
 8000f9c:	4240      	negne	r0, r0
 8000f9e:	4770      	bx	lr
 8000fa0:	f04f 0000 	mov.w	r0, #0
 8000fa4:	4770      	bx	lr
 8000fa6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000faa:	d105      	bne.n	8000fb8 <__aeabi_d2iz+0x48>
 8000fac:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000fb0:	bf08      	it	eq
 8000fb2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000fb6:	4770      	bx	lr
 8000fb8:	f04f 0000 	mov.w	r0, #0
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <__aeabi_frsub>:
 8000fc0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000fc4:	e002      	b.n	8000fcc <__addsf3>
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_fsub>:
 8000fc8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000fcc <__addsf3>:
 8000fcc:	0042      	lsls	r2, r0, #1
 8000fce:	bf1f      	itttt	ne
 8000fd0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000fd4:	ea92 0f03 	teqne	r2, r3
 8000fd8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000fdc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fe0:	d06a      	beq.n	80010b8 <__addsf3+0xec>
 8000fe2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000fe6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000fea:	bfc1      	itttt	gt
 8000fec:	18d2      	addgt	r2, r2, r3
 8000fee:	4041      	eorgt	r1, r0
 8000ff0:	4048      	eorgt	r0, r1
 8000ff2:	4041      	eorgt	r1, r0
 8000ff4:	bfb8      	it	lt
 8000ff6:	425b      	neglt	r3, r3
 8000ff8:	2b19      	cmp	r3, #25
 8000ffa:	bf88      	it	hi
 8000ffc:	4770      	bxhi	lr
 8000ffe:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001002:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001006:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800100a:	bf18      	it	ne
 800100c:	4240      	negne	r0, r0
 800100e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8001012:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8001016:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800101a:	bf18      	it	ne
 800101c:	4249      	negne	r1, r1
 800101e:	ea92 0f03 	teq	r2, r3
 8001022:	d03f      	beq.n	80010a4 <__addsf3+0xd8>
 8001024:	f1a2 0201 	sub.w	r2, r2, #1
 8001028:	fa41 fc03 	asr.w	ip, r1, r3
 800102c:	eb10 000c 	adds.w	r0, r0, ip
 8001030:	f1c3 0320 	rsb	r3, r3, #32
 8001034:	fa01 f103 	lsl.w	r1, r1, r3
 8001038:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800103c:	d502      	bpl.n	8001044 <__addsf3+0x78>
 800103e:	4249      	negs	r1, r1
 8001040:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8001044:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8001048:	d313      	bcc.n	8001072 <__addsf3+0xa6>
 800104a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800104e:	d306      	bcc.n	800105e <__addsf3+0x92>
 8001050:	0840      	lsrs	r0, r0, #1
 8001052:	ea4f 0131 	mov.w	r1, r1, rrx
 8001056:	f102 0201 	add.w	r2, r2, #1
 800105a:	2afe      	cmp	r2, #254	@ 0xfe
 800105c:	d251      	bcs.n	8001102 <__addsf3+0x136>
 800105e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8001062:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001066:	bf08      	it	eq
 8001068:	f020 0001 	biceq.w	r0, r0, #1
 800106c:	ea40 0003 	orr.w	r0, r0, r3
 8001070:	4770      	bx	lr
 8001072:	0049      	lsls	r1, r1, #1
 8001074:	eb40 0000 	adc.w	r0, r0, r0
 8001078:	3a01      	subs	r2, #1
 800107a:	bf28      	it	cs
 800107c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8001080:	d2ed      	bcs.n	800105e <__addsf3+0x92>
 8001082:	fab0 fc80 	clz	ip, r0
 8001086:	f1ac 0c08 	sub.w	ip, ip, #8
 800108a:	ebb2 020c 	subs.w	r2, r2, ip
 800108e:	fa00 f00c 	lsl.w	r0, r0, ip
 8001092:	bfaa      	itet	ge
 8001094:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8001098:	4252      	neglt	r2, r2
 800109a:	4318      	orrge	r0, r3
 800109c:	bfbc      	itt	lt
 800109e:	40d0      	lsrlt	r0, r2
 80010a0:	4318      	orrlt	r0, r3
 80010a2:	4770      	bx	lr
 80010a4:	f092 0f00 	teq	r2, #0
 80010a8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80010ac:	bf06      	itte	eq
 80010ae:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80010b2:	3201      	addeq	r2, #1
 80010b4:	3b01      	subne	r3, #1
 80010b6:	e7b5      	b.n	8001024 <__addsf3+0x58>
 80010b8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010bc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010c0:	bf18      	it	ne
 80010c2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010c6:	d021      	beq.n	800110c <__addsf3+0x140>
 80010c8:	ea92 0f03 	teq	r2, r3
 80010cc:	d004      	beq.n	80010d8 <__addsf3+0x10c>
 80010ce:	f092 0f00 	teq	r2, #0
 80010d2:	bf08      	it	eq
 80010d4:	4608      	moveq	r0, r1
 80010d6:	4770      	bx	lr
 80010d8:	ea90 0f01 	teq	r0, r1
 80010dc:	bf1c      	itt	ne
 80010de:	2000      	movne	r0, #0
 80010e0:	4770      	bxne	lr
 80010e2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80010e6:	d104      	bne.n	80010f2 <__addsf3+0x126>
 80010e8:	0040      	lsls	r0, r0, #1
 80010ea:	bf28      	it	cs
 80010ec:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80010f0:	4770      	bx	lr
 80010f2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80010f6:	bf3c      	itt	cc
 80010f8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80010fc:	4770      	bxcc	lr
 80010fe:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8001102:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8001106:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800110a:	4770      	bx	lr
 800110c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8001110:	bf16      	itet	ne
 8001112:	4608      	movne	r0, r1
 8001114:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8001118:	4601      	movne	r1, r0
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	bf06      	itte	eq
 800111e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8001122:	ea90 0f01 	teqeq	r0, r1
 8001126:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800112a:	4770      	bx	lr

0800112c <__aeabi_ui2f>:
 800112c:	f04f 0300 	mov.w	r3, #0
 8001130:	e004      	b.n	800113c <__aeabi_i2f+0x8>
 8001132:	bf00      	nop

08001134 <__aeabi_i2f>:
 8001134:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8001138:	bf48      	it	mi
 800113a:	4240      	negmi	r0, r0
 800113c:	ea5f 0c00 	movs.w	ip, r0
 8001140:	bf08      	it	eq
 8001142:	4770      	bxeq	lr
 8001144:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8001148:	4601      	mov	r1, r0
 800114a:	f04f 0000 	mov.w	r0, #0
 800114e:	e01c      	b.n	800118a <__aeabi_l2f+0x2a>

08001150 <__aeabi_ul2f>:
 8001150:	ea50 0201 	orrs.w	r2, r0, r1
 8001154:	bf08      	it	eq
 8001156:	4770      	bxeq	lr
 8001158:	f04f 0300 	mov.w	r3, #0
 800115c:	e00a      	b.n	8001174 <__aeabi_l2f+0x14>
 800115e:	bf00      	nop

08001160 <__aeabi_l2f>:
 8001160:	ea50 0201 	orrs.w	r2, r0, r1
 8001164:	bf08      	it	eq
 8001166:	4770      	bxeq	lr
 8001168:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800116c:	d502      	bpl.n	8001174 <__aeabi_l2f+0x14>
 800116e:	4240      	negs	r0, r0
 8001170:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001174:	ea5f 0c01 	movs.w	ip, r1
 8001178:	bf02      	ittt	eq
 800117a:	4684      	moveq	ip, r0
 800117c:	4601      	moveq	r1, r0
 800117e:	2000      	moveq	r0, #0
 8001180:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8001184:	bf08      	it	eq
 8001186:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800118a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800118e:	fabc f28c 	clz	r2, ip
 8001192:	3a08      	subs	r2, #8
 8001194:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8001198:	db10      	blt.n	80011bc <__aeabi_l2f+0x5c>
 800119a:	fa01 fc02 	lsl.w	ip, r1, r2
 800119e:	4463      	add	r3, ip
 80011a0:	fa00 fc02 	lsl.w	ip, r0, r2
 80011a4:	f1c2 0220 	rsb	r2, r2, #32
 80011a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80011ac:	fa20 f202 	lsr.w	r2, r0, r2
 80011b0:	eb43 0002 	adc.w	r0, r3, r2
 80011b4:	bf08      	it	eq
 80011b6:	f020 0001 	biceq.w	r0, r0, #1
 80011ba:	4770      	bx	lr
 80011bc:	f102 0220 	add.w	r2, r2, #32
 80011c0:	fa01 fc02 	lsl.w	ip, r1, r2
 80011c4:	f1c2 0220 	rsb	r2, r2, #32
 80011c8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80011cc:	fa21 f202 	lsr.w	r2, r1, r2
 80011d0:	eb43 0002 	adc.w	r0, r3, r2
 80011d4:	bf08      	it	eq
 80011d6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80011da:	4770      	bx	lr

080011dc <__aeabi_fmul>:
 80011dc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80011e0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80011e4:	bf1e      	ittt	ne
 80011e6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80011ea:	ea92 0f0c 	teqne	r2, ip
 80011ee:	ea93 0f0c 	teqne	r3, ip
 80011f2:	d06f      	beq.n	80012d4 <__aeabi_fmul+0xf8>
 80011f4:	441a      	add	r2, r3
 80011f6:	ea80 0c01 	eor.w	ip, r0, r1
 80011fa:	0240      	lsls	r0, r0, #9
 80011fc:	bf18      	it	ne
 80011fe:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8001202:	d01e      	beq.n	8001242 <__aeabi_fmul+0x66>
 8001204:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001208:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800120c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8001210:	fba0 3101 	umull	r3, r1, r0, r1
 8001214:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8001218:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 800121c:	bf3e      	ittt	cc
 800121e:	0049      	lslcc	r1, r1, #1
 8001220:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8001224:	005b      	lslcc	r3, r3, #1
 8001226:	ea40 0001 	orr.w	r0, r0, r1
 800122a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800122e:	2afd      	cmp	r2, #253	@ 0xfd
 8001230:	d81d      	bhi.n	800126e <__aeabi_fmul+0x92>
 8001232:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001236:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800123a:	bf08      	it	eq
 800123c:	f020 0001 	biceq.w	r0, r0, #1
 8001240:	4770      	bx	lr
 8001242:	f090 0f00 	teq	r0, #0
 8001246:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800124a:	bf08      	it	eq
 800124c:	0249      	lsleq	r1, r1, #9
 800124e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001252:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8001256:	3a7f      	subs	r2, #127	@ 0x7f
 8001258:	bfc2      	ittt	gt
 800125a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800125e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001262:	4770      	bxgt	lr
 8001264:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001268:	f04f 0300 	mov.w	r3, #0
 800126c:	3a01      	subs	r2, #1
 800126e:	dc5d      	bgt.n	800132c <__aeabi_fmul+0x150>
 8001270:	f112 0f19 	cmn.w	r2, #25
 8001274:	bfdc      	itt	le
 8001276:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800127a:	4770      	bxle	lr
 800127c:	f1c2 0200 	rsb	r2, r2, #0
 8001280:	0041      	lsls	r1, r0, #1
 8001282:	fa21 f102 	lsr.w	r1, r1, r2
 8001286:	f1c2 0220 	rsb	r2, r2, #32
 800128a:	fa00 fc02 	lsl.w	ip, r0, r2
 800128e:	ea5f 0031 	movs.w	r0, r1, rrx
 8001292:	f140 0000 	adc.w	r0, r0, #0
 8001296:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800129a:	bf08      	it	eq
 800129c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80012a0:	4770      	bx	lr
 80012a2:	f092 0f00 	teq	r2, #0
 80012a6:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80012aa:	bf02      	ittt	eq
 80012ac:	0040      	lsleq	r0, r0, #1
 80012ae:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80012b2:	3a01      	subeq	r2, #1
 80012b4:	d0f9      	beq.n	80012aa <__aeabi_fmul+0xce>
 80012b6:	ea40 000c 	orr.w	r0, r0, ip
 80012ba:	f093 0f00 	teq	r3, #0
 80012be:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80012c2:	bf02      	ittt	eq
 80012c4:	0049      	lsleq	r1, r1, #1
 80012c6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80012ca:	3b01      	subeq	r3, #1
 80012cc:	d0f9      	beq.n	80012c2 <__aeabi_fmul+0xe6>
 80012ce:	ea41 010c 	orr.w	r1, r1, ip
 80012d2:	e78f      	b.n	80011f4 <__aeabi_fmul+0x18>
 80012d4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80012d8:	ea92 0f0c 	teq	r2, ip
 80012dc:	bf18      	it	ne
 80012de:	ea93 0f0c 	teqne	r3, ip
 80012e2:	d00a      	beq.n	80012fa <__aeabi_fmul+0x11e>
 80012e4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80012e8:	bf18      	it	ne
 80012ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80012ee:	d1d8      	bne.n	80012a2 <__aeabi_fmul+0xc6>
 80012f0:	ea80 0001 	eor.w	r0, r0, r1
 80012f4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80012f8:	4770      	bx	lr
 80012fa:	f090 0f00 	teq	r0, #0
 80012fe:	bf17      	itett	ne
 8001300:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8001304:	4608      	moveq	r0, r1
 8001306:	f091 0f00 	teqne	r1, #0
 800130a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800130e:	d014      	beq.n	800133a <__aeabi_fmul+0x15e>
 8001310:	ea92 0f0c 	teq	r2, ip
 8001314:	d101      	bne.n	800131a <__aeabi_fmul+0x13e>
 8001316:	0242      	lsls	r2, r0, #9
 8001318:	d10f      	bne.n	800133a <__aeabi_fmul+0x15e>
 800131a:	ea93 0f0c 	teq	r3, ip
 800131e:	d103      	bne.n	8001328 <__aeabi_fmul+0x14c>
 8001320:	024b      	lsls	r3, r1, #9
 8001322:	bf18      	it	ne
 8001324:	4608      	movne	r0, r1
 8001326:	d108      	bne.n	800133a <__aeabi_fmul+0x15e>
 8001328:	ea80 0001 	eor.w	r0, r0, r1
 800132c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8001330:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001334:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001338:	4770      	bx	lr
 800133a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800133e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8001342:	4770      	bx	lr

08001344 <__aeabi_fdiv>:
 8001344:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001348:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800134c:	bf1e      	ittt	ne
 800134e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8001352:	ea92 0f0c 	teqne	r2, ip
 8001356:	ea93 0f0c 	teqne	r3, ip
 800135a:	d069      	beq.n	8001430 <__aeabi_fdiv+0xec>
 800135c:	eba2 0203 	sub.w	r2, r2, r3
 8001360:	ea80 0c01 	eor.w	ip, r0, r1
 8001364:	0249      	lsls	r1, r1, #9
 8001366:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800136a:	d037      	beq.n	80013dc <__aeabi_fdiv+0x98>
 800136c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001370:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001374:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001378:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800137c:	428b      	cmp	r3, r1
 800137e:	bf38      	it	cc
 8001380:	005b      	lslcc	r3, r3, #1
 8001382:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001386:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800138a:	428b      	cmp	r3, r1
 800138c:	bf24      	itt	cs
 800138e:	1a5b      	subcs	r3, r3, r1
 8001390:	ea40 000c 	orrcs.w	r0, r0, ip
 8001394:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001398:	bf24      	itt	cs
 800139a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800139e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80013a2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80013a6:	bf24      	itt	cs
 80013a8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80013ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80013b0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80013b4:	bf24      	itt	cs
 80013b6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80013ba:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80013be:	011b      	lsls	r3, r3, #4
 80013c0:	bf18      	it	ne
 80013c2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80013c6:	d1e0      	bne.n	800138a <__aeabi_fdiv+0x46>
 80013c8:	2afd      	cmp	r2, #253	@ 0xfd
 80013ca:	f63f af50 	bhi.w	800126e <__aeabi_fmul+0x92>
 80013ce:	428b      	cmp	r3, r1
 80013d0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80013d4:	bf08      	it	eq
 80013d6:	f020 0001 	biceq.w	r0, r0, #1
 80013da:	4770      	bx	lr
 80013dc:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80013e0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80013e4:	327f      	adds	r2, #127	@ 0x7f
 80013e6:	bfc2      	ittt	gt
 80013e8:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80013ec:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80013f0:	4770      	bxgt	lr
 80013f2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80013f6:	f04f 0300 	mov.w	r3, #0
 80013fa:	3a01      	subs	r2, #1
 80013fc:	e737      	b.n	800126e <__aeabi_fmul+0x92>
 80013fe:	f092 0f00 	teq	r2, #0
 8001402:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001406:	bf02      	ittt	eq
 8001408:	0040      	lsleq	r0, r0, #1
 800140a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800140e:	3a01      	subeq	r2, #1
 8001410:	d0f9      	beq.n	8001406 <__aeabi_fdiv+0xc2>
 8001412:	ea40 000c 	orr.w	r0, r0, ip
 8001416:	f093 0f00 	teq	r3, #0
 800141a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800141e:	bf02      	ittt	eq
 8001420:	0049      	lsleq	r1, r1, #1
 8001422:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001426:	3b01      	subeq	r3, #1
 8001428:	d0f9      	beq.n	800141e <__aeabi_fdiv+0xda>
 800142a:	ea41 010c 	orr.w	r1, r1, ip
 800142e:	e795      	b.n	800135c <__aeabi_fdiv+0x18>
 8001430:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001434:	ea92 0f0c 	teq	r2, ip
 8001438:	d108      	bne.n	800144c <__aeabi_fdiv+0x108>
 800143a:	0242      	lsls	r2, r0, #9
 800143c:	f47f af7d 	bne.w	800133a <__aeabi_fmul+0x15e>
 8001440:	ea93 0f0c 	teq	r3, ip
 8001444:	f47f af70 	bne.w	8001328 <__aeabi_fmul+0x14c>
 8001448:	4608      	mov	r0, r1
 800144a:	e776      	b.n	800133a <__aeabi_fmul+0x15e>
 800144c:	ea93 0f0c 	teq	r3, ip
 8001450:	d104      	bne.n	800145c <__aeabi_fdiv+0x118>
 8001452:	024b      	lsls	r3, r1, #9
 8001454:	f43f af4c 	beq.w	80012f0 <__aeabi_fmul+0x114>
 8001458:	4608      	mov	r0, r1
 800145a:	e76e      	b.n	800133a <__aeabi_fmul+0x15e>
 800145c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001460:	bf18      	it	ne
 8001462:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001466:	d1ca      	bne.n	80013fe <__aeabi_fdiv+0xba>
 8001468:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800146c:	f47f af5c 	bne.w	8001328 <__aeabi_fmul+0x14c>
 8001470:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001474:	f47f af3c 	bne.w	80012f0 <__aeabi_fmul+0x114>
 8001478:	e75f      	b.n	800133a <__aeabi_fmul+0x15e>
 800147a:	bf00      	nop

0800147c <__gesf2>:
 800147c:	f04f 3cff 	mov.w	ip, #4294967295
 8001480:	e006      	b.n	8001490 <__cmpsf2+0x4>
 8001482:	bf00      	nop

08001484 <__lesf2>:
 8001484:	f04f 0c01 	mov.w	ip, #1
 8001488:	e002      	b.n	8001490 <__cmpsf2+0x4>
 800148a:	bf00      	nop

0800148c <__cmpsf2>:
 800148c:	f04f 0c01 	mov.w	ip, #1
 8001490:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001494:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001498:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800149c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80014a0:	bf18      	it	ne
 80014a2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80014a6:	d011      	beq.n	80014cc <__cmpsf2+0x40>
 80014a8:	b001      	add	sp, #4
 80014aa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80014ae:	bf18      	it	ne
 80014b0:	ea90 0f01 	teqne	r0, r1
 80014b4:	bf58      	it	pl
 80014b6:	ebb2 0003 	subspl.w	r0, r2, r3
 80014ba:	bf88      	it	hi
 80014bc:	17c8      	asrhi	r0, r1, #31
 80014be:	bf38      	it	cc
 80014c0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80014c4:	bf18      	it	ne
 80014c6:	f040 0001 	orrne.w	r0, r0, #1
 80014ca:	4770      	bx	lr
 80014cc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80014d0:	d102      	bne.n	80014d8 <__cmpsf2+0x4c>
 80014d2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80014d6:	d105      	bne.n	80014e4 <__cmpsf2+0x58>
 80014d8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80014dc:	d1e4      	bne.n	80014a8 <__cmpsf2+0x1c>
 80014de:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80014e2:	d0e1      	beq.n	80014a8 <__cmpsf2+0x1c>
 80014e4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop

080014ec <__aeabi_cfrcmple>:
 80014ec:	4684      	mov	ip, r0
 80014ee:	4608      	mov	r0, r1
 80014f0:	4661      	mov	r1, ip
 80014f2:	e7ff      	b.n	80014f4 <__aeabi_cfcmpeq>

080014f4 <__aeabi_cfcmpeq>:
 80014f4:	b50f      	push	{r0, r1, r2, r3, lr}
 80014f6:	f7ff ffc9 	bl	800148c <__cmpsf2>
 80014fa:	2800      	cmp	r0, #0
 80014fc:	bf48      	it	mi
 80014fe:	f110 0f00 	cmnmi.w	r0, #0
 8001502:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001504 <__aeabi_fcmpeq>:
 8001504:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001508:	f7ff fff4 	bl	80014f4 <__aeabi_cfcmpeq>
 800150c:	bf0c      	ite	eq
 800150e:	2001      	moveq	r0, #1
 8001510:	2000      	movne	r0, #0
 8001512:	f85d fb08 	ldr.w	pc, [sp], #8
 8001516:	bf00      	nop

08001518 <__aeabi_fcmplt>:
 8001518:	f84d ed08 	str.w	lr, [sp, #-8]!
 800151c:	f7ff ffea 	bl	80014f4 <__aeabi_cfcmpeq>
 8001520:	bf34      	ite	cc
 8001522:	2001      	movcc	r0, #1
 8001524:	2000      	movcs	r0, #0
 8001526:	f85d fb08 	ldr.w	pc, [sp], #8
 800152a:	bf00      	nop

0800152c <__aeabi_fcmple>:
 800152c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001530:	f7ff ffe0 	bl	80014f4 <__aeabi_cfcmpeq>
 8001534:	bf94      	ite	ls
 8001536:	2001      	movls	r0, #1
 8001538:	2000      	movhi	r0, #0
 800153a:	f85d fb08 	ldr.w	pc, [sp], #8
 800153e:	bf00      	nop

08001540 <__aeabi_fcmpge>:
 8001540:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001544:	f7ff ffd2 	bl	80014ec <__aeabi_cfrcmple>
 8001548:	bf94      	ite	ls
 800154a:	2001      	movls	r0, #1
 800154c:	2000      	movhi	r0, #0
 800154e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001552:	bf00      	nop

08001554 <__aeabi_fcmpgt>:
 8001554:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001558:	f7ff ffc8 	bl	80014ec <__aeabi_cfrcmple>
 800155c:	bf34      	ite	cc
 800155e:	2001      	movcc	r0, #1
 8001560:	2000      	movcs	r0, #0
 8001562:	f85d fb08 	ldr.w	pc, [sp], #8
 8001566:	bf00      	nop

08001568 <__aeabi_f2iz>:
 8001568:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800156c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001570:	d30f      	bcc.n	8001592 <__aeabi_f2iz+0x2a>
 8001572:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001576:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800157a:	d90d      	bls.n	8001598 <__aeabi_f2iz+0x30>
 800157c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001580:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001584:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001588:	fa23 f002 	lsr.w	r0, r3, r2
 800158c:	bf18      	it	ne
 800158e:	4240      	negne	r0, r0
 8001590:	4770      	bx	lr
 8001592:	f04f 0000 	mov.w	r0, #0
 8001596:	4770      	bx	lr
 8001598:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800159c:	d101      	bne.n	80015a2 <__aeabi_f2iz+0x3a>
 800159e:	0242      	lsls	r2, r0, #9
 80015a0:	d105      	bne.n	80015ae <__aeabi_f2iz+0x46>
 80015a2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80015a6:	bf08      	it	eq
 80015a8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80015ac:	4770      	bx	lr
 80015ae:	f04f 0000 	mov.w	r0, #0
 80015b2:	4770      	bx	lr

080015b4 <Bsp_Led_Show_State_Handle>:
#include <string.h>
#include "bsp_rgb.h"

// The LED heartbeat for the board
static void Bsp_Led_Show_State_Handle(void)
{
 80015b4:	b508      	push	{r3, lr}
    static uint8_t led_count = 0;
    led_count++;
 80015b6:	4a08      	ldr	r2, [pc, #32]	@ (80015d8 <Bsp_Led_Show_State_Handle+0x24>)
 80015b8:	7813      	ldrb	r3, [r2, #0]
 80015ba:	3301      	adds	r3, #1
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	7013      	strb	r3, [r2, #0]
    if (led_count > 20)
 80015c0:	2b14      	cmp	r3, #20
 80015c2:	d800      	bhi.n	80015c6 <Bsp_Led_Show_State_Handle+0x12>
    {
        led_count = 0;
        LED_TOGGLE();
    }
}
 80015c4:	bd08      	pop	{r3, pc}
        led_count = 0;
 80015c6:	4613      	mov	r3, r2
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
        LED_TOGGLE();
 80015cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015d0:	4802      	ldr	r0, [pc, #8]	@ (80015dc <Bsp_Led_Show_State_Handle+0x28>)
 80015d2:	f003 ffa2 	bl	800551a <HAL_GPIO_TogglePin>
}
 80015d6:	e7f5      	b.n	80015c4 <Bsp_Led_Show_State_Handle+0x10>
 80015d8:	20000204 	.word	0x20000204
 80015dc:	40011000 	.word	0x40011000

080015e0 <Bsp_Init>:

void Bsp_Init(void)
{
 80015e0:	b508      	push	{r3, lr}
    USART1_Init();
 80015e2:	f000 ffb1 	bl	8002548 <USART1_Init>
    HAL_Delay(1000);
 80015e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015ea:	f002 f80f 	bl	800360c <HAL_Delay>

    RGB_Init();
 80015ee:	f000 ff7f 	bl	80024f0 <RGB_Init>
    RGB_Clear();
 80015f2:	f000 ffa1 	bl	8002538 <RGB_Clear>

    ICM20948_init();
 80015f6:	f000 fa4d 	bl	8001a94 <ICM20948_init>
    AK09916_init();
 80015fa:	f000 fa7b 	bl	8001af4 <AK09916_init>
    ICM20948_gyro_calibration();
 80015fe:	f000 fb91 	bl	8001d24 <ICM20948_gyro_calibration>

    Motor_Init();
 8001602:	f000 fd77 	bl	80020f4 <Motor_Init>
    Encoder_Init();
 8001606:	f000 f985 	bl	8001914 <Encoder_Init>
    PID_Param_Init(); // <--- ADD THIS LINE TO LOAD PID GAINS
 800160a:	f000 fe33 	bl	8002274 <PID_Param_Init>

    printf("IMU initialization complete...\r\n");
 800160e:	4805      	ldr	r0, [pc, #20]	@ (8001624 <Bsp_Init+0x44>)
 8001610:	f00d faf4 	bl	800ebfc <puts>
    printf("Mecca Robot initialization complete...\r\n");
 8001614:	4804      	ldr	r0, [pc, #16]	@ (8001628 <Bsp_Init+0x48>)
 8001616:	f00d faf1 	bl	800ebfc <puts>
    Beep_On_Time(50);
 800161a:	2032      	movs	r0, #50	@ 0x32
 800161c:	f000 f850 	bl	80016c0 <Beep_On_Time>
}
 8001620:	bd08      	pop	{r3, pc}
 8001622:	bf00      	nop
 8001624:	0801225c 	.word	0x0801225c
 8001628:	0801227c 	.word	0x0801227c

0800162c <Bsp_Loop>:

void Bsp_Loop(void)
{
 800162c:	b508      	push	{r3, lr}
    static uint32_t last_rgb_tick = 0;

    // 1. Time-Critical Locomotion & Housekeeping
    Bsp_Led_Show_State_Handle();
 800162e:	f7ff ffc1 	bl	80015b4 <Bsp_Led_Show_State_Handle>
    Beep_Timeout_Close_Handle();
 8001632:	f000 f885 	bl	8001740 <Beep_Timeout_Close_Handle>
    Backup_Beep_Handle();
 8001636:	f000 f89f 	bl	8001778 <Backup_Beep_Handle>
    Encoder_Update_Count();
 800163a:	f000 f8f5 	bl	8001828 <Encoder_Update_Count>
    Motion_Handle();
 800163e:	f000 fccd 	bl	8001fdc <Motion_Handle>
    ICM20948_Read_Data_Handle();
 8001642:	f000 fae1 	bl	8001c08 <ICM20948_Read_Data_Handle>

    // 2. RGB Heartbeat Test (Every 1 second)
    if (HAL_GetTick() - last_rgb_tick > 1000) {
 8001646:	f001 ffb9 	bl	80035bc <HAL_GetTick>
 800164a:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <Bsp_Loop+0x5c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	1ac0      	subs	r0, r0, r3
 8001650:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8001654:	d911      	bls.n	800167a <Bsp_Loop+0x4e>
        static uint8_t toggle = 0;
        if (toggle) {
 8001656:	4b0d      	ldr	r3, [pc, #52]	@ (800168c <Bsp_Loop+0x60>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	b193      	cbz	r3, 8001682 <Bsp_Loop+0x56>
            RGB_Set_All(20, 0, 0); // Dim Red
 800165c:	2200      	movs	r2, #0
 800165e:	4611      	mov	r1, r2
 8001660:	2014      	movs	r0, #20
 8001662:	f000 ff57 	bl	8002514 <RGB_Set_All>
        } else {
            RGB_Clear();
        }
        toggle = !toggle;
 8001666:	4a09      	ldr	r2, [pc, #36]	@ (800168c <Bsp_Loop+0x60>)
 8001668:	7813      	ldrb	r3, [r2, #0]
 800166a:	fab3 f383 	clz	r3, r3
 800166e:	095b      	lsrs	r3, r3, #5
 8001670:	7013      	strb	r3, [r2, #0]
        last_rgb_tick = HAL_GetTick();
 8001672:	f001 ffa3 	bl	80035bc <HAL_GetTick>
 8001676:	4b04      	ldr	r3, [pc, #16]	@ (8001688 <Bsp_Loop+0x5c>)
 8001678:	6018      	str	r0, [r3, #0]
    }

    HAL_Delay(10); // Maintains the 10ms base loop frequency
 800167a:	200a      	movs	r0, #10
 800167c:	f001 ffc6 	bl	800360c <HAL_Delay>
}
 8001680:	bd08      	pop	{r3, pc}
            RGB_Clear();
 8001682:	f000 ff59 	bl	8002538 <RGB_Clear>
 8001686:	e7ee      	b.n	8001666 <Bsp_Loop+0x3a>
 8001688:	20000208 	.word	0x20000208
 800168c:	20000205 	.word	0x20000205

08001690 <Beep_Set_Time>:


// Refreshes the buzzer time
static void Beep_Set_Time(uint16_t time)
{
	beep_on_time = time;
 8001690:	4b01      	ldr	r3, [pc, #4]	@ (8001698 <Beep_Set_Time+0x8>)
 8001692:	8018      	strh	r0, [r3, #0]
}
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	20000216 	.word	0x20000216

0800169c <Beep_Get_Time>:

// Gets the remaining time of the current buzzer on
static uint16_t Beep_Get_Time(void)
{
	return beep_on_time;
}
 800169c:	4b01      	ldr	r3, [pc, #4]	@ (80016a4 <Beep_Get_Time+0x8>)
 800169e:	8818      	ldrh	r0, [r3, #0]
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	20000216 	.word	0x20000216

080016a8 <Beep_Set_State>:


// Refreshes the buzzer status
static void Beep_Set_State(uint8_t state)
{
	beep_state = state;
 80016a8:	4b01      	ldr	r3, [pc, #4]	@ (80016b0 <Beep_Set_State+0x8>)
 80016aa:	7018      	strb	r0, [r3, #0]
}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000214 	.word	0x20000214

080016b4 <Beep_Get_State>:

// Gets the status of the buzzer
static uint8_t Beep_Get_State(void)
{
	return beep_state;
}
 80016b4:	4b01      	ldr	r3, [pc, #4]	@ (80016bc <Beep_Get_State+0x8>)
 80016b6:	7818      	ldrb	r0, [r3, #0]
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	20000214 	.word	0x20000214

080016c0 <Beep_On_Time>:


// Set the buzzer start time. The buzzer is disabled when time is 0
// Keeps ringing when time is 1, and automatically shuts down after time>=10
void Beep_On_Time(uint16_t time)
{
 80016c0:	b510      	push	{r4, lr}
	if (time == BEEP_STATE_ON_ALWAYS)
 80016c2:	2801      	cmp	r0, #1
 80016c4:	d004      	beq.n	80016d0 <Beep_On_Time+0x10>
 80016c6:	4604      	mov	r4, r0
	{
		Beep_Set_State(BEEP_STATE_ON_ALWAYS);
		Beep_Set_Time(0);
		BEEP_ON();
	}
	else if (time == BEEP_STATE_OFF)
 80016c8:	b170      	cbz	r0, 80016e8 <Beep_On_Time+0x28>
		Beep_Set_Time(0);
		BEEP_OFF();
	}
	else
	{
		if (time >= 10)
 80016ca:	2809      	cmp	r0, #9
 80016cc:	d818      	bhi.n	8001700 <Beep_On_Time+0x40>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
			Beep_Set_Time(time / 10);
			BEEP_ON();
		}
	}
}
 80016ce:	bd10      	pop	{r4, pc}
		Beep_Set_State(BEEP_STATE_ON_ALWAYS);
 80016d0:	2001      	movs	r0, #1
 80016d2:	f7ff ffe9 	bl	80016a8 <Beep_Set_State>
		Beep_Set_Time(0);
 80016d6:	2000      	movs	r0, #0
 80016d8:	f7ff ffda 	bl	8001690 <Beep_Set_Time>
		BEEP_ON();
 80016dc:	2201      	movs	r2, #1
 80016de:	2120      	movs	r1, #32
 80016e0:	480f      	ldr	r0, [pc, #60]	@ (8001720 <Beep_On_Time+0x60>)
 80016e2:	f003 ff14 	bl	800550e <HAL_GPIO_WritePin>
 80016e6:	e7f2      	b.n	80016ce <Beep_On_Time+0xe>
		Beep_Set_State(BEEP_STATE_OFF);
 80016e8:	2000      	movs	r0, #0
 80016ea:	f7ff ffdd 	bl	80016a8 <Beep_Set_State>
		Beep_Set_Time(0);
 80016ee:	2000      	movs	r0, #0
 80016f0:	f7ff ffce 	bl	8001690 <Beep_Set_Time>
		BEEP_OFF();
 80016f4:	2200      	movs	r2, #0
 80016f6:	2120      	movs	r1, #32
 80016f8:	4809      	ldr	r0, [pc, #36]	@ (8001720 <Beep_On_Time+0x60>)
 80016fa:	f003 ff08 	bl	800550e <HAL_GPIO_WritePin>
 80016fe:	e7e6      	b.n	80016ce <Beep_On_Time+0xe>
			Beep_Set_State(BEEP_STATE_ON_DELAY);
 8001700:	2002      	movs	r0, #2
 8001702:	f7ff ffd1 	bl	80016a8 <Beep_Set_State>
			Beep_Set_Time(time / 10);
 8001706:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <Beep_On_Time+0x64>)
 8001708:	fba3 3004 	umull	r3, r0, r3, r4
 800170c:	08c0      	lsrs	r0, r0, #3
 800170e:	f7ff ffbf 	bl	8001690 <Beep_Set_Time>
			BEEP_ON();
 8001712:	2201      	movs	r2, #1
 8001714:	2120      	movs	r1, #32
 8001716:	4802      	ldr	r0, [pc, #8]	@ (8001720 <Beep_On_Time+0x60>)
 8001718:	f003 fef9 	bl	800550e <HAL_GPIO_WritePin>
}
 800171c:	e7d7      	b.n	80016ce <Beep_On_Time+0xe>
 800171e:	bf00      	nop
 8001720:	40011000 	.word	0x40011000
 8001724:	cccccccd 	.word	0xcccccccd

08001728 <Beep_Off>:

void Beep_Off()
{
 8001728:	b508      	push	{r3, lr}
    BEEP_OFF();  // Calls the macro to turn the buzzer off
 800172a:	2200      	movs	r2, #0
 800172c:	2120      	movs	r1, #32
 800172e:	4803      	ldr	r0, [pc, #12]	@ (800173c <Beep_Off+0x14>)
 8001730:	f003 feed 	bl	800550e <HAL_GPIO_WritePin>
    Beep_Set_State(BEEP_STATE_OFF);  // Ensure the state is properly updated
 8001734:	2000      	movs	r0, #0
 8001736:	f7ff ffb7 	bl	80016a8 <Beep_Set_State>
}
 800173a:	bd08      	pop	{r3, pc}
 800173c:	40011000 	.word	0x40011000

08001740 <Beep_Timeout_Close_Handle>:


// Buzzer timeout automatically shut down the program, 10 milliseconds to call once
void Beep_Timeout_Close_Handle(void)
{
 8001740:	b508      	push	{r3, lr}
	if (Beep_Get_State() == BEEP_STATE_ON_DELAY)
 8001742:	f7ff ffb7 	bl	80016b4 <Beep_Get_State>
 8001746:	2802      	cmp	r0, #2
 8001748:	d000      	beq.n	800174c <Beep_Timeout_Close_Handle+0xc>
		{
			BEEP_OFF();
			Beep_Set_State(BEEP_STATE_OFF);
		}
	}
}
 800174a:	bd08      	pop	{r3, pc}
		if (Beep_Get_Time())
 800174c:	f7ff ffa6 	bl	800169c <Beep_Get_Time>
 8001750:	b120      	cbz	r0, 800175c <Beep_Timeout_Close_Handle+0x1c>
			beep_on_time--;
 8001752:	4a07      	ldr	r2, [pc, #28]	@ (8001770 <Beep_Timeout_Close_Handle+0x30>)
 8001754:	8813      	ldrh	r3, [r2, #0]
 8001756:	3b01      	subs	r3, #1
 8001758:	8013      	strh	r3, [r2, #0]
 800175a:	e7f6      	b.n	800174a <Beep_Timeout_Close_Handle+0xa>
			BEEP_OFF();
 800175c:	2200      	movs	r2, #0
 800175e:	2120      	movs	r1, #32
 8001760:	4804      	ldr	r0, [pc, #16]	@ (8001774 <Beep_Timeout_Close_Handle+0x34>)
 8001762:	f003 fed4 	bl	800550e <HAL_GPIO_WritePin>
			Beep_Set_State(BEEP_STATE_OFF);
 8001766:	2000      	movs	r0, #0
 8001768:	f7ff ff9e 	bl	80016a8 <Beep_Set_State>
}
 800176c:	e7ed      	b.n	800174a <Beep_Timeout_Close_Handle+0xa>
 800176e:	bf00      	nop
 8001770:	20000216 	.word	0x20000216
 8001774:	40011000 	.word	0x40011000

08001778 <Backup_Beep_Handle>:

// Handle Backup Beep (Reverse Warning)
void Backup_Beep_Handle(void)
{
 8001778:	b510      	push	{r4, lr}
    static uint32_t last_beep_time = 0;
    static uint8_t beep_is_active = 0;
    int vx = GetLatestVelocityX();
 800177a:	f000 fc6d 	bl	8002058 <GetLatestVelocityX>

    // Check if reversing (vx is negative)
    // Using a small threshold to avoid noise
    if (vx < -50)
 800177e:	f110 0f32 	cmn.w	r0, #50	@ 0x32
 8001782:	db03      	blt.n	800178c <Backup_Beep_Handle+0x14>
        }
    }
    else
    {
        // Not reversing, ensure beep is off if it was active
        if (beep_is_active)
 8001784:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <Backup_Beep_Handle+0x58>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	b9db      	cbnz	r3, 80017c2 <Backup_Beep_Handle+0x4a>
        {
            Beep_Off();
            beep_is_active = 0;
        }
    }
}
 800178a:	bd10      	pop	{r4, pc}
        uint32_t current_time = HAL_GetTick();
 800178c:	f001 ff16 	bl	80035bc <HAL_GetTick>
 8001790:	4604      	mov	r4, r0
        if (current_time - last_beep_time >= 500)
 8001792:	4b10      	ldr	r3, [pc, #64]	@ (80017d4 <Backup_Beep_Handle+0x5c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	1ac3      	subs	r3, r0, r3
 8001798:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800179c:	d3f5      	bcc.n	800178a <Backup_Beep_Handle+0x12>
            if (beep_is_active == 0)
 800179e:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <Backup_Beep_Handle+0x58>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	b943      	cbnz	r3, 80017b6 <Backup_Beep_Handle+0x3e>
                Beep_On_Time(BEEP_STATE_ON_ALWAYS);
 80017a4:	2001      	movs	r0, #1
 80017a6:	f7ff ff8b 	bl	80016c0 <Beep_On_Time>
                beep_is_active = 1;
 80017aa:	4b09      	ldr	r3, [pc, #36]	@ (80017d0 <Backup_Beep_Handle+0x58>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	701a      	strb	r2, [r3, #0]
            last_beep_time = current_time;
 80017b0:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <Backup_Beep_Handle+0x5c>)
 80017b2:	601c      	str	r4, [r3, #0]
 80017b4:	e7e9      	b.n	800178a <Backup_Beep_Handle+0x12>
                Beep_Off();
 80017b6:	f7ff ffb7 	bl	8001728 <Beep_Off>
                beep_is_active = 0;
 80017ba:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <Backup_Beep_Handle+0x58>)
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]
 80017c0:	e7f6      	b.n	80017b0 <Backup_Beep_Handle+0x38>
            Beep_Off();
 80017c2:	f7ff ffb1 	bl	8001728 <Beep_Off>
            beep_is_active = 0;
 80017c6:	4b02      	ldr	r3, [pc, #8]	@ (80017d0 <Backup_Beep_Handle+0x58>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
}
 80017cc:	e7dd      	b.n	800178a <Backup_Beep_Handle+0x12>
 80017ce:	bf00      	nop
 80017d0:	2000020c 	.word	0x2000020c
 80017d4:	20000210 	.word	0x20000210

080017d8 <Encoder_Read_CNT>:
static int32_t encoder_offset[4] = {0, 0, 0, 0};

static int16_t Encoder_Read_CNT(uint8_t Motor_id)
{
    int16_t Encoder_TIM = 0;
    switch(Motor_id)
 80017d8:	2803      	cmp	r0, #3
 80017da:	d81c      	bhi.n	8001816 <Encoder_Read_CNT+0x3e>
 80017dc:	e8df f000 	tbb	[pc, r0]
 80017e0:	150f0902 	.word	0x150f0902
    {
        case MOTOR_ID_M1:  Encoder_TIM = (short)TIM2 -> CNT; TIM2 -> CNT = 0; break;
 80017e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80017e8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80017ea:	b200      	sxth	r0, r0
 80017ec:	2200      	movs	r2, #0
 80017ee:	625a      	str	r2, [r3, #36]	@ 0x24
 80017f0:	4770      	bx	lr
        case MOTOR_ID_M2:  Encoder_TIM = (short)TIM4 -> CNT; TIM4 -> CNT = 0; break;
 80017f2:	4b0a      	ldr	r3, [pc, #40]	@ (800181c <Encoder_Read_CNT+0x44>)
 80017f4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80017f6:	b200      	sxth	r0, r0
 80017f8:	2200      	movs	r2, #0
 80017fa:	625a      	str	r2, [r3, #36]	@ 0x24
 80017fc:	4770      	bx	lr
        case MOTOR_ID_M3:  Encoder_TIM = (short)TIM5 -> CNT; TIM5 -> CNT = 0; break;
 80017fe:	4b08      	ldr	r3, [pc, #32]	@ (8001820 <Encoder_Read_CNT+0x48>)
 8001800:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001802:	b200      	sxth	r0, r0
 8001804:	2200      	movs	r2, #0
 8001806:	625a      	str	r2, [r3, #36]	@ 0x24
 8001808:	4770      	bx	lr
        case MOTOR_ID_M4:  Encoder_TIM = (short)TIM3 -> CNT; TIM3 -> CNT = 0; break;
 800180a:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <Encoder_Read_CNT+0x4c>)
 800180c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800180e:	b200      	sxth	r0, r0
 8001810:	2200      	movs	r2, #0
 8001812:	625a      	str	r2, [r3, #36]	@ 0x24
 8001814:	4770      	bx	lr
    switch(Motor_id)
 8001816:	2000      	movs	r0, #0
        default:  break;
    }
    return Encoder_TIM;
}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40000800 	.word	0x40000800
 8001820:	40000c00 	.word	0x40000c00
 8001824:	40000400 	.word	0x40000400

08001828 <Encoder_Update_Count>:

// Signs flipped so "Forward" = Positive Velocity
void Encoder_Update_Count(void)
{
 8001828:	b508      	push	{r3, lr}
    g_Encoder_M1_Now += Encoder_Read_CNT(MOTOR_ID_M1); // Swapped - to +
 800182a:	2000      	movs	r0, #0
 800182c:	f7ff ffd4 	bl	80017d8 <Encoder_Read_CNT>
 8001830:	4a1d      	ldr	r2, [pc, #116]	@ (80018a8 <Encoder_Update_Count+0x80>)
 8001832:	6813      	ldr	r3, [r2, #0]
 8001834:	4403      	add	r3, r0
 8001836:	6013      	str	r3, [r2, #0]
    g_Encoder_M2_Now -= Encoder_Read_CNT(MOTOR_ID_M2); // Swapped + to -
 8001838:	2001      	movs	r0, #1
 800183a:	f7ff ffcd 	bl	80017d8 <Encoder_Read_CNT>
 800183e:	4a1b      	ldr	r2, [pc, #108]	@ (80018ac <Encoder_Update_Count+0x84>)
 8001840:	6813      	ldr	r3, [r2, #0]
 8001842:	1a1b      	subs	r3, r3, r0
 8001844:	6013      	str	r3, [r2, #0]
    g_Encoder_M3_Now -= Encoder_Read_CNT(MOTOR_ID_M3); // Swapped + to -
 8001846:	2002      	movs	r0, #2
 8001848:	f7ff ffc6 	bl	80017d8 <Encoder_Read_CNT>
 800184c:	4a18      	ldr	r2, [pc, #96]	@ (80018b0 <Encoder_Update_Count+0x88>)
 800184e:	6813      	ldr	r3, [r2, #0]
 8001850:	1a1b      	subs	r3, r3, r0
 8001852:	6013      	str	r3, [r2, #0]
    g_Encoder_M4_Now += Encoder_Read_CNT(MOTOR_ID_M4); // Swapped - to +
 8001854:	2003      	movs	r0, #3
 8001856:	f7ff ffbf 	bl	80017d8 <Encoder_Read_CNT>
 800185a:	4a16      	ldr	r2, [pc, #88]	@ (80018b4 <Encoder_Update_Count+0x8c>)
 800185c:	6813      	ldr	r3, [r2, #0]
 800185e:	4403      	add	r3, r0
 8001860:	6013      	str	r3, [r2, #0]

    static uint32_t reset_counter = 0;
    if (++reset_counter >= 10000)
 8001862:	4a15      	ldr	r2, [pc, #84]	@ (80018b8 <Encoder_Update_Count+0x90>)
 8001864:	6813      	ldr	r3, [r2, #0]
 8001866:	3301      	adds	r3, #1
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800186e:	4293      	cmp	r3, r2
 8001870:	d818      	bhi.n	80018a4 <Encoder_Update_Count+0x7c>
    {
        for(int i=0; i<4; i++) encoder_offset[i] += (&g_Encoder_M1_Now)[i];
        g_Encoder_M1_Now = g_Encoder_M2_Now = g_Encoder_M3_Now = g_Encoder_M4_Now = 0;
        reset_counter = 0;
    }
}
 8001872:	bd08      	pop	{r3, pc}
        for(int i=0; i<4; i++) encoder_offset[i] += (&g_Encoder_M1_Now)[i];
 8001874:	4911      	ldr	r1, [pc, #68]	@ (80018bc <Encoder_Update_Count+0x94>)
 8001876:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 800187a:	480b      	ldr	r0, [pc, #44]	@ (80018a8 <Encoder_Update_Count+0x80>)
 800187c:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8001880:	4402      	add	r2, r0
 8001882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001886:	3301      	adds	r3, #1
 8001888:	2b03      	cmp	r3, #3
 800188a:	ddf3      	ble.n	8001874 <Encoder_Update_Count+0x4c>
        g_Encoder_M1_Now = g_Encoder_M2_Now = g_Encoder_M3_Now = g_Encoder_M4_Now = 0;
 800188c:	2300      	movs	r3, #0
 800188e:	4a09      	ldr	r2, [pc, #36]	@ (80018b4 <Encoder_Update_Count+0x8c>)
 8001890:	6013      	str	r3, [r2, #0]
 8001892:	4a07      	ldr	r2, [pc, #28]	@ (80018b0 <Encoder_Update_Count+0x88>)
 8001894:	6013      	str	r3, [r2, #0]
 8001896:	4a05      	ldr	r2, [pc, #20]	@ (80018ac <Encoder_Update_Count+0x84>)
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	4a03      	ldr	r2, [pc, #12]	@ (80018a8 <Encoder_Update_Count+0x80>)
 800189c:	6013      	str	r3, [r2, #0]
        reset_counter = 0;
 800189e:	4a06      	ldr	r2, [pc, #24]	@ (80018b8 <Encoder_Update_Count+0x90>)
 80018a0:	6013      	str	r3, [r2, #0]
}
 80018a2:	e7e6      	b.n	8001872 <Encoder_Update_Count+0x4a>
        for(int i=0; i<4; i++) encoder_offset[i] += (&g_Encoder_M1_Now)[i];
 80018a4:	2300      	movs	r3, #0
 80018a6:	e7ef      	b.n	8001888 <Encoder_Update_Count+0x60>
 80018a8:	20000238 	.word	0x20000238
 80018ac:	20000234 	.word	0x20000234
 80018b0:	20000230 	.word	0x20000230
 80018b4:	2000022c 	.word	0x2000022c
 80018b8:	20000218 	.word	0x20000218
 80018bc:	2000021c 	.word	0x2000021c

080018c0 <Encoder_Get_Total_Count>:

int32_t Encoder_Get_Total_Count(uint8_t Motor_id)
{
    if (Motor_id == MOTOR_ID_M1) return encoder_offset[0] + g_Encoder_M1_Now;
 80018c0:	2803      	cmp	r0, #3
 80018c2:	d81b      	bhi.n	80018fc <Encoder_Get_Total_Count+0x3c>
 80018c4:	e8df f000 	tbb	[pc, r0]
 80018c8:	140e0802 	.word	0x140e0802
 80018cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <Encoder_Get_Total_Count+0x40>)
 80018ce:	6818      	ldr	r0, [r3, #0]
 80018d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001904 <Encoder_Get_Total_Count+0x44>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4418      	add	r0, r3
 80018d6:	4770      	bx	lr
    if (Motor_id == MOTOR_ID_M2) return encoder_offset[1] + g_Encoder_M2_Now;
 80018d8:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <Encoder_Get_Total_Count+0x40>)
 80018da:	6858      	ldr	r0, [r3, #4]
 80018dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001908 <Encoder_Get_Total_Count+0x48>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4418      	add	r0, r3
 80018e2:	4770      	bx	lr
    if (Motor_id == MOTOR_ID_M3) return encoder_offset[2] + g_Encoder_M3_Now;
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <Encoder_Get_Total_Count+0x40>)
 80018e6:	6898      	ldr	r0, [r3, #8]
 80018e8:	4b08      	ldr	r3, [pc, #32]	@ (800190c <Encoder_Get_Total_Count+0x4c>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4418      	add	r0, r3
 80018ee:	4770      	bx	lr
    if (Motor_id == MOTOR_ID_M4) return encoder_offset[3] + g_Encoder_M4_Now;
 80018f0:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <Encoder_Get_Total_Count+0x40>)
 80018f2:	68d8      	ldr	r0, [r3, #12]
 80018f4:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <Encoder_Get_Total_Count+0x50>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4418      	add	r0, r3
 80018fa:	4770      	bx	lr
{
 80018fc:	2000      	movs	r0, #0
    return 0;
}
 80018fe:	4770      	bx	lr
 8001900:	2000021c 	.word	0x2000021c
 8001904:	20000238 	.word	0x20000238
 8001908:	20000234 	.word	0x20000234
 800190c:	20000230 	.word	0x20000230
 8001910:	2000022c 	.word	0x2000022c

08001914 <Encoder_Init>:

void Encoder_Init(void)
{
 8001914:	b508      	push	{r3, lr}
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001916:	2104      	movs	r1, #4
 8001918:	4807      	ldr	r0, [pc, #28]	@ (8001938 <Encoder_Init+0x24>)
 800191a:	f009 f97b 	bl	800ac14 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 800191e:	2104      	movs	r1, #4
 8001920:	4806      	ldr	r0, [pc, #24]	@ (800193c <Encoder_Init+0x28>)
 8001922:	f009 f977 	bl	800ac14 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001926:	2104      	movs	r1, #4
 8001928:	4805      	ldr	r0, [pc, #20]	@ (8001940 <Encoder_Init+0x2c>)
 800192a:	f009 f973 	bl	800ac14 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 800192e:	2104      	movs	r1, #4
 8001930:	4804      	ldr	r0, [pc, #16]	@ (8001944 <Encoder_Init+0x30>)
 8001932:	f009 f96f 	bl	800ac14 <HAL_TIM_Encoder_Start>
}
 8001936:	bd08      	pop	{r3, pc}
 8001938:	2000056c 	.word	0x2000056c
 800193c:	20000524 	.word	0x20000524
 8001940:	200004dc 	.word	0x200004dc
 8001944:	20000494 	.word	0x20000494

08001948 <ICM_Active>:
float gyro_offset_x = 0, gyro_offset_y = 0, gyro_offset_z = 0;
float g_current_yaw = 0.0f;
float g_last_loop_time = 0.0f;

/* --- SPI Helpers --- */
static void ICM_Active()   { HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_RESET); }
 8001948:	b508      	push	{r3, lr}
 800194a:	2200      	movs	r2, #0
 800194c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001950:	4801      	ldr	r0, [pc, #4]	@ (8001958 <ICM_Active+0x10>)
 8001952:	f003 fddc 	bl	800550e <HAL_GPIO_WritePin>
 8001956:	bd08      	pop	{r3, pc}
 8001958:	40010c00 	.word	0x40010c00

0800195c <ICM_NoActive>:
static void ICM_NoActive() { HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_SET); }
 800195c:	b508      	push	{r3, lr}
 800195e:	2201      	movs	r2, #1
 8001960:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001964:	4801      	ldr	r0, [pc, #4]	@ (800196c <ICM_NoActive+0x10>)
 8001966:	f003 fdd2 	bl	800550e <HAL_GPIO_WritePin>
 800196a:	bd08      	pop	{r3, pc}
 800196c:	40010c00 	.word	0x40010c00

08001970 <select_user_bank>:

static void select_user_bank(userbank_t ub) {
 8001970:	b500      	push	{lr}
 8001972:	b083      	sub	sp, #12
    uint8_t write_reg[2] = {REG_BANK_SEL | WRITE, (uint8_t)ub << 4};
 8001974:	237f      	movs	r3, #127	@ 0x7f
 8001976:	f88d 3004 	strb.w	r3, [sp, #4]
 800197a:	0100      	lsls	r0, r0, #4
 800197c:	f88d 0005 	strb.w	r0, [sp, #5]
    ICM_Active();
 8001980:	f7ff ffe2 	bl	8001948 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 8001984:	230a      	movs	r3, #10
 8001986:	2202      	movs	r2, #2
 8001988:	a901      	add	r1, sp, #4
 800198a:	4804      	ldr	r0, [pc, #16]	@ (800199c <select_user_bank+0x2c>)
 800198c:	f004 fdfb 	bl	8006586 <HAL_SPI_Transmit>
    ICM_NoActive();
 8001990:	f7ff ffe4 	bl	800195c <ICM_NoActive>
}
 8001994:	b003      	add	sp, #12
 8001996:	f85d fb04 	ldr.w	pc, [sp], #4
 800199a:	bf00      	nop
 800199c:	200003ec 	.word	0x200003ec

080019a0 <read_single_reg>:
    ICM_Active();
    HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
    ICM_NoActive();
}

static uint8_t read_single_reg(userbank_t ub, uint8_t reg) {
 80019a0:	b510      	push	{r4, lr}
 80019a2:	b082      	sub	sp, #8
    uint8_t read_reg = READ | reg, val;
 80019a4:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 80019a8:	f88d 1007 	strb.w	r1, [sp, #7]
    select_user_bank(ub);
 80019ac:	f7ff ffe0 	bl	8001970 <select_user_bank>
    ICM_Active();
 80019b0:	f7ff ffca 	bl	8001948 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 10);
 80019b4:	4c0a      	ldr	r4, [pc, #40]	@ (80019e0 <read_single_reg+0x40>)
 80019b6:	230a      	movs	r3, #10
 80019b8:	2201      	movs	r2, #1
 80019ba:	f10d 0107 	add.w	r1, sp, #7
 80019be:	4620      	mov	r0, r4
 80019c0:	f004 fde1 	bl	8006586 <HAL_SPI_Transmit>
    HAL_SPI_Receive(ICM20948_SPI, &val, 1, 10);
 80019c4:	230a      	movs	r3, #10
 80019c6:	2201      	movs	r2, #1
 80019c8:	f10d 0106 	add.w	r1, sp, #6
 80019cc:	4620      	mov	r0, r4
 80019ce:	f004 ffe6 	bl	800699e <HAL_SPI_Receive>
    ICM_NoActive();
 80019d2:	f7ff ffc3 	bl	800195c <ICM_NoActive>
    return val;
}
 80019d6:	f89d 0006 	ldrb.w	r0, [sp, #6]
 80019da:	b002      	add	sp, #8
 80019dc:	bd10      	pop	{r4, pc}
 80019de:	bf00      	nop
 80019e0:	200003ec 	.word	0x200003ec

080019e4 <write_single_reg>:
static void write_single_reg(userbank_t ub, uint8_t reg, uint8_t val) {
 80019e4:	b500      	push	{lr}
 80019e6:	b083      	sub	sp, #12
    uint8_t write_reg[2] = {WRITE | reg, val};
 80019e8:	f88d 1004 	strb.w	r1, [sp, #4]
 80019ec:	f88d 2005 	strb.w	r2, [sp, #5]
    select_user_bank(ub);
 80019f0:	f7ff ffbe 	bl	8001970 <select_user_bank>
    ICM_Active();
 80019f4:	f7ff ffa8 	bl	8001948 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, write_reg, 2, 10);
 80019f8:	230a      	movs	r3, #10
 80019fa:	2202      	movs	r2, #2
 80019fc:	a901      	add	r1, sp, #4
 80019fe:	4804      	ldr	r0, [pc, #16]	@ (8001a10 <write_single_reg+0x2c>)
 8001a00:	f004 fdc1 	bl	8006586 <HAL_SPI_Transmit>
    ICM_NoActive();
 8001a04:	f7ff ffaa 	bl	800195c <ICM_NoActive>
}
 8001a08:	b003      	add	sp, #12
 8001a0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a0e:	bf00      	nop
 8001a10:	200003ec 	.word	0x200003ec

08001a14 <write_mag_reg>:
    ICM_NoActive();
    return reg_val;
}

/* --- Magnetometer Proxy Helpers --- */
static void write_mag_reg(uint8_t reg, uint8_t val) {
 8001a14:	b538      	push	{r3, r4, r5, lr}
 8001a16:	4605      	mov	r5, r0
 8001a18:	460c      	mov	r4, r1
    write_single_reg(ub_3, B3_I2C_SLV4_ADDR, MAG_I2C_ADDR);
 8001a1a:	220c      	movs	r2, #12
 8001a1c:	2113      	movs	r1, #19
 8001a1e:	2003      	movs	r0, #3
 8001a20:	f7ff ffe0 	bl	80019e4 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV4_REG, reg);
 8001a24:	462a      	mov	r2, r5
 8001a26:	2114      	movs	r1, #20
 8001a28:	2003      	movs	r0, #3
 8001a2a:	f7ff ffdb 	bl	80019e4 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV4_DO, val);
 8001a2e:	4622      	mov	r2, r4
 8001a30:	2116      	movs	r1, #22
 8001a32:	2003      	movs	r0, #3
 8001a34:	f7ff ffd6 	bl	80019e4 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV4_CTRL, 0x80); // Enable Slave 4 write
 8001a38:	2280      	movs	r2, #128	@ 0x80
 8001a3a:	2115      	movs	r1, #21
 8001a3c:	2003      	movs	r0, #3
 8001a3e:	f7ff ffd1 	bl	80019e4 <write_single_reg>
    HAL_Delay(10);
 8001a42:	200a      	movs	r0, #10
 8001a44:	f001 fde2 	bl	800360c <HAL_Delay>
}
 8001a48:	bd38      	pop	{r3, r4, r5, pc}
	...

08001a4c <read_multiple_reg>:
static uint8_t* read_multiple_reg(userbank_t ub, uint8_t reg, uint8_t len) {
 8001a4c:	b570      	push	{r4, r5, r6, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	4614      	mov	r4, r2
    uint8_t read_reg = READ | reg;
 8001a52:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 8001a56:	f88d 1007 	strb.w	r1, [sp, #7]
    select_user_bank(ub);
 8001a5a:	f7ff ff89 	bl	8001970 <select_user_bank>
    ICM_Active();
 8001a5e:	f7ff ff73 	bl	8001948 <ICM_Active>
    HAL_SPI_Transmit(ICM20948_SPI, &read_reg, 1, 10);
 8001a62:	4e0a      	ldr	r6, [pc, #40]	@ (8001a8c <read_multiple_reg+0x40>)
 8001a64:	230a      	movs	r3, #10
 8001a66:	2201      	movs	r2, #1
 8001a68:	f10d 0107 	add.w	r1, sp, #7
 8001a6c:	4630      	mov	r0, r6
 8001a6e:	f004 fd8a 	bl	8006586 <HAL_SPI_Transmit>
    HAL_SPI_Receive(ICM20948_SPI, reg_val, len, 10);
 8001a72:	4d07      	ldr	r5, [pc, #28]	@ (8001a90 <read_multiple_reg+0x44>)
 8001a74:	230a      	movs	r3, #10
 8001a76:	4622      	mov	r2, r4
 8001a78:	4629      	mov	r1, r5
 8001a7a:	4630      	mov	r0, r6
 8001a7c:	f004 ff8f 	bl	800699e <HAL_SPI_Receive>
    ICM_NoActive();
 8001a80:	f7ff ff6c 	bl	800195c <ICM_NoActive>
}
 8001a84:	4628      	mov	r0, r5
 8001a86:	b002      	add	sp, #8
 8001a88:	bd70      	pop	{r4, r5, r6, pc}
 8001a8a:	bf00      	nop
 8001a8c:	200003ec 	.word	0x200003ec
 8001a90:	2000023c 	.word	0x2000023c

08001a94 <ICM20948_init>:

/* --- Initialization --- */
void ICM20948_init() {
 8001a94:	b508      	push	{r3, lr}
    while(read_single_reg(ub_0, B0_WHO_AM_I) != 0xEA) { HAL_Delay(100); }
 8001a96:	e002      	b.n	8001a9e <ICM20948_init+0xa>
 8001a98:	2064      	movs	r0, #100	@ 0x64
 8001a9a:	f001 fdb7 	bl	800360c <HAL_Delay>
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4608      	mov	r0, r1
 8001aa2:	f7ff ff7d 	bl	80019a0 <read_single_reg>
 8001aa6:	28ea      	cmp	r0, #234	@ 0xea
 8001aa8:	d1f6      	bne.n	8001a98 <ICM20948_init+0x4>
    write_single_reg(ub_0, B0_PWR_MGMT_1, 0x80); // Reset
 8001aaa:	2280      	movs	r2, #128	@ 0x80
 8001aac:	2106      	movs	r1, #6
 8001aae:	2000      	movs	r0, #0
 8001ab0:	f7ff ff98 	bl	80019e4 <write_single_reg>
    HAL_Delay(100);
 8001ab4:	2064      	movs	r0, #100	@ 0x64
 8001ab6:	f001 fda9 	bl	800360c <HAL_Delay>
    write_single_reg(ub_0, B0_PWR_MGMT_1, 0x01); // Wake
 8001aba:	2201      	movs	r2, #1
 8001abc:	2106      	movs	r1, #6
 8001abe:	2000      	movs	r0, #0
 8001ac0:	f7ff ff90 	bl	80019e4 <write_single_reg>
    HAL_Delay(50);
 8001ac4:	2032      	movs	r0, #50	@ 0x32
 8001ac6:	f001 fda1 	bl	800360c <HAL_Delay>
    write_single_reg(ub_0, B0_USER_CTRL, 0x30);   // Enable I2C Master
 8001aca:	2230      	movs	r2, #48	@ 0x30
 8001acc:	2103      	movs	r1, #3
 8001ace:	2000      	movs	r0, #0
 8001ad0:	f7ff ff88 	bl	80019e4 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_MST_CTRL, 0x07); // Set Clock ~345kHz
 8001ad4:	2207      	movs	r2, #7
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	2003      	movs	r0, #3
 8001ada:	f7ff ff83 	bl	80019e4 <write_single_reg>

    write_single_reg(ub_2, B2_GYRO_CONFIG_1, (3 << 1) | 0x01); // 2000dps
 8001ade:	2207      	movs	r2, #7
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	2002      	movs	r0, #2
 8001ae4:	f7ff ff7e 	bl	80019e4 <write_single_reg>
    write_single_reg(ub_2, B2_ACCEL_CONFIG, (0 << 1) | 0x01);  // 2g
 8001ae8:	2201      	movs	r2, #1
 8001aea:	2114      	movs	r1, #20
 8001aec:	2002      	movs	r0, #2
 8001aee:	f7ff ff79 	bl	80019e4 <write_single_reg>
}
 8001af2:	bd08      	pop	{r3, pc}

08001af4 <AK09916_init>:

void AK09916_init() {
 8001af4:	b508      	push	{r3, lr}
    write_mag_reg(0x32, 0x01); // Software Reset
 8001af6:	2101      	movs	r1, #1
 8001af8:	2032      	movs	r0, #50	@ 0x32
 8001afa:	f7ff ff8b 	bl	8001a14 <write_mag_reg>
    HAL_Delay(50);
 8001afe:	2032      	movs	r0, #50	@ 0x32
 8001b00:	f001 fd84 	bl	800360c <HAL_Delay>
    write_mag_reg(MAG_CNTL2, 0x08); // Continuous Mode 100Hz
 8001b04:	2108      	movs	r1, #8
 8001b06:	2031      	movs	r0, #49	@ 0x31
 8001b08:	f7ff ff84 	bl	8001a14 <write_mag_reg>

    write_single_reg(ub_3, B3_I2C_SLV0_ADDR, MAG_I2C_ADDR | READ);
 8001b0c:	228c      	movs	r2, #140	@ 0x8c
 8001b0e:	2103      	movs	r1, #3
 8001b10:	4608      	mov	r0, r1
 8001b12:	f7ff ff67 	bl	80019e4 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV0_REG, MAG_ST1);
 8001b16:	2210      	movs	r2, #16
 8001b18:	2104      	movs	r1, #4
 8001b1a:	2003      	movs	r0, #3
 8001b1c:	f7ff ff62 	bl	80019e4 <write_single_reg>
    write_single_reg(ub_3, B3_I2C_SLV0_CTRL, 0x89); // Auto-read 9 bytes
 8001b20:	2289      	movs	r2, #137	@ 0x89
 8001b22:	2105      	movs	r1, #5
 8001b24:	2003      	movs	r0, #3
 8001b26:	f7ff ff5d 	bl	80019e4 <write_single_reg>
}
 8001b2a:	bd08      	pop	{r3, pc}

08001b2c <ICM20948_accel_read_g>:
    g_current_yaw -= g_imu_gyro.z * dt;
    if (g_current_yaw >= 360.0f) g_current_yaw -= 360.0f;
    if (g_current_yaw < 0.0f) g_current_yaw += 360.0f;
}

void ICM20948_accel_read_g(axises_t* data) {
 8001b2c:	b570      	push	{r4, r5, r6, lr}
 8001b2e:	4605      	mov	r5, r0
    uint8_t* t = read_multiple_reg(ub_0, B0_ACCEL_XOUT_H, 6);
 8001b30:	2206      	movs	r2, #6
 8001b32:	212d      	movs	r1, #45	@ 0x2d
 8001b34:	2000      	movs	r0, #0
 8001b36:	f7ff ff89 	bl	8001a4c <read_multiple_reg>
 8001b3a:	4604      	mov	r4, r0
    data->x = (float)((int16_t)(t[0] << 8 | t[1])) / g_scale_accel;
 8001b3c:	7803      	ldrb	r3, [r0, #0]
 8001b3e:	7840      	ldrb	r0, [r0, #1]
 8001b40:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001b44:	b200      	sxth	r0, r0
 8001b46:	f7ff faf5 	bl	8001134 <__aeabi_i2f>
 8001b4a:	4e0e      	ldr	r6, [pc, #56]	@ (8001b84 <ICM20948_accel_read_g+0x58>)
 8001b4c:	6831      	ldr	r1, [r6, #0]
 8001b4e:	f7ff fbf9 	bl	8001344 <__aeabi_fdiv>
 8001b52:	6028      	str	r0, [r5, #0]
    data->y = (float)((int16_t)(t[2] << 8 | t[3])) / g_scale_accel;
 8001b54:	78a3      	ldrb	r3, [r4, #2]
 8001b56:	78e0      	ldrb	r0, [r4, #3]
 8001b58:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001b5c:	b200      	sxth	r0, r0
 8001b5e:	f7ff fae9 	bl	8001134 <__aeabi_i2f>
 8001b62:	6836      	ldr	r6, [r6, #0]
 8001b64:	4631      	mov	r1, r6
 8001b66:	f7ff fbed 	bl	8001344 <__aeabi_fdiv>
 8001b6a:	6068      	str	r0, [r5, #4]
    data->z = (float)((int16_t)(t[4] << 8 | t[5])) / g_scale_accel;
 8001b6c:	7923      	ldrb	r3, [r4, #4]
 8001b6e:	7960      	ldrb	r0, [r4, #5]
 8001b70:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001b74:	b200      	sxth	r0, r0
 8001b76:	f7ff fadd 	bl	8001134 <__aeabi_i2f>
 8001b7a:	4631      	mov	r1, r6
 8001b7c:	f7ff fbe2 	bl	8001344 <__aeabi_fdiv>
 8001b80:	60a8      	str	r0, [r5, #8]
}
 8001b82:	bd70      	pop	{r4, r5, r6, pc}
 8001b84:	20000008 	.word	0x20000008

08001b88 <ICM20948_gyro_read_dps>:

void ICM20948_gyro_read_dps(axises_t* data) {
 8001b88:	b570      	push	{r4, r5, r6, lr}
 8001b8a:	4605      	mov	r5, r0
    uint8_t* t = read_multiple_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8001b8c:	2206      	movs	r2, #6
 8001b8e:	2133      	movs	r1, #51	@ 0x33
 8001b90:	2000      	movs	r0, #0
 8001b92:	f7ff ff5b 	bl	8001a4c <read_multiple_reg>
 8001b96:	4604      	mov	r4, r0
    data->x = (float)((int16_t)(t[0] << 8 | t[1]) - gyro_offset_x) / g_scale_gyro;
 8001b98:	7803      	ldrb	r3, [r0, #0]
 8001b9a:	7840      	ldrb	r0, [r0, #1]
 8001b9c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001ba0:	b200      	sxth	r0, r0
 8001ba2:	f7ff fac7 	bl	8001134 <__aeabi_i2f>
 8001ba6:	4b14      	ldr	r3, [pc, #80]	@ (8001bf8 <ICM20948_gyro_read_dps+0x70>)
 8001ba8:	6819      	ldr	r1, [r3, #0]
 8001baa:	f7ff fa0d 	bl	8000fc8 <__aeabi_fsub>
 8001bae:	4e13      	ldr	r6, [pc, #76]	@ (8001bfc <ICM20948_gyro_read_dps+0x74>)
 8001bb0:	6831      	ldr	r1, [r6, #0]
 8001bb2:	f7ff fbc7 	bl	8001344 <__aeabi_fdiv>
 8001bb6:	6028      	str	r0, [r5, #0]
    data->y = (float)((int16_t)(t[2] << 8 | t[3]) - gyro_offset_y) / g_scale_gyro;
 8001bb8:	78a3      	ldrb	r3, [r4, #2]
 8001bba:	78e0      	ldrb	r0, [r4, #3]
 8001bbc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001bc0:	b200      	sxth	r0, r0
 8001bc2:	f7ff fab7 	bl	8001134 <__aeabi_i2f>
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c00 <ICM20948_gyro_read_dps+0x78>)
 8001bc8:	6819      	ldr	r1, [r3, #0]
 8001bca:	f7ff f9fd 	bl	8000fc8 <__aeabi_fsub>
 8001bce:	6836      	ldr	r6, [r6, #0]
 8001bd0:	4631      	mov	r1, r6
 8001bd2:	f7ff fbb7 	bl	8001344 <__aeabi_fdiv>
 8001bd6:	6068      	str	r0, [r5, #4]
    data->z = (float)((int16_t)(t[4] << 8 | t[5]) - gyro_offset_z) / g_scale_gyro;
 8001bd8:	7923      	ldrb	r3, [r4, #4]
 8001bda:	7960      	ldrb	r0, [r4, #5]
 8001bdc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001be0:	b200      	sxth	r0, r0
 8001be2:	f7ff faa7 	bl	8001134 <__aeabi_i2f>
 8001be6:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <ICM20948_gyro_read_dps+0x7c>)
 8001be8:	6819      	ldr	r1, [r3, #0]
 8001bea:	f7ff f9ed 	bl	8000fc8 <__aeabi_fsub>
 8001bee:	4631      	mov	r1, r6
 8001bf0:	f7ff fba8 	bl	8001344 <__aeabi_fdiv>
 8001bf4:	60a8      	str	r0, [r5, #8]
}
 8001bf6:	bd70      	pop	{r4, r5, r6, pc}
 8001bf8:	2000025c 	.word	0x2000025c
 8001bfc:	20000004 	.word	0x20000004
 8001c00:	20000258 	.word	0x20000258
 8001c04:	20000254 	.word	0x20000254

08001c08 <ICM20948_Read_Data_Handle>:
void ICM20948_Read_Data_Handle(void) {
 8001c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t current_tick = HAL_GetTick();
 8001c0a:	f001 fcd7 	bl	80035bc <HAL_GetTick>
 8001c0e:	4604      	mov	r4, r0
    if (last_tick == 0) { last_tick = current_tick; return; }
 8001c10:	4b38      	ldr	r3, [pc, #224]	@ (8001cf4 <ICM20948_Read_Data_Handle+0xec>)
 8001c12:	6818      	ldr	r0, [r3, #0]
 8001c14:	2800      	cmp	r0, #0
 8001c16:	d064      	beq.n	8001ce2 <ICM20948_Read_Data_Handle+0xda>
    g_last_loop_time = (float)delta;
 8001c18:	1a20      	subs	r0, r4, r0
 8001c1a:	f7ff fa87 	bl	800112c <__aeabi_ui2f>
 8001c1e:	4b36      	ldr	r3, [pc, #216]	@ (8001cf8 <ICM20948_Read_Data_Handle+0xf0>)
 8001c20:	6018      	str	r0, [r3, #0]
    float dt = (float)delta / 1000.0f;
 8001c22:	4936      	ldr	r1, [pc, #216]	@ (8001cfc <ICM20948_Read_Data_Handle+0xf4>)
 8001c24:	f7ff fb8e 	bl	8001344 <__aeabi_fdiv>
 8001c28:	4605      	mov	r5, r0
    last_tick = current_tick;
 8001c2a:	4b32      	ldr	r3, [pc, #200]	@ (8001cf4 <ICM20948_Read_Data_Handle+0xec>)
 8001c2c:	601c      	str	r4, [r3, #0]
    if (dt > 0.1f) dt = 0.011f; // Target 11ms based on your hardware tests
 8001c2e:	4934      	ldr	r1, [pc, #208]	@ (8001d00 <ICM20948_Read_Data_Handle+0xf8>)
 8001c30:	f7ff fc90 	bl	8001554 <__aeabi_fcmpgt>
 8001c34:	b100      	cbz	r0, 8001c38 <ICM20948_Read_Data_Handle+0x30>
 8001c36:	4d33      	ldr	r5, [pc, #204]	@ (8001d04 <ICM20948_Read_Data_Handle+0xfc>)
    ICM20948_accel_read_g(&g_imu_accel);
 8001c38:	4833      	ldr	r0, [pc, #204]	@ (8001d08 <ICM20948_Read_Data_Handle+0x100>)
 8001c3a:	f7ff ff77 	bl	8001b2c <ICM20948_accel_read_g>
    ICM20948_gyro_read_dps(&g_imu_gyro);
 8001c3e:	4833      	ldr	r0, [pc, #204]	@ (8001d0c <ICM20948_Read_Data_Handle+0x104>)
 8001c40:	f7ff ffa2 	bl	8001b88 <ICM20948_gyro_read_dps>
    uint8_t* m = read_multiple_reg(ub_0, B0_EXT_SENS_DATA, 9);
 8001c44:	2209      	movs	r2, #9
 8001c46:	213b      	movs	r1, #59	@ 0x3b
 8001c48:	2000      	movs	r0, #0
 8001c4a:	f7ff feff 	bl	8001a4c <read_multiple_reg>
 8001c4e:	4603      	mov	r3, r0
    if (m[0] & 0x01) { // ST1 DRDY check
 8001c50:	7802      	ldrb	r2, [r0, #0]
 8001c52:	f012 0f01 	tst.w	r2, #1
 8001c56:	d027      	beq.n	8001ca8 <ICM20948_Read_Data_Handle+0xa0>
        g_raw_mag.x = (int16_t)(m[2] << 8 | m[1]);
 8001c58:	7882      	ldrb	r2, [r0, #2]
 8001c5a:	7840      	ldrb	r0, [r0, #1]
 8001c5c:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 8001c60:	b200      	sxth	r0, r0
 8001c62:	4a2b      	ldr	r2, [pc, #172]	@ (8001d10 <ICM20948_Read_Data_Handle+0x108>)
 8001c64:	8010      	strh	r0, [r2, #0]
        g_raw_mag.y = (int16_t)(m[4] << 8 | m[3]);
 8001c66:	7919      	ldrb	r1, [r3, #4]
 8001c68:	78de      	ldrb	r6, [r3, #3]
 8001c6a:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 8001c6e:	b236      	sxth	r6, r6
 8001c70:	8056      	strh	r6, [r2, #2]
        g_raw_mag.z = (int16_t)(m[6] << 8 | m[5]);
 8001c72:	7999      	ldrb	r1, [r3, #6]
 8001c74:	795c      	ldrb	r4, [r3, #5]
 8001c76:	ea44 2401 	orr.w	r4, r4, r1, lsl #8
 8001c7a:	b224      	sxth	r4, r4
 8001c7c:	8094      	strh	r4, [r2, #4]
        g_imu_mag.x = (float)g_raw_mag.x * 0.15f;
 8001c7e:	f7ff fa59 	bl	8001134 <__aeabi_i2f>
 8001c82:	4924      	ldr	r1, [pc, #144]	@ (8001d14 <ICM20948_Read_Data_Handle+0x10c>)
 8001c84:	f7ff faaa 	bl	80011dc <__aeabi_fmul>
 8001c88:	4f23      	ldr	r7, [pc, #140]	@ (8001d18 <ICM20948_Read_Data_Handle+0x110>)
 8001c8a:	6038      	str	r0, [r7, #0]
        g_imu_mag.y = (float)g_raw_mag.y * 0.15f;
 8001c8c:	4630      	mov	r0, r6
 8001c8e:	f7ff fa51 	bl	8001134 <__aeabi_i2f>
 8001c92:	4920      	ldr	r1, [pc, #128]	@ (8001d14 <ICM20948_Read_Data_Handle+0x10c>)
 8001c94:	f7ff faa2 	bl	80011dc <__aeabi_fmul>
 8001c98:	6078      	str	r0, [r7, #4]
        g_imu_mag.z = (float)g_raw_mag.z * 0.15f;
 8001c9a:	4620      	mov	r0, r4
 8001c9c:	f7ff fa4a 	bl	8001134 <__aeabi_i2f>
 8001ca0:	491c      	ldr	r1, [pc, #112]	@ (8001d14 <ICM20948_Read_Data_Handle+0x10c>)
 8001ca2:	f7ff fa9b 	bl	80011dc <__aeabi_fmul>
 8001ca6:	60b8      	str	r0, [r7, #8]
    g_current_yaw -= g_imu_gyro.z * dt;
 8001ca8:	4629      	mov	r1, r5
 8001caa:	4b18      	ldr	r3, [pc, #96]	@ (8001d0c <ICM20948_Read_Data_Handle+0x104>)
 8001cac:	6898      	ldr	r0, [r3, #8]
 8001cae:	f7ff fa95 	bl	80011dc <__aeabi_fmul>
 8001cb2:	4601      	mov	r1, r0
 8001cb4:	4d19      	ldr	r5, [pc, #100]	@ (8001d1c <ICM20948_Read_Data_Handle+0x114>)
 8001cb6:	6828      	ldr	r0, [r5, #0]
 8001cb8:	f7ff f986 	bl	8000fc8 <__aeabi_fsub>
 8001cbc:	4604      	mov	r4, r0
 8001cbe:	6028      	str	r0, [r5, #0]
    if (g_current_yaw >= 360.0f) g_current_yaw -= 360.0f;
 8001cc0:	4917      	ldr	r1, [pc, #92]	@ (8001d20 <ICM20948_Read_Data_Handle+0x118>)
 8001cc2:	f7ff fc3d 	bl	8001540 <__aeabi_fcmpge>
 8001cc6:	b120      	cbz	r0, 8001cd2 <ICM20948_Read_Data_Handle+0xca>
 8001cc8:	4915      	ldr	r1, [pc, #84]	@ (8001d20 <ICM20948_Read_Data_Handle+0x118>)
 8001cca:	4620      	mov	r0, r4
 8001ccc:	f7ff f97c 	bl	8000fc8 <__aeabi_fsub>
 8001cd0:	6028      	str	r0, [r5, #0]
    if (g_current_yaw < 0.0f) g_current_yaw += 360.0f;
 8001cd2:	4b12      	ldr	r3, [pc, #72]	@ (8001d1c <ICM20948_Read_Data_Handle+0x114>)
 8001cd4:	681c      	ldr	r4, [r3, #0]
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	4620      	mov	r0, r4
 8001cda:	f7ff fc1d 	bl	8001518 <__aeabi_fcmplt>
 8001cde:	b910      	cbnz	r0, 8001ce6 <ICM20948_Read_Data_Handle+0xde>
}
 8001ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (last_tick == 0) { last_tick = current_tick; return; }
 8001ce2:	601c      	str	r4, [r3, #0]
 8001ce4:	e7fc      	b.n	8001ce0 <ICM20948_Read_Data_Handle+0xd8>
    if (g_current_yaw < 0.0f) g_current_yaw += 360.0f;
 8001ce6:	490e      	ldr	r1, [pc, #56]	@ (8001d20 <ICM20948_Read_Data_Handle+0x118>)
 8001ce8:	4620      	mov	r0, r4
 8001cea:	f7ff f96f 	bl	8000fcc <__addsf3>
 8001cee:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <ICM20948_Read_Data_Handle+0x114>)
 8001cf0:	6018      	str	r0, [r3, #0]
 8001cf2:	e7f5      	b.n	8001ce0 <ICM20948_Read_Data_Handle+0xd8>
 8001cf4:	20000248 	.word	0x20000248
 8001cf8:	2000024c 	.word	0x2000024c
 8001cfc:	447a0000 	.word	0x447a0000
 8001d00:	3dcccccd 	.word	0x3dcccccd
 8001d04:	3c343958 	.word	0x3c343958
 8001d08:	20000278 	.word	0x20000278
 8001d0c:	2000026c 	.word	0x2000026c
 8001d10:	20000284 	.word	0x20000284
 8001d14:	3e19999a 	.word	0x3e19999a
 8001d18:	20000260 	.word	0x20000260
 8001d1c:	20000250 	.word	0x20000250
 8001d20:	43b40000 	.word	0x43b40000

08001d24 <ICM20948_gyro_calibration>:

void ICM20948_gyro_calibration(void) {
 8001d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    long sx = 0, sy = 0, sz = 0;
    //  Warning Fix: Variable 'd' removed
    for(int i=0; i<500; i++) {
 8001d26:	2400      	movs	r4, #0
    long sx = 0, sy = 0, sz = 0;
 8001d28:	4625      	mov	r5, r4
 8001d2a:	4626      	mov	r6, r4
 8001d2c:	4627      	mov	r7, r4
    for(int i=0; i<500; i++) {
 8001d2e:	e01a      	b.n	8001d66 <ICM20948_gyro_calibration+0x42>
        uint8_t* t = read_multiple_reg(ub_0, B0_GYRO_XOUT_H, 6);
 8001d30:	2206      	movs	r2, #6
 8001d32:	2133      	movs	r1, #51	@ 0x33
 8001d34:	2000      	movs	r0, #0
 8001d36:	f7ff fe89 	bl	8001a4c <read_multiple_reg>
        sx += (int16_t)(t[0] << 8 | t[1]);
 8001d3a:	7802      	ldrb	r2, [r0, #0]
 8001d3c:	7843      	ldrb	r3, [r0, #1]
 8001d3e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d42:	b21b      	sxth	r3, r3
 8001d44:	441f      	add	r7, r3
        sy += (int16_t)(t[2] << 8 | t[3]);
 8001d46:	7882      	ldrb	r2, [r0, #2]
 8001d48:	78c3      	ldrb	r3, [r0, #3]
 8001d4a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d4e:	b21b      	sxth	r3, r3
 8001d50:	441e      	add	r6, r3
        sz += (int16_t)(t[4] << 8 | t[5]);
 8001d52:	7902      	ldrb	r2, [r0, #4]
 8001d54:	7943      	ldrb	r3, [r0, #5]
 8001d56:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d5a:	b21b      	sxth	r3, r3
 8001d5c:	441d      	add	r5, r3
        HAL_Delay(5);
 8001d5e:	2005      	movs	r0, #5
 8001d60:	f001 fc54 	bl	800360c <HAL_Delay>
    for(int i=0; i<500; i++) {
 8001d64:	3401      	adds	r4, #1
 8001d66:	f5b4 7ffa 	cmp.w	r4, #500	@ 0x1f4
 8001d6a:	dbe1      	blt.n	8001d30 <ICM20948_gyro_calibration+0xc>
    }
    gyro_offset_x = (float)sx/500; gyro_offset_y = (float)sy/500; gyro_offset_z = (float)sz/500;
 8001d6c:	4638      	mov	r0, r7
 8001d6e:	f7ff f9e1 	bl	8001134 <__aeabi_i2f>
 8001d72:	490b      	ldr	r1, [pc, #44]	@ (8001da0 <ICM20948_gyro_calibration+0x7c>)
 8001d74:	f7ff fae6 	bl	8001344 <__aeabi_fdiv>
 8001d78:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <ICM20948_gyro_calibration+0x80>)
 8001d7a:	6018      	str	r0, [r3, #0]
 8001d7c:	4630      	mov	r0, r6
 8001d7e:	f7ff f9d9 	bl	8001134 <__aeabi_i2f>
 8001d82:	4907      	ldr	r1, [pc, #28]	@ (8001da0 <ICM20948_gyro_calibration+0x7c>)
 8001d84:	f7ff fade 	bl	8001344 <__aeabi_fdiv>
 8001d88:	4b07      	ldr	r3, [pc, #28]	@ (8001da8 <ICM20948_gyro_calibration+0x84>)
 8001d8a:	6018      	str	r0, [r3, #0]
 8001d8c:	4628      	mov	r0, r5
 8001d8e:	f7ff f9d1 	bl	8001134 <__aeabi_i2f>
 8001d92:	4903      	ldr	r1, [pc, #12]	@ (8001da0 <ICM20948_gyro_calibration+0x7c>)
 8001d94:	f7ff fad6 	bl	8001344 <__aeabi_fdiv>
 8001d98:	4b04      	ldr	r3, [pc, #16]	@ (8001dac <ICM20948_gyro_calibration+0x88>)
 8001d9a:	6018      	str	r0, [r3, #0]
}
 8001d9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	43fa0000 	.word	0x43fa0000
 8001da4:	2000025c 	.word	0x2000025c
 8001da8:	20000258 	.word	0x20000258
 8001dac:	20000254 	.word	0x20000254

08001db0 <Key1_is_Press>:
#include "bsp.h"


// Determine if the key is pressed, press to return KEY_PRESS, release to return KEY_RELEASE  
static uint8_t Key1_is_Press(void)
{
 8001db0:	b508      	push	{r3, lr}
	if (!HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin))
 8001db2:	2104      	movs	r1, #4
 8001db4:	4803      	ldr	r0, [pc, #12]	@ (8001dc4 <Key1_is_Press+0x14>)
 8001db6:	f003 fba3 	bl	8005500 <HAL_GPIO_ReadPin>
 8001dba:	b108      	cbz	r0, 8001dc0 <Key1_is_Press+0x10>
	{
		return KEY_PRESS; // KEY_PRESS
	}
	return KEY_RELEASE;   // KEY_RELEASE
 8001dbc:	2000      	movs	r0, #0
}
 8001dbe:	bd08      	pop	{r3, pc}
		return KEY_PRESS; // KEY_PRESS
 8001dc0:	2001      	movs	r0, #1
 8001dc2:	e7fc      	b.n	8001dbe <Key1_is_Press+0xe>
 8001dc4:	40011400 	.word	0x40011400

08001dc8 <Key1_State>:


// Read the state of key K1, press down to return KEY_PRESS, release to return key_release. 
// mode: setting mode, 0: press down to return KEY_PRESS;  1: KEY_PRESS is returned only once  
uint8_t Key1_State(uint8_t mode)
{
 8001dc8:	b510      	push	{r4, lr}
 8001dca:	4604      	mov	r4, r0
	static uint16_t key1_state = 0;

	if (Key1_is_Press() == KEY_PRESS)
 8001dcc:	f7ff fff0 	bl	8001db0 <Key1_is_Press>
 8001dd0:	2801      	cmp	r0, #1
 8001dd2:	d008      	beq.n	8001de6 <Key1_State+0x1e>
			key1_state++;
		}
	}
	else
	{
		key1_state = 0;
 8001dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e00 <Key1_State+0x38>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	801a      	strh	r2, [r3, #0]
	}
	if (key1_state == 2)
 8001dda:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <Key1_State+0x38>)
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d00b      	beq.n	8001dfa <Key1_State+0x32>
	{
		return KEY_PRESS;
	}
	return KEY_RELEASE;
 8001de2:	2000      	movs	r0, #0
}
 8001de4:	bd10      	pop	{r4, pc}
		if (key1_state < (mode + 1) * 2)
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <Key1_State+0x38>)
 8001de8:	881b      	ldrh	r3, [r3, #0]
 8001dea:	1c60      	adds	r0, r4, #1
 8001dec:	ebb3 0f40 	cmp.w	r3, r0, lsl #1
 8001df0:	daf3      	bge.n	8001dda <Key1_State+0x12>
			key1_state++;
 8001df2:	3301      	adds	r3, #1
 8001df4:	4a02      	ldr	r2, [pc, #8]	@ (8001e00 <Key1_State+0x38>)
 8001df6:	8013      	strh	r3, [r2, #0]
 8001df8:	e7ef      	b.n	8001dda <Key1_State+0x12>
		return KEY_PRESS;
 8001dfa:	2001      	movs	r0, #1
 8001dfc:	e7f2      	b.n	8001de4 <Key1_State+0x1c>
 8001dfe:	bf00      	nop
 8001e00:	2000029a 	.word	0x2000029a

08001e04 <Motion_Set_Pwm>:
static int32_t g_Encoder_Last_Stored[MAX_MOTOR] = {0};

/* --- Motor and Motion Control --- */

void Motion_Set_Pwm(int16_t Motor_1, int16_t Motor_2, int16_t Motor_3, int16_t Motor_4)
{
 8001e04:	b570      	push	{r4, r5, r6, lr}
 8001e06:	460e      	mov	r6, r1
 8001e08:	4615      	mov	r5, r2
 8001e0a:	461c      	mov	r4, r3
    Motor_Set_Pwm(MOTOR_ID_M1, Motor_1);
 8001e0c:	4601      	mov	r1, r0
 8001e0e:	2000      	movs	r0, #0
 8001e10:	f000 f9b8 	bl	8002184 <Motor_Set_Pwm>
    Motor_Set_Pwm(MOTOR_ID_M2, Motor_2);
 8001e14:	4631      	mov	r1, r6
 8001e16:	2001      	movs	r0, #1
 8001e18:	f000 f9b4 	bl	8002184 <Motor_Set_Pwm>
    Motor_Set_Pwm(MOTOR_ID_M3, Motor_3);
 8001e1c:	4629      	mov	r1, r5
 8001e1e:	2002      	movs	r0, #2
 8001e20:	f000 f9b0 	bl	8002184 <Motor_Set_Pwm>
    Motor_Set_Pwm(MOTOR_ID_M4, Motor_4);
 8001e24:	4621      	mov	r1, r4
 8001e26:	2003      	movs	r0, #3
 8001e28:	f000 f9ac 	bl	8002184 <Motor_Set_Pwm>
}
 8001e2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08001e30 <Motion_Stop>:

void Motion_Stop(uint8_t brake)
{
 8001e30:	b510      	push	{r4, lr}
 8001e32:	4604      	mov	r4, r0
    PID_Clear_Motor(MAX_MOTOR);
 8001e34:	2004      	movs	r0, #4
 8001e36:	f000 fae7 	bl	8002408 <PID_Clear_Motor>
    Motor_Stop(brake);
 8001e3a:	4620      	mov	r0, r4
 8001e3c:	f000 f98c 	bl	8002158 <Motor_Stop>
    g_start_ctrl = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	4a02      	ldr	r2, [pc, #8]	@ (8001e4c <Motion_Stop+0x1c>)
 8001e44:	7013      	strb	r3, [r2, #0]
    move_dist.active = 0;
 8001e46:	4a02      	ldr	r2, [pc, #8]	@ (8001e50 <Motion_Stop+0x20>)
 8001e48:	7013      	strb	r3, [r2, #0]
}
 8001e4a:	bd10      	pop	{r4, pc}
 8001e4c:	200002c8 	.word	0x200002c8
 8001e50:	200002ac 	.word	0x200002ac

08001e54 <Motion_Set_Speed>:

void Motion_Set_Speed(int16_t speed_m1, int16_t speed_m2, int16_t speed_m3, int16_t speed_m4)
{
 8001e54:	b510      	push	{r4, lr}
    g_start_ctrl = 1;
 8001e56:	4c0e      	ldr	r4, [pc, #56]	@ (8001e90 <Motion_Set_Speed+0x3c>)
 8001e58:	f04f 0c01 	mov.w	ip, #1
 8001e5c:	f884 c000 	strb.w	ip, [r4]
    motor_data.speed_set[0] = speed_m1;
 8001e60:	4c0c      	ldr	r4, [pc, #48]	@ (8001e94 <Motion_Set_Speed+0x40>)
 8001e62:	8420      	strh	r0, [r4, #32]
    motor_data.speed_set[1] = speed_m2;
 8001e64:	8461      	strh	r1, [r4, #34]	@ 0x22
    motor_data.speed_set[2] = speed_m3;
 8001e66:	84a2      	strh	r2, [r4, #36]	@ 0x24
    motor_data.speed_set[3] = speed_m4;
 8001e68:	84e3      	strh	r3, [r4, #38]	@ 0x26

    for (uint8_t i = 0; i < MAX_MOTOR; i++)
 8001e6a:	2400      	movs	r4, #0
 8001e6c:	e00c      	b.n	8001e88 <Motion_Set_Speed+0x34>
    {
        PID_Set_Motor_Target(i, (float)motor_data.speed_set[i]);
 8001e6e:	f104 0210 	add.w	r2, r4, #16
 8001e72:	4b08      	ldr	r3, [pc, #32]	@ (8001e94 <Motion_Set_Speed+0x40>)
 8001e74:	f933 0012 	ldrsh.w	r0, [r3, r2, lsl #1]
 8001e78:	f7ff f95c 	bl	8001134 <__aeabi_i2f>
 8001e7c:	4601      	mov	r1, r0
 8001e7e:	4620      	mov	r0, r4
 8001e80:	f000 fab0 	bl	80023e4 <PID_Set_Motor_Target>
    for (uint8_t i = 0; i < MAX_MOTOR; i++)
 8001e84:	3401      	adds	r4, #1
 8001e86:	b2e4      	uxtb	r4, r4
 8001e88:	2c03      	cmp	r4, #3
 8001e8a:	d9f0      	bls.n	8001e6e <Motion_Set_Speed+0x1a>
    }
}
 8001e8c:	bd10      	pop	{r4, pc}
 8001e8e:	bf00      	nop
 8001e90:	200002c8 	.word	0x200002c8
 8001e94:	20000380 	.word	0x20000380

08001e98 <Motion_Ctrl>:
                       motor_data.speed_pwm[2], motor_data.speed_pwm[3]);
    }
}

void Motion_Ctrl(int16_t V_x, int16_t V_y, int16_t V_z)
{
 8001e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e9c:	4606      	mov	r6, r0
 8001e9e:	460d      	mov	r5, r1
 8001ea0:	4614      	mov	r4, r2
    g_last_cmd_tick = HAL_GetTick();
 8001ea2:	f001 fb8b 	bl	80035bc <HAL_GetTick>
 8001ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f1c <Motion_Ctrl+0x84>)
 8001ea8:	6018      	str	r0, [r3, #0]
    
    car_data.Vx = V_x;
 8001eaa:	4b1d      	ldr	r3, [pc, #116]	@ (8001f20 <Motion_Ctrl+0x88>)
 8001eac:	801e      	strh	r6, [r3, #0]
    car_data.Vy = V_y;
 8001eae:	805d      	strh	r5, [r3, #2]
    car_data.Vz = V_z;
 8001eb0:	809c      	strh	r4, [r3, #4]

    float robot_APB = 500.0f;

    int speed_L1 = V_x - V_y - (V_z * robot_APB / 1000.0f);
 8001eb2:	1b70      	subs	r0, r6, r5
 8001eb4:	f7ff f93e 	bl	8001134 <__aeabi_i2f>
 8001eb8:	4607      	mov	r7, r0
 8001eba:	4620      	mov	r0, r4
 8001ebc:	f7ff f93a 	bl	8001134 <__aeabi_i2f>
 8001ec0:	4918      	ldr	r1, [pc, #96]	@ (8001f24 <Motion_Ctrl+0x8c>)
 8001ec2:	f7ff f98b 	bl	80011dc <__aeabi_fmul>
 8001ec6:	4918      	ldr	r1, [pc, #96]	@ (8001f28 <Motion_Ctrl+0x90>)
 8001ec8:	f7ff fa3c 	bl	8001344 <__aeabi_fdiv>
 8001ecc:	4604      	mov	r4, r0
 8001ece:	4601      	mov	r1, r0
 8001ed0:	4638      	mov	r0, r7
 8001ed2:	f7ff f879 	bl	8000fc8 <__aeabi_fsub>
 8001ed6:	f7ff fb47 	bl	8001568 <__aeabi_f2iz>
 8001eda:	4680      	mov	r8, r0
    int speed_L2 = V_x + V_y - (V_z * robot_APB / 1000.0f);
 8001edc:	1970      	adds	r0, r6, r5
 8001ede:	f7ff f929 	bl	8001134 <__aeabi_i2f>
 8001ee2:	4606      	mov	r6, r0
 8001ee4:	4621      	mov	r1, r4
 8001ee6:	f7ff f86f 	bl	8000fc8 <__aeabi_fsub>
 8001eea:	f7ff fb3d 	bl	8001568 <__aeabi_f2iz>
 8001eee:	4605      	mov	r5, r0
    int speed_R1 = V_x + V_y + (V_z * robot_APB / 1000.0f);
 8001ef0:	4631      	mov	r1, r6
 8001ef2:	4620      	mov	r0, r4
 8001ef4:	f7ff f86a 	bl	8000fcc <__addsf3>
 8001ef8:	f7ff fb36 	bl	8001568 <__aeabi_f2iz>
 8001efc:	4606      	mov	r6, r0
    int speed_R2 = V_x - V_y + (V_z * robot_APB / 1000.0f);
 8001efe:	4621      	mov	r1, r4
 8001f00:	4638      	mov	r0, r7
 8001f02:	f7ff f863 	bl	8000fcc <__addsf3>
 8001f06:	f7ff fb2f 	bl	8001568 <__aeabi_f2iz>

    Motion_Set_Speed(speed_L1, speed_L2, speed_R1, speed_R2);
 8001f0a:	b203      	sxth	r3, r0
 8001f0c:	b232      	sxth	r2, r6
 8001f0e:	b229      	sxth	r1, r5
 8001f10:	fa0f f088 	sxth.w	r0, r8
 8001f14:	f7ff ff9e 	bl	8001e54 <Motion_Set_Speed>
}
 8001f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f1c:	200002c4 	.word	0x200002c4
 8001f20:	200002bc 	.word	0x200002bc
 8001f24:	43fa0000 	.word	0x43fa0000
 8001f28:	447a0000 	.word	0x447a0000

08001f2c <Motion_Get_Circle_MM>:
/* --- Data Accessors and Linker Fixes --- */

float Motion_Get_Circle_MM(void)
{
    return MECANUM_MINI_CIRCLE_MM;
}
 8001f2c:	4800      	ldr	r0, [pc, #0]	@ (8001f30 <Motion_Get_Circle_MM+0x4>)
 8001f2e:	4770      	bx	lr
 8001f30:	4396cccd 	.word	0x4396cccd

08001f34 <Motion_Get_Encoder>:
{
 8001f34:	b530      	push	{r4, r5, lr}
 8001f36:	b085      	sub	sp, #20
    current_totals[0] = Encoder_Get_Total_Count(MOTOR_ID_M1);
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f7ff fcc1 	bl	80018c0 <Encoder_Get_Total_Count>
 8001f3e:	9000      	str	r0, [sp, #0]
    current_totals[1] = Encoder_Get_Total_Count(MOTOR_ID_M2);
 8001f40:	2001      	movs	r0, #1
 8001f42:	f7ff fcbd 	bl	80018c0 <Encoder_Get_Total_Count>
 8001f46:	9001      	str	r0, [sp, #4]
    current_totals[2] = Encoder_Get_Total_Count(MOTOR_ID_M3);
 8001f48:	2002      	movs	r0, #2
 8001f4a:	f7ff fcb9 	bl	80018c0 <Encoder_Get_Total_Count>
 8001f4e:	9002      	str	r0, [sp, #8]
    current_totals[3] = Encoder_Get_Total_Count(MOTOR_ID_M4);
 8001f50:	2003      	movs	r0, #3
 8001f52:	f7ff fcb5 	bl	80018c0 <Encoder_Get_Total_Count>
 8001f56:	9003      	str	r0, [sp, #12]
    float circle_mm = Motion_Get_Circle_MM(); 
 8001f58:	f7ff ffe8 	bl	8001f2c <Motion_Get_Circle_MM>
 8001f5c:	4605      	mov	r5, r0
    for(uint8_t i = 0; i < MAX_MOTOR; i++)
 8001f5e:	2400      	movs	r4, #0
 8001f60:	e01d      	b.n	8001f9e <Motion_Get_Encoder+0x6a>
        g_Encoder_All_Offset[i] = current_totals[i] - g_Encoder_Last_Stored[i];
 8001f62:	ab04      	add	r3, sp, #16
 8001f64:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8001f68:	f853 2c10 	ldr.w	r2, [r3, #-16]
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <Motion_Get_Encoder+0x74>)
 8001f6e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8001f72:	1a10      	subs	r0, r2, r0
 8001f74:	490d      	ldr	r1, [pc, #52]	@ (8001fac <Motion_Get_Encoder+0x78>)
 8001f76:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
        g_Encoder_Last_Stored[i] = current_totals[i];
 8001f7a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        motor_data.speed_mm_s[i] = (float)g_Encoder_All_Offset[i] * 100.0f * circle_mm / (float)ENCODER_CIRCLE;
 8001f7e:	f7ff f8d9 	bl	8001134 <__aeabi_i2f>
 8001f82:	490b      	ldr	r1, [pc, #44]	@ (8001fb0 <Motion_Get_Encoder+0x7c>)
 8001f84:	f7ff f92a 	bl	80011dc <__aeabi_fmul>
 8001f88:	4629      	mov	r1, r5
 8001f8a:	f7ff f927 	bl	80011dc <__aeabi_fmul>
 8001f8e:	4909      	ldr	r1, [pc, #36]	@ (8001fb4 <Motion_Get_Encoder+0x80>)
 8001f90:	f7ff f9d8 	bl	8001344 <__aeabi_fdiv>
 8001f94:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <Motion_Get_Encoder+0x84>)
 8001f96:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
    for(uint8_t i = 0; i < MAX_MOTOR; i++)
 8001f9a:	3401      	adds	r4, #1
 8001f9c:	b2e4      	uxtb	r4, r4
 8001f9e:	2c03      	cmp	r4, #3
 8001fa0:	d9df      	bls.n	8001f62 <Motion_Get_Encoder+0x2e>
}
 8001fa2:	b005      	add	sp, #20
 8001fa4:	bd30      	pop	{r4, r5, pc}
 8001fa6:	bf00      	nop
 8001fa8:	2000029c 	.word	0x2000029c
 8001fac:	200002cc 	.word	0x200002cc
 8001fb0:	42c80000 	.word	0x42c80000
 8001fb4:	45174000 	.word	0x45174000
 8001fb8:	20000380 	.word	0x20000380

08001fbc <Motion_Get_Speed>:
{
 8001fbc:	b508      	push	{r3, lr}
    Motion_Get_Encoder();
 8001fbe:	f7ff ffb9 	bl	8001f34 <Motion_Get_Encoder>
    if (g_start_ctrl) { PID_Calc_Motor(&motor_data); }
 8001fc2:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <Motion_Get_Speed+0x18>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	b903      	cbnz	r3, 8001fca <Motion_Get_Speed+0xe>
}
 8001fc8:	bd08      	pop	{r3, pc}
    if (g_start_ctrl) { PID_Calc_Motor(&motor_data); }
 8001fca:	4803      	ldr	r0, [pc, #12]	@ (8001fd8 <Motion_Get_Speed+0x1c>)
 8001fcc:	f000 f9bc 	bl	8002348 <PID_Calc_Motor>
}
 8001fd0:	e7fa      	b.n	8001fc8 <Motion_Get_Speed+0xc>
 8001fd2:	bf00      	nop
 8001fd4:	200002c8 	.word	0x200002c8
 8001fd8:	20000380 	.word	0x20000380

08001fdc <Motion_Handle>:
{
 8001fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    Motion_Get_Speed(&car_data);
 8001fde:	4819      	ldr	r0, [pc, #100]	@ (8002044 <Motion_Handle+0x68>)
 8001fe0:	f7ff ffec 	bl	8001fbc <Motion_Get_Speed>
    if (g_start_ctrl && !move_dist.active)
 8001fe4:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <Motion_Handle+0x6c>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	b113      	cbz	r3, 8001ff0 <Motion_Handle+0x14>
 8001fea:	4b18      	ldr	r3, [pc, #96]	@ (800204c <Motion_Handle+0x70>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	b11b      	cbz	r3, 8001ff8 <Motion_Handle+0x1c>
    if (g_start_ctrl)
 8001ff0:	4b15      	ldr	r3, [pc, #84]	@ (8002048 <Motion_Handle+0x6c>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b963      	cbnz	r3, 8002010 <Motion_Handle+0x34>
}
 8001ff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (HAL_GetTick() - g_last_cmd_tick > 2000)
 8001ff8:	f001 fae0 	bl	80035bc <HAL_GetTick>
 8001ffc:	4b14      	ldr	r3, [pc, #80]	@ (8002050 <Motion_Handle+0x74>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	1ac0      	subs	r0, r0, r3
 8002002:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8002006:	d9f3      	bls.n	8001ff0 <Motion_Handle+0x14>
            Motion_Stop(STOP_BRAKE);
 8002008:	2001      	movs	r0, #1
 800200a:	f7ff ff11 	bl	8001e30 <Motion_Stop>
 800200e:	e7ef      	b.n	8001ff0 <Motion_Handle+0x14>
        Motion_Set_Pwm(motor_data.speed_pwm[0], motor_data.speed_pwm[1],
 8002010:	4b10      	ldr	r3, [pc, #64]	@ (8002054 <Motion_Handle+0x78>)
 8002012:	691f      	ldr	r7, [r3, #16]
 8002014:	695c      	ldr	r4, [r3, #20]
                       motor_data.speed_pwm[2], motor_data.speed_pwm[3]);
 8002016:	699d      	ldr	r5, [r3, #24]
        Motion_Set_Pwm(motor_data.speed_pwm[0], motor_data.speed_pwm[1],
 8002018:	69d8      	ldr	r0, [r3, #28]
 800201a:	f7ff faa5 	bl	8001568 <__aeabi_f2iz>
 800201e:	b206      	sxth	r6, r0
 8002020:	4628      	mov	r0, r5
 8002022:	f7ff faa1 	bl	8001568 <__aeabi_f2iz>
 8002026:	b205      	sxth	r5, r0
 8002028:	4620      	mov	r0, r4
 800202a:	f7ff fa9d 	bl	8001568 <__aeabi_f2iz>
 800202e:	b204      	sxth	r4, r0
 8002030:	4638      	mov	r0, r7
 8002032:	f7ff fa99 	bl	8001568 <__aeabi_f2iz>
 8002036:	4633      	mov	r3, r6
 8002038:	462a      	mov	r2, r5
 800203a:	4621      	mov	r1, r4
 800203c:	b200      	sxth	r0, r0
 800203e:	f7ff fee1 	bl	8001e04 <Motion_Set_Pwm>
}
 8002042:	e7d8      	b.n	8001ff6 <Motion_Handle+0x1a>
 8002044:	200002bc 	.word	0x200002bc
 8002048:	200002c8 	.word	0x200002c8
 800204c:	200002ac 	.word	0x200002ac
 8002050:	200002c4 	.word	0x200002c4
 8002054:	20000380 	.word	0x20000380

08002058 <GetLatestVelocityX>:

int16_t GetLatestVelocityX(void)
{
    return car_data.Vx;
}
 8002058:	4b01      	ldr	r3, [pc, #4]	@ (8002060 <GetLatestVelocityX+0x8>)
 800205a:	f9b3 0000 	ldrsh.w	r0, [r3]
 800205e:	4770      	bx	lr
 8002060:	200002bc 	.word	0x200002bc

08002064 <Handle_Info_Encoders>:

void Handle_Info_Encoders(void)
{
 8002064:	b570      	push	{r4, r5, r6, lr}
 8002066:	b082      	sub	sp, #8
    printf("I ENC %ld %ld %ld %ld\r\n", 
 8002068:	2000      	movs	r0, #0
 800206a:	f7ff fc29 	bl	80018c0 <Encoder_Get_Total_Count>
 800206e:	4604      	mov	r4, r0
 8002070:	2001      	movs	r0, #1
 8002072:	f7ff fc25 	bl	80018c0 <Encoder_Get_Total_Count>
 8002076:	4605      	mov	r5, r0
 8002078:	2002      	movs	r0, #2
 800207a:	f7ff fc21 	bl	80018c0 <Encoder_Get_Total_Count>
 800207e:	4606      	mov	r6, r0
 8002080:	2003      	movs	r0, #3
 8002082:	f7ff fc1d 	bl	80018c0 <Encoder_Get_Total_Count>
 8002086:	9000      	str	r0, [sp, #0]
 8002088:	4633      	mov	r3, r6
 800208a:	462a      	mov	r2, r5
 800208c:	4621      	mov	r1, r4
 800208e:	4802      	ldr	r0, [pc, #8]	@ (8002098 <Handle_Info_Encoders+0x34>)
 8002090:	f00c fd4c 	bl	800eb2c <iprintf>
            Encoder_Get_Total_Count(MOTOR_ID_M1), 
            Encoder_Get_Total_Count(MOTOR_ID_M2), 
            Encoder_Get_Total_Count(MOTOR_ID_M3), 
            Encoder_Get_Total_Count(MOTOR_ID_M4));
}
 8002094:	b002      	add	sp, #8
 8002096:	bd70      	pop	{r4, r5, r6, pc}
 8002098:	080122a4 	.word	0x080122a4

0800209c <Handle_Info_ResetEncoders>:

void Handle_Info_ResetEncoders(void)
{
    for(int i=0; i<MAX_MOTOR; i++) {
 800209c:	2300      	movs	r3, #0
 800209e:	e00d      	b.n	80020bc <Handle_Info_ResetEncoders+0x20>
        g_Encoder_All_Now[i] = 0;
 80020a0:	2200      	movs	r2, #0
 80020a2:	4908      	ldr	r1, [pc, #32]	@ (80020c4 <Handle_Info_ResetEncoders+0x28>)
 80020a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        g_Encoder_All_Last[i] = 0;
 80020a8:	4907      	ldr	r1, [pc, #28]	@ (80020c8 <Handle_Info_ResetEncoders+0x2c>)
 80020aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        g_Encoder_All_Offset[i] = 0;
 80020ae:	4907      	ldr	r1, [pc, #28]	@ (80020cc <Handle_Info_ResetEncoders+0x30>)
 80020b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        g_Encoder_Last_Stored[i] = 0;
 80020b4:	4906      	ldr	r1, [pc, #24]	@ (80020d0 <Handle_Info_ResetEncoders+0x34>)
 80020b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(int i=0; i<MAX_MOTOR; i++) {
 80020ba:	3301      	adds	r3, #1
 80020bc:	2b03      	cmp	r3, #3
 80020be:	ddef      	ble.n	80020a0 <Handle_Info_ResetEncoders+0x4>
    }
}
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	200002ec 	.word	0x200002ec
 80020c8:	200002dc 	.word	0x200002dc
 80020cc:	200002cc 	.word	0x200002cc
 80020d0:	2000029c 	.word	0x2000029c

080020d4 <Motor_Ignore_Dead_Zone>:
  */
int16_t Motor_Ignore_Dead_Zone(int16_t pulse)
{
    // Only jump the gap if the PID request is significant
    // This stops the "shuddering" when the robot is near its target speed.
    if (pulse > 5)  return pulse + MOTOR_IGNORE_PULSE;
 80020d4:	2805      	cmp	r0, #5
 80020d6:	dc04      	bgt.n	80020e2 <Motor_Ignore_Dead_Zone+0xe>
    if (pulse < -5) return pulse - MOTOR_IGNORE_PULSE;
 80020d8:	f110 0f05 	cmn.w	r0, #5
 80020dc:	db05      	blt.n	80020ea <Motor_Ignore_Dead_Zone+0x16>
    return 0;
 80020de:	2000      	movs	r0, #0
}
 80020e0:	4770      	bx	lr
    if (pulse > 5)  return pulse + MOTOR_IGNORE_PULSE;
 80020e2:	f200 703a 	addw	r0, r0, #1850	@ 0x73a
 80020e6:	b200      	sxth	r0, r0
 80020e8:	4770      	bx	lr
    if (pulse < -5) return pulse - MOTOR_IGNORE_PULSE;
 80020ea:	f2a0 703a 	subw	r0, r0, #1850	@ 0x73a
 80020ee:	b200      	sxth	r0, r0
 80020f0:	4770      	bx	lr
	...

080020f4 <Motor_Init>:

void Motor_Init(void)
{
 80020f4:	b538      	push	{r3, r4, r5, lr}
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80020f6:	4d16      	ldr	r5, [pc, #88]	@ (8002150 <Motor_Init+0x5c>)
 80020f8:	2100      	movs	r1, #0
 80020fa:	4628      	mov	r0, r5
 80020fc:	f007 fd5a 	bl	8009bb4 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002100:	2104      	movs	r1, #4
 8002102:	4628      	mov	r0, r5
 8002104:	f009 fe2a 	bl	800bd5c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002108:	2108      	movs	r1, #8
 800210a:	4628      	mov	r0, r5
 800210c:	f009 fe26 	bl	800bd5c <HAL_TIMEx_PWMN_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002110:	210c      	movs	r1, #12
 8002112:	4628      	mov	r0, r5
 8002114:	f007 fd4e 	bl	8009bb4 <HAL_TIM_PWM_Start>
    
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002118:	4c0e      	ldr	r4, [pc, #56]	@ (8002154 <Motor_Init+0x60>)
 800211a:	2100      	movs	r1, #0
 800211c:	4620      	mov	r0, r4
 800211e:	f007 fd49 	bl	8009bb4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8002122:	2104      	movs	r1, #4
 8002124:	4620      	mov	r0, r4
 8002126:	f007 fd45 	bl	8009bb4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800212a:	2108      	movs	r1, #8
 800212c:	4620      	mov	r0, r4
 800212e:	f007 fd41 	bl	8009bb4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8002132:	210c      	movs	r1, #12
 8002134:	4620      	mov	r0, r4
 8002136:	f007 fd3d 	bl	8009bb4 <HAL_TIM_PWM_Start>

    // Advanced Timers (TIM1/TIM8) require Main Output Enable
    __HAL_TIM_MOE_ENABLE(&htim1);
 800213a:	682a      	ldr	r2, [r5, #0]
 800213c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800213e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002142:	6453      	str	r3, [r2, #68]	@ 0x44
    __HAL_TIM_MOE_ENABLE(&htim8);
 8002144:	6822      	ldr	r2, [r4, #0]
 8002146:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8002148:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800214c:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800214e:	bd38      	pop	{r3, r4, r5, pc}
 8002150:	200005b4 	.word	0x200005b4
 8002154:	2000044c 	.word	0x2000044c

08002158 <Motor_Stop>:

void Motor_Stop(uint8_t brake)
{
    if (brake != 0) brake = 1;
 8002158:	4603      	mov	r3, r0
 800215a:	b100      	cbz	r0, 800215e <Motor_Stop+0x6>
 800215c:	2301      	movs	r3, #1
    uint32_t val = brake * MOTOR_MAX_PULSE;
 800215e:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 8002162:	fb02 f303 	mul.w	r3, r2, r3

    PWM_M1_A = PWM_M1_B = val;
 8002166:	4a06      	ldr	r2, [pc, #24]	@ (8002180 <Motor_Stop+0x28>)
 8002168:	6393      	str	r3, [r2, #56]	@ 0x38
 800216a:	6353      	str	r3, [r2, #52]	@ 0x34
    PWM_M2_A = PWM_M2_B = val;
 800216c:	6413      	str	r3, [r2, #64]	@ 0x40
 800216e:	63d3      	str	r3, [r2, #60]	@ 0x3c
    PWM_M3_A = PWM_M3_B = val;
 8002170:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8002174:	6353      	str	r3, [r2, #52]	@ 0x34
 8002176:	6413      	str	r3, [r2, #64]	@ 0x40
    PWM_M4_A = PWM_M4_B = val;
 8002178:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800217a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	40013400 	.word	0x40013400

08002184 <Motor_Set_Pwm>:
{
    // Note: Dead zone is now applied in PID_Calc_Motor for closed-loop control.
    // We keep it here as a safety for any direct PWM calls.
    int16_t pulse = speed;

    if (pulse >= MOTOR_MAX_PULSE)  pulse = MOTOR_MAX_PULSE;
 8002184:	f5b1 6f48 	cmp.w	r1, #3200	@ 0xc80
 8002188:	da04      	bge.n	8002194 <Motor_Set_Pwm+0x10>
    if (pulse <= -MOTOR_MAX_PULSE) pulse = -MOTOR_MAX_PULSE;
 800218a:	f511 6f48 	cmn.w	r1, #3200	@ 0xc80
 800218e:	dc03      	bgt.n	8002198 <Motor_Set_Pwm+0x14>
 8002190:	4920      	ldr	r1, [pc, #128]	@ (8002214 <Motor_Set_Pwm+0x90>)
 8002192:	e001      	b.n	8002198 <Motor_Set_Pwm+0x14>
    if (pulse >= MOTOR_MAX_PULSE)  pulse = MOTOR_MAX_PULSE;
 8002194:	f44f 6148 	mov.w	r1, #3200	@ 0xc80

    switch (id)
 8002198:	2803      	cmp	r0, #3
 800219a:	d83a      	bhi.n	8002212 <Motor_Set_Pwm+0x8e>
 800219c:	e8df f000 	tbb	[pc, r0]
 80021a0:	2d201102 	.word	0x2d201102
    {
        case MOTOR_ID_M1:
            pulse = -pulse;
 80021a4:	4249      	negs	r1, r1
 80021a6:	b209      	sxth	r1, r1
            if (pulse >= 0) { PWM_M1_A = pulse; PWM_M1_B = 0; }
 80021a8:	2900      	cmp	r1, #0
 80021aa:	db04      	blt.n	80021b6 <Motor_Set_Pwm+0x32>
 80021ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <Motor_Set_Pwm+0x94>)
 80021ae:	6359      	str	r1, [r3, #52]	@ 0x34
 80021b0:	2200      	movs	r2, #0
 80021b2:	639a      	str	r2, [r3, #56]	@ 0x38
 80021b4:	4770      	bx	lr
            else { PWM_M1_A = 0; PWM_M1_B = -pulse; }
 80021b6:	4b18      	ldr	r3, [pc, #96]	@ (8002218 <Motor_Set_Pwm+0x94>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	635a      	str	r2, [r3, #52]	@ 0x34
 80021bc:	4249      	negs	r1, r1
 80021be:	6399      	str	r1, [r3, #56]	@ 0x38
 80021c0:	4770      	bx	lr
            break;
        case MOTOR_ID_M2:
            pulse = -pulse;
 80021c2:	4249      	negs	r1, r1
 80021c4:	b209      	sxth	r1, r1
            if (pulse >= 0) { PWM_M2_A = pulse; PWM_M2_B = 0; }
 80021c6:	2900      	cmp	r1, #0
 80021c8:	db04      	blt.n	80021d4 <Motor_Set_Pwm+0x50>
 80021ca:	4b13      	ldr	r3, [pc, #76]	@ (8002218 <Motor_Set_Pwm+0x94>)
 80021cc:	63d9      	str	r1, [r3, #60]	@ 0x3c
 80021ce:	2200      	movs	r2, #0
 80021d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80021d2:	4770      	bx	lr
            else { PWM_M2_A = 0; PWM_M2_B = -pulse; }
 80021d4:	4b10      	ldr	r3, [pc, #64]	@ (8002218 <Motor_Set_Pwm+0x94>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021da:	4249      	negs	r1, r1
 80021dc:	6419      	str	r1, [r3, #64]	@ 0x40
 80021de:	4770      	bx	lr
            break;
        case MOTOR_ID_M3:
            if (pulse >= 0) { PWM_M3_A = pulse; PWM_M3_B = 0; }
 80021e0:	2900      	cmp	r1, #0
 80021e2:	db04      	blt.n	80021ee <Motor_Set_Pwm+0x6a>
 80021e4:	4b0d      	ldr	r3, [pc, #52]	@ (800221c <Motor_Set_Pwm+0x98>)
 80021e6:	6419      	str	r1, [r3, #64]	@ 0x40
 80021e8:	2200      	movs	r2, #0
 80021ea:	635a      	str	r2, [r3, #52]	@ 0x34
 80021ec:	4770      	bx	lr
            else { PWM_M3_A = 0; PWM_M3_B = -pulse; }
 80021ee:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <Motor_Set_Pwm+0x98>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80021f4:	4249      	negs	r1, r1
 80021f6:	6359      	str	r1, [r3, #52]	@ 0x34
 80021f8:	4770      	bx	lr
            break;
        case MOTOR_ID_M4:
            if (pulse >= 0) { PWM_M4_A = pulse; PWM_M4_B = 0; }
 80021fa:	2900      	cmp	r1, #0
 80021fc:	db04      	blt.n	8002208 <Motor_Set_Pwm+0x84>
 80021fe:	4b07      	ldr	r3, [pc, #28]	@ (800221c <Motor_Set_Pwm+0x98>)
 8002200:	6399      	str	r1, [r3, #56]	@ 0x38
 8002202:	2200      	movs	r2, #0
 8002204:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002206:	4770      	bx	lr
            else { PWM_M4_A = 0; PWM_M4_B = -pulse; }
 8002208:	4b04      	ldr	r3, [pc, #16]	@ (800221c <Motor_Set_Pwm+0x98>)
 800220a:	2200      	movs	r2, #0
 800220c:	639a      	str	r2, [r3, #56]	@ 0x38
 800220e:	4249      	negs	r1, r1
 8002210:	63d9      	str	r1, [r3, #60]	@ 0x3c
            break;
        default: break;
    }
}
 8002212:	4770      	bx	lr
 8002214:	fffff380 	.word	0xfffff380
 8002218:	40013400 	.word	0x40013400
 800221c:	40012c00 	.word	0x40012c00

08002220 <Motor_Hard_Brake>:

void Motor_Hard_Brake(void)
{
 8002220:	b510      	push	{r4, lr}
    PWM_M1_A = PWM_M1_B = PWM_M2_A = PWM_M2_B = 0;
 8002222:	4a12      	ldr	r2, [pc, #72]	@ (800226c <Motor_Hard_Brake+0x4c>)
 8002224:	2300      	movs	r3, #0
 8002226:	6413      	str	r3, [r2, #64]	@ 0x40
 8002228:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800222a:	6393      	str	r3, [r2, #56]	@ 0x38
 800222c:	6353      	str	r3, [r2, #52]	@ 0x34
    PWM_M3_A = PWM_M3_B = PWM_M4_A = PWM_M4_B = 0;
 800222e:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8002232:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002234:	6393      	str	r3, [r2, #56]	@ 0x38
 8002236:	6353      	str	r3, [r2, #52]	@ 0x34
 8002238:	6413      	str	r3, [r2, #64]	@ 0x40

    HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_SET);
 800223a:	4c0d      	ldr	r4, [pc, #52]	@ (8002270 <Motor_Hard_Brake+0x50>)
 800223c:	2201      	movs	r2, #1
 800223e:	2140      	movs	r1, #64	@ 0x40
 8002240:	4620      	mov	r0, r4
 8002242:	f003 f964 	bl	800550e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 8002246:	2201      	movs	r2, #1
 8002248:	2180      	movs	r1, #128	@ 0x80
 800224a:	4620      	mov	r0, r4
 800224c:	f003 f95f 	bl	800550e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MOTOR_IN3_GPIO_Port, MOTOR_IN3_Pin, GPIO_PIN_SET);
 8002250:	2201      	movs	r2, #1
 8002252:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002256:	4620      	mov	r0, r4
 8002258:	f003 f959 	bl	800550e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MOTOR_IN4_GPIO_Port, MOTOR_IN4_Pin, GPIO_PIN_SET);
 800225c:	2201      	movs	r2, #1
 800225e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002262:	4620      	mov	r0, r4
 8002264:	f003 f953 	bl	800550e <HAL_GPIO_WritePin>
}
 8002268:	bd10      	pop	{r4, pc}
 800226a:	bf00      	nop
 800226c:	40013400 	.word	0x40013400
 8002270:	40011000 	.word	0x40011000

08002274 <PID_Param_Init>:
/**
  * @brief  Initializes PID parameters for all motors using constants from bsp_pid.h
  */
void PID_Param_Init(void)
{
    for (int i = 0; i < MAX_MOTOR; i++)
 8002274:	2200      	movs	r2, #0
 8002276:	e010      	b.n	800229a <PID_Param_Init+0x26>
    {
        pid_motor[i].Kp = PID_KP;
 8002278:	4809      	ldr	r0, [pc, #36]	@ (80022a0 <PID_Param_Init+0x2c>)
 800227a:	ea4f 1c42 	mov.w	ip, r2, lsl #5
 800227e:	eb00 1342 	add.w	r3, r0, r2, lsl #5
 8002282:	4908      	ldr	r1, [pc, #32]	@ (80022a4 <PID_Param_Init+0x30>)
 8002284:	6099      	str	r1, [r3, #8]
        pid_motor[i].Ki = PID_KI;
 8002286:	4908      	ldr	r1, [pc, #32]	@ (80022a8 <PID_Param_Init+0x34>)
 8002288:	60d9      	str	r1, [r3, #12]
        pid_motor[i].Kd = PID_KD;
 800228a:	4908      	ldr	r1, [pc, #32]	@ (80022ac <PID_Param_Init+0x38>)
 800228c:	6119      	str	r1, [r3, #16]
        pid_motor[i].integral = 0.0f;
 800228e:	2100      	movs	r1, #0
 8002290:	61d9      	str	r1, [r3, #28]
        pid_motor[i].err_last = 0.0f;
 8002292:	6199      	str	r1, [r3, #24]
        pid_motor[i].target_val = 0.0f;
 8002294:	f840 100c 	str.w	r1, [r0, ip]
    for (int i = 0; i < MAX_MOTOR; i++)
 8002298:	3201      	adds	r2, #1
 800229a:	2a03      	cmp	r2, #3
 800229c:	ddec      	ble.n	8002278 <PID_Param_Init+0x4>
    }
}
 800229e:	4770      	bx	lr
 80022a0:	20000300 	.word	0x20000300
 80022a4:	3ecccccd 	.word	0x3ecccccd
 80022a8:	3e19999a 	.word	0x3e19999a
 80022ac:	3dcccccd 	.word	0x3dcccccd

080022b0 <PID_Positional_Calc>:
  * @param  pid: Pointer to the motor's PID structure
  * @param  actual_val: Current speed (A) from encoders
  * @retval Calculated PWM adjustment
  */
float PID_Positional_Calc(motor_pid_t *pid, float actual_val)
{
 80022b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022b2:	4604      	mov	r4, r0
    // Calculate current error
    pid->err = pid->target_val - actual_val;
 80022b4:	6800      	ldr	r0, [r0, #0]
 80022b6:	f7fe fe87 	bl	8000fc8 <__aeabi_fsub>
 80022ba:	4605      	mov	r5, r0
 80022bc:	6160      	str	r0, [r4, #20]

    // Accumulate integral (I)
    pid->integral += pid->err;
 80022be:	69e1      	ldr	r1, [r4, #28]
 80022c0:	f7fe fe84 	bl	8000fcc <__addsf3>
 80022c4:	61e0      	str	r0, [r4, #28]

    // Anti-Windup: Prevent the integral from growing infinitely if the robot is stuck
    if (pid->integral > 1500.0f) pid->integral = 1500.0f;
 80022c6:	491c      	ldr	r1, [pc, #112]	@ (8002338 <PID_Positional_Calc+0x88>)
 80022c8:	f7ff f944 	bl	8001554 <__aeabi_fcmpgt>
 80022cc:	b108      	cbz	r0, 80022d2 <PID_Positional_Calc+0x22>
 80022ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002338 <PID_Positional_Calc+0x88>)
 80022d0:	61e3      	str	r3, [r4, #28]
    if (pid->integral < -1500.0f) pid->integral = -1500.0f;
 80022d2:	491a      	ldr	r1, [pc, #104]	@ (800233c <PID_Positional_Calc+0x8c>)
 80022d4:	69e0      	ldr	r0, [r4, #28]
 80022d6:	f7ff f91f 	bl	8001518 <__aeabi_fcmplt>
 80022da:	b108      	cbz	r0, 80022e0 <PID_Positional_Calc+0x30>
 80022dc:	4b17      	ldr	r3, [pc, #92]	@ (800233c <PID_Positional_Calc+0x8c>)
 80022de:	61e3      	str	r3, [r4, #28]

    // Calculate derivative (D)
    float derivative = pid->err - pid->err_last;
 80022e0:	69a1      	ldr	r1, [r4, #24]
 80022e2:	4628      	mov	r0, r5
 80022e4:	f7fe fe70 	bl	8000fc8 <__aeabi_fsub>
 80022e8:	4607      	mov	r7, r0

    // Sum the terms
    pid->pwm_output = (pid->Kp * pid->err) + (pid->Ki * pid->integral) + (pid->Kd * derivative);
 80022ea:	68a1      	ldr	r1, [r4, #8]
 80022ec:	4628      	mov	r0, r5
 80022ee:	f7fe ff75 	bl	80011dc <__aeabi_fmul>
 80022f2:	4606      	mov	r6, r0
 80022f4:	69e1      	ldr	r1, [r4, #28]
 80022f6:	68e0      	ldr	r0, [r4, #12]
 80022f8:	f7fe ff70 	bl	80011dc <__aeabi_fmul>
 80022fc:	4601      	mov	r1, r0
 80022fe:	4630      	mov	r0, r6
 8002300:	f7fe fe64 	bl	8000fcc <__addsf3>
 8002304:	4606      	mov	r6, r0
 8002306:	4639      	mov	r1, r7
 8002308:	6920      	ldr	r0, [r4, #16]
 800230a:	f7fe ff67 	bl	80011dc <__aeabi_fmul>
 800230e:	4601      	mov	r1, r0
 8002310:	4630      	mov	r0, r6
 8002312:	f7fe fe5b 	bl	8000fcc <__addsf3>
 8002316:	6060      	str	r0, [r4, #4]

    // Save error for next cycle
    pid->err_last = pid->err;
 8002318:	61a5      	str	r5, [r4, #24]

    // Hard safety clamp to your defined MOTOR_MAX_PULSE (e.g., 2200)
    if (pid->pwm_output > MOTOR_MAX_PULSE)  pid->pwm_output = (float)MOTOR_MAX_PULSE;
 800231a:	4909      	ldr	r1, [pc, #36]	@ (8002340 <PID_Positional_Calc+0x90>)
 800231c:	f7ff f91a 	bl	8001554 <__aeabi_fcmpgt>
 8002320:	b108      	cbz	r0, 8002326 <PID_Positional_Calc+0x76>
 8002322:	4b07      	ldr	r3, [pc, #28]	@ (8002340 <PID_Positional_Calc+0x90>)
 8002324:	6063      	str	r3, [r4, #4]
    if (pid->pwm_output < -MOTOR_MAX_PULSE) pid->pwm_output = (float)-MOTOR_MAX_PULSE;
 8002326:	4907      	ldr	r1, [pc, #28]	@ (8002344 <PID_Positional_Calc+0x94>)
 8002328:	6860      	ldr	r0, [r4, #4]
 800232a:	f7ff f8f5 	bl	8001518 <__aeabi_fcmplt>
 800232e:	b108      	cbz	r0, 8002334 <PID_Positional_Calc+0x84>
 8002330:	4b04      	ldr	r3, [pc, #16]	@ (8002344 <PID_Positional_Calc+0x94>)
 8002332:	6063      	str	r3, [r4, #4]

    return pid->pwm_output;
}
 8002334:	6860      	ldr	r0, [r4, #4]
 8002336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002338:	44bb8000 	.word	0x44bb8000
 800233c:	c4bb8000 	.word	0xc4bb8000
 8002340:	45480000 	.word	0x45480000
 8002344:	c5480000 	.word	0xc5480000

08002348 <PID_Calc_Motor>:
/**
  * @brief  Calculates PID for all motors and applies Dead Zone compensation
  * @param  motor: Pointer to the shared motor data structure
  */
void PID_Calc_Motor(motor_data_t* motor)
{
 8002348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800234a:	b09b      	sub	sp, #108	@ 0x6c
 800234c:	4606      	mov	r6, r0
    static uint32_t log_counter = 0;
    log_counter++;
 800234e:	4a22      	ldr	r2, [pc, #136]	@ (80023d8 <PID_Calc_Motor+0x90>)
 8002350:	6813      	ldr	r3, [r2, #0]
 8002352:	3301      	adds	r3, #1
 8002354:	6013      	str	r3, [r2, #0]

    for (int i = 0; i < MAX_MOTOR; i++)
 8002356:	2400      	movs	r4, #0
 8002358:	e000      	b.n	800235c <PID_Calc_Motor+0x14>
 800235a:	3401      	adds	r4, #1
 800235c:	2c03      	cmp	r4, #3
 800235e:	dc32      	bgt.n	80023c6 <PID_Calc_Motor+0x7e>
    {
        // Calculate raw PID adjustment
        float raw_pwm = PID_Positional_Calc(&pid_motor[i], motor->speed_mm_s[i]);
 8002360:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 8002364:	481d      	ldr	r0, [pc, #116]	@ (80023dc <PID_Calc_Motor+0x94>)
 8002366:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 800236a:	f7ff ffa1 	bl	80022b0 <PID_Positional_Calc>

        // APPLY THE FLOOR: This jumps the 1450 PWM gap to overcome physical friction
        int16_t final_pwm = Motor_Ignore_Dead_Zone((int16_t)raw_pwm);
 800236e:	f7ff f8fb 	bl	8001568 <__aeabi_f2iz>
 8002372:	b200      	sxth	r0, r0
 8002374:	f7ff feae 	bl	80020d4 <Motor_Ignore_Dead_Zone>
 8002378:	4605      	mov	r5, r0
        motor->speed_pwm[i] = (float)final_pwm;
 800237a:	f7fe fedb 	bl	8001134 <__aeabi_i2f>
 800237e:	1d23      	adds	r3, r4, #4
 8002380:	f846 0023 	str.w	r0, [r6, r3, lsl #2]
        
        // Log output every 50 cycles (~500ms) for serial debugging
        if (log_counter >= 50)
 8002384:	4b14      	ldr	r3, [pc, #80]	@ (80023d8 <PID_Calc_Motor+0x90>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2b31      	cmp	r3, #49	@ 0x31
 800238a:	d9e6      	bls.n	800235a <PID_Calc_Motor+0x12>
        {
            char msg[80];
            snprintf(msg, sizeof(msg), "M%d: T:%.1f A:%.1f OUT:%d\r\n",
                     i, pid_motor[i].target_val, motor->speed_mm_s[i], final_pwm);
 800238c:	0163      	lsls	r3, r4, #5
 800238e:	4a13      	ldr	r2, [pc, #76]	@ (80023dc <PID_Calc_Motor+0x94>)
 8002390:	58d7      	ldr	r7, [r2, r3]
            snprintf(msg, sizeof(msg), "M%d: T:%.1f A:%.1f OUT:%d\r\n",
 8002392:	9504      	str	r5, [sp, #16]
 8002394:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002398:	f7fe fae2 	bl	8000960 <__aeabi_f2d>
 800239c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80023a0:	4638      	mov	r0, r7
 80023a2:	f7fe fadd 	bl	8000960 <__aeabi_f2d>
 80023a6:	e9cd 0100 	strd	r0, r1, [sp]
 80023aa:	4623      	mov	r3, r4
 80023ac:	4a0c      	ldr	r2, [pc, #48]	@ (80023e0 <PID_Calc_Motor+0x98>)
 80023ae:	2150      	movs	r1, #80	@ 0x50
 80023b0:	a806      	add	r0, sp, #24
 80023b2:	f00c fc5d 	bl	800ec70 <sniprintf>
            USART1_Send_ArrayU8((uint8_t *)msg, strlen(msg));
 80023b6:	a806      	add	r0, sp, #24
 80023b8:	f7fd ff88 	bl	80002cc <strlen>
 80023bc:	b281      	uxth	r1, r0
 80023be:	a806      	add	r0, sp, #24
 80023c0:	f000 f9c2 	bl	8002748 <USART1_Send_ArrayU8>
 80023c4:	e7c9      	b.n	800235a <PID_Calc_Motor+0x12>
        }
    }
    if (log_counter >= 50) log_counter = 0;
 80023c6:	4b04      	ldr	r3, [pc, #16]	@ (80023d8 <PID_Calc_Motor+0x90>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2b31      	cmp	r3, #49	@ 0x31
 80023cc:	d902      	bls.n	80023d4 <PID_Calc_Motor+0x8c>
 80023ce:	4b02      	ldr	r3, [pc, #8]	@ (80023d8 <PID_Calc_Motor+0x90>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
}
 80023d4:	b01b      	add	sp, #108	@ 0x6c
 80023d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023d8:	200002fc 	.word	0x200002fc
 80023dc:	20000300 	.word	0x20000300
 80023e0:	080122bc 	.word	0x080122bc

080023e4 <PID_Set_Motor_Target>:
/**
  * @brief  Sets target speed for a specific motor or all motors
  */
void PID_Set_Motor_Target(uint8_t motor_id, float target)
{
    if (motor_id >= MAX_MOTOR)
 80023e4:	2803      	cmp	r0, #3
 80023e6:	d80a      	bhi.n	80023fe <PID_Set_Motor_Target+0x1a>
    {
        for (int i = 0; i < MAX_MOTOR; i++) pid_motor[i].target_val = target;
    }
    else
    {
        pid_motor[motor_id].target_val = target;
 80023e8:	0140      	lsls	r0, r0, #5
 80023ea:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <PID_Set_Motor_Target+0x20>)
 80023ec:	5019      	str	r1, [r3, r0]
    }
}
 80023ee:	4770      	bx	lr
        for (int i = 0; i < MAX_MOTOR; i++) pid_motor[i].target_val = target;
 80023f0:	015a      	lsls	r2, r3, #5
 80023f2:	4804      	ldr	r0, [pc, #16]	@ (8002404 <PID_Set_Motor_Target+0x20>)
 80023f4:	5081      	str	r1, [r0, r2]
 80023f6:	3301      	adds	r3, #1
 80023f8:	2b03      	cmp	r3, #3
 80023fa:	ddf9      	ble.n	80023f0 <PID_Set_Motor_Target+0xc>
 80023fc:	4770      	bx	lr
 80023fe:	2300      	movs	r3, #0
 8002400:	e7fa      	b.n	80023f8 <PID_Set_Motor_Target+0x14>
 8002402:	bf00      	nop
 8002404:	20000300 	.word	0x20000300

08002408 <PID_Clear_Motor>:
/**
  * @brief  Resets PID variables to zero to prevent jumps when restarting movement
  */
void PID_Clear_Motor(uint8_t motor_id)
{
    if (motor_id >= MAX_MOTOR)
 8002408:	2803      	cmp	r0, #3
 800240a:	d81a      	bhi.n	8002442 <PID_Clear_Motor+0x3a>
            pid_motor[i].target_val = 0.0f;
        }
    }
    else
    {
        pid_motor[motor_id].pwm_output = 0.0f;
 800240c:	4a0e      	ldr	r2, [pc, #56]	@ (8002448 <PID_Clear_Motor+0x40>)
 800240e:	0141      	lsls	r1, r0, #5
 8002410:	eb02 1040 	add.w	r0, r2, r0, lsl #5
 8002414:	2300      	movs	r3, #0
 8002416:	6043      	str	r3, [r0, #4]
        pid_motor[motor_id].err = 0.0f;
 8002418:	6143      	str	r3, [r0, #20]
        pid_motor[motor_id].err_last = 0.0f;
 800241a:	6183      	str	r3, [r0, #24]
        pid_motor[motor_id].integral = 0.0f;
 800241c:	61c3      	str	r3, [r0, #28]
        pid_motor[motor_id].target_val = 0.0f;
 800241e:	5053      	str	r3, [r2, r1]
    }
}
 8002420:	4770      	bx	lr
            pid_motor[i].pwm_output = 0.0f;
 8002422:	4809      	ldr	r0, [pc, #36]	@ (8002448 <PID_Clear_Motor+0x40>)
 8002424:	ea4f 1c42 	mov.w	ip, r2, lsl #5
 8002428:	eb00 1142 	add.w	r1, r0, r2, lsl #5
 800242c:	2300      	movs	r3, #0
 800242e:	604b      	str	r3, [r1, #4]
            pid_motor[i].err = 0.0f;
 8002430:	614b      	str	r3, [r1, #20]
            pid_motor[i].err_last = 0.0f;
 8002432:	618b      	str	r3, [r1, #24]
            pid_motor[i].integral = 0.0f;
 8002434:	61cb      	str	r3, [r1, #28]
            pid_motor[i].target_val = 0.0f;
 8002436:	f840 300c 	str.w	r3, [r0, ip]
        for (int i = 0; i < MAX_MOTOR; i++)
 800243a:	3201      	adds	r2, #1
 800243c:	2a03      	cmp	r2, #3
 800243e:	ddf0      	ble.n	8002422 <PID_Clear_Motor+0x1a>
 8002440:	4770      	bx	lr
 8002442:	2200      	movs	r2, #0
 8002444:	e7fa      	b.n	800243c <PID_Clear_Motor+0x34>
 8002446:	bf00      	nop
 8002448:	20000300 	.word	0x20000300

0800244c <PID_Set_Motor_Parm>:
/**
  * @brief  Dynamically update PID gains (Useful for ROS2 teleop tuning)
  */
void PID_Set_Motor_Parm(uint8_t motor_id, float Kp, float Ki, float Kd)
{
    if (motor_id < MAX_MOTOR)
 800244c:	2803      	cmp	r0, #3
 800244e:	d808      	bhi.n	8002462 <PID_Set_Motor_Parm+0x16>
{
 8002450:	b410      	push	{r4}
    {
        pid_motor[motor_id].Kp = Kp;
 8002452:	4c04      	ldr	r4, [pc, #16]	@ (8002464 <PID_Set_Motor_Parm+0x18>)
 8002454:	eb04 1040 	add.w	r0, r4, r0, lsl #5
 8002458:	6081      	str	r1, [r0, #8]
        pid_motor[motor_id].Ki = Ki;
 800245a:	60c2      	str	r2, [r0, #12]
        pid_motor[motor_id].Kd = Kd;
 800245c:	6103      	str	r3, [r0, #16]
    }
}
 800245e:	bc10      	pop	{r4}
 8002460:	4770      	bx	lr
 8002462:	4770      	bx	lr
 8002464:	20000300 	.word	0x20000300

08002468 <send_bit>:
    uint32_t start = DWT_CYCCNT;
    while ((DWT_CYCCNT - start) < cycles);
}

static void send_bit(uint8_t bit) {
    if (bit) {
 8002468:	b1a8      	cbz	r0, 8002496 <send_bit+0x2e>
        // T1H: 0.7us (50 cycles @ 72MHz), T1L: 0.6us (43 cycles)
        GPIOB->BSRR = GPIO_PIN_5;
 800246a:	4b16      	ldr	r3, [pc, #88]	@ (80024c4 <send_bit+0x5c>)
 800246c:	2220      	movs	r2, #32
 800246e:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 8002470:	4b15      	ldr	r3, [pc, #84]	@ (80024c8 <send_bit+0x60>)
 8002472:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 8002474:	4b14      	ldr	r3, [pc, #80]	@ (80024c8 <send_bit+0x60>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	1a9b      	subs	r3, r3, r2
 800247a:	2b31      	cmp	r3, #49	@ 0x31
 800247c:	d9fa      	bls.n	8002474 <send_bit+0xc>
        delay_cycles(50);
        GPIOB->BSRR = (uint32_t)GPIO_PIN_5 << 16;
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <send_bit+0x5c>)
 8002480:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002484:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 8002486:	4b10      	ldr	r3, [pc, #64]	@ (80024c8 <send_bit+0x60>)
 8002488:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 800248a:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <send_bit+0x60>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	1a9b      	subs	r3, r3, r2
 8002490:	2b2a      	cmp	r3, #42	@ 0x2a
 8002492:	d9fa      	bls.n	800248a <send_bit+0x22>
 8002494:	4770      	bx	lr
        delay_cycles(43);
    } else {
        // T0H: 0.35us (25 cycles @ 72MHz), T0L: 0.8us (57 cycles)
        GPIOB->BSRR = GPIO_PIN_5;
 8002496:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <send_bit+0x5c>)
 8002498:	2220      	movs	r2, #32
 800249a:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 800249c:	4b0a      	ldr	r3, [pc, #40]	@ (80024c8 <send_bit+0x60>)
 800249e:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80024a0:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <send_bit+0x60>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	1a9b      	subs	r3, r3, r2
 80024a6:	2b18      	cmp	r3, #24
 80024a8:	d9fa      	bls.n	80024a0 <send_bit+0x38>
        delay_cycles(25);
        GPIOB->BSRR = (uint32_t)GPIO_PIN_5 << 16;
 80024aa:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <send_bit+0x5c>)
 80024ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80024b0:	611a      	str	r2, [r3, #16]
    uint32_t start = DWT_CYCCNT;
 80024b2:	4b05      	ldr	r3, [pc, #20]	@ (80024c8 <send_bit+0x60>)
 80024b4:	685a      	ldr	r2, [r3, #4]
    while ((DWT_CYCCNT - start) < cycles);
 80024b6:	4b04      	ldr	r3, [pc, #16]	@ (80024c8 <send_bit+0x60>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	1a9b      	subs	r3, r3, r2
 80024bc:	2b38      	cmp	r3, #56	@ 0x38
 80024be:	d9fa      	bls.n	80024b6 <send_bit+0x4e>
        delay_cycles(57);
    }
}
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40010c00 	.word	0x40010c00
 80024c8:	e0001000 	.word	0xe0001000

080024cc <RGB_Send_Color>:
static void RGB_Send_Color(uint8_t r, uint8_t g, uint8_t b) {
 80024cc:	b538      	push	{r3, r4, r5, lr}
    // WS2812 is GRB order
    uint32_t color = (g << 16) | (r << 8) | b;
 80024ce:	0200      	lsls	r0, r0, #8
 80024d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80024d4:	ea42 0500 	orr.w	r5, r2, r0
    for (int i = 23; i >= 0; i--) {
 80024d8:	2417      	movs	r4, #23
 80024da:	e006      	b.n	80024ea <RGB_Send_Color+0x1e>
        send_bit((color >> i) & 0x01);
 80024dc:	fa25 f004 	lsr.w	r0, r5, r4
 80024e0:	f000 0001 	and.w	r0, r0, #1
 80024e4:	f7ff ffc0 	bl	8002468 <send_bit>
    for (int i = 23; i >= 0; i--) {
 80024e8:	3c01      	subs	r4, #1
 80024ea:	2c00      	cmp	r4, #0
 80024ec:	daf6      	bge.n	80024dc <RGB_Send_Color+0x10>
    }
}
 80024ee:	bd38      	pop	{r3, r4, r5, pc}

080024f0 <RGB_Init>:
    DEM_CR |= (1 << 24);
 80024f0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 80024f4:	f8d2 3dfc 	ldr.w	r3, [r2, #3580]	@ 0xdfc
 80024f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024fc:	f8c2 3dfc 	str.w	r3, [r2, #3580]	@ 0xdfc
    DWT_CYCCNT = 0;
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <RGB_Init+0x20>)
 8002502:	2200      	movs	r2, #0
 8002504:	605a      	str	r2, [r3, #4]
    DWT_CONTROL |= 1;
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	f042 0201 	orr.w	r2, r2, #1
 800250c:	601a      	str	r2, [r3, #0]
}
 800250e:	4770      	bx	lr
 8002510:	e0001000 	.word	0xe0001000

08002514 <RGB_Set_All>:

void RGB_Set_All(uint8_t r, uint8_t g, uint8_t b) {
 8002514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002516:	4607      	mov	r7, r0
 8002518:	460e      	mov	r6, r1
 800251a:	4615      	mov	r5, r2
    for (int i = 0; i < LED_COUNT; i++) {
 800251c:	2400      	movs	r4, #0
 800251e:	e005      	b.n	800252c <RGB_Set_All+0x18>
        RGB_Send_Color(r, g, b);
 8002520:	462a      	mov	r2, r5
 8002522:	4631      	mov	r1, r6
 8002524:	4638      	mov	r0, r7
 8002526:	f7ff ffd1 	bl	80024cc <RGB_Send_Color>
    for (int i = 0; i < LED_COUNT; i++) {
 800252a:	3401      	adds	r4, #1
 800252c:	2c06      	cmp	r4, #6
 800252e:	ddf7      	ble.n	8002520 <RGB_Set_All+0xc>
    }
    // WS2812 Reset pulse: holding low for >50us
    HAL_Delay(1);
 8002530:	2001      	movs	r0, #1
 8002532:	f001 f86b 	bl	800360c <HAL_Delay>
}
 8002536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002538 <RGB_Clear>:

void RGB_Clear(void) {
 8002538:	b508      	push	{r3, lr}
    RGB_Set_All(0, 0, 0);
 800253a:	2200      	movs	r2, #0
 800253c:	4611      	mov	r1, r2
 800253e:	4610      	mov	r0, r2
 8002540:	f7ff ffe8 	bl	8002514 <RGB_Set_All>
}
 8002544:	bd08      	pop	{r3, pc}
	...

08002548 <USART1_Init>:
uint8_t cmd_index = 0;
uint8_t RxTemp = 0;

/* --- INITIALIZATION --- */
void USART1_Init(void)
{
 8002548:	b508      	push	{r3, lr}
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 800254a:	2201      	movs	r2, #1
 800254c:	4902      	ldr	r1, [pc, #8]	@ (8002558 <USART1_Init+0x10>)
 800254e:	4803      	ldr	r0, [pc, #12]	@ (800255c <USART1_Init+0x14>)
 8002550:	f00b fbb5 	bl	800dcbe <HAL_UART_Receive_IT>
}
 8002554:	bd08      	pop	{r3, pc}
 8002556:	bf00      	nop
 8002558:	200003a8 	.word	0x200003a8
 800255c:	20000684 	.word	0x20000684

08002560 <ProcessCommandLine>:
    }
}

/* --- COMMAND PROCESSOR --- */
void ProcessCommandLine(char *cmd)
{
 8002560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002564:	b094      	sub	sp, #80	@ 0x50
    char token1[8], token2[8], token3[8], token4[8];
    int count = sscanf(cmd, "%7s %7s %7s %7s", token1, token2, token3, token4);
 8002566:	ab0c      	add	r3, sp, #48	@ 0x30
 8002568:	9301      	str	r3, [sp, #4]
 800256a:	ab0e      	add	r3, sp, #56	@ 0x38
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	ab10      	add	r3, sp, #64	@ 0x40
 8002570:	aa12      	add	r2, sp, #72	@ 0x48
 8002572:	4944      	ldr	r1, [pc, #272]	@ (8002684 <ProcessCommandLine+0x124>)
 8002574:	f00c fbb2 	bl	800ecdc <siscanf>
    if (count < 1) return;
 8002578:	1e04      	subs	r4, r0, #0
 800257a:	dd49      	ble.n	8002610 <ProcessCommandLine+0xb0>

    if (strcmp(token1, "V") == 0 && count >= 4)
 800257c:	4942      	ldr	r1, [pc, #264]	@ (8002688 <ProcessCommandLine+0x128>)
 800257e:	a812      	add	r0, sp, #72	@ 0x48
 8002580:	f7fd fe9a 	bl	80002b8 <strcmp>
 8002584:	b908      	cbnz	r0, 800258a <ProcessCommandLine+0x2a>
 8002586:	2c03      	cmp	r4, #3
 8002588:	dc32      	bgt.n	80025f0 <ProcessCommandLine+0x90>
    {
        Motion_Ctrl(atoi(token2), atoi(token3), atoi(token4));
    }
    else if (strcmp(token1, "I") == 0 && count >= 2)
 800258a:	4940      	ldr	r1, [pc, #256]	@ (800268c <ProcessCommandLine+0x12c>)
 800258c:	a812      	add	r0, sp, #72	@ 0x48
 800258e:	f7fd fe93 	bl	80002b8 <strcmp>
 8002592:	2800      	cmp	r0, #0
 8002594:	d13c      	bne.n	8002610 <ProcessCommandLine+0xb0>
 8002596:	2c01      	cmp	r4, #1
 8002598:	dd3a      	ble.n	8002610 <ProcessCommandLine+0xb0>
    {
        if (strcmp(token2, "ENC") == 0)
 800259a:	493d      	ldr	r1, [pc, #244]	@ (8002690 <ProcessCommandLine+0x130>)
 800259c:	a810      	add	r0, sp, #64	@ 0x40
 800259e:	f7fd fe8b 	bl	80002b8 <strcmp>
 80025a2:	2800      	cmp	r0, #0
 80025a4:	d037      	beq.n	8002616 <ProcessCommandLine+0xb6>
        {
            Handle_Info_Encoders();
        }
        else if (strcmp(token2, "IMU") == 0)
 80025a6:	493b      	ldr	r1, [pc, #236]	@ (8002694 <ProcessCommandLine+0x134>)
 80025a8:	a810      	add	r0, sp, #64	@ 0x40
 80025aa:	f7fd fe85 	bl	80002b8 <strcmp>
 80025ae:	2800      	cmp	r0, #0
 80025b0:	d034      	beq.n	800261c <ProcessCommandLine+0xbc>
            printf("IMU: A(%.2f, %.2f, %.2f) G(%.2f, %.2f, %.2f) Yaw: %.2f\r\n",
                   g_imu_accel.x, g_imu_accel.y, g_imu_accel.z,
                   g_imu_gyro.x, g_imu_gyro.y, g_imu_gyro.z,
                   g_current_yaw);
        }
        else if (strcmp(token2, "TEST") == 0)
 80025b2:	4939      	ldr	r1, [pc, #228]	@ (8002698 <ProcessCommandLine+0x138>)
 80025b4:	a810      	add	r0, sp, #64	@ 0x40
 80025b6:	f7fd fe7f 	bl	80002b8 <strcmp>
 80025ba:	bb48      	cbnz	r0, 8002610 <ProcessCommandLine+0xb0>
        {
            // Print current Kp to verify PID_Param_Init worked
            printf("DEBUG: PID Kp is %.2f (Should be 1.80)\r\n", pid_motor[0].Kp);
 80025bc:	4b37      	ldr	r3, [pc, #220]	@ (800269c <ProcessCommandLine+0x13c>)
 80025be:	6898      	ldr	r0, [r3, #8]
 80025c0:	f7fe f9ce 	bl	8000960 <__aeabi_f2d>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4835      	ldr	r0, [pc, #212]	@ (80026a0 <ProcessCommandLine+0x140>)
 80025ca:	f00c faaf 	bl	800eb2c <iprintf>
            printf("NON-BLOCKING TEST START: 500 mm/s\r\n");
 80025ce:	4835      	ldr	r0, [pc, #212]	@ (80026a4 <ProcessCommandLine+0x144>)
 80025d0:	f00c fb14 	bl	800ebfc <puts>

            g_start_ctrl = 1;                // Unlock the PID logic
 80025d4:	4b34      	ldr	r3, [pc, #208]	@ (80026a8 <ProcessCommandLine+0x148>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	701a      	strb	r2, [r3, #0]
            g_last_cmd_tick = HAL_GetTick(); // Reset watchdog timer
 80025da:	f000 ffef 	bl	80035bc <HAL_GetTick>
 80025de:	4b33      	ldr	r3, [pc, #204]	@ (80026ac <ProcessCommandLine+0x14c>)
 80025e0:	6018      	str	r0, [r3, #0]

            Motion_Ctrl(500, 0, 0);          // Set the target
 80025e2:	2200      	movs	r2, #0
 80025e4:	4611      	mov	r1, r2
 80025e6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80025ea:	f7ff fc55 	bl	8001e98 <Motion_Ctrl>
 80025ee:	e00f      	b.n	8002610 <ProcessCommandLine+0xb0>
        Motion_Ctrl(atoi(token2), atoi(token3), atoi(token4));
 80025f0:	a810      	add	r0, sp, #64	@ 0x40
 80025f2:	f00b fc41 	bl	800de78 <atoi>
 80025f6:	4604      	mov	r4, r0
 80025f8:	a80e      	add	r0, sp, #56	@ 0x38
 80025fa:	f00b fc3d 	bl	800de78 <atoi>
 80025fe:	4605      	mov	r5, r0
 8002600:	a80c      	add	r0, sp, #48	@ 0x30
 8002602:	f00b fc39 	bl	800de78 <atoi>
 8002606:	b202      	sxth	r2, r0
 8002608:	b229      	sxth	r1, r5
 800260a:	b220      	sxth	r0, r4
 800260c:	f7ff fc44 	bl	8001e98 <Motion_Ctrl>
        }
    }
}
 8002610:	b014      	add	sp, #80	@ 0x50
 8002612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            Handle_Info_Encoders();
 8002616:	f7ff fd25 	bl	8002064 <Handle_Info_Encoders>
 800261a:	e7f9      	b.n	8002610 <ProcessCommandLine+0xb0>
                   g_imu_accel.x, g_imu_accel.y, g_imu_accel.z,
 800261c:	4b24      	ldr	r3, [pc, #144]	@ (80026b0 <ProcessCommandLine+0x150>)
 800261e:	685e      	ldr	r6, [r3, #4]
 8002620:	689f      	ldr	r7, [r3, #8]
                   g_imu_gyro.x, g_imu_gyro.y, g_imu_gyro.z,
 8002622:	4a24      	ldr	r2, [pc, #144]	@ (80026b4 <ProcessCommandLine+0x154>)
 8002624:	f8d2 8000 	ldr.w	r8, [r2]
 8002628:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800262c:	f8d2 a008 	ldr.w	sl, [r2, #8]
            printf("IMU: A(%.2f, %.2f, %.2f) G(%.2f, %.2f, %.2f) Yaw: %.2f\r\n",
 8002630:	6818      	ldr	r0, [r3, #0]
 8002632:	f7fe f995 	bl	8000960 <__aeabi_f2d>
 8002636:	4604      	mov	r4, r0
 8002638:	460d      	mov	r5, r1
 800263a:	4b1f      	ldr	r3, [pc, #124]	@ (80026b8 <ProcessCommandLine+0x158>)
 800263c:	6818      	ldr	r0, [r3, #0]
 800263e:	f7fe f98f 	bl	8000960 <__aeabi_f2d>
 8002642:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8002646:	4650      	mov	r0, sl
 8002648:	f7fe f98a 	bl	8000960 <__aeabi_f2d>
 800264c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002650:	4648      	mov	r0, r9
 8002652:	f7fe f985 	bl	8000960 <__aeabi_f2d>
 8002656:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800265a:	4640      	mov	r0, r8
 800265c:	f7fe f980 	bl	8000960 <__aeabi_f2d>
 8002660:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002664:	4638      	mov	r0, r7
 8002666:	f7fe f97b 	bl	8000960 <__aeabi_f2d>
 800266a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800266e:	4630      	mov	r0, r6
 8002670:	f7fe f976 	bl	8000960 <__aeabi_f2d>
 8002674:	e9cd 0100 	strd	r0, r1, [sp]
 8002678:	4622      	mov	r2, r4
 800267a:	462b      	mov	r3, r5
 800267c:	480f      	ldr	r0, [pc, #60]	@ (80026bc <ProcessCommandLine+0x15c>)
 800267e:	f00c fa55 	bl	800eb2c <iprintf>
 8002682:	e7c5      	b.n	8002610 <ProcessCommandLine+0xb0>
 8002684:	080122d8 	.word	0x080122d8
 8002688:	080122e8 	.word	0x080122e8
 800268c:	080122ec 	.word	0x080122ec
 8002690:	080122f0 	.word	0x080122f0
 8002694:	080122f4 	.word	0x080122f4
 8002698:	08012334 	.word	0x08012334
 800269c:	20000300 	.word	0x20000300
 80026a0:	0801233c 	.word	0x0801233c
 80026a4:	08012368 	.word	0x08012368
 80026a8:	200002c8 	.word	0x200002c8
 80026ac:	200002c4 	.word	0x200002c4
 80026b0:	20000278 	.word	0x20000278
 80026b4:	2000026c 	.word	0x2000026c
 80026b8:	20000250 	.word	0x20000250
 80026bc:	080122f8 	.word	0x080122f8

080026c0 <HAL_UART_RxCpltCallback>:
    if (huart->Instance == USART1)
 80026c0:	6802      	ldr	r2, [r0, #0]
 80026c2:	4b14      	ldr	r3, [pc, #80]	@ (8002714 <HAL_UART_RxCpltCallback+0x54>)
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d000      	beq.n	80026ca <HAL_UART_RxCpltCallback+0xa>
 80026c8:	4770      	bx	lr
{
 80026ca:	b510      	push	{r4, lr}
        if (RxTemp == '\r' || RxTemp == '\n')
 80026cc:	4b12      	ldr	r3, [pc, #72]	@ (8002718 <HAL_UART_RxCpltCallback+0x58>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	2b0d      	cmp	r3, #13
 80026d2:	d00b      	beq.n	80026ec <HAL_UART_RxCpltCallback+0x2c>
 80026d4:	2b0a      	cmp	r3, #10
 80026d6:	d009      	beq.n	80026ec <HAL_UART_RxCpltCallback+0x2c>
            if (cmd_index < sizeof(cmd_buffer) - 1)
 80026d8:	4a10      	ldr	r2, [pc, #64]	@ (800271c <HAL_UART_RxCpltCallback+0x5c>)
 80026da:	7812      	ldrb	r2, [r2, #0]
 80026dc:	2a3e      	cmp	r2, #62	@ 0x3e
 80026de:	d808      	bhi.n	80026f2 <HAL_UART_RxCpltCallback+0x32>
                cmd_buffer[cmd_index++] = RxTemp;
 80026e0:	1c50      	adds	r0, r2, #1
 80026e2:	490e      	ldr	r1, [pc, #56]	@ (800271c <HAL_UART_RxCpltCallback+0x5c>)
 80026e4:	7008      	strb	r0, [r1, #0]
 80026e6:	490e      	ldr	r1, [pc, #56]	@ (8002720 <HAL_UART_RxCpltCallback+0x60>)
 80026e8:	548b      	strb	r3, [r1, r2]
 80026ea:	e002      	b.n	80026f2 <HAL_UART_RxCpltCallback+0x32>
            if (cmd_index > 0) 
 80026ec:	4b0b      	ldr	r3, [pc, #44]	@ (800271c <HAL_UART_RxCpltCallback+0x5c>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	b93b      	cbnz	r3, 8002702 <HAL_UART_RxCpltCallback+0x42>
        RxTemp = 0;
 80026f2:	4909      	ldr	r1, [pc, #36]	@ (8002718 <HAL_UART_RxCpltCallback+0x58>)
 80026f4:	2300      	movs	r3, #0
 80026f6:	700b      	strb	r3, [r1, #0]
        HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxTemp, 1);
 80026f8:	2201      	movs	r2, #1
 80026fa:	480a      	ldr	r0, [pc, #40]	@ (8002724 <HAL_UART_RxCpltCallback+0x64>)
 80026fc:	f00b fadf 	bl	800dcbe <HAL_UART_Receive_IT>
}
 8002700:	bd10      	pop	{r4, pc}
                cmd_buffer[cmd_index] = '\0';
 8002702:	4807      	ldr	r0, [pc, #28]	@ (8002720 <HAL_UART_RxCpltCallback+0x60>)
 8002704:	2400      	movs	r4, #0
 8002706:	54c4      	strb	r4, [r0, r3]
                ProcessCommandLine(cmd_buffer);
 8002708:	f7ff ff2a 	bl	8002560 <ProcessCommandLine>
                cmd_index = 0; 
 800270c:	4b03      	ldr	r3, [pc, #12]	@ (800271c <HAL_UART_RxCpltCallback+0x5c>)
 800270e:	701c      	strb	r4, [r3, #0]
 8002710:	e7ef      	b.n	80026f2 <HAL_UART_RxCpltCallback+0x32>
 8002712:	bf00      	nop
 8002714:	40013800 	.word	0x40013800
 8002718:	200003a8 	.word	0x200003a8
 800271c:	200003a9 	.word	0x200003a9
 8002720:	200003ac 	.word	0x200003ac
 8002724:	20000684 	.word	0x20000684

08002728 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif 
PUTCHAR_PROTOTYPE
{
 8002728:	b500      	push	{lr}
 800272a:	b083      	sub	sp, #12
 800272c:	9001      	str	r0, [sp, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 800272e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002732:	2201      	movs	r2, #1
 8002734:	a901      	add	r1, sp, #4
 8002736:	4803      	ldr	r0, [pc, #12]	@ (8002744 <__io_putchar+0x1c>)
 8002738:	f00a fa72 	bl	800cc20 <HAL_UART_Transmit>
    return ch;
}
 800273c:	9801      	ldr	r0, [sp, #4]
 800273e:	b003      	add	sp, #12
 8002740:	f85d fb04 	ldr.w	pc, [sp], #4
 8002744:	20000684 	.word	0x20000684

08002748 <USART1_Send_ArrayU8>:

void USART1_Send_ArrayU8(uint8_t *BufferPtr, uint16_t Length)
{
    if (Length > 0)
 8002748:	b901      	cbnz	r1, 800274c <USART1_Send_ArrayU8+0x4>
 800274a:	4770      	bx	lr
{
 800274c:	b508      	push	{r3, lr}
 800274e:	460a      	mov	r2, r1
    {
        HAL_UART_Transmit(&huart1, BufferPtr, Length, 1000);
 8002750:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002754:	4601      	mov	r1, r0
 8002756:	4802      	ldr	r0, [pc, #8]	@ (8002760 <USART1_Send_ArrayU8+0x18>)
 8002758:	f00a fa62 	bl	800cc20 <HAL_UART_Transmit>
    }
}
 800275c:	bd08      	pop	{r3, pc}
 800275e:	bf00      	nop
 8002760:	20000684 	.word	0x20000684

08002764 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002764:	b500      	push	{lr}
 8002766:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002768:	4b0e      	ldr	r3, [pc, #56]	@ (80027a4 <MX_DMA_Init+0x40>)
 800276a:	695a      	ldr	r2, [r3, #20]
 800276c:	f042 0201 	orr.w	r2, r2, #1
 8002770:	615a      	str	r2, [r3, #20]
 8002772:	695b      	ldr	r3, [r3, #20]
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	9301      	str	r3, [sp, #4]
 800277a:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800277c:	2200      	movs	r2, #0
 800277e:	4611      	mov	r1, r2
 8002780:	200e      	movs	r0, #14
 8002782:	f001 f853 	bl	800382c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002786:	200e      	movs	r0, #14
 8002788:	f001 f860 	bl	800384c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800278c:	2200      	movs	r2, #0
 800278e:	4611      	mov	r1, r2
 8002790:	200f      	movs	r0, #15
 8002792:	f001 f84b 	bl	800382c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002796:	200f      	movs	r0, #15
 8002798:	f001 f858 	bl	800384c <HAL_NVIC_EnableIRQ>

}
 800279c:	b003      	add	sp, #12
 800279e:	f85d fb04 	ldr.w	pc, [sp], #4
 80027a2:	bf00      	nop
 80027a4:	40021000 	.word	0x40021000

080027a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80027a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027aa:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ac:	2400      	movs	r4, #0
 80027ae:	9404      	str	r4, [sp, #16]
 80027b0:	9405      	str	r4, [sp, #20]
 80027b2:	9406      	str	r4, [sp, #24]
 80027b4:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002860 <MX_GPIO_Init+0xb8>)
 80027b8:	699a      	ldr	r2, [r3, #24]
 80027ba:	f042 0210 	orr.w	r2, r2, #16
 80027be:	619a      	str	r2, [r3, #24]
 80027c0:	699a      	ldr	r2, [r3, #24]
 80027c2:	f002 0210 	and.w	r2, r2, #16
 80027c6:	9200      	str	r2, [sp, #0]
 80027c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027ca:	699a      	ldr	r2, [r3, #24]
 80027cc:	f042 0220 	orr.w	r2, r2, #32
 80027d0:	619a      	str	r2, [r3, #24]
 80027d2:	699a      	ldr	r2, [r3, #24]
 80027d4:	f002 0220 	and.w	r2, r2, #32
 80027d8:	9201      	str	r2, [sp, #4]
 80027da:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027dc:	699a      	ldr	r2, [r3, #24]
 80027de:	f042 0204 	orr.w	r2, r2, #4
 80027e2:	619a      	str	r2, [r3, #24]
 80027e4:	699a      	ldr	r2, [r3, #24]
 80027e6:	f002 0204 	and.w	r2, r2, #4
 80027ea:	9202      	str	r2, [sp, #8]
 80027ec:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ee:	699a      	ldr	r2, [r3, #24]
 80027f0:	f042 0208 	orr.w	r2, r2, #8
 80027f4:	619a      	str	r2, [r3, #24]
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	f003 0308 	and.w	r3, r3, #8
 80027fc:	9303      	str	r3, [sp, #12]
 80027fe:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|BEEP_Pin, GPIO_PIN_RESET);
 8002800:	4f18      	ldr	r7, [pc, #96]	@ (8002864 <MX_GPIO_Init+0xbc>)
 8002802:	4622      	mov	r2, r4
 8002804:	f242 0120 	movw	r1, #8224	@ 0x2020
 8002808:	4638      	mov	r0, r7
 800280a:	f002 fe80 	bl	800550e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ICM20948_CS_GPIO_Port, ICM20948_CS_Pin, GPIO_PIN_SET);
 800280e:	4e16      	ldr	r6, [pc, #88]	@ (8002868 <MX_GPIO_Init+0xc0>)
 8002810:	2201      	movs	r2, #1
 8002812:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002816:	4630      	mov	r0, r6
 8002818:	f002 fe79 	bl	800550e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin BEEP_Pin */
  GPIO_InitStruct.Pin = LED_Pin|BEEP_Pin;
 800281c:	f242 0320 	movw	r3, #8224	@ 0x2020
 8002820:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002822:	2501      	movs	r5, #1
 8002824:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002828:	2302      	movs	r3, #2
 800282a:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800282c:	a904      	add	r1, sp, #16
 800282e:	4638      	mov	r0, r7
 8002830:	f002 fcb8 	bl	80051a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ICM20948_CS_Pin */
  GPIO_InitStruct.Pin = ICM20948_CS_Pin;
 8002834:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002838:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800283e:	2303      	movs	r3, #3
 8002840:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(ICM20948_CS_GPIO_Port, &GPIO_InitStruct);
 8002842:	a904      	add	r1, sp, #16
 8002844:	4630      	mov	r0, r6
 8002846:	f002 fcad 	bl	80051a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY1_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin;
 800284a:	2304      	movs	r3, #4
 800284c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800284e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002850:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(KEY1_GPIO_Port, &GPIO_InitStruct);
 8002852:	a904      	add	r1, sp, #16
 8002854:	4805      	ldr	r0, [pc, #20]	@ (800286c <MX_GPIO_Init+0xc4>)
 8002856:	f002 fca5 	bl	80051a4 <HAL_GPIO_Init>

}
 800285a:	b009      	add	sp, #36	@ 0x24
 800285c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800285e:	bf00      	nop
 8002860:	40021000 	.word	0x40021000
 8002864:	40011000 	.word	0x40011000
 8002868:	40010c00 	.word	0x40010c00
 800286c:	40011400 	.word	0x40011400

08002870 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002870:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002872:	e7fe      	b.n	8002872 <Error_Handler+0x2>

08002874 <SystemClock_Config>:
{
 8002874:	b500      	push	{lr}
 8002876:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002878:	2228      	movs	r2, #40	@ 0x28
 800287a:	2100      	movs	r1, #0
 800287c:	a806      	add	r0, sp, #24
 800287e:	f00c fb65 	bl	800ef4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002882:	2300      	movs	r3, #0
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	9302      	str	r3, [sp, #8]
 8002888:	9303      	str	r3, [sp, #12]
 800288a:	9304      	str	r3, [sp, #16]
 800288c:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800288e:	2201      	movs	r2, #1
 8002890:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002892:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002896:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002898:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800289a:	2202      	movs	r2, #2
 800289c:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800289e:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80028a0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80028a4:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028a6:	a806      	add	r0, sp, #24
 80028a8:	f003 f808 	bl	80058bc <HAL_RCC_OscConfig>
 80028ac:	b980      	cbnz	r0, 80028d0 <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028ae:	230f      	movs	r3, #15
 80028b0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028b2:	2102      	movs	r1, #2
 80028b4:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028b6:	2300      	movs	r3, #0
 80028b8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028be:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028c0:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028c2:	a801      	add	r0, sp, #4
 80028c4:	f003 fa60 	bl	8005d88 <HAL_RCC_ClockConfig>
 80028c8:	b920      	cbnz	r0, 80028d4 <SystemClock_Config+0x60>
}
 80028ca:	b011      	add	sp, #68	@ 0x44
 80028cc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80028d0:	f7ff ffce 	bl	8002870 <Error_Handler>
    Error_Handler();
 80028d4:	f7ff ffcc 	bl	8002870 <Error_Handler>

080028d8 <main>:
{
 80028d8:	b508      	push	{r3, lr}
  HAL_Init();
 80028da:	f000 fe51 	bl	8003580 <HAL_Init>
  SystemClock_Config();
 80028de:	f7ff ffc9 	bl	8002874 <SystemClock_Config>
  MX_GPIO_Init();
 80028e2:	f7ff ff61 	bl	80027a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80028e6:	f7ff ff3d 	bl	8002764 <MX_DMA_Init>
  MX_TIM2_Init();
 80028ea:	f000 f9ad 	bl	8002c48 <MX_TIM2_Init>
  MX_TIM3_Init();
 80028ee:	f000 f9dd 	bl	8002cac <MX_TIM3_Init>
  MX_TIM4_Init();
 80028f2:	f000 fa0d 	bl	8002d10 <MX_TIM4_Init>
  MX_TIM5_Init();
 80028f6:	f000 fa3d 	bl	8002d74 <MX_TIM5_Init>
  MX_TIM1_Init();
 80028fa:	f000 fba5 	bl	8003048 <MX_TIM1_Init>
  MX_TIM8_Init();
 80028fe:	f000 fc33 	bl	8003168 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8002902:	f000 fd27 	bl	8003354 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002906:	f000 f805 	bl	8002914 <MX_SPI2_Init>
  Bsp_Init();
 800290a:	f7fe fe69 	bl	80015e0 <Bsp_Init>
    Bsp_Loop();
 800290e:	f7fe fe8d 	bl	800162c <Bsp_Loop>
  while (1)
 8002912:	e7fc      	b.n	800290e <main+0x36>

08002914 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002914:	b508      	push	{r3, lr}
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002916:	480d      	ldr	r0, [pc, #52]	@ (800294c <MX_SPI2_Init+0x38>)
 8002918:	4b0d      	ldr	r3, [pc, #52]	@ (8002950 <MX_SPI2_Init+0x3c>)
 800291a:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800291c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8002920:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002922:	2300      	movs	r3, #0
 8002924:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002926:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002928:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800292a:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800292c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002930:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002932:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002934:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002936:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002938:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800293a:	230a      	movs	r3, #10
 800293c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800293e:	f003 fdb0 	bl	80064a2 <HAL_SPI_Init>
 8002942:	b900      	cbnz	r0, 8002946 <MX_SPI2_Init+0x32>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002944:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002946:	f7ff ff93 	bl	8002870 <Error_Handler>
}
 800294a:	e7fb      	b.n	8002944 <MX_SPI2_Init+0x30>
 800294c:	200003ec 	.word	0x200003ec
 8002950:	40003800 	.word	0x40003800

08002954 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002954:	b510      	push	{r4, lr}
 8002956:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002958:	2300      	movs	r3, #0
 800295a:	9302      	str	r3, [sp, #8]
 800295c:	9303      	str	r3, [sp, #12]
 800295e:	9304      	str	r3, [sp, #16]
 8002960:	9305      	str	r3, [sp, #20]
  if(spiHandle->Instance==SPI2)
 8002962:	6802      	ldr	r2, [r0, #0]
 8002964:	4b17      	ldr	r3, [pc, #92]	@ (80029c4 <HAL_SPI_MspInit+0x70>)
 8002966:	429a      	cmp	r2, r3
 8002968:	d001      	beq.n	800296e <HAL_SPI_MspInit+0x1a>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800296a:	b006      	add	sp, #24
 800296c:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 800296e:	f503 33ec 	add.w	r3, r3, #120832	@ 0x1d800
 8002972:	69da      	ldr	r2, [r3, #28]
 8002974:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002978:	61da      	str	r2, [r3, #28]
 800297a:	69da      	ldr	r2, [r3, #28]
 800297c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002980:	9200      	str	r2, [sp, #0]
 8002982:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002984:	699a      	ldr	r2, [r3, #24]
 8002986:	f042 0208 	orr.w	r2, r2, #8
 800298a:	619a      	str	r2, [r3, #24]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	9301      	str	r3, [sp, #4]
 8002994:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002996:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800299a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299c:	2302      	movs	r3, #2
 800299e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029a0:	2303      	movs	r3, #3
 80029a2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a4:	4c08      	ldr	r4, [pc, #32]	@ (80029c8 <HAL_SPI_MspInit+0x74>)
 80029a6:	a902      	add	r1, sp, #8
 80029a8:	4620      	mov	r0, r4
 80029aa:	f002 fbfb 	bl	80051a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80029ae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029b2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029b4:	2300      	movs	r3, #0
 80029b6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ba:	a902      	add	r1, sp, #8
 80029bc:	4620      	mov	r0, r4
 80029be:	f002 fbf1 	bl	80051a4 <HAL_GPIO_Init>
}
 80029c2:	e7d2      	b.n	800296a <HAL_SPI_MspInit+0x16>
 80029c4:	40003800 	.word	0x40003800
 80029c8:	40010c00 	.word	0x40010c00

080029cc <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 80029cc:	b508      	push	{r3, lr}

  if(spiHandle->Instance==SPI2)
 80029ce:	6802      	ldr	r2, [r0, #0]
 80029d0:	4b07      	ldr	r3, [pc, #28]	@ (80029f0 <HAL_SPI_MspDeInit+0x24>)
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d000      	beq.n	80029d8 <HAL_SPI_MspDeInit+0xc>

  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }
}
 80029d6:	bd08      	pop	{r3, pc}
    __HAL_RCC_SPI2_CLK_DISABLE();
 80029d8:	4a06      	ldr	r2, [pc, #24]	@ (80029f4 <HAL_SPI_MspDeInit+0x28>)
 80029da:	69d3      	ldr	r3, [r2, #28]
 80029dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029e0:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 80029e2:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80029e6:	4804      	ldr	r0, [pc, #16]	@ (80029f8 <HAL_SPI_MspDeInit+0x2c>)
 80029e8:	f002 fcf8 	bl	80053dc <HAL_GPIO_DeInit>
}
 80029ec:	e7f3      	b.n	80029d6 <HAL_SPI_MspDeInit+0xa>
 80029ee:	bf00      	nop
 80029f0:	40003800 	.word	0x40003800
 80029f4:	40021000 	.word	0x40021000
 80029f8:	40010c00 	.word	0x40010c00

080029fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029fc:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80029fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002a38 <HAL_MspInit+0x3c>)
 8002a00:	699a      	ldr	r2, [r3, #24]
 8002a02:	f042 0201 	orr.w	r2, r2, #1
 8002a06:	619a      	str	r2, [r3, #24]
 8002a08:	699a      	ldr	r2, [r3, #24]
 8002a0a:	f002 0201 	and.w	r2, r2, #1
 8002a0e:	9200      	str	r2, [sp, #0]
 8002a10:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a12:	69da      	ldr	r2, [r3, #28]
 8002a14:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002a18:	61da      	str	r2, [r3, #28]
 8002a1a:	69db      	ldr	r3, [r3, #28]
 8002a1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a20:	9301      	str	r3, [sp, #4]
 8002a22:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002a24:	4a05      	ldr	r2, [pc, #20]	@ (8002a3c <HAL_MspInit+0x40>)
 8002a26:	6853      	ldr	r3, [r2, #4]
 8002a28:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002a2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a30:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a32:	b002      	add	sp, #8
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	40010000 	.word	0x40010000

08002a40 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a40:	e7fe      	b.n	8002a40 <NMI_Handler>

08002a42 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a42:	e7fe      	b.n	8002a42 <HardFault_Handler>

08002a44 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a44:	e7fe      	b.n	8002a44 <MemManage_Handler>

08002a46 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a46:	e7fe      	b.n	8002a46 <BusFault_Handler>

08002a48 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a48:	e7fe      	b.n	8002a48 <UsageFault_Handler>

08002a4a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a4a:	4770      	bx	lr

08002a4c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a4c:	4770      	bx	lr

08002a4e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a4e:	4770      	bx	lr

08002a50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a52:	f000 fda7 	bl	80035a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a56:	bd08      	pop	{r3, pc}

08002a58 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002a58:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002a5a:	4802      	ldr	r0, [pc, #8]	@ (8002a64 <DMA1_Channel4_IRQHandler+0xc>)
 8002a5c:	f001 fc16 	bl	800428c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002a60:	bd08      	pop	{r3, pc}
 8002a62:	bf00      	nop
 8002a64:	20000640 	.word	0x20000640

08002a68 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002a68:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002a6a:	4802      	ldr	r0, [pc, #8]	@ (8002a74 <DMA1_Channel5_IRQHandler+0xc>)
 8002a6c:	f001 fc0e 	bl	800428c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002a70:	bd08      	pop	{r3, pc}
 8002a72:	bf00      	nop
 8002a74:	200005fc 	.word	0x200005fc

08002a78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a78:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a7a:	4802      	ldr	r0, [pc, #8]	@ (8002a84 <USART1_IRQHandler+0xc>)
 8002a7c:	f00a fec6 	bl	800d80c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a80:	bd08      	pop	{r3, pc}
 8002a82:	bf00      	nop
 8002a84:	20000684 	.word	0x20000684

08002a88 <initialise_monitor_handles>:


/* Functions */
void initialise_monitor_handles()
{
}
 8002a88:	4770      	bx	lr

08002a8a <_getpid>:

int _getpid(void)
{
  return 1;
}
 8002a8a:	2001      	movs	r0, #1
 8002a8c:	4770      	bx	lr

08002a8e <_kill>:

int _kill(int pid, int sig)
{
 8002a8e:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a90:	f00c fb12 	bl	800f0b8 <__errno>
 8002a94:	2316      	movs	r3, #22
 8002a96:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002a98:	f04f 30ff 	mov.w	r0, #4294967295
 8002a9c:	bd08      	pop	{r3, pc}

08002a9e <_exit>:

void _exit (int status)
{
 8002a9e:	b508      	push	{r3, lr}
  _kill(status, -1);
 8002aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8002aa4:	f7ff fff3 	bl	8002a8e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002aa8:	e7fe      	b.n	8002aa8 <_exit+0xa>

08002aaa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002aaa:	b570      	push	{r4, r5, r6, lr}
 8002aac:	460c      	mov	r4, r1
 8002aae:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ab0:	2500      	movs	r5, #0
 8002ab2:	e006      	b.n	8002ac2 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8002ab4:	f3af 8000 	nop.w
 8002ab8:	4621      	mov	r1, r4
 8002aba:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002abe:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8002ac0:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ac2:	42b5      	cmp	r5, r6
 8002ac4:	dbf6      	blt.n	8002ab4 <_read+0xa>
  }

  return len;
}
 8002ac6:	4630      	mov	r0, r6
 8002ac8:	bd70      	pop	{r4, r5, r6, pc}

08002aca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002aca:	b570      	push	{r4, r5, r6, lr}
 8002acc:	460c      	mov	r4, r1
 8002ace:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ad0:	2500      	movs	r5, #0
 8002ad2:	e004      	b.n	8002ade <_write+0x14>
  {
    __io_putchar(*ptr++);
 8002ad4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002ad8:	f7ff fe26 	bl	8002728 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002adc:	3501      	adds	r5, #1
 8002ade:	42b5      	cmp	r5, r6
 8002ae0:	dbf8      	blt.n	8002ad4 <_write+0xa>
  }
  return len;
}
 8002ae2:	4630      	mov	r0, r6
 8002ae4:	bd70      	pop	{r4, r5, r6, pc}

08002ae6 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8002ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8002aea:	4770      	bx	lr

08002aec <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8002aec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002af0:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002af2:	2000      	movs	r0, #0
 8002af4:	4770      	bx	lr

08002af6 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002af6:	2001      	movs	r0, #1
 8002af8:	4770      	bx	lr

08002afa <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8002afa:	2000      	movs	r0, #0
 8002afc:	4770      	bx	lr

08002afe <_open>:

int _open(char *path, int flags, ...)
{
 8002afe:	b40e      	push	{r1, r2, r3}
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
}
 8002b00:	f04f 30ff 	mov.w	r0, #4294967295
 8002b04:	b003      	add	sp, #12
 8002b06:	4770      	bx	lr

08002b08 <_wait>:

int _wait(int *status)
{
 8002b08:	b508      	push	{r3, lr}
  (void)status;
  errno = ECHILD;
 8002b0a:	f00c fad5 	bl	800f0b8 <__errno>
 8002b0e:	230a      	movs	r3, #10
 8002b10:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002b12:	f04f 30ff 	mov.w	r0, #4294967295
 8002b16:	bd08      	pop	{r3, pc}

08002b18 <_unlink>:

int _unlink(char *name)
{
 8002b18:	b508      	push	{r3, lr}
  (void)name;
  errno = ENOENT;
 8002b1a:	f00c facd 	bl	800f0b8 <__errno>
 8002b1e:	2302      	movs	r3, #2
 8002b20:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002b22:	f04f 30ff 	mov.w	r0, #4294967295
 8002b26:	bd08      	pop	{r3, pc}

08002b28 <_times>:

int _times(struct tms *buf)
{
  (void)buf;
  return -1;
}
 8002b28:	f04f 30ff 	mov.w	r0, #4294967295
 8002b2c:	4770      	bx	lr

08002b2e <_stat>:

int _stat(char *file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8002b2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b32:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002b34:	2000      	movs	r0, #0
 8002b36:	4770      	bx	lr

08002b38 <_link>:

int _link(char *old, char *new)
{
 8002b38:	b508      	push	{r3, lr}
  (void)old;
  (void)new;
  errno = EMLINK;
 8002b3a:	f00c fabd 	bl	800f0b8 <__errno>
 8002b3e:	231f      	movs	r3, #31
 8002b40:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002b42:	f04f 30ff 	mov.w	r0, #4294967295
 8002b46:	bd08      	pop	{r3, pc}

08002b48 <_fork>:

int _fork(void)
{
 8002b48:	b508      	push	{r3, lr}
  errno = EAGAIN;
 8002b4a:	f00c fab5 	bl	800f0b8 <__errno>
 8002b4e:	230b      	movs	r3, #11
 8002b50:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002b52:	f04f 30ff 	mov.w	r0, #4294967295
 8002b56:	bd08      	pop	{r3, pc}

08002b58 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 8002b58:	b508      	push	{r3, lr}
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
 8002b5a:	f00c faad 	bl	800f0b8 <__errno>
 8002b5e:	230c      	movs	r3, #12
 8002b60:	6003      	str	r3, [r0, #0]
  return -1;
}
 8002b62:	f04f 30ff 	mov.w	r0, #4294967295
 8002b66:	bd08      	pop	{r3, pc}

08002b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b68:	b510      	push	{r4, lr}
 8002b6a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba0 <_sbrk+0x38>)
 8002b6e:	490d      	ldr	r1, [pc, #52]	@ (8002ba4 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b70:	480d      	ldr	r0, [pc, #52]	@ (8002ba8 <_sbrk+0x40>)
 8002b72:	6800      	ldr	r0, [r0, #0]
 8002b74:	b140      	cbz	r0, 8002b88 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b76:	480c      	ldr	r0, [pc, #48]	@ (8002ba8 <_sbrk+0x40>)
 8002b78:	6800      	ldr	r0, [r0, #0]
 8002b7a:	4403      	add	r3, r0
 8002b7c:	1a52      	subs	r2, r2, r1
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d806      	bhi.n	8002b90 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002b82:	4a09      	ldr	r2, [pc, #36]	@ (8002ba8 <_sbrk+0x40>)
 8002b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8002b86:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002b88:	4807      	ldr	r0, [pc, #28]	@ (8002ba8 <_sbrk+0x40>)
 8002b8a:	4c08      	ldr	r4, [pc, #32]	@ (8002bac <_sbrk+0x44>)
 8002b8c:	6004      	str	r4, [r0, #0]
 8002b8e:	e7f2      	b.n	8002b76 <_sbrk+0xe>
    errno = ENOMEM;
 8002b90:	f00c fa92 	bl	800f0b8 <__errno>
 8002b94:	230c      	movs	r3, #12
 8002b96:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002b98:	f04f 30ff 	mov.w	r0, #4294967295
 8002b9c:	e7f3      	b.n	8002b86 <_sbrk+0x1e>
 8002b9e:	bf00      	nop
 8002ba0:	2000c000 	.word	0x2000c000
 8002ba4:	00000400 	.word	0x00000400
 8002ba8:	20000448 	.word	0x20000448
 8002bac:	20000848 	.word	0x20000848

08002bb0 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bb0:	4770      	bx	lr
	...

08002bb4 <SystemCoreClockUpdate>:
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002bb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c34 <SystemCoreClockUpdate+0x80>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 8002bbc:	2b04      	cmp	r3, #4
 8002bbe:	d011      	beq.n	8002be4 <SystemCoreClockUpdate+0x30>
 8002bc0:	2b08      	cmp	r3, #8
 8002bc2:	d013      	beq.n	8002bec <SystemCoreClockUpdate+0x38>
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d131      	bne.n	8002c2c <SystemCoreClockUpdate+0x78>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <SystemCoreClockUpdate+0x84>)
 8002bca:	4a1c      	ldr	r2, [pc, #112]	@ (8002c3c <SystemCoreClockUpdate+0x88>)
 8002bcc:	601a      	str	r2, [r3, #0]
      break;
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8002bce:	4b19      	ldr	r3, [pc, #100]	@ (8002c34 <SystemCoreClockUpdate+0x80>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002bd6:	4a1a      	ldr	r2, [pc, #104]	@ (8002c40 <SystemCoreClockUpdate+0x8c>)
 8002bd8:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002bda:	4a17      	ldr	r2, [pc, #92]	@ (8002c38 <SystemCoreClockUpdate+0x84>)
 8002bdc:	6813      	ldr	r3, [r2, #0]
 8002bde:	40cb      	lsrs	r3, r1
 8002be0:	6013      	str	r3, [r2, #0]
}
 8002be2:	4770      	bx	lr
      SystemCoreClock = HSE_VALUE;
 8002be4:	4b14      	ldr	r3, [pc, #80]	@ (8002c38 <SystemCoreClockUpdate+0x84>)
 8002be6:	4a15      	ldr	r2, [pc, #84]	@ (8002c3c <SystemCoreClockUpdate+0x88>)
 8002be8:	601a      	str	r2, [r3, #0]
      break;
 8002bea:	e7f0      	b.n	8002bce <SystemCoreClockUpdate+0x1a>
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002bec:	4a11      	ldr	r2, [pc, #68]	@ (8002c34 <SystemCoreClockUpdate+0x80>)
 8002bee:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002bf0:	6852      	ldr	r2, [r2, #4]
      pllmull = ( pllmull >> 18U) + 2U;
 8002bf2:	f3c3 4383 	ubfx	r3, r3, #18, #4
 8002bf6:	3302      	adds	r3, #2
      if (pllsource == 0x00U)
 8002bf8:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 8002bfc:	d105      	bne.n	8002c0a <SystemCoreClockUpdate+0x56>
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 8002bfe:	4a11      	ldr	r2, [pc, #68]	@ (8002c44 <SystemCoreClockUpdate+0x90>)
 8002c00:	fb02 f303 	mul.w	r3, r2, r3
 8002c04:	4a0c      	ldr	r2, [pc, #48]	@ (8002c38 <SystemCoreClockUpdate+0x84>)
 8002c06:	6013      	str	r3, [r2, #0]
 8002c08:	e7e1      	b.n	8002bce <SystemCoreClockUpdate+0x1a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c34 <SystemCoreClockUpdate+0x80>)
 8002c0c:	6852      	ldr	r2, [r2, #4]
 8002c0e:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002c12:	d005      	beq.n	8002c20 <SystemCoreClockUpdate+0x6c>
          SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
 8002c14:	4a0b      	ldr	r2, [pc, #44]	@ (8002c44 <SystemCoreClockUpdate+0x90>)
 8002c16:	fb02 f303 	mul.w	r3, r2, r3
 8002c1a:	4a07      	ldr	r2, [pc, #28]	@ (8002c38 <SystemCoreClockUpdate+0x84>)
 8002c1c:	6013      	str	r3, [r2, #0]
 8002c1e:	e7d6      	b.n	8002bce <SystemCoreClockUpdate+0x1a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002c20:	4a06      	ldr	r2, [pc, #24]	@ (8002c3c <SystemCoreClockUpdate+0x88>)
 8002c22:	fb02 f303 	mul.w	r3, r2, r3
 8002c26:	4a04      	ldr	r2, [pc, #16]	@ (8002c38 <SystemCoreClockUpdate+0x84>)
 8002c28:	6013      	str	r3, [r2, #0]
 8002c2a:	e7d0      	b.n	8002bce <SystemCoreClockUpdate+0x1a>
      SystemCoreClock = HSI_VALUE;
 8002c2c:	4b02      	ldr	r3, [pc, #8]	@ (8002c38 <SystemCoreClockUpdate+0x84>)
 8002c2e:	4a03      	ldr	r2, [pc, #12]	@ (8002c3c <SystemCoreClockUpdate+0x88>)
 8002c30:	601a      	str	r2, [r3, #0]
      break;
 8002c32:	e7cc      	b.n	8002bce <SystemCoreClockUpdate+0x1a>
 8002c34:	40021000 	.word	0x40021000
 8002c38:	20000010 	.word	0x20000010
 8002c3c:	007a1200 	.word	0x007a1200
 8002c40:	08012394 	.word	0x08012394
 8002c44:	003d0900 	.word	0x003d0900

08002c48 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002c48:	b500      	push	{lr}
 8002c4a:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002c4c:	2224      	movs	r2, #36	@ 0x24
 8002c4e:	2100      	movs	r1, #0
 8002c50:	a803      	add	r0, sp, #12
 8002c52:	f00c f97b 	bl	800ef4c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c56:	2300      	movs	r3, #0
 8002c58:	9301      	str	r3, [sp, #4]
 8002c5a:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c5c:	4812      	ldr	r0, [pc, #72]	@ (8002ca8 <MX_TIM2_Init+0x60>)
 8002c5e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c62:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8002c64:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c66:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 8002c68:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c6c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c6e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c70:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002c72:	2303      	movs	r3, #3
 8002c74:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002c76:	2301      	movs	r3, #1
 8002c78:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002c7a:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002c7c:	a903      	add	r1, sp, #12
 8002c7e:	f005 ffeb 	bl	8008c58 <HAL_TIM_Encoder_Init>
 8002c82:	b950      	cbnz	r0, 8002c9a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c84:	2300      	movs	r3, #0
 8002c86:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c88:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c8a:	a901      	add	r1, sp, #4
 8002c8c:	4806      	ldr	r0, [pc, #24]	@ (8002ca8 <MX_TIM2_Init+0x60>)
 8002c8e:	f009 fd2f 	bl	800c6f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002c92:	b928      	cbnz	r0, 8002ca0 <MX_TIM2_Init+0x58>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c94:	b00d      	add	sp, #52	@ 0x34
 8002c96:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002c9a:	f7ff fde9 	bl	8002870 <Error_Handler>
 8002c9e:	e7f1      	b.n	8002c84 <MX_TIM2_Init+0x3c>
    Error_Handler();
 8002ca0:	f7ff fde6 	bl	8002870 <Error_Handler>
}
 8002ca4:	e7f6      	b.n	8002c94 <MX_TIM2_Init+0x4c>
 8002ca6:	bf00      	nop
 8002ca8:	2000056c 	.word	0x2000056c

08002cac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002cac:	b500      	push	{lr}
 8002cae:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002cb0:	2224      	movs	r2, #36	@ 0x24
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	a803      	add	r0, sp, #12
 8002cb6:	f00c f949 	bl	800ef4c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cba:	2300      	movs	r3, #0
 8002cbc:	9301      	str	r3, [sp, #4]
 8002cbe:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002cc0:	4811      	ldr	r0, [pc, #68]	@ (8002d08 <MX_TIM3_Init+0x5c>)
 8002cc2:	4a12      	ldr	r2, [pc, #72]	@ (8002d0c <MX_TIM3_Init+0x60>)
 8002cc4:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 8002cc6:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc8:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 65535;
 8002cca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cce:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cd0:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cd2:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002cdc:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002cde:	a903      	add	r1, sp, #12
 8002ce0:	f005 ffba 	bl	8008c58 <HAL_TIM_Encoder_Init>
 8002ce4:	b950      	cbnz	r0, 8002cfc <MX_TIM3_Init+0x50>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cea:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002cec:	a901      	add	r1, sp, #4
 8002cee:	4806      	ldr	r0, [pc, #24]	@ (8002d08 <MX_TIM3_Init+0x5c>)
 8002cf0:	f009 fcfe 	bl	800c6f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf4:	b928      	cbnz	r0, 8002d02 <MX_TIM3_Init+0x56>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002cf6:	b00d      	add	sp, #52	@ 0x34
 8002cf8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002cfc:	f7ff fdb8 	bl	8002870 <Error_Handler>
 8002d00:	e7f1      	b.n	8002ce6 <MX_TIM3_Init+0x3a>
    Error_Handler();
 8002d02:	f7ff fdb5 	bl	8002870 <Error_Handler>
}
 8002d06:	e7f6      	b.n	8002cf6 <MX_TIM3_Init+0x4a>
 8002d08:	20000524 	.word	0x20000524
 8002d0c:	40000400 	.word	0x40000400

08002d10 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002d10:	b500      	push	{lr}
 8002d12:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d14:	2224      	movs	r2, #36	@ 0x24
 8002d16:	2100      	movs	r1, #0
 8002d18:	a803      	add	r0, sp, #12
 8002d1a:	f00c f917 	bl	800ef4c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d1e:	2300      	movs	r3, #0
 8002d20:	9301      	str	r3, [sp, #4]
 8002d22:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002d24:	4811      	ldr	r0, [pc, #68]	@ (8002d6c <MX_TIM4_Init+0x5c>)
 8002d26:	4a12      	ldr	r2, [pc, #72]	@ (8002d70 <MX_TIM4_Init+0x60>)
 8002d28:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8002d2a:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d2c:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 65535;
 8002d2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d32:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d34:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d36:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d40:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002d42:	a903      	add	r1, sp, #12
 8002d44:	f005 ff88 	bl	8008c58 <HAL_TIM_Encoder_Init>
 8002d48:	b950      	cbnz	r0, 8002d60 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d4e:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002d50:	a901      	add	r1, sp, #4
 8002d52:	4806      	ldr	r0, [pc, #24]	@ (8002d6c <MX_TIM4_Init+0x5c>)
 8002d54:	f009 fccc 	bl	800c6f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002d58:	b928      	cbnz	r0, 8002d66 <MX_TIM4_Init+0x56>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002d5a:	b00d      	add	sp, #52	@ 0x34
 8002d5c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002d60:	f7ff fd86 	bl	8002870 <Error_Handler>
 8002d64:	e7f1      	b.n	8002d4a <MX_TIM4_Init+0x3a>
    Error_Handler();
 8002d66:	f7ff fd83 	bl	8002870 <Error_Handler>
}
 8002d6a:	e7f6      	b.n	8002d5a <MX_TIM4_Init+0x4a>
 8002d6c:	200004dc 	.word	0x200004dc
 8002d70:	40000800 	.word	0x40000800

08002d74 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002d74:	b500      	push	{lr}
 8002d76:	b08d      	sub	sp, #52	@ 0x34

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d78:	2224      	movs	r2, #36	@ 0x24
 8002d7a:	2100      	movs	r1, #0
 8002d7c:	a803      	add	r0, sp, #12
 8002d7e:	f00c f8e5 	bl	800ef4c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d82:	2300      	movs	r3, #0
 8002d84:	9301      	str	r3, [sp, #4]
 8002d86:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002d88:	4811      	ldr	r0, [pc, #68]	@ (8002dd0 <MX_TIM5_Init+0x5c>)
 8002d8a:	4a12      	ldr	r2, [pc, #72]	@ (8002dd4 <MX_TIM5_Init+0x60>)
 8002d8c:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 0;
 8002d8e:	6043      	str	r3, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d90:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 65535;
 8002d92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d96:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d98:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d9a:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002da0:	2301      	movs	r3, #1
 8002da2:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002da4:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002da6:	a903      	add	r1, sp, #12
 8002da8:	f005 ff56 	bl	8008c58 <HAL_TIM_Encoder_Init>
 8002dac:	b950      	cbnz	r0, 8002dc4 <MX_TIM5_Init+0x50>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dae:	2300      	movs	r3, #0
 8002db0:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002db2:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002db4:	a901      	add	r1, sp, #4
 8002db6:	4806      	ldr	r0, [pc, #24]	@ (8002dd0 <MX_TIM5_Init+0x5c>)
 8002db8:	f009 fc9a 	bl	800c6f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002dbc:	b928      	cbnz	r0, 8002dca <MX_TIM5_Init+0x56>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002dbe:	b00d      	add	sp, #52	@ 0x34
 8002dc0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002dc4:	f7ff fd54 	bl	8002870 <Error_Handler>
 8002dc8:	e7f1      	b.n	8002dae <MX_TIM5_Init+0x3a>
    Error_Handler();
 8002dca:	f7ff fd51 	bl	8002870 <Error_Handler>
}
 8002dce:	e7f6      	b.n	8002dbe <MX_TIM5_Init+0x4a>
 8002dd0:	20000494 	.word	0x20000494
 8002dd4:	40000c00 	.word	0x40000c00

08002dd8 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002dd8:	b082      	sub	sp, #8

  if(tim_baseHandle->Instance==TIM1)
 8002dda:	6803      	ldr	r3, [r0, #0]
 8002ddc:	4a0e      	ldr	r2, [pc, #56]	@ (8002e18 <HAL_TIM_Base_MspInit+0x40>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d004      	beq.n	8002dec <HAL_TIM_Base_MspInit+0x14>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 8002de2:	4a0e      	ldr	r2, [pc, #56]	@ (8002e1c <HAL_TIM_Base_MspInit+0x44>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d00c      	beq.n	8002e02 <HAL_TIM_Base_MspInit+0x2a>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002de8:	b002      	add	sp, #8
 8002dea:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dec:	4b0c      	ldr	r3, [pc, #48]	@ (8002e20 <HAL_TIM_Base_MspInit+0x48>)
 8002dee:	699a      	ldr	r2, [r3, #24]
 8002df0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002df4:	619a      	str	r2, [r3, #24]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	9b00      	ldr	r3, [sp, #0]
 8002e00:	e7f2      	b.n	8002de8 <HAL_TIM_Base_MspInit+0x10>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002e02:	4b07      	ldr	r3, [pc, #28]	@ (8002e20 <HAL_TIM_Base_MspInit+0x48>)
 8002e04:	699a      	ldr	r2, [r3, #24]
 8002e06:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e0a:	619a      	str	r2, [r3, #24]
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e12:	9301      	str	r3, [sp, #4]
 8002e14:	9b01      	ldr	r3, [sp, #4]
}
 8002e16:	e7e7      	b.n	8002de8 <HAL_TIM_Base_MspInit+0x10>
 8002e18:	40012c00 	.word	0x40012c00
 8002e1c:	40013400 	.word	0x40013400
 8002e20:	40021000 	.word	0x40021000

08002e24 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002e24:	b500      	push	{lr}
 8002e26:	b08f      	sub	sp, #60	@ 0x3c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e28:	2300      	movs	r3, #0
 8002e2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8002e2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002e2e:	930c      	str	r3, [sp, #48]	@ 0x30
 8002e30:	930d      	str	r3, [sp, #52]	@ 0x34
  if(tim_encoderHandle->Instance==TIM2)
 8002e32:	6803      	ldr	r3, [r0, #0]
 8002e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e38:	d00b      	beq.n	8002e52 <HAL_TIM_Encoder_MspInit+0x2e>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM3)
 8002e3a:	4a4b      	ldr	r2, [pc, #300]	@ (8002f68 <HAL_TIM_Encoder_MspInit+0x144>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d03f      	beq.n	8002ec0 <HAL_TIM_Encoder_MspInit+0x9c>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM4)
 8002e40:	4a4a      	ldr	r2, [pc, #296]	@ (8002f6c <HAL_TIM_Encoder_MspInit+0x148>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d058      	beq.n	8002ef8 <HAL_TIM_Encoder_MspInit+0xd4>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM5)
 8002e46:	4a4a      	ldr	r2, [pc, #296]	@ (8002f70 <HAL_TIM_Encoder_MspInit+0x14c>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d071      	beq.n	8002f30 <HAL_TIM_Encoder_MspInit+0x10c>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002e4c:	b00f      	add	sp, #60	@ 0x3c
 8002e4e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e52:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8002e56:	69da      	ldr	r2, [r3, #28]
 8002e58:	f042 0201 	orr.w	r2, r2, #1
 8002e5c:	61da      	str	r2, [r3, #28]
 8002e5e:	69da      	ldr	r2, [r3, #28]
 8002e60:	f002 0201 	and.w	r2, r2, #1
 8002e64:	9201      	str	r2, [sp, #4]
 8002e66:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e68:	699a      	ldr	r2, [r3, #24]
 8002e6a:	f042 0204 	orr.w	r2, r2, #4
 8002e6e:	619a      	str	r2, [r3, #24]
 8002e70:	699a      	ldr	r2, [r3, #24]
 8002e72:	f002 0204 	and.w	r2, r2, #4
 8002e76:	9202      	str	r2, [sp, #8]
 8002e78:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7a:	699a      	ldr	r2, [r3, #24]
 8002e7c:	f042 0208 	orr.w	r2, r2, #8
 8002e80:	619a      	str	r2, [r3, #24]
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	f003 0308 	and.w	r3, r3, #8
 8002e88:	9303      	str	r3, [sp, #12]
 8002e8a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002e8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e90:	930a      	str	r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e92:	a90a      	add	r1, sp, #40	@ 0x28
 8002e94:	4837      	ldr	r0, [pc, #220]	@ (8002f74 <HAL_TIM_Encoder_MspInit+0x150>)
 8002e96:	f002 f985 	bl	80051a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e9a:	2308      	movs	r3, #8
 8002e9c:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	930b      	str	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea2:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ea4:	a90a      	add	r1, sp, #40	@ 0x28
 8002ea6:	4834      	ldr	r0, [pc, #208]	@ (8002f78 <HAL_TIM_Encoder_MspInit+0x154>)
 8002ea8:	f002 f97c 	bl	80051a4 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002eac:	4a33      	ldr	r2, [pc, #204]	@ (8002f7c <HAL_TIM_Encoder_MspInit+0x158>)
 8002eae:	6853      	ldr	r3, [r2, #4]
 8002eb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002eb4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ebc:	6053      	str	r3, [r2, #4]
 8002ebe:	e7c5      	b.n	8002e4c <HAL_TIM_Encoder_MspInit+0x28>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ec0:	4b2f      	ldr	r3, [pc, #188]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x15c>)
 8002ec2:	69da      	ldr	r2, [r3, #28]
 8002ec4:	f042 0202 	orr.w	r2, r2, #2
 8002ec8:	61da      	str	r2, [r3, #28]
 8002eca:	69da      	ldr	r2, [r3, #28]
 8002ecc:	f002 0202 	and.w	r2, r2, #2
 8002ed0:	9204      	str	r2, [sp, #16]
 8002ed2:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed4:	699a      	ldr	r2, [r3, #24]
 8002ed6:	f042 0204 	orr.w	r2, r2, #4
 8002eda:	619a      	str	r2, [r3, #24]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	f003 0304 	and.w	r3, r3, #4
 8002ee2:	9305      	str	r3, [sp, #20]
 8002ee4:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ee6:	23c0      	movs	r3, #192	@ 0xc0
 8002ee8:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002eea:	2301      	movs	r3, #1
 8002eec:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eee:	a90a      	add	r1, sp, #40	@ 0x28
 8002ef0:	4820      	ldr	r0, [pc, #128]	@ (8002f74 <HAL_TIM_Encoder_MspInit+0x150>)
 8002ef2:	f002 f957 	bl	80051a4 <HAL_GPIO_Init>
 8002ef6:	e7a9      	b.n	8002e4c <HAL_TIM_Encoder_MspInit+0x28>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ef8:	4b21      	ldr	r3, [pc, #132]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x15c>)
 8002efa:	69da      	ldr	r2, [r3, #28]
 8002efc:	f042 0204 	orr.w	r2, r2, #4
 8002f00:	61da      	str	r2, [r3, #28]
 8002f02:	69da      	ldr	r2, [r3, #28]
 8002f04:	f002 0204 	and.w	r2, r2, #4
 8002f08:	9206      	str	r2, [sp, #24]
 8002f0a:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0c:	699a      	ldr	r2, [r3, #24]
 8002f0e:	f042 0208 	orr.w	r2, r2, #8
 8002f12:	619a      	str	r2, [r3, #24]
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	f003 0308 	and.w	r3, r3, #8
 8002f1a:	9307      	str	r3, [sp, #28]
 8002f1c:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f1e:	23c0      	movs	r3, #192	@ 0xc0
 8002f20:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f22:	2301      	movs	r3, #1
 8002f24:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f26:	a90a      	add	r1, sp, #40	@ 0x28
 8002f28:	4813      	ldr	r0, [pc, #76]	@ (8002f78 <HAL_TIM_Encoder_MspInit+0x154>)
 8002f2a:	f002 f93b 	bl	80051a4 <HAL_GPIO_Init>
 8002f2e:	e78d      	b.n	8002e4c <HAL_TIM_Encoder_MspInit+0x28>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002f30:	4b13      	ldr	r3, [pc, #76]	@ (8002f80 <HAL_TIM_Encoder_MspInit+0x15c>)
 8002f32:	69da      	ldr	r2, [r3, #28]
 8002f34:	f042 0208 	orr.w	r2, r2, #8
 8002f38:	61da      	str	r2, [r3, #28]
 8002f3a:	69da      	ldr	r2, [r3, #28]
 8002f3c:	f002 0208 	and.w	r2, r2, #8
 8002f40:	9208      	str	r2, [sp, #32]
 8002f42:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f44:	699a      	ldr	r2, [r3, #24]
 8002f46:	f042 0204 	orr.w	r2, r2, #4
 8002f4a:	619a      	str	r2, [r3, #24]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	f003 0304 	and.w	r3, r3, #4
 8002f52:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002f56:	2303      	movs	r3, #3
 8002f58:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f5e:	a90a      	add	r1, sp, #40	@ 0x28
 8002f60:	4804      	ldr	r0, [pc, #16]	@ (8002f74 <HAL_TIM_Encoder_MspInit+0x150>)
 8002f62:	f002 f91f 	bl	80051a4 <HAL_GPIO_Init>
}
 8002f66:	e771      	b.n	8002e4c <HAL_TIM_Encoder_MspInit+0x28>
 8002f68:	40000400 	.word	0x40000400
 8002f6c:	40000800 	.word	0x40000800
 8002f70:	40000c00 	.word	0x40000c00
 8002f74:	40010800 	.word	0x40010800
 8002f78:	40010c00 	.word	0x40010c00
 8002f7c:	40010000 	.word	0x40010000
 8002f80:	40021000 	.word	0x40021000

08002f84 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002f84:	b510      	push	{r4, lr}
 8002f86:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f88:	2300      	movs	r3, #0
 8002f8a:	9304      	str	r3, [sp, #16]
 8002f8c:	9305      	str	r3, [sp, #20]
 8002f8e:	9306      	str	r3, [sp, #24]
 8002f90:	9307      	str	r3, [sp, #28]
  if(timHandle->Instance==TIM1)
 8002f92:	6803      	ldr	r3, [r0, #0]
 8002f94:	4a25      	ldr	r2, [pc, #148]	@ (800302c <HAL_TIM_MspPostInit+0xa8>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d004      	beq.n	8002fa4 <HAL_TIM_MspPostInit+0x20>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 8002f9a:	4a25      	ldr	r2, [pc, #148]	@ (8003030 <HAL_TIM_MspPostInit+0xac>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d030      	beq.n	8003002 <HAL_TIM_MspPostInit+0x7e>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8002fa0:	b008      	add	sp, #32
 8002fa2:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa4:	4b23      	ldr	r3, [pc, #140]	@ (8003034 <HAL_TIM_MspPostInit+0xb0>)
 8002fa6:	699a      	ldr	r2, [r3, #24]
 8002fa8:	f042 0208 	orr.w	r2, r2, #8
 8002fac:	619a      	str	r2, [r3, #24]
 8002fae:	699a      	ldr	r2, [r3, #24]
 8002fb0:	f002 0208 	and.w	r2, r2, #8
 8002fb4:	9201      	str	r2, [sp, #4]
 8002fb6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fb8:	699a      	ldr	r2, [r3, #24]
 8002fba:	f042 0204 	orr.w	r2, r2, #4
 8002fbe:	619a      	str	r2, [r3, #24]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	9302      	str	r3, [sp, #8]
 8002fc8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fce:	2402      	movs	r4, #2
 8002fd0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd2:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fd4:	a904      	add	r1, sp, #16
 8002fd6:	4818      	ldr	r0, [pc, #96]	@ (8003038 <HAL_TIM_MspPostInit+0xb4>)
 8002fd8:	f002 f8e4 	bl	80051a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8002fdc:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8002fe0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe2:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fe4:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fe6:	a904      	add	r1, sp, #16
 8002fe8:	4814      	ldr	r0, [pc, #80]	@ (800303c <HAL_TIM_MspPostInit+0xb8>)
 8002fea:	f002 f8db 	bl	80051a4 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 8002fee:	4a14      	ldr	r2, [pc, #80]	@ (8003040 <HAL_TIM_MspPostInit+0xbc>)
 8002ff0:	6853      	ldr	r3, [r2, #4]
 8002ff2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002ff6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002ffa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ffe:	6053      	str	r3, [r2, #4]
 8003000:	e7ce      	b.n	8002fa0 <HAL_TIM_MspPostInit+0x1c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003002:	4b0c      	ldr	r3, [pc, #48]	@ (8003034 <HAL_TIM_MspPostInit+0xb0>)
 8003004:	699a      	ldr	r2, [r3, #24]
 8003006:	f042 0210 	orr.w	r2, r2, #16
 800300a:	619a      	str	r2, [r3, #24]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	f003 0310 	and.w	r3, r3, #16
 8003012:	9303      	str	r3, [sp, #12]
 8003014:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003016:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800301a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301c:	2302      	movs	r3, #2
 800301e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003020:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003022:	a904      	add	r1, sp, #16
 8003024:	4807      	ldr	r0, [pc, #28]	@ (8003044 <HAL_TIM_MspPostInit+0xc0>)
 8003026:	f002 f8bd 	bl	80051a4 <HAL_GPIO_Init>
}
 800302a:	e7b9      	b.n	8002fa0 <HAL_TIM_MspPostInit+0x1c>
 800302c:	40012c00 	.word	0x40012c00
 8003030:	40013400 	.word	0x40013400
 8003034:	40021000 	.word	0x40021000
 8003038:	40010c00 	.word	0x40010c00
 800303c:	40010800 	.word	0x40010800
 8003040:	40010000 	.word	0x40010000
 8003044:	40011000 	.word	0x40011000

08003048 <MX_TIM1_Init>:
{
 8003048:	b510      	push	{r4, lr}
 800304a:	b096      	sub	sp, #88	@ 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800304c:	2400      	movs	r4, #0
 800304e:	9412      	str	r4, [sp, #72]	@ 0x48
 8003050:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003052:	9414      	str	r4, [sp, #80]	@ 0x50
 8003054:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003056:	9410      	str	r4, [sp, #64]	@ 0x40
 8003058:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 800305a:	9409      	str	r4, [sp, #36]	@ 0x24
 800305c:	940a      	str	r4, [sp, #40]	@ 0x28
 800305e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003060:	940c      	str	r4, [sp, #48]	@ 0x30
 8003062:	940d      	str	r4, [sp, #52]	@ 0x34
 8003064:	940e      	str	r4, [sp, #56]	@ 0x38
 8003066:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003068:	2220      	movs	r2, #32
 800306a:	4621      	mov	r1, r4
 800306c:	a801      	add	r0, sp, #4
 800306e:	f00b ff6d 	bl	800ef4c <memset>
  htim1.Instance = TIM1;
 8003072:	483b      	ldr	r0, [pc, #236]	@ (8003160 <MX_TIM1_Init+0x118>)
 8003074:	4b3b      	ldr	r3, [pc, #236]	@ (8003164 <MX_TIM1_Init+0x11c>)
 8003076:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8003078:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800307a:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 3600-1;
 800307c:	f640 630f 	movw	r3, #3599	@ 0xe0f
 8003080:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003082:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8003084:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003086:	2380      	movs	r3, #128	@ 0x80
 8003088:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800308a:	f005 fd07 	bl	8008a9c <HAL_TIM_Base_Init>
 800308e:	2800      	cmp	r0, #0
 8003090:	d14b      	bne.n	800312a <MX_TIM1_Init+0xe2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003092:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003096:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003098:	a912      	add	r1, sp, #72	@ 0x48
 800309a:	4831      	ldr	r0, [pc, #196]	@ (8003160 <MX_TIM1_Init+0x118>)
 800309c:	f006 f8b0 	bl	8009200 <HAL_TIM_ConfigClockSource>
 80030a0:	2800      	cmp	r0, #0
 80030a2:	d145      	bne.n	8003130 <MX_TIM1_Init+0xe8>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80030a4:	482e      	ldr	r0, [pc, #184]	@ (8003160 <MX_TIM1_Init+0x118>)
 80030a6:	f005 fd51 	bl	8008b4c <HAL_TIM_PWM_Init>
 80030aa:	2800      	cmp	r0, #0
 80030ac:	d143      	bne.n	8003136 <MX_TIM1_Init+0xee>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030ae:	2300      	movs	r3, #0
 80030b0:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030b2:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030b4:	a910      	add	r1, sp, #64	@ 0x40
 80030b6:	482a      	ldr	r0, [pc, #168]	@ (8003160 <MX_TIM1_Init+0x118>)
 80030b8:	f009 fb1a 	bl	800c6f0 <HAL_TIMEx_MasterConfigSynchronization>
 80030bc:	2800      	cmp	r0, #0
 80030be:	d13d      	bne.n	800313c <MX_TIM1_Init+0xf4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030c0:	2360      	movs	r3, #96	@ 0x60
 80030c2:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80030c4:	2200      	movs	r2, #0
 80030c6:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030c8:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80030ca:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030cc:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80030ce:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80030d0:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030d2:	a909      	add	r1, sp, #36	@ 0x24
 80030d4:	4822      	ldr	r0, [pc, #136]	@ (8003160 <MX_TIM1_Init+0x118>)
 80030d6:	f005 fe82 	bl	8008dde <HAL_TIM_PWM_ConfigChannel>
 80030da:	2800      	cmp	r0, #0
 80030dc:	d131      	bne.n	8003142 <MX_TIM1_Init+0xfa>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80030de:	2204      	movs	r2, #4
 80030e0:	a909      	add	r1, sp, #36	@ 0x24
 80030e2:	481f      	ldr	r0, [pc, #124]	@ (8003160 <MX_TIM1_Init+0x118>)
 80030e4:	f005 fe7b 	bl	8008dde <HAL_TIM_PWM_ConfigChannel>
 80030e8:	bb70      	cbnz	r0, 8003148 <MX_TIM1_Init+0x100>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80030ea:	2208      	movs	r2, #8
 80030ec:	a909      	add	r1, sp, #36	@ 0x24
 80030ee:	481c      	ldr	r0, [pc, #112]	@ (8003160 <MX_TIM1_Init+0x118>)
 80030f0:	f005 fe75 	bl	8008dde <HAL_TIM_PWM_ConfigChannel>
 80030f4:	bb58      	cbnz	r0, 800314e <MX_TIM1_Init+0x106>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80030f6:	220c      	movs	r2, #12
 80030f8:	a909      	add	r1, sp, #36	@ 0x24
 80030fa:	4819      	ldr	r0, [pc, #100]	@ (8003160 <MX_TIM1_Init+0x118>)
 80030fc:	f005 fe6f 	bl	8008dde <HAL_TIM_PWM_ConfigChannel>
 8003100:	bb40      	cbnz	r0, 8003154 <MX_TIM1_Init+0x10c>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003102:	2300      	movs	r3, #0
 8003104:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003106:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003108:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800310a:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800310c:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800310e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003112:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003114:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003116:	a901      	add	r1, sp, #4
 8003118:	4811      	ldr	r0, [pc, #68]	@ (8003160 <MX_TIM1_Init+0x118>)
 800311a:	f009 fb27 	bl	800c76c <HAL_TIMEx_ConfigBreakDeadTime>
 800311e:	b9e0      	cbnz	r0, 800315a <MX_TIM1_Init+0x112>
  HAL_TIM_MspPostInit(&htim1);
 8003120:	480f      	ldr	r0, [pc, #60]	@ (8003160 <MX_TIM1_Init+0x118>)
 8003122:	f7ff ff2f 	bl	8002f84 <HAL_TIM_MspPostInit>
}
 8003126:	b016      	add	sp, #88	@ 0x58
 8003128:	bd10      	pop	{r4, pc}
    Error_Handler();
 800312a:	f7ff fba1 	bl	8002870 <Error_Handler>
 800312e:	e7b0      	b.n	8003092 <MX_TIM1_Init+0x4a>
    Error_Handler();
 8003130:	f7ff fb9e 	bl	8002870 <Error_Handler>
 8003134:	e7b6      	b.n	80030a4 <MX_TIM1_Init+0x5c>
    Error_Handler();
 8003136:	f7ff fb9b 	bl	8002870 <Error_Handler>
 800313a:	e7b8      	b.n	80030ae <MX_TIM1_Init+0x66>
    Error_Handler();
 800313c:	f7ff fb98 	bl	8002870 <Error_Handler>
 8003140:	e7be      	b.n	80030c0 <MX_TIM1_Init+0x78>
    Error_Handler();
 8003142:	f7ff fb95 	bl	8002870 <Error_Handler>
 8003146:	e7ca      	b.n	80030de <MX_TIM1_Init+0x96>
    Error_Handler();
 8003148:	f7ff fb92 	bl	8002870 <Error_Handler>
 800314c:	e7cd      	b.n	80030ea <MX_TIM1_Init+0xa2>
    Error_Handler();
 800314e:	f7ff fb8f 	bl	8002870 <Error_Handler>
 8003152:	e7d0      	b.n	80030f6 <MX_TIM1_Init+0xae>
    Error_Handler();
 8003154:	f7ff fb8c 	bl	8002870 <Error_Handler>
 8003158:	e7d3      	b.n	8003102 <MX_TIM1_Init+0xba>
    Error_Handler();
 800315a:	f7ff fb89 	bl	8002870 <Error_Handler>
 800315e:	e7df      	b.n	8003120 <MX_TIM1_Init+0xd8>
 8003160:	200005b4 	.word	0x200005b4
 8003164:	40012c00 	.word	0x40012c00

08003168 <MX_TIM8_Init>:
{
 8003168:	b510      	push	{r4, lr}
 800316a:	b096      	sub	sp, #88	@ 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800316c:	2400      	movs	r4, #0
 800316e:	9412      	str	r4, [sp, #72]	@ 0x48
 8003170:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003172:	9414      	str	r4, [sp, #80]	@ 0x50
 8003174:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003176:	9410      	str	r4, [sp, #64]	@ 0x40
 8003178:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 800317a:	9409      	str	r4, [sp, #36]	@ 0x24
 800317c:	940a      	str	r4, [sp, #40]	@ 0x28
 800317e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003180:	940c      	str	r4, [sp, #48]	@ 0x30
 8003182:	940d      	str	r4, [sp, #52]	@ 0x34
 8003184:	940e      	str	r4, [sp, #56]	@ 0x38
 8003186:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003188:	2220      	movs	r2, #32
 800318a:	4621      	mov	r1, r4
 800318c:	a801      	add	r0, sp, #4
 800318e:	f00b fedd 	bl	800ef4c <memset>
  htim8.Instance = TIM8;
 8003192:	483b      	ldr	r0, [pc, #236]	@ (8003280 <MX_TIM8_Init+0x118>)
 8003194:	4b3b      	ldr	r3, [pc, #236]	@ (8003284 <MX_TIM8_Init+0x11c>)
 8003196:	6003      	str	r3, [r0, #0]
  htim8.Init.Prescaler = 0;
 8003198:	6044      	str	r4, [r0, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800319a:	6084      	str	r4, [r0, #8]
  htim8.Init.Period = 3600-1;
 800319c:	f640 630f 	movw	r3, #3599	@ 0xe0f
 80031a0:	60c3      	str	r3, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031a2:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 80031a4:	6144      	str	r4, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031a6:	2380      	movs	r3, #128	@ 0x80
 80031a8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80031aa:	f005 fc77 	bl	8008a9c <HAL_TIM_Base_Init>
 80031ae:	2800      	cmp	r0, #0
 80031b0:	d14b      	bne.n	800324a <MX_TIM8_Init+0xe2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031b6:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80031b8:	a912      	add	r1, sp, #72	@ 0x48
 80031ba:	4831      	ldr	r0, [pc, #196]	@ (8003280 <MX_TIM8_Init+0x118>)
 80031bc:	f006 f820 	bl	8009200 <HAL_TIM_ConfigClockSource>
 80031c0:	2800      	cmp	r0, #0
 80031c2:	d145      	bne.n	8003250 <MX_TIM8_Init+0xe8>
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80031c4:	482e      	ldr	r0, [pc, #184]	@ (8003280 <MX_TIM8_Init+0x118>)
 80031c6:	f005 fcc1 	bl	8008b4c <HAL_TIM_PWM_Init>
 80031ca:	2800      	cmp	r0, #0
 80031cc:	d143      	bne.n	8003256 <MX_TIM8_Init+0xee>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031ce:	2300      	movs	r3, #0
 80031d0:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031d2:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80031d4:	a910      	add	r1, sp, #64	@ 0x40
 80031d6:	482a      	ldr	r0, [pc, #168]	@ (8003280 <MX_TIM8_Init+0x118>)
 80031d8:	f009 fa8a 	bl	800c6f0 <HAL_TIMEx_MasterConfigSynchronization>
 80031dc:	2800      	cmp	r0, #0
 80031de:	d13d      	bne.n	800325c <MX_TIM8_Init+0xf4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031e0:	2360      	movs	r3, #96	@ 0x60
 80031e2:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80031e4:	2200      	movs	r2, #0
 80031e6:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031e8:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80031ea:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031ec:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80031ee:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80031f0:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031f2:	a909      	add	r1, sp, #36	@ 0x24
 80031f4:	4822      	ldr	r0, [pc, #136]	@ (8003280 <MX_TIM8_Init+0x118>)
 80031f6:	f005 fdf2 	bl	8008dde <HAL_TIM_PWM_ConfigChannel>
 80031fa:	2800      	cmp	r0, #0
 80031fc:	d131      	bne.n	8003262 <MX_TIM8_Init+0xfa>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80031fe:	2204      	movs	r2, #4
 8003200:	a909      	add	r1, sp, #36	@ 0x24
 8003202:	481f      	ldr	r0, [pc, #124]	@ (8003280 <MX_TIM8_Init+0x118>)
 8003204:	f005 fdeb 	bl	8008dde <HAL_TIM_PWM_ConfigChannel>
 8003208:	bb70      	cbnz	r0, 8003268 <MX_TIM8_Init+0x100>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800320a:	2208      	movs	r2, #8
 800320c:	a909      	add	r1, sp, #36	@ 0x24
 800320e:	481c      	ldr	r0, [pc, #112]	@ (8003280 <MX_TIM8_Init+0x118>)
 8003210:	f005 fde5 	bl	8008dde <HAL_TIM_PWM_ConfigChannel>
 8003214:	bb58      	cbnz	r0, 800326e <MX_TIM8_Init+0x106>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003216:	220c      	movs	r2, #12
 8003218:	a909      	add	r1, sp, #36	@ 0x24
 800321a:	4819      	ldr	r0, [pc, #100]	@ (8003280 <MX_TIM8_Init+0x118>)
 800321c:	f005 fddf 	bl	8008dde <HAL_TIM_PWM_ConfigChannel>
 8003220:	bb40      	cbnz	r0, 8003274 <MX_TIM8_Init+0x10c>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003222:	2300      	movs	r3, #0
 8003224:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003226:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003228:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800322a:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800322c:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800322e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003232:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003234:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003236:	a901      	add	r1, sp, #4
 8003238:	4811      	ldr	r0, [pc, #68]	@ (8003280 <MX_TIM8_Init+0x118>)
 800323a:	f009 fa97 	bl	800c76c <HAL_TIMEx_ConfigBreakDeadTime>
 800323e:	b9e0      	cbnz	r0, 800327a <MX_TIM8_Init+0x112>
  HAL_TIM_MspPostInit(&htim8);
 8003240:	480f      	ldr	r0, [pc, #60]	@ (8003280 <MX_TIM8_Init+0x118>)
 8003242:	f7ff fe9f 	bl	8002f84 <HAL_TIM_MspPostInit>
}
 8003246:	b016      	add	sp, #88	@ 0x58
 8003248:	bd10      	pop	{r4, pc}
    Error_Handler();
 800324a:	f7ff fb11 	bl	8002870 <Error_Handler>
 800324e:	e7b0      	b.n	80031b2 <MX_TIM8_Init+0x4a>
    Error_Handler();
 8003250:	f7ff fb0e 	bl	8002870 <Error_Handler>
 8003254:	e7b6      	b.n	80031c4 <MX_TIM8_Init+0x5c>
    Error_Handler();
 8003256:	f7ff fb0b 	bl	8002870 <Error_Handler>
 800325a:	e7b8      	b.n	80031ce <MX_TIM8_Init+0x66>
    Error_Handler();
 800325c:	f7ff fb08 	bl	8002870 <Error_Handler>
 8003260:	e7be      	b.n	80031e0 <MX_TIM8_Init+0x78>
    Error_Handler();
 8003262:	f7ff fb05 	bl	8002870 <Error_Handler>
 8003266:	e7ca      	b.n	80031fe <MX_TIM8_Init+0x96>
    Error_Handler();
 8003268:	f7ff fb02 	bl	8002870 <Error_Handler>
 800326c:	e7cd      	b.n	800320a <MX_TIM8_Init+0xa2>
    Error_Handler();
 800326e:	f7ff faff 	bl	8002870 <Error_Handler>
 8003272:	e7d0      	b.n	8003216 <MX_TIM8_Init+0xae>
    Error_Handler();
 8003274:	f7ff fafc 	bl	8002870 <Error_Handler>
 8003278:	e7d3      	b.n	8003222 <MX_TIM8_Init+0xba>
    Error_Handler();
 800327a:	f7ff faf9 	bl	8002870 <Error_Handler>
 800327e:	e7df      	b.n	8003240 <MX_TIM8_Init+0xd8>
 8003280:	2000044c 	.word	0x2000044c
 8003284:	40013400 	.word	0x40013400

08003288 <HAL_TIM_Base_MspDeInit>:

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8003288:	6803      	ldr	r3, [r0, #0]
 800328a:	4a0a      	ldr	r2, [pc, #40]	@ (80032b4 <HAL_TIM_Base_MspDeInit+0x2c>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d003      	beq.n	8003298 <HAL_TIM_Base_MspDeInit+0x10>
    __HAL_RCC_TIM1_CLK_DISABLE();
  /* USER CODE BEGIN TIM1_MspDeInit 1 */

  /* USER CODE END TIM1_MspDeInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 8003290:	4a09      	ldr	r2, [pc, #36]	@ (80032b8 <HAL_TIM_Base_MspDeInit+0x30>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d007      	beq.n	80032a6 <HAL_TIM_Base_MspDeInit+0x1e>
    __HAL_RCC_TIM8_CLK_DISABLE();
  /* USER CODE BEGIN TIM8_MspDeInit 1 */

  /* USER CODE END TIM8_MspDeInit 1 */
  }
}
 8003296:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_DISABLE();
 8003298:	f502 4264 	add.w	r2, r2, #58368	@ 0xe400
 800329c:	6993      	ldr	r3, [r2, #24]
 800329e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032a2:	6193      	str	r3, [r2, #24]
 80032a4:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_DISABLE();
 80032a6:	f502 425c 	add.w	r2, r2, #56320	@ 0xdc00
 80032aa:	6993      	ldr	r3, [r2, #24]
 80032ac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032b0:	6193      	str	r3, [r2, #24]
}
 80032b2:	e7f0      	b.n	8003296 <HAL_TIM_Base_MspDeInit+0xe>
 80032b4:	40012c00 	.word	0x40012c00
 80032b8:	40013400 	.word	0x40013400

080032bc <HAL_TIM_Encoder_MspDeInit>:

void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80032bc:	b508      	push	{r3, lr}

  if(tim_encoderHandle->Instance==TIM2)
 80032be:	6803      	ldr	r3, [r0, #0]
 80032c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032c4:	d009      	beq.n	80032da <HAL_TIM_Encoder_MspDeInit+0x1e>

  /* USER CODE BEGIN TIM2_MspDeInit 1 */

  /* USER CODE END TIM2_MspDeInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM3)
 80032c6:	4a1d      	ldr	r2, [pc, #116]	@ (800333c <HAL_TIM_Encoder_MspDeInit+0x80>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d015      	beq.n	80032f8 <HAL_TIM_Encoder_MspDeInit+0x3c>

  /* USER CODE BEGIN TIM3_MspDeInit 1 */

  /* USER CODE END TIM3_MspDeInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM4)
 80032cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003340 <HAL_TIM_Encoder_MspDeInit+0x84>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d01d      	beq.n	800330e <HAL_TIM_Encoder_MspDeInit+0x52>

  /* USER CODE BEGIN TIM4_MspDeInit 1 */

  /* USER CODE END TIM4_MspDeInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM5)
 80032d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003344 <HAL_TIM_Encoder_MspDeInit+0x88>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d025      	beq.n	8003324 <HAL_TIM_Encoder_MspDeInit+0x68>

  /* USER CODE BEGIN TIM5_MspDeInit 1 */

  /* USER CODE END TIM5_MspDeInit 1 */
  }
}
 80032d8:	bd08      	pop	{r3, pc}
    __HAL_RCC_TIM2_CLK_DISABLE();
 80032da:	4a1b      	ldr	r2, [pc, #108]	@ (8003348 <HAL_TIM_Encoder_MspDeInit+0x8c>)
 80032dc:	69d3      	ldr	r3, [r2, #28]
 80032de:	f023 0301 	bic.w	r3, r3, #1
 80032e2:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_15);
 80032e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80032e8:	4818      	ldr	r0, [pc, #96]	@ (800334c <HAL_TIM_Encoder_MspDeInit+0x90>)
 80032ea:	f002 f877 	bl	80053dc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 80032ee:	2108      	movs	r1, #8
 80032f0:	4817      	ldr	r0, [pc, #92]	@ (8003350 <HAL_TIM_Encoder_MspDeInit+0x94>)
 80032f2:	f002 f873 	bl	80053dc <HAL_GPIO_DeInit>
 80032f6:	e7ef      	b.n	80032d8 <HAL_TIM_Encoder_MspDeInit+0x1c>
    __HAL_RCC_TIM3_CLK_DISABLE();
 80032f8:	f502 3203 	add.w	r2, r2, #134144	@ 0x20c00
 80032fc:	69d3      	ldr	r3, [r2, #28]
 80032fe:	f023 0302 	bic.w	r3, r3, #2
 8003302:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 8003304:	21c0      	movs	r1, #192	@ 0xc0
 8003306:	4811      	ldr	r0, [pc, #68]	@ (800334c <HAL_TIM_Encoder_MspDeInit+0x90>)
 8003308:	f002 f868 	bl	80053dc <HAL_GPIO_DeInit>
 800330c:	e7e4      	b.n	80032d8 <HAL_TIM_Encoder_MspDeInit+0x1c>
    __HAL_RCC_TIM4_CLK_DISABLE();
 800330e:	f502 3202 	add.w	r2, r2, #133120	@ 0x20800
 8003312:	69d3      	ldr	r3, [r2, #28]
 8003314:	f023 0304 	bic.w	r3, r3, #4
 8003318:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 800331a:	21c0      	movs	r1, #192	@ 0xc0
 800331c:	480c      	ldr	r0, [pc, #48]	@ (8003350 <HAL_TIM_Encoder_MspDeInit+0x94>)
 800331e:	f002 f85d 	bl	80053dc <HAL_GPIO_DeInit>
 8003322:	e7d9      	b.n	80032d8 <HAL_TIM_Encoder_MspDeInit+0x1c>
    __HAL_RCC_TIM5_CLK_DISABLE();
 8003324:	f502 3201 	add.w	r2, r2, #132096	@ 0x20400
 8003328:	69d3      	ldr	r3, [r2, #28]
 800332a:	f023 0308 	bic.w	r3, r3, #8
 800332e:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 8003330:	2103      	movs	r1, #3
 8003332:	4806      	ldr	r0, [pc, #24]	@ (800334c <HAL_TIM_Encoder_MspDeInit+0x90>)
 8003334:	f002 f852 	bl	80053dc <HAL_GPIO_DeInit>
}
 8003338:	e7ce      	b.n	80032d8 <HAL_TIM_Encoder_MspDeInit+0x1c>
 800333a:	bf00      	nop
 800333c:	40000400 	.word	0x40000400
 8003340:	40000800 	.word	0x40000800
 8003344:	40000c00 	.word	0x40000c00
 8003348:	40021000 	.word	0x40021000
 800334c:	40010800 	.word	0x40010800
 8003350:	40010c00 	.word	0x40010c00

08003354 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003354:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003356:	480a      	ldr	r0, [pc, #40]	@ (8003380 <MX_USART1_UART_Init+0x2c>)
 8003358:	4b0a      	ldr	r3, [pc, #40]	@ (8003384 <MX_USART1_UART_Init+0x30>)
 800335a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800335c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003360:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003362:	2300      	movs	r3, #0
 8003364:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003366:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003368:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800336a:	220c      	movs	r2, #12
 800336c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800336e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003370:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003372:	f009 fb4d 	bl	800ca10 <HAL_UART_Init>
 8003376:	b900      	cbnz	r0, 800337a <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003378:	bd08      	pop	{r3, pc}
    Error_Handler();
 800337a:	f7ff fa79 	bl	8002870 <Error_Handler>
}
 800337e:	e7fb      	b.n	8003378 <MX_USART1_UART_Init+0x24>
 8003380:	20000684 	.word	0x20000684
 8003384:	40013800 	.word	0x40013800

08003388 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003388:	b570      	push	{r4, r5, r6, lr}
 800338a:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800338c:	2300      	movs	r3, #0
 800338e:	9302      	str	r3, [sp, #8]
 8003390:	9303      	str	r3, [sp, #12]
 8003392:	9304      	str	r3, [sp, #16]
 8003394:	9305      	str	r3, [sp, #20]
  if(uartHandle->Instance==USART1)
 8003396:	6802      	ldr	r2, [r0, #0]
 8003398:	4b33      	ldr	r3, [pc, #204]	@ (8003468 <HAL_UART_MspInit+0xe0>)
 800339a:	429a      	cmp	r2, r3
 800339c:	d001      	beq.n	80033a2 <HAL_UART_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800339e:	b006      	add	sp, #24
 80033a0:	bd70      	pop	{r4, r5, r6, pc}
 80033a2:	4604      	mov	r4, r0
    __HAL_RCC_USART1_CLK_ENABLE();
 80033a4:	f503 4358 	add.w	r3, r3, #55296	@ 0xd800
 80033a8:	699a      	ldr	r2, [r3, #24]
 80033aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80033ae:	619a      	str	r2, [r3, #24]
 80033b0:	699a      	ldr	r2, [r3, #24]
 80033b2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80033b6:	9200      	str	r2, [sp, #0]
 80033b8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ba:	699a      	ldr	r2, [r3, #24]
 80033bc:	f042 0204 	orr.w	r2, r2, #4
 80033c0:	619a      	str	r2, [r3, #24]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	9301      	str	r3, [sp, #4]
 80033ca:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80033cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033d0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d2:	2302      	movs	r3, #2
 80033d4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033d6:	2303      	movs	r3, #3
 80033d8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033da:	4e24      	ldr	r6, [pc, #144]	@ (800346c <HAL_UART_MspInit+0xe4>)
 80033dc:	a902      	add	r1, sp, #8
 80033de:	4630      	mov	r0, r6
 80033e0:	f001 fee0 	bl	80051a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033e8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033ea:	2500      	movs	r5, #0
 80033ec:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ee:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033f0:	a902      	add	r1, sp, #8
 80033f2:	4630      	mov	r0, r6
 80033f4:	f001 fed6 	bl	80051a4 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80033f8:	481d      	ldr	r0, [pc, #116]	@ (8003470 <HAL_UART_MspInit+0xe8>)
 80033fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003474 <HAL_UART_MspInit+0xec>)
 80033fc:	6003      	str	r3, [r0, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033fe:	2310      	movs	r3, #16
 8003400:	6043      	str	r3, [r0, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003402:	6085      	str	r5, [r0, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003404:	2380      	movs	r3, #128	@ 0x80
 8003406:	60c3      	str	r3, [r0, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003408:	6105      	str	r5, [r0, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800340a:	6145      	str	r5, [r0, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800340c:	6185      	str	r5, [r0, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800340e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003412:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003414:	f000 fac4 	bl	80039a0 <HAL_DMA_Init>
 8003418:	b9f8      	cbnz	r0, 800345a <HAL_UART_MspInit+0xd2>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800341a:	4b15      	ldr	r3, [pc, #84]	@ (8003470 <HAL_UART_MspInit+0xe8>)
 800341c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800341e:	625c      	str	r4, [r3, #36]	@ 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8003420:	4815      	ldr	r0, [pc, #84]	@ (8003478 <HAL_UART_MspInit+0xf0>)
 8003422:	4b16      	ldr	r3, [pc, #88]	@ (800347c <HAL_UART_MspInit+0xf4>)
 8003424:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003426:	2300      	movs	r3, #0
 8003428:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800342a:	6083      	str	r3, [r0, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800342c:	2280      	movs	r2, #128	@ 0x80
 800342e:	60c2      	str	r2, [r0, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003430:	6103      	str	r3, [r0, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003432:	6143      	str	r3, [r0, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003434:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003436:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800343a:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800343c:	f000 fab0 	bl	80039a0 <HAL_DMA_Init>
 8003440:	b970      	cbnz	r0, 8003460 <HAL_UART_MspInit+0xd8>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003442:	4b0d      	ldr	r3, [pc, #52]	@ (8003478 <HAL_UART_MspInit+0xf0>)
 8003444:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003446:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003448:	2200      	movs	r2, #0
 800344a:	4611      	mov	r1, r2
 800344c:	2025      	movs	r0, #37	@ 0x25
 800344e:	f000 f9ed 	bl	800382c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003452:	2025      	movs	r0, #37	@ 0x25
 8003454:	f000 f9fa 	bl	800384c <HAL_NVIC_EnableIRQ>
}
 8003458:	e7a1      	b.n	800339e <HAL_UART_MspInit+0x16>
      Error_Handler();
 800345a:	f7ff fa09 	bl	8002870 <Error_Handler>
 800345e:	e7dc      	b.n	800341a <HAL_UART_MspInit+0x92>
      Error_Handler();
 8003460:	f7ff fa06 	bl	8002870 <Error_Handler>
 8003464:	e7ed      	b.n	8003442 <HAL_UART_MspInit+0xba>
 8003466:	bf00      	nop
 8003468:	40013800 	.word	0x40013800
 800346c:	40010800 	.word	0x40010800
 8003470:	20000640 	.word	0x20000640
 8003474:	40020044 	.word	0x40020044
 8003478:	200005fc 	.word	0x200005fc
 800347c:	40020058 	.word	0x40020058

08003480 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART1)
 8003480:	6802      	ldr	r2, [r0, #0]
 8003482:	4b0d      	ldr	r3, [pc, #52]	@ (80034b8 <HAL_UART_MspDeInit+0x38>)
 8003484:	429a      	cmp	r2, r3
 8003486:	d000      	beq.n	800348a <HAL_UART_MspDeInit+0xa>
 8003488:	4770      	bx	lr
{
 800348a:	b510      	push	{r4, lr}
 800348c:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800348e:	4a0b      	ldr	r2, [pc, #44]	@ (80034bc <HAL_UART_MspDeInit+0x3c>)
 8003490:	6993      	ldr	r3, [r2, #24]
 8003492:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003496:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8003498:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800349c:	4808      	ldr	r0, [pc, #32]	@ (80034c0 <HAL_UART_MspDeInit+0x40>)
 800349e:	f001 ff9d 	bl	80053dc <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80034a2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80034a4:	f000 fac6 	bl	8003a34 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80034a8:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80034aa:	f000 fac3 	bl	8003a34 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80034ae:	2025      	movs	r0, #37	@ 0x25
 80034b0:	f000 f9da 	bl	8003868 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80034b4:	bd10      	pop	{r4, pc}
 80034b6:	bf00      	nop
 80034b8:	40013800 	.word	0x40013800
 80034bc:	40021000 	.word	0x40021000
 80034c0:	40010800 	.word	0x40010800

080034c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80034c4:	f7ff fb74 	bl	8002bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034c8:	480b      	ldr	r0, [pc, #44]	@ (80034f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80034ca:	490c      	ldr	r1, [pc, #48]	@ (80034fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80034cc:	4a0c      	ldr	r2, [pc, #48]	@ (8003500 <LoopFillZerobss+0x16>)
  movs r3, #0
 80034ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034d0:	e002      	b.n	80034d8 <LoopCopyDataInit>

080034d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034d6:	3304      	adds	r3, #4

080034d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034dc:	d3f9      	bcc.n	80034d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034de:	4a09      	ldr	r2, [pc, #36]	@ (8003504 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80034e0:	4c09      	ldr	r4, [pc, #36]	@ (8003508 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80034e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034e4:	e001      	b.n	80034ea <LoopFillZerobss>

080034e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034e8:	3204      	adds	r2, #4

080034ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034ec:	d3fb      	bcc.n	80034e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034ee:	f00b fde9 	bl	800f0c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80034f2:	f7ff f9f1 	bl	80028d8 <main>
  bx lr
 80034f6:	4770      	bx	lr
  ldr r0, =_sdata
 80034f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034fc:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003500:	08012790 	.word	0x08012790
  ldr r2, =_sbss
 8003504:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8003508:	20000844 	.word	0x20000844

0800350c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800350c:	e7fe      	b.n	800350c <ADC1_2_IRQHandler>
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800350e:	4770      	bx	lr

08003510 <HAL_MspDeInit>:
__weak void HAL_MspDeInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8003510:	4770      	bx	lr
	...

08003514 <HAL_DeInit>:
{
 8003514:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 8003516:	4b06      	ldr	r3, [pc, #24]	@ (8003530 <HAL_DeInit+0x1c>)
 8003518:	f04f 32ff 	mov.w	r2, #4294967295
 800351c:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 800351e:	2400      	movs	r4, #0
 8003520:	611c      	str	r4, [r3, #16]
  __HAL_RCC_APB2_FORCE_RESET();
 8003522:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 8003524:	60dc      	str	r4, [r3, #12]
  HAL_MspDeInit();
 8003526:	f7ff fff3 	bl	8003510 <HAL_MspDeInit>
}
 800352a:	4620      	mov	r0, r4
 800352c:	bd10      	pop	{r4, pc}
 800352e:	bf00      	nop
 8003530:	40021000 	.word	0x40021000

08003534 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003534:	b510      	push	{r4, lr}
 8003536:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003538:	4b0e      	ldr	r3, [pc, #56]	@ (8003574 <HAL_InitTick+0x40>)
 800353a:	781a      	ldrb	r2, [r3, #0]
 800353c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003540:	fbb3 f3f2 	udiv	r3, r3, r2
 8003544:	4a0c      	ldr	r2, [pc, #48]	@ (8003578 <HAL_InitTick+0x44>)
 8003546:	6810      	ldr	r0, [r2, #0]
 8003548:	fbb0 f0f3 	udiv	r0, r0, r3
 800354c:	f000 f994 	bl	8003878 <HAL_SYSTICK_Config>
 8003550:	b968      	cbnz	r0, 800356e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003552:	2c0f      	cmp	r4, #15
 8003554:	d901      	bls.n	800355a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8003556:	2001      	movs	r0, #1
 8003558:	e00a      	b.n	8003570 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800355a:	2200      	movs	r2, #0
 800355c:	4621      	mov	r1, r4
 800355e:	f04f 30ff 	mov.w	r0, #4294967295
 8003562:	f000 f963 	bl	800382c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003566:	4b05      	ldr	r3, [pc, #20]	@ (800357c <HAL_InitTick+0x48>)
 8003568:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800356a:	2000      	movs	r0, #0
 800356c:	e000      	b.n	8003570 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800356e:	2001      	movs	r0, #1
}
 8003570:	bd10      	pop	{r4, pc}
 8003572:	bf00      	nop
 8003574:	20000014 	.word	0x20000014
 8003578:	20000010 	.word	0x20000010
 800357c:	20000018 	.word	0x20000018

08003580 <HAL_Init>:
{
 8003580:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003582:	4a07      	ldr	r2, [pc, #28]	@ (80035a0 <HAL_Init+0x20>)
 8003584:	6813      	ldr	r3, [r2, #0]
 8003586:	f043 0310 	orr.w	r3, r3, #16
 800358a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800358c:	2003      	movs	r0, #3
 800358e:	f000 f93b 	bl	8003808 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003592:	200f      	movs	r0, #15
 8003594:	f7ff ffce 	bl	8003534 <HAL_InitTick>
  HAL_MspInit();
 8003598:	f7ff fa30 	bl	80029fc <HAL_MspInit>
}
 800359c:	2000      	movs	r0, #0
 800359e:	bd08      	pop	{r3, pc}
 80035a0:	40022000 	.word	0x40022000

080035a4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80035a4:	4a03      	ldr	r2, [pc, #12]	@ (80035b4 <HAL_IncTick+0x10>)
 80035a6:	6811      	ldr	r1, [r2, #0]
 80035a8:	4b03      	ldr	r3, [pc, #12]	@ (80035b8 <HAL_IncTick+0x14>)
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	440b      	add	r3, r1
 80035ae:	6013      	str	r3, [r2, #0]
}
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	200006cc 	.word	0x200006cc
 80035b8:	20000014 	.word	0x20000014

080035bc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80035bc:	4b01      	ldr	r3, [pc, #4]	@ (80035c4 <HAL_GetTick+0x8>)
 80035be:	6818      	ldr	r0, [r3, #0]
}
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	200006cc 	.word	0x200006cc

080035c8 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 80035c8:	4b01      	ldr	r3, [pc, #4]	@ (80035d0 <HAL_GetTickPrio+0x8>)
 80035ca:	6818      	ldr	r0, [r3, #0]
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	20000018 	.word	0x20000018

080035d4 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 80035d4:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 80035d6:	4b08      	ldr	r3, [pc, #32]	@ (80035f8 <HAL_SetTickFreq+0x24>)
 80035d8:	781c      	ldrb	r4, [r3, #0]
 80035da:	4284      	cmp	r4, r0
 80035dc:	d101      	bne.n	80035e2 <HAL_SetTickFreq+0xe>
  HAL_StatusTypeDef status  = HAL_OK;
 80035de:	2000      	movs	r0, #0
      uwTickFreq = prevTickFreq;
    }
  }

  return status;
}
 80035e0:	bd10      	pop	{r4, pc}
    uwTickFreq = Freq;
 80035e2:	7018      	strb	r0, [r3, #0]
    status = HAL_InitTick(uwTickPrio);
 80035e4:	4b05      	ldr	r3, [pc, #20]	@ (80035fc <HAL_SetTickFreq+0x28>)
 80035e6:	6818      	ldr	r0, [r3, #0]
 80035e8:	f7ff ffa4 	bl	8003534 <HAL_InitTick>
    if (status != HAL_OK)
 80035ec:	2800      	cmp	r0, #0
 80035ee:	d0f7      	beq.n	80035e0 <HAL_SetTickFreq+0xc>
      uwTickFreq = prevTickFreq;
 80035f0:	4b01      	ldr	r3, [pc, #4]	@ (80035f8 <HAL_SetTickFreq+0x24>)
 80035f2:	701c      	strb	r4, [r3, #0]
 80035f4:	e7f4      	b.n	80035e0 <HAL_SetTickFreq+0xc>
 80035f6:	bf00      	nop
 80035f8:	20000014 	.word	0x20000014
 80035fc:	20000018 	.word	0x20000018

08003600 <HAL_GetTickFreq>:
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 8003600:	4b01      	ldr	r3, [pc, #4]	@ (8003608 <HAL_GetTickFreq+0x8>)
 8003602:	7818      	ldrb	r0, [r3, #0]
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	20000014 	.word	0x20000014

0800360c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800360c:	b538      	push	{r3, r4, r5, lr}
 800360e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003610:	f7ff ffd4 	bl	80035bc <HAL_GetTick>
 8003614:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003616:	f1b4 3fff 	cmp.w	r4, #4294967295
 800361a:	d002      	beq.n	8003622 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800361c:	4b04      	ldr	r3, [pc, #16]	@ (8003630 <HAL_Delay+0x24>)
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003622:	f7ff ffcb 	bl	80035bc <HAL_GetTick>
 8003626:	1b40      	subs	r0, r0, r5
 8003628:	42a0      	cmp	r0, r4
 800362a:	d3fa      	bcc.n	8003622 <HAL_Delay+0x16>
  {
  }
}
 800362c:	bd38      	pop	{r3, r4, r5, pc}
 800362e:	bf00      	nop
 8003630:	20000014 	.word	0x20000014

08003634 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003634:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003638:	6913      	ldr	r3, [r2, #16]
 800363a:	f023 0302 	bic.w	r3, r3, #2
 800363e:	6113      	str	r3, [r2, #16]
}
 8003640:	4770      	bx	lr

08003642 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003642:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003646:	6913      	ldr	r3, [r2, #16]
 8003648:	f043 0302 	orr.w	r3, r3, #2
 800364c:	6113      	str	r3, [r2, #16]
}
 800364e:	4770      	bx	lr

08003650 <HAL_GetHalVersion>:
  * @retval version 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return __STM32F1xx_HAL_VERSION;
}
 8003650:	4800      	ldr	r0, [pc, #0]	@ (8003654 <HAL_GetHalVersion+0x4>)
 8003652:	4770      	bx	lr
 8003654:	01010a00 	.word	0x01010a00

08003658 <HAL_GetREVID>:
  *       Refer to errata sheet of these devices for more details.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return ((DBGMCU->IDCODE) >> DBGMCU_IDCODE_REV_ID_Pos);
 8003658:	4b01      	ldr	r3, [pc, #4]	@ (8003660 <HAL_GetREVID+0x8>)
 800365a:	6818      	ldr	r0, [r3, #0]
}
 800365c:	0c00      	lsrs	r0, r0, #16
 800365e:	4770      	bx	lr
 8003660:	e0042000 	.word	0xe0042000

08003664 <HAL_GetDEVID>:
  *       Refer to errata sheet of these devices for more details.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return ((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003664:	4b02      	ldr	r3, [pc, #8]	@ (8003670 <HAL_GetDEVID+0xc>)
 8003666:	6818      	ldr	r0, [r3, #0]
}
 8003668:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	e0042000 	.word	0xe0042000

08003674 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
   return(READ_REG(*((uint32_t *)UID_BASE)));
}
 8003674:	4b01      	ldr	r3, [pc, #4]	@ (800367c <HAL_GetUIDw0+0x8>)
 8003676:	f8d3 07e8 	ldr.w	r0, [r3, #2024]	@ 0x7e8
 800367a:	4770      	bx	lr
 800367c:	1ffff000 	.word	0x1ffff000

08003680 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 8003680:	4b01      	ldr	r3, [pc, #4]	@ (8003688 <HAL_GetUIDw1+0x8>)
 8003682:	f8d3 07ec 	ldr.w	r0, [r3, #2028]	@ 0x7ec
 8003686:	4770      	bx	lr
 8003688:	1ffff000 	.word	0x1ffff000

0800368c <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 800368c:	4b01      	ldr	r3, [pc, #4]	@ (8003694 <HAL_GetUIDw2+0x8>)
 800368e:	f8d3 07f0 	ldr.w	r0, [r3, #2032]	@ 0x7f0
 8003692:	4770      	bx	lr
 8003694:	1ffff000 	.word	0x1ffff000

08003698 <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003698:	4a02      	ldr	r2, [pc, #8]	@ (80036a4 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 800369a:	6853      	ldr	r3, [r2, #4]
 800369c:	f043 0301 	orr.w	r3, r3, #1
 80036a0:	6053      	str	r3, [r2, #4]
}
 80036a2:	4770      	bx	lr
 80036a4:	e0042000 	.word	0xe0042000

080036a8 <HAL_DBGMCU_DisableDBGSleepMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80036a8:	4a02      	ldr	r2, [pc, #8]	@ (80036b4 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 80036aa:	6853      	ldr	r3, [r2, #4]
 80036ac:	f023 0301 	bic.w	r3, r3, #1
 80036b0:	6053      	str	r3, [r2, #4]
}
 80036b2:	4770      	bx	lr
 80036b4:	e0042000 	.word	0xe0042000

080036b8 <HAL_DBGMCU_EnableDBGStopMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80036b8:	4a02      	ldr	r2, [pc, #8]	@ (80036c4 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 80036ba:	6853      	ldr	r3, [r2, #4]
 80036bc:	f043 0302 	orr.w	r3, r3, #2
 80036c0:	6053      	str	r3, [r2, #4]
}
 80036c2:	4770      	bx	lr
 80036c4:	e0042000 	.word	0xe0042000

080036c8 <HAL_DBGMCU_DisableDBGStopMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80036c8:	4a02      	ldr	r2, [pc, #8]	@ (80036d4 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 80036ca:	6853      	ldr	r3, [r2, #4]
 80036cc:	f023 0302 	bic.w	r3, r3, #2
 80036d0:	6053      	str	r3, [r2, #4]
}
 80036d2:	4770      	bx	lr
 80036d4:	e0042000 	.word	0xe0042000

080036d8 <HAL_DBGMCU_EnableDBGStandbyMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80036d8:	4a02      	ldr	r2, [pc, #8]	@ (80036e4 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 80036da:	6853      	ldr	r3, [r2, #4]
 80036dc:	f043 0304 	orr.w	r3, r3, #4
 80036e0:	6053      	str	r3, [r2, #4]
}
 80036e2:	4770      	bx	lr
 80036e4:	e0042000 	.word	0xe0042000

080036e8 <HAL_DBGMCU_DisableDBGStandbyMode>:
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80036e8:	4a02      	ldr	r2, [pc, #8]	@ (80036f4 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 80036ea:	6853      	ldr	r3, [r2, #4]
 80036ec:	f023 0304 	bic.w	r3, r3, #4
 80036f0:	6053      	str	r3, [r2, #4]
}
 80036f2:	4770      	bx	lr
 80036f4:	e0042000 	.word	0xe0042000

080036f8 <__NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80036f8:	2800      	cmp	r0, #0
 80036fa:	db0c      	blt.n	8003716 <__NVIC_DisableIRQ+0x1e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036fc:	f000 021f 	and.w	r2, r0, #31
 8003700:	0940      	lsrs	r0, r0, #5
 8003702:	2301      	movs	r3, #1
 8003704:	4093      	lsls	r3, r2
 8003706:	3020      	adds	r0, #32
 8003708:	4a03      	ldr	r2, [pc, #12]	@ (8003718 <__NVIC_DisableIRQ+0x20>)
 800370a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800370e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003712:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8003716:	4770      	bx	lr
 8003718:	e000e100 	.word	0xe000e100

0800371c <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 800371c:	2800      	cmp	r0, #0
 800371e:	db08      	blt.n	8003732 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003720:	0109      	lsls	r1, r1, #4
 8003722:	b2c9      	uxtb	r1, r1
 8003724:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8003728:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800372c:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8003730:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003732:	f000 000f 	and.w	r0, r0, #15
 8003736:	0109      	lsls	r1, r1, #4
 8003738:	b2c9      	uxtb	r1, r1
 800373a:	4b01      	ldr	r3, [pc, #4]	@ (8003740 <__NVIC_SetPriority+0x24>)
 800373c:	5419      	strb	r1, [r3, r0]
  }
}
 800373e:	4770      	bx	lr
 8003740:	e000ed14 	.word	0xe000ed14

08003744 <__NVIC_GetPriority>:
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
 8003744:	2800      	cmp	r0, #0
 8003746:	db07      	blt.n	8003758 <__NVIC_GetPriority+0x14>
  {
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8003748:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800374c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003750:	f890 0300 	ldrb.w	r0, [r0, #768]	@ 0x300
 8003754:	0900      	lsrs	r0, r0, #4
 8003756:	4770      	bx	lr
  }
  else
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 8003758:	f000 000f 	and.w	r0, r0, #15
 800375c:	4b01      	ldr	r3, [pc, #4]	@ (8003764 <__NVIC_GetPriority+0x20>)
 800375e:	5c18      	ldrb	r0, [r3, r0]
 8003760:	0900      	lsrs	r0, r0, #4
  }
}
 8003762:	4770      	bx	lr
 8003764:	e000ed14 	.word	0xe000ed14

08003768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003768:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800376a:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800376e:	f1c0 0c07 	rsb	ip, r0, #7
 8003772:	f1bc 0f04 	cmp.w	ip, #4
 8003776:	bf28      	it	cs
 8003778:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800377c:	1d03      	adds	r3, r0, #4
 800377e:	2b06      	cmp	r3, #6
 8003780:	d90f      	bls.n	80037a2 <NVIC_EncodePriority+0x3a>
 8003782:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003784:	f04f 3eff 	mov.w	lr, #4294967295
 8003788:	fa0e f00c 	lsl.w	r0, lr, ip
 800378c:	ea21 0100 	bic.w	r1, r1, r0
 8003790:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003792:	fa0e fe03 	lsl.w	lr, lr, r3
 8003796:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800379a:	ea41 0002 	orr.w	r0, r1, r2
 800379e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037a2:	2300      	movs	r3, #0
 80037a4:	e7ee      	b.n	8003784 <NVIC_EncodePriority+0x1c>

080037a6 <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 80037a6:	b510      	push	{r4, lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037a8:	f001 0107 	and.w	r1, r1, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037ac:	f1c1 0c07 	rsb	ip, r1, #7
 80037b0:	f1bc 0f04 	cmp.w	ip, #4
 80037b4:	bf28      	it	cs
 80037b6:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037ba:	1d0c      	adds	r4, r1, #4
 80037bc:	2c06      	cmp	r4, #6
 80037be:	d90f      	bls.n	80037e0 <NVIC_DecodePriority+0x3a>
 80037c0:	3903      	subs	r1, #3

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 80037c2:	fa20 f401 	lsr.w	r4, r0, r1
 80037c6:	f04f 3eff 	mov.w	lr, #4294967295
 80037ca:	fa0e fc0c 	lsl.w	ip, lr, ip
 80037ce:	ea24 040c 	bic.w	r4, r4, ip
 80037d2:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80037d4:	fa0e fe01 	lsl.w	lr, lr, r1
 80037d8:	ea20 000e 	bic.w	r0, r0, lr
 80037dc:	6018      	str	r0, [r3, #0]
}
 80037de:	bd10      	pop	{r4, pc}
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037e0:	2100      	movs	r1, #0
 80037e2:	e7ee      	b.n	80037c2 <NVIC_DecodePriority+0x1c>

080037e4 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80037e4:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80037e8:	4905      	ldr	r1, [pc, #20]	@ (8003800 <__NVIC_SystemReset+0x1c>)
 80037ea:	68ca      	ldr	r2, [r1, #12]
 80037ec:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80037f0:	4b04      	ldr	r3, [pc, #16]	@ (8003804 <__NVIC_SystemReset+0x20>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	60cb      	str	r3, [r1, #12]
 80037f6:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80037fa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80037fc:	e7fd      	b.n	80037fa <__NVIC_SystemReset+0x16>
 80037fe:	bf00      	nop
 8003800:	e000ed00 	.word	0xe000ed00
 8003804:	05fa0004 	.word	0x05fa0004

08003808 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003808:	4a07      	ldr	r2, [pc, #28]	@ (8003828 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800380a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800380c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003810:	041b      	lsls	r3, r3, #16
 8003812:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003814:	0200      	lsls	r0, r0, #8
 8003816:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800381a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800381c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003824:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003826:	4770      	bx	lr
 8003828:	e000ed00 	.word	0xe000ed00

0800382c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800382c:	b510      	push	{r4, lr}
 800382e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003830:	4b05      	ldr	r3, [pc, #20]	@ (8003848 <HAL_NVIC_SetPriority+0x1c>)
 8003832:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003834:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8003838:	f7ff ff96 	bl	8003768 <NVIC_EncodePriority>
 800383c:	4601      	mov	r1, r0
 800383e:	4620      	mov	r0, r4
 8003840:	f7ff ff6c 	bl	800371c <__NVIC_SetPriority>
}
 8003844:	bd10      	pop	{r4, pc}
 8003846:	bf00      	nop
 8003848:	e000ed00 	.word	0xe000ed00

0800384c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800384c:	2800      	cmp	r0, #0
 800384e:	db07      	blt.n	8003860 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003850:	f000 021f 	and.w	r2, r0, #31
 8003854:	0940      	lsrs	r0, r0, #5
 8003856:	2301      	movs	r3, #1
 8003858:	4093      	lsls	r3, r2
 800385a:	4a02      	ldr	r2, [pc, #8]	@ (8003864 <HAL_NVIC_EnableIRQ+0x18>)
 800385c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	e000e100 	.word	0xe000e100

08003868 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003868:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800386a:	f7ff ff45 	bl	80036f8 <__NVIC_DisableIRQ>
}
 800386e:	bd08      	pop	{r3, pc}

08003870 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003870:	b508      	push	{r3, lr}
  /* System Reset */
  NVIC_SystemReset();
 8003872:	f7ff ffb7 	bl	80037e4 <__NVIC_SystemReset>
	...

08003878 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003878:	3801      	subs	r0, #1
 800387a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800387e:	d20b      	bcs.n	8003898 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003880:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8003884:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003886:	4a05      	ldr	r2, [pc, #20]	@ (800389c <HAL_SYSTICK_Config+0x24>)
 8003888:	21f0      	movs	r1, #240	@ 0xf0
 800388a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800388e:	2000      	movs	r0, #0
 8003890:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003892:	2207      	movs	r2, #7
 8003894:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003896:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003898:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800389a:	4770      	bx	lr
 800389c:	e000ed00 	.word	0xe000ed00

080038a0 <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038a0:	4b02      	ldr	r3, [pc, #8]	@ (80038ac <HAL_NVIC_GetPriorityGrouping+0xc>)
 80038a2:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 80038a4:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	e000ed00 	.word	0xe000ed00

080038b0 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 80038b0:	b570      	push	{r4, r5, r6, lr}
 80038b2:	460c      	mov	r4, r1
 80038b4:	4615      	mov	r5, r2
 80038b6:	461e      	mov	r6, r3
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 80038b8:	f7ff ff44 	bl	8003744 <__NVIC_GetPriority>
 80038bc:	4633      	mov	r3, r6
 80038be:	462a      	mov	r2, r5
 80038c0:	4621      	mov	r1, r4
 80038c2:	f7ff ff70 	bl	80037a6 <NVIC_DecodePriority>
}
 80038c6:	bd70      	pop	{r4, r5, r6, pc}

080038c8 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80038c8:	2800      	cmp	r0, #0
 80038ca:	db08      	blt.n	80038de <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038cc:	f000 021f 	and.w	r2, r0, #31
 80038d0:	0940      	lsrs	r0, r0, #5
 80038d2:	2301      	movs	r3, #1
 80038d4:	4093      	lsls	r3, r2
 80038d6:	3040      	adds	r0, #64	@ 0x40
 80038d8:	4a01      	ldr	r2, [pc, #4]	@ (80038e0 <HAL_NVIC_SetPendingIRQ+0x18>)
 80038da:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 80038de:	4770      	bx	lr
 80038e0:	e000e100 	.word	0xe000e100

080038e4 <HAL_NVIC_GetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80038e4:	2800      	cmp	r0, #0
 80038e6:	db0b      	blt.n	8003900 <HAL_NVIC_GetPendingIRQ+0x1c>
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80038e8:	0943      	lsrs	r3, r0, #5
 80038ea:	3340      	adds	r3, #64	@ 0x40
 80038ec:	4a05      	ldr	r2, [pc, #20]	@ (8003904 <HAL_NVIC_GetPendingIRQ+0x20>)
 80038ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038f2:	f000 001f 	and.w	r0, r0, #31
 80038f6:	fa23 f000 	lsr.w	r0, r3, r0
 80038fa:	f000 0001 	and.w	r0, r0, #1
 80038fe:	4770      	bx	lr
    return(0U);
 8003900:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
}
 8003902:	4770      	bx	lr
 8003904:	e000e100 	.word	0xe000e100

08003908 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003908:	2800      	cmp	r0, #0
 800390a:	db08      	blt.n	800391e <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800390c:	f000 021f 	and.w	r2, r0, #31
 8003910:	0940      	lsrs	r0, r0, #5
 8003912:	2301      	movs	r3, #1
 8003914:	4093      	lsls	r3, r2
 8003916:	3060      	adds	r0, #96	@ 0x60
 8003918:	4a01      	ldr	r2, [pc, #4]	@ (8003920 <HAL_NVIC_ClearPendingIRQ+0x18>)
 800391a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 800391e:	4770      	bx	lr
 8003920:	e000e100 	.word	0xe000e100

08003924 <HAL_NVIC_GetActive>:
  if ((int32_t)(IRQn) >= 0)
 8003924:	2800      	cmp	r0, #0
 8003926:	db0b      	blt.n	8003940 <HAL_NVIC_GetActive+0x1c>
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8003928:	0943      	lsrs	r3, r0, #5
 800392a:	3380      	adds	r3, #128	@ 0x80
 800392c:	4a05      	ldr	r2, [pc, #20]	@ (8003944 <HAL_NVIC_GetActive+0x20>)
 800392e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003932:	f000 001f 	and.w	r0, r0, #31
 8003936:	fa23 f000 	lsr.w	r0, r3, r0
 800393a:	f000 0001 	and.w	r0, r0, #1
 800393e:	4770      	bx	lr
    return(0U);
 8003940:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
}
 8003942:	4770      	bx	lr
 8003944:	e000e100 	.word	0xe000e100

08003948 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003948:	2804      	cmp	r0, #4
 800394a:	d006      	beq.n	800395a <HAL_SYSTICK_CLKSourceConfig+0x12>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800394c:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003950:	6913      	ldr	r3, [r2, #16]
 8003952:	f023 0304 	bic.w	r3, r3, #4
 8003956:	6113      	str	r3, [r2, #16]
  }
}
 8003958:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800395a:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800395e:	6913      	ldr	r3, [r2, #16]
 8003960:	f043 0304 	orr.w	r3, r3, #4
 8003964:	6113      	str	r3, [r2, #16]
 8003966:	4770      	bx	lr

08003968 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003968:	4770      	bx	lr

0800396a <HAL_SYSTICK_IRQHandler>:
{
 800396a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800396c:	f7ff fffc 	bl	8003968 <HAL_SYSTICK_Callback>
}
 8003970:	bd08      	pop	{r3, pc}

08003972 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003972:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003974:	2401      	movs	r4, #1
 8003976:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8003978:	40ac      	lsls	r4, r5
 800397a:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 800397c:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800397e:	6804      	ldr	r4, [r0, #0]
 8003980:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003982:	6843      	ldr	r3, [r0, #4]
 8003984:	2b10      	cmp	r3, #16
 8003986:	d005      	beq.n	8003994 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003988:	6803      	ldr	r3, [r0, #0]
 800398a:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800398c:	6803      	ldr	r3, [r0, #0]
 800398e:	60da      	str	r2, [r3, #12]
  }
}
 8003990:	bc30      	pop	{r4, r5}
 8003992:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003994:	6803      	ldr	r3, [r0, #0]
 8003996:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003998:	6803      	ldr	r3, [r0, #0]
 800399a:	60d9      	str	r1, [r3, #12]
 800399c:	e7f8      	b.n	8003990 <DMA_SetConfig+0x1e>
	...

080039a0 <HAL_DMA_Init>:
  if(hdma == NULL)
 80039a0:	2800      	cmp	r0, #0
 80039a2:	d038      	beq.n	8003a16 <HAL_DMA_Init+0x76>
{
 80039a4:	b410      	push	{r4}
 80039a6:	4602      	mov	r2, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80039a8:	6801      	ldr	r1, [r0, #0]
 80039aa:	4b1c      	ldr	r3, [pc, #112]	@ (8003a1c <HAL_DMA_Init+0x7c>)
 80039ac:	4299      	cmp	r1, r3
 80039ae:	d827      	bhi.n	8003a00 <HAL_DMA_Init+0x60>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80039b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a20 <HAL_DMA_Init+0x80>)
 80039b2:	440b      	add	r3, r1
 80039b4:	481b      	ldr	r0, [pc, #108]	@ (8003a24 <HAL_DMA_Init+0x84>)
 80039b6:	fba0 0303 	umull	r0, r3, r0, r3
 80039ba:	091b      	lsrs	r3, r3, #4
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	6413      	str	r3, [r2, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80039c0:	4b19      	ldr	r3, [pc, #100]	@ (8003a28 <HAL_DMA_Init+0x88>)
 80039c2:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 80039c4:	2302      	movs	r3, #2
 80039c6:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  tmp = hdma->Instance->CCR;
 80039ca:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80039cc:	f36f 100d 	bfc	r0, #4, #10
  tmp |=  hdma->Init.Direction        |
 80039d0:	6853      	ldr	r3, [r2, #4]
 80039d2:	6894      	ldr	r4, [r2, #8]
 80039d4:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039d6:	68d4      	ldr	r4, [r2, #12]
 80039d8:	4323      	orrs	r3, r4
 80039da:	6914      	ldr	r4, [r2, #16]
 80039dc:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039de:	6954      	ldr	r4, [r2, #20]
 80039e0:	4323      	orrs	r3, r4
 80039e2:	6994      	ldr	r4, [r2, #24]
 80039e4:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80039e6:	69d4      	ldr	r4, [r2, #28]
 80039e8:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80039ea:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 80039ec:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039ee:	2000      	movs	r0, #0
 80039f0:	6390      	str	r0, [r2, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80039f2:	2301      	movs	r3, #1
 80039f4:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  hdma->Lock = HAL_UNLOCKED;
 80039f8:	f882 0020 	strb.w	r0, [r2, #32]
}
 80039fc:	bc10      	pop	{r4}
 80039fe:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003a00:	4b0a      	ldr	r3, [pc, #40]	@ (8003a2c <HAL_DMA_Init+0x8c>)
 8003a02:	440b      	add	r3, r1
 8003a04:	4807      	ldr	r0, [pc, #28]	@ (8003a24 <HAL_DMA_Init+0x84>)
 8003a06:	fba0 0303 	umull	r0, r3, r0, r3
 8003a0a:	091b      	lsrs	r3, r3, #4
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	6413      	str	r3, [r2, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8003a10:	4b07      	ldr	r3, [pc, #28]	@ (8003a30 <HAL_DMA_Init+0x90>)
 8003a12:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003a14:	e7d6      	b.n	80039c4 <HAL_DMA_Init+0x24>
    return HAL_ERROR;
 8003a16:	2001      	movs	r0, #1
}
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40020407 	.word	0x40020407
 8003a20:	bffdfff8 	.word	0xbffdfff8
 8003a24:	cccccccd 	.word	0xcccccccd
 8003a28:	40020000 	.word	0x40020000
 8003a2c:	bffdfbf8 	.word	0xbffdfbf8
 8003a30:	40020400 	.word	0x40020400

08003a34 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8003a34:	4603      	mov	r3, r0
 8003a36:	2800      	cmp	r0, #0
 8003a38:	d036      	beq.n	8003aa8 <HAL_DMA_DeInit+0x74>
  __HAL_DMA_DISABLE(hdma);
 8003a3a:	6801      	ldr	r1, [r0, #0]
 8003a3c:	680a      	ldr	r2, [r1, #0]
 8003a3e:	f022 0201 	bic.w	r2, r2, #1
 8003a42:	600a      	str	r2, [r1, #0]
  hdma->Instance->CCR  = 0U;
 8003a44:	6801      	ldr	r1, [r0, #0]
 8003a46:	2200      	movs	r2, #0
 8003a48:	600a      	str	r2, [r1, #0]
  hdma->Instance->CNDTR = 0U;
 8003a4a:	6801      	ldr	r1, [r0, #0]
 8003a4c:	604a      	str	r2, [r1, #4]
  hdma->Instance->CPAR  = 0U;
 8003a4e:	6801      	ldr	r1, [r0, #0]
 8003a50:	608a      	str	r2, [r1, #8]
  hdma->Instance->CMAR = 0U;
 8003a52:	6801      	ldr	r1, [r0, #0]
 8003a54:	60ca      	str	r2, [r1, #12]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a56:	6801      	ldr	r1, [r0, #0]
 8003a58:	4a14      	ldr	r2, [pc, #80]	@ (8003aac <HAL_DMA_DeInit+0x78>)
 8003a5a:	4291      	cmp	r1, r2
 8003a5c:	d819      	bhi.n	8003a92 <HAL_DMA_DeInit+0x5e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003a5e:	4a14      	ldr	r2, [pc, #80]	@ (8003ab0 <HAL_DMA_DeInit+0x7c>)
 8003a60:	440a      	add	r2, r1
 8003a62:	4914      	ldr	r1, [pc, #80]	@ (8003ab4 <HAL_DMA_DeInit+0x80>)
 8003a64:	fba1 1202 	umull	r1, r2, r1, r2
 8003a68:	0912      	lsrs	r2, r2, #4
 8003a6a:	0092      	lsls	r2, r2, #2
 8003a6c:	6402      	str	r2, [r0, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8003a6e:	4a12      	ldr	r2, [pc, #72]	@ (8003ab8 <HAL_DMA_DeInit+0x84>)
 8003a70:	63c2      	str	r2, [r0, #60]	@ 0x3c
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8003a72:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8003a74:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8003a76:	2201      	movs	r2, #1
 8003a78:	4082      	lsls	r2, r0
 8003a7a:	604a      	str	r2, [r1, #4]
  hdma->XferCpltCallback = NULL;
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	6298      	str	r0, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 8003a80:	62d8      	str	r0, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 8003a82:	6318      	str	r0, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 8003a84:	6358      	str	r0, [r3, #52]	@ 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a86:	6398      	str	r0, [r3, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_RESET;
 8003a88:	f883 0021 	strb.w	r0, [r3, #33]	@ 0x21
  __HAL_UNLOCK(hdma);
 8003a8c:	f883 0020 	strb.w	r0, [r3, #32]
  return HAL_OK;
 8003a90:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003a92:	4a0a      	ldr	r2, [pc, #40]	@ (8003abc <HAL_DMA_DeInit+0x88>)
 8003a94:	440a      	add	r2, r1
 8003a96:	4907      	ldr	r1, [pc, #28]	@ (8003ab4 <HAL_DMA_DeInit+0x80>)
 8003a98:	fba1 1202 	umull	r1, r2, r1, r2
 8003a9c:	0912      	lsrs	r2, r2, #4
 8003a9e:	0092      	lsls	r2, r2, #2
 8003aa0:	6402      	str	r2, [r0, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8003aa2:	4a07      	ldr	r2, [pc, #28]	@ (8003ac0 <HAL_DMA_DeInit+0x8c>)
 8003aa4:	63c2      	str	r2, [r0, #60]	@ 0x3c
 8003aa6:	e7e4      	b.n	8003a72 <HAL_DMA_DeInit+0x3e>
    return HAL_ERROR;
 8003aa8:	2001      	movs	r0, #1
}
 8003aaa:	4770      	bx	lr
 8003aac:	40020407 	.word	0x40020407
 8003ab0:	bffdfff8 	.word	0xbffdfff8
 8003ab4:	cccccccd 	.word	0xcccccccd
 8003ab8:	40020000 	.word	0x40020000
 8003abc:	bffdfbf8 	.word	0xbffdfbf8
 8003ac0:	40020400 	.word	0x40020400

08003ac4 <HAL_DMA_Start>:
{
 8003ac4:	b570      	push	{r4, r5, r6, lr}
 8003ac6:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003ac8:	f890 0020 	ldrb.w	r0, [r0, #32]
 8003acc:	2801      	cmp	r0, #1
 8003ace:	d020      	beq.n	8003b12 <HAL_DMA_Start+0x4e>
 8003ad0:	2001      	movs	r0, #1
 8003ad2:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ad6:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 8003ada:	b2c0      	uxtb	r0, r0
 8003adc:	2801      	cmp	r0, #1
 8003ade:	d004      	beq.n	8003aea <HAL_DMA_Start+0x26>
   __HAL_UNLOCK(hdma);  
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	f884 3020 	strb.w	r3, [r4, #32]
   status = HAL_BUSY;
 8003ae6:	2002      	movs	r0, #2
}
 8003ae8:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003aea:	2002      	movs	r0, #2
 8003aec:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003af0:	2500      	movs	r5, #0
 8003af2:	63a5      	str	r5, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 8003af4:	6826      	ldr	r6, [r4, #0]
 8003af6:	6830      	ldr	r0, [r6, #0]
 8003af8:	f020 0001 	bic.w	r0, r0, #1
 8003afc:	6030      	str	r0, [r6, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003afe:	4620      	mov	r0, r4
 8003b00:	f7ff ff37 	bl	8003972 <DMA_SetConfig>
    __HAL_DMA_ENABLE(hdma);
 8003b04:	6822      	ldr	r2, [r4, #0]
 8003b06:	6813      	ldr	r3, [r2, #0]
 8003b08:	f043 0301 	orr.w	r3, r3, #1
 8003b0c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b0e:	4628      	mov	r0, r5
 8003b10:	e7ea      	b.n	8003ae8 <HAL_DMA_Start+0x24>
  __HAL_LOCK(hdma);
 8003b12:	2002      	movs	r0, #2
 8003b14:	e7e8      	b.n	8003ae8 <HAL_DMA_Start+0x24>

08003b16 <HAL_DMA_Start_IT>:
{
 8003b16:	b538      	push	{r3, r4, r5, lr}
 8003b18:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003b1a:	f890 0020 	ldrb.w	r0, [r0, #32]
 8003b1e:	2801      	cmp	r0, #1
 8003b20:	d032      	beq.n	8003b88 <HAL_DMA_Start_IT+0x72>
 8003b22:	2001      	movs	r0, #1
 8003b24:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8003b28:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 8003b2c:	b2c0      	uxtb	r0, r0
 8003b2e:	2801      	cmp	r0, #1
 8003b30:	d004      	beq.n	8003b3c <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 8003b32:	2300      	movs	r3, #0
 8003b34:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 8003b38:	2002      	movs	r0, #2
}
 8003b3a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b3c:	2002      	movs	r0, #2
 8003b3e:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b42:	2000      	movs	r0, #0
 8003b44:	63a0      	str	r0, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 8003b46:	6825      	ldr	r5, [r4, #0]
 8003b48:	6828      	ldr	r0, [r5, #0]
 8003b4a:	f020 0001 	bic.w	r0, r0, #1
 8003b4e:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b50:	4620      	mov	r0, r4
 8003b52:	f7ff ff0e 	bl	8003972 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 8003b56:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003b58:	b15b      	cbz	r3, 8003b72 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b5a:	6822      	ldr	r2, [r4, #0]
 8003b5c:	6813      	ldr	r3, [r2, #0]
 8003b5e:	f043 030e 	orr.w	r3, r3, #14
 8003b62:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8003b64:	6822      	ldr	r2, [r4, #0]
 8003b66:	6813      	ldr	r3, [r2, #0]
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b6e:	2000      	movs	r0, #0
 8003b70:	e7e3      	b.n	8003b3a <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b72:	6822      	ldr	r2, [r4, #0]
 8003b74:	6813      	ldr	r3, [r2, #0]
 8003b76:	f023 0304 	bic.w	r3, r3, #4
 8003b7a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b7c:	6822      	ldr	r2, [r4, #0]
 8003b7e:	6813      	ldr	r3, [r2, #0]
 8003b80:	f043 030a 	orr.w	r3, r3, #10
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	e7ed      	b.n	8003b64 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8003b88:	2002      	movs	r0, #2
 8003b8a:	e7d6      	b.n	8003b3a <HAL_DMA_Start_IT+0x24>

08003b8c <HAL_DMA_Abort>:
{
 8003b8c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b8e:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 8003b92:	b2d2      	uxtb	r2, r2
 8003b94:	2a02      	cmp	r2, #2
 8003b96:	d006      	beq.n	8003ba6 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b98:	2204      	movs	r2, #4
 8003b9a:	6382      	str	r2, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f880 2020 	strb.w	r2, [r0, #32]
    return HAL_ERROR;
 8003ba2:	2001      	movs	r0, #1
 8003ba4:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ba6:	6801      	ldr	r1, [r0, #0]
 8003ba8:	680a      	ldr	r2, [r1, #0]
 8003baa:	f022 020e 	bic.w	r2, r2, #14
 8003bae:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8003bb0:	6801      	ldr	r1, [r0, #0]
 8003bb2:	680a      	ldr	r2, [r1, #0]
 8003bb4:	f022 0201 	bic.w	r2, r2, #1
 8003bb8:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bba:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003bbc:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8003bc4:	6042      	str	r2, [r0, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8003bc6:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  __HAL_UNLOCK(hdma);      
 8003bca:	2000      	movs	r0, #0
 8003bcc:	f883 0020 	strb.w	r0, [r3, #32]
}
 8003bd0:	4770      	bx	lr
	...

08003bd4 <HAL_DMA_Abort_IT>:
{  
 8003bd4:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003bd6:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d003      	beq.n	8003be8 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003be0:	2304      	movs	r3, #4
 8003be2:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8003be4:	2001      	movs	r0, #1
}
 8003be6:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003be8:	6802      	ldr	r2, [r0, #0]
 8003bea:	6813      	ldr	r3, [r2, #0]
 8003bec:	f023 030e 	bic.w	r3, r3, #14
 8003bf0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003bf2:	6802      	ldr	r2, [r0, #0]
 8003bf4:	6813      	ldr	r3, [r2, #0]
 8003bf6:	f023 0301 	bic.w	r3, r3, #1
 8003bfa:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003bfc:	6803      	ldr	r3, [r0, #0]
 8003bfe:	4a4c      	ldr	r2, [pc, #304]	@ (8003d30 <HAL_DMA_Abort_IT+0x15c>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d94e      	bls.n	8003ca2 <HAL_DMA_Abort_IT+0xce>
 8003c04:	3a78      	subs	r2, #120	@ 0x78
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d024      	beq.n	8003c54 <HAL_DMA_Abort_IT+0x80>
 8003c0a:	3214      	adds	r2, #20
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d030      	beq.n	8003c72 <HAL_DMA_Abort_IT+0x9e>
 8003c10:	3214      	adds	r2, #20
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d02f      	beq.n	8003c76 <HAL_DMA_Abort_IT+0xa2>
 8003c16:	3214      	adds	r2, #20
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d02f      	beq.n	8003c7c <HAL_DMA_Abort_IT+0xa8>
 8003c1c:	3214      	adds	r2, #20
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d02f      	beq.n	8003c82 <HAL_DMA_Abort_IT+0xae>
 8003c22:	3214      	adds	r2, #20
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d02f      	beq.n	8003c88 <HAL_DMA_Abort_IT+0xb4>
 8003c28:	3214      	adds	r2, #20
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d02f      	beq.n	8003c8e <HAL_DMA_Abort_IT+0xba>
 8003c2e:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d02e      	beq.n	8003c94 <HAL_DMA_Abort_IT+0xc0>
 8003c36:	3214      	adds	r2, #20
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d02d      	beq.n	8003c98 <HAL_DMA_Abort_IT+0xc4>
 8003c3c:	3214      	adds	r2, #20
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d02c      	beq.n	8003c9c <HAL_DMA_Abort_IT+0xc8>
 8003c42:	3214      	adds	r2, #20
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d002      	beq.n	8003c4e <HAL_DMA_Abort_IT+0x7a>
 8003c48:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003c4c:	e003      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c4e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c52:	e000      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c54:	2201      	movs	r2, #1
 8003c56:	4b37      	ldr	r3, [pc, #220]	@ (8003d34 <HAL_DMA_Abort_IT+0x160>)
 8003c58:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8003c60:	2300      	movs	r3, #0
 8003c62:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8003c66:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d05e      	beq.n	8003d2a <HAL_DMA_Abort_IT+0x156>
      hdma->XferAbortCallback(hdma);
 8003c6c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003c6e:	2000      	movs	r0, #0
 8003c70:	e7b9      	b.n	8003be6 <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c72:	2210      	movs	r2, #16
 8003c74:	e7ef      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c7a:	e7ec      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c7c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c80:	e7e9      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c82:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003c86:	e7e6      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c88:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003c8c:	e7e3      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c8e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003c92:	e7e0      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c94:	2201      	movs	r2, #1
 8003c96:	e7de      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c98:	2210      	movs	r2, #16
 8003c9a:	e7dc      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003c9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ca0:	e7d9      	b.n	8003c56 <HAL_DMA_Abort_IT+0x82>
 8003ca2:	4a25      	ldr	r2, [pc, #148]	@ (8003d38 <HAL_DMA_Abort_IT+0x164>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d024      	beq.n	8003cf2 <HAL_DMA_Abort_IT+0x11e>
 8003ca8:	3214      	adds	r2, #20
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d025      	beq.n	8003cfa <HAL_DMA_Abort_IT+0x126>
 8003cae:	3214      	adds	r2, #20
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d024      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x12a>
 8003cb4:	3214      	adds	r2, #20
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d024      	beq.n	8003d04 <HAL_DMA_Abort_IT+0x130>
 8003cba:	3214      	adds	r2, #20
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d024      	beq.n	8003d0a <HAL_DMA_Abort_IT+0x136>
 8003cc0:	3214      	adds	r2, #20
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d024      	beq.n	8003d10 <HAL_DMA_Abort_IT+0x13c>
 8003cc6:	3214      	adds	r2, #20
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d024      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x142>
 8003ccc:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d023      	beq.n	8003d1c <HAL_DMA_Abort_IT+0x148>
 8003cd4:	3214      	adds	r2, #20
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d022      	beq.n	8003d20 <HAL_DMA_Abort_IT+0x14c>
 8003cda:	3214      	adds	r2, #20
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d021      	beq.n	8003d24 <HAL_DMA_Abort_IT+0x150>
 8003ce0:	3214      	adds	r2, #20
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d002      	beq.n	8003cec <HAL_DMA_Abort_IT+0x118>
 8003ce6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003cea:	e003      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003cec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003cf0:	e000      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	4b11      	ldr	r3, [pc, #68]	@ (8003d3c <HAL_DMA_Abort_IT+0x168>)
 8003cf6:	605a      	str	r2, [r3, #4]
 8003cf8:	e7af      	b.n	8003c5a <HAL_DMA_Abort_IT+0x86>
 8003cfa:	2210      	movs	r2, #16
 8003cfc:	e7fa      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003cfe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d02:	e7f7      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003d04:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d08:	e7f4      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003d0a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003d0e:	e7f1      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003d10:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003d14:	e7ee      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003d16:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003d1a:	e7eb      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	e7e9      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003d20:	2210      	movs	r2, #16
 8003d22:	e7e7      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
 8003d24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d28:	e7e4      	b.n	8003cf4 <HAL_DMA_Abort_IT+0x120>
  HAL_StatusTypeDef status = HAL_OK;
 8003d2a:	2000      	movs	r0, #0
 8003d2c:	e75b      	b.n	8003be6 <HAL_DMA_Abort_IT+0x12>
 8003d2e:	bf00      	nop
 8003d30:	40020080 	.word	0x40020080
 8003d34:	40020400 	.word	0x40020400
 8003d38:	40020008 	.word	0x40020008
 8003d3c:	40020000 	.word	0x40020000

08003d40 <HAL_DMA_PollForTransfer>:
{
 8003d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d44:	4604      	mov	r4, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003d46:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d007      	beq.n	8003d60 <HAL_DMA_PollForTransfer+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d50:	2304      	movs	r3, #4
 8003d52:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8003d54:	2300      	movs	r3, #0
 8003d56:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8003d5a:	2001      	movs	r0, #1
}
 8003d5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d60:	4688      	mov	r8, r1
 8003d62:	4616      	mov	r6, r2
  if (RESET != (hdma->Instance->CCR & DMA_CCR_CIRC))
 8003d64:	6803      	ldr	r3, [r0, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	f012 0f20 	tst.w	r2, #32
 8003d6c:	d125      	bne.n	8003dba <HAL_DMA_PollForTransfer+0x7a>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8003d6e:	bb61      	cbnz	r1, 8003dca <HAL_DMA_PollForTransfer+0x8a>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8003d70:	4aa1      	ldr	r2, [pc, #644]	@ (8003ff8 <HAL_DMA_PollForTransfer+0x2b8>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d051      	beq.n	8003e1a <HAL_DMA_PollForTransfer+0xda>
 8003d76:	3214      	adds	r2, #20
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d053      	beq.n	8003e24 <HAL_DMA_PollForTransfer+0xe4>
 8003d7c:	3214      	adds	r2, #20
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d052      	beq.n	8003e28 <HAL_DMA_PollForTransfer+0xe8>
 8003d82:	3214      	adds	r2, #20
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d052      	beq.n	8003e2e <HAL_DMA_PollForTransfer+0xee>
 8003d88:	3214      	adds	r2, #20
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d052      	beq.n	8003e34 <HAL_DMA_PollForTransfer+0xf4>
 8003d8e:	3214      	adds	r2, #20
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d052      	beq.n	8003e3a <HAL_DMA_PollForTransfer+0xfa>
 8003d94:	3214      	adds	r2, #20
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d052      	beq.n	8003e40 <HAL_DMA_PollForTransfer+0x100>
 8003d9a:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d051      	beq.n	8003e46 <HAL_DMA_PollForTransfer+0x106>
 8003da2:	3214      	adds	r2, #20
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d050      	beq.n	8003e4a <HAL_DMA_PollForTransfer+0x10a>
 8003da8:	3214      	adds	r2, #20
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d04f      	beq.n	8003e4e <HAL_DMA_PollForTransfer+0x10e>
 8003dae:	3214      	adds	r2, #20
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d007      	beq.n	8003dc4 <HAL_DMA_PollForTransfer+0x84>
 8003db4:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8003db8:	e030      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003dba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003dbe:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_ERROR;
 8003dc0:	2001      	movs	r0, #1
 8003dc2:	e7cb      	b.n	8003d5c <HAL_DMA_PollForTransfer+0x1c>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8003dc4:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
 8003dc8:	e028      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
    temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
 8003dca:	4a8b      	ldr	r2, [pc, #556]	@ (8003ff8 <HAL_DMA_PollForTransfer+0x2b8>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d041      	beq.n	8003e54 <HAL_DMA_PollForTransfer+0x114>
 8003dd0:	3214      	adds	r2, #20
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d040      	beq.n	8003e58 <HAL_DMA_PollForTransfer+0x118>
 8003dd6:	3214      	adds	r2, #20
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d03f      	beq.n	8003e5c <HAL_DMA_PollForTransfer+0x11c>
 8003ddc:	3214      	adds	r2, #20
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d03f      	beq.n	8003e62 <HAL_DMA_PollForTransfer+0x122>
 8003de2:	3214      	adds	r2, #20
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d03f      	beq.n	8003e68 <HAL_DMA_PollForTransfer+0x128>
 8003de8:	3214      	adds	r2, #20
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d03f      	beq.n	8003e6e <HAL_DMA_PollForTransfer+0x12e>
 8003dee:	3214      	adds	r2, #20
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d03f      	beq.n	8003e74 <HAL_DMA_PollForTransfer+0x134>
 8003df4:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d03e      	beq.n	8003e7a <HAL_DMA_PollForTransfer+0x13a>
 8003dfc:	3214      	adds	r2, #20
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d03d      	beq.n	8003e7e <HAL_DMA_PollForTransfer+0x13e>
 8003e02:	3214      	adds	r2, #20
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d03c      	beq.n	8003e82 <HAL_DMA_PollForTransfer+0x142>
 8003e08:	3214      	adds	r2, #20
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d002      	beq.n	8003e14 <HAL_DMA_PollForTransfer+0xd4>
 8003e0e:	f44f 2780 	mov.w	r7, #262144	@ 0x40000
 8003e12:	e003      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e14:	f44f 4780 	mov.w	r7, #16384	@ 0x4000
 8003e18:	e000      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8003e1a:	2702      	movs	r7, #2
  tickstart = HAL_GetTick();
 8003e1c:	f7ff fbce 	bl	80035bc <HAL_GetTick>
 8003e20:	4681      	mov	r9, r0
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 8003e22:	e040      	b.n	8003ea6 <HAL_DMA_PollForTransfer+0x166>
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 8003e24:	2720      	movs	r7, #32
 8003e26:	e7f9      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e28:	f44f 7700 	mov.w	r7, #512	@ 0x200
 8003e2c:	e7f6      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e2e:	f44f 5700 	mov.w	r7, #8192	@ 0x2000
 8003e32:	e7f3      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e34:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8003e38:	e7f0      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e3a:	f44f 1700 	mov.w	r7, #2097152	@ 0x200000
 8003e3e:	e7ed      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e40:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
 8003e44:	e7ea      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e46:	2702      	movs	r7, #2
 8003e48:	e7e8      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e4a:	2720      	movs	r7, #32
 8003e4c:	e7e6      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e4e:	f44f 7700 	mov.w	r7, #512	@ 0x200
 8003e52:	e7e3      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
    temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
 8003e54:	2704      	movs	r7, #4
 8003e56:	e7e1      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e58:	2740      	movs	r7, #64	@ 0x40
 8003e5a:	e7df      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e5c:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 8003e60:	e7dc      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e62:	f44f 4780 	mov.w	r7, #16384	@ 0x4000
 8003e66:	e7d9      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e68:	f44f 2780 	mov.w	r7, #262144	@ 0x40000
 8003e6c:	e7d6      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e6e:	f44f 0780 	mov.w	r7, #4194304	@ 0x400000
 8003e72:	e7d3      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e74:	f04f 6780 	mov.w	r7, #67108864	@ 0x4000000
 8003e78:	e7d0      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e7a:	2704      	movs	r7, #4
 8003e7c:	e7ce      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e7e:	2740      	movs	r7, #64	@ 0x40
 8003e80:	e7cc      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
 8003e82:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 8003e86:	e7c9      	b.n	8003e1c <HAL_DMA_PollForTransfer+0xdc>
    if((__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET))
 8003e88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e8c:	e000      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003e8e:	2308      	movs	r3, #8
 8003e90:	421a      	tst	r2, r3
 8003e92:	bf14      	ite	ne
 8003e94:	2301      	movne	r3, #1
 8003e96:	2300      	moveq	r3, #0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f040 809d 	bne.w	8003fd8 <HAL_DMA_PollForTransfer+0x298>
    if(Timeout != HAL_MAX_DELAY)
 8003e9e:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003ea2:	f040 80b1 	bne.w	8004008 <HAL_DMA_PollForTransfer+0x2c8>
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 8003ea6:	6823      	ldr	r3, [r4, #0]
 8003ea8:	4d54      	ldr	r5, [pc, #336]	@ (8003ffc <HAL_DMA_PollForTransfer+0x2bc>)
 8003eaa:	42ab      	cmp	r3, r5
 8003eac:	f240 80bf 	bls.w	800402e <HAL_DMA_PollForTransfer+0x2ee>
 8003eb0:	4a53      	ldr	r2, [pc, #332]	@ (8004000 <HAL_DMA_PollForTransfer+0x2c0>)
 8003eb2:	6812      	ldr	r2, [r2, #0]
 8003eb4:	423a      	tst	r2, r7
 8003eb6:	bf0c      	ite	eq
 8003eb8:	2501      	moveq	r5, #1
 8003eba:	2500      	movne	r5, #0
 8003ebc:	2d00      	cmp	r5, #0
 8003ebe:	f000 80bd 	beq.w	800403c <HAL_DMA_PollForTransfer+0x2fc>
    if((__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET))
 8003ec2:	4a4e      	ldr	r2, [pc, #312]	@ (8003ffc <HAL_DMA_PollForTransfer+0x2bc>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d93f      	bls.n	8003f48 <HAL_DMA_PollForTransfer+0x208>
 8003ec8:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 8003ecc:	6812      	ldr	r2, [r2, #0]
 8003ece:	494a      	ldr	r1, [pc, #296]	@ (8003ff8 <HAL_DMA_PollForTransfer+0x2b8>)
 8003ed0:	428b      	cmp	r3, r1
 8003ed2:	d0dc      	beq.n	8003e8e <HAL_DMA_PollForTransfer+0x14e>
 8003ed4:	3114      	adds	r1, #20
 8003ed6:	428b      	cmp	r3, r1
 8003ed8:	d01e      	beq.n	8003f18 <HAL_DMA_PollForTransfer+0x1d8>
 8003eda:	3114      	adds	r1, #20
 8003edc:	428b      	cmp	r3, r1
 8003ede:	d01d      	beq.n	8003f1c <HAL_DMA_PollForTransfer+0x1dc>
 8003ee0:	3114      	adds	r1, #20
 8003ee2:	428b      	cmp	r3, r1
 8003ee4:	d01d      	beq.n	8003f22 <HAL_DMA_PollForTransfer+0x1e2>
 8003ee6:	3114      	adds	r1, #20
 8003ee8:	428b      	cmp	r3, r1
 8003eea:	d01d      	beq.n	8003f28 <HAL_DMA_PollForTransfer+0x1e8>
 8003eec:	3114      	adds	r1, #20
 8003eee:	428b      	cmp	r3, r1
 8003ef0:	d01d      	beq.n	8003f2e <HAL_DMA_PollForTransfer+0x1ee>
 8003ef2:	3114      	adds	r1, #20
 8003ef4:	428b      	cmp	r3, r1
 8003ef6:	d01d      	beq.n	8003f34 <HAL_DMA_PollForTransfer+0x1f4>
 8003ef8:	f501 7162 	add.w	r1, r1, #904	@ 0x388
 8003efc:	428b      	cmp	r3, r1
 8003efe:	d01c      	beq.n	8003f3a <HAL_DMA_PollForTransfer+0x1fa>
 8003f00:	3114      	adds	r1, #20
 8003f02:	428b      	cmp	r3, r1
 8003f04:	d01b      	beq.n	8003f3e <HAL_DMA_PollForTransfer+0x1fe>
 8003f06:	3114      	adds	r1, #20
 8003f08:	428b      	cmp	r3, r1
 8003f0a:	d01a      	beq.n	8003f42 <HAL_DMA_PollForTransfer+0x202>
 8003f0c:	3114      	adds	r1, #20
 8003f0e:	428b      	cmp	r3, r1
 8003f10:	d0ba      	beq.n	8003e88 <HAL_DMA_PollForTransfer+0x148>
 8003f12:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003f16:	e7bb      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f18:	2380      	movs	r3, #128	@ 0x80
 8003f1a:	e7b9      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f1c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003f20:	e7b6      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f26:	e7b3      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f28:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003f2c:	e7b0      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f2e:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8003f32:	e7ad      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f34:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003f38:	e7aa      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f3a:	2308      	movs	r3, #8
 8003f3c:	e7a8      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f3e:	2380      	movs	r3, #128	@ 0x80
 8003f40:	e7a6      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f42:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003f46:	e7a3      	b.n	8003e90 <HAL_DMA_PollForTransfer+0x150>
 8003f48:	4a2e      	ldr	r2, [pc, #184]	@ (8004004 <HAL_DMA_PollForTransfer+0x2c4>)
 8003f4a:	6812      	ldr	r2, [r2, #0]
 8003f4c:	492a      	ldr	r1, [pc, #168]	@ (8003ff8 <HAL_DMA_PollForTransfer+0x2b8>)
 8003f4e:	428b      	cmp	r3, r1
 8003f50:	d024      	beq.n	8003f9c <HAL_DMA_PollForTransfer+0x25c>
 8003f52:	3114      	adds	r1, #20
 8003f54:	428b      	cmp	r3, r1
 8003f56:	d027      	beq.n	8003fa8 <HAL_DMA_PollForTransfer+0x268>
 8003f58:	3114      	adds	r1, #20
 8003f5a:	428b      	cmp	r3, r1
 8003f5c:	d026      	beq.n	8003fac <HAL_DMA_PollForTransfer+0x26c>
 8003f5e:	3114      	adds	r1, #20
 8003f60:	428b      	cmp	r3, r1
 8003f62:	d026      	beq.n	8003fb2 <HAL_DMA_PollForTransfer+0x272>
 8003f64:	3114      	adds	r1, #20
 8003f66:	428b      	cmp	r3, r1
 8003f68:	d026      	beq.n	8003fb8 <HAL_DMA_PollForTransfer+0x278>
 8003f6a:	3114      	adds	r1, #20
 8003f6c:	428b      	cmp	r3, r1
 8003f6e:	d026      	beq.n	8003fbe <HAL_DMA_PollForTransfer+0x27e>
 8003f70:	3114      	adds	r1, #20
 8003f72:	428b      	cmp	r3, r1
 8003f74:	d026      	beq.n	8003fc4 <HAL_DMA_PollForTransfer+0x284>
 8003f76:	f501 7162 	add.w	r1, r1, #904	@ 0x388
 8003f7a:	428b      	cmp	r3, r1
 8003f7c:	d025      	beq.n	8003fca <HAL_DMA_PollForTransfer+0x28a>
 8003f7e:	3114      	adds	r1, #20
 8003f80:	428b      	cmp	r3, r1
 8003f82:	d024      	beq.n	8003fce <HAL_DMA_PollForTransfer+0x28e>
 8003f84:	3114      	adds	r1, #20
 8003f86:	428b      	cmp	r3, r1
 8003f88:	d023      	beq.n	8003fd2 <HAL_DMA_PollForTransfer+0x292>
 8003f8a:	3114      	adds	r1, #20
 8003f8c:	428b      	cmp	r3, r1
 8003f8e:	d002      	beq.n	8003f96 <HAL_DMA_PollForTransfer+0x256>
 8003f90:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003f94:	e003      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003f96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f9a:	e000      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003f9c:	2308      	movs	r3, #8
 8003f9e:	421a      	tst	r2, r3
 8003fa0:	bf14      	ite	ne
 8003fa2:	2301      	movne	r3, #1
 8003fa4:	2300      	moveq	r3, #0
 8003fa6:	e777      	b.n	8003e98 <HAL_DMA_PollForTransfer+0x158>
 8003fa8:	2380      	movs	r3, #128	@ 0x80
 8003faa:	e7f8      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003fac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003fb0:	e7f5      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003fb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fb6:	e7f2      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003fb8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8003fbc:	e7ef      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003fbe:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8003fc2:	e7ec      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003fc4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003fc8:	e7e9      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003fca:	2308      	movs	r3, #8
 8003fcc:	e7e7      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003fce:	2380      	movs	r3, #128	@ 0x80
 8003fd0:	e7e5      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
 8003fd2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003fd6:	e7e2      	b.n	8003f9e <HAL_DMA_PollForTransfer+0x25e>
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003fd8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003fda:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003fdc:	2001      	movs	r0, #1
 8003fde:	fa00 f303 	lsl.w	r3, r0, r3
 8003fe2:	6053      	str	r3, [r2, #4]
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8003fe4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003fe6:	4303      	orrs	r3, r0
 8003fe8:	63a3      	str	r3, [r4, #56]	@ 0x38
      hdma->State= HAL_DMA_STATE_READY;
 8003fea:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
      __HAL_UNLOCK(hdma);
 8003fee:	2300      	movs	r3, #0
 8003ff0:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8003ff4:	e6b2      	b.n	8003d5c <HAL_DMA_PollForTransfer+0x1c>
 8003ff6:	bf00      	nop
 8003ff8:	40020008 	.word	0x40020008
 8003ffc:	40020080 	.word	0x40020080
 8004000:	40020400 	.word	0x40020400
 8004004:	40020000 	.word	0x40020000
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004008:	b136      	cbz	r6, 8004018 <HAL_DMA_PollForTransfer+0x2d8>
 800400a:	f7ff fad7 	bl	80035bc <HAL_GetTick>
 800400e:	eba0 0009 	sub.w	r0, r0, r9
 8004012:	42b0      	cmp	r0, r6
 8004014:	f67f af47 	bls.w	8003ea6 <HAL_DMA_PollForTransfer+0x166>
        SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TIMEOUT);
 8004018:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800401a:	f043 0320 	orr.w	r3, r3, #32
 800401e:	63a3      	str	r3, [r4, #56]	@ 0x38
        hdma->State = HAL_DMA_STATE_READY;
 8004020:	2001      	movs	r0, #1
 8004022:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
        __HAL_UNLOCK(hdma);
 8004026:	2300      	movs	r3, #0
 8004028:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 800402c:	e696      	b.n	8003d5c <HAL_DMA_PollForTransfer+0x1c>
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 800402e:	4a93      	ldr	r2, [pc, #588]	@ (800427c <HAL_DMA_PollForTransfer+0x53c>)
 8004030:	6812      	ldr	r2, [r2, #0]
 8004032:	423a      	tst	r2, r7
 8004034:	bf0c      	ite	eq
 8004036:	2501      	moveq	r5, #1
 8004038:	2500      	movne	r5, #0
 800403a:	e73f      	b.n	8003ebc <HAL_DMA_PollForTransfer+0x17c>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800403c:	f1b8 0f00 	cmp.w	r8, #0
 8004040:	f040 8091 	bne.w	8004166 <HAL_DMA_PollForTransfer+0x426>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004044:	4a8e      	ldr	r2, [pc, #568]	@ (8004280 <HAL_DMA_PollForTransfer+0x540>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d949      	bls.n	80040de <HAL_DMA_PollForTransfer+0x39e>
 800404a:	3a78      	subs	r2, #120	@ 0x78
 800404c:	4293      	cmp	r3, r2
 800404e:	d024      	beq.n	800409a <HAL_DMA_PollForTransfer+0x35a>
 8004050:	3214      	adds	r2, #20
 8004052:	4293      	cmp	r3, r2
 8004054:	d02b      	beq.n	80040ae <HAL_DMA_PollForTransfer+0x36e>
 8004056:	3214      	adds	r2, #20
 8004058:	4293      	cmp	r3, r2
 800405a:	d02a      	beq.n	80040b2 <HAL_DMA_PollForTransfer+0x372>
 800405c:	3214      	adds	r2, #20
 800405e:	4293      	cmp	r3, r2
 8004060:	d02a      	beq.n	80040b8 <HAL_DMA_PollForTransfer+0x378>
 8004062:	3214      	adds	r2, #20
 8004064:	4293      	cmp	r3, r2
 8004066:	d02a      	beq.n	80040be <HAL_DMA_PollForTransfer+0x37e>
 8004068:	3214      	adds	r2, #20
 800406a:	4293      	cmp	r3, r2
 800406c:	d02a      	beq.n	80040c4 <HAL_DMA_PollForTransfer+0x384>
 800406e:	3214      	adds	r2, #20
 8004070:	4293      	cmp	r3, r2
 8004072:	d02a      	beq.n	80040ca <HAL_DMA_PollForTransfer+0x38a>
 8004074:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004078:	4293      	cmp	r3, r2
 800407a:	d029      	beq.n	80040d0 <HAL_DMA_PollForTransfer+0x390>
 800407c:	3214      	adds	r2, #20
 800407e:	4293      	cmp	r3, r2
 8004080:	d028      	beq.n	80040d4 <HAL_DMA_PollForTransfer+0x394>
 8004082:	3214      	adds	r2, #20
 8004084:	4293      	cmp	r3, r2
 8004086:	d027      	beq.n	80040d8 <HAL_DMA_PollForTransfer+0x398>
 8004088:	3214      	adds	r2, #20
 800408a:	4293      	cmp	r3, r2
 800408c:	d002      	beq.n	8004094 <HAL_DMA_PollForTransfer+0x354>
 800408e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004092:	e003      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 8004094:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004098:	e000      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 800409a:	2302      	movs	r3, #2
 800409c:	4a79      	ldr	r2, [pc, #484]	@ (8004284 <HAL_DMA_PollForTransfer+0x544>)
 800409e:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80040a0:	2301      	movs	r3, #1
 80040a2:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  __HAL_UNLOCK(hdma);
 80040a6:	2000      	movs	r0, #0
 80040a8:	f884 0020 	strb.w	r0, [r4, #32]
  return HAL_OK;
 80040ac:	e656      	b.n	8003d5c <HAL_DMA_PollForTransfer+0x1c>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80040ae:	2320      	movs	r3, #32
 80040b0:	e7f4      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 80040b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040b6:	e7f1      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 80040b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80040bc:	e7ee      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 80040be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80040c2:	e7eb      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 80040c4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80040c8:	e7e8      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 80040ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040ce:	e7e5      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 80040d0:	2302      	movs	r3, #2
 80040d2:	e7e3      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 80040d4:	2320      	movs	r3, #32
 80040d6:	e7e1      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 80040d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040dc:	e7de      	b.n	800409c <HAL_DMA_PollForTransfer+0x35c>
 80040de:	4a6a      	ldr	r2, [pc, #424]	@ (8004288 <HAL_DMA_PollForTransfer+0x548>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d024      	beq.n	800412e <HAL_DMA_PollForTransfer+0x3ee>
 80040e4:	3214      	adds	r2, #20
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d025      	beq.n	8004136 <HAL_DMA_PollForTransfer+0x3f6>
 80040ea:	3214      	adds	r2, #20
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d024      	beq.n	800413a <HAL_DMA_PollForTransfer+0x3fa>
 80040f0:	3214      	adds	r2, #20
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d024      	beq.n	8004140 <HAL_DMA_PollForTransfer+0x400>
 80040f6:	3214      	adds	r2, #20
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d024      	beq.n	8004146 <HAL_DMA_PollForTransfer+0x406>
 80040fc:	3214      	adds	r2, #20
 80040fe:	4293      	cmp	r3, r2
 8004100:	d024      	beq.n	800414c <HAL_DMA_PollForTransfer+0x40c>
 8004102:	3214      	adds	r2, #20
 8004104:	4293      	cmp	r3, r2
 8004106:	d024      	beq.n	8004152 <HAL_DMA_PollForTransfer+0x412>
 8004108:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 800410c:	4293      	cmp	r3, r2
 800410e:	d023      	beq.n	8004158 <HAL_DMA_PollForTransfer+0x418>
 8004110:	3214      	adds	r2, #20
 8004112:	4293      	cmp	r3, r2
 8004114:	d022      	beq.n	800415c <HAL_DMA_PollForTransfer+0x41c>
 8004116:	3214      	adds	r2, #20
 8004118:	4293      	cmp	r3, r2
 800411a:	d021      	beq.n	8004160 <HAL_DMA_PollForTransfer+0x420>
 800411c:	3214      	adds	r2, #20
 800411e:	4293      	cmp	r3, r2
 8004120:	d002      	beq.n	8004128 <HAL_DMA_PollForTransfer+0x3e8>
 8004122:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004126:	e003      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 8004128:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800412c:	e000      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 800412e:	2302      	movs	r3, #2
 8004130:	4a52      	ldr	r2, [pc, #328]	@ (800427c <HAL_DMA_PollForTransfer+0x53c>)
 8004132:	6053      	str	r3, [r2, #4]
 8004134:	e7b4      	b.n	80040a0 <HAL_DMA_PollForTransfer+0x360>
 8004136:	2320      	movs	r3, #32
 8004138:	e7fa      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 800413a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800413e:	e7f7      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 8004140:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004144:	e7f4      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 8004146:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800414a:	e7f1      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 800414c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004150:	e7ee      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 8004152:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004156:	e7eb      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 8004158:	2302      	movs	r3, #2
 800415a:	e7e9      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 800415c:	2320      	movs	r3, #32
 800415e:	e7e7      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
 8004160:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004164:	e7e4      	b.n	8004130 <HAL_DMA_PollForTransfer+0x3f0>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004166:	4a46      	ldr	r2, [pc, #280]	@ (8004280 <HAL_DMA_PollForTransfer+0x540>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d943      	bls.n	80041f4 <HAL_DMA_PollForTransfer+0x4b4>
 800416c:	3a78      	subs	r2, #120	@ 0x78
 800416e:	4293      	cmp	r3, r2
 8004170:	d024      	beq.n	80041bc <HAL_DMA_PollForTransfer+0x47c>
 8004172:	3214      	adds	r2, #20
 8004174:	4293      	cmp	r3, r2
 8004176:	d025      	beq.n	80041c4 <HAL_DMA_PollForTransfer+0x484>
 8004178:	3214      	adds	r2, #20
 800417a:	4293      	cmp	r3, r2
 800417c:	d024      	beq.n	80041c8 <HAL_DMA_PollForTransfer+0x488>
 800417e:	3214      	adds	r2, #20
 8004180:	4293      	cmp	r3, r2
 8004182:	d024      	beq.n	80041ce <HAL_DMA_PollForTransfer+0x48e>
 8004184:	3214      	adds	r2, #20
 8004186:	4293      	cmp	r3, r2
 8004188:	d024      	beq.n	80041d4 <HAL_DMA_PollForTransfer+0x494>
 800418a:	3214      	adds	r2, #20
 800418c:	4293      	cmp	r3, r2
 800418e:	d024      	beq.n	80041da <HAL_DMA_PollForTransfer+0x49a>
 8004190:	3214      	adds	r2, #20
 8004192:	4293      	cmp	r3, r2
 8004194:	d024      	beq.n	80041e0 <HAL_DMA_PollForTransfer+0x4a0>
 8004196:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 800419a:	4293      	cmp	r3, r2
 800419c:	d023      	beq.n	80041e6 <HAL_DMA_PollForTransfer+0x4a6>
 800419e:	3214      	adds	r2, #20
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d022      	beq.n	80041ea <HAL_DMA_PollForTransfer+0x4aa>
 80041a4:	3214      	adds	r2, #20
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d021      	beq.n	80041ee <HAL_DMA_PollForTransfer+0x4ae>
 80041aa:	3214      	adds	r2, #20
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d002      	beq.n	80041b6 <HAL_DMA_PollForTransfer+0x476>
 80041b0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80041b4:	e003      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80041ba:	e000      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041bc:	2304      	movs	r3, #4
 80041be:	4a31      	ldr	r2, [pc, #196]	@ (8004284 <HAL_DMA_PollForTransfer+0x544>)
 80041c0:	6053      	str	r3, [r2, #4]
 80041c2:	e770      	b.n	80040a6 <HAL_DMA_PollForTransfer+0x366>
 80041c4:	2340      	movs	r3, #64	@ 0x40
 80041c6:	e7fa      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041cc:	e7f7      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041ce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80041d2:	e7f4      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041d4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80041d8:	e7f1      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80041de:	e7ee      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041e0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80041e4:	e7eb      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041e6:	2304      	movs	r3, #4
 80041e8:	e7e9      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041ea:	2340      	movs	r3, #64	@ 0x40
 80041ec:	e7e7      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041f2:	e7e4      	b.n	80041be <HAL_DMA_PollForTransfer+0x47e>
 80041f4:	4a24      	ldr	r2, [pc, #144]	@ (8004288 <HAL_DMA_PollForTransfer+0x548>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d024      	beq.n	8004244 <HAL_DMA_PollForTransfer+0x504>
 80041fa:	3214      	adds	r2, #20
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d025      	beq.n	800424c <HAL_DMA_PollForTransfer+0x50c>
 8004200:	3214      	adds	r2, #20
 8004202:	4293      	cmp	r3, r2
 8004204:	d024      	beq.n	8004250 <HAL_DMA_PollForTransfer+0x510>
 8004206:	3214      	adds	r2, #20
 8004208:	4293      	cmp	r3, r2
 800420a:	d024      	beq.n	8004256 <HAL_DMA_PollForTransfer+0x516>
 800420c:	3214      	adds	r2, #20
 800420e:	4293      	cmp	r3, r2
 8004210:	d024      	beq.n	800425c <HAL_DMA_PollForTransfer+0x51c>
 8004212:	3214      	adds	r2, #20
 8004214:	4293      	cmp	r3, r2
 8004216:	d024      	beq.n	8004262 <HAL_DMA_PollForTransfer+0x522>
 8004218:	3214      	adds	r2, #20
 800421a:	4293      	cmp	r3, r2
 800421c:	d024      	beq.n	8004268 <HAL_DMA_PollForTransfer+0x528>
 800421e:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004222:	4293      	cmp	r3, r2
 8004224:	d023      	beq.n	800426e <HAL_DMA_PollForTransfer+0x52e>
 8004226:	3214      	adds	r2, #20
 8004228:	4293      	cmp	r3, r2
 800422a:	d022      	beq.n	8004272 <HAL_DMA_PollForTransfer+0x532>
 800422c:	3214      	adds	r2, #20
 800422e:	4293      	cmp	r3, r2
 8004230:	d021      	beq.n	8004276 <HAL_DMA_PollForTransfer+0x536>
 8004232:	3214      	adds	r2, #20
 8004234:	4293      	cmp	r3, r2
 8004236:	d002      	beq.n	800423e <HAL_DMA_PollForTransfer+0x4fe>
 8004238:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800423c:	e003      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 800423e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004242:	e000      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 8004244:	2304      	movs	r3, #4
 8004246:	4a0d      	ldr	r2, [pc, #52]	@ (800427c <HAL_DMA_PollForTransfer+0x53c>)
 8004248:	6053      	str	r3, [r2, #4]
 800424a:	e72c      	b.n	80040a6 <HAL_DMA_PollForTransfer+0x366>
 800424c:	2340      	movs	r3, #64	@ 0x40
 800424e:	e7fa      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 8004250:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004254:	e7f7      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 8004256:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800425a:	e7f4      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 800425c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004260:	e7f1      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 8004262:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004266:	e7ee      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 8004268:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800426c:	e7eb      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 800426e:	2304      	movs	r3, #4
 8004270:	e7e9      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 8004272:	2340      	movs	r3, #64	@ 0x40
 8004274:	e7e7      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 8004276:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800427a:	e7e4      	b.n	8004246 <HAL_DMA_PollForTransfer+0x506>
 800427c:	40020000 	.word	0x40020000
 8004280:	40020080 	.word	0x40020080
 8004284:	40020400 	.word	0x40020400
 8004288:	40020008 	.word	0x40020008

0800428c <HAL_DMA_IRQHandler>:
{
 800428c:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800428e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8004290:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8004292:	6804      	ldr	r4, [r0, #0]
 8004294:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004296:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004298:	2304      	movs	r3, #4
 800429a:	408b      	lsls	r3, r1
 800429c:	4213      	tst	r3, r2
 800429e:	f000 809b 	beq.w	80043d8 <HAL_DMA_IRQHandler+0x14c>
 80042a2:	f015 0f04 	tst.w	r5, #4
 80042a6:	f000 8097 	beq.w	80043d8 <HAL_DMA_IRQHandler+0x14c>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042aa:	6823      	ldr	r3, [r4, #0]
 80042ac:	f013 0f20 	tst.w	r3, #32
 80042b0:	d103      	bne.n	80042ba <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042b2:	6823      	ldr	r3, [r4, #0]
 80042b4:	f023 0304 	bic.w	r3, r3, #4
 80042b8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80042ba:	6803      	ldr	r3, [r0, #0]
 80042bc:	4a9a      	ldr	r2, [pc, #616]	@ (8004528 <HAL_DMA_IRQHandler+0x29c>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d946      	bls.n	8004350 <HAL_DMA_IRQHandler+0xc4>
 80042c2:	3a78      	subs	r2, #120	@ 0x78
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d024      	beq.n	8004312 <HAL_DMA_IRQHandler+0x86>
 80042c8:	3214      	adds	r2, #20
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d028      	beq.n	8004320 <HAL_DMA_IRQHandler+0x94>
 80042ce:	3214      	adds	r2, #20
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d027      	beq.n	8004324 <HAL_DMA_IRQHandler+0x98>
 80042d4:	3214      	adds	r2, #20
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d027      	beq.n	800432a <HAL_DMA_IRQHandler+0x9e>
 80042da:	3214      	adds	r2, #20
 80042dc:	4293      	cmp	r3, r2
 80042de:	d027      	beq.n	8004330 <HAL_DMA_IRQHandler+0xa4>
 80042e0:	3214      	adds	r2, #20
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d027      	beq.n	8004336 <HAL_DMA_IRQHandler+0xaa>
 80042e6:	3214      	adds	r2, #20
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d027      	beq.n	800433c <HAL_DMA_IRQHandler+0xb0>
 80042ec:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d026      	beq.n	8004342 <HAL_DMA_IRQHandler+0xb6>
 80042f4:	3214      	adds	r2, #20
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d025      	beq.n	8004346 <HAL_DMA_IRQHandler+0xba>
 80042fa:	3214      	adds	r2, #20
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d024      	beq.n	800434a <HAL_DMA_IRQHandler+0xbe>
 8004300:	3214      	adds	r2, #20
 8004302:	4293      	cmp	r3, r2
 8004304:	d002      	beq.n	800430c <HAL_DMA_IRQHandler+0x80>
 8004306:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800430a:	e003      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 800430c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004310:	e000      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 8004312:	2204      	movs	r2, #4
 8004314:	4b85      	ldr	r3, [pc, #532]	@ (800452c <HAL_DMA_IRQHandler+0x2a0>)
 8004316:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8004318:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800431a:	b103      	cbz	r3, 800431e <HAL_DMA_IRQHandler+0x92>
      hdma->XferHalfCpltCallback(hdma);
 800431c:	4798      	blx	r3
}
 800431e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004320:	2240      	movs	r2, #64	@ 0x40
 8004322:	e7f7      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 8004324:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004328:	e7f4      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 800432a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800432e:	e7f1      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 8004330:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004334:	e7ee      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 8004336:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800433a:	e7eb      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 800433c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004340:	e7e8      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 8004342:	2204      	movs	r2, #4
 8004344:	e7e6      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 8004346:	2240      	movs	r2, #64	@ 0x40
 8004348:	e7e4      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 800434a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800434e:	e7e1      	b.n	8004314 <HAL_DMA_IRQHandler+0x88>
 8004350:	4a77      	ldr	r2, [pc, #476]	@ (8004530 <HAL_DMA_IRQHandler+0x2a4>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d024      	beq.n	80043a0 <HAL_DMA_IRQHandler+0x114>
 8004356:	3214      	adds	r2, #20
 8004358:	4293      	cmp	r3, r2
 800435a:	d025      	beq.n	80043a8 <HAL_DMA_IRQHandler+0x11c>
 800435c:	3214      	adds	r2, #20
 800435e:	4293      	cmp	r3, r2
 8004360:	d024      	beq.n	80043ac <HAL_DMA_IRQHandler+0x120>
 8004362:	3214      	adds	r2, #20
 8004364:	4293      	cmp	r3, r2
 8004366:	d024      	beq.n	80043b2 <HAL_DMA_IRQHandler+0x126>
 8004368:	3214      	adds	r2, #20
 800436a:	4293      	cmp	r3, r2
 800436c:	d024      	beq.n	80043b8 <HAL_DMA_IRQHandler+0x12c>
 800436e:	3214      	adds	r2, #20
 8004370:	4293      	cmp	r3, r2
 8004372:	d024      	beq.n	80043be <HAL_DMA_IRQHandler+0x132>
 8004374:	3214      	adds	r2, #20
 8004376:	4293      	cmp	r3, r2
 8004378:	d024      	beq.n	80043c4 <HAL_DMA_IRQHandler+0x138>
 800437a:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 800437e:	4293      	cmp	r3, r2
 8004380:	d023      	beq.n	80043ca <HAL_DMA_IRQHandler+0x13e>
 8004382:	3214      	adds	r2, #20
 8004384:	4293      	cmp	r3, r2
 8004386:	d022      	beq.n	80043ce <HAL_DMA_IRQHandler+0x142>
 8004388:	3214      	adds	r2, #20
 800438a:	4293      	cmp	r3, r2
 800438c:	d021      	beq.n	80043d2 <HAL_DMA_IRQHandler+0x146>
 800438e:	3214      	adds	r2, #20
 8004390:	4293      	cmp	r3, r2
 8004392:	d002      	beq.n	800439a <HAL_DMA_IRQHandler+0x10e>
 8004394:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004398:	e003      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 800439a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800439e:	e000      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 80043a0:	2204      	movs	r2, #4
 80043a2:	4b64      	ldr	r3, [pc, #400]	@ (8004534 <HAL_DMA_IRQHandler+0x2a8>)
 80043a4:	605a      	str	r2, [r3, #4]
 80043a6:	e7b7      	b.n	8004318 <HAL_DMA_IRQHandler+0x8c>
 80043a8:	2240      	movs	r2, #64	@ 0x40
 80043aa:	e7fa      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 80043ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043b0:	e7f7      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 80043b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80043b6:	e7f4      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 80043b8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80043bc:	e7f1      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 80043be:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80043c2:	e7ee      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 80043c4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80043c8:	e7eb      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 80043ca:	2204      	movs	r2, #4
 80043cc:	e7e9      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 80043ce:	2240      	movs	r2, #64	@ 0x40
 80043d0:	e7e7      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
 80043d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043d6:	e7e4      	b.n	80043a2 <HAL_DMA_IRQHandler+0x116>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80043d8:	2302      	movs	r3, #2
 80043da:	408b      	lsls	r3, r1
 80043dc:	4213      	tst	r3, r2
 80043de:	f000 80ab 	beq.w	8004538 <HAL_DMA_IRQHandler+0x2ac>
 80043e2:	f015 0f02 	tst.w	r5, #2
 80043e6:	f000 80a7 	beq.w	8004538 <HAL_DMA_IRQHandler+0x2ac>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	f013 0f20 	tst.w	r3, #32
 80043f0:	d106      	bne.n	8004400 <HAL_DMA_IRQHandler+0x174>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80043f2:	6823      	ldr	r3, [r4, #0]
 80043f4:	f023 030a 	bic.w	r3, r3, #10
 80043f8:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80043fa:	2301      	movs	r3, #1
 80043fc:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004400:	6803      	ldr	r3, [r0, #0]
 8004402:	4a49      	ldr	r2, [pc, #292]	@ (8004528 <HAL_DMA_IRQHandler+0x29c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d94b      	bls.n	80044a0 <HAL_DMA_IRQHandler+0x214>
 8004408:	3a78      	subs	r2, #120	@ 0x78
 800440a:	4293      	cmp	r3, r2
 800440c:	d024      	beq.n	8004458 <HAL_DMA_IRQHandler+0x1cc>
 800440e:	3214      	adds	r2, #20
 8004410:	4293      	cmp	r3, r2
 8004412:	d02d      	beq.n	8004470 <HAL_DMA_IRQHandler+0x1e4>
 8004414:	3214      	adds	r2, #20
 8004416:	4293      	cmp	r3, r2
 8004418:	d02c      	beq.n	8004474 <HAL_DMA_IRQHandler+0x1e8>
 800441a:	3214      	adds	r2, #20
 800441c:	4293      	cmp	r3, r2
 800441e:	d02c      	beq.n	800447a <HAL_DMA_IRQHandler+0x1ee>
 8004420:	3214      	adds	r2, #20
 8004422:	4293      	cmp	r3, r2
 8004424:	d02c      	beq.n	8004480 <HAL_DMA_IRQHandler+0x1f4>
 8004426:	3214      	adds	r2, #20
 8004428:	4293      	cmp	r3, r2
 800442a:	d02c      	beq.n	8004486 <HAL_DMA_IRQHandler+0x1fa>
 800442c:	3214      	adds	r2, #20
 800442e:	4293      	cmp	r3, r2
 8004430:	d02c      	beq.n	800448c <HAL_DMA_IRQHandler+0x200>
 8004432:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8004436:	4293      	cmp	r3, r2
 8004438:	d02b      	beq.n	8004492 <HAL_DMA_IRQHandler+0x206>
 800443a:	3214      	adds	r2, #20
 800443c:	4293      	cmp	r3, r2
 800443e:	d02a      	beq.n	8004496 <HAL_DMA_IRQHandler+0x20a>
 8004440:	3214      	adds	r2, #20
 8004442:	4293      	cmp	r3, r2
 8004444:	d029      	beq.n	800449a <HAL_DMA_IRQHandler+0x20e>
 8004446:	3214      	adds	r2, #20
 8004448:	4293      	cmp	r3, r2
 800444a:	d002      	beq.n	8004452 <HAL_DMA_IRQHandler+0x1c6>
 800444c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004450:	e003      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 8004452:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004456:	e000      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 8004458:	2202      	movs	r2, #2
 800445a:	4b34      	ldr	r3, [pc, #208]	@ (800452c <HAL_DMA_IRQHandler+0x2a0>)
 800445c:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 800445e:	2300      	movs	r3, #0
 8004460:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8004464:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004466:	2b00      	cmp	r3, #0
 8004468:	f43f af59 	beq.w	800431e <HAL_DMA_IRQHandler+0x92>
      hdma->XferCpltCallback(hdma);
 800446c:	4798      	blx	r3
 800446e:	e756      	b.n	800431e <HAL_DMA_IRQHandler+0x92>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004470:	2220      	movs	r2, #32
 8004472:	e7f2      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 8004474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004478:	e7ef      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 800447a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800447e:	e7ec      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 8004480:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004484:	e7e9      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 8004486:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800448a:	e7e6      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 800448c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004490:	e7e3      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 8004492:	2202      	movs	r2, #2
 8004494:	e7e1      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 8004496:	2220      	movs	r2, #32
 8004498:	e7df      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 800449a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800449e:	e7dc      	b.n	800445a <HAL_DMA_IRQHandler+0x1ce>
 80044a0:	4a23      	ldr	r2, [pc, #140]	@ (8004530 <HAL_DMA_IRQHandler+0x2a4>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d024      	beq.n	80044f0 <HAL_DMA_IRQHandler+0x264>
 80044a6:	3214      	adds	r2, #20
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d025      	beq.n	80044f8 <HAL_DMA_IRQHandler+0x26c>
 80044ac:	3214      	adds	r2, #20
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d024      	beq.n	80044fc <HAL_DMA_IRQHandler+0x270>
 80044b2:	3214      	adds	r2, #20
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d024      	beq.n	8004502 <HAL_DMA_IRQHandler+0x276>
 80044b8:	3214      	adds	r2, #20
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d024      	beq.n	8004508 <HAL_DMA_IRQHandler+0x27c>
 80044be:	3214      	adds	r2, #20
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d024      	beq.n	800450e <HAL_DMA_IRQHandler+0x282>
 80044c4:	3214      	adds	r2, #20
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d024      	beq.n	8004514 <HAL_DMA_IRQHandler+0x288>
 80044ca:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d023      	beq.n	800451a <HAL_DMA_IRQHandler+0x28e>
 80044d2:	3214      	adds	r2, #20
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d022      	beq.n	800451e <HAL_DMA_IRQHandler+0x292>
 80044d8:	3214      	adds	r2, #20
 80044da:	4293      	cmp	r3, r2
 80044dc:	d021      	beq.n	8004522 <HAL_DMA_IRQHandler+0x296>
 80044de:	3214      	adds	r2, #20
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d002      	beq.n	80044ea <HAL_DMA_IRQHandler+0x25e>
 80044e4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80044e8:	e003      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 80044ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80044ee:	e000      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 80044f0:	2202      	movs	r2, #2
 80044f2:	4b10      	ldr	r3, [pc, #64]	@ (8004534 <HAL_DMA_IRQHandler+0x2a8>)
 80044f4:	605a      	str	r2, [r3, #4]
 80044f6:	e7b2      	b.n	800445e <HAL_DMA_IRQHandler+0x1d2>
 80044f8:	2220      	movs	r2, #32
 80044fa:	e7fa      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 80044fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004500:	e7f7      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 8004502:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004506:	e7f4      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 8004508:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800450c:	e7f1      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 800450e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004512:	e7ee      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 8004514:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004518:	e7eb      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 800451a:	2202      	movs	r2, #2
 800451c:	e7e9      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 800451e:	2220      	movs	r2, #32
 8004520:	e7e7      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 8004522:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004526:	e7e4      	b.n	80044f2 <HAL_DMA_IRQHandler+0x266>
 8004528:	40020080 	.word	0x40020080
 800452c:	40020400 	.word	0x40020400
 8004530:	40020008 	.word	0x40020008
 8004534:	40020000 	.word	0x40020000
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004538:	2308      	movs	r3, #8
 800453a:	408b      	lsls	r3, r1
 800453c:	4213      	tst	r3, r2
 800453e:	f43f aeee 	beq.w	800431e <HAL_DMA_IRQHandler+0x92>
 8004542:	f015 0f08 	tst.w	r5, #8
 8004546:	f43f aeea 	beq.w	800431e <HAL_DMA_IRQHandler+0x92>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	f023 030e 	bic.w	r3, r3, #14
 8004550:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004552:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004554:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8004556:	2301      	movs	r3, #1
 8004558:	fa03 f202 	lsl.w	r2, r3, r2
 800455c:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800455e:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8004560:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8004564:	2300      	movs	r3, #0
 8004566:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800456a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800456c:	2b00      	cmp	r3, #0
 800456e:	f43f aed6 	beq.w	800431e <HAL_DMA_IRQHandler+0x92>
      hdma->XferErrorCallback(hdma);
 8004572:	4798      	blx	r3
  return;
 8004574:	e6d3      	b.n	800431e <HAL_DMA_IRQHandler+0x92>
 8004576:	bf00      	nop

08004578 <HAL_DMA_RegisterCallback>:
{
 8004578:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 800457a:	f890 0020 	ldrb.w	r0, [r0, #32]
 800457e:	2801      	cmp	r0, #1
 8004580:	d01e      	beq.n	80045c0 <HAL_DMA_RegisterCallback+0x48>
 8004582:	2001      	movs	r0, #1
 8004584:	f883 0020 	strb.w	r0, [r3, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8004588:	f893 0021 	ldrb.w	r0, [r3, #33]	@ 0x21
 800458c:	b2c0      	uxtb	r0, r0
 800458e:	2801      	cmp	r0, #1
 8004590:	d004      	beq.n	800459c <HAL_DMA_RegisterCallback+0x24>
    status = HAL_ERROR;
 8004592:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2020 	strb.w	r2, [r3, #32]
  return status;
 800459a:	4770      	bx	lr
    switch (CallbackID)
 800459c:	2903      	cmp	r1, #3
 800459e:	d8f9      	bhi.n	8004594 <HAL_DMA_RegisterCallback+0x1c>
 80045a0:	e8df f001 	tbb	[pc, r1]
 80045a4:	0b080502 	.word	0x0b080502
      hdma->XferCpltCallback = pCallback;
 80045a8:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_StatusTypeDef status = HAL_OK;
 80045aa:	4608      	mov	r0, r1
      break;
 80045ac:	e7f2      	b.n	8004594 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = pCallback;
 80045ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 80045b0:	2000      	movs	r0, #0
      break;         
 80045b2:	e7ef      	b.n	8004594 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferErrorCallback = pCallback;
 80045b4:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_StatusTypeDef status = HAL_OK;
 80045b6:	2000      	movs	r0, #0
      break;         
 80045b8:	e7ec      	b.n	8004594 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferAbortCallback = pCallback;
 80045ba:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_StatusTypeDef status = HAL_OK;
 80045bc:	2000      	movs	r0, #0
      break; 
 80045be:	e7e9      	b.n	8004594 <HAL_DMA_RegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 80045c0:	2002      	movs	r0, #2
}
 80045c2:	4770      	bx	lr

080045c4 <HAL_DMA_UnRegisterCallback>:
{
 80045c4:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 80045c6:	f890 2020 	ldrb.w	r2, [r0, #32]
 80045ca:	2a01      	cmp	r2, #1
 80045cc:	d026      	beq.n	800461c <HAL_DMA_UnRegisterCallback+0x58>
 80045ce:	2201      	movs	r2, #1
 80045d0:	f880 2020 	strb.w	r2, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80045d4:	f890 0021 	ldrb.w	r0, [r0, #33]	@ 0x21
 80045d8:	b2c0      	uxtb	r0, r0
 80045da:	4290      	cmp	r0, r2
 80045dc:	d004      	beq.n	80045e8 <HAL_DMA_UnRegisterCallback+0x24>
    status = HAL_ERROR;
 80045de:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2020 	strb.w	r2, [r3, #32]
  return status;
 80045e6:	4770      	bx	lr
    switch (CallbackID)
 80045e8:	2904      	cmp	r1, #4
 80045ea:	d8f9      	bhi.n	80045e0 <HAL_DMA_UnRegisterCallback+0x1c>
 80045ec:	e8df f001 	tbb	[pc, r1]
 80045f0:	0d0a0703 	.word	0x0d0a0703
 80045f4:	10          	.byte	0x10
 80045f5:	00          	.byte	0x00
      hdma->XferCpltCallback = NULL;
 80045f6:	2200      	movs	r2, #0
 80045f8:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_StatusTypeDef status = HAL_OK;
 80045fa:	4608      	mov	r0, r1
      break;
 80045fc:	e7f0      	b.n	80045e0 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = NULL;
 80045fe:	2000      	movs	r0, #0
 8004600:	62d8      	str	r0, [r3, #44]	@ 0x2c
      break;         
 8004602:	e7ed      	b.n	80045e0 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferErrorCallback = NULL;
 8004604:	2000      	movs	r0, #0
 8004606:	6318      	str	r0, [r3, #48]	@ 0x30
      break;         
 8004608:	e7ea      	b.n	80045e0 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferAbortCallback = NULL;
 800460a:	2000      	movs	r0, #0
 800460c:	6358      	str	r0, [r3, #52]	@ 0x34
      break; 
 800460e:	e7e7      	b.n	80045e0 <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferCpltCallback = NULL;
 8004610:	2000      	movs	r0, #0
 8004612:	6298      	str	r0, [r3, #40]	@ 0x28
      hdma->XferHalfCpltCallback = NULL;
 8004614:	62d8      	str	r0, [r3, #44]	@ 0x2c
      hdma->XferErrorCallback = NULL;
 8004616:	6318      	str	r0, [r3, #48]	@ 0x30
      hdma->XferAbortCallback = NULL;
 8004618:	6358      	str	r0, [r3, #52]	@ 0x34
      break; 
 800461a:	e7e1      	b.n	80045e0 <HAL_DMA_UnRegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 800461c:	2002      	movs	r0, #2
}
 800461e:	4770      	bx	lr

08004620 <HAL_DMA_GetState>:
  return hdma->State;
 8004620:	f890 0021 	ldrb.w	r0, [r0, #33]	@ 0x21
}
 8004624:	4770      	bx	lr

08004626 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8004626:	6b80      	ldr	r0, [r0, #56]	@ 0x38
}
 8004628:	4770      	bx	lr
	...

0800462c <HAL_EXTI_SetConfigLine>:
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 800462c:	2800      	cmp	r0, #0
 800462e:	d060      	beq.n	80046f2 <HAL_EXTI_SetConfigLine+0xc6>
 8004630:	2900      	cmp	r1, #0
 8004632:	d060      	beq.n	80046f6 <HAL_EXTI_SetConfigLine+0xca>
{
 8004634:	b470      	push	{r4, r5, r6}
  /* Check parameters */
  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));

  /* Assign line number to handle */
  hexti->Line = pExtiConfig->Line;
 8004636:	680b      	ldr	r3, [r1, #0]
 8004638:	6003      	str	r3, [r0, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 800463a:	f003 021f 	and.w	r2, r3, #31
  maskline = (1uL << linepos);
 800463e:	2001      	movs	r0, #1
 8004640:	4090      	lsls	r0, r2

  /* Configure triggers for configurable lines */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 8004642:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004646:	d015      	beq.n	8004674 <HAL_EXTI_SetConfigLine+0x48>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
 8004648:	688c      	ldr	r4, [r1, #8]
 800464a:	f014 0f01 	tst.w	r4, #1
 800464e:	d024      	beq.n	800469a <HAL_EXTI_SetConfigLine+0x6e>
    {
      EXTI->RTSR |= maskline;
 8004650:	4d2a      	ldr	r5, [pc, #168]	@ (80046fc <HAL_EXTI_SetConfigLine+0xd0>)
 8004652:	68ac      	ldr	r4, [r5, #8]
 8004654:	4304      	orrs	r4, r0
 8004656:	60ac      	str	r4, [r5, #8]
      EXTI->RTSR &= ~maskline;
    }

    /* Configure falling trigger */
    /* Mask or set line */
    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
 8004658:	688c      	ldr	r4, [r1, #8]
 800465a:	f014 0f02 	tst.w	r4, #2
 800465e:	d022      	beq.n	80046a6 <HAL_EXTI_SetConfigLine+0x7a>
    {
      EXTI->FTSR |= maskline;
 8004660:	4d26      	ldr	r5, [pc, #152]	@ (80046fc <HAL_EXTI_SetConfigLine+0xd0>)
 8004662:	68ec      	ldr	r4, [r5, #12]
 8004664:	4304      	orrs	r4, r0
 8004666:	60ec      	str	r4, [r5, #12]
      EXTI->FTSR &= ~maskline;
    }


    /* Configure gpio port selection in case of gpio exti line */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8004668:	680c      	ldr	r4, [r1, #0]
 800466a:	f004 6cc0 	and.w	ip, r4, #100663296	@ 0x6000000
 800466e:	f1bc 6fc0 	cmp.w	ip, #100663296	@ 0x6000000
 8004672:	d01e      	beq.n	80046b2 <HAL_EXTI_SetConfigLine+0x86>
    }
  }

  /* Configure interrupt mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
 8004674:	684b      	ldr	r3, [r1, #4]
 8004676:	f013 0f01 	tst.w	r3, #1
 800467a:	d02d      	beq.n	80046d8 <HAL_EXTI_SetConfigLine+0xac>
  {
    EXTI->IMR |= maskline;
 800467c:	4a1f      	ldr	r2, [pc, #124]	@ (80046fc <HAL_EXTI_SetConfigLine+0xd0>)
 800467e:	6813      	ldr	r3, [r2, #0]
 8004680:	4303      	orrs	r3, r0
 8004682:	6013      	str	r3, [r2, #0]
    EXTI->IMR &= ~maskline;
  }

  /* Configure event mode : read current mode */
  /* Mask or set line */
  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
 8004684:	684b      	ldr	r3, [r1, #4]
 8004686:	f013 0f02 	tst.w	r3, #2
 800468a:	d02b      	beq.n	80046e4 <HAL_EXTI_SetConfigLine+0xb8>
  {
    EXTI->EMR |= maskline;
 800468c:	4a1b      	ldr	r2, [pc, #108]	@ (80046fc <HAL_EXTI_SetConfigLine+0xd0>)
 800468e:	6853      	ldr	r3, [r2, #4]
 8004690:	4303      	orrs	r3, r0
 8004692:	6053      	str	r3, [r2, #4]
  else
  {
    EXTI->EMR &= ~maskline;
  }

  return HAL_OK;
 8004694:	2000      	movs	r0, #0
}
 8004696:	bc70      	pop	{r4, r5, r6}
 8004698:	4770      	bx	lr
      EXTI->RTSR &= ~maskline;
 800469a:	4d18      	ldr	r5, [pc, #96]	@ (80046fc <HAL_EXTI_SetConfigLine+0xd0>)
 800469c:	68ac      	ldr	r4, [r5, #8]
 800469e:	ea24 0400 	bic.w	r4, r4, r0
 80046a2:	60ac      	str	r4, [r5, #8]
 80046a4:	e7d8      	b.n	8004658 <HAL_EXTI_SetConfigLine+0x2c>
      EXTI->FTSR &= ~maskline;
 80046a6:	4d15      	ldr	r5, [pc, #84]	@ (80046fc <HAL_EXTI_SetConfigLine+0xd0>)
 80046a8:	68ec      	ldr	r4, [r5, #12]
 80046aa:	ea24 0400 	bic.w	r4, r4, r0
 80046ae:	60ec      	str	r4, [r5, #12]
 80046b0:	e7da      	b.n	8004668 <HAL_EXTI_SetConfigLine+0x3c>
      regval = AFIO->EXTICR[linepos >> 2u];
 80046b2:	0892      	lsrs	r2, r2, #2
 80046b4:	4e12      	ldr	r6, [pc, #72]	@ (8004700 <HAL_EXTI_SetConfigLine+0xd4>)
 80046b6:	3202      	adds	r2, #2
 80046b8:	f856 4022 	ldr.w	r4, [r6, r2, lsl #2]
      regval &= ~(AFIO_EXTICR1_EXTI0 << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	250f      	movs	r5, #15
 80046c4:	409d      	lsls	r5, r3
 80046c6:	ea24 0405 	bic.w	r4, r4, r5
      regval |= (pExtiConfig->GPIOSel << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 80046ca:	68cd      	ldr	r5, [r1, #12]
 80046cc:	fa05 f303 	lsl.w	r3, r5, r3
 80046d0:	4323      	orrs	r3, r4
      AFIO->EXTICR[linepos >> 2u] = regval;
 80046d2:	f846 3022 	str.w	r3, [r6, r2, lsl #2]
 80046d6:	e7cd      	b.n	8004674 <HAL_EXTI_SetConfigLine+0x48>
    EXTI->IMR &= ~maskline;
 80046d8:	4a08      	ldr	r2, [pc, #32]	@ (80046fc <HAL_EXTI_SetConfigLine+0xd0>)
 80046da:	6813      	ldr	r3, [r2, #0]
 80046dc:	ea23 0300 	bic.w	r3, r3, r0
 80046e0:	6013      	str	r3, [r2, #0]
 80046e2:	e7cf      	b.n	8004684 <HAL_EXTI_SetConfigLine+0x58>
    EXTI->EMR &= ~maskline;
 80046e4:	4a05      	ldr	r2, [pc, #20]	@ (80046fc <HAL_EXTI_SetConfigLine+0xd0>)
 80046e6:	6853      	ldr	r3, [r2, #4]
 80046e8:	ea23 0300 	bic.w	r3, r3, r0
 80046ec:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 80046ee:	2000      	movs	r0, #0
 80046f0:	e7d1      	b.n	8004696 <HAL_EXTI_SetConfigLine+0x6a>
    return HAL_ERROR;
 80046f2:	2001      	movs	r0, #1
 80046f4:	4770      	bx	lr
 80046f6:	2001      	movs	r0, #1
}
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	40010400 	.word	0x40010400
 8004700:	40010000 	.word	0x40010000

08004704 <HAL_EXTI_GetConfigLine>:
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if ((hexti == NULL) || (pExtiConfig == NULL))
 8004704:	2800      	cmp	r0, #0
 8004706:	d048      	beq.n	800479a <HAL_EXTI_GetConfigLine+0x96>
 8004708:	2900      	cmp	r1, #0
 800470a:	d048      	beq.n	800479e <HAL_EXTI_GetConfigLine+0x9a>
{
 800470c:	b410      	push	{r4}

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configuration structure */
  pExtiConfig->Line = hexti->Line;
 800470e:	6804      	ldr	r4, [r0, #0]
 8004710:	600c      	str	r4, [r1, #0]

  /* Compute line mask */
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 8004712:	f004 0c1f 	and.w	ip, r4, #31
  maskline = (1uL << linepos);
 8004716:	2301      	movs	r3, #1
 8004718:	fa03 f30c 	lsl.w	r3, r3, ip

  /* 1] Get core mode : interrupt */

  /* Check if selected line is enable */
  if ((EXTI->IMR & maskline) != 0x00u)
 800471c:	4822      	ldr	r0, [pc, #136]	@ (80047a8 <HAL_EXTI_GetConfigLine+0xa4>)
 800471e:	6800      	ldr	r0, [r0, #0]
 8004720:	4218      	tst	r0, r3
 8004722:	d027      	beq.n	8004774 <HAL_EXTI_GetConfigLine+0x70>
  {
    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
 8004724:	2201      	movs	r2, #1
 8004726:	604a      	str	r2, [r1, #4]
    pExtiConfig->Mode = EXTI_MODE_NONE;
  }

  /* Get event mode */
  /* Check if selected line is enable */
  if ((EXTI->EMR & maskline) != 0x00u)
 8004728:	481f      	ldr	r0, [pc, #124]	@ (80047a8 <HAL_EXTI_GetConfigLine+0xa4>)
 800472a:	6840      	ldr	r0, [r0, #4]
 800472c:	4218      	tst	r0, r3
 800472e:	d003      	beq.n	8004738 <HAL_EXTI_GetConfigLine+0x34>
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 8004730:	6848      	ldr	r0, [r1, #4]
 8004732:	f040 0002 	orr.w	r0, r0, #2
 8004736:	6048      	str	r0, [r1, #4]
  }

  /* Get default Trigger and GPIOSel configuration */
  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 8004738:	2200      	movs	r2, #0
 800473a:	608a      	str	r2, [r1, #8]
  pExtiConfig->GPIOSel = 0x00u;
 800473c:	60ca      	str	r2, [r1, #12]

  /* 2] Get trigger for configurable lines : rising */
  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
 800473e:	f014 7f00 	tst.w	r4, #33554432	@ 0x2000000
 8004742:	d02e      	beq.n	80047a2 <HAL_EXTI_GetConfigLine+0x9e>
  {
    /* Check if configuration of selected line is enable */
    if ((EXTI->RTSR & maskline) != 0x00u)
 8004744:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004748:	f502 3282 	add.w	r2, r2, #66560	@ 0x10400
 800474c:	6892      	ldr	r2, [r2, #8]
 800474e:	421a      	tst	r2, r3
 8004750:	d001      	beq.n	8004756 <HAL_EXTI_GetConfigLine+0x52>
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
 8004752:	2201      	movs	r2, #1
 8004754:	608a      	str	r2, [r1, #8]
    }

    /* Get falling configuration */
    /* Check if configuration of selected line is enable */
    if ((EXTI->FTSR & maskline) != 0x00u)
 8004756:	4a14      	ldr	r2, [pc, #80]	@ (80047a8 <HAL_EXTI_GetConfigLine+0xa4>)
 8004758:	68d2      	ldr	r2, [r2, #12]
 800475a:	421a      	tst	r2, r3
 800475c:	d003      	beq.n	8004766 <HAL_EXTI_GetConfigLine+0x62>
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 800475e:	688b      	ldr	r3, [r1, #8]
 8004760:	f043 0302 	orr.w	r3, r3, #2
 8004764:	608b      	str	r3, [r1, #8]
    }

    /* Get Gpio port selection for gpio lines */
    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 8004766:	f004 63c0 	and.w	r3, r4, #100663296	@ 0x6000000
 800476a:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 800476e:	d004      	beq.n	800477a <HAL_EXTI_GetConfigLine+0x76>
      regval = AFIO->EXTICR[linepos >> 2u];
      pExtiConfig->GPIOSel = (regval >> (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & AFIO_EXTICR1_EXTI0;
    }
  }

  return HAL_OK;
 8004770:	2000      	movs	r0, #0
 8004772:	e017      	b.n	80047a4 <HAL_EXTI_GetConfigLine+0xa0>
    pExtiConfig->Mode = EXTI_MODE_NONE;
 8004774:	2200      	movs	r2, #0
 8004776:	604a      	str	r2, [r1, #4]
 8004778:	e7d6      	b.n	8004728 <HAL_EXTI_GetConfigLine+0x24>
      regval = AFIO->EXTICR[linepos >> 2u];
 800477a:	ea4f 029c 	mov.w	r2, ip, lsr #2
 800477e:	3202      	adds	r2, #2
 8004780:	4b0a      	ldr	r3, [pc, #40]	@ (80047ac <HAL_EXTI_GetConfigLine+0xa8>)
 8004782:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
      pExtiConfig->GPIOSel = (regval >> (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & AFIO_EXTICR1_EXTI0;
 8004786:	f004 0303 	and.w	r3, r4, #3
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	fa22 f303 	lsr.w	r3, r2, r3
 8004790:	f003 030f 	and.w	r3, r3, #15
 8004794:	60cb      	str	r3, [r1, #12]
  return HAL_OK;
 8004796:	2000      	movs	r0, #0
 8004798:	e004      	b.n	80047a4 <HAL_EXTI_GetConfigLine+0xa0>
    return HAL_ERROR;
 800479a:	2001      	movs	r0, #1
 800479c:	4770      	bx	lr
 800479e:	2001      	movs	r0, #1
}
 80047a0:	4770      	bx	lr
  return HAL_OK;
 80047a2:	2000      	movs	r0, #0
}
 80047a4:	bc10      	pop	{r4}
 80047a6:	4770      	bx	lr
 80047a8:	40010400 	.word	0x40010400
 80047ac:	40010000 	.word	0x40010000

080047b0 <HAL_EXTI_ClearConfigLine>:
  uint32_t regval;
  uint32_t linepos;
  uint32_t maskline;

  /* Check null pointer */
  if (hexti == NULL)
 80047b0:	2800      	cmp	r0, #0
 80047b2:	d037      	beq.n	8004824 <HAL_EXTI_ClearConfigLine+0x74>
{
 80047b4:	b510      	push	{r4, lr}
 80047b6:	4684      	mov	ip, r0

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 80047b8:	6804      	ldr	r4, [r0, #0]
 80047ba:	f004 001f 	and.w	r0, r4, #31
  maskline = (1uL << linepos);
 80047be:	2301      	movs	r3, #1
 80047c0:	4083      	lsls	r3, r0

  /* 1] Clear interrupt mode */
  EXTI->IMR = (EXTI->IMR & ~maskline);
 80047c2:	4a1a      	ldr	r2, [pc, #104]	@ (800482c <HAL_EXTI_ClearConfigLine+0x7c>)
 80047c4:	6811      	ldr	r1, [r2, #0]
 80047c6:	ea6f 0e03 	mvn.w	lr, r3
 80047ca:	ea21 0103 	bic.w	r1, r1, r3
 80047ce:	6011      	str	r1, [r2, #0]

  /* 2] Clear event mode */
  EXTI->EMR = (EXTI->EMR & ~maskline);
 80047d0:	6851      	ldr	r1, [r2, #4]
 80047d2:	ea21 0303 	bic.w	r3, r1, r3
 80047d6:	6053      	str	r3, [r2, #4]

  /* 3] Clear triggers in case of configurable lines */
  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
 80047d8:	f8dc 3000 	ldr.w	r3, [ip]
 80047dc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80047e0:	d022      	beq.n	8004828 <HAL_EXTI_ClearConfigLine+0x78>
  {
    EXTI->RTSR = (EXTI->RTSR & ~maskline);
 80047e2:	6893      	ldr	r3, [r2, #8]
 80047e4:	ea0e 0303 	and.w	r3, lr, r3
 80047e8:	6093      	str	r3, [r2, #8]
    EXTI->FTSR = (EXTI->FTSR & ~maskline);
 80047ea:	68d3      	ldr	r3, [r2, #12]
 80047ec:	ea0e 0303 	and.w	r3, lr, r3
 80047f0:	60d3      	str	r3, [r2, #12]

    /* Get Gpio port selection for gpio lines */
    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 80047f2:	f8dc 3000 	ldr.w	r3, [ip]
 80047f6:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80047fa:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80047fe:	d001      	beq.n	8004804 <HAL_EXTI_ClearConfigLine+0x54>
      regval &= ~(AFIO_EXTICR1_EXTI0 << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
      AFIO->EXTICR[linepos >> 2u] = regval;
    }
  }

  return HAL_OK;
 8004800:	2000      	movs	r0, #0
 8004802:	e012      	b.n	800482a <HAL_EXTI_ClearConfigLine+0x7a>
      regval = AFIO->EXTICR[linepos >> 2u];
 8004804:	0880      	lsrs	r0, r0, #2
 8004806:	490a      	ldr	r1, [pc, #40]	@ (8004830 <HAL_EXTI_ClearConfigLine+0x80>)
 8004808:	3002      	adds	r0, #2
 800480a:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
      regval &= ~(AFIO_EXTICR1_EXTI0 << (AFIO_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
 800480e:	f004 0403 	and.w	r4, r4, #3
 8004812:	00a4      	lsls	r4, r4, #2
 8004814:	220f      	movs	r2, #15
 8004816:	40a2      	lsls	r2, r4
 8004818:	ea23 0302 	bic.w	r3, r3, r2
      AFIO->EXTICR[linepos >> 2u] = regval;
 800481c:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  return HAL_OK;
 8004820:	2000      	movs	r0, #0
 8004822:	e002      	b.n	800482a <HAL_EXTI_ClearConfigLine+0x7a>
    return HAL_ERROR;
 8004824:	2001      	movs	r0, #1
}
 8004826:	4770      	bx	lr
  return HAL_OK;
 8004828:	2000      	movs	r0, #0
}
 800482a:	bd10      	pop	{r4, pc}
 800482c:	40010400 	.word	0x40010400
 8004830:	40010000 	.word	0x40010000

08004834 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004834:	4603      	mov	r3, r0
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 8004836:	4608      	mov	r0, r1
 8004838:	b909      	cbnz	r1, 800483e <HAL_EXTI_RegisterCallback+0xa>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800483a:	605a      	str	r2, [r3, #4]
      break;
 800483c:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 800483e:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8004840:	4770      	bx	lr

08004842 <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004842:	b110      	cbz	r0, 800484a <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004844:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 8004846:	2000      	movs	r0, #0
 8004848:	4770      	bx	lr
    return HAL_ERROR;
 800484a:	2001      	movs	r0, #1
  }
}
 800484c:	4770      	bx	lr
	...

08004850 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004850:	b508      	push	{r3, lr}
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004852:	6803      	ldr	r3, [r0, #0]
 8004854:	f003 021f 	and.w	r2, r3, #31
 8004858:	2301      	movs	r3, #1
 800485a:	4093      	lsls	r3, r2

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 800485c:	4a04      	ldr	r2, [pc, #16]	@ (8004870 <HAL_EXTI_IRQHandler+0x20>)
 800485e:	6952      	ldr	r2, [r2, #20]
  if (regval != 0x00u)
 8004860:	421a      	tst	r2, r3
 8004862:	d004      	beq.n	800486e <HAL_EXTI_IRQHandler+0x1e>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8004864:	4a02      	ldr	r2, [pc, #8]	@ (8004870 <HAL_EXTI_IRQHandler+0x20>)
 8004866:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8004868:	6843      	ldr	r3, [r0, #4]
 800486a:	b103      	cbz	r3, 800486e <HAL_EXTI_IRQHandler+0x1e>
    {
      hexti->PendingCallback();
 800486c:	4798      	blx	r3
    }
  }
}
 800486e:	bd08      	pop	{r3, pc}
 8004870:	40010400 	.word	0x40010400

08004874 <HAL_EXTI_GetPending>:

  /* Prevent unused argument compilation warning */
  UNUSED(Edge);

  /* Compute line mask */
  linepos = (hexti->Line & EXTI_PIN_MASK);
 8004874:	6803      	ldr	r3, [r0, #0]
 8004876:	f003 031f 	and.w	r3, r3, #31
  maskline = (1uL << linepos);
 800487a:	2201      	movs	r2, #1
 800487c:	409a      	lsls	r2, r3

  /* return 1 if bit is set else 0 */
  regval = ((EXTI->PR & maskline) >> linepos);
 800487e:	4902      	ldr	r1, [pc, #8]	@ (8004888 <HAL_EXTI_GetPending+0x14>)
 8004880:	6948      	ldr	r0, [r1, #20]
 8004882:	4010      	ands	r0, r2
  return regval;
}
 8004884:	40d8      	lsrs	r0, r3
 8004886:	4770      	bx	lr
 8004888:	40010400 	.word	0x40010400

0800488c <HAL_EXTI_ClearPending>:

  /* Prevent unused argument compilation warning */
  UNUSED(Edge);

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800488c:	6802      	ldr	r2, [r0, #0]
 800488e:	f002 021f 	and.w	r2, r2, #31
 8004892:	2301      	movs	r3, #1
 8004894:	4093      	lsls	r3, r2

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 8004896:	4a01      	ldr	r2, [pc, #4]	@ (800489c <HAL_EXTI_ClearPending+0x10>)
 8004898:	6153      	str	r3, [r2, #20]
}
 800489a:	4770      	bx	lr
 800489c:	40010400 	.word	0x40010400

080048a0 <HAL_EXTI_GenerateSWI>:
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80048a0:	6802      	ldr	r2, [r0, #0]
 80048a2:	f002 021f 	and.w	r2, r2, #31
 80048a6:	2301      	movs	r3, #1
 80048a8:	4093      	lsls	r3, r2

  /* Generate Software interrupt */
  EXTI->SWIER = maskline;
 80048aa:	4a01      	ldr	r2, [pc, #4]	@ (80048b0 <HAL_EXTI_GenerateSWI+0x10>)
 80048ac:	6113      	str	r3, [r2, #16]
}
 80048ae:	4770      	bx	lr
 80048b0:	40010400 	.word	0x40010400

080048b4 <FLASH_Program_HalfWord>:
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80048b4:	4b04      	ldr	r3, [pc, #16]	@ (80048c8 <FLASH_Program_HalfWord+0x14>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80048ba:	4a04      	ldr	r2, [pc, #16]	@ (80048cc <FLASH_Program_HalfWord+0x18>)
 80048bc:	6913      	ldr	r3, [r2, #16]
 80048be:	f043 0301 	orr.w	r3, r3, #1
 80048c2:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80048c4:	8001      	strh	r1, [r0, #0]
}
 80048c6:	4770      	bx	lr
 80048c8:	200006d0 	.word	0x200006d0
 80048cc:	40022000 	.word	0x40022000

080048d0 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80048d0:	4b19      	ldr	r3, [pc, #100]	@ (8004938 <FLASH_SetErrorCode+0x68>)
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	f013 0310 	ands.w	r3, r3, #16
 80048d8:	d005      	beq.n	80048e6 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80048da:	4a18      	ldr	r2, [pc, #96]	@ (800493c <FLASH_SetErrorCode+0x6c>)
 80048dc:	69d3      	ldr	r3, [r2, #28]
 80048de:	f043 0302 	orr.w	r3, r3, #2
 80048e2:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80048e4:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80048e6:	4a14      	ldr	r2, [pc, #80]	@ (8004938 <FLASH_SetErrorCode+0x68>)
 80048e8:	68d2      	ldr	r2, [r2, #12]
 80048ea:	f012 0f04 	tst.w	r2, #4
 80048ee:	d006      	beq.n	80048fe <FLASH_SetErrorCode+0x2e>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80048f0:	4912      	ldr	r1, [pc, #72]	@ (800493c <FLASH_SetErrorCode+0x6c>)
 80048f2:	69ca      	ldr	r2, [r1, #28]
 80048f4:	f042 0201 	orr.w	r2, r2, #1
 80048f8:	61ca      	str	r2, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80048fa:	f043 0304 	orr.w	r3, r3, #4
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80048fe:	4a0e      	ldr	r2, [pc, #56]	@ (8004938 <FLASH_SetErrorCode+0x68>)
 8004900:	69d2      	ldr	r2, [r2, #28]
 8004902:	f012 0f01 	tst.w	r2, #1
 8004906:	d009      	beq.n	800491c <FLASH_SetErrorCode+0x4c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8004908:	490c      	ldr	r1, [pc, #48]	@ (800493c <FLASH_SetErrorCode+0x6c>)
 800490a:	69ca      	ldr	r2, [r1, #28]
 800490c:	f042 0204 	orr.w	r2, r2, #4
 8004910:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8004912:	4909      	ldr	r1, [pc, #36]	@ (8004938 <FLASH_SetErrorCode+0x68>)
 8004914:	69ca      	ldr	r2, [r1, #28]
 8004916:	f022 0201 	bic.w	r2, r2, #1
 800491a:	61ca      	str	r2, [r1, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800491c:	f240 1201 	movw	r2, #257	@ 0x101
 8004920:	4293      	cmp	r3, r2
 8004922:	d002      	beq.n	800492a <FLASH_SetErrorCode+0x5a>
 8004924:	4a04      	ldr	r2, [pc, #16]	@ (8004938 <FLASH_SetErrorCode+0x68>)
 8004926:	60d3      	str	r3, [r2, #12]
}  
 8004928:	4770      	bx	lr
  __HAL_FLASH_CLEAR_FLAG(flags);
 800492a:	4a03      	ldr	r2, [pc, #12]	@ (8004938 <FLASH_SetErrorCode+0x68>)
 800492c:	69d3      	ldr	r3, [r2, #28]
 800492e:	f023 0301 	bic.w	r3, r3, #1
 8004932:	61d3      	str	r3, [r2, #28]
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	40022000 	.word	0x40022000
 800493c:	200006d0 	.word	0x200006d0

08004940 <HAL_FLASH_Program_IT>:
{
 8004940:	b538      	push	{r3, r4, r5, lr}
 8004942:	4684      	mov	ip, r0
 8004944:	4608      	mov	r0, r1
 8004946:	4614      	mov	r4, r2
 8004948:	461d      	mov	r5, r3
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 800494a:	4a12      	ldr	r2, [pc, #72]	@ (8004994 <HAL_FLASH_Program_IT+0x54>)
 800494c:	6913      	ldr	r3, [r2, #16]
 800494e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8004952:	6113      	str	r3, [r2, #16]
  pFlash.Address = Address;
 8004954:	4b10      	ldr	r3, [pc, #64]	@ (8004998 <HAL_FLASH_Program_IT+0x58>)
 8004956:	6099      	str	r1, [r3, #8]
  pFlash.Data = Data;
 8004958:	e9c3 4504 	strd	r4, r5, [r3, #16]
  if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800495c:	f1bc 0f01 	cmp.w	ip, #1
 8004960:	d00c      	beq.n	800497c <HAL_FLASH_Program_IT+0x3c>
  else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004962:	f1bc 0f02 	cmp.w	ip, #2
 8004966:	d00e      	beq.n	8004986 <HAL_FLASH_Program_IT+0x46>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMDOUBLEWORD;
 8004968:	4b0b      	ldr	r3, [pc, #44]	@ (8004998 <HAL_FLASH_Program_IT+0x58>)
 800496a:	2205      	movs	r2, #5
 800496c:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = 4U;
 800496e:	2204      	movs	r2, #4
 8004970:	605a      	str	r2, [r3, #4]
  FLASH_Program_HalfWord(Address, (uint16_t)Data);
 8004972:	b2a1      	uxth	r1, r4
 8004974:	f7ff ff9e 	bl	80048b4 <FLASH_Program_HalfWord>
}
 8004978:	2000      	movs	r0, #0
 800497a:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMHALFWORD;
 800497c:	2203      	movs	r2, #3
 800497e:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = 1U;
 8004980:	2201      	movs	r2, #1
 8004982:	605a      	str	r2, [r3, #4]
 8004984:	e7f5      	b.n	8004972 <HAL_FLASH_Program_IT+0x32>
    pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAMWORD;
 8004986:	4b04      	ldr	r3, [pc, #16]	@ (8004998 <HAL_FLASH_Program_IT+0x58>)
 8004988:	2204      	movs	r2, #4
 800498a:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = 2U;
 800498c:	2202      	movs	r2, #2
 800498e:	605a      	str	r2, [r3, #4]
 8004990:	e7ef      	b.n	8004972 <HAL_FLASH_Program_IT+0x32>
 8004992:	bf00      	nop
 8004994:	40022000 	.word	0x40022000
 8004998:	200006d0 	.word	0x200006d0

0800499c <HAL_FLASH_EndOfOperationCallback>:
}
 800499c:	4770      	bx	lr

0800499e <HAL_FLASH_OperationErrorCallback>:
}
 800499e:	4770      	bx	lr

080049a0 <HAL_FLASH_IRQHandler>:
{
 80049a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80049a2:	4b51      	ldr	r3, [pc, #324]	@ (8004ae8 <HAL_FLASH_IRQHandler+0x148>)
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f013 0f10 	tst.w	r3, #16
 80049aa:	d104      	bne.n	80049b6 <HAL_FLASH_IRQHandler+0x16>
 80049ac:	4b4e      	ldr	r3, [pc, #312]	@ (8004ae8 <HAL_FLASH_IRQHandler+0x148>)
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	f013 0f04 	tst.w	r3, #4
 80049b4:	d00b      	beq.n	80049ce <HAL_FLASH_IRQHandler+0x2e>
    addresstmp = pFlash.Address;
 80049b6:	4c4d      	ldr	r4, [pc, #308]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 80049b8:	68a5      	ldr	r5, [r4, #8]
    pFlash.Address = 0xFFFFFFFFU;
 80049ba:	f04f 33ff 	mov.w	r3, #4294967295
 80049be:	60a3      	str	r3, [r4, #8]
    FLASH_SetErrorCode();
 80049c0:	f7ff ff86 	bl	80048d0 <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(addresstmp);
 80049c4:	4628      	mov	r0, r5
 80049c6:	f7ff ffea 	bl	800499e <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80049ca:	2300      	movs	r3, #0
 80049cc:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80049ce:	4b46      	ldr	r3, [pc, #280]	@ (8004ae8 <HAL_FLASH_IRQHandler+0x148>)
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	f013 0f20 	tst.w	r3, #32
 80049d6:	d02b      	beq.n	8004a30 <HAL_FLASH_IRQHandler+0x90>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80049d8:	4b43      	ldr	r3, [pc, #268]	@ (8004ae8 <HAL_FLASH_IRQHandler+0x148>)
 80049da:	2220      	movs	r2, #32
 80049dc:	60da      	str	r2, [r3, #12]
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 80049de:	4b43      	ldr	r3, [pc, #268]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	b32b      	cbz	r3, 8004a30 <HAL_FLASH_IRQHandler+0x90>
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 80049e4:	4b41      	ldr	r3, [pc, #260]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d02d      	beq.n	8004a4a <HAL_FLASH_IRQHandler+0xaa>
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 80049ee:	4b3f      	ldr	r3, [pc, #252]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d047      	beq.n	8004a88 <HAL_FLASH_IRQHandler+0xe8>
        pFlash.DataRemaining--;
 80049f8:	4b3c      	ldr	r3, [pc, #240]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	3a01      	subs	r2, #1
 80049fe:	605a      	str	r2, [r3, #4]
        if(pFlash.DataRemaining != 0U)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d14c      	bne.n	8004aa0 <HAL_FLASH_IRQHandler+0x100>
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8004a06:	4b39      	ldr	r3, [pc, #228]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b03      	cmp	r3, #3
 8004a0e:	d05f      	beq.n	8004ad0 <HAL_FLASH_IRQHandler+0x130>
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8004a10:	4b36      	ldr	r3, [pc, #216]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b04      	cmp	r3, #4
 8004a18:	d05f      	beq.n	8004ada <HAL_FLASH_IRQHandler+0x13a>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8004a1a:	4b34      	ldr	r3, [pc, #208]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004a1c:	6898      	ldr	r0, [r3, #8]
 8004a1e:	3806      	subs	r0, #6
 8004a20:	f7ff ffbc 	bl	800499c <HAL_FLASH_EndOfOperationCallback>
          pFlash.Address = 0xFFFFFFFFU;
 8004a24:	4b31      	ldr	r3, [pc, #196]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004a26:	f04f 32ff 	mov.w	r2, #4294967295
 8004a2a:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	701a      	strb	r2, [r3, #0]
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8004a30:	4b2e      	ldr	r3, [pc, #184]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	b943      	cbnz	r3, 8004a48 <HAL_FLASH_IRQHandler+0xa8>
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8004a36:	4b2c      	ldr	r3, [pc, #176]	@ (8004ae8 <HAL_FLASH_IRQHandler+0x148>)
 8004a38:	691a      	ldr	r2, [r3, #16]
 8004a3a:	f022 0207 	bic.w	r2, r2, #7
 8004a3e:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8004a40:	691a      	ldr	r2, [r3, #16]
 8004a42:	f422 52a0 	bic.w	r2, r2, #5120	@ 0x1400
 8004a46:	611a      	str	r2, [r3, #16]
}
 8004a48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pFlash.DataRemaining--;
 8004a4a:	4b28      	ldr	r3, [pc, #160]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004a4c:	685a      	ldr	r2, [r3, #4]
 8004a4e:	3a01      	subs	r2, #1
 8004a50:	605a      	str	r2, [r3, #4]
        if(pFlash.DataRemaining != 0U)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	b17b      	cbz	r3, 8004a76 <HAL_FLASH_IRQHandler+0xd6>
          addresstmp = pFlash.Address;
 8004a56:	4c25      	ldr	r4, [pc, #148]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004a58:	68a0      	ldr	r0, [r4, #8]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004a5a:	f7ff ff9f 	bl	800499c <HAL_FLASH_EndOfOperationCallback>
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8004a5e:	68a0      	ldr	r0, [r4, #8]
 8004a60:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
          pFlash.Address = addresstmp;
 8004a64:	60a0      	str	r0, [r4, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8004a66:	4a20      	ldr	r2, [pc, #128]	@ (8004ae8 <HAL_FLASH_IRQHandler+0x148>)
 8004a68:	6913      	ldr	r3, [r2, #16]
 8004a6a:	f023 0302 	bic.w	r3, r3, #2
 8004a6e:	6113      	str	r3, [r2, #16]
          FLASH_PageErase(addresstmp);
 8004a70:	f000 fb0e 	bl	8005090 <FLASH_PageErase>
 8004a74:	e7dc      	b.n	8004a30 <HAL_FLASH_IRQHandler+0x90>
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8004a76:	4b1d      	ldr	r3, [pc, #116]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004a78:	f04f 30ff 	mov.w	r0, #4294967295
 8004a7c:	6098      	str	r0, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004a7e:	2200      	movs	r2, #0
 8004a80:	701a      	strb	r2, [r3, #0]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004a82:	f7ff ff8b 	bl	800499c <HAL_FLASH_EndOfOperationCallback>
 8004a86:	e7d3      	b.n	8004a30 <HAL_FLASH_IRQHandler+0x90>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8004a88:	4a17      	ldr	r2, [pc, #92]	@ (8004ae8 <HAL_FLASH_IRQHandler+0x148>)
 8004a8a:	6913      	ldr	r3, [r2, #16]
 8004a8c:	f023 0304 	bic.w	r3, r3, #4
 8004a90:	6113      	str	r3, [r2, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 8004a92:	2000      	movs	r0, #0
 8004a94:	f7ff ff82 	bl	800499c <HAL_FLASH_EndOfOperationCallback>
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004a98:	4b14      	ldr	r3, [pc, #80]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	701a      	strb	r2, [r3, #0]
 8004a9e:	e7c7      	b.n	8004a30 <HAL_FLASH_IRQHandler+0x90>
          pFlash.Address += 2U;
 8004aa0:	4b12      	ldr	r3, [pc, #72]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	3202      	adds	r2, #2
 8004aa6:	609a      	str	r2, [r3, #8]
          addresstmp = pFlash.Address;
 8004aa8:	6898      	ldr	r0, [r3, #8]
          pFlash.Data = (pFlash.Data >> 16U);
 8004aaa:	e9d3 6704 	ldrd	r6, r7, [r3, #16]
 8004aae:	0c34      	lsrs	r4, r6, #16
 8004ab0:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8004ab4:	0c3d      	lsrs	r5, r7, #16
 8004ab6:	e9c3 4504 	strd	r4, r5, [r3, #16]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8004aba:	490b      	ldr	r1, [pc, #44]	@ (8004ae8 <HAL_FLASH_IRQHandler+0x148>)
 8004abc:	690a      	ldr	r2, [r1, #16]
 8004abe:	f022 0201 	bic.w	r2, r2, #1
 8004ac2:	610a      	str	r2, [r1, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8004ac4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004ac8:	b291      	uxth	r1, r2
 8004aca:	f7ff fef3 	bl	80048b4 <FLASH_Program_HalfWord>
 8004ace:	e7af      	b.n	8004a30 <HAL_FLASH_IRQHandler+0x90>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8004ad0:	4b06      	ldr	r3, [pc, #24]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004ad2:	6898      	ldr	r0, [r3, #8]
 8004ad4:	f7ff ff62 	bl	800499c <HAL_FLASH_EndOfOperationCallback>
 8004ad8:	e7a4      	b.n	8004a24 <HAL_FLASH_IRQHandler+0x84>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8004ada:	4b04      	ldr	r3, [pc, #16]	@ (8004aec <HAL_FLASH_IRQHandler+0x14c>)
 8004adc:	6898      	ldr	r0, [r3, #8]
 8004ade:	3802      	subs	r0, #2
 8004ae0:	f7ff ff5c 	bl	800499c <HAL_FLASH_EndOfOperationCallback>
 8004ae4:	e79e      	b.n	8004a24 <HAL_FLASH_IRQHandler+0x84>
 8004ae6:	bf00      	nop
 8004ae8:	40022000 	.word	0x40022000
 8004aec:	200006d0 	.word	0x200006d0

08004af0 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004af0:	4b0a      	ldr	r3, [pc, #40]	@ (8004b1c <HAL_FLASH_Unlock+0x2c>)
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004af8:	d00b      	beq.n	8004b12 <HAL_FLASH_Unlock+0x22>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004afa:	4b08      	ldr	r3, [pc, #32]	@ (8004b1c <HAL_FLASH_Unlock+0x2c>)
 8004afc:	4a08      	ldr	r2, [pc, #32]	@ (8004b20 <HAL_FLASH_Unlock+0x30>)
 8004afe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004b00:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8004b04:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004b0c:	d103      	bne.n	8004b16 <HAL_FLASH_Unlock+0x26>
  HAL_StatusTypeDef status = HAL_OK;
 8004b0e:	2000      	movs	r0, #0
 8004b10:	4770      	bx	lr
 8004b12:	2000      	movs	r0, #0
 8004b14:	4770      	bx	lr
      status = HAL_ERROR;
 8004b16:	2001      	movs	r0, #1
}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40022000 	.word	0x40022000
 8004b20:	45670123 	.word	0x45670123

08004b24 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004b24:	4a03      	ldr	r2, [pc, #12]	@ (8004b34 <HAL_FLASH_Lock+0x10>)
 8004b26:	6913      	ldr	r3, [r2, #16]
 8004b28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b2c:	6113      	str	r3, [r2, #16]
}
 8004b2e:	2000      	movs	r0, #0
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	40022000 	.word	0x40022000

08004b38 <HAL_FLASH_OB_Unlock>:
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8004b38:	4b07      	ldr	r3, [pc, #28]	@ (8004b58 <HAL_FLASH_OB_Unlock+0x20>)
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8004b40:	d107      	bne.n	8004b52 <HAL_FLASH_OB_Unlock+0x1a>
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8004b42:	4b05      	ldr	r3, [pc, #20]	@ (8004b58 <HAL_FLASH_OB_Unlock+0x20>)
 8004b44:	4a05      	ldr	r2, [pc, #20]	@ (8004b5c <HAL_FLASH_OB_Unlock+0x24>)
 8004b46:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8004b48:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8004b4c:	609a      	str	r2, [r3, #8]
  return HAL_OK;  
 8004b4e:	2000      	movs	r0, #0
 8004b50:	4770      	bx	lr
    return HAL_ERROR;
 8004b52:	2001      	movs	r0, #1
}
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	40022000 	.word	0x40022000
 8004b5c:	45670123 	.word	0x45670123

08004b60 <HAL_FLASH_OB_Lock>:
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 8004b60:	4a03      	ldr	r2, [pc, #12]	@ (8004b70 <HAL_FLASH_OB_Lock+0x10>)
 8004b62:	6913      	ldr	r3, [r2, #16]
 8004b64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b68:	6113      	str	r3, [r2, #16]
}
 8004b6a:	2000      	movs	r0, #0
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	40022000 	.word	0x40022000

08004b74 <HAL_FLASH_OB_Launch>:
{
 8004b74:	b508      	push	{r3, lr}
  HAL_NVIC_SystemReset();
 8004b76:	f7fe fe7b 	bl	8003870 <HAL_NVIC_SystemReset>
}
 8004b7a:	bd08      	pop	{r3, pc}

08004b7c <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8004b7c:	4b01      	ldr	r3, [pc, #4]	@ (8004b84 <HAL_FLASH_GetError+0x8>)
 8004b7e:	69d8      	ldr	r0, [r3, #28]
}
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	200006d0 	.word	0x200006d0

08004b88 <FLASH_WaitForLastOperation>:
{
 8004b88:	b538      	push	{r3, r4, r5, lr}
 8004b8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004b8c:	f7fe fd16 	bl	80035bc <HAL_GetTick>
 8004b90:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8004b92:	4b16      	ldr	r3, [pc, #88]	@ (8004bec <FLASH_WaitForLastOperation+0x64>)
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f013 0f01 	tst.w	r3, #1
 8004b9a:	d00a      	beq.n	8004bb2 <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8004b9c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004ba0:	d0f7      	beq.n	8004b92 <FLASH_WaitForLastOperation+0xa>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8004ba2:	b124      	cbz	r4, 8004bae <FLASH_WaitForLastOperation+0x26>
 8004ba4:	f7fe fd0a 	bl	80035bc <HAL_GetTick>
 8004ba8:	1b40      	subs	r0, r0, r5
 8004baa:	42a0      	cmp	r0, r4
 8004bac:	d9f1      	bls.n	8004b92 <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 8004bae:	2003      	movs	r0, #3
 8004bb0:	e01b      	b.n	8004bea <FLASH_WaitForLastOperation+0x62>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8004bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8004bec <FLASH_WaitForLastOperation+0x64>)
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	f013 0f20 	tst.w	r3, #32
 8004bba:	d002      	beq.n	8004bc2 <FLASH_WaitForLastOperation+0x3a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8004bec <FLASH_WaitForLastOperation+0x64>)
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8004bec <FLASH_WaitForLastOperation+0x64>)
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	f013 0f10 	tst.w	r3, #16
 8004bca:	d10b      	bne.n	8004be4 <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004bcc:	4b07      	ldr	r3, [pc, #28]	@ (8004bec <FLASH_WaitForLastOperation+0x64>)
 8004bce:	69db      	ldr	r3, [r3, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8004bd0:	f013 0f01 	tst.w	r3, #1
 8004bd4:	d106      	bne.n	8004be4 <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8004bd6:	4b05      	ldr	r3, [pc, #20]	@ (8004bec <FLASH_WaitForLastOperation+0x64>)
 8004bd8:	68db      	ldr	r3, [r3, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8004bda:	f013 0f04 	tst.w	r3, #4
 8004bde:	d101      	bne.n	8004be4 <FLASH_WaitForLastOperation+0x5c>
  return HAL_OK;
 8004be0:	2000      	movs	r0, #0
 8004be2:	e002      	b.n	8004bea <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 8004be4:	f7ff fe74 	bl	80048d0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004be8:	2001      	movs	r0, #1
}
 8004bea:	bd38      	pop	{r3, r4, r5, pc}
 8004bec:	40022000 	.word	0x40022000

08004bf0 <HAL_FLASH_Program>:
{
 8004bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bf4:	461e      	mov	r6, r3
  __HAL_LOCK(&pFlash);
 8004bf6:	4b24      	ldr	r3, [pc, #144]	@ (8004c88 <HAL_FLASH_Program+0x98>)
 8004bf8:	7e1b      	ldrb	r3, [r3, #24]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d041      	beq.n	8004c82 <HAL_FLASH_Program+0x92>
 8004bfe:	4604      	mov	r4, r0
 8004c00:	460f      	mov	r7, r1
 8004c02:	4690      	mov	r8, r2
 8004c04:	4b20      	ldr	r3, [pc, #128]	@ (8004c88 <HAL_FLASH_Program+0x98>)
 8004c06:	2201      	movs	r2, #1
 8004c08:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004c0a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004c0e:	f7ff ffbb 	bl	8004b88 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004c12:	4603      	mov	r3, r0
 8004c14:	bb78      	cbnz	r0, 8004c76 <HAL_FLASH_Program+0x86>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004c16:	2c01      	cmp	r4, #1
 8004c18:	d008      	beq.n	8004c2c <HAL_FLASH_Program+0x3c>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004c1a:	2c02      	cmp	r4, #2
 8004c1c:	d003      	beq.n	8004c26 <HAL_FLASH_Program+0x36>
      nbiterations = 4U;
 8004c1e:	f04f 0904 	mov.w	r9, #4
    for (index = 0U; index < nbiterations; index++)
 8004c22:	461c      	mov	r4, r3
 8004c24:	e007      	b.n	8004c36 <HAL_FLASH_Program+0x46>
      nbiterations = 2U;
 8004c26:	f04f 0902 	mov.w	r9, #2
 8004c2a:	e7fa      	b.n	8004c22 <HAL_FLASH_Program+0x32>
      nbiterations = 1U;
 8004c2c:	f04f 0901 	mov.w	r9, #1
 8004c30:	e7f7      	b.n	8004c22 <HAL_FLASH_Program+0x32>
    for (index = 0U; index < nbiterations; index++)
 8004c32:	3401      	adds	r4, #1
 8004c34:	b2e4      	uxtb	r4, r4
 8004c36:	454c      	cmp	r4, r9
 8004c38:	d21d      	bcs.n	8004c76 <HAL_FLASH_Program+0x86>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8004c3a:	0121      	lsls	r1, r4, #4
 8004c3c:	f1c1 0220 	rsb	r2, r1, #32
 8004c40:	f1a1 0320 	sub.w	r3, r1, #32
 8004c44:	fa28 f101 	lsr.w	r1, r8, r1
 8004c48:	fa06 f202 	lsl.w	r2, r6, r2
 8004c4c:	4311      	orrs	r1, r2
 8004c4e:	fa26 f303 	lsr.w	r3, r6, r3
 8004c52:	4319      	orrs	r1, r3
 8004c54:	b289      	uxth	r1, r1
 8004c56:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 8004c5a:	f7ff fe2b 	bl	80048b4 <FLASH_Program_HalfWord>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004c5e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004c62:	f7ff ff91 	bl	8004b88 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8004c66:	4b09      	ldr	r3, [pc, #36]	@ (8004c8c <HAL_FLASH_Program+0x9c>)
 8004c68:	691d      	ldr	r5, [r3, #16]
 8004c6a:	f025 0501 	bic.w	r5, r5, #1
 8004c6e:	611d      	str	r5, [r3, #16]
      if (status != HAL_OK)
 8004c70:	4603      	mov	r3, r0
 8004c72:	2800      	cmp	r0, #0
 8004c74:	d0dd      	beq.n	8004c32 <HAL_FLASH_Program+0x42>
  __HAL_UNLOCK(&pFlash);
 8004c76:	4a04      	ldr	r2, [pc, #16]	@ (8004c88 <HAL_FLASH_Program+0x98>)
 8004c78:	2100      	movs	r1, #0
 8004c7a:	7611      	strb	r1, [r2, #24]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 8004c82:	2302      	movs	r3, #2
 8004c84:	e7fa      	b.n	8004c7c <HAL_FLASH_Program+0x8c>
 8004c86:	bf00      	nop
 8004c88:	200006d0 	.word	0x200006d0
 8004c8c:	40022000 	.word	0x40022000

08004c90 <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004c90:	4b06      	ldr	r3, [pc, #24]	@ (8004cac <FLASH_MassErase+0x1c>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8004c96:	4b06      	ldr	r3, [pc, #24]	@ (8004cb0 <FLASH_MassErase+0x20>)
 8004c98:	691a      	ldr	r2, [r3, #16]
 8004c9a:	f042 0204 	orr.w	r2, r2, #4
 8004c9e:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004ca0:	691a      	ldr	r2, [r3, #16]
 8004ca2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ca6:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	200006d0 	.word	0x200006d0
 8004cb0:	40022000 	.word	0x40022000

08004cb4 <FLASH_OB_GetWRP>:
  * @retval The FLASH Write Protection Option Bytes value
  */
static uint32_t FLASH_OB_GetWRP(void)
{
  /* Return the FLASH write protection Register value */
  return (uint32_t)(READ_REG(FLASH->WRPR));
 8004cb4:	4b01      	ldr	r3, [pc, #4]	@ (8004cbc <FLASH_OB_GetWRP+0x8>)
 8004cb6:	6a18      	ldr	r0, [r3, #32]
}
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	40022000 	.word	0x40022000

08004cc0 <FLASH_OB_GetRDP>:
{
  uint32_t readstatus = OB_RDP_LEVEL_0;
  uint32_t tmp_reg = 0U;
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, FLASH_OBR_RDPRT);
 8004cc0:	4b04      	ldr	r3, [pc, #16]	@ (8004cd4 <FLASH_OB_GetRDP+0x14>)
 8004cc2:	69db      	ldr	r3, [r3, #28]

  if (tmp_reg == FLASH_OBR_RDPRT)
 8004cc4:	f013 0f02 	tst.w	r3, #2
 8004cc8:	d001      	beq.n	8004cce <FLASH_OB_GetRDP+0xe>
  {
    readstatus = OB_RDP_LEVEL_1;
 8004cca:	2000      	movs	r0, #0
 8004ccc:	4770      	bx	lr
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_0;
 8004cce:	20a5      	movs	r0, #165	@ 0xa5
  }

  return readstatus;
}
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	40022000 	.word	0x40022000

08004cd8 <FLASH_OB_GetUser>:
  *         And FLASH_OBR_BFB2(Bit5) for STM32F101xG and STM32F103xG . 
  */
static uint8_t FLASH_OB_GetUser(void)
{
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 8004cd8:	4b02      	ldr	r3, [pc, #8]	@ (8004ce4 <FLASH_OB_GetUser+0xc>)
 8004cda:	69d8      	ldr	r0, [r3, #28]
}
 8004cdc:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	40022000 	.word	0x40022000

08004ce8 <FLASH_OB_RDP_LevelConfig>:
{
 8004ce8:	b538      	push	{r3, r4, r5, lr}
 8004cea:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004cec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004cf0:	f7ff ff4a 	bl	8004b88 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004cf4:	b100      	cbz	r0, 8004cf8 <FLASH_OB_RDP_LevelConfig+0x10>
}
 8004cf6:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004cf8:	4b12      	ldr	r3, [pc, #72]	@ (8004d44 <FLASH_OB_RDP_LevelConfig+0x5c>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8004cfe:	4c12      	ldr	r4, [pc, #72]	@ (8004d48 <FLASH_OB_RDP_LevelConfig+0x60>)
 8004d00:	6923      	ldr	r3, [r4, #16]
 8004d02:	f043 0320 	orr.w	r3, r3, #32
 8004d06:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004d08:	6923      	ldr	r3, [r4, #16]
 8004d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d0e:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004d10:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004d14:	f7ff ff38 	bl	8004b88 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8004d18:	6923      	ldr	r3, [r4, #16]
 8004d1a:	f023 0320 	bic.w	r3, r3, #32
 8004d1e:	6123      	str	r3, [r4, #16]
    if(status == HAL_OK)
 8004d20:	2800      	cmp	r0, #0
 8004d22:	d1e8      	bne.n	8004cf6 <FLASH_OB_RDP_LevelConfig+0xe>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004d24:	6923      	ldr	r3, [r4, #16]
 8004d26:	f043 0310 	orr.w	r3, r3, #16
 8004d2a:	6123      	str	r3, [r4, #16]
      WRITE_REG(OB->RDP, ReadProtectLevel);
 8004d2c:	4b07      	ldr	r3, [pc, #28]	@ (8004d4c <FLASH_OB_RDP_LevelConfig+0x64>)
 8004d2e:	801d      	strh	r5, [r3, #0]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 8004d30:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004d34:	f7ff ff28 	bl	8004b88 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004d38:	6923      	ldr	r3, [r4, #16]
 8004d3a:	f023 0310 	bic.w	r3, r3, #16
 8004d3e:	6123      	str	r3, [r4, #16]
 8004d40:	e7d9      	b.n	8004cf6 <FLASH_OB_RDP_LevelConfig+0xe>
 8004d42:	bf00      	nop
 8004d44:	200006d0 	.word	0x200006d0
 8004d48:	40022000 	.word	0x40022000
 8004d4c:	1ffff800 	.word	0x1ffff800

08004d50 <FLASH_OB_UserConfig>:
{
 8004d50:	b538      	push	{r3, r4, r5, lr}
 8004d52:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004d54:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004d58:	f7ff ff16 	bl	8004b88 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004d5c:	b100      	cbz	r0, 8004d60 <FLASH_OB_UserConfig+0x10>
}
 8004d5e:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004d60:	4b0a      	ldr	r3, [pc, #40]	@ (8004d8c <FLASH_OB_UserConfig+0x3c>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8004d66:	4d0a      	ldr	r5, [pc, #40]	@ (8004d90 <FLASH_OB_UserConfig+0x40>)
 8004d68:	692b      	ldr	r3, [r5, #16]
 8004d6a:	f043 0310 	orr.w	r3, r3, #16
 8004d6e:	612b      	str	r3, [r5, #16]
    OB->USER = (UserConfig | 0x88U);
 8004d70:	f044 0088 	orr.w	r0, r4, #136	@ 0x88
 8004d74:	4b07      	ldr	r3, [pc, #28]	@ (8004d94 <FLASH_OB_UserConfig+0x44>)
 8004d76:	8058      	strh	r0, [r3, #2]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004d78:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004d7c:	f7ff ff04 	bl	8004b88 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004d80:	692b      	ldr	r3, [r5, #16]
 8004d82:	f023 0310 	bic.w	r3, r3, #16
 8004d86:	612b      	str	r3, [r5, #16]
 8004d88:	e7e9      	b.n	8004d5e <FLASH_OB_UserConfig+0xe>
 8004d8a:	bf00      	nop
 8004d8c:	200006d0 	.word	0x200006d0
 8004d90:	40022000 	.word	0x40022000
 8004d94:	1ffff800 	.word	0x1ffff800

08004d98 <FLASH_OB_ProgramData>:
{
 8004d98:	b570      	push	{r4, r5, r6, lr}
 8004d9a:	4605      	mov	r5, r0
 8004d9c:	460c      	mov	r4, r1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004d9e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004da2:	f7ff fef1 	bl	8004b88 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004da6:	b100      	cbz	r0, 8004daa <FLASH_OB_ProgramData+0x12>
}
 8004da8:	bd70      	pop	{r4, r5, r6, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004daa:	4b09      	ldr	r3, [pc, #36]	@ (8004dd0 <FLASH_OB_ProgramData+0x38>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8004db0:	4e08      	ldr	r6, [pc, #32]	@ (8004dd4 <FLASH_OB_ProgramData+0x3c>)
 8004db2:	6933      	ldr	r3, [r6, #16]
 8004db4:	f043 0310 	orr.w	r3, r3, #16
 8004db8:	6133      	str	r3, [r6, #16]
    *(__IO uint16_t*)Address = Data;
 8004dba:	802c      	strh	r4, [r5, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004dbc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004dc0:	f7ff fee2 	bl	8004b88 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004dc4:	6933      	ldr	r3, [r6, #16]
 8004dc6:	f023 0310 	bic.w	r3, r3, #16
 8004dca:	6133      	str	r3, [r6, #16]
 8004dcc:	e7ec      	b.n	8004da8 <FLASH_OB_ProgramData+0x10>
 8004dce:	bf00      	nop
 8004dd0:	200006d0 	.word	0x200006d0
 8004dd4:	40022000 	.word	0x40022000

08004dd8 <HAL_FLASHEx_OBErase>:
{
 8004dd8:	b538      	push	{r3, r4, r5, lr}
  rdptmp = FLASH_OB_GetRDP();
 8004dda:	f7ff ff71 	bl	8004cc0 <FLASH_OB_GetRDP>
 8004dde:	b2c5      	uxtb	r5, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004de0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004de4:	f7ff fed0 	bl	8004b88 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004de8:	b100      	cbz	r0, 8004dec <HAL_FLASHEx_OBErase+0x14>
}
 8004dea:	bd38      	pop	{r3, r4, r5, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004dec:	4b0c      	ldr	r3, [pc, #48]	@ (8004e20 <HAL_FLASHEx_OBErase+0x48>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8004df2:	4c0c      	ldr	r4, [pc, #48]	@ (8004e24 <HAL_FLASHEx_OBErase+0x4c>)
 8004df4:	6923      	ldr	r3, [r4, #16]
 8004df6:	f043 0320 	orr.w	r3, r3, #32
 8004dfa:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8004dfc:	6923      	ldr	r3, [r4, #16]
 8004dfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e02:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e04:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004e08:	f7ff febe 	bl	8004b88 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8004e0c:	6923      	ldr	r3, [r4, #16]
 8004e0e:	f023 0320 	bic.w	r3, r3, #32
 8004e12:	6123      	str	r3, [r4, #16]
    if(status == HAL_OK)
 8004e14:	2800      	cmp	r0, #0
 8004e16:	d1e8      	bne.n	8004dea <HAL_FLASHEx_OBErase+0x12>
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 8004e18:	4628      	mov	r0, r5
 8004e1a:	f7ff ff65 	bl	8004ce8 <FLASH_OB_RDP_LevelConfig>
 8004e1e:	e7e4      	b.n	8004dea <HAL_FLASHEx_OBErase+0x12>
 8004e20:	200006d0 	.word	0x200006d0
 8004e24:	40022000 	.word	0x40022000

08004e28 <FLASH_OB_EnableWRP>:
{
 8004e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e2a:	4604      	mov	r4, r0
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 8004e2c:	f7ff ff42 	bl	8004cb4 <FLASH_OB_GetWRP>
 8004e30:	ea20 0004 	bic.w	r0, r0, r4
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
 8004e34:	b2c5      	uxtb	r5, r0
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
 8004e36:	f3c0 2707 	ubfx	r7, r0, #8, #8
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
 8004e3a:	f3c0 4607 	ubfx	r6, r0, #16, #8
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO255MASK) >> 24U); 
 8004e3e:	0e04      	lsrs	r4, r0, #24
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e40:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004e44:	f7ff fea0 	bl	8004b88 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004e48:	4603      	mov	r3, r0
 8004e4a:	b108      	cbz	r0, 8004e50 <FLASH_OB_EnableWRP+0x28>
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004e50:	4b23      	ldr	r3, [pc, #140]	@ (8004ee0 <FLASH_OB_EnableWRP+0xb8>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	61da      	str	r2, [r3, #28]
    status = HAL_FLASHEx_OBErase();
 8004e56:	f7ff ffbf 	bl	8004dd8 <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2800      	cmp	r0, #0
 8004e5e:	d1f5      	bne.n	8004e4c <FLASH_OB_EnableWRP+0x24>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004e60:	4920      	ldr	r1, [pc, #128]	@ (8004ee4 <FLASH_OB_EnableWRP+0xbc>)
 8004e62:	690a      	ldr	r2, [r1, #16]
 8004e64:	f042 0210 	orr.w	r2, r2, #16
 8004e68:	610a      	str	r2, [r1, #16]
      if(WRP0_Data != 0xFFU)
 8004e6a:	2dff      	cmp	r5, #255	@ 0xff
 8004e6c:	d10e      	bne.n	8004e8c <FLASH_OB_EnableWRP+0x64>
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 8004e6e:	b923      	cbnz	r3, 8004e7a <FLASH_OB_EnableWRP+0x52>
 8004e70:	2fff      	cmp	r7, #255	@ 0xff
 8004e72:	d115      	bne.n	8004ea0 <FLASH_OB_EnableWRP+0x78>
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 8004e74:	b923      	cbnz	r3, 8004e80 <FLASH_OB_EnableWRP+0x58>
 8004e76:	2eff      	cmp	r6, #255	@ 0xff
 8004e78:	d11c      	bne.n	8004eb4 <FLASH_OB_EnableWRP+0x8c>
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 8004e7a:	b90b      	cbnz	r3, 8004e80 <FLASH_OB_EnableWRP+0x58>
 8004e7c:	2cff      	cmp	r4, #255	@ 0xff
 8004e7e:	d123      	bne.n	8004ec8 <FLASH_OB_EnableWRP+0xa0>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004e80:	4918      	ldr	r1, [pc, #96]	@ (8004ee4 <FLASH_OB_EnableWRP+0xbc>)
 8004e82:	690a      	ldr	r2, [r1, #16]
 8004e84:	f022 0210 	bic.w	r2, r2, #16
 8004e88:	610a      	str	r2, [r1, #16]
 8004e8a:	e7df      	b.n	8004e4c <FLASH_OB_EnableWRP+0x24>
        OB->WRP0 &= WRP0_Data;
 8004e8c:	4b16      	ldr	r3, [pc, #88]	@ (8004ee8 <FLASH_OB_EnableWRP+0xc0>)
 8004e8e:	891a      	ldrh	r2, [r3, #8]
 8004e90:	4015      	ands	r5, r2
 8004e92:	811d      	strh	r5, [r3, #8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e94:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004e98:	f7ff fe76 	bl	8004b88 <FLASH_WaitForLastOperation>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	e7e6      	b.n	8004e6e <FLASH_OB_EnableWRP+0x46>
        OB->WRP1 &= WRP1_Data;
 8004ea0:	4b11      	ldr	r3, [pc, #68]	@ (8004ee8 <FLASH_OB_EnableWRP+0xc0>)
 8004ea2:	895a      	ldrh	r2, [r3, #10]
 8004ea4:	4017      	ands	r7, r2
 8004ea6:	815f      	strh	r7, [r3, #10]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ea8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004eac:	f7ff fe6c 	bl	8004b88 <FLASH_WaitForLastOperation>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	e7df      	b.n	8004e74 <FLASH_OB_EnableWRP+0x4c>
        OB->WRP2 &= WRP2_Data;
 8004eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee8 <FLASH_OB_EnableWRP+0xc0>)
 8004eb6:	899a      	ldrh	r2, [r3, #12]
 8004eb8:	4016      	ands	r6, r2
 8004eba:	819e      	strh	r6, [r3, #12]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ebc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004ec0:	f7ff fe62 	bl	8004b88 <FLASH_WaitForLastOperation>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	e7d8      	b.n	8004e7a <FLASH_OB_EnableWRP+0x52>
        OB->WRP3 &= WRP3_Data;
 8004ec8:	4b07      	ldr	r3, [pc, #28]	@ (8004ee8 <FLASH_OB_EnableWRP+0xc0>)
 8004eca:	89da      	ldrh	r2, [r3, #14]
 8004ecc:	ea04 0002 	and.w	r0, r4, r2
 8004ed0:	81d8      	strh	r0, [r3, #14]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ed2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004ed6:	f7ff fe57 	bl	8004b88 <FLASH_WaitForLastOperation>
 8004eda:	4603      	mov	r3, r0
 8004edc:	e7d0      	b.n	8004e80 <FLASH_OB_EnableWRP+0x58>
 8004ede:	bf00      	nop
 8004ee0:	200006d0 	.word	0x200006d0
 8004ee4:	40022000 	.word	0x40022000
 8004ee8:	1ffff800 	.word	0x1ffff800

08004eec <FLASH_OB_DisableWRP>:
{
 8004eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eee:	4604      	mov	r4, r0
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 8004ef0:	f7ff fee0 	bl	8004cb4 <FLASH_OB_GetWRP>
 8004ef4:	4320      	orrs	r0, r4
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO15MASK);
 8004ef6:	b2c5      	uxtb	r5, r0
  WRP1_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES16TO31MASK) >> 8U);
 8004ef8:	f3c0 2707 	ubfx	r7, r0, #8, #8
  WRP2_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES32TO47MASK) >> 16U);
 8004efc:	f3c0 4607 	ubfx	r6, r0, #16, #8
  WRP3_Data = (uint16_t)((WriteProtectPage & OB_WRP_PAGES48TO255MASK) >> 24U); 
 8004f00:	0e04      	lsrs	r4, r0, #24
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f02:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f06:	f7ff fe3f 	bl	8004b88 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	b108      	cbz	r0, 8004f12 <FLASH_OB_DisableWRP+0x26>
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004f12:	4b25      	ldr	r3, [pc, #148]	@ (8004fa8 <FLASH_OB_DisableWRP+0xbc>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	61da      	str	r2, [r3, #28]
    status = HAL_FLASHEx_OBErase();
 8004f18:	f7ff ff5e 	bl	8004dd8 <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2800      	cmp	r0, #0
 8004f20:	d1f5      	bne.n	8004f0e <FLASH_OB_DisableWRP+0x22>
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004f22:	4922      	ldr	r1, [pc, #136]	@ (8004fac <FLASH_OB_DisableWRP+0xc0>)
 8004f24:	690a      	ldr	r2, [r1, #16]
 8004f26:	f042 0210 	orr.w	r2, r2, #16
 8004f2a:	610a      	str	r2, [r1, #16]
      if(WRP0_Data != 0xFFU)
 8004f2c:	2dff      	cmp	r5, #255	@ 0xff
 8004f2e:	d10e      	bne.n	8004f4e <FLASH_OB_DisableWRP+0x62>
      if((status == HAL_OK) && (WRP1_Data != 0xFFU))
 8004f30:	b923      	cbnz	r3, 8004f3c <FLASH_OB_DisableWRP+0x50>
 8004f32:	2fff      	cmp	r7, #255	@ 0xff
 8004f34:	d116      	bne.n	8004f64 <FLASH_OB_DisableWRP+0x78>
      if((status == HAL_OK) && (WRP2_Data != 0xFFU))
 8004f36:	b923      	cbnz	r3, 8004f42 <FLASH_OB_DisableWRP+0x56>
 8004f38:	2eff      	cmp	r6, #255	@ 0xff
 8004f3a:	d11e      	bne.n	8004f7a <FLASH_OB_DisableWRP+0x8e>
      if((status == HAL_OK) && (WRP3_Data != 0xFFU))
 8004f3c:	b90b      	cbnz	r3, 8004f42 <FLASH_OB_DisableWRP+0x56>
 8004f3e:	2cff      	cmp	r4, #255	@ 0xff
 8004f40:	d126      	bne.n	8004f90 <FLASH_OB_DisableWRP+0xa4>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8004f42:	491a      	ldr	r1, [pc, #104]	@ (8004fac <FLASH_OB_DisableWRP+0xc0>)
 8004f44:	690a      	ldr	r2, [r1, #16]
 8004f46:	f022 0210 	bic.w	r2, r2, #16
 8004f4a:	610a      	str	r2, [r1, #16]
 8004f4c:	e7df      	b.n	8004f0e <FLASH_OB_DisableWRP+0x22>
        OB->WRP0 |= WRP0_Data;
 8004f4e:	4a18      	ldr	r2, [pc, #96]	@ (8004fb0 <FLASH_OB_DisableWRP+0xc4>)
 8004f50:	8913      	ldrh	r3, [r2, #8]
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	432b      	orrs	r3, r5
 8004f56:	8113      	strh	r3, [r2, #8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f58:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f5c:	f7ff fe14 	bl	8004b88 <FLASH_WaitForLastOperation>
 8004f60:	4603      	mov	r3, r0
 8004f62:	e7e5      	b.n	8004f30 <FLASH_OB_DisableWRP+0x44>
        OB->WRP1 |= WRP1_Data;
 8004f64:	4a12      	ldr	r2, [pc, #72]	@ (8004fb0 <FLASH_OB_DisableWRP+0xc4>)
 8004f66:	8953      	ldrh	r3, [r2, #10]
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	433b      	orrs	r3, r7
 8004f6c:	8153      	strh	r3, [r2, #10]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f6e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f72:	f7ff fe09 	bl	8004b88 <FLASH_WaitForLastOperation>
 8004f76:	4603      	mov	r3, r0
 8004f78:	e7dd      	b.n	8004f36 <FLASH_OB_DisableWRP+0x4a>
        OB->WRP2 |= WRP2_Data;
 8004f7a:	4a0d      	ldr	r2, [pc, #52]	@ (8004fb0 <FLASH_OB_DisableWRP+0xc4>)
 8004f7c:	8993      	ldrh	r3, [r2, #12]
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	4333      	orrs	r3, r6
 8004f82:	8193      	strh	r3, [r2, #12]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f84:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f88:	f7ff fdfe 	bl	8004b88 <FLASH_WaitForLastOperation>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	e7d5      	b.n	8004f3c <FLASH_OB_DisableWRP+0x50>
        OB->WRP3 |= WRP3_Data;
 8004f90:	4a07      	ldr	r2, [pc, #28]	@ (8004fb0 <FLASH_OB_DisableWRP+0xc4>)
 8004f92:	89d3      	ldrh	r3, [r2, #14]
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	4323      	orrs	r3, r4
 8004f98:	81d3      	strh	r3, [r2, #14]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004f9a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004f9e:	f7ff fdf3 	bl	8004b88 <FLASH_WaitForLastOperation>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	e7cd      	b.n	8004f42 <FLASH_OB_DisableWRP+0x56>
 8004fa6:	bf00      	nop
 8004fa8:	200006d0 	.word	0x200006d0
 8004fac:	40022000 	.word	0x40022000
 8004fb0:	1ffff800 	.word	0x1ffff800

08004fb4 <HAL_FLASHEx_OBProgram>:
  __HAL_LOCK(&pFlash);
 8004fb4:	4b25      	ldr	r3, [pc, #148]	@ (800504c <HAL_FLASHEx_OBProgram+0x98>)
 8004fb6:	7e1b      	ldrb	r3, [r3, #24]
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d044      	beq.n	8005046 <HAL_FLASHEx_OBProgram+0x92>
{
 8004fbc:	b510      	push	{r4, lr}
 8004fbe:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 8004fc0:	4b22      	ldr	r3, [pc, #136]	@ (800504c <HAL_FLASHEx_OBProgram+0x98>)
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	761a      	strb	r2, [r3, #24]
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8004fc6:	6803      	ldr	r3, [r0, #0]
 8004fc8:	f013 0f01 	tst.w	r3, #1
 8004fcc:	d00e      	beq.n	8004fec <HAL_FLASHEx_OBProgram+0x38>
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 8004fce:	6843      	ldr	r3, [r0, #4]
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d007      	beq.n	8004fe4 <HAL_FLASHEx_OBProgram+0x30>
      status = FLASH_OB_DisableWRP(pOBInit->WRPPage);
 8004fd4:	6880      	ldr	r0, [r0, #8]
 8004fd6:	f7ff ff89 	bl	8004eec <FLASH_OB_DisableWRP>
    if (status != HAL_OK)
 8004fda:	b140      	cbz	r0, 8004fee <HAL_FLASHEx_OBProgram+0x3a>
      __HAL_UNLOCK(&pFlash);
 8004fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800504c <HAL_FLASHEx_OBProgram+0x98>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	761a      	strb	r2, [r3, #24]
      return status;
 8004fe2:	e013      	b.n	800500c <HAL_FLASHEx_OBProgram+0x58>
      status = FLASH_OB_EnableWRP(pOBInit->WRPPage);
 8004fe4:	6880      	ldr	r0, [r0, #8]
 8004fe6:	f7ff ff1f 	bl	8004e28 <FLASH_OB_EnableWRP>
 8004fea:	e7f6      	b.n	8004fda <HAL_FLASHEx_OBProgram+0x26>
  HAL_StatusTypeDef status = HAL_ERROR;
 8004fec:	2001      	movs	r0, #1
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 8004fee:	6823      	ldr	r3, [r4, #0]
 8004ff0:	f013 0f02 	tst.w	r3, #2
 8004ff4:	d10b      	bne.n	800500e <HAL_FLASHEx_OBProgram+0x5a>
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	f013 0f04 	tst.w	r3, #4
 8004ffc:	d110      	bne.n	8005020 <HAL_FLASHEx_OBProgram+0x6c>
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 8004ffe:	6823      	ldr	r3, [r4, #0]
 8005000:	f013 0f08 	tst.w	r3, #8
 8005004:	d115      	bne.n	8005032 <HAL_FLASHEx_OBProgram+0x7e>
  __HAL_UNLOCK(&pFlash);
 8005006:	4b11      	ldr	r3, [pc, #68]	@ (800504c <HAL_FLASHEx_OBProgram+0x98>)
 8005008:	2200      	movs	r2, #0
 800500a:	761a      	strb	r2, [r3, #24]
}
 800500c:	bd10      	pop	{r4, pc}
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 800500e:	7c20      	ldrb	r0, [r4, #16]
 8005010:	f7ff fe6a 	bl	8004ce8 <FLASH_OB_RDP_LevelConfig>
    if (status != HAL_OK)
 8005014:	2800      	cmp	r0, #0
 8005016:	d0ee      	beq.n	8004ff6 <HAL_FLASHEx_OBProgram+0x42>
      __HAL_UNLOCK(&pFlash);
 8005018:	4b0c      	ldr	r3, [pc, #48]	@ (800504c <HAL_FLASHEx_OBProgram+0x98>)
 800501a:	2200      	movs	r2, #0
 800501c:	761a      	strb	r2, [r3, #24]
      return status;
 800501e:	e7f5      	b.n	800500c <HAL_FLASHEx_OBProgram+0x58>
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 8005020:	7c60      	ldrb	r0, [r4, #17]
 8005022:	f7ff fe95 	bl	8004d50 <FLASH_OB_UserConfig>
    if (status != HAL_OK)
 8005026:	2800      	cmp	r0, #0
 8005028:	d0e9      	beq.n	8004ffe <HAL_FLASHEx_OBProgram+0x4a>
      __HAL_UNLOCK(&pFlash);
 800502a:	4b08      	ldr	r3, [pc, #32]	@ (800504c <HAL_FLASHEx_OBProgram+0x98>)
 800502c:	2200      	movs	r2, #0
 800502e:	761a      	strb	r2, [r3, #24]
      return status;
 8005030:	e7ec      	b.n	800500c <HAL_FLASHEx_OBProgram+0x58>
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 8005032:	7e21      	ldrb	r1, [r4, #24]
 8005034:	6960      	ldr	r0, [r4, #20]
 8005036:	f7ff feaf 	bl	8004d98 <FLASH_OB_ProgramData>
    if (status != HAL_OK)
 800503a:	2800      	cmp	r0, #0
 800503c:	d0e3      	beq.n	8005006 <HAL_FLASHEx_OBProgram+0x52>
      __HAL_UNLOCK(&pFlash);
 800503e:	4b03      	ldr	r3, [pc, #12]	@ (800504c <HAL_FLASHEx_OBProgram+0x98>)
 8005040:	2200      	movs	r2, #0
 8005042:	761a      	strb	r2, [r3, #24]
      return status;
 8005044:	e7e2      	b.n	800500c <HAL_FLASHEx_OBProgram+0x58>
  __HAL_LOCK(&pFlash);
 8005046:	2002      	movs	r0, #2
}
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	200006d0 	.word	0x200006d0

08005050 <HAL_FLASHEx_OBGetConfig>:
{
 8005050:	b510      	push	{r4, lr}
 8005052:	4604      	mov	r4, r0
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 8005054:	2307      	movs	r3, #7
 8005056:	6003      	str	r3, [r0, #0]
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 8005058:	f7ff fe2c 	bl	8004cb4 <FLASH_OB_GetWRP>
 800505c:	60a0      	str	r0, [r4, #8]
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800505e:	f7ff fe2f 	bl	8004cc0 <FLASH_OB_GetRDP>
 8005062:	7420      	strb	r0, [r4, #16]
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8005064:	f7ff fe38 	bl	8004cd8 <FLASH_OB_GetUser>
 8005068:	7460      	strb	r0, [r4, #17]
}
 800506a:	bd10      	pop	{r4, pc}

0800506c <HAL_FLASHEx_OBGetUserData>:
  if (DATAAdress == OB_DATA_ADDRESS_DATA0)
 800506c:	4b06      	ldr	r3, [pc, #24]	@ (8005088 <HAL_FLASHEx_OBGetUserData+0x1c>)
 800506e:	4298      	cmp	r0, r3
 8005070:	d004      	beq.n	800507c <HAL_FLASHEx_OBGetUserData+0x10>
    value = READ_BIT(FLASH->OBR, FLASH_OBR_DATA1) >> FLASH_POSITION_OB_USERDATA1_BIT;
 8005072:	4b06      	ldr	r3, [pc, #24]	@ (800508c <HAL_FLASHEx_OBGetUserData+0x20>)
 8005074:	69d8      	ldr	r0, [r3, #28]
 8005076:	f3c0 4087 	ubfx	r0, r0, #18, #8
}
 800507a:	4770      	bx	lr
    value = READ_BIT(FLASH->OBR, FLASH_OBR_DATA0) >> FLASH_POSITION_OB_USERDATA0_BIT;
 800507c:	4b03      	ldr	r3, [pc, #12]	@ (800508c <HAL_FLASHEx_OBGetUserData+0x20>)
 800507e:	69d8      	ldr	r0, [r3, #28]
 8005080:	f3c0 2087 	ubfx	r0, r0, #10, #8
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	1ffff804 	.word	0x1ffff804
 800508c:	40022000 	.word	0x40022000

08005090 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005090:	4b06      	ldr	r3, [pc, #24]	@ (80050ac <FLASH_PageErase+0x1c>)
 8005092:	2200      	movs	r2, #0
 8005094:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8005096:	4b06      	ldr	r3, [pc, #24]	@ (80050b0 <FLASH_PageErase+0x20>)
 8005098:	691a      	ldr	r2, [r3, #16]
 800509a:	f042 0202 	orr.w	r2, r2, #2
 800509e:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80050a0:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80050a2:	691a      	ldr	r2, [r3, #16]
 80050a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050a8:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80050aa:	4770      	bx	lr
 80050ac:	200006d0 	.word	0x200006d0
 80050b0:	40022000 	.word	0x40022000

080050b4 <HAL_FLASHEx_Erase>:
  __HAL_LOCK(&pFlash);
 80050b4:	4b26      	ldr	r3, [pc, #152]	@ (8005150 <HAL_FLASHEx_Erase+0x9c>)
 80050b6:	7e1b      	ldrb	r3, [r3, #24]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d046      	beq.n	800514a <HAL_FLASHEx_Erase+0x96>
{
 80050bc:	b570      	push	{r4, r5, r6, lr}
 80050be:	4605      	mov	r5, r0
 80050c0:	460e      	mov	r6, r1
  __HAL_LOCK(&pFlash);
 80050c2:	4b23      	ldr	r3, [pc, #140]	@ (8005150 <HAL_FLASHEx_Erase+0x9c>)
 80050c4:	2201      	movs	r2, #1
 80050c6:	761a      	strb	r2, [r3, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80050c8:	6803      	ldr	r3, [r0, #0]
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d020      	beq.n	8005110 <HAL_FLASHEx_Erase+0x5c>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80050ce:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80050d2:	f7ff fd59 	bl	8004b88 <FLASH_WaitForLastOperation>
 80050d6:	bb90      	cbnz	r0, 800513e <HAL_FLASHEx_Erase+0x8a>
        *PageError = 0xFFFFFFFFU;
 80050d8:	f04f 33ff 	mov.w	r3, #4294967295
 80050dc:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 80050de:	68ac      	ldr	r4, [r5, #8]
  HAL_StatusTypeDef status = HAL_ERROR;
 80050e0:	2101      	movs	r1, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80050e2:	68ea      	ldr	r2, [r5, #12]
 80050e4:	68ab      	ldr	r3, [r5, #8]
 80050e6:	eb03 23c2 	add.w	r3, r3, r2, lsl #11
 80050ea:	42a3      	cmp	r3, r4
 80050ec:	d928      	bls.n	8005140 <HAL_FLASHEx_Erase+0x8c>
          FLASH_PageErase(address);
 80050ee:	4620      	mov	r0, r4
 80050f0:	f7ff ffce 	bl	8005090 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80050f4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80050f8:	f7ff fd46 	bl	8004b88 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80050fc:	4a15      	ldr	r2, [pc, #84]	@ (8005154 <HAL_FLASHEx_Erase+0xa0>)
 80050fe:	6913      	ldr	r3, [r2, #16]
 8005100:	f023 0302 	bic.w	r3, r3, #2
 8005104:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 8005106:	4601      	mov	r1, r0
 8005108:	b9b8      	cbnz	r0, 800513a <HAL_FLASHEx_Erase+0x86>
            address += FLASH_PAGE_SIZE)
 800510a:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 800510e:	e7e8      	b.n	80050e2 <HAL_FLASHEx_Erase+0x2e>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8005110:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005114:	f7ff fd38 	bl	8004b88 <FLASH_WaitForLastOperation>
 8005118:	b108      	cbz	r0, 800511e <HAL_FLASHEx_Erase+0x6a>
  HAL_StatusTypeDef status = HAL_ERROR;
 800511a:	2101      	movs	r1, #1
 800511c:	e010      	b.n	8005140 <HAL_FLASHEx_Erase+0x8c>
        FLASH_MassErase(FLASH_BANK_1);
 800511e:	2001      	movs	r0, #1
 8005120:	f7ff fdb6 	bl	8004c90 <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005124:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005128:	f7ff fd2e 	bl	8004b88 <FLASH_WaitForLastOperation>
 800512c:	4601      	mov	r1, r0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800512e:	4a09      	ldr	r2, [pc, #36]	@ (8005154 <HAL_FLASHEx_Erase+0xa0>)
 8005130:	6913      	ldr	r3, [r2, #16]
 8005132:	f023 0304 	bic.w	r3, r3, #4
 8005136:	6113      	str	r3, [r2, #16]
 8005138:	e002      	b.n	8005140 <HAL_FLASHEx_Erase+0x8c>
            *PageError = address;
 800513a:	6034      	str	r4, [r6, #0]
            break;
 800513c:	e000      	b.n	8005140 <HAL_FLASHEx_Erase+0x8c>
  HAL_StatusTypeDef status = HAL_ERROR;
 800513e:	2101      	movs	r1, #1
  __HAL_UNLOCK(&pFlash);
 8005140:	4b03      	ldr	r3, [pc, #12]	@ (8005150 <HAL_FLASHEx_Erase+0x9c>)
 8005142:	2200      	movs	r2, #0
 8005144:	761a      	strb	r2, [r3, #24]
}
 8005146:	4608      	mov	r0, r1
 8005148:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 800514a:	2102      	movs	r1, #2
}
 800514c:	4608      	mov	r0, r1
 800514e:	4770      	bx	lr
 8005150:	200006d0 	.word	0x200006d0
 8005154:	40022000 	.word	0x40022000

08005158 <HAL_FLASHEx_Erase_IT>:
{
 8005158:	b510      	push	{r4, lr}
  if (pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 800515a:	4b10      	ldr	r3, [pc, #64]	@ (800519c <HAL_FLASHEx_Erase_IT+0x44>)
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	b9db      	cbnz	r3, 8005198 <HAL_FLASHEx_Erase_IT+0x40>
 8005160:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8005164:	4a0e      	ldr	r2, [pc, #56]	@ (80051a0 <HAL_FLASHEx_Erase_IT+0x48>)
 8005166:	6913      	ldr	r3, [r2, #16]
 8005168:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800516c:	6113      	str	r3, [r2, #16]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800516e:	6803      	ldr	r3, [r0, #0]
 8005170:	2b02      	cmp	r3, #2
 8005172:	d00a      	beq.n	800518a <HAL_FLASHEx_Erase_IT+0x32>
    pFlash.ProcedureOnGoing = FLASH_PROC_PAGEERASE;
 8005174:	4b09      	ldr	r3, [pc, #36]	@ (800519c <HAL_FLASHEx_Erase_IT+0x44>)
 8005176:	2201      	movs	r2, #1
 8005178:	701a      	strb	r2, [r3, #0]
    pFlash.DataRemaining = pEraseInit->NbPages;
 800517a:	68c2      	ldr	r2, [r0, #12]
 800517c:	605a      	str	r2, [r3, #4]
    pFlash.Address = pEraseInit->PageAddress;
 800517e:	6880      	ldr	r0, [r0, #8]
 8005180:	6098      	str	r0, [r3, #8]
    FLASH_PageErase(pEraseInit->PageAddress);
 8005182:	f7ff ff85 	bl	8005090 <FLASH_PageErase>
}
 8005186:	4620      	mov	r0, r4
 8005188:	bd10      	pop	{r4, pc}
    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
 800518a:	4b04      	ldr	r3, [pc, #16]	@ (800519c <HAL_FLASHEx_Erase_IT+0x44>)
 800518c:	2202      	movs	r2, #2
 800518e:	701a      	strb	r2, [r3, #0]
        FLASH_MassErase(pEraseInit->Banks);
 8005190:	6840      	ldr	r0, [r0, #4]
 8005192:	f7ff fd7d 	bl	8004c90 <FLASH_MassErase>
 8005196:	e7f6      	b.n	8005186 <HAL_FLASHEx_Erase_IT+0x2e>
    return HAL_ERROR;
 8005198:	2401      	movs	r4, #1
 800519a:	e7f4      	b.n	8005186 <HAL_FLASHEx_Erase_IT+0x2e>
 800519c:	200006d0 	.word	0x200006d0
 80051a0:	40022000 	.word	0x40022000

080051a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051a4:	b570      	push	{r4, r5, r6, lr}
 80051a6:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80051a8:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80051aa:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051ac:	e0ab      	b.n	8005306 <HAL_GPIO_Init+0x162>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80051ae:	4d85      	ldr	r5, [pc, #532]	@ (80053c4 <HAL_GPIO_Init+0x220>)
 80051b0:	42ab      	cmp	r3, r5
 80051b2:	d014      	beq.n	80051de <HAL_GPIO_Init+0x3a>
 80051b4:	d80c      	bhi.n	80051d0 <HAL_GPIO_Init+0x2c>
 80051b6:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80051ba:	42ab      	cmp	r3, r5
 80051bc:	d00f      	beq.n	80051de <HAL_GPIO_Init+0x3a>
 80051be:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 80051c2:	42ab      	cmp	r3, r5
 80051c4:	d00b      	beq.n	80051de <HAL_GPIO_Init+0x3a>
 80051c6:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80051ca:	42ab      	cmp	r3, r5
 80051cc:	d110      	bne.n	80051f0 <HAL_GPIO_Init+0x4c>
 80051ce:	e006      	b.n	80051de <HAL_GPIO_Init+0x3a>
 80051d0:	4d7d      	ldr	r5, [pc, #500]	@ (80053c8 <HAL_GPIO_Init+0x224>)
 80051d2:	42ab      	cmp	r3, r5
 80051d4:	d003      	beq.n	80051de <HAL_GPIO_Init+0x3a>
 80051d6:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 80051da:	42ab      	cmp	r3, r5
 80051dc:	d108      	bne.n	80051f0 <HAL_GPIO_Init+0x4c>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80051de:	688b      	ldr	r3, [r1, #8]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d05a      	beq.n	800529a <HAL_GPIO_Init+0xf6>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d053      	beq.n	8005290 <HAL_GPIO_Init+0xec>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 80051e8:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80051ea:	2408      	movs	r4, #8
 80051ec:	e000      	b.n	80051f0 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80051ee:	68cc      	ldr	r4, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80051f0:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 80051f4:	d853      	bhi.n	800529e <HAL_GPIO_Init+0xfa>
 80051f6:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80051f8:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80051fc:	6833      	ldr	r3, [r6, #0]
 80051fe:	250f      	movs	r5, #15
 8005200:	4095      	lsls	r5, r2
 8005202:	ea23 0305 	bic.w	r3, r3, r5
 8005206:	fa04 f202 	lsl.w	r2, r4, r2
 800520a:	4313      	orrs	r3, r2
 800520c:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800520e:	684b      	ldr	r3, [r1, #4]
 8005210:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8005214:	d075      	beq.n	8005302 <HAL_GPIO_Init+0x15e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005216:	4b6d      	ldr	r3, [pc, #436]	@ (80053cc <HAL_GPIO_Init+0x228>)
 8005218:	699a      	ldr	r2, [r3, #24]
 800521a:	f042 0201 	orr.w	r2, r2, #1
 800521e:	619a      	str	r2, [r3, #24]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	f003 0301 	and.w	r3, r3, #1
 8005226:	9301      	str	r3, [sp, #4]
 8005228:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 800522a:	ea4f 029c 	mov.w	r2, ip, lsr #2
 800522e:	1c95      	adds	r5, r2, #2
 8005230:	4b67      	ldr	r3, [pc, #412]	@ (80053d0 <HAL_GPIO_Init+0x22c>)
 8005232:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005236:	f00c 0503 	and.w	r5, ip, #3
 800523a:	00ad      	lsls	r5, r5, #2
 800523c:	230f      	movs	r3, #15
 800523e:	40ab      	lsls	r3, r5
 8005240:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005244:	4b63      	ldr	r3, [pc, #396]	@ (80053d4 <HAL_GPIO_Init+0x230>)
 8005246:	4298      	cmp	r0, r3
 8005248:	d030      	beq.n	80052ac <HAL_GPIO_Init+0x108>
 800524a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800524e:	4298      	cmp	r0, r3
 8005250:	f000 8096 	beq.w	8005380 <HAL_GPIO_Init+0x1dc>
 8005254:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005258:	4298      	cmp	r0, r3
 800525a:	f000 8093 	beq.w	8005384 <HAL_GPIO_Init+0x1e0>
 800525e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005262:	4298      	cmp	r0, r3
 8005264:	f000 8090 	beq.w	8005388 <HAL_GPIO_Init+0x1e4>
 8005268:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800526c:	4298      	cmp	r0, r3
 800526e:	f000 808d 	beq.w	800538c <HAL_GPIO_Init+0x1e8>
 8005272:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005276:	4298      	cmp	r0, r3
 8005278:	d016      	beq.n	80052a8 <HAL_GPIO_Init+0x104>
 800527a:	2306      	movs	r3, #6
 800527c:	e017      	b.n	80052ae <HAL_GPIO_Init+0x10a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800527e:	68cc      	ldr	r4, [r1, #12]
 8005280:	3404      	adds	r4, #4
          break;
 8005282:	e7b5      	b.n	80051f0 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005284:	68cc      	ldr	r4, [r1, #12]
 8005286:	3408      	adds	r4, #8
          break;
 8005288:	e7b2      	b.n	80051f0 <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800528a:	68cc      	ldr	r4, [r1, #12]
 800528c:	340c      	adds	r4, #12
          break;
 800528e:	e7af      	b.n	80051f0 <HAL_GPIO_Init+0x4c>
            GPIOx->BSRR = ioposition;
 8005290:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005292:	2408      	movs	r4, #8
 8005294:	e7ac      	b.n	80051f0 <HAL_GPIO_Init+0x4c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005296:	2400      	movs	r4, #0
 8005298:	e7aa      	b.n	80051f0 <HAL_GPIO_Init+0x4c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800529a:	2404      	movs	r4, #4
 800529c:	e7a8      	b.n	80051f0 <HAL_GPIO_Init+0x4c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800529e:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80052a0:	f1ac 0208 	sub.w	r2, ip, #8
 80052a4:	0092      	lsls	r2, r2, #2
 80052a6:	e7a9      	b.n	80051fc <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80052a8:	2305      	movs	r3, #5
 80052aa:	e000      	b.n	80052ae <HAL_GPIO_Init+0x10a>
 80052ac:	2300      	movs	r3, #0
 80052ae:	40ab      	lsls	r3, r5
 80052b0:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 80052b2:	3202      	adds	r2, #2
 80052b4:	4d46      	ldr	r5, [pc, #280]	@ (80053d0 <HAL_GPIO_Init+0x22c>)
 80052b6:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80052ba:	684b      	ldr	r3, [r1, #4]
 80052bc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80052c0:	d066      	beq.n	8005390 <HAL_GPIO_Init+0x1ec>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80052c2:	4a45      	ldr	r2, [pc, #276]	@ (80053d8 <HAL_GPIO_Init+0x234>)
 80052c4:	6893      	ldr	r3, [r2, #8]
 80052c6:	ea43 030e 	orr.w	r3, r3, lr
 80052ca:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80052cc:	684b      	ldr	r3, [r1, #4]
 80052ce:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80052d2:	d063      	beq.n	800539c <HAL_GPIO_Init+0x1f8>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80052d4:	4a40      	ldr	r2, [pc, #256]	@ (80053d8 <HAL_GPIO_Init+0x234>)
 80052d6:	68d3      	ldr	r3, [r2, #12]
 80052d8:	ea43 030e 	orr.w	r3, r3, lr
 80052dc:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80052de:	684b      	ldr	r3, [r1, #4]
 80052e0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80052e4:	d060      	beq.n	80053a8 <HAL_GPIO_Init+0x204>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80052e6:	4a3c      	ldr	r2, [pc, #240]	@ (80053d8 <HAL_GPIO_Init+0x234>)
 80052e8:	6853      	ldr	r3, [r2, #4]
 80052ea:	ea43 030e 	orr.w	r3, r3, lr
 80052ee:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80052f0:	684b      	ldr	r3, [r1, #4]
 80052f2:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80052f6:	d05d      	beq.n	80053b4 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80052f8:	4a37      	ldr	r2, [pc, #220]	@ (80053d8 <HAL_GPIO_Init+0x234>)
 80052fa:	6813      	ldr	r3, [r2, #0]
 80052fc:	ea43 030e 	orr.w	r3, r3, lr
 8005300:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 8005302:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005306:	680b      	ldr	r3, [r1, #0]
 8005308:	fa33 f20c 	lsrs.w	r2, r3, ip
 800530c:	d058      	beq.n	80053c0 <HAL_GPIO_Init+0x21c>
    ioposition = (0x01uL << position);
 800530e:	2201      	movs	r2, #1
 8005310:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005314:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 8005318:	ea32 0303 	bics.w	r3, r2, r3
 800531c:	d1f1      	bne.n	8005302 <HAL_GPIO_Init+0x15e>
      switch (GPIO_Init->Mode)
 800531e:	684b      	ldr	r3, [r1, #4]
 8005320:	2b12      	cmp	r3, #18
 8005322:	f63f af44 	bhi.w	80051ae <HAL_GPIO_Init+0xa>
 8005326:	2b12      	cmp	r3, #18
 8005328:	f63f af62 	bhi.w	80051f0 <HAL_GPIO_Init+0x4c>
 800532c:	a501      	add	r5, pc, #4	@ (adr r5, 8005334 <HAL_GPIO_Init+0x190>)
 800532e:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8005332:	bf00      	nop
 8005334:	080051df 	.word	0x080051df
 8005338:	080051ef 	.word	0x080051ef
 800533c:	08005285 	.word	0x08005285
 8005340:	08005297 	.word	0x08005297
 8005344:	080051f1 	.word	0x080051f1
 8005348:	080051f1 	.word	0x080051f1
 800534c:	080051f1 	.word	0x080051f1
 8005350:	080051f1 	.word	0x080051f1
 8005354:	080051f1 	.word	0x080051f1
 8005358:	080051f1 	.word	0x080051f1
 800535c:	080051f1 	.word	0x080051f1
 8005360:	080051f1 	.word	0x080051f1
 8005364:	080051f1 	.word	0x080051f1
 8005368:	080051f1 	.word	0x080051f1
 800536c:	080051f1 	.word	0x080051f1
 8005370:	080051f1 	.word	0x080051f1
 8005374:	080051f1 	.word	0x080051f1
 8005378:	0800527f 	.word	0x0800527f
 800537c:	0800528b 	.word	0x0800528b
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005380:	2301      	movs	r3, #1
 8005382:	e794      	b.n	80052ae <HAL_GPIO_Init+0x10a>
 8005384:	2302      	movs	r3, #2
 8005386:	e792      	b.n	80052ae <HAL_GPIO_Init+0x10a>
 8005388:	2303      	movs	r3, #3
 800538a:	e790      	b.n	80052ae <HAL_GPIO_Init+0x10a>
 800538c:	2304      	movs	r3, #4
 800538e:	e78e      	b.n	80052ae <HAL_GPIO_Init+0x10a>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005390:	4a11      	ldr	r2, [pc, #68]	@ (80053d8 <HAL_GPIO_Init+0x234>)
 8005392:	6893      	ldr	r3, [r2, #8]
 8005394:	ea23 030e 	bic.w	r3, r3, lr
 8005398:	6093      	str	r3, [r2, #8]
 800539a:	e797      	b.n	80052cc <HAL_GPIO_Init+0x128>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800539c:	4a0e      	ldr	r2, [pc, #56]	@ (80053d8 <HAL_GPIO_Init+0x234>)
 800539e:	68d3      	ldr	r3, [r2, #12]
 80053a0:	ea23 030e 	bic.w	r3, r3, lr
 80053a4:	60d3      	str	r3, [r2, #12]
 80053a6:	e79a      	b.n	80052de <HAL_GPIO_Init+0x13a>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80053a8:	4a0b      	ldr	r2, [pc, #44]	@ (80053d8 <HAL_GPIO_Init+0x234>)
 80053aa:	6853      	ldr	r3, [r2, #4]
 80053ac:	ea23 030e 	bic.w	r3, r3, lr
 80053b0:	6053      	str	r3, [r2, #4]
 80053b2:	e79d      	b.n	80052f0 <HAL_GPIO_Init+0x14c>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80053b4:	4a08      	ldr	r2, [pc, #32]	@ (80053d8 <HAL_GPIO_Init+0x234>)
 80053b6:	6813      	ldr	r3, [r2, #0]
 80053b8:	ea23 030e 	bic.w	r3, r3, lr
 80053bc:	6013      	str	r3, [r2, #0]
 80053be:	e7a0      	b.n	8005302 <HAL_GPIO_Init+0x15e>
  }
}
 80053c0:	b002      	add	sp, #8
 80053c2:	bd70      	pop	{r4, r5, r6, pc}
 80053c4:	10220000 	.word	0x10220000
 80053c8:	10310000 	.word	0x10310000
 80053cc:	40021000 	.word	0x40021000
 80053d0:	40010000 	.word	0x40010000
 80053d4:	40010800 	.word	0x40010800
 80053d8:	40010400 	.word	0x40010400

080053dc <HAL_GPIO_DeInit>:
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 80053dc:	2200      	movs	r2, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80053de:	e07e      	b.n	80054de <HAL_GPIO_DeInit+0x102>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
      tmp &= 0x0FuL << (4u * (position & 0x03u));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80053e0:	f04f 0e05 	mov.w	lr, #5
 80053e4:	e001      	b.n	80053ea <HAL_GPIO_DeInit+0xe>
 80053e6:	f04f 0e00 	mov.w	lr, #0
 80053ea:	fa0e f404 	lsl.w	r4, lr, r4
 80053ee:	4564      	cmp	r4, ip
 80053f0:	d052      	beq.n	8005498 <HAL_GPIO_DeInit+0xbc>
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80053f2:	2bff      	cmp	r3, #255	@ 0xff
 80053f4:	d86b      	bhi.n	80054ce <HAL_GPIO_DeInit+0xf2>
 80053f6:	4605      	mov	r5, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80053f8:	ea4f 0e82 	mov.w	lr, r2, lsl #2

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80053fc:	682c      	ldr	r4, [r5, #0]
 80053fe:	f04f 0c0f 	mov.w	ip, #15
 8005402:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005406:	ea24 040c 	bic.w	r4, r4, ip
 800540a:	f04f 0c04 	mov.w	ip, #4
 800540e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005412:	ea44 040c 	orr.w	r4, r4, ip
 8005416:	602c      	str	r4, [r5, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8005418:	68c4      	ldr	r4, [r0, #12]
 800541a:	ea24 0303 	bic.w	r3, r4, r3
 800541e:	60c3      	str	r3, [r0, #12]
    }

    position++;
 8005420:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0u)
 8005422:	fa31 f302 	lsrs.w	r3, r1, r2
 8005426:	d058      	beq.n	80054da <HAL_GPIO_DeInit+0xfe>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005428:	2301      	movs	r3, #1
 800542a:	4093      	lsls	r3, r2
    if (iocurrent)
 800542c:	400b      	ands	r3, r1
 800542e:	d0f7      	beq.n	8005420 <HAL_GPIO_DeInit+0x44>
      tmp = AFIO->EXTICR[position >> 2u];
 8005430:	0897      	lsrs	r7, r2, #2
 8005432:	1cbd      	adds	r5, r7, #2
 8005434:	4c2f      	ldr	r4, [pc, #188]	@ (80054f4 <HAL_GPIO_DeInit+0x118>)
 8005436:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800543a:	f002 0403 	and.w	r4, r2, #3
 800543e:	00a4      	lsls	r4, r4, #2
 8005440:	f04f 0c0f 	mov.w	ip, #15
 8005444:	fa0c f604 	lsl.w	r6, ip, r4
 8005448:	ea06 0c05 	and.w	ip, r6, r5
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800544c:	4d2a      	ldr	r5, [pc, #168]	@ (80054f8 <HAL_GPIO_DeInit+0x11c>)
 800544e:	42a8      	cmp	r0, r5
 8005450:	d0c9      	beq.n	80053e6 <HAL_GPIO_DeInit+0xa>
 8005452:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005456:	42a8      	cmp	r0, r5
 8005458:	d012      	beq.n	8005480 <HAL_GPIO_DeInit+0xa4>
 800545a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800545e:	42a8      	cmp	r0, r5
 8005460:	d011      	beq.n	8005486 <HAL_GPIO_DeInit+0xaa>
 8005462:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005466:	42a8      	cmp	r0, r5
 8005468:	d010      	beq.n	800548c <HAL_GPIO_DeInit+0xb0>
 800546a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800546e:	42a8      	cmp	r0, r5
 8005470:	d00f      	beq.n	8005492 <HAL_GPIO_DeInit+0xb6>
 8005472:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005476:	42a8      	cmp	r0, r5
 8005478:	d0b2      	beq.n	80053e0 <HAL_GPIO_DeInit+0x4>
 800547a:	f04f 0e06 	mov.w	lr, #6
 800547e:	e7b4      	b.n	80053ea <HAL_GPIO_DeInit+0xe>
 8005480:	f04f 0e01 	mov.w	lr, #1
 8005484:	e7b1      	b.n	80053ea <HAL_GPIO_DeInit+0xe>
 8005486:	f04f 0e02 	mov.w	lr, #2
 800548a:	e7ae      	b.n	80053ea <HAL_GPIO_DeInit+0xe>
 800548c:	f04f 0e03 	mov.w	lr, #3
 8005490:	e7ab      	b.n	80053ea <HAL_GPIO_DeInit+0xe>
 8005492:	f04f 0e04 	mov.w	lr, #4
 8005496:	e7a8      	b.n	80053ea <HAL_GPIO_DeInit+0xe>
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8005498:	4c18      	ldr	r4, [pc, #96]	@ (80054fc <HAL_GPIO_DeInit+0x120>)
 800549a:	6825      	ldr	r5, [r4, #0]
 800549c:	ea25 0503 	bic.w	r5, r5, r3
 80054a0:	6025      	str	r5, [r4, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80054a2:	6865      	ldr	r5, [r4, #4]
 80054a4:	ea25 0503 	bic.w	r5, r5, r3
 80054a8:	6065      	str	r5, [r4, #4]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80054aa:	68e5      	ldr	r5, [r4, #12]
 80054ac:	ea25 0503 	bic.w	r5, r5, r3
 80054b0:	60e5      	str	r5, [r4, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80054b2:	68a5      	ldr	r5, [r4, #8]
 80054b4:	ea25 0503 	bic.w	r5, r5, r3
 80054b8:	60a5      	str	r5, [r4, #8]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80054ba:	f8df c038 	ldr.w	ip, [pc, #56]	@ 80054f4 <HAL_GPIO_DeInit+0x118>
 80054be:	1cbc      	adds	r4, r7, #2
 80054c0:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 80054c4:	ea25 0506 	bic.w	r5, r5, r6
 80054c8:	f84c 5024 	str.w	r5, [ip, r4, lsl #2]
 80054cc:	e791      	b.n	80053f2 <HAL_GPIO_DeInit+0x16>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80054ce:	1d05      	adds	r5, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80054d0:	f1a2 0e08 	sub.w	lr, r2, #8
 80054d4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80054d8:	e790      	b.n	80053fc <HAL_GPIO_DeInit+0x20>
  }
}
 80054da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    position++;
 80054dc:	3201      	adds	r2, #1
  while ((GPIO_Pin >> position) != 0u)
 80054de:	fa31 f302 	lsrs.w	r3, r1, r2
 80054e2:	d005      	beq.n	80054f0 <HAL_GPIO_DeInit+0x114>
    iocurrent = (GPIO_Pin) & (1uL << position);
 80054e4:	2301      	movs	r3, #1
 80054e6:	4093      	lsls	r3, r2
    if (iocurrent)
 80054e8:	400b      	ands	r3, r1
 80054ea:	d0f7      	beq.n	80054dc <HAL_GPIO_DeInit+0x100>
{
 80054ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054ee:	e79f      	b.n	8005430 <HAL_GPIO_DeInit+0x54>
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	40010000 	.word	0x40010000
 80054f8:	40010800 	.word	0x40010800
 80054fc:	40010400 	.word	0x40010400

08005500 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005500:	6883      	ldr	r3, [r0, #8]
 8005502:	4219      	tst	r1, r3
 8005504:	d001      	beq.n	800550a <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8005506:	2001      	movs	r0, #1
 8005508:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800550a:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 800550c:	4770      	bx	lr

0800550e <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800550e:	b10a      	cbz	r2, 8005514 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005510:	6101      	str	r1, [r0, #16]
 8005512:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005514:	0409      	lsls	r1, r1, #16
 8005516:	6101      	str	r1, [r0, #16]
  }
}
 8005518:	4770      	bx	lr

0800551a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800551a:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800551c:	ea01 0203 	and.w	r2, r1, r3
 8005520:	ea21 0103 	bic.w	r1, r1, r3
 8005524:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005528:	6101      	str	r1, [r0, #16]
}
 800552a:	4770      	bx	lr

0800552c <HAL_GPIO_LockPin>:
* @param  GPIO_Pin: specifies the port bit to be locked.
*         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
* @retval None
*/
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800552c:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800552e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005532:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  SET_BIT(tmp, GPIO_Pin);
 8005534:	9b01      	ldr	r3, [sp, #4]
 8005536:	430b      	orrs	r3, r1
 8005538:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800553a:	9b01      	ldr	r3, [sp, #4]
 800553c:	6183      	str	r3, [r0, #24]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800553e:	6181      	str	r1, [r0, #24]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8005540:	9b01      	ldr	r3, [sp, #4]
 8005542:	6183      	str	r3, [r0, #24]
  /* Read LCKK register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 8005544:	6983      	ldr	r3, [r0, #24]
 8005546:	9301      	str	r3, [sp, #4]

  /* read again in order to confirm lock is active */
  if ((uint32_t)(GPIOx->LCKR & GPIO_LCKR_LCKK))
 8005548:	6983      	ldr	r3, [r0, #24]
 800554a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800554e:	d002      	beq.n	8005556 <HAL_GPIO_LockPin+0x2a>
  {
    return HAL_OK;
 8005550:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_ERROR;
  }
}
 8005552:	b002      	add	sp, #8
 8005554:	4770      	bx	lr
    return HAL_ERROR;
 8005556:	2001      	movs	r0, #1
 8005558:	e7fb      	b.n	8005552 <HAL_GPIO_LockPin+0x26>

0800555a <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800555a:	4770      	bx	lr

0800555c <HAL_GPIO_EXTI_IRQHandler>:
{
 800555c:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800555e:	4b05      	ldr	r3, [pc, #20]	@ (8005574 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	4203      	tst	r3, r0
 8005564:	d100      	bne.n	8005568 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8005566:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005568:	4b02      	ldr	r3, [pc, #8]	@ (8005574 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800556a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800556c:	f7ff fff5 	bl	800555a <HAL_GPIO_EXTI_Callback>
}
 8005570:	e7f9      	b.n	8005566 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8005572:	bf00      	nop
 8005574:	40010400 	.word	0x40010400

08005578 <HAL_GPIOEx_ConfigEventout>:
  /* Verify the parameters */
  assert_param(IS_AFIO_EVENTOUT_PORT(GPIO_PortSource));
  assert_param(IS_AFIO_EVENTOUT_PIN(GPIO_PinSource));

  /* Apply the new configuration */
  MODIFY_REG(AFIO->EVCR, (AFIO_EVCR_PORT) | (AFIO_EVCR_PIN), (GPIO_PortSource) | (GPIO_PinSource));
 8005578:	4a03      	ldr	r2, [pc, #12]	@ (8005588 <HAL_GPIOEx_ConfigEventout+0x10>)
 800557a:	6813      	ldr	r3, [r2, #0]
 800557c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005580:	4308      	orrs	r0, r1
 8005582:	4303      	orrs	r3, r0
 8005584:	6013      	str	r3, [r2, #0]
}
 8005586:	4770      	bx	lr
 8005588:	40010000 	.word	0x40010000

0800558c <HAL_GPIOEx_EnableEventout>:
  * @brief  Enables the Event Output.
  * @retval None
  */
void HAL_GPIOEx_EnableEventout(void)
{
  SET_BIT(AFIO->EVCR, AFIO_EVCR_EVOE);
 800558c:	4a02      	ldr	r2, [pc, #8]	@ (8005598 <HAL_GPIOEx_EnableEventout+0xc>)
 800558e:	6813      	ldr	r3, [r2, #0]
 8005590:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005594:	6013      	str	r3, [r2, #0]
}
 8005596:	4770      	bx	lr
 8005598:	40010000 	.word	0x40010000

0800559c <HAL_GPIOEx_DisableEventout>:
  * @brief  Disables the Event Output.
  * @retval None
  */
void HAL_GPIOEx_DisableEventout(void)
{
  CLEAR_BIT(AFIO->EVCR, AFIO_EVCR_EVOE);
 800559c:	4a02      	ldr	r2, [pc, #8]	@ (80055a8 <HAL_GPIOEx_DisableEventout+0xc>)
 800559e:	6813      	ldr	r3, [r2, #0]
 80055a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055a4:	6013      	str	r3, [r2, #0]
}
 80055a6:	4770      	bx	lr
 80055a8:	40010000 	.word	0x40010000

080055ac <PWR_OverloadWfe>:

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
  __asm volatile( "wfe" );
 80055ac:	bf20      	wfe
  __asm volatile( "nop" );
 80055ae:	bf00      	nop
}
 80055b0:	4770      	bx	lr
	...

080055b4 <HAL_PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.  
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
  __HAL_RCC_PWR_FORCE_RESET();
 80055b4:	4b04      	ldr	r3, [pc, #16]	@ (80055c8 <HAL_PWR_DeInit+0x14>)
 80055b6:	691a      	ldr	r2, [r3, #16]
 80055b8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80055bc:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_RELEASE_RESET();
 80055be:	691a      	ldr	r2, [r3, #16]
 80055c0:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80055c4:	611a      	str	r2, [r3, #16]
}
 80055c6:	4770      	bx	lr
 80055c8:	40021000 	.word	0x40021000

080055cc <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80055cc:	4b01      	ldr	r3, [pc, #4]	@ (80055d4 <HAL_PWR_EnableBkUpAccess+0x8>)
 80055ce:	2201      	movs	r2, #1
 80055d0:	621a      	str	r2, [r3, #32]
}
 80055d2:	4770      	bx	lr
 80055d4:	420e0000 	.word	0x420e0000

080055d8 <HAL_PWR_DisableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
  /* Disable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80055d8:	4b01      	ldr	r3, [pc, #4]	@ (80055e0 <HAL_PWR_DisableBkUpAccess+0x8>)
 80055da:	2200      	movs	r2, #0
 80055dc:	621a      	str	r2, [r3, #32]
}
 80055de:	4770      	bx	lr
 80055e0:	420e0000 	.word	0x420e0000

080055e4 <HAL_PWR_ConfigPVD>:
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 80055e4:	4a1e      	ldr	r2, [pc, #120]	@ (8005660 <HAL_PWR_ConfigPVD+0x7c>)
 80055e6:	6813      	ldr	r3, [r2, #0]
 80055e8:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80055ec:	6801      	ldr	r1, [r0, #0]
 80055ee:	430b      	orrs	r3, r1
 80055f0:	6013      	str	r3, [r2, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 80055f2:	4b1c      	ldr	r3, [pc, #112]	@ (8005664 <HAL_PWR_ConfigPVD+0x80>)
 80055f4:	685a      	ldr	r2, [r3, #4]
 80055f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80055fa:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005602:	601a      	str	r2, [r3, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 8005604:	68da      	ldr	r2, [r3, #12]
 8005606:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800560a:	60da      	str	r2, [r3, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 800560c:	689a      	ldr	r2, [r3, #8]
 800560e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005612:	609a      	str	r2, [r3, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 8005614:	6843      	ldr	r3, [r0, #4]
 8005616:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800561a:	d004      	beq.n	8005626 <HAL_PWR_ConfigPVD+0x42>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 800561c:	4a11      	ldr	r2, [pc, #68]	@ (8005664 <HAL_PWR_ConfigPVD+0x80>)
 800561e:	6813      	ldr	r3, [r2, #0]
 8005620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005624:	6013      	str	r3, [r2, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8005626:	6843      	ldr	r3, [r0, #4]
 8005628:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800562c:	d004      	beq.n	8005638 <HAL_PWR_ConfigPVD+0x54>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 800562e:	4a0d      	ldr	r2, [pc, #52]	@ (8005664 <HAL_PWR_ConfigPVD+0x80>)
 8005630:	6853      	ldr	r3, [r2, #4]
 8005632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005636:	6053      	str	r3, [r2, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 8005638:	6843      	ldr	r3, [r0, #4]
 800563a:	f013 0f01 	tst.w	r3, #1
 800563e:	d004      	beq.n	800564a <HAL_PWR_ConfigPVD+0x66>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 8005640:	4a08      	ldr	r2, [pc, #32]	@ (8005664 <HAL_PWR_ConfigPVD+0x80>)
 8005642:	6893      	ldr	r3, [r2, #8]
 8005644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005648:	6093      	str	r3, [r2, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 800564a:	6843      	ldr	r3, [r0, #4]
 800564c:	f013 0f02 	tst.w	r3, #2
 8005650:	d004      	beq.n	800565c <HAL_PWR_ConfigPVD+0x78>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8005652:	4a04      	ldr	r2, [pc, #16]	@ (8005664 <HAL_PWR_ConfigPVD+0x80>)
 8005654:	68d3      	ldr	r3, [r2, #12]
 8005656:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800565a:	60d3      	str	r3, [r2, #12]
  }
}
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	40007000 	.word	0x40007000
 8005664:	40010400 	.word	0x40010400

08005668 <HAL_PWR_EnablePVD>:
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
  /* Enable the power voltage detector */
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 8005668:	4b01      	ldr	r3, [pc, #4]	@ (8005670 <HAL_PWR_EnablePVD+0x8>)
 800566a:	2201      	movs	r2, #1
 800566c:	611a      	str	r2, [r3, #16]
}
 800566e:	4770      	bx	lr
 8005670:	420e0000 	.word	0x420e0000

08005674 <HAL_PWR_DisablePVD>:
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  /* Disable the power voltage detector */
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
 8005674:	4b01      	ldr	r3, [pc, #4]	@ (800567c <HAL_PWR_DisablePVD+0x8>)
 8005676:	2200      	movs	r2, #0
 8005678:	611a      	str	r2, [r3, #16]
}
 800567a:	4770      	bx	lr
 800567c:	420e0000 	.word	0x420e0000

08005680 <HAL_PWR_EnableWakeUpPin>:
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005680:	fa90 f0a0 	rbit	r0, r0
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)ENABLE;
 8005684:	fab0 f080 	clz	r0, r0
 8005688:	4b02      	ldr	r3, [pc, #8]	@ (8005694 <HAL_PWR_EnableWakeUpPin+0x14>)
 800568a:	4403      	add	r3, r0
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	2201      	movs	r2, #1
 8005690:	601a      	str	r2, [r3, #0]
}
 8005692:	4770      	bx	lr
 8005694:	10838020 	.word	0x10838020

08005698 <HAL_PWR_DisableWakeUpPin>:
 8005698:	fa90 f0a0 	rbit	r0, r0
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)DISABLE;
 800569c:	fab0 f080 	clz	r0, r0
 80056a0:	4b02      	ldr	r3, [pc, #8]	@ (80056ac <HAL_PWR_DisableWakeUpPin+0x14>)
 80056a2:	4403      	add	r3, r0
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	2200      	movs	r2, #0
 80056a8:	601a      	str	r2, [r3, #0]
}
 80056aa:	4770      	bx	lr
 80056ac:	10838020 	.word	0x10838020

080056b0 <HAL_PWR_EnterSLEEPMode>:
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80056b0:	4a06      	ldr	r2, [pc, #24]	@ (80056cc <HAL_PWR_EnterSLEEPMode+0x1c>)
 80056b2:	6913      	ldr	r3, [r2, #16]
 80056b4:	f023 0304 	bic.w	r3, r3, #4
 80056b8:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80056ba:	2901      	cmp	r1, #1
 80056bc:	d003      	beq.n	80056c6 <HAL_PWR_EnterSLEEPMode+0x16>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80056be:	bf40      	sev
    __WFE();
 80056c0:	bf20      	wfe
    __WFE();
 80056c2:	bf20      	wfe
  }
}
 80056c4:	4770      	bx	lr
    __WFI();
 80056c6:	bf30      	wfi
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	e000ed00 	.word	0xe000ed00

080056d0 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80056d0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 80056d2:	4a0f      	ldr	r2, [pc, #60]	@ (8005710 <HAL_PWR_EnterSTOPMode+0x40>)
 80056d4:	6813      	ldr	r3, [r2, #0]
 80056d6:	f023 0302 	bic.w	r3, r3, #2
 80056da:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 80056dc:	6813      	ldr	r3, [r2, #0]
 80056de:	f023 0301 	bic.w	r3, r3, #1
 80056e2:	4303      	orrs	r3, r0
 80056e4:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80056e6:	4a0b      	ldr	r2, [pc, #44]	@ (8005714 <HAL_PWR_EnterSTOPMode+0x44>)
 80056e8:	6913      	ldr	r3, [r2, #16]
 80056ea:	f043 0304 	orr.w	r3, r3, #4
 80056ee:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80056f0:	2901      	cmp	r1, #1
 80056f2:	d106      	bne.n	8005702 <HAL_PWR_EnterSTOPMode+0x32>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80056f4:	bf30      	wfi
    __SEV();
    PWR_OverloadWfe(); /* WFE redefine locally */
    PWR_OverloadWfe(); /* WFE redefine locally */
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80056f6:	4a07      	ldr	r2, [pc, #28]	@ (8005714 <HAL_PWR_EnterSTOPMode+0x44>)
 80056f8:	6913      	ldr	r3, [r2, #16]
 80056fa:	f023 0304 	bic.w	r3, r3, #4
 80056fe:	6113      	str	r3, [r2, #16]
}
 8005700:	bd08      	pop	{r3, pc}
    __SEV();
 8005702:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 8005704:	f7ff ff52 	bl	80055ac <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 8005708:	f7ff ff50 	bl	80055ac <PWR_OverloadWfe>
 800570c:	e7f3      	b.n	80056f6 <HAL_PWR_EnterSTOPMode+0x26>
 800570e:	bf00      	nop
 8005710:	40007000 	.word	0x40007000
 8005714:	e000ed00 	.word	0xe000ed00

08005718 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8005718:	4a05      	ldr	r2, [pc, #20]	@ (8005730 <HAL_PWR_EnterSTANDBYMode+0x18>)
 800571a:	6813      	ldr	r3, [r2, #0]
 800571c:	f043 0302 	orr.w	r3, r3, #2
 8005720:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005722:	4a04      	ldr	r2, [pc, #16]	@ (8005734 <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8005724:	6913      	ldr	r3, [r2, #16]
 8005726:	f043 0304 	orr.w	r3, r3, #4
 800572a:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800572c:	bf30      	wfi
}
 800572e:	4770      	bx	lr
 8005730:	40007000 	.word	0x40007000
 8005734:	e000ed00 	.word	0xe000ed00

08005738 <HAL_PWR_EnableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8005738:	4a02      	ldr	r2, [pc, #8]	@ (8005744 <HAL_PWR_EnableSleepOnExit+0xc>)
 800573a:	6913      	ldr	r3, [r2, #16]
 800573c:	f043 0302 	orr.w	r3, r3, #2
 8005740:	6113      	str	r3, [r2, #16]
}
 8005742:	4770      	bx	lr
 8005744:	e000ed00 	.word	0xe000ed00

08005748 <HAL_PWR_DisableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8005748:	4a02      	ldr	r2, [pc, #8]	@ (8005754 <HAL_PWR_DisableSleepOnExit+0xc>)
 800574a:	6913      	ldr	r3, [r2, #16]
 800574c:	f023 0302 	bic.w	r3, r3, #2
 8005750:	6113      	str	r3, [r2, #16]
}
 8005752:	4770      	bx	lr
 8005754:	e000ed00 	.word	0xe000ed00

08005758 <HAL_PWR_EnableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8005758:	4a02      	ldr	r2, [pc, #8]	@ (8005764 <HAL_PWR_EnableSEVOnPend+0xc>)
 800575a:	6913      	ldr	r3, [r2, #16]
 800575c:	f043 0310 	orr.w	r3, r3, #16
 8005760:	6113      	str	r3, [r2, #16]
}
 8005762:	4770      	bx	lr
 8005764:	e000ed00 	.word	0xe000ed00

08005768 <HAL_PWR_DisableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 8005768:	4a02      	ldr	r2, [pc, #8]	@ (8005774 <HAL_PWR_DisableSEVOnPend+0xc>)
 800576a:	6913      	ldr	r3, [r2, #16]
 800576c:	f023 0310 	bic.w	r3, r3, #16
 8005770:	6113      	str	r3, [r2, #16]
}
 8005772:	4770      	bx	lr
 8005774:	e000ed00 	.word	0xe000ed00

08005778 <HAL_PWR_PVDCallback>:
__weak void HAL_PWR_PVDCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8005778:	4770      	bx	lr
	...

0800577c <HAL_PWR_PVD_IRQHandler>:
{
 800577c:	b508      	push	{r3, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 800577e:	4b06      	ldr	r3, [pc, #24]	@ (8005798 <HAL_PWR_PVD_IRQHandler+0x1c>)
 8005780:	695b      	ldr	r3, [r3, #20]
 8005782:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005786:	d100      	bne.n	800578a <HAL_PWR_PVD_IRQHandler+0xe>
}
 8005788:	bd08      	pop	{r3, pc}
    HAL_PWR_PVDCallback();
 800578a:	f7ff fff5 	bl	8005778 <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800578e:	4b02      	ldr	r3, [pc, #8]	@ (8005798 <HAL_PWR_PVD_IRQHandler+0x1c>)
 8005790:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005794:	615a      	str	r2, [r3, #20]
}
 8005796:	e7f7      	b.n	8005788 <HAL_PWR_PVD_IRQHandler+0xc>
 8005798:	40010400 	.word	0x40010400

0800579c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800579c:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800579e:	4b08      	ldr	r3, [pc, #32]	@ (80057c0 <RCC_Delay+0x24>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a08      	ldr	r2, [pc, #32]	@ (80057c4 <RCC_Delay+0x28>)
 80057a4:	fba2 2303 	umull	r2, r3, r2, r3
 80057a8:	0a5b      	lsrs	r3, r3, #9
 80057aa:	fb00 f303 	mul.w	r3, r0, r3
 80057ae:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80057b0:	bf00      	nop
  }
  while (Delay --);
 80057b2:	9b01      	ldr	r3, [sp, #4]
 80057b4:	1e5a      	subs	r2, r3, #1
 80057b6:	9201      	str	r2, [sp, #4]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d1f9      	bne.n	80057b0 <RCC_Delay+0x14>
}
 80057bc:	b002      	add	sp, #8
 80057be:	4770      	bx	lr
 80057c0:	20000010 	.word	0x20000010
 80057c4:	10624dd3 	.word	0x10624dd3

080057c8 <HAL_RCC_DeInit>:
{
 80057c8:	b570      	push	{r4, r5, r6, lr}
  tickstart = HAL_GetTick();
 80057ca:	f7fd fef7 	bl	80035bc <HAL_GetTick>
 80057ce:	4604      	mov	r4, r0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80057d0:	4a36      	ldr	r2, [pc, #216]	@ (80058ac <HAL_RCC_DeInit+0xe4>)
 80057d2:	6813      	ldr	r3, [r2, #0]
 80057d4:	f043 0301 	orr.w	r3, r3, #1
 80057d8:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80057da:	4b34      	ldr	r3, [pc, #208]	@ (80058ac <HAL_RCC_DeInit+0xe4>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f013 0f02 	tst.w	r3, #2
 80057e2:	d107      	bne.n	80057f4 <HAL_RCC_DeInit+0x2c>
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057e4:	f7fd feea 	bl	80035bc <HAL_GetTick>
 80057e8:	1b00      	subs	r0, r0, r4
 80057ea:	2802      	cmp	r0, #2
 80057ec:	d9f5      	bls.n	80057da <HAL_RCC_DeInit+0x12>
      return HAL_TIMEOUT;
 80057ee:	2403      	movs	r4, #3
}
 80057f0:	4620      	mov	r0, r4
 80057f2:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 80057f4:	4d2d      	ldr	r5, [pc, #180]	@ (80058ac <HAL_RCC_DeInit+0xe4>)
 80057f6:	682b      	ldr	r3, [r5, #0]
 80057f8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80057fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005800:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8005802:	f7fd fedb 	bl	80035bc <HAL_GetTick>
 8005806:	4604      	mov	r4, r0
  CLEAR_REG(RCC->CFGR);
 8005808:	2300      	movs	r3, #0
 800580a:	606b      	str	r3, [r5, #4]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800580c:	4b27      	ldr	r3, [pc, #156]	@ (80058ac <HAL_RCC_DeInit+0xe4>)
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f013 0f0c 	tst.w	r3, #12
 8005814:	d008      	beq.n	8005828 <HAL_RCC_DeInit+0x60>
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005816:	f7fd fed1 	bl	80035bc <HAL_GetTick>
 800581a:	1b00      	subs	r0, r0, r4
 800581c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005820:	4298      	cmp	r0, r3
 8005822:	d9f3      	bls.n	800580c <HAL_RCC_DeInit+0x44>
      return HAL_TIMEOUT;
 8005824:	2403      	movs	r4, #3
 8005826:	e7e3      	b.n	80057f0 <HAL_RCC_DeInit+0x28>
  SystemCoreClock = HSI_VALUE;
 8005828:	4b21      	ldr	r3, [pc, #132]	@ (80058b0 <HAL_RCC_DeInit+0xe8>)
 800582a:	4a22      	ldr	r2, [pc, #136]	@ (80058b4 <HAL_RCC_DeInit+0xec>)
 800582c:	601a      	str	r2, [r3, #0]
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800582e:	4b22      	ldr	r3, [pc, #136]	@ (80058b8 <HAL_RCC_DeInit+0xf0>)
 8005830:	6818      	ldr	r0, [r3, #0]
 8005832:	f7fd fe7f 	bl	8003534 <HAL_InitTick>
 8005836:	4604      	mov	r4, r0
 8005838:	b108      	cbz	r0, 800583e <HAL_RCC_DeInit+0x76>
    return HAL_ERROR;
 800583a:	2401      	movs	r4, #1
 800583c:	e7d8      	b.n	80057f0 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 800583e:	f7fd febd 	bl	80035bc <HAL_GetTick>
 8005842:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005844:	4a19      	ldr	r2, [pc, #100]	@ (80058ac <HAL_RCC_DeInit+0xe4>)
 8005846:	6813      	ldr	r3, [r2, #0]
 8005848:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800584c:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800584e:	4b17      	ldr	r3, [pc, #92]	@ (80058ac <HAL_RCC_DeInit+0xe4>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005856:	d006      	beq.n	8005866 <HAL_RCC_DeInit+0x9e>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005858:	f7fd feb0 	bl	80035bc <HAL_GetTick>
 800585c:	1b40      	subs	r0, r0, r5
 800585e:	2802      	cmp	r0, #2
 8005860:	d9f5      	bls.n	800584e <HAL_RCC_DeInit+0x86>
      return HAL_TIMEOUT;
 8005862:	2403      	movs	r4, #3
 8005864:	e7c4      	b.n	80057f0 <HAL_RCC_DeInit+0x28>
  CLEAR_REG(RCC->CFGR);
 8005866:	4e11      	ldr	r6, [pc, #68]	@ (80058ac <HAL_RCC_DeInit+0xe4>)
 8005868:	2300      	movs	r3, #0
 800586a:	6073      	str	r3, [r6, #4]
  tickstart = HAL_GetTick();
 800586c:	f7fd fea6 	bl	80035bc <HAL_GetTick>
 8005870:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8005872:	6833      	ldr	r3, [r6, #0]
 8005874:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8005878:	6033      	str	r3, [r6, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800587a:	4b0c      	ldr	r3, [pc, #48]	@ (80058ac <HAL_RCC_DeInit+0xe4>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005882:	d006      	beq.n	8005892 <HAL_RCC_DeInit+0xca>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005884:	f7fd fe9a 	bl	80035bc <HAL_GetTick>
 8005888:	1b40      	subs	r0, r0, r5
 800588a:	2864      	cmp	r0, #100	@ 0x64
 800588c:	d9f5      	bls.n	800587a <HAL_RCC_DeInit+0xb2>
      return HAL_TIMEOUT;
 800588e:	2403      	movs	r4, #3
 8005890:	e7ae      	b.n	80057f0 <HAL_RCC_DeInit+0x28>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8005892:	4b06      	ldr	r3, [pc, #24]	@ (80058ac <HAL_RCC_DeInit+0xe4>)
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800589a:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800589c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800589e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80058a2:	625a      	str	r2, [r3, #36]	@ 0x24
  CLEAR_REG(RCC->CIR);
 80058a4:	2200      	movs	r2, #0
 80058a6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80058a8:	e7a2      	b.n	80057f0 <HAL_RCC_DeInit+0x28>
 80058aa:	bf00      	nop
 80058ac:	40021000 	.word	0x40021000
 80058b0:	20000010 	.word	0x20000010
 80058b4:	007a1200 	.word	0x007a1200
 80058b8:	20000018 	.word	0x20000018

080058bc <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80058bc:	2800      	cmp	r0, #0
 80058be:	f000 81f1 	beq.w	8005ca4 <HAL_RCC_OscConfig+0x3e8>
{
 80058c2:	b570      	push	{r4, r5, r6, lr}
 80058c4:	b082      	sub	sp, #8
 80058c6:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058c8:	6803      	ldr	r3, [r0, #0]
 80058ca:	f013 0f01 	tst.w	r3, #1
 80058ce:	d02c      	beq.n	800592a <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80058d0:	4b99      	ldr	r3, [pc, #612]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f003 030c 	and.w	r3, r3, #12
 80058d8:	2b04      	cmp	r3, #4
 80058da:	d01d      	beq.n	8005918 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80058dc:	4b96      	ldr	r3, [pc, #600]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	f003 030c 	and.w	r3, r3, #12
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d012      	beq.n	800590e <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058e8:	6863      	ldr	r3, [r4, #4]
 80058ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058ee:	d041      	beq.n	8005974 <HAL_RCC_OscConfig+0xb8>
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d155      	bne.n	80059a0 <HAL_RCC_OscConfig+0xe4>
 80058f4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80058f8:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	681a      	ldr	r2, [r3, #0]
 8005906:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	e037      	b.n	800597e <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800590e:	4b8a      	ldr	r3, [pc, #552]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005916:	d0e7      	beq.n	80058e8 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005918:	4b87      	ldr	r3, [pc, #540]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005920:	d003      	beq.n	800592a <HAL_RCC_OscConfig+0x6e>
 8005922:	6863      	ldr	r3, [r4, #4]
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 81bf 	beq.w	8005ca8 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800592a:	6823      	ldr	r3, [r4, #0]
 800592c:	f013 0f02 	tst.w	r3, #2
 8005930:	d075      	beq.n	8005a1e <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005932:	4b81      	ldr	r3, [pc, #516]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f013 0f0c 	tst.w	r3, #12
 800593a:	d05f      	beq.n	80059fc <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800593c:	4b7e      	ldr	r3, [pc, #504]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f003 030c 	and.w	r3, r3, #12
 8005944:	2b08      	cmp	r3, #8
 8005946:	d054      	beq.n	80059f2 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005948:	6923      	ldr	r3, [r4, #16]
 800594a:	2b00      	cmp	r3, #0
 800594c:	f000 808a 	beq.w	8005a64 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8005950:	4b7a      	ldr	r3, [pc, #488]	@ (8005b3c <HAL_RCC_OscConfig+0x280>)
 8005952:	2201      	movs	r2, #1
 8005954:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005956:	f7fd fe31 	bl	80035bc <HAL_GetTick>
 800595a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800595c:	4b76      	ldr	r3, [pc, #472]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f013 0f02 	tst.w	r3, #2
 8005964:	d175      	bne.n	8005a52 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005966:	f7fd fe29 	bl	80035bc <HAL_GetTick>
 800596a:	1b40      	subs	r0, r0, r5
 800596c:	2802      	cmp	r0, #2
 800596e:	d9f5      	bls.n	800595c <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8005970:	2003      	movs	r0, #3
 8005972:	e19e      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005974:	4a70      	ldr	r2, [pc, #448]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005976:	6813      	ldr	r3, [r2, #0]
 8005978:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800597c:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800597e:	6863      	ldr	r3, [r4, #4]
 8005980:	b343      	cbz	r3, 80059d4 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8005982:	f7fd fe1b 	bl	80035bc <HAL_GetTick>
 8005986:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005988:	4b6b      	ldr	r3, [pc, #428]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005990:	d1cb      	bne.n	800592a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005992:	f7fd fe13 	bl	80035bc <HAL_GetTick>
 8005996:	1b40      	subs	r0, r0, r5
 8005998:	2864      	cmp	r0, #100	@ 0x64
 800599a:	d9f5      	bls.n	8005988 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 800599c:	2003      	movs	r0, #3
 800599e:	e188      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059a4:	d009      	beq.n	80059ba <HAL_RCC_OscConfig+0xfe>
 80059a6:	4b64      	ldr	r3, [pc, #400]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80059b6:	601a      	str	r2, [r3, #0]
 80059b8:	e7e1      	b.n	800597e <HAL_RCC_OscConfig+0xc2>
 80059ba:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80059be:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80059c8:	601a      	str	r2, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80059d0:	601a      	str	r2, [r3, #0]
 80059d2:	e7d4      	b.n	800597e <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 80059d4:	f7fd fdf2 	bl	80035bc <HAL_GetTick>
 80059d8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059da:	4b57      	ldr	r3, [pc, #348]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80059e2:	d0a2      	beq.n	800592a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059e4:	f7fd fdea 	bl	80035bc <HAL_GetTick>
 80059e8:	1b40      	subs	r0, r0, r5
 80059ea:	2864      	cmp	r0, #100	@ 0x64
 80059ec:	d9f5      	bls.n	80059da <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 80059ee:	2003      	movs	r0, #3
 80059f0:	e15f      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80059f2:	4b51      	ldr	r3, [pc, #324]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80059fa:	d1a5      	bne.n	8005948 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059fc:	4b4e      	ldr	r3, [pc, #312]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f013 0f02 	tst.w	r3, #2
 8005a04:	d003      	beq.n	8005a0e <HAL_RCC_OscConfig+0x152>
 8005a06:	6923      	ldr	r3, [r4, #16]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	f040 814f 	bne.w	8005cac <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a0e:	4a4a      	ldr	r2, [pc, #296]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005a10:	6813      	ldr	r3, [r2, #0]
 8005a12:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005a16:	6961      	ldr	r1, [r4, #20]
 8005a18:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005a1c:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a1e:	6823      	ldr	r3, [r4, #0]
 8005a20:	f013 0f08 	tst.w	r3, #8
 8005a24:	d033      	beq.n	8005a8e <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a26:	69a3      	ldr	r3, [r4, #24]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d05c      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8005a2c:	4b43      	ldr	r3, [pc, #268]	@ (8005b3c <HAL_RCC_OscConfig+0x280>)
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8005a34:	f7fd fdc2 	bl	80035bc <HAL_GetTick>
 8005a38:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a3a:	4b3f      	ldr	r3, [pc, #252]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a3e:	f013 0f02 	tst.w	r3, #2
 8005a42:	d121      	bne.n	8005a88 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a44:	f7fd fdba 	bl	80035bc <HAL_GetTick>
 8005a48:	1b40      	subs	r0, r0, r5
 8005a4a:	2802      	cmp	r0, #2
 8005a4c:	d9f5      	bls.n	8005a3a <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8005a4e:	2003      	movs	r0, #3
 8005a50:	e12f      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a52:	4a39      	ldr	r2, [pc, #228]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005a54:	6813      	ldr	r3, [r2, #0]
 8005a56:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8005a5a:	6961      	ldr	r1, [r4, #20]
 8005a5c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005a60:	6013      	str	r3, [r2, #0]
 8005a62:	e7dc      	b.n	8005a1e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8005a64:	4b35      	ldr	r3, [pc, #212]	@ (8005b3c <HAL_RCC_OscConfig+0x280>)
 8005a66:	2200      	movs	r2, #0
 8005a68:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005a6a:	f7fd fda7 	bl	80035bc <HAL_GetTick>
 8005a6e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a70:	4b31      	ldr	r3, [pc, #196]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f013 0f02 	tst.w	r3, #2
 8005a78:	d0d1      	beq.n	8005a1e <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a7a:	f7fd fd9f 	bl	80035bc <HAL_GetTick>
 8005a7e:	1b40      	subs	r0, r0, r5
 8005a80:	2802      	cmp	r0, #2
 8005a82:	d9f5      	bls.n	8005a70 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8005a84:	2003      	movs	r0, #3
 8005a86:	e114      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8005a88:	2001      	movs	r0, #1
 8005a8a:	f7ff fe87 	bl	800579c <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a8e:	6823      	ldr	r3, [r4, #0]
 8005a90:	f013 0f04 	tst.w	r3, #4
 8005a94:	f000 8096 	beq.w	8005bc4 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a98:	4b27      	ldr	r3, [pc, #156]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005a9a:	69db      	ldr	r3, [r3, #28]
 8005a9c:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8005aa0:	d134      	bne.n	8005b0c <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aa2:	4b25      	ldr	r3, [pc, #148]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005aa4:	69da      	ldr	r2, [r3, #28]
 8005aa6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005aaa:	61da      	str	r2, [r3, #28]
 8005aac:	69db      	ldr	r3, [r3, #28]
 8005aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ab2:	9301      	str	r3, [sp, #4]
 8005ab4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005ab6:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ab8:	4b21      	ldr	r3, [pc, #132]	@ (8005b40 <HAL_RCC_OscConfig+0x284>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005ac0:	d026      	beq.n	8005b10 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ac2:	68e3      	ldr	r3, [r4, #12]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d03d      	beq.n	8005b44 <HAL_RCC_OscConfig+0x288>
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d153      	bne.n	8005b74 <HAL_RCC_OscConfig+0x2b8>
 8005acc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ad0:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8005ad4:	6a1a      	ldr	r2, [r3, #32]
 8005ad6:	f022 0201 	bic.w	r2, r2, #1
 8005ada:	621a      	str	r2, [r3, #32]
 8005adc:	6a1a      	ldr	r2, [r3, #32]
 8005ade:	f022 0204 	bic.w	r2, r2, #4
 8005ae2:	621a      	str	r2, [r3, #32]
 8005ae4:	e033      	b.n	8005b4e <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 8005ae6:	4b15      	ldr	r3, [pc, #84]	@ (8005b3c <HAL_RCC_OscConfig+0x280>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8005aee:	f7fd fd65 	bl	80035bc <HAL_GetTick>
 8005af2:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005af4:	4b10      	ldr	r3, [pc, #64]	@ (8005b38 <HAL_RCC_OscConfig+0x27c>)
 8005af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af8:	f013 0f02 	tst.w	r3, #2
 8005afc:	d0c7      	beq.n	8005a8e <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005afe:	f7fd fd5d 	bl	80035bc <HAL_GetTick>
 8005b02:	1b40      	subs	r0, r0, r5
 8005b04:	2802      	cmp	r0, #2
 8005b06:	d9f5      	bls.n	8005af4 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8005b08:	2003      	movs	r0, #3
 8005b0a:	e0d2      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8005b0c:	2500      	movs	r5, #0
 8005b0e:	e7d3      	b.n	8005ab8 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b10:	4a0b      	ldr	r2, [pc, #44]	@ (8005b40 <HAL_RCC_OscConfig+0x284>)
 8005b12:	6813      	ldr	r3, [r2, #0]
 8005b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b18:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8005b1a:	f7fd fd4f 	bl	80035bc <HAL_GetTick>
 8005b1e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b20:	4b07      	ldr	r3, [pc, #28]	@ (8005b40 <HAL_RCC_OscConfig+0x284>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005b28:	d1cb      	bne.n	8005ac2 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b2a:	f7fd fd47 	bl	80035bc <HAL_GetTick>
 8005b2e:	1b80      	subs	r0, r0, r6
 8005b30:	2864      	cmp	r0, #100	@ 0x64
 8005b32:	d9f5      	bls.n	8005b20 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8005b34:	2003      	movs	r0, #3
 8005b36:	e0bc      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
 8005b38:	40021000 	.word	0x40021000
 8005b3c:	42420000 	.word	0x42420000
 8005b40:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b44:	4a5f      	ldr	r2, [pc, #380]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005b46:	6a13      	ldr	r3, [r2, #32]
 8005b48:	f043 0301 	orr.w	r3, r3, #1
 8005b4c:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b4e:	68e3      	ldr	r3, [r4, #12]
 8005b50:	b333      	cbz	r3, 8005ba0 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8005b52:	f7fd fd33 	bl	80035bc <HAL_GetTick>
 8005b56:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b58:	4b5a      	ldr	r3, [pc, #360]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005b5a:	6a1b      	ldr	r3, [r3, #32]
 8005b5c:	f013 0f02 	tst.w	r3, #2
 8005b60:	d12f      	bne.n	8005bc2 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b62:	f7fd fd2b 	bl	80035bc <HAL_GetTick>
 8005b66:	1b80      	subs	r0, r0, r6
 8005b68:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005b6c:	4298      	cmp	r0, r3
 8005b6e:	d9f3      	bls.n	8005b58 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8005b70:	2003      	movs	r0, #3
 8005b72:	e09e      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b74:	2b05      	cmp	r3, #5
 8005b76:	d009      	beq.n	8005b8c <HAL_RCC_OscConfig+0x2d0>
 8005b78:	4b52      	ldr	r3, [pc, #328]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005b7a:	6a1a      	ldr	r2, [r3, #32]
 8005b7c:	f022 0201 	bic.w	r2, r2, #1
 8005b80:	621a      	str	r2, [r3, #32]
 8005b82:	6a1a      	ldr	r2, [r3, #32]
 8005b84:	f022 0204 	bic.w	r2, r2, #4
 8005b88:	621a      	str	r2, [r3, #32]
 8005b8a:	e7e0      	b.n	8005b4e <HAL_RCC_OscConfig+0x292>
 8005b8c:	4b4d      	ldr	r3, [pc, #308]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005b8e:	6a1a      	ldr	r2, [r3, #32]
 8005b90:	f042 0204 	orr.w	r2, r2, #4
 8005b94:	621a      	str	r2, [r3, #32]
 8005b96:	6a1a      	ldr	r2, [r3, #32]
 8005b98:	f042 0201 	orr.w	r2, r2, #1
 8005b9c:	621a      	str	r2, [r3, #32]
 8005b9e:	e7d6      	b.n	8005b4e <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8005ba0:	f7fd fd0c 	bl	80035bc <HAL_GetTick>
 8005ba4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ba6:	4b47      	ldr	r3, [pc, #284]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005ba8:	6a1b      	ldr	r3, [r3, #32]
 8005baa:	f013 0f02 	tst.w	r3, #2
 8005bae:	d008      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bb0:	f7fd fd04 	bl	80035bc <HAL_GetTick>
 8005bb4:	1b80      	subs	r0, r0, r6
 8005bb6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005bba:	4298      	cmp	r0, r3
 8005bbc:	d9f3      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8005bbe:	2003      	movs	r0, #3
 8005bc0:	e077      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8005bc2:	b9e5      	cbnz	r5, 8005bfe <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bc4:	69e3      	ldr	r3, [r4, #28]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d072      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bca:	4a3e      	ldr	r2, [pc, #248]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005bcc:	6852      	ldr	r2, [r2, #4]
 8005bce:	f002 020c 	and.w	r2, r2, #12
 8005bd2:	2a08      	cmp	r2, #8
 8005bd4:	d056      	beq.n	8005c84 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bd6:	2b02      	cmp	r3, #2
 8005bd8:	d017      	beq.n	8005c0a <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8005bda:	4b3b      	ldr	r3, [pc, #236]	@ (8005cc8 <HAL_RCC_OscConfig+0x40c>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8005be0:	f7fd fcec 	bl	80035bc <HAL_GetTick>
 8005be4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005be6:	4b37      	ldr	r3, [pc, #220]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005bee:	d047      	beq.n	8005c80 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bf0:	f7fd fce4 	bl	80035bc <HAL_GetTick>
 8005bf4:	1b00      	subs	r0, r0, r4
 8005bf6:	2802      	cmp	r0, #2
 8005bf8:	d9f5      	bls.n	8005be6 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8005bfa:	2003      	movs	r0, #3
 8005bfc:	e059      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bfe:	4a31      	ldr	r2, [pc, #196]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005c00:	69d3      	ldr	r3, [r2, #28]
 8005c02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c06:	61d3      	str	r3, [r2, #28]
 8005c08:	e7dc      	b.n	8005bc4 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8005c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005cc8 <HAL_RCC_OscConfig+0x40c>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8005c10:	f7fd fcd4 	bl	80035bc <HAL_GetTick>
 8005c14:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c16:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005c1e:	d006      	beq.n	8005c2e <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c20:	f7fd fccc 	bl	80035bc <HAL_GetTick>
 8005c24:	1b40      	subs	r0, r0, r5
 8005c26:	2802      	cmp	r0, #2
 8005c28:	d9f5      	bls.n	8005c16 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8005c2a:	2003      	movs	r0, #3
 8005c2c:	e041      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005c2e:	6a23      	ldr	r3, [r4, #32]
 8005c30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c34:	d01a      	beq.n	8005c6c <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c36:	4923      	ldr	r1, [pc, #140]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005c38:	684b      	ldr	r3, [r1, #4]
 8005c3a:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 8005c3e:	6a22      	ldr	r2, [r4, #32]
 8005c40:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005c42:	4302      	orrs	r2, r0
 8005c44:	4313      	orrs	r3, r2
 8005c46:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8005c48:	4b1f      	ldr	r3, [pc, #124]	@ (8005cc8 <HAL_RCC_OscConfig+0x40c>)
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8005c4e:	f7fd fcb5 	bl	80035bc <HAL_GetTick>
 8005c52:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c54:	4b1b      	ldr	r3, [pc, #108]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005c5c:	d10e      	bne.n	8005c7c <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c5e:	f7fd fcad 	bl	80035bc <HAL_GetTick>
 8005c62:	1b00      	subs	r0, r0, r4
 8005c64:	2802      	cmp	r0, #2
 8005c66:	d9f5      	bls.n	8005c54 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8005c68:	2003      	movs	r0, #3
 8005c6a:	e022      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005c6c:	4a15      	ldr	r2, [pc, #84]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005c6e:	6853      	ldr	r3, [r2, #4]
 8005c70:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005c74:	68a1      	ldr	r1, [r4, #8]
 8005c76:	430b      	orrs	r3, r1
 8005c78:	6053      	str	r3, [r2, #4]
 8005c7a:	e7dc      	b.n	8005c36 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	e018      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
 8005c80:	2000      	movs	r0, #0
 8005c82:	e016      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d016      	beq.n	8005cb6 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8005c88:	4b0e      	ldr	r3, [pc, #56]	@ (8005cc4 <HAL_RCC_OscConfig+0x408>)
 8005c8a:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c8c:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8005c90:	6a22      	ldr	r2, [r4, #32]
 8005c92:	4291      	cmp	r1, r2
 8005c94:	d111      	bne.n	8005cba <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005c96:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8005c9a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d10e      	bne.n	8005cbe <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8005ca0:	2000      	movs	r0, #0
 8005ca2:	e006      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8005ca4:	2001      	movs	r0, #1
}
 8005ca6:	4770      	bx	lr
        return HAL_ERROR;
 8005ca8:	2001      	movs	r0, #1
 8005caa:	e002      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8005cac:	2001      	movs	r0, #1
 8005cae:	e000      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8005cb0:	2000      	movs	r0, #0
}
 8005cb2:	b002      	add	sp, #8
 8005cb4:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8005cb6:	2001      	movs	r0, #1
 8005cb8:	e7fb      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8005cba:	2001      	movs	r0, #1
 8005cbc:	e7f9      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
 8005cbe:	2001      	movs	r0, #1
 8005cc0:	e7f7      	b.n	8005cb2 <HAL_RCC_OscConfig+0x3f6>
 8005cc2:	bf00      	nop
 8005cc4:	40021000 	.word	0x40021000
 8005cc8:	42420000 	.word	0x42420000

08005ccc <HAL_RCC_MCOConfig>:
{
 8005ccc:	b530      	push	{r4, r5, lr}
 8005cce:	b087      	sub	sp, #28
 8005cd0:	460d      	mov	r5, r1
  GPIO_InitTypeDef gpio = {0U};
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	9302      	str	r3, [sp, #8]
 8005cd6:	9303      	str	r3, [sp, #12]
 8005cd8:	9304      	str	r3, [sp, #16]
 8005cda:	9305      	str	r3, [sp, #20]
  gpio.Mode      = GPIO_MODE_AF_PP;
 8005cdc:	2302      	movs	r3, #2
 8005cde:	9303      	str	r3, [sp, #12]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	9305      	str	r3, [sp, #20]
  gpio.Pin       = MCO1_PIN;
 8005ce4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ce8:	9302      	str	r3, [sp, #8]
  MCO1_CLK_ENABLE();
 8005cea:	4c0a      	ldr	r4, [pc, #40]	@ (8005d14 <HAL_RCC_MCOConfig+0x48>)
 8005cec:	69a3      	ldr	r3, [r4, #24]
 8005cee:	f043 0304 	orr.w	r3, r3, #4
 8005cf2:	61a3      	str	r3, [r4, #24]
 8005cf4:	69a3      	ldr	r3, [r4, #24]
 8005cf6:	f003 0304 	and.w	r3, r3, #4
 8005cfa:	9301      	str	r3, [sp, #4]
 8005cfc:	9b01      	ldr	r3, [sp, #4]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8005cfe:	a902      	add	r1, sp, #8
 8005d00:	4805      	ldr	r0, [pc, #20]	@ (8005d18 <HAL_RCC_MCOConfig+0x4c>)
 8005d02:	f7ff fa4f 	bl	80051a4 <HAL_GPIO_Init>
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8005d06:	6863      	ldr	r3, [r4, #4]
 8005d08:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8005d0c:	432b      	orrs	r3, r5
 8005d0e:	6063      	str	r3, [r4, #4]
}
 8005d10:	b007      	add	sp, #28
 8005d12:	bd30      	pop	{r4, r5, pc}
 8005d14:	40021000 	.word	0x40021000
 8005d18:	40010800 	.word	0x40010800

08005d1c <HAL_RCC_EnableCSS>:
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005d1c:	4b01      	ldr	r3, [pc, #4]	@ (8005d24 <HAL_RCC_EnableCSS+0x8>)
 8005d1e:	2201      	movs	r2, #1
 8005d20:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8005d22:	4770      	bx	lr
 8005d24:	42420000 	.word	0x42420000

08005d28 <HAL_RCC_DisableCSS>:
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 8005d28:	4b01      	ldr	r3, [pc, #4]	@ (8005d30 <HAL_RCC_DisableCSS+0x8>)
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8005d2e:	4770      	bx	lr
 8005d30:	42420000 	.word	0x42420000

08005d34 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8005d34:	4b0f      	ldr	r3, [pc, #60]	@ (8005d74 <HAL_RCC_GetSysClockFreq+0x40>)
 8005d36:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005d38:	f003 020c 	and.w	r2, r3, #12
 8005d3c:	2a08      	cmp	r2, #8
 8005d3e:	d001      	beq.n	8005d44 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8005d40:	480d      	ldr	r0, [pc, #52]	@ (8005d78 <HAL_RCC_GetSysClockFreq+0x44>)
}
 8005d42:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005d44:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8005d48:	490c      	ldr	r1, [pc, #48]	@ (8005d7c <HAL_RCC_GetSysClockFreq+0x48>)
 8005d4a:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005d4c:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005d50:	d00b      	beq.n	8005d6a <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005d52:	4b08      	ldr	r3, [pc, #32]	@ (8005d74 <HAL_RCC_GetSysClockFreq+0x40>)
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8005d5a:	4a09      	ldr	r2, [pc, #36]	@ (8005d80 <HAL_RCC_GetSysClockFreq+0x4c>)
 8005d5c:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005d5e:	4a06      	ldr	r2, [pc, #24]	@ (8005d78 <HAL_RCC_GetSysClockFreq+0x44>)
 8005d60:	fb02 f000 	mul.w	r0, r2, r0
 8005d64:	fbb0 f0f3 	udiv	r0, r0, r3
 8005d68:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005d6a:	4b06      	ldr	r3, [pc, #24]	@ (8005d84 <HAL_RCC_GetSysClockFreq+0x50>)
 8005d6c:	fb03 f000 	mul.w	r0, r3, r0
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	40021000 	.word	0x40021000
 8005d78:	007a1200 	.word	0x007a1200
 8005d7c:	080123a8 	.word	0x080123a8
 8005d80:	080123a4 	.word	0x080123a4
 8005d84:	003d0900 	.word	0x003d0900

08005d88 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	f000 80a0 	beq.w	8005ece <HAL_RCC_ClockConfig+0x146>
{
 8005d8e:	b570      	push	{r4, r5, r6, lr}
 8005d90:	460d      	mov	r5, r1
 8005d92:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d94:	4b52      	ldr	r3, [pc, #328]	@ (8005ee0 <HAL_RCC_ClockConfig+0x158>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0307 	and.w	r3, r3, #7
 8005d9c:	428b      	cmp	r3, r1
 8005d9e:	d20b      	bcs.n	8005db8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005da0:	4a4f      	ldr	r2, [pc, #316]	@ (8005ee0 <HAL_RCC_ClockConfig+0x158>)
 8005da2:	6813      	ldr	r3, [r2, #0]
 8005da4:	f023 0307 	bic.w	r3, r3, #7
 8005da8:	430b      	orrs	r3, r1
 8005daa:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dac:	6813      	ldr	r3, [r2, #0]
 8005dae:	f003 0307 	and.w	r3, r3, #7
 8005db2:	428b      	cmp	r3, r1
 8005db4:	f040 808d 	bne.w	8005ed2 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005db8:	6823      	ldr	r3, [r4, #0]
 8005dba:	f013 0f02 	tst.w	r3, #2
 8005dbe:	d017      	beq.n	8005df0 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dc0:	f013 0f04 	tst.w	r3, #4
 8005dc4:	d004      	beq.n	8005dd0 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dc6:	4a47      	ldr	r2, [pc, #284]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005dc8:	6853      	ldr	r3, [r2, #4]
 8005dca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005dce:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dd0:	6823      	ldr	r3, [r4, #0]
 8005dd2:	f013 0f08 	tst.w	r3, #8
 8005dd6:	d004      	beq.n	8005de2 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005dd8:	4a42      	ldr	r2, [pc, #264]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005dda:	6853      	ldr	r3, [r2, #4]
 8005ddc:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005de0:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005de2:	4a40      	ldr	r2, [pc, #256]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005de4:	6853      	ldr	r3, [r2, #4]
 8005de6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dea:	68a1      	ldr	r1, [r4, #8]
 8005dec:	430b      	orrs	r3, r1
 8005dee:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	f013 0f01 	tst.w	r3, #1
 8005df6:	d031      	beq.n	8005e5c <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005df8:	6863      	ldr	r3, [r4, #4]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d020      	beq.n	8005e40 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d025      	beq.n	8005e4e <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e02:	4a38      	ldr	r2, [pc, #224]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005e04:	6812      	ldr	r2, [r2, #0]
 8005e06:	f012 0f02 	tst.w	r2, #2
 8005e0a:	d064      	beq.n	8005ed6 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e0c:	4935      	ldr	r1, [pc, #212]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005e0e:	684a      	ldr	r2, [r1, #4]
 8005e10:	f022 0203 	bic.w	r2, r2, #3
 8005e14:	4313      	orrs	r3, r2
 8005e16:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8005e18:	f7fd fbd0 	bl	80035bc <HAL_GetTick>
 8005e1c:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e1e:	4b31      	ldr	r3, [pc, #196]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	f003 030c 	and.w	r3, r3, #12
 8005e26:	6862      	ldr	r2, [r4, #4]
 8005e28:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005e2c:	d016      	beq.n	8005e5c <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e2e:	f7fd fbc5 	bl	80035bc <HAL_GetTick>
 8005e32:	1b80      	subs	r0, r0, r6
 8005e34:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005e38:	4298      	cmp	r0, r3
 8005e3a:	d9f0      	bls.n	8005e1e <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8005e3c:	2003      	movs	r0, #3
 8005e3e:	e045      	b.n	8005ecc <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e40:	4a28      	ldr	r2, [pc, #160]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005e42:	6812      	ldr	r2, [r2, #0]
 8005e44:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8005e48:	d1e0      	bne.n	8005e0c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8005e4a:	2001      	movs	r0, #1
 8005e4c:	e03e      	b.n	8005ecc <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e4e:	4a25      	ldr	r2, [pc, #148]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005e50:	6812      	ldr	r2, [r2, #0]
 8005e52:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8005e56:	d1d9      	bne.n	8005e0c <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8005e58:	2001      	movs	r0, #1
 8005e5a:	e037      	b.n	8005ecc <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e5c:	4b20      	ldr	r3, [pc, #128]	@ (8005ee0 <HAL_RCC_ClockConfig+0x158>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0307 	and.w	r3, r3, #7
 8005e64:	42ab      	cmp	r3, r5
 8005e66:	d90a      	bls.n	8005e7e <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e68:	4a1d      	ldr	r2, [pc, #116]	@ (8005ee0 <HAL_RCC_ClockConfig+0x158>)
 8005e6a:	6813      	ldr	r3, [r2, #0]
 8005e6c:	f023 0307 	bic.w	r3, r3, #7
 8005e70:	432b      	orrs	r3, r5
 8005e72:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e74:	6813      	ldr	r3, [r2, #0]
 8005e76:	f003 0307 	and.w	r3, r3, #7
 8005e7a:	42ab      	cmp	r3, r5
 8005e7c:	d12d      	bne.n	8005eda <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e7e:	6823      	ldr	r3, [r4, #0]
 8005e80:	f013 0f04 	tst.w	r3, #4
 8005e84:	d006      	beq.n	8005e94 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e86:	4a17      	ldr	r2, [pc, #92]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005e88:	6853      	ldr	r3, [r2, #4]
 8005e8a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005e8e:	68e1      	ldr	r1, [r4, #12]
 8005e90:	430b      	orrs	r3, r1
 8005e92:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e94:	6823      	ldr	r3, [r4, #0]
 8005e96:	f013 0f08 	tst.w	r3, #8
 8005e9a:	d007      	beq.n	8005eac <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005e9c:	4a11      	ldr	r2, [pc, #68]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005e9e:	6853      	ldr	r3, [r2, #4]
 8005ea0:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8005ea4:	6921      	ldr	r1, [r4, #16]
 8005ea6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005eaa:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005eac:	f7ff ff42 	bl	8005d34 <HAL_RCC_GetSysClockFreq>
 8005eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ee4 <HAL_RCC_ClockConfig+0x15c>)
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005eb8:	4a0b      	ldr	r2, [pc, #44]	@ (8005ee8 <HAL_RCC_ClockConfig+0x160>)
 8005eba:	5cd3      	ldrb	r3, [r2, r3]
 8005ebc:	40d8      	lsrs	r0, r3
 8005ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8005eec <HAL_RCC_ClockConfig+0x164>)
 8005ec0:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8005ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef0 <HAL_RCC_ClockConfig+0x168>)
 8005ec4:	6818      	ldr	r0, [r3, #0]
 8005ec6:	f7fd fb35 	bl	8003534 <HAL_InitTick>
  return HAL_OK;
 8005eca:	2000      	movs	r0, #0
}
 8005ecc:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005ece:	2001      	movs	r0, #1
}
 8005ed0:	4770      	bx	lr
    return HAL_ERROR;
 8005ed2:	2001      	movs	r0, #1
 8005ed4:	e7fa      	b.n	8005ecc <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8005ed6:	2001      	movs	r0, #1
 8005ed8:	e7f8      	b.n	8005ecc <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 8005eda:	2001      	movs	r0, #1
 8005edc:	e7f6      	b.n	8005ecc <HAL_RCC_ClockConfig+0x144>
 8005ede:	bf00      	nop
 8005ee0:	40022000 	.word	0x40022000
 8005ee4:	40021000 	.word	0x40021000
 8005ee8:	08012394 	.word	0x08012394
 8005eec:	20000010 	.word	0x20000010
 8005ef0:	20000018 	.word	0x20000018

08005ef4 <HAL_RCC_GetHCLKFreq>:
}
 8005ef4:	4b01      	ldr	r3, [pc, #4]	@ (8005efc <HAL_RCC_GetHCLKFreq+0x8>)
 8005ef6:	6818      	ldr	r0, [r3, #0]
 8005ef8:	4770      	bx	lr
 8005efa:	bf00      	nop
 8005efc:	20000010 	.word	0x20000010

08005f00 <HAL_RCC_GetPCLK1Freq>:
{
 8005f00:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f02:	f7ff fff7 	bl	8005ef4 <HAL_RCC_GetHCLKFreq>
 8005f06:	4b04      	ldr	r3, [pc, #16]	@ (8005f18 <HAL_RCC_GetPCLK1Freq+0x18>)
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005f0e:	4a03      	ldr	r2, [pc, #12]	@ (8005f1c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005f10:	5cd3      	ldrb	r3, [r2, r3]
}
 8005f12:	40d8      	lsrs	r0, r3
 8005f14:	bd08      	pop	{r3, pc}
 8005f16:	bf00      	nop
 8005f18:	40021000 	.word	0x40021000
 8005f1c:	0801238c 	.word	0x0801238c

08005f20 <HAL_RCC_GetPCLK2Freq>:
{
 8005f20:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f22:	f7ff ffe7 	bl	8005ef4 <HAL_RCC_GetHCLKFreq>
 8005f26:	4b04      	ldr	r3, [pc, #16]	@ (8005f38 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005f2e:	4a03      	ldr	r2, [pc, #12]	@ (8005f3c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005f30:	5cd3      	ldrb	r3, [r2, r3]
}
 8005f32:	40d8      	lsrs	r0, r3
 8005f34:	bd08      	pop	{r3, pc}
 8005f36:	bf00      	nop
 8005f38:	40021000 	.word	0x40021000
 8005f3c:	0801238c 	.word	0x0801238c

08005f40 <HAL_RCC_GetOscConfig>:
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 8005f40:	230f      	movs	r3, #15
 8005f42:	6003      	str	r3, [r0, #0]
  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8005f44:	4b2a      	ldr	r3, [pc, #168]	@ (8005ff0 <HAL_RCC_GetOscConfig+0xb0>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8005f4c:	d030      	beq.n	8005fb0 <HAL_RCC_GetOscConfig+0x70>
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8005f4e:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8005f52:	6043      	str	r3, [r0, #4]
  RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 8005f54:	4a26      	ldr	r2, [pc, #152]	@ (8005ff0 <HAL_RCC_GetOscConfig+0xb0>)
 8005f56:	6853      	ldr	r3, [r2, #4]
 8005f58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f5c:	6083      	str	r3, [r0, #8]
  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 8005f5e:	6813      	ldr	r3, [r2, #0]
 8005f60:	f013 0f01 	tst.w	r3, #1
 8005f64:	d030      	beq.n	8005fc8 <HAL_RCC_GetOscConfig+0x88>
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8005f66:	2301      	movs	r3, #1
 8005f68:	6103      	str	r3, [r0, #16]
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8005f6a:	4a21      	ldr	r2, [pc, #132]	@ (8005ff0 <HAL_RCC_GetOscConfig+0xb0>)
 8005f6c:	6813      	ldr	r3, [r2, #0]
 8005f6e:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8005f72:	6143      	str	r3, [r0, #20]
  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8005f74:	6a13      	ldr	r3, [r2, #32]
 8005f76:	f013 0f04 	tst.w	r3, #4
 8005f7a:	d028      	beq.n	8005fce <HAL_RCC_GetOscConfig+0x8e>
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8005f7c:	2305      	movs	r3, #5
 8005f7e:	60c3      	str	r3, [r0, #12]
  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005f80:	4b1b      	ldr	r3, [pc, #108]	@ (8005ff0 <HAL_RCC_GetOscConfig+0xb0>)
 8005f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f84:	f013 0f01 	tst.w	r3, #1
 8005f88:	d02c      	beq.n	8005fe4 <HAL_RCC_GetOscConfig+0xa4>
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	6183      	str	r3, [r0, #24]
  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 8005f8e:	4b18      	ldr	r3, [pc, #96]	@ (8005ff0 <HAL_RCC_GetOscConfig+0xb0>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8005f96:	d028      	beq.n	8005fea <HAL_RCC_GetOscConfig+0xaa>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8005f98:	2302      	movs	r3, #2
 8005f9a:	61c3      	str	r3, [r0, #28]
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 8005f9c:	4a14      	ldr	r2, [pc, #80]	@ (8005ff0 <HAL_RCC_GetOscConfig+0xb0>)
 8005f9e:	6853      	ldr	r3, [r2, #4]
 8005fa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fa4:	6203      	str	r3, [r0, #32]
  RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 8005fa6:	6853      	ldr	r3, [r2, #4]
 8005fa8:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8005fac:	6243      	str	r3, [r0, #36]	@ 0x24
}
 8005fae:	4770      	bx	lr
  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8005ff0 <HAL_RCC_GetOscConfig+0xb0>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005fb8:	d003      	beq.n	8005fc2 <HAL_RCC_GetOscConfig+0x82>
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8005fba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005fbe:	6043      	str	r3, [r0, #4]
 8005fc0:	e7c8      	b.n	8005f54 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	6043      	str	r3, [r0, #4]
 8005fc6:	e7c5      	b.n	8005f54 <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	6103      	str	r3, [r0, #16]
 8005fcc:	e7cd      	b.n	8005f6a <HAL_RCC_GetOscConfig+0x2a>
  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8005fce:	4b08      	ldr	r3, [pc, #32]	@ (8005ff0 <HAL_RCC_GetOscConfig+0xb0>)
 8005fd0:	6a1b      	ldr	r3, [r3, #32]
 8005fd2:	f013 0f01 	tst.w	r3, #1
 8005fd6:	d002      	beq.n	8005fde <HAL_RCC_GetOscConfig+0x9e>
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	60c3      	str	r3, [r0, #12]
 8005fdc:	e7d0      	b.n	8005f80 <HAL_RCC_GetOscConfig+0x40>
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60c3      	str	r3, [r0, #12]
 8005fe2:	e7cd      	b.n	8005f80 <HAL_RCC_GetOscConfig+0x40>
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	6183      	str	r3, [r0, #24]
 8005fe8:	e7d1      	b.n	8005f8e <HAL_RCC_GetOscConfig+0x4e>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8005fea:	2301      	movs	r3, #1
 8005fec:	61c3      	str	r3, [r0, #28]
 8005fee:	e7d5      	b.n	8005f9c <HAL_RCC_GetOscConfig+0x5c>
 8005ff0:	40021000 	.word	0x40021000

08005ff4 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005ff4:	230f      	movs	r3, #15
 8005ff6:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8006028 <HAL_RCC_GetClockConfig+0x34>)
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	f002 0203 	and.w	r2, r2, #3
 8006000:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8006008:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800600a:	685a      	ldr	r2, [r3, #4]
 800600c:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8006010:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	08db      	lsrs	r3, r3, #3
 8006016:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800601a:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800601c:	4b03      	ldr	r3, [pc, #12]	@ (800602c <HAL_RCC_GetClockConfig+0x38>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0307 	and.w	r3, r3, #7
 8006024:	600b      	str	r3, [r1, #0]
}
 8006026:	4770      	bx	lr
 8006028:	40021000 	.word	0x40021000
 800602c:	40022000 	.word	0x40022000

08006030 <HAL_RCC_CSSCallback>:
__weak void HAL_RCC_CSSCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 8006030:	4770      	bx	lr
	...

08006034 <HAL_RCC_NMI_IRQHandler>:
{
 8006034:	b508      	push	{r3, lr}
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8006036:	4b06      	ldr	r3, [pc, #24]	@ (8006050 <HAL_RCC_NMI_IRQHandler+0x1c>)
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800603e:	d100      	bne.n	8006042 <HAL_RCC_NMI_IRQHandler+0xe>
}
 8006040:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 8006042:	f7ff fff5 	bl	8006030 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8006046:	4b02      	ldr	r3, [pc, #8]	@ (8006050 <HAL_RCC_NMI_IRQHandler+0x1c>)
 8006048:	2280      	movs	r2, #128	@ 0x80
 800604a:	729a      	strb	r2, [r3, #10]
}
 800604c:	e7f8      	b.n	8006040 <HAL_RCC_NMI_IRQHandler+0xc>
 800604e:	bf00      	nop
 8006050:	40021000 	.word	0x40021000

08006054 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006054:	b570      	push	{r4, r5, r6, lr}
 8006056:	b082      	sub	sp, #8
 8006058:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800605a:	6803      	ldr	r3, [r0, #0]
 800605c:	f013 0f01 	tst.w	r3, #1
 8006060:	d036      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006062:	4b3f      	ldr	r3, [pc, #252]	@ (8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800606a:	d149      	bne.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800606c:	4b3c      	ldr	r3, [pc, #240]	@ (8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800606e:	69da      	ldr	r2, [r3, #28]
 8006070:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006074:	61da      	str	r2, [r3, #28]
 8006076:	69db      	ldr	r3, [r3, #28]
 8006078:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800607c:	9301      	str	r3, [sp, #4]
 800607e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006080:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006082:	4b38      	ldr	r3, [pc, #224]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800608a:	d03b      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0xb0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800608c:	4b34      	ldr	r3, [pc, #208]	@ (8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800608e:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006090:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8006094:	d013      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8006096:	6862      	ldr	r2, [r4, #4]
 8006098:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 800609c:	429a      	cmp	r2, r3
 800609e:	d00e      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80060a0:	4a2f      	ldr	r2, [pc, #188]	@ (8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80060a2:	6a13      	ldr	r3, [r2, #32]
 80060a4:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80060a8:	492f      	ldr	r1, [pc, #188]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80060aa:	2601      	movs	r6, #1
 80060ac:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 80060b0:	2600      	movs	r6, #0
 80060b2:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80060b6:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80060b8:	f013 0f01 	tst.w	r3, #1
 80060bc:	d136      	bne.n	800612c <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060be:	4a28      	ldr	r2, [pc, #160]	@ (8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80060c0:	6a13      	ldr	r3, [r2, #32]
 80060c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060c6:	6861      	ldr	r1, [r4, #4]
 80060c8:	430b      	orrs	r3, r1
 80060ca:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80060cc:	2d00      	cmp	r5, #0
 80060ce:	d13e      	bne.n	800614e <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80060d0:	6823      	ldr	r3, [r4, #0]
 80060d2:	f013 0f02 	tst.w	r3, #2
 80060d6:	d006      	beq.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060d8:	4a21      	ldr	r2, [pc, #132]	@ (8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80060da:	6853      	ldr	r3, [r2, #4]
 80060dc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80060e0:	68a1      	ldr	r1, [r4, #8]
 80060e2:	430b      	orrs	r3, r1
 80060e4:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060e6:	6823      	ldr	r3, [r4, #0]
 80060e8:	f013 0f10 	tst.w	r3, #16
 80060ec:	d034      	beq.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060ee:	4a1c      	ldr	r2, [pc, #112]	@ (8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80060f0:	6853      	ldr	r3, [r2, #4]
 80060f2:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80060f6:	6961      	ldr	r1, [r4, #20]
 80060f8:	430b      	orrs	r3, r1
 80060fa:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80060fc:	2000      	movs	r0, #0
 80060fe:	e02c      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x106>
    FlagStatus pwrclkchanged = RESET;
 8006100:	2500      	movs	r5, #0
 8006102:	e7be      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006104:	4a17      	ldr	r2, [pc, #92]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8006106:	6813      	ldr	r3, [r2, #0]
 8006108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800610c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800610e:	f7fd fa55 	bl	80035bc <HAL_GetTick>
 8006112:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006114:	4b13      	ldr	r3, [pc, #76]	@ (8006164 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800611c:	d1b6      	bne.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800611e:	f7fd fa4d 	bl	80035bc <HAL_GetTick>
 8006122:	1b80      	subs	r0, r0, r6
 8006124:	2864      	cmp	r0, #100	@ 0x64
 8006126:	d9f5      	bls.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8006128:	2003      	movs	r0, #3
 800612a:	e016      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x106>
        tickstart = HAL_GetTick();
 800612c:	f7fd fa46 	bl	80035bc <HAL_GetTick>
 8006130:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006132:	4b0b      	ldr	r3, [pc, #44]	@ (8006160 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	f013 0f02 	tst.w	r3, #2
 800613a:	d1c0      	bne.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800613c:	f7fd fa3e 	bl	80035bc <HAL_GetTick>
 8006140:	1b80      	subs	r0, r0, r6
 8006142:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006146:	4298      	cmp	r0, r3
 8006148:	d9f3      	bls.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0xde>
            return HAL_TIMEOUT;
 800614a:	2003      	movs	r0, #3
 800614c:	e005      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x106>
      __HAL_RCC_PWR_CLK_DISABLE();
 800614e:	69d3      	ldr	r3, [r2, #28]
 8006150:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006154:	61d3      	str	r3, [r2, #28]
 8006156:	e7bb      	b.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8006158:	2000      	movs	r0, #0
}
 800615a:	b002      	add	sp, #8
 800615c:	bd70      	pop	{r4, r5, r6, pc}
 800615e:	bf00      	nop
 8006160:	40021000 	.word	0x40021000
 8006164:	40007000 	.word	0x40007000
 8006168:	42420000 	.word	0x42420000

0800616c <HAL_RCCEx_GetPeriphCLKConfig>:
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t srcclk = 0U;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800616c:	2301      	movs	r3, #1
 800616e:	6003      	str	r3, [r0, #0]

  /* Get the RTC configuration -----------------------------------------------*/
  srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006170:	4b0c      	ldr	r3, [pc, #48]	@ (80061a4 <HAL_RCCEx_GetPeriphCLKConfig+0x38>)
 8006172:	6a1a      	ldr	r2, [r3, #32]
 8006174:	f402 7240 	and.w	r2, r2, #768	@ 0x300
  /* Source clock is LSE or LSI*/
  PeriphClkInit->RTCClockSelection = srcclk;
 8006178:	6042      	str	r2, [r0, #4]

  /* Get the ADC clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_ADC;
 800617a:	2203      	movs	r2, #3
 800617c:	6002      	str	r2, [r0, #0]
  PeriphClkInit->AdcClockSelection = __HAL_RCC_GET_ADC_SOURCE();
 800617e:	685a      	ldr	r2, [r3, #4]
 8006180:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8006184:	6082      	str	r2, [r0, #8]

#endif /* STM32F105xC || STM32F107xC */

#if defined(STM32F103xE) || defined(STM32F103xG)
  /* Get the I2S2 clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S2;
 8006186:	2207      	movs	r2, #7
 8006188:	6002      	str	r2, [r0, #0]
  PeriphClkInit->I2s2ClockSelection = RCC_I2S2CLKSOURCE_SYSCLK;
 800618a:	2200      	movs	r2, #0
 800618c:	60c2      	str	r2, [r0, #12]

  /* Get the I2S3 clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S3;
 800618e:	210f      	movs	r1, #15
 8006190:	6001      	str	r1, [r0, #0]
  PeriphClkInit->I2s3ClockSelection = RCC_I2S3CLKSOURCE_SYSCLK;
 8006192:	6102      	str	r2, [r0, #16]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /* Get the USB clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 8006194:	221f      	movs	r2, #31
 8006196:	6002      	str	r2, [r0, #0]
  PeriphClkInit->UsbClockSelection = __HAL_RCC_GET_USB_SOURCE();
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800619e:	6143      	str	r3, [r0, #20]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
}
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	40021000 	.word	0x40021000

080061a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80061a8:	b508      	push	{r3, lr}
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80061aa:	3801      	subs	r0, #1
 80061ac:	280f      	cmp	r0, #15
 80061ae:	d863      	bhi.n	8006278 <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 80061b0:	e8df f000 	tbb	[pc, r0]
 80061b4:	2f625735 	.word	0x2f625735
 80061b8:	32626262 	.word	0x32626262
 80061bc:	62626262 	.word	0x62626262
 80061c0:	08626262 	.word	0x08626262
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80061c4:	4b2f      	ldr	r3, [pc, #188]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80061c6:	685a      	ldr	r2, [r3, #4]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80061c8:	6818      	ldr	r0, [r3, #0]
 80061ca:	f010 7080 	ands.w	r0, r0, #16777216	@ 0x1000000
 80061ce:	d054      	beq.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80061d0:	f3c2 4383 	ubfx	r3, r2, #18, #4
 80061d4:	492c      	ldr	r1, [pc, #176]	@ (8006288 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>)
 80061d6:	5cc8      	ldrb	r0, [r1, r3]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80061d8:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 80061dc:	d015      	beq.n	800620a <HAL_RCCEx_GetPeriphCLKFreq+0x62>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80061de:	4b29      	ldr	r3, [pc, #164]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	f3c3 4340 	ubfx	r3, r3, #17, #1
 80061e6:	4a29      	ldr	r2, [pc, #164]	@ (800628c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>)
 80061e8:	5cd2      	ldrb	r2, [r2, r3]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80061ea:	4b29      	ldr	r3, [pc, #164]	@ (8006290 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>)
 80061ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80061f0:	fb03 f000 	mul.w	r0, r3, r0
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80061f4:	4b23      	ldr	r3, [pc, #140]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80061fc:	d13d      	bne.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
 80061fe:	0040      	lsls	r0, r0, #1
 8006200:	4b24      	ldr	r3, [pc, #144]	@ (8006294 <HAL_RCCEx_GetPeriphCLKFreq+0xec>)
 8006202:	fba3 3000 	umull	r3, r0, r3, r0
 8006206:	0840      	lsrs	r0, r0, #1
 8006208:	e037      	b.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800620a:	4b23      	ldr	r3, [pc, #140]	@ (8006298 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 800620c:	fb03 f000 	mul.w	r0, r3, r0
 8006210:	e7f0      	b.n	80061f4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006212:	f7ff fd8f 	bl	8005d34 <HAL_RCC_GetSysClockFreq>
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006216:	e030      	b.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006218:	f7ff fd8c 	bl	8005d34 <HAL_RCC_GetSysClockFreq>
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800621c:	e02d      	b.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800621e:	4b19      	ldr	r3, [pc, #100]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8006220:	6a1b      	ldr	r3, [r3, #32]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006222:	f240 3202 	movw	r2, #770	@ 0x302
 8006226:	401a      	ands	r2, r3
 8006228:	f5b2 7f81 	cmp.w	r2, #258	@ 0x102
 800622c:	d026      	beq.n	800627c <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
      {
        frequency = LSE_VALUE;
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800622e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006232:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006236:	d004      	beq.n	8006242 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        frequency = LSI_VALUE;
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006238:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800623c:	d009      	beq.n	8006252 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
  uint32_t temp_reg = 0U, frequency = 0U;
 800623e:	2000      	movs	r0, #0
 8006240:	e01b      	b.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006242:	4a10      	ldr	r2, [pc, #64]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8006244:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006246:	f012 0f02 	tst.w	r2, #2
 800624a:	d0f5      	beq.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
        frequency = LSI_VALUE;
 800624c:	f649 4040 	movw	r0, #40000	@ 0x9c40
 8006250:	e013      	b.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006252:	4b0c      	ldr	r3, [pc, #48]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8006254:	6818      	ldr	r0, [r3, #0]
 8006256:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800625a:	d00e      	beq.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      {
        frequency = HSE_VALUE / 128U;
 800625c:	f24f 4024 	movw	r0, #62500	@ 0xf424
    default:
    {
      break;
    }
  }
  return (frequency);
 8006260:	e00b      	b.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006262:	f7ff fe5d 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 8006266:	4b07      	ldr	r3, [pc, #28]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>)
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	f3c3 3381 	ubfx	r3, r3, #14, #2
 800626e:	3301      	adds	r3, #1
 8006270:	005b      	lsls	r3, r3, #1
 8006272:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8006276:	e000      	b.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  switch (PeriphClk)
 8006278:	2000      	movs	r0, #0
}
 800627a:	bd08      	pop	{r3, pc}
        frequency = LSE_VALUE;
 800627c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006280:	e7fb      	b.n	800627a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8006282:	bf00      	nop
 8006284:	40021000 	.word	0x40021000
 8006288:	080123bc 	.word	0x080123bc
 800628c:	080123b8 	.word	0x080123b8
 8006290:	007a1200 	.word	0x007a1200
 8006294:	aaaaaaab 	.word	0xaaaaaaab
 8006298:	003d0900 	.word	0x003d0900

0800629c <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800629c:	b082      	sub	sp, #8
  __IO uint32_t tmpreg = 0U;
 800629e:	2300      	movs	r3, #0
 80062a0:	9301      	str	r3, [sp, #4]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80062a2:	4b16      	ldr	r3, [pc, #88]	@ (80062fc <SPI_AbortRx_ISR+0x60>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a16      	ldr	r2, [pc, #88]	@ (8006300 <SPI_AbortRx_ISR+0x64>)
 80062a8:	fba2 2303 	umull	r2, r3, r2, r3
 80062ac:	0a5b      	lsrs	r3, r3, #9
 80062ae:	2264      	movs	r2, #100	@ 0x64
 80062b0:	fb02 f303 	mul.w	r3, r2, r3
 80062b4:	9300      	str	r3, [sp, #0]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80062b6:	9b00      	ldr	r3, [sp, #0]
 80062b8:	b143      	cbz	r3, 80062cc <SPI_AbortRx_ISR+0x30>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
      break;
    }
    count--;
 80062ba:	9b00      	ldr	r3, [sp, #0]
 80062bc:	3b01      	subs	r3, #1
 80062be:	9300      	str	r3, [sp, #0]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80062c0:	6803      	ldr	r3, [r0, #0]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	f013 0f02 	tst.w	r3, #2
 80062c8:	d0f5      	beq.n	80062b6 <SPI_AbortRx_ISR+0x1a>
 80062ca:	e003      	b.n	80062d4 <SPI_AbortRx_ISR+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80062cc:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80062ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062d2:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062d4:	6802      	ldr	r2, [r0, #0]
 80062d6:	6813      	ldr	r3, [r2, #0]
 80062d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062dc:	6013      	str	r3, [r2, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 80062de:	6802      	ldr	r2, [r0, #0]
 80062e0:	6853      	ldr	r3, [r2, #4]
 80062e2:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80062e6:	6053      	str	r3, [r2, #4]

  /* Flush Data Register by a blank read */
  tmpreg = READ_REG(hspi->Instance->DR);
 80062e8:	6803      	ldr	r3, [r0, #0]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	9301      	str	r3, [sp, #4]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 80062ee:	9b01      	ldr	r3, [sp, #4]

  hspi->State = HAL_SPI_STATE_ABORT;
 80062f0:	2307      	movs	r3, #7
 80062f2:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
}
 80062f6:	b002      	add	sp, #8
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	20000010 	.word	0x20000010
 8006300:	057619f1 	.word	0x057619f1

08006304 <SPI_AbortTx_ISR>:
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8006304:	6802      	ldr	r2, [r0, #0]
 8006306:	6853      	ldr	r3, [r2, #4]
 8006308:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800630c:	6053      	str	r3, [r2, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800630e:	6802      	ldr	r2, [r0, #0]
 8006310:	6813      	ldr	r3, [r2, #0]
 8006312:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006316:	6013      	str	r3, [r2, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8006318:	2307      	movs	r3, #7
 800631a:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
}
 800631e:	4770      	bx	lr

08006320 <SPI_WaitFlagStateUntilTimeout>:
{
 8006320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006324:	b082      	sub	sp, #8
 8006326:	4605      	mov	r5, r0
 8006328:	4688      	mov	r8, r1
 800632a:	4617      	mov	r7, r2
 800632c:	461e      	mov	r6, r3
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800632e:	f7fd f945 	bl	80035bc <HAL_GetTick>
 8006332:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006334:	1a1b      	subs	r3, r3, r0
 8006336:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 800633a:	f7fd f93f 	bl	80035bc <HAL_GetTick>
 800633e:	4682      	mov	sl, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006340:	4b28      	ldr	r3, [pc, #160]	@ (80063e4 <SPI_WaitFlagStateUntilTimeout+0xc4>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8006348:	fb09 f303 	mul.w	r3, r9, r3
 800634c:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800634e:	682b      	ldr	r3, [r5, #0]
 8006350:	689c      	ldr	r4, [r3, #8]
 8006352:	ea38 0404 	bics.w	r4, r8, r4
 8006356:	bf0c      	ite	eq
 8006358:	2301      	moveq	r3, #1
 800635a:	2300      	movne	r3, #0
 800635c:	42bb      	cmp	r3, r7
 800635e:	d03d      	beq.n	80063dc <SPI_WaitFlagStateUntilTimeout+0xbc>
    if (Timeout != HAL_MAX_DELAY)
 8006360:	f1b6 3fff 	cmp.w	r6, #4294967295
 8006364:	d0f3      	beq.n	800634e <SPI_WaitFlagStateUntilTimeout+0x2e>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006366:	f7fd f929 	bl	80035bc <HAL_GetTick>
 800636a:	eba0 000a 	sub.w	r0, r0, sl
 800636e:	4548      	cmp	r0, r9
 8006370:	d207      	bcs.n	8006382 <SPI_WaitFlagStateUntilTimeout+0x62>
      if (count == 0U)
 8006372:	9a01      	ldr	r2, [sp, #4]
 8006374:	b102      	cbz	r2, 8006378 <SPI_WaitFlagStateUntilTimeout+0x58>
 8006376:	464a      	mov	r2, r9
      count--;
 8006378:	9b01      	ldr	r3, [sp, #4]
 800637a:	3b01      	subs	r3, #1
 800637c:	9301      	str	r3, [sp, #4]
 800637e:	4691      	mov	r9, r2
 8006380:	e7e5      	b.n	800634e <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006382:	682a      	ldr	r2, [r5, #0]
 8006384:	6853      	ldr	r3, [r2, #4]
 8006386:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800638a:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800638c:	686b      	ldr	r3, [r5, #4]
 800638e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006392:	d00b      	beq.n	80063ac <SPI_WaitFlagStateUntilTimeout+0x8c>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006394:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8006396:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800639a:	d014      	beq.n	80063c6 <SPI_WaitFlagStateUntilTimeout+0xa6>
        hspi->State = HAL_SPI_STATE_READY;
 800639c:	2301      	movs	r3, #1
 800639e:	f885 3051 	strb.w	r3, [r5, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80063a2:	2300      	movs	r3, #0
 80063a4:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
        return HAL_TIMEOUT;
 80063a8:	2003      	movs	r0, #3
 80063aa:	e018      	b.n	80063de <SPI_WaitFlagStateUntilTimeout+0xbe>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063ac:	68ab      	ldr	r3, [r5, #8]
 80063ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063b2:	d002      	beq.n	80063ba <SPI_WaitFlagStateUntilTimeout+0x9a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063b8:	d1ec      	bne.n	8006394 <SPI_WaitFlagStateUntilTimeout+0x74>
          __HAL_SPI_DISABLE(hspi);
 80063ba:	682a      	ldr	r2, [r5, #0]
 80063bc:	6813      	ldr	r3, [r2, #0]
 80063be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063c2:	6013      	str	r3, [r2, #0]
 80063c4:	e7e6      	b.n	8006394 <SPI_WaitFlagStateUntilTimeout+0x74>
          SPI_RESET_CRC(hspi);
 80063c6:	682a      	ldr	r2, [r5, #0]
 80063c8:	6813      	ldr	r3, [r2, #0]
 80063ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063ce:	6013      	str	r3, [r2, #0]
 80063d0:	682a      	ldr	r2, [r5, #0]
 80063d2:	6813      	ldr	r3, [r2, #0]
 80063d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	e7df      	b.n	800639c <SPI_WaitFlagStateUntilTimeout+0x7c>
  return HAL_OK;
 80063dc:	2000      	movs	r0, #0
}
 80063de:	b002      	add	sp, #8
 80063e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063e4:	20000010 	.word	0x20000010

080063e8 <SPI_EndRxTxTransaction>:
{
 80063e8:	b570      	push	{r4, r5, r6, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	4606      	mov	r6, r0
 80063ee:	460c      	mov	r4, r1
 80063f0:	4615      	mov	r5, r2
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80063f2:	9200      	str	r2, [sp, #0]
 80063f4:	460b      	mov	r3, r1
 80063f6:	2201      	movs	r2, #1
 80063f8:	2102      	movs	r1, #2
 80063fa:	f7ff ff91 	bl	8006320 <SPI_WaitFlagStateUntilTimeout>
 80063fe:	b948      	cbnz	r0, 8006414 <SPI_EndRxTxTransaction+0x2c>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006400:	9500      	str	r5, [sp, #0]
 8006402:	4623      	mov	r3, r4
 8006404:	2200      	movs	r2, #0
 8006406:	2180      	movs	r1, #128	@ 0x80
 8006408:	4630      	mov	r0, r6
 800640a:	f7ff ff89 	bl	8006320 <SPI_WaitFlagStateUntilTimeout>
 800640e:	b938      	cbnz	r0, 8006420 <SPI_EndRxTxTransaction+0x38>
}
 8006410:	b002      	add	sp, #8
 8006412:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006414:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8006416:	f043 0320 	orr.w	r3, r3, #32
 800641a:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 800641c:	2003      	movs	r0, #3
 800641e:	e7f7      	b.n	8006410 <SPI_EndRxTxTransaction+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006420:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8006422:	f043 0320 	orr.w	r3, r3, #32
 8006426:	6573      	str	r3, [r6, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006428:	2003      	movs	r0, #3
 800642a:	e7f1      	b.n	8006410 <SPI_EndRxTxTransaction+0x28>

0800642c <SPI_EndRxTransaction>:
{
 800642c:	b510      	push	{r4, lr}
 800642e:	b082      	sub	sp, #8
 8006430:	4604      	mov	r4, r0
 8006432:	460b      	mov	r3, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006434:	6841      	ldr	r1, [r0, #4]
 8006436:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 800643a:	d010      	beq.n	800645e <SPI_EndRxTransaction+0x32>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800643c:	6861      	ldr	r1, [r4, #4]
 800643e:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
 8006442:	d103      	bne.n	800644c <SPI_EndRxTransaction+0x20>
 8006444:	68a1      	ldr	r1, [r4, #8]
 8006446:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800644a:	d015      	beq.n	8006478 <SPI_EndRxTransaction+0x4c>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800644c:	9200      	str	r2, [sp, #0]
 800644e:	2200      	movs	r2, #0
 8006450:	2180      	movs	r1, #128	@ 0x80
 8006452:	4620      	mov	r0, r4
 8006454:	f7ff ff64 	bl	8006320 <SPI_WaitFlagStateUntilTimeout>
 8006458:	b9e0      	cbnz	r0, 8006494 <SPI_EndRxTransaction+0x68>
}
 800645a:	b002      	add	sp, #8
 800645c:	bd10      	pop	{r4, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800645e:	6881      	ldr	r1, [r0, #8]
 8006460:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8006464:	d002      	beq.n	800646c <SPI_EndRxTransaction+0x40>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006466:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800646a:	d1e7      	bne.n	800643c <SPI_EndRxTransaction+0x10>
    __HAL_SPI_DISABLE(hspi);
 800646c:	6820      	ldr	r0, [r4, #0]
 800646e:	6801      	ldr	r1, [r0, #0]
 8006470:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 8006474:	6001      	str	r1, [r0, #0]
 8006476:	e7e1      	b.n	800643c <SPI_EndRxTransaction+0x10>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006478:	9200      	str	r2, [sp, #0]
 800647a:	2200      	movs	r2, #0
 800647c:	2101      	movs	r1, #1
 800647e:	4620      	mov	r0, r4
 8006480:	f7ff ff4e 	bl	8006320 <SPI_WaitFlagStateUntilTimeout>
 8006484:	2800      	cmp	r0, #0
 8006486:	d0e8      	beq.n	800645a <SPI_EndRxTransaction+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006488:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800648a:	f043 0320 	orr.w	r3, r3, #32
 800648e:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006490:	2003      	movs	r0, #3
 8006492:	e7e2      	b.n	800645a <SPI_EndRxTransaction+0x2e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006494:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006496:	f043 0320 	orr.w	r3, r3, #32
 800649a:	6563      	str	r3, [r4, #84]	@ 0x54
      return HAL_TIMEOUT;
 800649c:	2003      	movs	r0, #3
 800649e:	e7dc      	b.n	800645a <SPI_EndRxTransaction+0x2e>
}
 80064a0:	4770      	bx	lr

080064a2 <HAL_SPI_Init>:
  if (hspi == NULL)
 80064a2:	2800      	cmp	r0, #0
 80064a4:	d056      	beq.n	8006554 <HAL_SPI_Init+0xb2>
{
 80064a6:	b510      	push	{r4, lr}
 80064a8:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80064aa:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80064ac:	b933      	cbnz	r3, 80064bc <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064ae:	6843      	ldr	r3, [r0, #4]
 80064b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80064b4:	d005      	beq.n	80064c2 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80064b6:	2300      	movs	r3, #0
 80064b8:	61c3      	str	r3, [r0, #28]
 80064ba:	e002      	b.n	80064c2 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80064bc:	2300      	movs	r3, #0
 80064be:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80064c0:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064c2:	2300      	movs	r3, #0
 80064c4:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80064c6:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d03c      	beq.n	8006548 <HAL_SPI_Init+0xa6>
  hspi->State = HAL_SPI_STATE_BUSY;
 80064ce:	2302      	movs	r3, #2
 80064d0:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 80064d4:	6822      	ldr	r2, [r4, #0]
 80064d6:	6813      	ldr	r3, [r2, #0]
 80064d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064dc:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064de:	6863      	ldr	r3, [r4, #4]
 80064e0:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 80064e4:	68a2      	ldr	r2, [r4, #8]
 80064e6:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 80064ea:	4313      	orrs	r3, r2
 80064ec:	68e2      	ldr	r2, [r4, #12]
 80064ee:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80064f2:	4313      	orrs	r3, r2
 80064f4:	6922      	ldr	r2, [r4, #16]
 80064f6:	f002 0202 	and.w	r2, r2, #2
 80064fa:	4313      	orrs	r3, r2
 80064fc:	6962      	ldr	r2, [r4, #20]
 80064fe:	f002 0201 	and.w	r2, r2, #1
 8006502:	4313      	orrs	r3, r2
 8006504:	69a2      	ldr	r2, [r4, #24]
 8006506:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 800650a:	4313      	orrs	r3, r2
 800650c:	69e2      	ldr	r2, [r4, #28]
 800650e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8006512:	4313      	orrs	r3, r2
 8006514:	6a22      	ldr	r2, [r4, #32]
 8006516:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800651a:	4313      	orrs	r3, r2
 800651c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800651e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006522:	6821      	ldr	r1, [r4, #0]
 8006524:	4313      	orrs	r3, r2
 8006526:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006528:	8b63      	ldrh	r3, [r4, #26]
 800652a:	6822      	ldr	r2, [r4, #0]
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006532:	6822      	ldr	r2, [r4, #0]
 8006534:	69d3      	ldr	r3, [r2, #28]
 8006536:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800653a:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800653c:	2000      	movs	r0, #0
 800653e:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006540:	2301      	movs	r3, #1
 8006542:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8006546:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8006548:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 800654c:	4620      	mov	r0, r4
 800654e:	f7fc fa01 	bl	8002954 <HAL_SPI_MspInit>
 8006552:	e7bc      	b.n	80064ce <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8006554:	2001      	movs	r0, #1
}
 8006556:	4770      	bx	lr
}
 8006558:	4770      	bx	lr

0800655a <HAL_SPI_DeInit>:
  if (hspi == NULL)
 800655a:	b190      	cbz	r0, 8006582 <HAL_SPI_DeInit+0x28>
{
 800655c:	b510      	push	{r4, lr}
 800655e:	4604      	mov	r4, r0
  hspi->State = HAL_SPI_STATE_BUSY;
 8006560:	2302      	movs	r3, #2
 8006562:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 8006566:	6802      	ldr	r2, [r0, #0]
 8006568:	6813      	ldr	r3, [r2, #0]
 800656a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800656e:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8006570:	f7fc fa2c 	bl	80029cc <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006574:	2000      	movs	r0, #0
 8006576:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006578:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800657c:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
}
 8006580:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006582:	2001      	movs	r0, #1
}
 8006584:	4770      	bx	lr

08006586 <HAL_SPI_Transmit>:
{
 8006586:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800658a:	b083      	sub	sp, #12
 800658c:	4604      	mov	r4, r0
 800658e:	4689      	mov	r9, r1
 8006590:	4690      	mov	r8, r2
 8006592:	461d      	mov	r5, r3
  tickstart = HAL_GetTick();
 8006594:	f7fd f812 	bl	80035bc <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006598:	f894 6051 	ldrb.w	r6, [r4, #81]	@ 0x51
 800659c:	b2f6      	uxtb	r6, r6
 800659e:	2e01      	cmp	r6, #1
 80065a0:	f040 80cc 	bne.w	800673c <HAL_SPI_Transmit+0x1b6>
 80065a4:	4607      	mov	r7, r0
  if ((pData == NULL) || (Size == 0U))
 80065a6:	f1b9 0f00 	cmp.w	r9, #0
 80065aa:	f000 80c8 	beq.w	800673e <HAL_SPI_Transmit+0x1b8>
 80065ae:	f1b8 0f00 	cmp.w	r8, #0
 80065b2:	f000 80c4 	beq.w	800673e <HAL_SPI_Transmit+0x1b8>
  __HAL_LOCK(hspi);
 80065b6:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	f000 80c3 	beq.w	8006746 <HAL_SPI_Transmit+0x1c0>
 80065c0:	2301      	movs	r3, #1
 80065c2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065c6:	2303      	movs	r3, #3
 80065c8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065cc:	2300      	movs	r3, #0
 80065ce:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80065d0:	f8c4 9030 	str.w	r9, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80065d4:	f8a4 8034 	strh.w	r8, [r4, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80065d8:	f8a4 8036 	strh.w	r8, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065dc:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80065de:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80065e0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80065e2:	6463      	str	r3, [r4, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80065e4:	6423      	str	r3, [r4, #64]	@ 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065e6:	68a3      	ldr	r3, [r4, #8]
 80065e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065ec:	d01e      	beq.n	800662c <HAL_SPI_Transmit+0xa6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80065f6:	d103      	bne.n	8006600 <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065fe:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006600:	68e3      	ldr	r3, [r4, #12]
 8006602:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006606:	d01c      	beq.n	8006642 <HAL_SPI_Transmit+0xbc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006608:	6863      	ldr	r3, [r4, #4]
 800660a:	b113      	cbz	r3, 8006612 <HAL_SPI_Transmit+0x8c>
 800660c:	f1b8 0f01 	cmp.w	r8, #1
 8006610:	d15f      	bne.n	80066d2 <HAL_SPI_Transmit+0x14c>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006612:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006614:	6823      	ldr	r3, [r4, #0]
 8006616:	7812      	ldrb	r2, [r2, #0]
 8006618:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800661a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800661c:	3301      	adds	r3, #1
 800661e:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8006620:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b01      	subs	r3, #1
 8006626:	b29b      	uxth	r3, r3
 8006628:	86e3      	strh	r3, [r4, #54]	@ 0x36
 800662a:	e052      	b.n	80066d2 <HAL_SPI_Transmit+0x14c>
    __HAL_SPI_DISABLE(hspi);
 800662c:	6822      	ldr	r2, [r4, #0]
 800662e:	6813      	ldr	r3, [r2, #0]
 8006630:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006634:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8006636:	6822      	ldr	r2, [r4, #0]
 8006638:	6813      	ldr	r3, [r2, #0]
 800663a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800663e:	6013      	str	r3, [r2, #0]
 8006640:	e7d5      	b.n	80065ee <HAL_SPI_Transmit+0x68>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006642:	6863      	ldr	r3, [r4, #4]
 8006644:	b113      	cbz	r3, 800664c <HAL_SPI_Transmit+0xc6>
 8006646:	f1b8 0f01 	cmp.w	r8, #1
 800664a:	d115      	bne.n	8006678 <HAL_SPI_Transmit+0xf2>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800664c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	8812      	ldrh	r2, [r2, #0]
 8006652:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006654:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006656:	3302      	adds	r3, #2
 8006658:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 800665a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800665c:	b29b      	uxth	r3, r3
 800665e:	3b01      	subs	r3, #1
 8006660:	b29b      	uxth	r3, r3
 8006662:	86e3      	strh	r3, [r4, #54]	@ 0x36
 8006664:	e008      	b.n	8006678 <HAL_SPI_Transmit+0xf2>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006666:	f7fc ffa9 	bl	80035bc <HAL_GetTick>
 800666a:	1bc0      	subs	r0, r0, r7
 800666c:	42a8      	cmp	r0, r5
 800666e:	d302      	bcc.n	8006676 <HAL_SPI_Transmit+0xf0>
 8006670:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006674:	d115      	bne.n	80066a2 <HAL_SPI_Transmit+0x11c>
 8006676:	b1a5      	cbz	r5, 80066a2 <HAL_SPI_Transmit+0x11c>
    while (hspi->TxXferCount > 0U)
 8006678:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800667a:	b29b      	uxth	r3, r3
 800667c:	2b00      	cmp	r3, #0
 800667e:	d042      	beq.n	8006706 <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006680:	6823      	ldr	r3, [r4, #0]
 8006682:	689a      	ldr	r2, [r3, #8]
 8006684:	f012 0f02 	tst.w	r2, #2
 8006688:	d0ed      	beq.n	8006666 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800668a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800668c:	8812      	ldrh	r2, [r2, #0]
 800668e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006690:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006692:	3302      	adds	r3, #2
 8006694:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8006696:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006698:	b29b      	uxth	r3, r3
 800669a:	3b01      	subs	r3, #1
 800669c:	b29b      	uxth	r3, r3
 800669e:	86e3      	strh	r3, [r4, #54]	@ 0x36
 80066a0:	e7ea      	b.n	8006678 <HAL_SPI_Transmit+0xf2>
          hspi->State = HAL_SPI_STATE_READY;
 80066a2:	2301      	movs	r3, #1
 80066a4:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80066a8:	2300      	movs	r3, #0
 80066aa:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 80066ae:	2603      	movs	r6, #3
 80066b0:	e045      	b.n	800673e <HAL_SPI_Transmit+0x1b8>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066b2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80066b4:	7812      	ldrb	r2, [r2, #0]
 80066b6:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80066b8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80066ba:	3301      	adds	r3, #1
 80066bc:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 80066be:	f8b4 c036 	ldrh.w	ip, [r4, #54]	@ 0x36
 80066c2:	fa1f fc8c 	uxth.w	ip, ip
 80066c6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80066ca:	fa1f fc8c 	uxth.w	ip, ip
 80066ce:	f8a4 c036 	strh.w	ip, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 80066d2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	b1b3      	cbz	r3, 8006706 <HAL_SPI_Transmit+0x180>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066d8:	6823      	ldr	r3, [r4, #0]
 80066da:	689a      	ldr	r2, [r3, #8]
 80066dc:	f012 0f02 	tst.w	r2, #2
 80066e0:	d1e7      	bne.n	80066b2 <HAL_SPI_Transmit+0x12c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066e2:	f7fc ff6b 	bl	80035bc <HAL_GetTick>
 80066e6:	1bc0      	subs	r0, r0, r7
 80066e8:	42a8      	cmp	r0, r5
 80066ea:	d302      	bcc.n	80066f2 <HAL_SPI_Transmit+0x16c>
 80066ec:	f1b5 3fff 	cmp.w	r5, #4294967295
 80066f0:	d101      	bne.n	80066f6 <HAL_SPI_Transmit+0x170>
 80066f2:	2d00      	cmp	r5, #0
 80066f4:	d1ed      	bne.n	80066d2 <HAL_SPI_Transmit+0x14c>
          hspi->State = HAL_SPI_STATE_READY;
 80066f6:	2301      	movs	r3, #1
 80066f8:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80066fc:	2300      	movs	r3, #0
 80066fe:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006702:	2603      	movs	r6, #3
 8006704:	e01b      	b.n	800673e <HAL_SPI_Transmit+0x1b8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006706:	463a      	mov	r2, r7
 8006708:	4629      	mov	r1, r5
 800670a:	4620      	mov	r0, r4
 800670c:	f7ff fe6c 	bl	80063e8 <SPI_EndRxTxTransaction>
 8006710:	b108      	cbz	r0, 8006716 <HAL_SPI_Transmit+0x190>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006712:	2320      	movs	r3, #32
 8006714:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006716:	68a3      	ldr	r3, [r4, #8]
 8006718:	b933      	cbnz	r3, 8006728 <HAL_SPI_Transmit+0x1a2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800671a:	9301      	str	r3, [sp, #4]
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	68da      	ldr	r2, [r3, #12]
 8006720:	9201      	str	r2, [sp, #4]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	9301      	str	r3, [sp, #4]
 8006726:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8006728:	2301      	movs	r3, #1
 800672a:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800672e:	2300      	movs	r3, #0
 8006730:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006734:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006736:	b913      	cbnz	r3, 800673e <HAL_SPI_Transmit+0x1b8>
    return HAL_OK;
 8006738:	2600      	movs	r6, #0
 800673a:	e000      	b.n	800673e <HAL_SPI_Transmit+0x1b8>
    return HAL_BUSY;
 800673c:	2602      	movs	r6, #2
}
 800673e:	4630      	mov	r0, r6
 8006740:	b003      	add	sp, #12
 8006742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 8006746:	2602      	movs	r6, #2
 8006748:	e7f9      	b.n	800673e <HAL_SPI_Transmit+0x1b8>

0800674a <HAL_SPI_TransmitReceive>:
{
 800674a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800674e:	b083      	sub	sp, #12
 8006750:	4604      	mov	r4, r0
 8006752:	4688      	mov	r8, r1
 8006754:	4691      	mov	r9, r2
 8006756:	461f      	mov	r7, r3
 8006758:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
  tickstart = HAL_GetTick();
 800675a:	f7fc ff2f 	bl	80035bc <HAL_GetTick>
 800675e:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8006760:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8006764:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8006766:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006768:	2b01      	cmp	r3, #1
 800676a:	d00a      	beq.n	8006782 <HAL_SPI_TransmitReceive+0x38>
 800676c:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8006770:	f040 8105 	bne.w	800697e <HAL_SPI_TransmitReceive+0x234>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006774:	68a2      	ldr	r2, [r4, #8]
 8006776:	2a00      	cmp	r2, #0
 8006778:	f040 8105 	bne.w	8006986 <HAL_SPI_TransmitReceive+0x23c>
 800677c:	2b04      	cmp	r3, #4
 800677e:	f040 8104 	bne.w	800698a <HAL_SPI_TransmitReceive+0x240>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006782:	f1b8 0f00 	cmp.w	r8, #0
 8006786:	f000 8102 	beq.w	800698e <HAL_SPI_TransmitReceive+0x244>
 800678a:	f1b9 0f00 	cmp.w	r9, #0
 800678e:	f000 8100 	beq.w	8006992 <HAL_SPI_TransmitReceive+0x248>
 8006792:	2f00      	cmp	r7, #0
 8006794:	f000 80ff 	beq.w	8006996 <HAL_SPI_TransmitReceive+0x24c>
  __HAL_LOCK(hspi);
 8006798:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 800679c:	2b01      	cmp	r3, #1
 800679e:	f000 80fc 	beq.w	800699a <HAL_SPI_TransmitReceive+0x250>
 80067a2:	2301      	movs	r3, #1
 80067a4:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80067a8:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	2b04      	cmp	r3, #4
 80067b0:	d002      	beq.n	80067b8 <HAL_SPI_TransmitReceive+0x6e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80067b2:	2305      	movs	r3, #5
 80067b4:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067b8:	2300      	movs	r3, #0
 80067ba:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80067bc:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80067c0:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80067c2:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80067c4:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80067c8:	86e7      	strh	r7, [r4, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80067ca:	86a7      	strh	r7, [r4, #52]	@ 0x34
  hspi->RxISR       = NULL;
 80067cc:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80067ce:	6463      	str	r3, [r4, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80067d8:	d103      	bne.n	80067e2 <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067e0:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80067e2:	68e3      	ldr	r3, [r4, #12]
 80067e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067e8:	d011      	beq.n	800680e <HAL_SPI_TransmitReceive+0xc4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067ea:	6863      	ldr	r3, [r4, #4]
 80067ec:	b10b      	cbz	r3, 80067f2 <HAL_SPI_TransmitReceive+0xa8>
 80067ee:	2f01      	cmp	r7, #1
 80067f0:	d10b      	bne.n	800680a <HAL_SPI_TransmitReceive+0xc0>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80067f2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80067f4:	6823      	ldr	r3, [r4, #0]
 80067f6:	7812      	ldrb	r2, [r2, #0]
 80067f8:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067fa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80067fc:	3301      	adds	r3, #1
 80067fe:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8006800:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006802:	b29b      	uxth	r3, r3
 8006804:	3b01      	subs	r3, #1
 8006806:	b29b      	uxth	r3, r3
 8006808:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 800680a:	2701      	movs	r7, #1
 800680c:	e071      	b.n	80068f2 <HAL_SPI_TransmitReceive+0x1a8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800680e:	6863      	ldr	r3, [r4, #4]
 8006810:	b10b      	cbz	r3, 8006816 <HAL_SPI_TransmitReceive+0xcc>
 8006812:	2f01      	cmp	r7, #1
 8006814:	d10b      	bne.n	800682e <HAL_SPI_TransmitReceive+0xe4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006816:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006818:	6823      	ldr	r3, [r4, #0]
 800681a:	8812      	ldrh	r2, [r2, #0]
 800681c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800681e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006820:	3302      	adds	r3, #2
 8006822:	6323      	str	r3, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8006824:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006826:	b29b      	uxth	r3, r3
 8006828:	3b01      	subs	r3, #1
 800682a:	b29b      	uxth	r3, r3
 800682c:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 1U;
 800682e:	2701      	movs	r7, #1
 8006830:	e01b      	b.n	800686a <HAL_SPI_TransmitReceive+0x120>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006832:	6823      	ldr	r3, [r4, #0]
 8006834:	689a      	ldr	r2, [r3, #8]
 8006836:	f012 0f01 	tst.w	r2, #1
 800683a:	d00e      	beq.n	800685a <HAL_SPI_TransmitReceive+0x110>
 800683c:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 800683e:	b292      	uxth	r2, r2
 8006840:	b15a      	cbz	r2, 800685a <HAL_SPI_TransmitReceive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006842:	68da      	ldr	r2, [r3, #12]
 8006844:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006846:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006848:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800684a:	3302      	adds	r3, #2
 800684c:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 800684e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006850:	b29b      	uxth	r3, r3
 8006852:	3b01      	subs	r3, #1
 8006854:	b29b      	uxth	r3, r3
 8006856:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006858:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800685a:	f7fc feaf 	bl	80035bc <HAL_GetTick>
 800685e:	1b80      	subs	r0, r0, r6
 8006860:	42a8      	cmp	r0, r5
 8006862:	d302      	bcc.n	800686a <HAL_SPI_TransmitReceive+0x120>
 8006864:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006868:	d11e      	bne.n	80068a8 <HAL_SPI_TransmitReceive+0x15e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800686a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800686c:	b29b      	uxth	r3, r3
 800686e:	b91b      	cbnz	r3, 8006878 <HAL_SPI_TransmitReceive+0x12e>
 8006870:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006872:	b29b      	uxth	r3, r3
 8006874:	2b00      	cmp	r3, #0
 8006876:	d062      	beq.n	800693e <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006878:	6823      	ldr	r3, [r4, #0]
 800687a:	689a      	ldr	r2, [r3, #8]
 800687c:	f012 0f02 	tst.w	r2, #2
 8006880:	d0d7      	beq.n	8006832 <HAL_SPI_TransmitReceive+0xe8>
 8006882:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8006884:	b292      	uxth	r2, r2
 8006886:	2a00      	cmp	r2, #0
 8006888:	d0d3      	beq.n	8006832 <HAL_SPI_TransmitReceive+0xe8>
 800688a:	2f00      	cmp	r7, #0
 800688c:	d0d1      	beq.n	8006832 <HAL_SPI_TransmitReceive+0xe8>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800688e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006890:	8812      	ldrh	r2, [r2, #0]
 8006892:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006894:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006896:	3302      	adds	r3, #2
 8006898:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 800689a:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 800689c:	b29b      	uxth	r3, r3
 800689e:	3b01      	subs	r3, #1
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 80068a4:	2700      	movs	r7, #0
 80068a6:	e7c4      	b.n	8006832 <HAL_SPI_TransmitReceive+0xe8>
        hspi->State = HAL_SPI_STATE_READY;
 80068a8:	2301      	movs	r3, #1
 80068aa:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80068ae:	2300      	movs	r3, #0
 80068b0:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 80068b4:	2003      	movs	r0, #3
 80068b6:	e063      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80068b8:	6823      	ldr	r3, [r4, #0]
 80068ba:	689a      	ldr	r2, [r3, #8]
 80068bc:	f012 0f01 	tst.w	r2, #1
 80068c0:	d00e      	beq.n	80068e0 <HAL_SPI_TransmitReceive+0x196>
 80068c2:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 80068c4:	b292      	uxth	r2, r2
 80068c6:	b15a      	cbz	r2, 80068e0 <HAL_SPI_TransmitReceive+0x196>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80068cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80068ce:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80068d0:	3301      	adds	r3, #1
 80068d2:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 80068d4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	3b01      	subs	r3, #1
 80068da:	b29b      	uxth	r3, r3
 80068dc:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 80068de:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80068e0:	f7fc fe6c 	bl	80035bc <HAL_GetTick>
 80068e4:	1b83      	subs	r3, r0, r6
 80068e6:	42ab      	cmp	r3, r5
 80068e8:	d302      	bcc.n	80068f0 <HAL_SPI_TransmitReceive+0x1a6>
 80068ea:	f1b5 3fff 	cmp.w	r5, #4294967295
 80068ee:	d11e      	bne.n	800692e <HAL_SPI_TransmitReceive+0x1e4>
 80068f0:	b1ed      	cbz	r5, 800692e <HAL_SPI_TransmitReceive+0x1e4>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068f2:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	b913      	cbnz	r3, 80068fe <HAL_SPI_TransmitReceive+0x1b4>
 80068f8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	b1fb      	cbz	r3, 800693e <HAL_SPI_TransmitReceive+0x1f4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068fe:	6823      	ldr	r3, [r4, #0]
 8006900:	689a      	ldr	r2, [r3, #8]
 8006902:	f012 0f02 	tst.w	r2, #2
 8006906:	d0d7      	beq.n	80068b8 <HAL_SPI_TransmitReceive+0x16e>
 8006908:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 800690a:	b292      	uxth	r2, r2
 800690c:	2a00      	cmp	r2, #0
 800690e:	d0d3      	beq.n	80068b8 <HAL_SPI_TransmitReceive+0x16e>
 8006910:	2f00      	cmp	r7, #0
 8006912:	d0d1      	beq.n	80068b8 <HAL_SPI_TransmitReceive+0x16e>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006914:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006916:	7812      	ldrb	r2, [r2, #0]
 8006918:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 800691a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800691c:	3301      	adds	r3, #1
 800691e:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8006920:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8006922:	b29b      	uxth	r3, r3
 8006924:	3b01      	subs	r3, #1
 8006926:	b29b      	uxth	r3, r3
 8006928:	86e3      	strh	r3, [r4, #54]	@ 0x36
        txallowed = 0U;
 800692a:	2700      	movs	r7, #0
 800692c:	e7c4      	b.n	80068b8 <HAL_SPI_TransmitReceive+0x16e>
        hspi->State = HAL_SPI_STATE_READY;
 800692e:	2301      	movs	r3, #1
 8006930:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006934:	2300      	movs	r3, #0
 8006936:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_TIMEOUT;
 800693a:	2003      	movs	r0, #3
 800693c:	e020      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800693e:	4632      	mov	r2, r6
 8006940:	4629      	mov	r1, r5
 8006942:	4620      	mov	r0, r4
 8006944:	f7ff fd50 	bl	80063e8 <SPI_EndRxTxTransaction>
 8006948:	b990      	cbnz	r0, 8006970 <HAL_SPI_TransmitReceive+0x226>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800694a:	68a3      	ldr	r3, [r4, #8]
 800694c:	b933      	cbnz	r3, 800695c <HAL_SPI_TransmitReceive+0x212>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800694e:	9301      	str	r3, [sp, #4]
 8006950:	6823      	ldr	r3, [r4, #0]
 8006952:	68da      	ldr	r2, [r3, #12]
 8006954:	9201      	str	r2, [sp, #4]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	9301      	str	r3, [sp, #4]
 800695a:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800695c:	2301      	movs	r3, #1
 800695e:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006962:	2300      	movs	r3, #0
 8006964:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006968:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800696a:	b14b      	cbz	r3, 8006980 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 800696c:	2001      	movs	r0, #1
 800696e:	e007      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006970:	2320      	movs	r3, #32
 8006972:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006974:	2300      	movs	r3, #0
 8006976:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 800697a:	2001      	movs	r0, #1
 800697c:	e000      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>
    return HAL_BUSY;
 800697e:	2002      	movs	r0, #2
}
 8006980:	b003      	add	sp, #12
 8006982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8006986:	2002      	movs	r0, #2
 8006988:	e7fa      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>
 800698a:	2002      	movs	r0, #2
 800698c:	e7f8      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>
    return HAL_ERROR;
 800698e:	2001      	movs	r0, #1
 8006990:	e7f6      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>
 8006992:	2001      	movs	r0, #1
 8006994:	e7f4      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>
 8006996:	2001      	movs	r0, #1
 8006998:	e7f2      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>
  __HAL_LOCK(hspi);
 800699a:	2002      	movs	r0, #2
 800699c:	e7f0      	b.n	8006980 <HAL_SPI_TransmitReceive+0x236>

0800699e <HAL_SPI_Receive>:
{
 800699e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80069a2:	b083      	sub	sp, #12
  if (hspi->State != HAL_SPI_STATE_READY)
 80069a4:	f890 6051 	ldrb.w	r6, [r0, #81]	@ 0x51
 80069a8:	b2f6      	uxtb	r6, r6
 80069aa:	2e01      	cmp	r6, #1
 80069ac:	f040 80b4 	bne.w	8006b18 <HAL_SPI_Receive+0x17a>
 80069b0:	4604      	mov	r4, r0
 80069b2:	4689      	mov	r9, r1
 80069b4:	4690      	mov	r8, r2
 80069b6:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80069b8:	6843      	ldr	r3, [r0, #4]
 80069ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069be:	d101      	bne.n	80069c4 <HAL_SPI_Receive+0x26>
 80069c0:	6883      	ldr	r3, [r0, #8]
 80069c2:	b393      	cbz	r3, 8006a2a <HAL_SPI_Receive+0x8c>
  tickstart = HAL_GetTick();
 80069c4:	f7fc fdfa 	bl	80035bc <HAL_GetTick>
 80069c8:	4607      	mov	r7, r0
  if ((pData == NULL) || (Size == 0U))
 80069ca:	f1b9 0f00 	cmp.w	r9, #0
 80069ce:	f000 80a4 	beq.w	8006b1a <HAL_SPI_Receive+0x17c>
 80069d2:	f1b8 0f00 	cmp.w	r8, #0
 80069d6:	f000 80a0 	beq.w	8006b1a <HAL_SPI_Receive+0x17c>
  __HAL_LOCK(hspi);
 80069da:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 80069de:	2b01      	cmp	r3, #1
 80069e0:	f000 809f 	beq.w	8006b22 <HAL_SPI_Receive+0x184>
 80069e4:	2301      	movs	r3, #1
 80069e6:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80069ea:	2304      	movs	r3, #4
 80069ec:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069f0:	2300      	movs	r3, #0
 80069f2:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80069f4:	f8c4 9038 	str.w	r9, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80069f8:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80069fc:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006a00:	6323      	str	r3, [r4, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006a02:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006a04:	86e3      	strh	r3, [r4, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006a06:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006a08:	6463      	str	r3, [r4, #68]	@ 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a0a:	68a3      	ldr	r3, [r4, #8]
 8006a0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a10:	d015      	beq.n	8006a3e <HAL_SPI_Receive+0xa0>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006a1a:	d103      	bne.n	8006a24 <HAL_SPI_Receive+0x86>
    __HAL_SPI_ENABLE(hspi);
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a22:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006a24:	68e3      	ldr	r3, [r4, #12]
 8006a26:	b1f3      	cbz	r3, 8006a66 <HAL_SPI_Receive+0xc8>
 8006a28:	e043      	b.n	8006ab2 <HAL_SPI_Receive+0x114>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006a2a:	2304      	movs	r3, #4
 8006a2c:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006a30:	9500      	str	r5, [sp, #0]
 8006a32:	4613      	mov	r3, r2
 8006a34:	460a      	mov	r2, r1
 8006a36:	f7ff fe88 	bl	800674a <HAL_SPI_TransmitReceive>
 8006a3a:	4606      	mov	r6, r0
 8006a3c:	e06d      	b.n	8006b1a <HAL_SPI_Receive+0x17c>
    __HAL_SPI_DISABLE(hspi);
 8006a3e:	6822      	ldr	r2, [r4, #0]
 8006a40:	6813      	ldr	r3, [r2, #0]
 8006a42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a46:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8006a48:	6822      	ldr	r2, [r4, #0]
 8006a4a:	6813      	ldr	r3, [r2, #0]
 8006a4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a50:	6013      	str	r3, [r2, #0]
 8006a52:	e7de      	b.n	8006a12 <HAL_SPI_Receive+0x74>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a54:	f7fc fdb2 	bl	80035bc <HAL_GetTick>
 8006a58:	1bc0      	subs	r0, r0, r7
 8006a5a:	42a8      	cmp	r0, r5
 8006a5c:	d302      	bcc.n	8006a64 <HAL_SPI_Receive+0xc6>
 8006a5e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006a62:	d115      	bne.n	8006a90 <HAL_SPI_Receive+0xf2>
 8006a64:	b1a5      	cbz	r5, 8006a90 <HAL_SPI_Receive+0xf2>
    while (hspi->RxXferCount > 0U)
 8006a66:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d042      	beq.n	8006af4 <HAL_SPI_Receive+0x156>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006a6e:	6823      	ldr	r3, [r4, #0]
 8006a70:	689a      	ldr	r2, [r3, #8]
 8006a72:	f012 0f01 	tst.w	r2, #1
 8006a76:	d0ed      	beq.n	8006a54 <HAL_SPI_Receive+0xb6>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006a78:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006a7a:	7b1b      	ldrb	r3, [r3, #12]
 8006a7c:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006a7e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006a80:	3301      	adds	r3, #1
 8006a82:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8006a84:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	3b01      	subs	r3, #1
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006a8e:	e7ea      	b.n	8006a66 <HAL_SPI_Receive+0xc8>
          hspi->State = HAL_SPI_STATE_READY;
 8006a90:	2301      	movs	r3, #1
 8006a92:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006a96:	2300      	movs	r3, #0
 8006a98:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006a9c:	2603      	movs	r6, #3
 8006a9e:	e03c      	b.n	8006b1a <HAL_SPI_Receive+0x17c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006aa0:	f7fc fd8c 	bl	80035bc <HAL_GetTick>
 8006aa4:	1bc0      	subs	r0, r0, r7
 8006aa6:	42a8      	cmp	r0, r5
 8006aa8:	d302      	bcc.n	8006ab0 <HAL_SPI_Receive+0x112>
 8006aaa:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006aae:	d119      	bne.n	8006ae4 <HAL_SPI_Receive+0x146>
 8006ab0:	b1c5      	cbz	r5, 8006ae4 <HAL_SPI_Receive+0x146>
    while (hspi->RxXferCount > 0U)
 8006ab2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	b1eb      	cbz	r3, 8006af4 <HAL_SPI_Receive+0x156>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ab8:	6823      	ldr	r3, [r4, #0]
 8006aba:	689a      	ldr	r2, [r3, #8]
 8006abc:	f012 0f01 	tst.w	r2, #1
 8006ac0:	d0ee      	beq.n	8006aa0 <HAL_SPI_Receive+0x102>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006ac2:	68da      	ldr	r2, [r3, #12]
 8006ac4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006ac6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ac8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006aca:	3302      	adds	r3, #2
 8006acc:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->RxXferCount--;
 8006ace:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
 8006ad2:	fa1f fc8c 	uxth.w	ip, ip
 8006ad6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006ada:	fa1f fc8c 	uxth.w	ip, ip
 8006ade:	f8a4 c03e 	strh.w	ip, [r4, #62]	@ 0x3e
 8006ae2:	e7e6      	b.n	8006ab2 <HAL_SPI_Receive+0x114>
          hspi->State = HAL_SPI_STATE_READY;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006aea:	2300      	movs	r3, #0
 8006aec:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006af0:	2603      	movs	r6, #3
 8006af2:	e012      	b.n	8006b1a <HAL_SPI_Receive+0x17c>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006af4:	463a      	mov	r2, r7
 8006af6:	4629      	mov	r1, r5
 8006af8:	4620      	mov	r0, r4
 8006afa:	f7ff fc97 	bl	800642c <SPI_EndRxTransaction>
 8006afe:	b108      	cbz	r0, 8006b04 <HAL_SPI_Receive+0x166>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b00:	2320      	movs	r3, #32
 8006b02:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006b04:	2301      	movs	r3, #1
 8006b06:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b10:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006b12:	b913      	cbnz	r3, 8006b1a <HAL_SPI_Receive+0x17c>
    return HAL_OK;
 8006b14:	2600      	movs	r6, #0
 8006b16:	e000      	b.n	8006b1a <HAL_SPI_Receive+0x17c>
    return HAL_BUSY;
 8006b18:	2602      	movs	r6, #2
}
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	b003      	add	sp, #12
 8006b1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hspi);
 8006b22:	2602      	movs	r6, #2
 8006b24:	e7f9      	b.n	8006b1a <HAL_SPI_Receive+0x17c>
	...

08006b28 <HAL_SPI_Transmit_IT>:
  if ((pData == NULL) || (Size == 0U))
 8006b28:	2900      	cmp	r1, #0
 8006b2a:	d044      	beq.n	8006bb6 <HAL_SPI_Transmit_IT+0x8e>
{
 8006b2c:	b410      	push	{r4}
  if ((pData == NULL) || (Size == 0U))
 8006b2e:	2a00      	cmp	r2, #0
 8006b30:	d043      	beq.n	8006bba <HAL_SPI_Transmit_IT+0x92>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006b32:	f890 3051 	ldrb.w	r3, [r0, #81]	@ 0x51
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d140      	bne.n	8006bbe <HAL_SPI_Transmit_IT+0x96>
  __HAL_LOCK(hspi);
 8006b3c:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d03e      	beq.n	8006bc2 <HAL_SPI_Transmit_IT+0x9a>
 8006b44:	2301      	movs	r3, #1
 8006b46:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b50:	2300      	movs	r3, #0
 8006b52:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006b54:	6301      	str	r1, [r0, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006b56:	8682      	strh	r2, [r0, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006b58:	86c2      	strh	r2, [r0, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006b5a:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006b5c:	8783      	strh	r3, [r0, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006b5e:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006b60:	6403      	str	r3, [r0, #64]	@ 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b62:	68c3      	ldr	r3, [r0, #12]
 8006b64:	b1cb      	cbz	r3, 8006b9a <HAL_SPI_Transmit_IT+0x72>
    hspi->TxISR = SPI_TxISR_16BIT;
 8006b66:	4b18      	ldr	r3, [pc, #96]	@ (8006bc8 <HAL_SPI_Transmit_IT+0xa0>)
 8006b68:	6443      	str	r3, [r0, #68]	@ 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b6a:	6883      	ldr	r3, [r0, #8]
 8006b6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b70:	d016      	beq.n	8006ba0 <HAL_SPI_Transmit_IT+0x78>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b72:	6803      	ldr	r3, [r0, #0]
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006b7a:	d103      	bne.n	8006b84 <HAL_SPI_Transmit_IT+0x5c>
    __HAL_SPI_ENABLE(hspi);
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b82:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006b84:	2300      	movs	r3, #0
 8006b86:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8006b8a:	6801      	ldr	r1, [r0, #0]
 8006b8c:	684a      	ldr	r2, [r1, #4]
 8006b8e:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8006b92:	604a      	str	r2, [r1, #4]
  return HAL_OK;
 8006b94:	4618      	mov	r0, r3
}
 8006b96:	bc10      	pop	{r4}
 8006b98:	4770      	bx	lr
    hspi->TxISR = SPI_TxISR_8BIT;
 8006b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8006bcc <HAL_SPI_Transmit_IT+0xa4>)
 8006b9c:	6443      	str	r3, [r0, #68]	@ 0x44
 8006b9e:	e7e4      	b.n	8006b6a <HAL_SPI_Transmit_IT+0x42>
    __HAL_SPI_DISABLE(hspi);
 8006ba0:	6802      	ldr	r2, [r0, #0]
 8006ba2:	6813      	ldr	r3, [r2, #0]
 8006ba4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ba8:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8006baa:	6802      	ldr	r2, [r0, #0]
 8006bac:	6813      	ldr	r3, [r2, #0]
 8006bae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006bb2:	6013      	str	r3, [r2, #0]
 8006bb4:	e7dd      	b.n	8006b72 <HAL_SPI_Transmit_IT+0x4a>
    return HAL_ERROR;
 8006bb6:	2001      	movs	r0, #1
}
 8006bb8:	4770      	bx	lr
    return HAL_ERROR;
 8006bba:	2001      	movs	r0, #1
 8006bbc:	e7eb      	b.n	8006b96 <HAL_SPI_Transmit_IT+0x6e>
    return HAL_BUSY;
 8006bbe:	2002      	movs	r0, #2
 8006bc0:	e7e9      	b.n	8006b96 <HAL_SPI_Transmit_IT+0x6e>
  __HAL_LOCK(hspi);
 8006bc2:	2002      	movs	r0, #2
 8006bc4:	e7e7      	b.n	8006b96 <HAL_SPI_Transmit_IT+0x6e>
 8006bc6:	bf00      	nop
 8006bc8:	08007361 	.word	0x08007361
 8006bcc:	08007339 	.word	0x08007339

08006bd0 <HAL_SPI_TransmitReceive_IT>:
{
 8006bd0:	b410      	push	{r4}
  tmp_state           = hspi->State;
 8006bd2:	f890 c051 	ldrb.w	ip, [r0, #81]	@ 0x51
 8006bd6:	fa5f fc8c 	uxtb.w	ip, ip
  tmp_mode            = hspi->Init.Mode;
 8006bda:	6844      	ldr	r4, [r0, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006bdc:	f1bc 0f01 	cmp.w	ip, #1
 8006be0:	d008      	beq.n	8006bf4 <HAL_SPI_TransmitReceive_IT+0x24>
 8006be2:	f5b4 7f82 	cmp.w	r4, #260	@ 0x104
 8006be6:	d140      	bne.n	8006c6a <HAL_SPI_TransmitReceive_IT+0x9a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006be8:	6884      	ldr	r4, [r0, #8]
 8006bea:	2c00      	cmp	r4, #0
 8006bec:	d140      	bne.n	8006c70 <HAL_SPI_TransmitReceive_IT+0xa0>
 8006bee:	f1bc 0f04 	cmp.w	ip, #4
 8006bf2:	d13f      	bne.n	8006c74 <HAL_SPI_TransmitReceive_IT+0xa4>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006bf4:	2900      	cmp	r1, #0
 8006bf6:	d03f      	beq.n	8006c78 <HAL_SPI_TransmitReceive_IT+0xa8>
 8006bf8:	2a00      	cmp	r2, #0
 8006bfa:	d03f      	beq.n	8006c7c <HAL_SPI_TransmitReceive_IT+0xac>
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d03f      	beq.n	8006c80 <HAL_SPI_TransmitReceive_IT+0xb0>
  __HAL_LOCK(hspi);
 8006c00:	f890 4050 	ldrb.w	r4, [r0, #80]	@ 0x50
 8006c04:	2c01      	cmp	r4, #1
 8006c06:	d03d      	beq.n	8006c84 <HAL_SPI_TransmitReceive_IT+0xb4>
 8006c08:	2401      	movs	r4, #1
 8006c0a:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c0e:	f890 4051 	ldrb.w	r4, [r0, #81]	@ 0x51
 8006c12:	b2e4      	uxtb	r4, r4
 8006c14:	2c04      	cmp	r4, #4
 8006c16:	d002      	beq.n	8006c1e <HAL_SPI_TransmitReceive_IT+0x4e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c18:	2405      	movs	r4, #5
 8006c1a:	f880 4051 	strb.w	r4, [r0, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c1e:	2400      	movs	r4, #0
 8006c20:	6544      	str	r4, [r0, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006c22:	6301      	str	r1, [r0, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006c24:	8683      	strh	r3, [r0, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006c26:	86c3      	strh	r3, [r0, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c28:	6382      	str	r2, [r0, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006c2a:	8783      	strh	r3, [r0, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006c2c:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c2e:	68c3      	ldr	r3, [r0, #12]
 8006c30:	b1b3      	cbz	r3, 8006c60 <HAL_SPI_TransmitReceive_IT+0x90>
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8006c32:	4b15      	ldr	r3, [pc, #84]	@ (8006c88 <HAL_SPI_TransmitReceive_IT+0xb8>)
 8006c34:	6403      	str	r3, [r0, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8006c36:	4b15      	ldr	r3, [pc, #84]	@ (8006c8c <HAL_SPI_TransmitReceive_IT+0xbc>)
 8006c38:	6443      	str	r3, [r0, #68]	@ 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c3a:	6803      	ldr	r3, [r0, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006c42:	d103      	bne.n	8006c4c <HAL_SPI_TransmitReceive_IT+0x7c>
    __HAL_SPI_ENABLE(hspi);
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c4a:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c52:	6801      	ldr	r1, [r0, #0]
 8006c54:	684a      	ldr	r2, [r1, #4]
 8006c56:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8006c5a:	604a      	str	r2, [r1, #4]
  return HAL_OK;
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	e005      	b.n	8006c6c <HAL_SPI_TransmitReceive_IT+0x9c>
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8006c60:	4b0b      	ldr	r3, [pc, #44]	@ (8006c90 <HAL_SPI_TransmitReceive_IT+0xc0>)
 8006c62:	6403      	str	r3, [r0, #64]	@ 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8006c64:	4b0b      	ldr	r3, [pc, #44]	@ (8006c94 <HAL_SPI_TransmitReceive_IT+0xc4>)
 8006c66:	6443      	str	r3, [r0, #68]	@ 0x44
 8006c68:	e7e7      	b.n	8006c3a <HAL_SPI_TransmitReceive_IT+0x6a>
    return HAL_BUSY;
 8006c6a:	2002      	movs	r0, #2
}
 8006c6c:	bc10      	pop	{r4}
 8006c6e:	4770      	bx	lr
    return HAL_BUSY;
 8006c70:	2002      	movs	r0, #2
 8006c72:	e7fb      	b.n	8006c6c <HAL_SPI_TransmitReceive_IT+0x9c>
 8006c74:	2002      	movs	r0, #2
 8006c76:	e7f9      	b.n	8006c6c <HAL_SPI_TransmitReceive_IT+0x9c>
    return HAL_ERROR;
 8006c78:	2001      	movs	r0, #1
 8006c7a:	e7f7      	b.n	8006c6c <HAL_SPI_TransmitReceive_IT+0x9c>
 8006c7c:	2001      	movs	r0, #1
 8006c7e:	e7f5      	b.n	8006c6c <HAL_SPI_TransmitReceive_IT+0x9c>
 8006c80:	2001      	movs	r0, #1
 8006c82:	e7f3      	b.n	8006c6c <HAL_SPI_TransmitReceive_IT+0x9c>
  __HAL_LOCK(hspi);
 8006c84:	2002      	movs	r0, #2
 8006c86:	e7f1      	b.n	8006c6c <HAL_SPI_TransmitReceive_IT+0x9c>
 8006c88:	08007589 	.word	0x08007589
 8006c8c:	08007551 	.word	0x08007551
 8006c90:	08007519 	.word	0x08007519
 8006c94:	080074e1 	.word	0x080074e1

08006c98 <HAL_SPI_Receive_IT>:
{
 8006c98:	4684      	mov	ip, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8006c9a:	f890 0051 	ldrb.w	r0, [r0, #81]	@ 0x51
 8006c9e:	b2c0      	uxtb	r0, r0
 8006ca0:	2801      	cmp	r0, #1
 8006ca2:	d15c      	bne.n	8006d5e <HAL_SPI_Receive_IT+0xc6>
{
 8006ca4:	b510      	push	{r4, lr}
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006ca6:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8006caa:	b924      	cbnz	r4, 8006cb6 <HAL_SPI_Receive_IT+0x1e>
 8006cac:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006cb0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cb4:	d039      	beq.n	8006d2a <HAL_SPI_Receive_IT+0x92>
  if ((pData == NULL) || (Size == 0U))
 8006cb6:	b3b9      	cbz	r1, 8006d28 <HAL_SPI_Receive_IT+0x90>
 8006cb8:	b3b2      	cbz	r2, 8006d28 <HAL_SPI_Receive_IT+0x90>
  __HAL_LOCK(hspi);
 8006cba:	f89c 3050 	ldrb.w	r3, [ip, #80]	@ 0x50
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d04f      	beq.n	8006d62 <HAL_SPI_Receive_IT+0xca>
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	f88c 3050 	strb.w	r3, [ip, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006cc8:	2304      	movs	r3, #4
 8006cca:	f88c 3051 	strb.w	r3, [ip, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f8cc 3054 	str.w	r3, [ip, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006cd4:	f8cc 1038 	str.w	r1, [ip, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006cd8:	f8ac 203c 	strh.w	r2, [ip, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006cdc:	f8ac 203e 	strh.w	r2, [ip, #62]	@ 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006ce0:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006ce4:	f8ac 3034 	strh.w	r3, [ip, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006ce8:	f8ac 3036 	strh.w	r3, [ip, #54]	@ 0x36
  hspi->TxISR       = NULL;
 8006cec:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006cf0:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8006cf4:	b313      	cbz	r3, 8006d3c <HAL_SPI_Receive_IT+0xa4>
    hspi->RxISR = SPI_RxISR_16BIT;
 8006cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8006d68 <HAL_SPI_Receive_IT+0xd0>)
 8006cf8:	f8cc 3040 	str.w	r3, [ip, #64]	@ 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cfc:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 8006d00:	d020      	beq.n	8006d44 <HAL_SPI_Receive_IT+0xac>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d02:	f8dc 3000 	ldr.w	r3, [ip]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006d0c:	d103      	bne.n	8006d16 <HAL_SPI_Receive_IT+0x7e>
    __HAL_SPI_ENABLE(hspi);
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d14:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006d16:	2000      	movs	r0, #0
 8006d18:	f88c 0050 	strb.w	r0, [ip, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8006d1c:	f8dc 2000 	ldr.w	r2, [ip]
 8006d20:	6853      	ldr	r3, [r2, #4]
 8006d22:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006d26:	6053      	str	r3, [r2, #4]
}
 8006d28:	bd10      	pop	{r4, pc}
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006d2a:	2304      	movs	r3, #4
 8006d2c:	f88c 3051 	strb.w	r3, [ip, #81]	@ 0x51
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8006d30:	4613      	mov	r3, r2
 8006d32:	460a      	mov	r2, r1
 8006d34:	4660      	mov	r0, ip
 8006d36:	f7ff ff4b 	bl	8006bd0 <HAL_SPI_TransmitReceive_IT>
 8006d3a:	e7f5      	b.n	8006d28 <HAL_SPI_Receive_IT+0x90>
    hspi->RxISR = SPI_RxISR_8BIT;
 8006d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d6c <HAL_SPI_Receive_IT+0xd4>)
 8006d3e:	f8cc 3040 	str.w	r3, [ip, #64]	@ 0x40
 8006d42:	e7db      	b.n	8006cfc <HAL_SPI_Receive_IT+0x64>
    __HAL_SPI_DISABLE(hspi);
 8006d44:	f8dc 2000 	ldr.w	r2, [ip]
 8006d48:	6813      	ldr	r3, [r2, #0]
 8006d4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d4e:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8006d50:	f8dc 2000 	ldr.w	r2, [ip]
 8006d54:	6813      	ldr	r3, [r2, #0]
 8006d56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d5a:	6013      	str	r3, [r2, #0]
 8006d5c:	e7d1      	b.n	8006d02 <HAL_SPI_Receive_IT+0x6a>
    return HAL_BUSY;
 8006d5e:	2002      	movs	r0, #2
}
 8006d60:	4770      	bx	lr
  __HAL_LOCK(hspi);
 8006d62:	2002      	movs	r0, #2
 8006d64:	e7e0      	b.n	8006d28 <HAL_SPI_Receive_IT+0x90>
 8006d66:	bf00      	nop
 8006d68:	08007407 	.word	0x08007407
 8006d6c:	080073df 	.word	0x080073df

08006d70 <HAL_SPI_Transmit_DMA>:
{
 8006d70:	b538      	push	{r3, r4, r5, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 8006d72:	f890 5051 	ldrb.w	r5, [r0, #81]	@ 0x51
 8006d76:	b2ed      	uxtb	r5, r5
 8006d78:	2d01      	cmp	r5, #1
 8006d7a:	d15d      	bne.n	8006e38 <HAL_SPI_Transmit_DMA+0xc8>
 8006d7c:	4604      	mov	r4, r0
  if ((pData == NULL) || (Size == 0U))
 8006d7e:	2900      	cmp	r1, #0
 8006d80:	d05b      	beq.n	8006e3a <HAL_SPI_Transmit_DMA+0xca>
 8006d82:	2a00      	cmp	r2, #0
 8006d84:	d059      	beq.n	8006e3a <HAL_SPI_Transmit_DMA+0xca>
  __HAL_LOCK(hspi);
 8006d86:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d057      	beq.n	8006e3e <HAL_SPI_Transmit_DMA+0xce>
 8006d8e:	2301      	movs	r3, #1
 8006d90:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d94:	2303      	movs	r3, #3
 8006d96:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006d9e:	6301      	str	r1, [r0, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006da0:	8682      	strh	r2, [r0, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006da2:	86c2      	strh	r2, [r0, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006da4:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8006da6:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006da8:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006daa:	8783      	strh	r3, [r0, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006dac:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dae:	6883      	ldr	r3, [r0, #8]
 8006db0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006db4:	d02d      	beq.n	8006e12 <HAL_SPI_Transmit_DMA+0xa2>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006db6:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006db8:	4a22      	ldr	r2, [pc, #136]	@ (8006e44 <HAL_SPI_Transmit_DMA+0xd4>)
 8006dba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006dbc:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006dbe:	4a22      	ldr	r2, [pc, #136]	@ (8006e48 <HAL_SPI_Transmit_DMA+0xd8>)
 8006dc0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006dc2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006dc4:	4a21      	ldr	r2, [pc, #132]	@ (8006e4c <HAL_SPI_Transmit_DMA+0xdc>)
 8006dc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback = NULL;
 8006dc8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8006dca:	2200      	movs	r2, #0
 8006dcc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006dce:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8006dd0:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	320c      	adds	r2, #12
 8006dd6:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006dd8:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8006dda:	f7fc fe9c 	bl	8003b16 <HAL_DMA_Start_IT>
 8006dde:	4601      	mov	r1, r0
 8006de0:	bb10      	cbnz	r0, 8006e28 <HAL_SPI_Transmit_DMA+0xb8>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006dea:	d103      	bne.n	8006df4 <HAL_SPI_Transmit_DMA+0x84>
    __HAL_SPI_ENABLE(hspi);
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006df2:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006df4:	2300      	movs	r3, #0
 8006df6:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006dfa:	6822      	ldr	r2, [r4, #0]
 8006dfc:	6853      	ldr	r3, [r2, #4]
 8006dfe:	f043 0320 	orr.w	r3, r3, #32
 8006e02:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006e04:	6822      	ldr	r2, [r4, #0]
 8006e06:	6853      	ldr	r3, [r2, #4]
 8006e08:	f043 0302 	orr.w	r3, r3, #2
 8006e0c:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 8006e0e:	460d      	mov	r5, r1
 8006e10:	e013      	b.n	8006e3a <HAL_SPI_Transmit_DMA+0xca>
    __HAL_SPI_DISABLE(hspi);
 8006e12:	6802      	ldr	r2, [r0, #0]
 8006e14:	6813      	ldr	r3, [r2, #0]
 8006e16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e1a:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8006e1c:	6802      	ldr	r2, [r0, #0]
 8006e1e:	6813      	ldr	r3, [r2, #0]
 8006e20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006e24:	6013      	str	r3, [r2, #0]
 8006e26:	e7c6      	b.n	8006db6 <HAL_SPI_Transmit_DMA+0x46>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006e28:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006e2a:	f043 0310 	orr.w	r3, r3, #16
 8006e2e:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006e30:	2300      	movs	r3, #0
 8006e32:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8006e36:	e000      	b.n	8006e3a <HAL_SPI_Transmit_DMA+0xca>
    return HAL_BUSY;
 8006e38:	2502      	movs	r5, #2
}
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hspi);
 8006e3e:	2502      	movs	r5, #2
 8006e40:	e7fb      	b.n	8006e3a <HAL_SPI_Transmit_DMA+0xca>
 8006e42:	bf00      	nop
 8006e44:	08007283 	.word	0x08007283
 8006e48:	080075e3 	.word	0x080075e3
 8006e4c:	080075c1 	.word	0x080075c1

08006e50 <HAL_SPI_TransmitReceive_DMA>:
{
 8006e50:	b538      	push	{r3, r4, r5, lr}
 8006e52:	4604      	mov	r4, r0
  tmp_state           = hspi->State;
 8006e54:	f890 0051 	ldrb.w	r0, [r0, #81]	@ 0x51
 8006e58:	b2c0      	uxtb	r0, r0
  tmp_mode            = hspi->Init.Mode;
 8006e5a:	6865      	ldr	r5, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006e5c:	2801      	cmp	r0, #1
 8006e5e:	d00a      	beq.n	8006e76 <HAL_SPI_TransmitReceive_DMA+0x26>
 8006e60:	f5b5 7f82 	cmp.w	r5, #260	@ 0x104
 8006e64:	f040 808b 	bne.w	8006f7e <HAL_SPI_TransmitReceive_DMA+0x12e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006e68:	68a5      	ldr	r5, [r4, #8]
 8006e6a:	2d00      	cmp	r5, #0
 8006e6c:	f040 8089 	bne.w	8006f82 <HAL_SPI_TransmitReceive_DMA+0x132>
 8006e70:	2804      	cmp	r0, #4
 8006e72:	f040 8088 	bne.w	8006f86 <HAL_SPI_TransmitReceive_DMA+0x136>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006e76:	2900      	cmp	r1, #0
 8006e78:	f000 8087 	beq.w	8006f8a <HAL_SPI_TransmitReceive_DMA+0x13a>
 8006e7c:	2a00      	cmp	r2, #0
 8006e7e:	f000 8086 	beq.w	8006f8e <HAL_SPI_TransmitReceive_DMA+0x13e>
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	f000 8085 	beq.w	8006f92 <HAL_SPI_TransmitReceive_DMA+0x142>
  __HAL_LOCK(hspi);
 8006e88:	f894 0050 	ldrb.w	r0, [r4, #80]	@ 0x50
 8006e8c:	2801      	cmp	r0, #1
 8006e8e:	f000 8082 	beq.w	8006f96 <HAL_SPI_TransmitReceive_DMA+0x146>
 8006e92:	2001      	movs	r0, #1
 8006e94:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006e98:	f894 0051 	ldrb.w	r0, [r4, #81]	@ 0x51
 8006e9c:	b2c0      	uxtb	r0, r0
 8006e9e:	2804      	cmp	r0, #4
 8006ea0:	d002      	beq.n	8006ea8 <HAL_SPI_TransmitReceive_DMA+0x58>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006ea2:	2005      	movs	r0, #5
 8006ea4:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ea8:	2000      	movs	r0, #0
 8006eaa:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006eac:	6321      	str	r1, [r4, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006eae:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006eb0:	86e3      	strh	r3, [r4, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006eb2:	63a2      	str	r2, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006eb4:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006eb6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006eb8:	6420      	str	r0, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006eba:	6460      	str	r0, [r4, #68]	@ 0x44
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006ebc:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	2b04      	cmp	r3, #4
 8006ec4:	d01d      	beq.n	8006f02 <HAL_SPI_TransmitReceive_DMA+0xb2>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006ec6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8006ec8:	4a34      	ldr	r2, [pc, #208]	@ (8006f9c <HAL_SPI_TransmitReceive_DMA+0x14c>)
 8006eca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006ecc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8006ece:	4a34      	ldr	r2, [pc, #208]	@ (8006fa0 <HAL_SPI_TransmitReceive_DMA+0x150>)
 8006ed0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006ed2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8006ed4:	4a33      	ldr	r2, [pc, #204]	@ (8006fa4 <HAL_SPI_TransmitReceive_DMA+0x154>)
 8006ed6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmarx->XferAbortCallback = NULL;
 8006ed8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8006eda:	2200      	movs	r2, #0
 8006edc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006ede:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 8006ee0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006ee6:	310c      	adds	r1, #12
 8006ee8:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8006eea:	f7fc fe14 	bl	8003b16 <HAL_DMA_Start_IT>
 8006eee:	b178      	cbz	r0, 8006f10 <HAL_SPI_TransmitReceive_DMA+0xc0>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006ef0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006ef2:	f043 0310 	orr.w	r3, r3, #16
 8006ef6:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006ef8:	2300      	movs	r3, #0
 8006efa:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8006efe:	2001      	movs	r0, #1
 8006f00:	e03e      	b.n	8006f80 <HAL_SPI_TransmitReceive_DMA+0x130>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006f02:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8006f04:	4a28      	ldr	r2, [pc, #160]	@ (8006fa8 <HAL_SPI_TransmitReceive_DMA+0x158>)
 8006f06:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006f08:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8006f0a:	4a28      	ldr	r2, [pc, #160]	@ (8006fac <HAL_SPI_TransmitReceive_DMA+0x15c>)
 8006f0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f0e:	e7e0      	b.n	8006ed2 <HAL_SPI_TransmitReceive_DMA+0x82>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006f10:	6822      	ldr	r2, [r4, #0]
 8006f12:	6853      	ldr	r3, [r2, #4]
 8006f14:	f043 0301 	orr.w	r3, r3, #1
 8006f18:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006f1a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006f20:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8006f22:	6293      	str	r3, [r2, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006f24:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8006f26:	6313      	str	r3, [r2, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006f28:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8006f2a:	6353      	str	r3, [r2, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006f2c:	6822      	ldr	r2, [r4, #0]
                                 hspi->TxXferCount))
 8006f2e:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	320c      	adds	r2, #12
 8006f34:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006f36:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8006f38:	f7fc fded 	bl	8003b16 <HAL_DMA_Start_IT>
 8006f3c:	b9b0      	cbnz	r0, 8006f6c <HAL_SPI_TransmitReceive_DMA+0x11c>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f3e:	6823      	ldr	r3, [r4, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8006f46:	d103      	bne.n	8006f50 <HAL_SPI_TransmitReceive_DMA+0x100>
    __HAL_SPI_ENABLE(hspi);
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f4e:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8006f50:	2300      	movs	r3, #0
 8006f52:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006f56:	6822      	ldr	r2, [r4, #0]
 8006f58:	6853      	ldr	r3, [r2, #4]
 8006f5a:	f043 0320 	orr.w	r3, r3, #32
 8006f5e:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006f60:	6822      	ldr	r2, [r4, #0]
 8006f62:	6853      	ldr	r3, [r2, #4]
 8006f64:	f043 0302 	orr.w	r3, r3, #2
 8006f68:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 8006f6a:	e009      	b.n	8006f80 <HAL_SPI_TransmitReceive_DMA+0x130>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006f6c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006f6e:	f043 0310 	orr.w	r3, r3, #16
 8006f72:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006f74:	2300      	movs	r3, #0
 8006f76:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8006f7a:	2001      	movs	r0, #1
 8006f7c:	e000      	b.n	8006f80 <HAL_SPI_TransmitReceive_DMA+0x130>
    return HAL_BUSY;
 8006f7e:	2002      	movs	r0, #2
}
 8006f80:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8006f82:	2002      	movs	r0, #2
 8006f84:	e7fc      	b.n	8006f80 <HAL_SPI_TransmitReceive_DMA+0x130>
 8006f86:	2002      	movs	r0, #2
 8006f88:	e7fa      	b.n	8006f80 <HAL_SPI_TransmitReceive_DMA+0x130>
    return HAL_ERROR;
 8006f8a:	2001      	movs	r0, #1
 8006f8c:	e7f8      	b.n	8006f80 <HAL_SPI_TransmitReceive_DMA+0x130>
 8006f8e:	2001      	movs	r0, #1
 8006f90:	e7f6      	b.n	8006f80 <HAL_SPI_TransmitReceive_DMA+0x130>
 8006f92:	2001      	movs	r0, #1
 8006f94:	e7f4      	b.n	8006f80 <HAL_SPI_TransmitReceive_DMA+0x130>
  __HAL_LOCK(hspi);
 8006f96:	2002      	movs	r0, #2
 8006f98:	e7f2      	b.n	8006f80 <HAL_SPI_TransmitReceive_DMA+0x130>
 8006f9a:	bf00      	nop
 8006f9c:	0800729b 	.word	0x0800729b
 8006fa0:	080076c1 	.word	0x080076c1
 8006fa4:	080075c1 	.word	0x080075c1
 8006fa8:	0800728f 	.word	0x0800728f
 8006fac:	08007653 	.word	0x08007653

08006fb0 <HAL_SPI_Receive_DMA>:
{
 8006fb0:	b538      	push	{r3, r4, r5, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 8006fb2:	f890 5051 	ldrb.w	r5, [r0, #81]	@ 0x51
 8006fb6:	b2ed      	uxtb	r5, r5
 8006fb8:	2d01      	cmp	r5, #1
 8006fba:	d16b      	bne.n	8007094 <HAL_SPI_Receive_DMA+0xe4>
 8006fbc:	4604      	mov	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006fbe:	6880      	ldr	r0, [r0, #8]
 8006fc0:	b918      	cbnz	r0, 8006fca <HAL_SPI_Receive_DMA+0x1a>
 8006fc2:	6863      	ldr	r3, [r4, #4]
 8006fc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fc8:	d047      	beq.n	800705a <HAL_SPI_Receive_DMA+0xaa>
  if ((pData == NULL) || (Size == 0U))
 8006fca:	2900      	cmp	r1, #0
 8006fcc:	d063      	beq.n	8007096 <HAL_SPI_Receive_DMA+0xe6>
 8006fce:	2a00      	cmp	r2, #0
 8006fd0:	d061      	beq.n	8007096 <HAL_SPI_Receive_DMA+0xe6>
  __HAL_LOCK(hspi);
 8006fd2:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d05f      	beq.n	800709a <HAL_SPI_Receive_DMA+0xea>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006fe0:	2304      	movs	r3, #4
 8006fe2:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006fea:	63a1      	str	r1, [r4, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006fec:	87a2      	strh	r2, [r4, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006fee:	87e2      	strh	r2, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006ff0:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006ff2:	6463      	str	r3, [r4, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 8006ff4:	86a3      	strh	r3, [r4, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006ff6:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ff8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006ffc:	d037      	beq.n	800706e <HAL_SPI_Receive_DMA+0xbe>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006ffe:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007000:	4a27      	ldr	r2, [pc, #156]	@ (80070a0 <HAL_SPI_Receive_DMA+0xf0>)
 8007002:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8007004:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007006:	4a27      	ldr	r2, [pc, #156]	@ (80070a4 <HAL_SPI_Receive_DMA+0xf4>)
 8007008:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800700a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800700c:	4a26      	ldr	r2, [pc, #152]	@ (80070a8 <HAL_SPI_Receive_DMA+0xf8>)
 800700e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmarx->XferAbortCallback = NULL;
 8007010:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007012:	2200      	movs	r2, #0
 8007014:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007016:	6821      	ldr	r1, [r4, #0]
                                 hspi->RxXferCount))
 8007018:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800701a:	b29b      	uxth	r3, r3
 800701c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800701e:	310c      	adds	r1, #12
 8007020:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8007022:	f7fc fd78 	bl	8003b16 <HAL_DMA_Start_IT>
 8007026:	4601      	mov	r1, r0
 8007028:	bb60      	cbnz	r0, 8007084 <HAL_SPI_Receive_DMA+0xd4>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8007032:	d103      	bne.n	800703c <HAL_SPI_Receive_DMA+0x8c>
    __HAL_SPI_ENABLE(hspi);
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800703a:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800703c:	2300      	movs	r3, #0
 800703e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007042:	6822      	ldr	r2, [r4, #0]
 8007044:	6853      	ldr	r3, [r2, #4]
 8007046:	f043 0320 	orr.w	r3, r3, #32
 800704a:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800704c:	6822      	ldr	r2, [r4, #0]
 800704e:	6853      	ldr	r3, [r2, #4]
 8007050:	f043 0301 	orr.w	r3, r3, #1
 8007054:	6053      	str	r3, [r2, #4]
  return HAL_OK;
 8007056:	460d      	mov	r5, r1
 8007058:	e01d      	b.n	8007096 <HAL_SPI_Receive_DMA+0xe6>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800705a:	2304      	movs	r3, #4
 800705c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8007060:	4613      	mov	r3, r2
 8007062:	460a      	mov	r2, r1
 8007064:	4620      	mov	r0, r4
 8007066:	f7ff fef3 	bl	8006e50 <HAL_SPI_TransmitReceive_DMA>
 800706a:	4605      	mov	r5, r0
 800706c:	e013      	b.n	8007096 <HAL_SPI_Receive_DMA+0xe6>
    __HAL_SPI_DISABLE(hspi);
 800706e:	6822      	ldr	r2, [r4, #0]
 8007070:	6813      	ldr	r3, [r2, #0]
 8007072:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007076:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 8007078:	6822      	ldr	r2, [r4, #0]
 800707a:	6813      	ldr	r3, [r2, #0]
 800707c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007080:	6013      	str	r3, [r2, #0]
 8007082:	e7bc      	b.n	8006ffe <HAL_SPI_Receive_DMA+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007084:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007086:	f043 0310 	orr.w	r3, r3, #16
 800708a:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800708c:	2300      	movs	r3, #0
 800708e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8007092:	e000      	b.n	8007096 <HAL_SPI_Receive_DMA+0xe6>
    return HAL_BUSY;
 8007094:	2502      	movs	r5, #2
}
 8007096:	4628      	mov	r0, r5
 8007098:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hspi);
 800709a:	2502      	movs	r5, #2
 800709c:	e7fb      	b.n	8007096 <HAL_SPI_Receive_DMA+0xe6>
 800709e:	bf00      	nop
 80070a0:	0800728f 	.word	0x0800728f
 80070a4:	08007653 	.word	0x08007653
 80070a8:	080075c1 	.word	0x080075c1

080070ac <HAL_SPI_Abort>:
{
 80070ac:	b510      	push	{r4, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80070b2:	4b49      	ldr	r3, [pc, #292]	@ (80071d8 <HAL_SPI_Abort+0x12c>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a49      	ldr	r2, [pc, #292]	@ (80071dc <HAL_SPI_Abort+0x130>)
 80070b8:	fba2 2303 	umull	r2, r3, r2, r3
 80070bc:	0a5b      	lsrs	r3, r3, #9
 80070be:	2264      	movs	r2, #100	@ 0x64
 80070c0:	fb02 f303 	mul.w	r3, r2, r3
 80070c4:	9302      	str	r3, [sp, #8]
  count = resetcount;
 80070c6:	9b02      	ldr	r3, [sp, #8]
 80070c8:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 80070ca:	6802      	ldr	r2, [r0, #0]
 80070cc:	6853      	ldr	r3, [r2, #4]
 80070ce:	f023 0320 	bic.w	r3, r3, #32
 80070d2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 80070d4:	6802      	ldr	r2, [r0, #0]
 80070d6:	6853      	ldr	r3, [r2, #4]
 80070d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070dc:	d012      	beq.n	8007104 <HAL_SPI_Abort+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 80070de:	4b40      	ldr	r3, [pc, #256]	@ (80071e0 <HAL_SPI_Abort+0x134>)
 80070e0:	6443      	str	r3, [r0, #68]	@ 0x44
      if (count == 0U)
 80070e2:	9b03      	ldr	r3, [sp, #12]
 80070e4:	b143      	cbz	r3, 80070f8 <HAL_SPI_Abort+0x4c>
      count--;
 80070e6:	9b03      	ldr	r3, [sp, #12]
 80070e8:	3b01      	subs	r3, #1
 80070ea:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80070ec:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	2b07      	cmp	r3, #7
 80070f4:	d1f5      	bne.n	80070e2 <HAL_SPI_Abort+0x36>
 80070f6:	e003      	b.n	8007100 <HAL_SPI_Abort+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80070f8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80070fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070fe:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 8007100:	9b02      	ldr	r3, [sp, #8]
 8007102:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8007104:	6853      	ldr	r3, [r2, #4]
 8007106:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800710a:	d012      	beq.n	8007132 <HAL_SPI_Abort+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 800710c:	4b35      	ldr	r3, [pc, #212]	@ (80071e4 <HAL_SPI_Abort+0x138>)
 800710e:	6423      	str	r3, [r4, #64]	@ 0x40
      if (count == 0U)
 8007110:	9b03      	ldr	r3, [sp, #12]
 8007112:	b143      	cbz	r3, 8007126 <HAL_SPI_Abort+0x7a>
      count--;
 8007114:	9b03      	ldr	r3, [sp, #12]
 8007116:	3b01      	subs	r3, #1
 8007118:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800711a:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 800711e:	b2db      	uxtb	r3, r3
 8007120:	2b07      	cmp	r3, #7
 8007122:	d1f5      	bne.n	8007110 <HAL_SPI_Abort+0x64>
 8007124:	e003      	b.n	800712e <HAL_SPI_Abort+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007126:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007128:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800712c:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 800712e:	9b02      	ldr	r3, [sp, #8]
 8007130:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8007132:	6853      	ldr	r3, [r2, #4]
 8007134:	f013 0f02 	tst.w	r3, #2
 8007138:	d01d      	beq.n	8007176 <HAL_SPI_Abort+0xca>
    if (hspi->hdmatx != NULL)
 800713a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800713c:	b1db      	cbz	r3, 8007176 <HAL_SPI_Abort+0xca>
      hspi->hdmatx->XferAbortCallback = NULL;
 800713e:	2200      	movs	r2, #0
 8007140:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8007142:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007144:	f7fc fd22 	bl	8003b8c <HAL_DMA_Abort>
 8007148:	b108      	cbz	r0, 800714e <HAL_SPI_Abort+0xa2>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800714a:	2340      	movs	r3, #64	@ 0x40
 800714c:	6563      	str	r3, [r4, #84]	@ 0x54
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 800714e:	6822      	ldr	r2, [r4, #0]
 8007150:	6853      	ldr	r3, [r2, #4]
 8007152:	f023 0302 	bic.w	r3, r3, #2
 8007156:	6053      	str	r3, [r2, #4]
        if (count == 0U)
 8007158:	9b03      	ldr	r3, [sp, #12]
 800715a:	b143      	cbz	r3, 800716e <HAL_SPI_Abort+0xc2>
        count--;
 800715c:	9b03      	ldr	r3, [sp, #12]
 800715e:	3b01      	subs	r3, #1
 8007160:	9303      	str	r3, [sp, #12]
      } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f013 0f02 	tst.w	r3, #2
 800716a:	d0f5      	beq.n	8007158 <HAL_SPI_Abort+0xac>
 800716c:	e003      	b.n	8007176 <HAL_SPI_Abort+0xca>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800716e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007170:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007174:	6563      	str	r3, [r4, #84]	@ 0x54
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8007176:	6823      	ldr	r3, [r4, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f013 0f01 	tst.w	r3, #1
 800717e:	d013      	beq.n	80071a8 <HAL_SPI_Abort+0xfc>
    if (hspi->hdmarx != NULL)
 8007180:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007182:	b18b      	cbz	r3, 80071a8 <HAL_SPI_Abort+0xfc>
      hspi->hdmarx->XferAbortCallback = NULL;
 8007184:	2200      	movs	r2, #0
 8007186:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8007188:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800718a:	f7fc fcff 	bl	8003b8c <HAL_DMA_Abort>
 800718e:	b108      	cbz	r0, 8007194 <HAL_SPI_Abort+0xe8>
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8007190:	2340      	movs	r3, #64	@ 0x40
 8007192:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_DISABLE(hspi);
 8007194:	6822      	ldr	r2, [r4, #0]
 8007196:	6813      	ldr	r3, [r2, #0]
 8007198:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800719c:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800719e:	6822      	ldr	r2, [r4, #0]
 80071a0:	6853      	ldr	r3, [r2, #4]
 80071a2:	f023 0301 	bic.w	r3, r3, #1
 80071a6:	6053      	str	r3, [r2, #4]
  hspi->RxXferCount = 0U;
 80071a8:	2300      	movs	r3, #0
 80071aa:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80071ac:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 80071ae:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80071b0:	2b40      	cmp	r3, #64	@ 0x40
 80071b2:	d00e      	beq.n	80071d2 <HAL_SPI_Abort+0x126>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80071b4:	2000      	movs	r0, #0
 80071b6:	6560      	str	r0, [r4, #84]	@ 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80071b8:	2300      	movs	r3, #0
 80071ba:	9301      	str	r3, [sp, #4]
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	68da      	ldr	r2, [r3, #12]
 80071c0:	9201      	str	r2, [sp, #4]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	9301      	str	r3, [sp, #4]
 80071c6:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80071c8:	2301      	movs	r3, #1
 80071ca:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 80071ce:	b004      	add	sp, #16
 80071d0:	bd10      	pop	{r4, pc}
    errorcode = HAL_ERROR;
 80071d2:	2001      	movs	r0, #1
 80071d4:	e7f0      	b.n	80071b8 <HAL_SPI_Abort+0x10c>
 80071d6:	bf00      	nop
 80071d8:	20000010 	.word	0x20000010
 80071dc:	057619f1 	.word	0x057619f1
 80071e0:	08006305 	.word	0x08006305
 80071e4:	0800629d 	.word	0x0800629d

080071e8 <HAL_SPI_DMAPause>:
  __HAL_LOCK(hspi);
 80071e8:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d00c      	beq.n	800720a <HAL_SPI_DMAPause+0x22>
 80071f0:	2301      	movs	r3, #1
 80071f2:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80071f6:	6802      	ldr	r2, [r0, #0]
 80071f8:	6853      	ldr	r3, [r2, #4]
 80071fa:	f023 0303 	bic.w	r3, r3, #3
 80071fe:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 8007200:	2300      	movs	r3, #0
 8007202:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  return HAL_OK;
 8007206:	4618      	mov	r0, r3
 8007208:	4770      	bx	lr
  __HAL_LOCK(hspi);
 800720a:	2002      	movs	r0, #2
}
 800720c:	4770      	bx	lr

0800720e <HAL_SPI_DMAResume>:
  __HAL_LOCK(hspi);
 800720e:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8007212:	2b01      	cmp	r3, #1
 8007214:	d00c      	beq.n	8007230 <HAL_SPI_DMAResume+0x22>
 8007216:	2301      	movs	r3, #1
 8007218:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800721c:	6802      	ldr	r2, [r0, #0]
 800721e:	6853      	ldr	r3, [r2, #4]
 8007220:	f043 0303 	orr.w	r3, r3, #3
 8007224:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hspi);
 8007226:	2300      	movs	r3, #0
 8007228:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  return HAL_OK;
 800722c:	4618      	mov	r0, r3
 800722e:	4770      	bx	lr
  __HAL_LOCK(hspi);
 8007230:	2002      	movs	r0, #2
}
 8007232:	4770      	bx	lr

08007234 <HAL_SPI_DMAStop>:
{
 8007234:	b538      	push	{r3, r4, r5, lr}
 8007236:	4604      	mov	r4, r0
  if (hspi->hdmatx != NULL)
 8007238:	6c80      	ldr	r0, [r0, #72]	@ 0x48
 800723a:	b148      	cbz	r0, 8007250 <HAL_SPI_DMAStop+0x1c>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800723c:	f7fc fca6 	bl	8003b8c <HAL_DMA_Abort>
 8007240:	4605      	mov	r5, r0
 8007242:	b130      	cbz	r0, 8007252 <HAL_SPI_DMAStop+0x1e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007244:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007246:	f043 0310 	orr.w	r3, r3, #16
 800724a:	6563      	str	r3, [r4, #84]	@ 0x54
      errorcode = HAL_ERROR;
 800724c:	2501      	movs	r5, #1
 800724e:	e000      	b.n	8007252 <HAL_SPI_DMAStop+0x1e>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007250:	2500      	movs	r5, #0
  if (hspi->hdmarx != NULL)
 8007252:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8007254:	b138      	cbz	r0, 8007266 <HAL_SPI_DMAStop+0x32>
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8007256:	f7fc fc99 	bl	8003b8c <HAL_DMA_Abort>
 800725a:	b120      	cbz	r0, 8007266 <HAL_SPI_DMAStop+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800725c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800725e:	f043 0310 	orr.w	r3, r3, #16
 8007262:	6563      	str	r3, [r4, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8007264:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007266:	6822      	ldr	r2, [r4, #0]
 8007268:	6853      	ldr	r3, [r2, #4]
 800726a:	f023 0303 	bic.w	r3, r3, #3
 800726e:	6053      	str	r3, [r2, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8007270:	2301      	movs	r3, #1
 8007272:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
}
 8007276:	4628      	mov	r0, r5
 8007278:	bd38      	pop	{r3, r4, r5, pc}

0800727a <HAL_SPI_TxCpltCallback>:
}
 800727a:	4770      	bx	lr

0800727c <HAL_SPI_RxCpltCallback>:
}
 800727c:	4770      	bx	lr

0800727e <HAL_SPI_TxRxCpltCallback>:
}
 800727e:	4770      	bx	lr

08007280 <HAL_SPI_TxHalfCpltCallback>:
}
 8007280:	4770      	bx	lr

08007282 <SPI_DMAHalfTransmitCplt>:
{
 8007282:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007284:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8007286:	f7ff fffb 	bl	8007280 <HAL_SPI_TxHalfCpltCallback>
}
 800728a:	bd08      	pop	{r3, pc}

0800728c <HAL_SPI_RxHalfCpltCallback>:
}
 800728c:	4770      	bx	lr

0800728e <SPI_DMAHalfReceiveCplt>:
{
 800728e:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007290:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8007292:	f7ff fffb 	bl	800728c <HAL_SPI_RxHalfCpltCallback>
}
 8007296:	bd08      	pop	{r3, pc}

08007298 <HAL_SPI_TxRxHalfCpltCallback>:
}
 8007298:	4770      	bx	lr

0800729a <SPI_DMAHalfTransmitReceiveCplt>:
{
 800729a:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800729c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800729e:	f7ff fffb 	bl	8007298 <HAL_SPI_TxRxHalfCpltCallback>
}
 80072a2:	bd08      	pop	{r3, pc}

080072a4 <HAL_SPI_ErrorCallback>:
}
 80072a4:	4770      	bx	lr
	...

080072a8 <SPI_CloseTx_ISR>:
{
 80072a8:	b510      	push	{r4, lr}
 80072aa:	b082      	sub	sp, #8
 80072ac:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80072ae:	4b20      	ldr	r3, [pc, #128]	@ (8007330 <SPI_CloseTx_ISR+0x88>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a20      	ldr	r2, [pc, #128]	@ (8007334 <SPI_CloseTx_ISR+0x8c>)
 80072b4:	fba2 2303 	umull	r2, r3, r2, r3
 80072b8:	0a5b      	lsrs	r3, r3, #9
 80072ba:	2264      	movs	r2, #100	@ 0x64
 80072bc:	fb02 f303 	mul.w	r3, r2, r3
 80072c0:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 80072c2:	f7fc f97b 	bl	80035bc <HAL_GetTick>
 80072c6:	4602      	mov	r2, r0
    if (count == 0U)
 80072c8:	9b01      	ldr	r3, [sp, #4]
 80072ca:	b143      	cbz	r3, 80072de <SPI_CloseTx_ISR+0x36>
    count--;
 80072cc:	9b01      	ldr	r3, [sp, #4]
 80072ce:	3b01      	subs	r3, #1
 80072d0:	9301      	str	r3, [sp, #4]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80072d2:	6823      	ldr	r3, [r4, #0]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f013 0f02 	tst.w	r3, #2
 80072da:	d0f5      	beq.n	80072c8 <SPI_CloseTx_ISR+0x20>
 80072dc:	e003      	b.n	80072e6 <SPI_CloseTx_ISR+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072de:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80072e0:	f043 0320 	orr.w	r3, r3, #32
 80072e4:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80072e6:	6821      	ldr	r1, [r4, #0]
 80072e8:	684b      	ldr	r3, [r1, #4]
 80072ea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80072ee:	604b      	str	r3, [r1, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80072f0:	2164      	movs	r1, #100	@ 0x64
 80072f2:	4620      	mov	r0, r4
 80072f4:	f7ff f878 	bl	80063e8 <SPI_EndRxTxTransaction>
 80072f8:	b118      	cbz	r0, 8007302 <SPI_CloseTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072fa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80072fc:	f043 0320 	orr.w	r3, r3, #32
 8007300:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007302:	68a3      	ldr	r3, [r4, #8]
 8007304:	b933      	cbnz	r3, 8007314 <SPI_CloseTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	6823      	ldr	r3, [r4, #0]
 800730a:	68da      	ldr	r2, [r3, #12]
 800730c:	9200      	str	r2, [sp, #0]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	9300      	str	r3, [sp, #0]
 8007312:	9b00      	ldr	r3, [sp, #0]
  hspi->State = HAL_SPI_STATE_READY;
 8007314:	2301      	movs	r3, #1
 8007316:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800731a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800731c:	b123      	cbz	r3, 8007328 <SPI_CloseTx_ISR+0x80>
    HAL_SPI_ErrorCallback(hspi);
 800731e:	4620      	mov	r0, r4
 8007320:	f7ff ffc0 	bl	80072a4 <HAL_SPI_ErrorCallback>
}
 8007324:	b002      	add	sp, #8
 8007326:	bd10      	pop	{r4, pc}
    HAL_SPI_TxCpltCallback(hspi);
 8007328:	4620      	mov	r0, r4
 800732a:	f7ff ffa6 	bl	800727a <HAL_SPI_TxCpltCallback>
}
 800732e:	e7f9      	b.n	8007324 <SPI_CloseTx_ISR+0x7c>
 8007330:	20000010 	.word	0x20000010
 8007334:	057619f1 	.word	0x057619f1

08007338 <SPI_TxISR_8BIT>:
{
 8007338:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800733a:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800733c:	6803      	ldr	r3, [r0, #0]
 800733e:	7812      	ldrb	r2, [r2, #0]
 8007340:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 8007342:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8007344:	3301      	adds	r3, #1
 8007346:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007348:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 800734a:	b29b      	uxth	r3, r3
 800734c:	3b01      	subs	r3, #1
 800734e:	b29b      	uxth	r3, r3
 8007350:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 8007352:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007354:	b29b      	uxth	r3, r3
 8007356:	b103      	cbz	r3, 800735a <SPI_TxISR_8BIT+0x22>
}
 8007358:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 800735a:	f7ff ffa5 	bl	80072a8 <SPI_CloseTx_ISR>
}
 800735e:	e7fb      	b.n	8007358 <SPI_TxISR_8BIT+0x20>

08007360 <SPI_TxISR_16BIT>:
{
 8007360:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007362:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8007364:	6803      	ldr	r3, [r0, #0]
 8007366:	8812      	ldrh	r2, [r2, #0]
 8007368:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800736a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800736c:	3302      	adds	r3, #2
 800736e:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007370:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007372:	b29b      	uxth	r3, r3
 8007374:	3b01      	subs	r3, #1
 8007376:	b29b      	uxth	r3, r3
 8007378:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 800737a:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 800737c:	b29b      	uxth	r3, r3
 800737e:	b103      	cbz	r3, 8007382 <SPI_TxISR_16BIT+0x22>
}
 8007380:	bd08      	pop	{r3, pc}
    SPI_CloseTx_ISR(hspi);
 8007382:	f7ff ff91 	bl	80072a8 <SPI_CloseTx_ISR>
}
 8007386:	e7fb      	b.n	8007380 <SPI_TxISR_16BIT+0x20>

08007388 <SPI_CloseRx_ISR>:
{
 8007388:	b510      	push	{r4, lr}
 800738a:	b082      	sub	sp, #8
 800738c:	4604      	mov	r4, r0
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800738e:	6802      	ldr	r2, [r0, #0]
 8007390:	6853      	ldr	r3, [r2, #4]
 8007392:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8007396:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8007398:	f7fc f910 	bl	80035bc <HAL_GetTick>
 800739c:	4602      	mov	r2, r0
 800739e:	2164      	movs	r1, #100	@ 0x64
 80073a0:	4620      	mov	r0, r4
 80073a2:	f7ff f843 	bl	800642c <SPI_EndRxTransaction>
 80073a6:	b118      	cbz	r0, 80073b0 <SPI_CloseRx_ISR+0x28>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073a8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80073aa:	f043 0320 	orr.w	r3, r3, #32
 80073ae:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80073b0:	68a3      	ldr	r3, [r4, #8]
 80073b2:	b933      	cbnz	r3, 80073c2 <SPI_CloseRx_ISR+0x3a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073b4:	9301      	str	r3, [sp, #4]
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	68da      	ldr	r2, [r3, #12]
 80073ba:	9201      	str	r2, [sp, #4]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	9301      	str	r3, [sp, #4]
 80073c0:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80073c2:	2301      	movs	r3, #1
 80073c4:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80073c8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80073ca:	b923      	cbnz	r3, 80073d6 <SPI_CloseRx_ISR+0x4e>
      HAL_SPI_RxCpltCallback(hspi);
 80073cc:	4620      	mov	r0, r4
 80073ce:	f7ff ff55 	bl	800727c <HAL_SPI_RxCpltCallback>
}
 80073d2:	b002      	add	sp, #8
 80073d4:	bd10      	pop	{r4, pc}
      HAL_SPI_ErrorCallback(hspi);
 80073d6:	4620      	mov	r0, r4
 80073d8:	f7ff ff64 	bl	80072a4 <HAL_SPI_ErrorCallback>
}
 80073dc:	e7f9      	b.n	80073d2 <SPI_CloseRx_ISR+0x4a>

080073de <SPI_RxISR_8BIT>:
{
 80073de:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80073e0:	6802      	ldr	r2, [r0, #0]
 80073e2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80073e4:	7b12      	ldrb	r2, [r2, #12]
 80073e6:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80073e8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80073ea:	3301      	adds	r3, #1
 80073ec:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 80073ee:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	3b01      	subs	r3, #1
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 80073f8:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	b103      	cbz	r3, 8007400 <SPI_RxISR_8BIT+0x22>
}
 80073fe:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 8007400:	f7ff ffc2 	bl	8007388 <SPI_CloseRx_ISR>
}
 8007404:	e7fb      	b.n	80073fe <SPI_RxISR_8BIT+0x20>

08007406 <SPI_RxISR_16BIT>:
{
 8007406:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8007408:	6803      	ldr	r3, [r0, #0]
 800740a:	68da      	ldr	r2, [r3, #12]
 800740c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800740e:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007410:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007412:	3302      	adds	r3, #2
 8007414:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 8007416:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007418:	b29b      	uxth	r3, r3
 800741a:	3b01      	subs	r3, #1
 800741c:	b29b      	uxth	r3, r3
 800741e:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 8007420:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007422:	b29b      	uxth	r3, r3
 8007424:	b103      	cbz	r3, 8007428 <SPI_RxISR_16BIT+0x22>
}
 8007426:	bd08      	pop	{r3, pc}
    SPI_CloseRx_ISR(hspi);
 8007428:	f7ff ffae 	bl	8007388 <SPI_CloseRx_ISR>
}
 800742c:	e7fb      	b.n	8007426 <SPI_RxISR_16BIT+0x20>
	...

08007430 <SPI_CloseRxTx_ISR>:
{
 8007430:	b510      	push	{r4, lr}
 8007432:	b082      	sub	sp, #8
 8007434:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007436:	4b28      	ldr	r3, [pc, #160]	@ (80074d8 <SPI_CloseRxTx_ISR+0xa8>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a28      	ldr	r2, [pc, #160]	@ (80074dc <SPI_CloseRxTx_ISR+0xac>)
 800743c:	fba2 2303 	umull	r2, r3, r2, r3
 8007440:	0a5b      	lsrs	r3, r3, #9
 8007442:	2264      	movs	r2, #100	@ 0x64
 8007444:	fb02 f303 	mul.w	r3, r2, r3
 8007448:	9301      	str	r3, [sp, #4]
  tickstart = HAL_GetTick();
 800744a:	f7fc f8b7 	bl	80035bc <HAL_GetTick>
 800744e:	4602      	mov	r2, r0
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007450:	6821      	ldr	r1, [r4, #0]
 8007452:	684b      	ldr	r3, [r1, #4]
 8007454:	f023 0320 	bic.w	r3, r3, #32
 8007458:	604b      	str	r3, [r1, #4]
    if (count == 0U)
 800745a:	9b01      	ldr	r3, [sp, #4]
 800745c:	b143      	cbz	r3, 8007470 <SPI_CloseRxTx_ISR+0x40>
    count--;
 800745e:	9b01      	ldr	r3, [sp, #4]
 8007460:	3b01      	subs	r3, #1
 8007462:	9301      	str	r3, [sp, #4]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f013 0f02 	tst.w	r3, #2
 800746c:	d0f5      	beq.n	800745a <SPI_CloseRxTx_ISR+0x2a>
 800746e:	e003      	b.n	8007478 <SPI_CloseRxTx_ISR+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007470:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007472:	f043 0320 	orr.w	r3, r3, #32
 8007476:	6563      	str	r3, [r4, #84]	@ 0x54
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007478:	2164      	movs	r1, #100	@ 0x64
 800747a:	4620      	mov	r0, r4
 800747c:	f7fe ffb4 	bl	80063e8 <SPI_EndRxTxTransaction>
 8007480:	b118      	cbz	r0, 800748a <SPI_CloseRxTx_ISR+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007482:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007484:	f043 0320 	orr.w	r3, r3, #32
 8007488:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800748a:	68a3      	ldr	r3, [r4, #8]
 800748c:	b933      	cbnz	r3, 800749c <SPI_CloseRxTx_ISR+0x6c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800748e:	9300      	str	r3, [sp, #0]
 8007490:	6823      	ldr	r3, [r4, #0]
 8007492:	68da      	ldr	r2, [r3, #12]
 8007494:	9200      	str	r2, [sp, #0]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	9300      	str	r3, [sp, #0]
 800749a:	9b00      	ldr	r3, [sp, #0]
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800749c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800749e:	b99b      	cbnz	r3, 80074c8 <SPI_CloseRxTx_ISR+0x98>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80074a0:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	2b04      	cmp	r3, #4
 80074a8:	d007      	beq.n	80074ba <SPI_CloseRxTx_ISR+0x8a>
        hspi->State = HAL_SPI_STATE_READY;
 80074aa:	2301      	movs	r3, #1
 80074ac:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80074b0:	4620      	mov	r0, r4
 80074b2:	f7ff fee4 	bl	800727e <HAL_SPI_TxRxCpltCallback>
}
 80074b6:	b002      	add	sp, #8
 80074b8:	bd10      	pop	{r4, pc}
        hspi->State = HAL_SPI_STATE_READY;
 80074ba:	2301      	movs	r3, #1
 80074bc:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
        HAL_SPI_RxCpltCallback(hspi);
 80074c0:	4620      	mov	r0, r4
 80074c2:	f7ff fedb 	bl	800727c <HAL_SPI_RxCpltCallback>
 80074c6:	e7f6      	b.n	80074b6 <SPI_CloseRxTx_ISR+0x86>
      hspi->State = HAL_SPI_STATE_READY;
 80074c8:	2301      	movs	r3, #1
 80074ca:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
      HAL_SPI_ErrorCallback(hspi);
 80074ce:	4620      	mov	r0, r4
 80074d0:	f7ff fee8 	bl	80072a4 <HAL_SPI_ErrorCallback>
}
 80074d4:	e7ef      	b.n	80074b6 <SPI_CloseRxTx_ISR+0x86>
 80074d6:	bf00      	nop
 80074d8:	20000010 	.word	0x20000010
 80074dc:	057619f1 	.word	0x057619f1

080074e0 <SPI_2linesTxISR_8BIT>:
{
 80074e0:	b508      	push	{r3, lr}
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80074e2:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80074e4:	6803      	ldr	r3, [r0, #0]
 80074e6:	7812      	ldrb	r2, [r2, #0]
 80074e8:	731a      	strb	r2, [r3, #12]
  hspi->pTxBuffPtr++;
 80074ea:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80074ec:	3301      	adds	r3, #1
 80074ee:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 80074f0:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	3b01      	subs	r3, #1
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 80074fa:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	b93b      	cbnz	r3, 8007510 <SPI_2linesTxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007500:	6802      	ldr	r2, [r0, #0]
 8007502:	6853      	ldr	r3, [r2, #4]
 8007504:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007508:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 800750a:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 800750c:	b29b      	uxth	r3, r3
 800750e:	b103      	cbz	r3, 8007512 <SPI_2linesTxISR_8BIT+0x32>
}
 8007510:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8007512:	f7ff ff8d 	bl	8007430 <SPI_CloseRxTx_ISR>
}
 8007516:	e7fb      	b.n	8007510 <SPI_2linesTxISR_8BIT+0x30>

08007518 <SPI_2linesRxISR_8BIT>:
{
 8007518:	b508      	push	{r3, lr}
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800751a:	6802      	ldr	r2, [r0, #0]
 800751c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800751e:	7b12      	ldrb	r2, [r2, #12]
 8007520:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8007522:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007524:	3301      	adds	r3, #1
 8007526:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 8007528:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 800752a:	b29b      	uxth	r3, r3
 800752c:	3b01      	subs	r3, #1
 800752e:	b29b      	uxth	r3, r3
 8007530:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 8007532:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 8007534:	b29b      	uxth	r3, r3
 8007536:	b93b      	cbnz	r3, 8007548 <SPI_2linesRxISR_8BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8007538:	6802      	ldr	r2, [r0, #0]
 800753a:	6853      	ldr	r3, [r2, #4]
 800753c:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8007540:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 8007542:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007544:	b29b      	uxth	r3, r3
 8007546:	b103      	cbz	r3, 800754a <SPI_2linesRxISR_8BIT+0x32>
}
 8007548:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 800754a:	f7ff ff71 	bl	8007430 <SPI_CloseRxTx_ISR>
}
 800754e:	e7fb      	b.n	8007548 <SPI_2linesRxISR_8BIT+0x30>

08007550 <SPI_2linesTxISR_16BIT>:
{
 8007550:	b508      	push	{r3, lr}
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007552:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8007554:	6803      	ldr	r3, [r0, #0]
 8007556:	8812      	ldrh	r2, [r2, #0]
 8007558:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800755a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800755c:	3302      	adds	r3, #2
 800755e:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->TxXferCount--;
 8007560:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 8007562:	b29b      	uxth	r3, r3
 8007564:	3b01      	subs	r3, #1
 8007566:	b29b      	uxth	r3, r3
 8007568:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->TxXferCount == 0U)
 800756a:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 800756c:	b29b      	uxth	r3, r3
 800756e:	b93b      	cbnz	r3, 8007580 <SPI_2linesTxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8007570:	6802      	ldr	r2, [r0, #0]
 8007572:	6853      	ldr	r3, [r2, #4]
 8007574:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007578:	6053      	str	r3, [r2, #4]
    if (hspi->RxXferCount == 0U)
 800757a:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 800757c:	b29b      	uxth	r3, r3
 800757e:	b103      	cbz	r3, 8007582 <SPI_2linesTxISR_16BIT+0x32>
}
 8007580:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 8007582:	f7ff ff55 	bl	8007430 <SPI_CloseRxTx_ISR>
}
 8007586:	e7fb      	b.n	8007580 <SPI_2linesTxISR_16BIT+0x30>

08007588 <SPI_2linesRxISR_16BIT>:
{
 8007588:	b508      	push	{r3, lr}
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800758a:	6803      	ldr	r3, [r0, #0]
 800758c:	68da      	ldr	r2, [r3, #12]
 800758e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007590:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8007592:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007594:	3302      	adds	r3, #2
 8007596:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi->RxXferCount--;
 8007598:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 800759a:	b29b      	uxth	r3, r3
 800759c:	3b01      	subs	r3, #1
 800759e:	b29b      	uxth	r3, r3
 80075a0:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  if (hspi->RxXferCount == 0U)
 80075a2:	8fc3      	ldrh	r3, [r0, #62]	@ 0x3e
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	b93b      	cbnz	r3, 80075b8 <SPI_2linesRxISR_16BIT+0x30>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80075a8:	6802      	ldr	r2, [r0, #0]
 80075aa:	6853      	ldr	r3, [r2, #4]
 80075ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075b0:	6053      	str	r3, [r2, #4]
    if (hspi->TxXferCount == 0U)
 80075b2:	8ec3      	ldrh	r3, [r0, #54]	@ 0x36
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	b103      	cbz	r3, 80075ba <SPI_2linesRxISR_16BIT+0x32>
}
 80075b8:	bd08      	pop	{r3, pc}
      SPI_CloseRxTx_ISR(hspi);
 80075ba:	f7ff ff39 	bl	8007430 <SPI_CloseRxTx_ISR>
}
 80075be:	e7fb      	b.n	80075b8 <SPI_2linesRxISR_16BIT+0x30>

080075c0 <SPI_DMAError>:
{
 80075c0:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80075c2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80075c4:	6802      	ldr	r2, [r0, #0]
 80075c6:	6853      	ldr	r3, [r2, #4]
 80075c8:	f023 0303 	bic.w	r3, r3, #3
 80075cc:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80075ce:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80075d0:	f043 0310 	orr.w	r3, r3, #16
 80075d4:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80075d6:	2301      	movs	r3, #1
 80075d8:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  HAL_SPI_ErrorCallback(hspi);
 80075dc:	f7ff fe62 	bl	80072a4 <HAL_SPI_ErrorCallback>
}
 80075e0:	bd08      	pop	{r3, pc}

080075e2 <SPI_DMATransmitCplt>:
{
 80075e2:	b530      	push	{r4, r5, lr}
 80075e4:	b083      	sub	sp, #12
 80075e6:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80075e8:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  tickstart = HAL_GetTick();
 80075ea:	f7fb ffe7 	bl	80035bc <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80075ee:	682b      	ldr	r3, [r5, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f013 0f20 	tst.w	r3, #32
 80075f6:	d123      	bne.n	8007640 <SPI_DMATransmitCplt+0x5e>
 80075f8:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80075fa:	6821      	ldr	r1, [r4, #0]
 80075fc:	684b      	ldr	r3, [r1, #4]
 80075fe:	f023 0320 	bic.w	r3, r3, #32
 8007602:	604b      	str	r3, [r1, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007604:	6821      	ldr	r1, [r4, #0]
 8007606:	684b      	ldr	r3, [r1, #4]
 8007608:	f023 0302 	bic.w	r3, r3, #2
 800760c:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800760e:	2164      	movs	r1, #100	@ 0x64
 8007610:	4620      	mov	r0, r4
 8007612:	f7fe fee9 	bl	80063e8 <SPI_EndRxTxTransaction>
 8007616:	b118      	cbz	r0, 8007620 <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007618:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800761a:	f043 0320 	orr.w	r3, r3, #32
 800761e:	6563      	str	r3, [r4, #84]	@ 0x54
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007620:	68a3      	ldr	r3, [r4, #8]
 8007622:	b933      	cbnz	r3, 8007632 <SPI_DMATransmitCplt+0x50>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007624:	9301      	str	r3, [sp, #4]
 8007626:	6823      	ldr	r3, [r4, #0]
 8007628:	68da      	ldr	r2, [r3, #12]
 800762a:	9201      	str	r2, [sp, #4]
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	9301      	str	r3, [sp, #4]
 8007630:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 8007632:	2300      	movs	r3, #0
 8007634:	86e3      	strh	r3, [r4, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007636:	2301      	movs	r3, #1
 8007638:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800763c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800763e:	b923      	cbnz	r3, 800764a <SPI_DMATransmitCplt+0x68>
  HAL_SPI_TxCpltCallback(hspi);
 8007640:	4620      	mov	r0, r4
 8007642:	f7ff fe1a 	bl	800727a <HAL_SPI_TxCpltCallback>
}
 8007646:	b003      	add	sp, #12
 8007648:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 800764a:	4620      	mov	r0, r4
 800764c:	f7ff fe2a 	bl	80072a4 <HAL_SPI_ErrorCallback>
      return;
 8007650:	e7f9      	b.n	8007646 <SPI_DMATransmitCplt+0x64>

08007652 <SPI_DMAReceiveCplt>:
{
 8007652:	b538      	push	{r3, r4, r5, lr}
 8007654:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007656:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  tickstart = HAL_GetTick();
 8007658:	f7fb ffb0 	bl	80035bc <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800765c:	682b      	ldr	r3, [r5, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f013 0f20 	tst.w	r3, #32
 8007664:	d11e      	bne.n	80076a4 <SPI_DMAReceiveCplt+0x52>
 8007666:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007668:	6821      	ldr	r1, [r4, #0]
 800766a:	684b      	ldr	r3, [r1, #4]
 800766c:	f023 0320 	bic.w	r3, r3, #32
 8007670:	604b      	str	r3, [r1, #4]
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007672:	68a3      	ldr	r3, [r4, #8]
 8007674:	b91b      	cbnz	r3, 800767e <SPI_DMAReceiveCplt+0x2c>
 8007676:	6863      	ldr	r3, [r4, #4]
 8007678:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800767c:	d016      	beq.n	80076ac <SPI_DMAReceiveCplt+0x5a>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800767e:	6821      	ldr	r1, [r4, #0]
 8007680:	684b      	ldr	r3, [r1, #4]
 8007682:	f023 0301 	bic.w	r3, r3, #1
 8007686:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007688:	2164      	movs	r1, #100	@ 0x64
 800768a:	4620      	mov	r0, r4
 800768c:	f7fe fece 	bl	800642c <SPI_EndRxTransaction>
 8007690:	b108      	cbz	r0, 8007696 <SPI_DMAReceiveCplt+0x44>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007692:	2320      	movs	r3, #32
 8007694:	6563      	str	r3, [r4, #84]	@ 0x54
    hspi->RxXferCount = 0U;
 8007696:	2300      	movs	r3, #0
 8007698:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800769a:	2301      	movs	r3, #1
 800769c:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80076a0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80076a2:	b94b      	cbnz	r3, 80076b8 <SPI_DMAReceiveCplt+0x66>
  HAL_SPI_RxCpltCallback(hspi);
 80076a4:	4620      	mov	r0, r4
 80076a6:	f7ff fde9 	bl	800727c <HAL_SPI_RxCpltCallback>
}
 80076aa:	bd38      	pop	{r3, r4, r5, pc}
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80076ac:	6821      	ldr	r1, [r4, #0]
 80076ae:	684b      	ldr	r3, [r1, #4]
 80076b0:	f023 0303 	bic.w	r3, r3, #3
 80076b4:	604b      	str	r3, [r1, #4]
 80076b6:	e7e7      	b.n	8007688 <SPI_DMAReceiveCplt+0x36>
      HAL_SPI_ErrorCallback(hspi);
 80076b8:	4620      	mov	r0, r4
 80076ba:	f7ff fdf3 	bl	80072a4 <HAL_SPI_ErrorCallback>
      return;
 80076be:	e7f4      	b.n	80076aa <SPI_DMAReceiveCplt+0x58>

080076c0 <SPI_DMATransmitReceiveCplt>:
{
 80076c0:	b538      	push	{r3, r4, r5, lr}
 80076c2:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80076c4:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  tickstart = HAL_GetTick();
 80076c6:	f7fb ff79 	bl	80035bc <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80076ca:	682b      	ldr	r3, [r5, #0]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f013 0f20 	tst.w	r3, #32
 80076d2:	d11b      	bne.n	800770c <SPI_DMATransmitReceiveCplt+0x4c>
 80076d4:	4602      	mov	r2, r0
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80076d6:	6821      	ldr	r1, [r4, #0]
 80076d8:	684b      	ldr	r3, [r1, #4]
 80076da:	f023 0320 	bic.w	r3, r3, #32
 80076de:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80076e0:	2164      	movs	r1, #100	@ 0x64
 80076e2:	4620      	mov	r0, r4
 80076e4:	f7fe fe80 	bl	80063e8 <SPI_EndRxTxTransaction>
 80076e8:	b118      	cbz	r0, 80076f2 <SPI_DMATransmitReceiveCplt+0x32>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076ea:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80076ec:	f043 0320 	orr.w	r3, r3, #32
 80076f0:	6563      	str	r3, [r4, #84]	@ 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80076f2:	6822      	ldr	r2, [r4, #0]
 80076f4:	6853      	ldr	r3, [r2, #4]
 80076f6:	f023 0303 	bic.w	r3, r3, #3
 80076fa:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 80076fc:	2300      	movs	r3, #0
 80076fe:	86e3      	strh	r3, [r4, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8007700:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007702:	2301      	movs	r3, #1
 8007704:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007708:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800770a:	b91b      	cbnz	r3, 8007714 <SPI_DMATransmitReceiveCplt+0x54>
  HAL_SPI_TxRxCpltCallback(hspi);
 800770c:	4620      	mov	r0, r4
 800770e:	f7ff fdb6 	bl	800727e <HAL_SPI_TxRxCpltCallback>
}
 8007712:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8007714:	4620      	mov	r0, r4
 8007716:	f7ff fdc5 	bl	80072a4 <HAL_SPI_ErrorCallback>
      return;
 800771a:	e7fa      	b.n	8007712 <SPI_DMATransmitReceiveCplt+0x52>

0800771c <HAL_SPI_IRQHandler>:
{
 800771c:	b530      	push	{r4, r5, lr}
 800771e:	b085      	sub	sp, #20
 8007720:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8007722:	6802      	ldr	r2, [r0, #0]
 8007724:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8007726:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007728:	f3c3 1080 	ubfx	r0, r3, #6, #1
 800772c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007730:	d105      	bne.n	800773e <HAL_SPI_IRQHandler+0x22>
 8007732:	f013 0f01 	tst.w	r3, #1
 8007736:	d002      	beq.n	800773e <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007738:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800773c:	d15a      	bne.n	80077f4 <HAL_SPI_IRQHandler+0xd8>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800773e:	f013 0f02 	tst.w	r3, #2
 8007742:	d002      	beq.n	800774a <HAL_SPI_IRQHandler+0x2e>
 8007744:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007748:	d158      	bne.n	80077fc <HAL_SPI_IRQHandler+0xe0>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800774a:	f3c3 1540 	ubfx	r5, r3, #5, #1
 800774e:	f013 0f20 	tst.w	r3, #32
 8007752:	d101      	bne.n	8007758 <HAL_SPI_IRQHandler+0x3c>
 8007754:	2800      	cmp	r0, #0
 8007756:	d054      	beq.n	8007802 <HAL_SPI_IRQHandler+0xe6>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007758:	f011 0f20 	tst.w	r1, #32
 800775c:	d051      	beq.n	8007802 <HAL_SPI_IRQHandler+0xe6>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800775e:	b178      	cbz	r0, 8007780 <HAL_SPI_IRQHandler+0x64>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007760:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8007764:	b2db      	uxtb	r3, r3
 8007766:	2b03      	cmp	r3, #3
 8007768:	d04d      	beq.n	8007806 <HAL_SPI_IRQHandler+0xea>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800776a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800776c:	f043 0304 	orr.w	r3, r3, #4
 8007770:	6563      	str	r3, [r4, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007772:	2300      	movs	r3, #0
 8007774:	9301      	str	r3, [sp, #4]
 8007776:	68d3      	ldr	r3, [r2, #12]
 8007778:	9301      	str	r3, [sp, #4]
 800777a:	6893      	ldr	r3, [r2, #8]
 800777c:	9301      	str	r3, [sp, #4]
 800777e:	9b01      	ldr	r3, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007780:	b165      	cbz	r5, 800779c <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007782:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007784:	f043 0301 	orr.w	r3, r3, #1
 8007788:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800778a:	2300      	movs	r3, #0
 800778c:	9303      	str	r3, [sp, #12]
 800778e:	6893      	ldr	r3, [r2, #8]
 8007790:	9303      	str	r3, [sp, #12]
 8007792:	6813      	ldr	r3, [r2, #0]
 8007794:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007798:	6013      	str	r3, [r2, #0]
 800779a:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800779c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d02f      	beq.n	8007802 <HAL_SPI_IRQHandler+0xe6>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80077a2:	6822      	ldr	r2, [r4, #0]
 80077a4:	6853      	ldr	r3, [r2, #4]
 80077a6:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80077aa:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80077ac:	2301      	movs	r3, #1
 80077ae:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80077b2:	f011 0f03 	tst.w	r1, #3
 80077b6:	d02e      	beq.n	8007816 <HAL_SPI_IRQHandler+0xfa>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80077b8:	6822      	ldr	r2, [r4, #0]
 80077ba:	6853      	ldr	r3, [r2, #4]
 80077bc:	f023 0303 	bic.w	r3, r3, #3
 80077c0:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 80077c2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80077c4:	b14b      	cbz	r3, 80077da <HAL_SPI_IRQHandler+0xbe>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80077c6:	4a16      	ldr	r2, [pc, #88]	@ (8007820 <HAL_SPI_IRQHandler+0x104>)
 80077c8:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80077ca:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80077cc:	f7fc fa02 	bl	8003bd4 <HAL_DMA_Abort_IT>
 80077d0:	b118      	cbz	r0, 80077da <HAL_SPI_IRQHandler+0xbe>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80077d2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80077d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077d8:	6563      	str	r3, [r4, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80077da:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80077dc:	b18b      	cbz	r3, 8007802 <HAL_SPI_IRQHandler+0xe6>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80077de:	4a10      	ldr	r2, [pc, #64]	@ (8007820 <HAL_SPI_IRQHandler+0x104>)
 80077e0:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80077e2:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80077e4:	f7fc f9f6 	bl	8003bd4 <HAL_DMA_Abort_IT>
 80077e8:	b158      	cbz	r0, 8007802 <HAL_SPI_IRQHandler+0xe6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80077ea:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80077ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077f0:	6563      	str	r3, [r4, #84]	@ 0x54
 80077f2:	e006      	b.n	8007802 <HAL_SPI_IRQHandler+0xe6>
    hspi->RxISR(hspi);
 80077f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80077f6:	4620      	mov	r0, r4
 80077f8:	4798      	blx	r3
    return;
 80077fa:	e002      	b.n	8007802 <HAL_SPI_IRQHandler+0xe6>
    hspi->TxISR(hspi);
 80077fc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80077fe:	4620      	mov	r0, r4
 8007800:	4798      	blx	r3
}
 8007802:	b005      	add	sp, #20
 8007804:	bd30      	pop	{r4, r5, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007806:	2300      	movs	r3, #0
 8007808:	9302      	str	r3, [sp, #8]
 800780a:	68d3      	ldr	r3, [r2, #12]
 800780c:	9302      	str	r3, [sp, #8]
 800780e:	6893      	ldr	r3, [r2, #8]
 8007810:	9302      	str	r3, [sp, #8]
 8007812:	9b02      	ldr	r3, [sp, #8]
        return;
 8007814:	e7f5      	b.n	8007802 <HAL_SPI_IRQHandler+0xe6>
        HAL_SPI_ErrorCallback(hspi);
 8007816:	4620      	mov	r0, r4
 8007818:	f7ff fd44 	bl	80072a4 <HAL_SPI_ErrorCallback>
    return;
 800781c:	e7f1      	b.n	8007802 <HAL_SPI_IRQHandler+0xe6>
 800781e:	bf00      	nop
 8007820:	08007825 	.word	0x08007825

08007824 <SPI_DMAAbortOnError>:
{
 8007824:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007826:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->RxXferCount = 0U;
 8007828:	2300      	movs	r3, #0
 800782a:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800782c:	86c3      	strh	r3, [r0, #54]	@ 0x36
  HAL_SPI_ErrorCallback(hspi);
 800782e:	f7ff fd39 	bl	80072a4 <HAL_SPI_ErrorCallback>
}
 8007832:	bd08      	pop	{r3, pc}

08007834 <HAL_SPI_AbortCpltCallback>:
}
 8007834:	4770      	bx	lr
	...

08007838 <HAL_SPI_Abort_IT>:
{
 8007838:	b570      	push	{r4, r5, r6, lr}
 800783a:	b084      	sub	sp, #16
 800783c:	4604      	mov	r4, r0
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800783e:	4b4d      	ldr	r3, [pc, #308]	@ (8007974 <HAL_SPI_Abort_IT+0x13c>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4a4d      	ldr	r2, [pc, #308]	@ (8007978 <HAL_SPI_Abort_IT+0x140>)
 8007844:	fba2 2303 	umull	r2, r3, r2, r3
 8007848:	0a5b      	lsrs	r3, r3, #9
 800784a:	2264      	movs	r2, #100	@ 0x64
 800784c:	fb02 f303 	mul.w	r3, r2, r3
 8007850:	9302      	str	r3, [sp, #8]
  count = resetcount;
 8007852:	9b02      	ldr	r3, [sp, #8]
 8007854:	9303      	str	r3, [sp, #12]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8007856:	6802      	ldr	r2, [r0, #0]
 8007858:	6853      	ldr	r3, [r2, #4]
 800785a:	f023 0320 	bic.w	r3, r3, #32
 800785e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8007860:	6802      	ldr	r2, [r0, #0]
 8007862:	6853      	ldr	r3, [r2, #4]
 8007864:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007868:	d012      	beq.n	8007890 <HAL_SPI_Abort_IT+0x58>
    hspi->TxISR = SPI_AbortTx_ISR;
 800786a:	4b44      	ldr	r3, [pc, #272]	@ (800797c <HAL_SPI_Abort_IT+0x144>)
 800786c:	6443      	str	r3, [r0, #68]	@ 0x44
      if (count == 0U)
 800786e:	9b03      	ldr	r3, [sp, #12]
 8007870:	b143      	cbz	r3, 8007884 <HAL_SPI_Abort_IT+0x4c>
      count--;
 8007872:	9b03      	ldr	r3, [sp, #12]
 8007874:	3b01      	subs	r3, #1
 8007876:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8007878:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 800787c:	b2db      	uxtb	r3, r3
 800787e:	2b07      	cmp	r3, #7
 8007880:	d1f5      	bne.n	800786e <HAL_SPI_Abort_IT+0x36>
 8007882:	e003      	b.n	800788c <HAL_SPI_Abort_IT+0x54>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007884:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007886:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800788a:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 800788c:	9b02      	ldr	r3, [sp, #8]
 800788e:	9303      	str	r3, [sp, #12]
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8007890:	6853      	ldr	r3, [r2, #4]
 8007892:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007896:	d012      	beq.n	80078be <HAL_SPI_Abort_IT+0x86>
    hspi->RxISR = SPI_AbortRx_ISR;
 8007898:	4b39      	ldr	r3, [pc, #228]	@ (8007980 <HAL_SPI_Abort_IT+0x148>)
 800789a:	6423      	str	r3, [r4, #64]	@ 0x40
      if (count == 0U)
 800789c:	9b03      	ldr	r3, [sp, #12]
 800789e:	b143      	cbz	r3, 80078b2 <HAL_SPI_Abort_IT+0x7a>
      count--;
 80078a0:	9b03      	ldr	r3, [sp, #12]
 80078a2:	3b01      	subs	r3, #1
 80078a4:	9303      	str	r3, [sp, #12]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80078a6:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	2b07      	cmp	r3, #7
 80078ae:	d1f5      	bne.n	800789c <HAL_SPI_Abort_IT+0x64>
 80078b0:	e003      	b.n	80078ba <HAL_SPI_Abort_IT+0x82>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80078b2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80078b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078b8:	6563      	str	r3, [r4, #84]	@ 0x54
    count = resetcount;
 80078ba:	9b02      	ldr	r3, [sp, #8]
 80078bc:	9303      	str	r3, [sp, #12]
  if (hspi->hdmatx != NULL)
 80078be:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80078c0:	b12b      	cbz	r3, 80078ce <HAL_SPI_Abort_IT+0x96>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80078c2:	6852      	ldr	r2, [r2, #4]
 80078c4:	f012 0f02 	tst.w	r2, #2
 80078c8:	d01b      	beq.n	8007902 <HAL_SPI_Abort_IT+0xca>
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 80078ca:	4a2e      	ldr	r2, [pc, #184]	@ (8007984 <HAL_SPI_Abort_IT+0x14c>)
 80078cc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (hspi->hdmarx != NULL)
 80078ce:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80078d0:	b133      	cbz	r3, 80078e0 <HAL_SPI_Abort_IT+0xa8>
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 80078d2:	6822      	ldr	r2, [r4, #0]
 80078d4:	6852      	ldr	r2, [r2, #4]
 80078d6:	f012 0f01 	tst.w	r2, #1
 80078da:	d015      	beq.n	8007908 <HAL_SPI_Abort_IT+0xd0>
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 80078dc:	4a2a      	ldr	r2, [pc, #168]	@ (8007988 <HAL_SPI_Abort_IT+0x150>)
 80078de:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 80078e0:	6823      	ldr	r3, [r4, #0]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	f013 0f02 	tst.w	r3, #2
 80078e8:	d011      	beq.n	800790e <HAL_SPI_Abort_IT+0xd6>
    if (hspi->hdmatx != NULL)
 80078ea:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80078ec:	b328      	cbz	r0, 800793a <HAL_SPI_Abort_IT+0x102>
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 80078ee:	f7fc f971 	bl	8003bd4 <HAL_DMA_Abort_IT>
 80078f2:	b320      	cbz	r0, 800793e <HAL_SPI_Abort_IT+0x106>
        hspi->hdmatx->XferAbortCallback = NULL;
 80078f4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80078f6:	2200      	movs	r2, #0
 80078f8:	635a      	str	r2, [r3, #52]	@ 0x34
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80078fa:	2340      	movs	r3, #64	@ 0x40
 80078fc:	6563      	str	r3, [r4, #84]	@ 0x54
  abortcplt = 1U;
 80078fe:	2601      	movs	r6, #1
 8007900:	e006      	b.n	8007910 <HAL_SPI_Abort_IT+0xd8>
      hspi->hdmatx->XferAbortCallback = NULL;
 8007902:	2200      	movs	r2, #0
 8007904:	635a      	str	r2, [r3, #52]	@ 0x34
 8007906:	e7e2      	b.n	80078ce <HAL_SPI_Abort_IT+0x96>
      hspi->hdmarx->XferAbortCallback = NULL;
 8007908:	2200      	movs	r2, #0
 800790a:	635a      	str	r2, [r3, #52]	@ 0x34
 800790c:	e7e8      	b.n	80078e0 <HAL_SPI_Abort_IT+0xa8>
  abortcplt = 1U;
 800790e:	2601      	movs	r6, #1
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8007910:	6823      	ldr	r3, [r4, #0]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	f013 0f01 	tst.w	r3, #1
 8007918:	d00a      	beq.n	8007930 <HAL_SPI_Abort_IT+0xf8>
    if (hspi->hdmarx != NULL)
 800791a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800791c:	b140      	cbz	r0, 8007930 <HAL_SPI_Abort_IT+0xf8>
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 800791e:	f7fc f959 	bl	8003bd4 <HAL_DMA_Abort_IT>
 8007922:	4605      	mov	r5, r0
 8007924:	b130      	cbz	r0, 8007934 <HAL_SPI_Abort_IT+0xfc>
        hspi->hdmarx->XferAbortCallback = NULL;
 8007926:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8007928:	2200      	movs	r2, #0
 800792a:	635a      	str	r2, [r3, #52]	@ 0x34
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800792c:	2340      	movs	r3, #64	@ 0x40
 800792e:	6563      	str	r3, [r4, #84]	@ 0x54
  if (abortcplt == 1U)
 8007930:	b93e      	cbnz	r6, 8007942 <HAL_SPI_Abort_IT+0x10a>
  errorcode = HAL_OK;
 8007932:	2500      	movs	r5, #0
}
 8007934:	4628      	mov	r0, r5
 8007936:	b004      	add	sp, #16
 8007938:	bd70      	pop	{r4, r5, r6, pc}
  abortcplt = 1U;
 800793a:	2601      	movs	r6, #1
 800793c:	e7e8      	b.n	8007910 <HAL_SPI_Abort_IT+0xd8>
        abortcplt = 0U;
 800793e:	2600      	movs	r6, #0
 8007940:	e7e6      	b.n	8007910 <HAL_SPI_Abort_IT+0xd8>
    hspi->RxXferCount = 0U;
 8007942:	2300      	movs	r3, #0
 8007944:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->TxXferCount = 0U;
 8007946:	86e3      	strh	r3, [r4, #54]	@ 0x36
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8007948:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800794a:	2b40      	cmp	r3, #64	@ 0x40
 800794c:	d010      	beq.n	8007970 <HAL_SPI_Abort_IT+0x138>
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800794e:	2500      	movs	r5, #0
 8007950:	6565      	str	r5, [r4, #84]	@ 0x54
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007952:	2300      	movs	r3, #0
 8007954:	9301      	str	r3, [sp, #4]
 8007956:	6823      	ldr	r3, [r4, #0]
 8007958:	68da      	ldr	r2, [r3, #12]
 800795a:	9201      	str	r2, [sp, #4]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	9301      	str	r3, [sp, #4]
 8007960:	9b01      	ldr	r3, [sp, #4]
    hspi->State = HAL_SPI_STATE_READY;
 8007962:	2301      	movs	r3, #1
 8007964:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
    HAL_SPI_AbortCpltCallback(hspi);
 8007968:	4620      	mov	r0, r4
 800796a:	f7ff ff63 	bl	8007834 <HAL_SPI_AbortCpltCallback>
 800796e:	e7e1      	b.n	8007934 <HAL_SPI_Abort_IT+0xfc>
      errorcode = HAL_ERROR;
 8007970:	2501      	movs	r5, #1
 8007972:	e7ee      	b.n	8007952 <HAL_SPI_Abort_IT+0x11a>
 8007974:	20000010 	.word	0x20000010
 8007978:	057619f1 	.word	0x057619f1
 800797c:	08006305 	.word	0x08006305
 8007980:	0800629d 	.word	0x0800629d
 8007984:	080079fd 	.word	0x080079fd
 8007988:	0800798d 	.word	0x0800798d

0800798c <SPI_DMARxAbortCallback>:
{
 800798c:	b510      	push	{r4, lr}
 800798e:	b082      	sub	sp, #8
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007990:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  __HAL_SPI_DISABLE(hspi);
 8007992:	6822      	ldr	r2, [r4, #0]
 8007994:	6813      	ldr	r3, [r2, #0]
 8007996:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800799a:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferAbortCallback = NULL;
 800799c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800799e:	2200      	movs	r2, #0
 80079a0:	635a      	str	r2, [r3, #52]	@ 0x34
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80079a2:	6822      	ldr	r2, [r4, #0]
 80079a4:	6853      	ldr	r3, [r2, #4]
 80079a6:	f023 0301 	bic.w	r3, r3, #1
 80079aa:	6053      	str	r3, [r2, #4]
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80079ac:	f7fb fe06 	bl	80035bc <HAL_GetTick>
 80079b0:	4602      	mov	r2, r0
 80079b2:	2164      	movs	r1, #100	@ 0x64
 80079b4:	4620      	mov	r0, r4
 80079b6:	f7fe fd17 	bl	80063e8 <SPI_EndRxTxTransaction>
 80079ba:	b118      	cbz	r0, 80079c4 <SPI_DMARxAbortCallback+0x38>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80079bc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80079be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079c2:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->hdmatx != NULL)
 80079c4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80079c6:	b10b      	cbz	r3, 80079cc <SPI_DMARxAbortCallback+0x40>
    if (hspi->hdmatx->XferAbortCallback != NULL)
 80079c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079ca:	b9ab      	cbnz	r3, 80079f8 <SPI_DMARxAbortCallback+0x6c>
  hspi->RxXferCount = 0U;
 80079cc:	2300      	movs	r3, #0
 80079ce:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80079d0:	86e3      	strh	r3, [r4, #54]	@ 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 80079d2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80079d4:	2b40      	cmp	r3, #64	@ 0x40
 80079d6:	d001      	beq.n	80079dc <SPI_DMARxAbortCallback+0x50>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80079d8:	2300      	movs	r3, #0
 80079da:	6563      	str	r3, [r4, #84]	@ 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079dc:	2300      	movs	r3, #0
 80079de:	9301      	str	r3, [sp, #4]
 80079e0:	6823      	ldr	r3, [r4, #0]
 80079e2:	68da      	ldr	r2, [r3, #12]
 80079e4:	9201      	str	r2, [sp, #4]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	9301      	str	r3, [sp, #4]
 80079ea:	9b01      	ldr	r3, [sp, #4]
  hspi->State  = HAL_SPI_STATE_READY;
 80079ec:	2301      	movs	r3, #1
 80079ee:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 80079f2:	4620      	mov	r0, r4
 80079f4:	f7ff ff1e 	bl	8007834 <HAL_SPI_AbortCpltCallback>
}
 80079f8:	b002      	add	sp, #8
 80079fa:	bd10      	pop	{r4, pc}

080079fc <SPI_DMATxAbortCallback>:
{
 80079fc:	b500      	push	{lr}
 80079fe:	b083      	sub	sp, #12
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007a00:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  hspi->hdmatx->XferAbortCallback = NULL;
 8007a02:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8007a04:	2200      	movs	r2, #0
 8007a06:	635a      	str	r2, [r3, #52]	@ 0x34
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8007a08:	4b1c      	ldr	r3, [pc, #112]	@ (8007a7c <SPI_DMATxAbortCallback+0x80>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a1c      	ldr	r2, [pc, #112]	@ (8007a80 <SPI_DMATxAbortCallback+0x84>)
 8007a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a12:	0a5b      	lsrs	r3, r3, #9
 8007a14:	2264      	movs	r2, #100	@ 0x64
 8007a16:	fb02 f303 	mul.w	r3, r2, r3
 8007a1a:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007a1c:	6802      	ldr	r2, [r0, #0]
 8007a1e:	6853      	ldr	r3, [r2, #4]
 8007a20:	f023 0302 	bic.w	r3, r3, #2
 8007a24:	6053      	str	r3, [r2, #4]
    if (count == 0U)
 8007a26:	9b01      	ldr	r3, [sp, #4]
 8007a28:	b143      	cbz	r3, 8007a3c <SPI_DMATxAbortCallback+0x40>
    count--;
 8007a2a:	9b01      	ldr	r3, [sp, #4]
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	9301      	str	r3, [sp, #4]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8007a30:	6803      	ldr	r3, [r0, #0]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	f013 0f02 	tst.w	r3, #2
 8007a38:	d0f5      	beq.n	8007a26 <SPI_DMATxAbortCallback+0x2a>
 8007a3a:	e003      	b.n	8007a44 <SPI_DMATxAbortCallback+0x48>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007a3c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8007a3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a42:	6543      	str	r3, [r0, #84]	@ 0x54
  if (hspi->hdmarx != NULL)
 8007a44:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8007a46:	b10b      	cbz	r3, 8007a4c <SPI_DMATxAbortCallback+0x50>
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8007a48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a4a:	b9a3      	cbnz	r3, 8007a76 <SPI_DMATxAbortCallback+0x7a>
  hspi->RxXferCount = 0U;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007a50:	86c3      	strh	r3, [r0, #54]	@ 0x36
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8007a52:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8007a54:	2b40      	cmp	r3, #64	@ 0x40
 8007a56:	d001      	beq.n	8007a5c <SPI_DMATxAbortCallback+0x60>
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	6543      	str	r3, [r0, #84]	@ 0x54
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	9300      	str	r3, [sp, #0]
 8007a60:	6803      	ldr	r3, [r0, #0]
 8007a62:	68da      	ldr	r2, [r3, #12]
 8007a64:	9200      	str	r2, [sp, #0]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	9b00      	ldr	r3, [sp, #0]
  hspi->State  = HAL_SPI_STATE_READY;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	f880 3051 	strb.w	r3, [r0, #81]	@ 0x51
  HAL_SPI_AbortCpltCallback(hspi);
 8007a72:	f7ff fedf 	bl	8007834 <HAL_SPI_AbortCpltCallback>
}
 8007a76:	b003      	add	sp, #12
 8007a78:	f85d fb04 	ldr.w	pc, [sp], #4
 8007a7c:	20000010 	.word	0x20000010
 8007a80:	057619f1 	.word	0x057619f1

08007a84 <HAL_SPI_GetState>:
  return hspi->State;
 8007a84:	f890 0051 	ldrb.w	r0, [r0, #81]	@ 0x51
}
 8007a88:	4770      	bx	lr

08007a8a <HAL_SPI_GetError>:
  return hspi->ErrorCode;
 8007a8a:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8007a8c:	4770      	bx	lr
	...

08007a90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a90:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a92:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a94:	6a02      	ldr	r2, [r0, #32]
 8007a96:	f022 0201 	bic.w	r2, r2, #1
 8007a9a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a9c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a9e:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007aa0:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007aa4:	680c      	ldr	r4, [r1, #0]
 8007aa6:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007aaa:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007aae:	688b      	ldr	r3, [r1, #8]
 8007ab0:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ab4:	4d11      	ldr	r5, [pc, #68]	@ (8007afc <TIM_OC1_SetConfig+0x6c>)
 8007ab6:	42a8      	cmp	r0, r5
 8007ab8:	d003      	beq.n	8007ac2 <TIM_OC1_SetConfig+0x32>
 8007aba:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007abe:	42a8      	cmp	r0, r5
 8007ac0:	d105      	bne.n	8007ace <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ac2:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ac6:	68cd      	ldr	r5, [r1, #12]
 8007ac8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007aca:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ace:	4d0b      	ldr	r5, [pc, #44]	@ (8007afc <TIM_OC1_SetConfig+0x6c>)
 8007ad0:	42a8      	cmp	r0, r5
 8007ad2:	d003      	beq.n	8007adc <TIM_OC1_SetConfig+0x4c>
 8007ad4:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007ad8:	42a8      	cmp	r0, r5
 8007ada:	d107      	bne.n	8007aec <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007adc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ae0:	694d      	ldr	r5, [r1, #20]
 8007ae2:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ae6:	698a      	ldr	r2, [r1, #24]
 8007ae8:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aec:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007aee:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007af0:	684a      	ldr	r2, [r1, #4]
 8007af2:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af4:	6203      	str	r3, [r0, #32]
}
 8007af6:	bc30      	pop	{r4, r5}
 8007af8:	4770      	bx	lr
 8007afa:	bf00      	nop
 8007afc:	40012c00 	.word	0x40012c00

08007b00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b00:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b02:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b04:	6a02      	ldr	r2, [r0, #32]
 8007b06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b0a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b0c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b0e:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b10:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b14:	680c      	ldr	r4, [r1, #0]
 8007b16:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b1a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b1e:	688c      	ldr	r4, [r1, #8]
 8007b20:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b24:	4c11      	ldr	r4, [pc, #68]	@ (8007b6c <TIM_OC3_SetConfig+0x6c>)
 8007b26:	42a0      	cmp	r0, r4
 8007b28:	d003      	beq.n	8007b32 <TIM_OC3_SetConfig+0x32>
 8007b2a:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8007b2e:	42a0      	cmp	r0, r4
 8007b30:	d106      	bne.n	8007b40 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b36:	68cc      	ldr	r4, [r1, #12]
 8007b38:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b40:	4c0a      	ldr	r4, [pc, #40]	@ (8007b6c <TIM_OC3_SetConfig+0x6c>)
 8007b42:	42a0      	cmp	r0, r4
 8007b44:	d003      	beq.n	8007b4e <TIM_OC3_SetConfig+0x4e>
 8007b46:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8007b4a:	42a0      	cmp	r0, r4
 8007b4c:	d107      	bne.n	8007b5e <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b4e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b52:	694c      	ldr	r4, [r1, #20]
 8007b54:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b58:	698c      	ldr	r4, [r1, #24]
 8007b5a:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b5e:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b60:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b62:	684a      	ldr	r2, [r1, #4]
 8007b64:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b66:	6203      	str	r3, [r0, #32]
}
 8007b68:	bc30      	pop	{r4, r5}
 8007b6a:	4770      	bx	lr
 8007b6c:	40012c00 	.word	0x40012c00

08007b70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b70:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b72:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b74:	6a02      	ldr	r2, [r0, #32]
 8007b76:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007b7a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b7c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b7e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b80:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b84:	680d      	ldr	r5, [r1, #0]
 8007b86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b8a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b8e:	688d      	ldr	r5, [r1, #8]
 8007b90:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b94:	4d09      	ldr	r5, [pc, #36]	@ (8007bbc <TIM_OC4_SetConfig+0x4c>)
 8007b96:	42a8      	cmp	r0, r5
 8007b98:	d003      	beq.n	8007ba2 <TIM_OC4_SetConfig+0x32>
 8007b9a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8007b9e:	42a8      	cmp	r0, r5
 8007ba0:	d104      	bne.n	8007bac <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ba2:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ba6:	694d      	ldr	r5, [r1, #20]
 8007ba8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bac:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bae:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007bb0:	684a      	ldr	r2, [r1, #4]
 8007bb2:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bb4:	6203      	str	r3, [r0, #32]
}
 8007bb6:	bc30      	pop	{r4, r5}
 8007bb8:	4770      	bx	lr
 8007bba:	bf00      	nop
 8007bbc:	40012c00 	.word	0x40012c00

08007bc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bc0:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bc2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bc4:	6a04      	ldr	r4, [r0, #32]
 8007bc6:	f024 0401 	bic.w	r4, r4, #1
 8007bca:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bcc:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bce:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bd2:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bd6:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8007bda:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bdc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007bde:	6203      	str	r3, [r0, #32]
}
 8007be0:	bc10      	pop	{r4}
 8007be2:	4770      	bx	lr

08007be4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007be4:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007be6:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007be8:	6a04      	ldr	r4, [r0, #32]
 8007bea:	f024 0410 	bic.w	r4, r4, #16
 8007bee:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bf0:	6984      	ldr	r4, [r0, #24]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007bf2:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007bf6:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bfa:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007bfe:	031b      	lsls	r3, r3, #12
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c06:	f025 05a0 	bic.w	r5, r5, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007c0a:	0109      	lsls	r1, r1, #4
 8007c0c:	f001 01a0 	and.w	r1, r1, #160	@ 0xa0
 8007c10:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c12:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8007c14:	6201      	str	r1, [r0, #32]
}
 8007c16:	bc30      	pop	{r4, r5}
 8007c18:	4770      	bx	lr

08007c1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c1a:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c1c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c1e:	6a04      	ldr	r4, [r0, #32]
 8007c20:	f024 0410 	bic.w	r4, r4, #16
 8007c24:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c26:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c28:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c2c:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c30:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c34:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c38:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8007c3a:	6203      	str	r3, [r0, #32]
}
 8007c3c:	bc10      	pop	{r4}
 8007c3e:	4770      	bx	lr

08007c40 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c40:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007c42:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c44:	6a04      	ldr	r4, [r0, #32]
 8007c46:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 8007c4a:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c4c:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007c4e:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8007c52:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007c56:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007c5a:	011b      	lsls	r3, r3, #4
 8007c5c:	b2db      	uxtb	r3, r3
 8007c5e:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007c62:	f425 7500 	bic.w	r5, r5, #512	@ 0x200
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8007c66:	0209      	lsls	r1, r1, #8
 8007c68:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 8007c6c:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c6e:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8007c70:	6201      	str	r1, [r0, #32]
}
 8007c72:	bc30      	pop	{r4, r5}
 8007c74:	4770      	bx	lr

08007c76 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c76:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007c78:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c7a:	6a04      	ldr	r4, [r0, #32]
 8007c7c:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 8007c80:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007c82:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007c84:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007c88:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007c8c:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007c90:	031b      	lsls	r3, r3, #12
 8007c92:	b29b      	uxth	r3, r3
 8007c94:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8007c98:	f425 5500 	bic.w	r5, r5, #8192	@ 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8007c9c:	0309      	lsls	r1, r1, #12
 8007c9e:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 8007ca2:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007ca4:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8007ca6:	6201      	str	r1, [r0, #32]
}
 8007ca8:	bc30      	pop	{r4, r5}
 8007caa:	4770      	bx	lr

08007cac <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007cac:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007cb2:	430b      	orrs	r3, r1
 8007cb4:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cb8:	6083      	str	r3, [r0, #8]
}
 8007cba:	4770      	bx	lr
}
 8007cbc:	4770      	bx	lr
}
 8007cbe:	4770      	bx	lr

08007cc0 <HAL_TIM_Base_DeInit>:
{
 8007cc0:	b510      	push	{r4, lr}
 8007cc2:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8007cc4:	2302      	movs	r3, #2
 8007cc6:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8007cca:	6803      	ldr	r3, [r0, #0]
 8007ccc:	6a19      	ldr	r1, [r3, #32]
 8007cce:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007cd2:	4211      	tst	r1, r2
 8007cd4:	d108      	bne.n	8007ce8 <HAL_TIM_Base_DeInit+0x28>
 8007cd6:	6a19      	ldr	r1, [r3, #32]
 8007cd8:	f240 4244 	movw	r2, #1092	@ 0x444
 8007cdc:	4211      	tst	r1, r2
 8007cde:	d103      	bne.n	8007ce8 <HAL_TIM_Base_DeInit+0x28>
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	f022 0201 	bic.w	r2, r2, #1
 8007ce6:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_MspDeInit(htim);
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f7fb facd 	bl	8003288 <HAL_TIM_Base_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8007cee:	2000      	movs	r0, #0
 8007cf0:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007cf4:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 8007cf8:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 8007cfc:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 8007d00:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007d04:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 8007d08:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8007d0c:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 8007d10:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 8007d14:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007d18:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 8007d1c:	bd10      	pop	{r4, pc}
	...

08007d20 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007d20:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d12a      	bne.n	8007d80 <HAL_TIM_Base_Start+0x60>
  htim->State = HAL_TIM_STATE_BUSY;
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d30:	6803      	ldr	r3, [r0, #0]
 8007d32:	4a15      	ldr	r2, [pc, #84]	@ (8007d88 <HAL_TIM_Base_Start+0x68>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d018      	beq.n	8007d6a <HAL_TIM_Base_Start+0x4a>
 8007d38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d014      	beq.n	8007d6a <HAL_TIM_Base_Start+0x4a>
 8007d40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d44:	d011      	beq.n	8007d6a <HAL_TIM_Base_Start+0x4a>
 8007d46:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d00d      	beq.n	8007d6a <HAL_TIM_Base_Start+0x4a>
 8007d4e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d009      	beq.n	8007d6a <HAL_TIM_Base_Start+0x4a>
 8007d56:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d005      	beq.n	8007d6a <HAL_TIM_Base_Start+0x4a>
    __HAL_TIM_ENABLE(htim);
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	f042 0201 	orr.w	r2, r2, #1
 8007d64:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007d66:	2000      	movs	r0, #0
 8007d68:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d6a:	689a      	ldr	r2, [r3, #8]
 8007d6c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d70:	2a06      	cmp	r2, #6
 8007d72:	d007      	beq.n	8007d84 <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	f042 0201 	orr.w	r2, r2, #1
 8007d7a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	4770      	bx	lr
    return HAL_ERROR;
 8007d80:	2001      	movs	r0, #1
 8007d82:	4770      	bx	lr
  return HAL_OK;
 8007d84:	2000      	movs	r0, #0
}
 8007d86:	4770      	bx	lr
 8007d88:	40012c00 	.word	0x40012c00

08007d8c <HAL_TIM_Base_Stop>:
  __HAL_TIM_DISABLE(htim);
 8007d8c:	6803      	ldr	r3, [r0, #0]
 8007d8e:	6a19      	ldr	r1, [r3, #32]
 8007d90:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007d94:	4211      	tst	r1, r2
 8007d96:	d108      	bne.n	8007daa <HAL_TIM_Base_Stop+0x1e>
 8007d98:	6a19      	ldr	r1, [r3, #32]
 8007d9a:	f240 4244 	movw	r2, #1092	@ 0x444
 8007d9e:	4211      	tst	r1, r2
 8007da0:	d103      	bne.n	8007daa <HAL_TIM_Base_Stop+0x1e>
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	f022 0201 	bic.w	r2, r2, #1
 8007da8:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007daa:	2301      	movs	r3, #1
 8007dac:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 8007db0:	2000      	movs	r0, #0
 8007db2:	4770      	bx	lr

08007db4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007db4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d12f      	bne.n	8007e1e <HAL_TIM_Base_Start_IT+0x6a>
  htim->State = HAL_TIM_STATE_BUSY;
 8007dbe:	2302      	movs	r3, #2
 8007dc0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007dc4:	6802      	ldr	r2, [r0, #0]
 8007dc6:	68d3      	ldr	r3, [r2, #12]
 8007dc8:	f043 0301 	orr.w	r3, r3, #1
 8007dcc:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dce:	6803      	ldr	r3, [r0, #0]
 8007dd0:	4a15      	ldr	r2, [pc, #84]	@ (8007e28 <HAL_TIM_Base_Start_IT+0x74>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d018      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x54>
 8007dd6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d014      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x54>
 8007dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007de2:	d011      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x54>
 8007de4:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d00d      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x54>
 8007dec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d009      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x54>
 8007df4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d005      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x54>
    __HAL_TIM_ENABLE(htim);
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	f042 0201 	orr.w	r2, r2, #1
 8007e02:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007e04:	2000      	movs	r0, #0
 8007e06:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e08:	689a      	ldr	r2, [r3, #8]
 8007e0a:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e0e:	2a06      	cmp	r2, #6
 8007e10:	d007      	beq.n	8007e22 <HAL_TIM_Base_Start_IT+0x6e>
      __HAL_TIM_ENABLE(htim);
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	f042 0201 	orr.w	r2, r2, #1
 8007e18:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007e1a:	2000      	movs	r0, #0
 8007e1c:	4770      	bx	lr
    return HAL_ERROR;
 8007e1e:	2001      	movs	r0, #1
 8007e20:	4770      	bx	lr
  return HAL_OK;
 8007e22:	2000      	movs	r0, #0
}
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	40012c00 	.word	0x40012c00

08007e2c <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007e2c:	6802      	ldr	r2, [r0, #0]
 8007e2e:	68d3      	ldr	r3, [r2, #12]
 8007e30:	f023 0301 	bic.w	r3, r3, #1
 8007e34:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8007e36:	6803      	ldr	r3, [r0, #0]
 8007e38:	6a19      	ldr	r1, [r3, #32]
 8007e3a:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007e3e:	4211      	tst	r1, r2
 8007e40:	d108      	bne.n	8007e54 <HAL_TIM_Base_Stop_IT+0x28>
 8007e42:	6a19      	ldr	r1, [r3, #32]
 8007e44:	f240 4244 	movw	r2, #1092	@ 0x444
 8007e48:	4211      	tst	r1, r2
 8007e4a:	d103      	bne.n	8007e54 <HAL_TIM_Base_Stop_IT+0x28>
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	f022 0201 	bic.w	r2, r2, #1
 8007e52:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007e54:	2301      	movs	r3, #1
 8007e56:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 8007e5a:	2000      	movs	r0, #0
 8007e5c:	4770      	bx	lr
	...

08007e60 <HAL_TIM_Base_Start_DMA>:
{
 8007e60:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_BUSY)
 8007e62:	f890 403d 	ldrb.w	r4, [r0, #61]	@ 0x3d
 8007e66:	b2e4      	uxtb	r4, r4
 8007e68:	2c02      	cmp	r4, #2
 8007e6a:	d04c      	beq.n	8007f06 <HAL_TIM_Base_Start_DMA+0xa6>
 8007e6c:	4605      	mov	r5, r0
  else if (htim->State == HAL_TIM_STATE_READY)
 8007e6e:	f890 403d 	ldrb.w	r4, [r0, #61]	@ 0x3d
 8007e72:	b2e4      	uxtb	r4, r4
 8007e74:	2c01      	cmp	r4, #1
 8007e76:	d145      	bne.n	8007f04 <HAL_TIM_Base_Start_DMA+0xa4>
    if ((pData == NULL) || (Length == 0U))
 8007e78:	2900      	cmp	r1, #0
 8007e7a:	d044      	beq.n	8007f06 <HAL_TIM_Base_Start_DMA+0xa6>
 8007e7c:	2a00      	cmp	r2, #0
 8007e7e:	d042      	beq.n	8007f06 <HAL_TIM_Base_Start_DMA+0xa6>
      htim->State = HAL_TIM_STATE_BUSY;
 8007e80:	2302      	movs	r3, #2
 8007e82:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8007e86:	6a03      	ldr	r3, [r0, #32]
 8007e88:	4821      	ldr	r0, [pc, #132]	@ (8007f10 <HAL_TIM_Base_Start_DMA+0xb0>)
 8007e8a:	6298      	str	r0, [r3, #40]	@ 0x28
  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8007e8c:	6a2b      	ldr	r3, [r5, #32]
 8007e8e:	4821      	ldr	r0, [pc, #132]	@ (8007f14 <HAL_TIM_Base_Start_DMA+0xb4>)
 8007e90:	62d8      	str	r0, [r3, #44]	@ 0x2c
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8007e92:	6a2b      	ldr	r3, [r5, #32]
 8007e94:	4820      	ldr	r0, [pc, #128]	@ (8007f18 <HAL_TIM_Base_Start_DMA+0xb8>)
 8007e96:	6318      	str	r0, [r3, #48]	@ 0x30
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
 8007e98:	6828      	ldr	r0, [r5, #0]
 8007e9a:	4613      	mov	r3, r2
 8007e9c:	f100 022c 	add.w	r2, r0, #44	@ 0x2c
 8007ea0:	6a28      	ldr	r0, [r5, #32]
 8007ea2:	f7fb fe38 	bl	8003b16 <HAL_DMA_Start_IT>
 8007ea6:	4601      	mov	r1, r0
 8007ea8:	bb68      	cbnz	r0, 8007f06 <HAL_TIM_Base_Start_DMA+0xa6>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 8007eaa:	682a      	ldr	r2, [r5, #0]
 8007eac:	68d3      	ldr	r3, [r2, #12]
 8007eae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007eb2:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eb4:	682b      	ldr	r3, [r5, #0]
 8007eb6:	4a19      	ldr	r2, [pc, #100]	@ (8007f1c <HAL_TIM_Base_Start_DMA+0xbc>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d018      	beq.n	8007eee <HAL_TIM_Base_Start_DMA+0x8e>
 8007ebc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d014      	beq.n	8007eee <HAL_TIM_Base_Start_DMA+0x8e>
 8007ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ec8:	d011      	beq.n	8007eee <HAL_TIM_Base_Start_DMA+0x8e>
 8007eca:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d00d      	beq.n	8007eee <HAL_TIM_Base_Start_DMA+0x8e>
 8007ed2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d009      	beq.n	8007eee <HAL_TIM_Base_Start_DMA+0x8e>
 8007eda:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d005      	beq.n	8007eee <HAL_TIM_Base_Start_DMA+0x8e>
    __HAL_TIM_ENABLE(htim);
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	f042 0201 	orr.w	r2, r2, #1
 8007ee8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007eea:	4604      	mov	r4, r0
 8007eec:	e00b      	b.n	8007f06 <HAL_TIM_Base_Start_DMA+0xa6>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007eee:	689a      	ldr	r2, [r3, #8]
 8007ef0:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ef4:	2a06      	cmp	r2, #6
 8007ef6:	d008      	beq.n	8007f0a <HAL_TIM_Base_Start_DMA+0xaa>
      __HAL_TIM_ENABLE(htim);
 8007ef8:	681a      	ldr	r2, [r3, #0]
 8007efa:	f042 0201 	orr.w	r2, r2, #1
 8007efe:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8007f00:	460c      	mov	r4, r1
 8007f02:	e000      	b.n	8007f06 <HAL_TIM_Base_Start_DMA+0xa6>
    return HAL_ERROR;
 8007f04:	2401      	movs	r4, #1
}
 8007f06:	4620      	mov	r0, r4
 8007f08:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8007f0a:	460c      	mov	r4, r1
 8007f0c:	e7fb      	b.n	8007f06 <HAL_TIM_Base_Start_DMA+0xa6>
 8007f0e:	bf00      	nop
 8007f10:	08008625 	.word	0x08008625
 8007f14:	0800863d 	.word	0x0800863d
 8007f18:	08008941 	.word	0x08008941
 8007f1c:	40012c00 	.word	0x40012c00

08007f20 <HAL_TIM_Base_Stop_DMA>:
{
 8007f20:	b510      	push	{r4, lr}
 8007f22:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 8007f24:	6802      	ldr	r2, [r0, #0]
 8007f26:	68d3      	ldr	r3, [r2, #12]
 8007f28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f2c:	60d3      	str	r3, [r2, #12]
  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 8007f2e:	6a00      	ldr	r0, [r0, #32]
 8007f30:	f7fb fe50 	bl	8003bd4 <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 8007f34:	6823      	ldr	r3, [r4, #0]
 8007f36:	6a19      	ldr	r1, [r3, #32]
 8007f38:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007f3c:	4211      	tst	r1, r2
 8007f3e:	d108      	bne.n	8007f52 <HAL_TIM_Base_Stop_DMA+0x32>
 8007f40:	6a19      	ldr	r1, [r3, #32]
 8007f42:	f240 4244 	movw	r2, #1092	@ 0x444
 8007f46:	4211      	tst	r1, r2
 8007f48:	d103      	bne.n	8007f52 <HAL_TIM_Base_Stop_DMA+0x32>
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	f022 0201 	bic.w	r2, r2, #1
 8007f50:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007f52:	2301      	movs	r3, #1
 8007f54:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8007f58:	2000      	movs	r0, #0
 8007f5a:	bd10      	pop	{r4, pc}

08007f5c <HAL_TIM_OC_MspInit>:
}
 8007f5c:	4770      	bx	lr

08007f5e <HAL_TIM_OC_MspDeInit>:
}
 8007f5e:	4770      	bx	lr

08007f60 <HAL_TIM_OC_DeInit>:
{
 8007f60:	b510      	push	{r4, lr}
 8007f62:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8007f64:	2302      	movs	r3, #2
 8007f66:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8007f6a:	6803      	ldr	r3, [r0, #0]
 8007f6c:	6a19      	ldr	r1, [r3, #32]
 8007f6e:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007f72:	4211      	tst	r1, r2
 8007f74:	d108      	bne.n	8007f88 <HAL_TIM_OC_DeInit+0x28>
 8007f76:	6a19      	ldr	r1, [r3, #32]
 8007f78:	f240 4244 	movw	r2, #1092	@ 0x444
 8007f7c:	4211      	tst	r1, r2
 8007f7e:	d103      	bne.n	8007f88 <HAL_TIM_OC_DeInit+0x28>
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	f022 0201 	bic.w	r2, r2, #1
 8007f86:	601a      	str	r2, [r3, #0]
  HAL_TIM_OC_MspDeInit(htim);
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f7ff ffe8 	bl	8007f5e <HAL_TIM_OC_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8007f8e:	2000      	movs	r0, #0
 8007f90:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007f94:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 8007f98:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 8007f9c:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 8007fa0:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007fa4:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 8007fa8:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8007fac:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 8007fb0:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 8007fb4:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007fb8:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 8007fbc:	bd10      	pop	{r4, pc}

08007fbe <HAL_TIM_PWM_MspInit>:
}
 8007fbe:	4770      	bx	lr

08007fc0 <HAL_TIM_PWM_MspDeInit>:
}
 8007fc0:	4770      	bx	lr

08007fc2 <HAL_TIM_PWM_DeInit>:
{
 8007fc2:	b510      	push	{r4, lr}
 8007fc4:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8007fc6:	2302      	movs	r3, #2
 8007fc8:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8007fcc:	6803      	ldr	r3, [r0, #0]
 8007fce:	6a19      	ldr	r1, [r3, #32]
 8007fd0:	f241 1211 	movw	r2, #4369	@ 0x1111
 8007fd4:	4211      	tst	r1, r2
 8007fd6:	d108      	bne.n	8007fea <HAL_TIM_PWM_DeInit+0x28>
 8007fd8:	6a19      	ldr	r1, [r3, #32]
 8007fda:	f240 4244 	movw	r2, #1092	@ 0x444
 8007fde:	4211      	tst	r1, r2
 8007fe0:	d103      	bne.n	8007fea <HAL_TIM_PWM_DeInit+0x28>
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	f022 0201 	bic.w	r2, r2, #1
 8007fe8:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_MspDeInit(htim);
 8007fea:	4620      	mov	r0, r4
 8007fec:	f7ff ffe8 	bl	8007fc0 <HAL_TIM_PWM_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007ff6:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 8007ffa:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 8007ffe:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 8008002:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8008006:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 800800a:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 800800e:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 8008012:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 8008016:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800801a:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 800801e:	bd10      	pop	{r4, pc}

08008020 <HAL_TIM_IC_MspInit>:
}
 8008020:	4770      	bx	lr

08008022 <HAL_TIM_IC_MspDeInit>:
}
 8008022:	4770      	bx	lr

08008024 <HAL_TIM_IC_DeInit>:
{
 8008024:	b510      	push	{r4, lr}
 8008026:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8008028:	2302      	movs	r3, #2
 800802a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 800802e:	6803      	ldr	r3, [r0, #0]
 8008030:	6a19      	ldr	r1, [r3, #32]
 8008032:	f241 1211 	movw	r2, #4369	@ 0x1111
 8008036:	4211      	tst	r1, r2
 8008038:	d108      	bne.n	800804c <HAL_TIM_IC_DeInit+0x28>
 800803a:	6a19      	ldr	r1, [r3, #32]
 800803c:	f240 4244 	movw	r2, #1092	@ 0x444
 8008040:	4211      	tst	r1, r2
 8008042:	d103      	bne.n	800804c <HAL_TIM_IC_DeInit+0x28>
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	f022 0201 	bic.w	r2, r2, #1
 800804a:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_MspDeInit(htim);
 800804c:	4620      	mov	r0, r4
 800804e:	f7ff ffe8 	bl	8008022 <HAL_TIM_IC_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8008052:	2000      	movs	r0, #0
 8008054:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8008058:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
 800805c:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
 8008060:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
 8008064:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8008068:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
 800806c:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8008070:	f884 0044 	strb.w	r0, [r4, #68]	@ 0x44
 8008074:	f884 0045 	strb.w	r0, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_RESET;
 8008078:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800807c:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 8008080:	bd10      	pop	{r4, pc}

08008082 <HAL_TIM_OnePulse_MspInit>:
}
 8008082:	4770      	bx	lr

08008084 <HAL_TIM_OnePulse_MspDeInit>:
}
 8008084:	4770      	bx	lr

08008086 <HAL_TIM_OnePulse_DeInit>:
{
 8008086:	b510      	push	{r4, lr}
 8008088:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800808a:	2302      	movs	r3, #2
 800808c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 8008090:	6803      	ldr	r3, [r0, #0]
 8008092:	6a19      	ldr	r1, [r3, #32]
 8008094:	f241 1211 	movw	r2, #4369	@ 0x1111
 8008098:	4211      	tst	r1, r2
 800809a:	d108      	bne.n	80080ae <HAL_TIM_OnePulse_DeInit+0x28>
 800809c:	6a19      	ldr	r1, [r3, #32]
 800809e:	f240 4244 	movw	r2, #1092	@ 0x444
 80080a2:	4211      	tst	r1, r2
 80080a4:	d103      	bne.n	80080ae <HAL_TIM_OnePulse_DeInit+0x28>
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	f022 0201 	bic.w	r2, r2, #1
 80080ac:	601a      	str	r2, [r3, #0]
  HAL_TIM_OnePulse_MspDeInit(htim);
 80080ae:	4620      	mov	r0, r4
 80080b0:	f7ff ffe8 	bl	8008084 <HAL_TIM_OnePulse_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80080b4:	2000      	movs	r0, #0
 80080b6:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 80080ba:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 80080be:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 80080c2:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 80080c6:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_RESET;
 80080ca:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80080ce:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 80080d2:	bd10      	pop	{r4, pc}
}
 80080d4:	4770      	bx	lr
}
 80080d6:	4770      	bx	lr

080080d8 <HAL_TIM_Encoder_DeInit>:
{
 80080d8:	b510      	push	{r4, lr}
 80080da:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80080dc:	2302      	movs	r3, #2
 80080de:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 80080e2:	6803      	ldr	r3, [r0, #0]
 80080e4:	6a19      	ldr	r1, [r3, #32]
 80080e6:	f241 1211 	movw	r2, #4369	@ 0x1111
 80080ea:	4211      	tst	r1, r2
 80080ec:	d108      	bne.n	8008100 <HAL_TIM_Encoder_DeInit+0x28>
 80080ee:	6a19      	ldr	r1, [r3, #32]
 80080f0:	f240 4244 	movw	r2, #1092	@ 0x444
 80080f4:	4211      	tst	r1, r2
 80080f6:	d103      	bne.n	8008100 <HAL_TIM_Encoder_DeInit+0x28>
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	f022 0201 	bic.w	r2, r2, #1
 80080fe:	601a      	str	r2, [r3, #0]
  HAL_TIM_Encoder_MspDeInit(htim);
 8008100:	4620      	mov	r0, r4
 8008102:	f7fb f8db 	bl	80032bc <HAL_TIM_Encoder_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8008106:	2000      	movs	r0, #0
 8008108:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800810c:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8008110:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8008114:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8008118:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_RESET;
 800811c:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8008120:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 8008124:	bd10      	pop	{r4, pc}
	...

08008128 <HAL_TIM_DMABurst_MultiWriteStart>:
{
 8008128:	b570      	push	{r4, r5, r6, lr}
 800812a:	4604      	mov	r4, r0
  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 800812c:	f890 0046 	ldrb.w	r0, [r0, #70]	@ 0x46
 8008130:	b2c0      	uxtb	r0, r0
 8008132:	2802      	cmp	r0, #2
 8008134:	d02f      	beq.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
 8008136:	460e      	mov	r6, r1
 8008138:	4615      	mov	r5, r2
 800813a:	4619      	mov	r1, r3
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 800813c:	f894 0046 	ldrb.w	r0, [r4, #70]	@ 0x46
 8008140:	b2c0      	uxtb	r0, r0
 8008142:	2801      	cmp	r0, #1
 8008144:	d028      	beq.n	8008198 <HAL_TIM_DMABurst_MultiWriteStart+0x70>
  switch (BurstRequestSrc)
 8008146:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800814a:	d074      	beq.n	8008236 <HAL_TIM_DMABurst_MultiWriteStart+0x10e>
 800814c:	d82f      	bhi.n	80081ae <HAL_TIM_DMABurst_MultiWriteStart+0x86>
 800814e:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8008152:	d04a      	beq.n	80081ea <HAL_TIM_DMABurst_MultiWriteStart+0xc2>
 8008154:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8008158:	d05a      	beq.n	8008210 <HAL_TIM_DMABurst_MultiWriteStart+0xe8>
 800815a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800815e:	d124      	bne.n	80081aa <HAL_TIM_DMABurst_MultiWriteStart+0x82>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8008160:	6a23      	ldr	r3, [r4, #32]
 8008162:	4a53      	ldr	r2, [pc, #332]	@ (80082b0 <HAL_TIM_DMABurst_MultiWriteStart+0x188>)
 8008164:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8008166:	6a23      	ldr	r3, [r4, #32]
 8008168:	4a52      	ldr	r2, [pc, #328]	@ (80082b4 <HAL_TIM_DMABurst_MultiWriteStart+0x18c>)
 800816a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800816c:	6a23      	ldr	r3, [r4, #32]
 800816e:	4a52      	ldr	r2, [pc, #328]	@ (80082b8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008170:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008172:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
 8008174:	9b05      	ldr	r3, [sp, #20]
 8008176:	324c      	adds	r2, #76	@ 0x4c
 8008178:	6a20      	ldr	r0, [r4, #32]
 800817a:	f7fb fccc 	bl	8003b16 <HAL_DMA_Start_IT>
 800817e:	2800      	cmp	r0, #0
 8008180:	f040 8093 	bne.w	80082aa <HAL_TIM_DMABurst_MultiWriteStart+0x182>
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 8008184:	6823      	ldr	r3, [r4, #0]
 8008186:	9a04      	ldr	r2, [sp, #16]
 8008188:	4316      	orrs	r6, r2
 800818a:	649e      	str	r6, [r3, #72]	@ 0x48
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 800818c:	6822      	ldr	r2, [r4, #0]
 800818e:	68d3      	ldr	r3, [r2, #12]
 8008190:	432b      	orrs	r3, r5
 8008192:	60d3      	str	r3, [r2, #12]
 8008194:	2000      	movs	r0, #0
}
 8008196:	bd70      	pop	{r4, r5, r6, pc}
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 8008198:	b11b      	cbz	r3, 80081a2 <HAL_TIM_DMABurst_MultiWriteStart+0x7a>
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 800819a:	2302      	movs	r3, #2
 800819c:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80081a0:	e7d1      	b.n	8008146 <HAL_TIM_DMABurst_MultiWriteStart+0x1e>
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 80081a2:	9b04      	ldr	r3, [sp, #16]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d0f8      	beq.n	800819a <HAL_TIM_DMABurst_MultiWriteStart+0x72>
 80081a8:	e7f5      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
  switch (BurstRequestSrc)
 80081aa:	2001      	movs	r0, #1
 80081ac:	e7f3      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
 80081ae:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 80081b2:	d053      	beq.n	800825c <HAL_TIM_DMABurst_MultiWriteStart+0x134>
 80081b4:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
 80081b8:	d063      	beq.n	8008282 <HAL_TIM_DMABurst_MultiWriteStart+0x15a>
 80081ba:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80081be:	d112      	bne.n	80081e6 <HAL_TIM_DMABurst_MultiWriteStart+0xbe>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80081c0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80081c2:	4a3e      	ldr	r2, [pc, #248]	@ (80082bc <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 80081c4:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80081c6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80081c8:	4a3d      	ldr	r2, [pc, #244]	@ (80082c0 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 80081ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80081cc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80081ce:	4a3a      	ldr	r2, [pc, #232]	@ (80082b8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 80081d0:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 80081d2:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
 80081d4:	9b05      	ldr	r3, [sp, #20]
 80081d6:	324c      	adds	r2, #76	@ 0x4c
 80081d8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80081da:	f7fb fc9c 	bl	8003b16 <HAL_DMA_Start_IT>
 80081de:	2800      	cmp	r0, #0
 80081e0:	d0d0      	beq.n	8008184 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 80081e2:	2001      	movs	r0, #1
 80081e4:	e7d7      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
  switch (BurstRequestSrc)
 80081e6:	2001      	movs	r0, #1
 80081e8:	e7d5      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80081ea:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80081ec:	4a33      	ldr	r2, [pc, #204]	@ (80082bc <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 80081ee:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80081f0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80081f2:	4a33      	ldr	r2, [pc, #204]	@ (80082c0 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 80081f4:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80081f6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80081f8:	4a2f      	ldr	r2, [pc, #188]	@ (80082b8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 80081fa:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 80081fc:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
 80081fe:	9b05      	ldr	r3, [sp, #20]
 8008200:	324c      	adds	r2, #76	@ 0x4c
 8008202:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8008204:	f7fb fc87 	bl	8003b16 <HAL_DMA_Start_IT>
 8008208:	2800      	cmp	r0, #0
 800820a:	d0bb      	beq.n	8008184 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 800820c:	2001      	movs	r0, #1
 800820e:	e7c2      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008210:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008212:	4a2a      	ldr	r2, [pc, #168]	@ (80082bc <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 8008214:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008216:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008218:	4a29      	ldr	r2, [pc, #164]	@ (80082c0 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 800821a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800821c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800821e:	4a26      	ldr	r2, [pc, #152]	@ (80082b8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008220:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008222:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
 8008224:	9b05      	ldr	r3, [sp, #20]
 8008226:	324c      	adds	r2, #76	@ 0x4c
 8008228:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800822a:	f7fb fc74 	bl	8003b16 <HAL_DMA_Start_IT>
 800822e:	2800      	cmp	r0, #0
 8008230:	d0a8      	beq.n	8008184 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 8008232:	2001      	movs	r0, #1
 8008234:	e7af      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008236:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008238:	4a20      	ldr	r2, [pc, #128]	@ (80082bc <HAL_TIM_DMABurst_MultiWriteStart+0x194>)
 800823a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800823c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800823e:	4a20      	ldr	r2, [pc, #128]	@ (80082c0 <HAL_TIM_DMABurst_MultiWriteStart+0x198>)
 8008240:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008242:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008244:	4a1c      	ldr	r2, [pc, #112]	@ (80082b8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008246:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008248:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
 800824a:	9b05      	ldr	r3, [sp, #20]
 800824c:	324c      	adds	r2, #76	@ 0x4c
 800824e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008250:	f7fb fc61 	bl	8003b16 <HAL_DMA_Start_IT>
 8008254:	2800      	cmp	r0, #0
 8008256:	d095      	beq.n	8008184 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 8008258:	2001      	movs	r0, #1
 800825a:	e79c      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 800825c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800825e:	4a19      	ldr	r2, [pc, #100]	@ (80082c4 <HAL_TIM_DMABurst_MultiWriteStart+0x19c>)
 8008260:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 8008262:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008264:	4a18      	ldr	r2, [pc, #96]	@ (80082c8 <HAL_TIM_DMABurst_MultiWriteStart+0x1a0>)
 8008266:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8008268:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800826a:	4a13      	ldr	r2, [pc, #76]	@ (80082b8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 800826c:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800826e:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
 8008270:	9b05      	ldr	r3, [sp, #20]
 8008272:	324c      	adds	r2, #76	@ 0x4c
 8008274:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8008276:	f7fb fc4e 	bl	8003b16 <HAL_DMA_Start_IT>
 800827a:	2800      	cmp	r0, #0
 800827c:	d082      	beq.n	8008184 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 800827e:	2001      	movs	r0, #1
 8008280:	e789      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 8008282:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008284:	4a11      	ldr	r2, [pc, #68]	@ (80082cc <HAL_TIM_DMABurst_MultiWriteStart+0x1a4>)
 8008286:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 8008288:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800828a:	4a11      	ldr	r2, [pc, #68]	@ (80082d0 <HAL_TIM_DMABurst_MultiWriteStart+0x1a8>)
 800828c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 800828e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008290:	4a09      	ldr	r2, [pc, #36]	@ (80082b8 <HAL_TIM_DMABurst_MultiWriteStart+0x190>)
 8008292:	631a      	str	r2, [r3, #48]	@ 0x30
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8008294:	6822      	ldr	r2, [r4, #0]
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
 8008296:	9b05      	ldr	r3, [sp, #20]
 8008298:	324c      	adds	r2, #76	@ 0x4c
 800829a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800829c:	f7fb fc3b 	bl	8003b16 <HAL_DMA_Start_IT>
 80082a0:	2800      	cmp	r0, #0
 80082a2:	f43f af6f 	beq.w	8008184 <HAL_TIM_DMABurst_MultiWriteStart+0x5c>
        return HAL_ERROR;
 80082a6:	2001      	movs	r0, #1
 80082a8:	e775      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
        return HAL_ERROR;
 80082aa:	2001      	movs	r0, #1
 80082ac:	e773      	b.n	8008196 <HAL_TIM_DMABurst_MultiWriteStart+0x6e>
 80082ae:	bf00      	nop
 80082b0:	08008625 	.word	0x08008625
 80082b4:	0800863d 	.word	0x0800863d
 80082b8:	08008941 	.word	0x08008941
 80082bc:	0800870d 	.word	0x0800870d
 80082c0:	0800877f 	.word	0x0800877f
 80082c4:	0800c7c5 	.word	0x0800c7c5
 80082c8:	0800c7d7 	.word	0x0800c7d7
 80082cc:	0800891d 	.word	0x0800891d
 80082d0:	08008935 	.word	0x08008935

080082d4 <HAL_TIM_DMABurst_WriteStart>:
{
 80082d4:	b530      	push	{r4, r5, lr}
 80082d6:	b083      	sub	sp, #12
 80082d8:	9d06      	ldr	r5, [sp, #24]
                                            ((BurstLength) >> 8U) + 1U);
 80082da:	0a2c      	lsrs	r4, r5, #8
  status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 80082dc:	3401      	adds	r4, #1
 80082de:	9401      	str	r4, [sp, #4]
 80082e0:	9500      	str	r5, [sp, #0]
 80082e2:	f7ff ff21 	bl	8008128 <HAL_TIM_DMABurst_MultiWriteStart>
}
 80082e6:	b003      	add	sp, #12
 80082e8:	bd30      	pop	{r4, r5, pc}

080082ea <HAL_TIM_DMABurst_WriteStop>:
{
 80082ea:	b538      	push	{r3, r4, r5, lr}
 80082ec:	4605      	mov	r5, r0
 80082ee:	460c      	mov	r4, r1
  switch (BurstRequestSrc)
 80082f0:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80082f4:	d02f      	beq.n	8008356 <HAL_TIM_DMABurst_WriteStop+0x6c>
 80082f6:	d817      	bhi.n	8008328 <HAL_TIM_DMABurst_WriteStop+0x3e>
 80082f8:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80082fc:	d023      	beq.n	8008346 <HAL_TIM_DMABurst_WriteStop+0x5c>
 80082fe:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008302:	d024      	beq.n	800834e <HAL_TIM_DMABurst_WriteStop+0x64>
 8008304:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008308:	d10c      	bne.n	8008324 <HAL_TIM_DMABurst_WriteStop+0x3a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 800830a:	6a00      	ldr	r0, [r0, #32]
 800830c:	f7fb fc62 	bl	8003bd4 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8008310:	682a      	ldr	r2, [r5, #0]
 8008312:	68d3      	ldr	r3, [r2, #12]
 8008314:	ea23 0304 	bic.w	r3, r3, r4
 8008318:	60d3      	str	r3, [r2, #12]
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800831a:	2301      	movs	r3, #1
 800831c:	f885 3046 	strb.w	r3, [r5, #70]	@ 0x46
 8008320:	2000      	movs	r0, #0
}
 8008322:	bd38      	pop	{r3, r4, r5, pc}
  switch (BurstRequestSrc)
 8008324:	2001      	movs	r0, #1
 8008326:	e7fc      	b.n	8008322 <HAL_TIM_DMABurst_WriteStop+0x38>
 8008328:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 800832c:	d017      	beq.n	800835e <HAL_TIM_DMABurst_WriteStop+0x74>
 800832e:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8008332:	d018      	beq.n	8008366 <HAL_TIM_DMABurst_WriteStop+0x7c>
 8008334:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008338:	d103      	bne.n	8008342 <HAL_TIM_DMABurst_WriteStop+0x58>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800833a:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800833c:	f7fb fc4a 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008340:	e7e6      	b.n	8008310 <HAL_TIM_DMABurst_WriteStop+0x26>
  switch (BurstRequestSrc)
 8008342:	2001      	movs	r0, #1
 8008344:	e7ed      	b.n	8008322 <HAL_TIM_DMABurst_WriteStop+0x38>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008346:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008348:	f7fb fc44 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800834c:	e7e0      	b.n	8008310 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800834e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8008350:	f7fb fc40 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008354:	e7dc      	b.n	8008310 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8008356:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8008358:	f7fb fc3c 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800835c:	e7d8      	b.n	8008310 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 800835e:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8008360:	f7fb fc38 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008364:	e7d4      	b.n	8008310 <HAL_TIM_DMABurst_WriteStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8008366:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8008368:	f7fb fc34 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800836c:	e7d0      	b.n	8008310 <HAL_TIM_DMABurst_WriteStop+0x26>
	...

08008370 <HAL_TIM_DMABurst_MultiReadStart>:
{
 8008370:	b570      	push	{r4, r5, r6, lr}
 8008372:	4604      	mov	r4, r0
  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 8008374:	f890 0046 	ldrb.w	r0, [r0, #70]	@ 0x46
 8008378:	b2c0      	uxtb	r0, r0
 800837a:	2802      	cmp	r0, #2
 800837c:	d02f      	beq.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
 800837e:	460e      	mov	r6, r1
 8008380:	4615      	mov	r5, r2
 8008382:	461a      	mov	r2, r3
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 8008384:	f894 0046 	ldrb.w	r0, [r4, #70]	@ 0x46
 8008388:	b2c0      	uxtb	r0, r0
 800838a:	2801      	cmp	r0, #1
 800838c:	d028      	beq.n	80083e0 <HAL_TIM_DMABurst_MultiReadStart+0x70>
  switch (BurstRequestSrc)
 800838e:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8008392:	d074      	beq.n	800847e <HAL_TIM_DMABurst_MultiReadStart+0x10e>
 8008394:	d82f      	bhi.n	80083f6 <HAL_TIM_DMABurst_MultiReadStart+0x86>
 8008396:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800839a:	d04a      	beq.n	8008432 <HAL_TIM_DMABurst_MultiReadStart+0xc2>
 800839c:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80083a0:	d05a      	beq.n	8008458 <HAL_TIM_DMABurst_MultiReadStart+0xe8>
 80083a2:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80083a6:	d124      	bne.n	80083f2 <HAL_TIM_DMABurst_MultiReadStart+0x82>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 80083a8:	6a23      	ldr	r3, [r4, #32]
 80083aa:	4953      	ldr	r1, [pc, #332]	@ (80084f8 <HAL_TIM_DMABurst_MultiReadStart+0x188>)
 80083ac:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 80083ae:	6a23      	ldr	r3, [r4, #32]
 80083b0:	4952      	ldr	r1, [pc, #328]	@ (80084fc <HAL_TIM_DMABurst_MultiReadStart+0x18c>)
 80083b2:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 80083b4:	6a23      	ldr	r3, [r4, #32]
 80083b6:	4952      	ldr	r1, [pc, #328]	@ (8008500 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 80083b8:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 80083ba:	6821      	ldr	r1, [r4, #0]
 80083bc:	9b05      	ldr	r3, [sp, #20]
 80083be:	314c      	adds	r1, #76	@ 0x4c
 80083c0:	6a20      	ldr	r0, [r4, #32]
 80083c2:	f7fb fba8 	bl	8003b16 <HAL_DMA_Start_IT>
 80083c6:	2800      	cmp	r0, #0
 80083c8:	f040 8093 	bne.w	80084f2 <HAL_TIM_DMABurst_MultiReadStart+0x182>
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 80083cc:	6823      	ldr	r3, [r4, #0]
 80083ce:	9a04      	ldr	r2, [sp, #16]
 80083d0:	4316      	orrs	r6, r2
 80083d2:	649e      	str	r6, [r3, #72]	@ 0x48
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 80083d4:	6822      	ldr	r2, [r4, #0]
 80083d6:	68d3      	ldr	r3, [r2, #12]
 80083d8:	432b      	orrs	r3, r5
 80083da:	60d3      	str	r3, [r2, #12]
 80083dc:	2000      	movs	r0, #0
}
 80083de:	bd70      	pop	{r4, r5, r6, pc}
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 80083e0:	b11b      	cbz	r3, 80083ea <HAL_TIM_DMABurst_MultiReadStart+0x7a>
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 80083e2:	2302      	movs	r3, #2
 80083e4:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80083e8:	e7d1      	b.n	800838e <HAL_TIM_DMABurst_MultiReadStart+0x1e>
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 80083ea:	9b04      	ldr	r3, [sp, #16]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d0f8      	beq.n	80083e2 <HAL_TIM_DMABurst_MultiReadStart+0x72>
 80083f0:	e7f5      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
  switch (BurstRequestSrc)
 80083f2:	2001      	movs	r0, #1
 80083f4:	e7f3      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
 80083f6:	f5b5 5f00 	cmp.w	r5, #8192	@ 0x2000
 80083fa:	d053      	beq.n	80084a4 <HAL_TIM_DMABurst_MultiReadStart+0x134>
 80083fc:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
 8008400:	d063      	beq.n	80084ca <HAL_TIM_DMABurst_MultiReadStart+0x15a>
 8008402:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8008406:	d112      	bne.n	800842e <HAL_TIM_DMABurst_MultiReadStart+0xbe>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8008408:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800840a:	493e      	ldr	r1, [pc, #248]	@ (8008504 <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 800840c:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800840e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008410:	493d      	ldr	r1, [pc, #244]	@ (8008508 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 8008412:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008414:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008416:	493a      	ldr	r1, [pc, #232]	@ (8008500 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008418:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800841a:	6821      	ldr	r1, [r4, #0]
 800841c:	9b05      	ldr	r3, [sp, #20]
 800841e:	314c      	adds	r1, #76	@ 0x4c
 8008420:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8008422:	f7fb fb78 	bl	8003b16 <HAL_DMA_Start_IT>
 8008426:	2800      	cmp	r0, #0
 8008428:	d0d0      	beq.n	80083cc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 800842a:	2001      	movs	r0, #1
 800842c:	e7d7      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
  switch (BurstRequestSrc)
 800842e:	2001      	movs	r0, #1
 8008430:	e7d5      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8008432:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008434:	4933      	ldr	r1, [pc, #204]	@ (8008504 <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 8008436:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008438:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800843a:	4933      	ldr	r1, [pc, #204]	@ (8008508 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 800843c:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800843e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008440:	492f      	ldr	r1, [pc, #188]	@ (8008500 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008442:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008444:	6821      	ldr	r1, [r4, #0]
 8008446:	9b05      	ldr	r3, [sp, #20]
 8008448:	314c      	adds	r1, #76	@ 0x4c
 800844a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800844c:	f7fb fb63 	bl	8003b16 <HAL_DMA_Start_IT>
 8008450:	2800      	cmp	r0, #0
 8008452:	d0bb      	beq.n	80083cc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 8008454:	2001      	movs	r0, #1
 8008456:	e7c2      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008458:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800845a:	492a      	ldr	r1, [pc, #168]	@ (8008504 <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 800845c:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800845e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008460:	4929      	ldr	r1, [pc, #164]	@ (8008508 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 8008462:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008464:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008466:	4926      	ldr	r1, [pc, #152]	@ (8008500 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 8008468:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800846a:	6821      	ldr	r1, [r4, #0]
 800846c:	9b05      	ldr	r3, [sp, #20]
 800846e:	314c      	adds	r1, #76	@ 0x4c
 8008470:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8008472:	f7fb fb50 	bl	8003b16 <HAL_DMA_Start_IT>
 8008476:	2800      	cmp	r0, #0
 8008478:	d0a8      	beq.n	80083cc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 800847a:	2001      	movs	r0, #1
 800847c:	e7af      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800847e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008480:	4920      	ldr	r1, [pc, #128]	@ (8008504 <HAL_TIM_DMABurst_MultiReadStart+0x194>)
 8008482:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008484:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008486:	4920      	ldr	r1, [pc, #128]	@ (8008508 <HAL_TIM_DMABurst_MultiReadStart+0x198>)
 8008488:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800848a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800848c:	491c      	ldr	r1, [pc, #112]	@ (8008500 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 800848e:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 8008490:	6821      	ldr	r1, [r4, #0]
 8008492:	9b05      	ldr	r3, [sp, #20]
 8008494:	314c      	adds	r1, #76	@ 0x4c
 8008496:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008498:	f7fb fb3d 	bl	8003b16 <HAL_DMA_Start_IT>
 800849c:	2800      	cmp	r0, #0
 800849e:	d095      	beq.n	80083cc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 80084a0:	2001      	movs	r0, #1
 80084a2:	e79c      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 80084a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80084a6:	4919      	ldr	r1, [pc, #100]	@ (800850c <HAL_TIM_DMABurst_MultiReadStart+0x19c>)
 80084a8:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 80084aa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80084ac:	4918      	ldr	r1, [pc, #96]	@ (8008510 <HAL_TIM_DMABurst_MultiReadStart+0x1a0>)
 80084ae:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 80084b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80084b2:	4913      	ldr	r1, [pc, #76]	@ (8008500 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 80084b4:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 80084b6:	6821      	ldr	r1, [r4, #0]
 80084b8:	9b05      	ldr	r3, [sp, #20]
 80084ba:	314c      	adds	r1, #76	@ 0x4c
 80084bc:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80084be:	f7fb fb2a 	bl	8003b16 <HAL_DMA_Start_IT>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d082      	beq.n	80083cc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 80084c6:	2001      	movs	r0, #1
 80084c8:	e789      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 80084ca:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80084cc:	4911      	ldr	r1, [pc, #68]	@ (8008514 <HAL_TIM_DMABurst_MultiReadStart+0x1a4>)
 80084ce:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 80084d0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80084d2:	4911      	ldr	r1, [pc, #68]	@ (8008518 <HAL_TIM_DMABurst_MultiReadStart+0x1a8>)
 80084d4:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 80084d6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80084d8:	4909      	ldr	r1, [pc, #36]	@ (8008500 <HAL_TIM_DMABurst_MultiReadStart+0x190>)
 80084da:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 80084dc:	6821      	ldr	r1, [r4, #0]
 80084de:	9b05      	ldr	r3, [sp, #20]
 80084e0:	314c      	adds	r1, #76	@ 0x4c
 80084e2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80084e4:	f7fb fb17 	bl	8003b16 <HAL_DMA_Start_IT>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	f43f af6f 	beq.w	80083cc <HAL_TIM_DMABurst_MultiReadStart+0x5c>
        return HAL_ERROR;
 80084ee:	2001      	movs	r0, #1
 80084f0:	e775      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
        return HAL_ERROR;
 80084f2:	2001      	movs	r0, #1
 80084f4:	e773      	b.n	80083de <HAL_TIM_DMABurst_MultiReadStart+0x6e>
 80084f6:	bf00      	nop
 80084f8:	08008625 	.word	0x08008625
 80084fc:	0800863d 	.word	0x0800863d
 8008500:	08008941 	.word	0x08008941
 8008504:	0800864b 	.word	0x0800864b
 8008508:	080086cd 	.word	0x080086cd
 800850c:	0800c7c5 	.word	0x0800c7c5
 8008510:	0800c7d7 	.word	0x0800c7d7
 8008514:	0800891d 	.word	0x0800891d
 8008518:	08008935 	.word	0x08008935

0800851c <HAL_TIM_DMABurst_ReadStart>:
{
 800851c:	b530      	push	{r4, r5, lr}
 800851e:	b083      	sub	sp, #12
 8008520:	9d06      	ldr	r5, [sp, #24]
                                           ((BurstLength) >> 8U) + 1U);
 8008522:	0a2c      	lsrs	r4, r5, #8
  status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 8008524:	3401      	adds	r4, #1
 8008526:	9401      	str	r4, [sp, #4]
 8008528:	9500      	str	r5, [sp, #0]
 800852a:	f7ff ff21 	bl	8008370 <HAL_TIM_DMABurst_MultiReadStart>
}
 800852e:	b003      	add	sp, #12
 8008530:	bd30      	pop	{r4, r5, pc}

08008532 <HAL_TIM_DMABurst_ReadStop>:
{
 8008532:	b538      	push	{r3, r4, r5, lr}
 8008534:	4605      	mov	r5, r0
 8008536:	460c      	mov	r4, r1
  switch (BurstRequestSrc)
 8008538:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800853c:	d02f      	beq.n	800859e <HAL_TIM_DMABurst_ReadStop+0x6c>
 800853e:	d817      	bhi.n	8008570 <HAL_TIM_DMABurst_ReadStop+0x3e>
 8008540:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008544:	d023      	beq.n	800858e <HAL_TIM_DMABurst_ReadStop+0x5c>
 8008546:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800854a:	d024      	beq.n	8008596 <HAL_TIM_DMABurst_ReadStop+0x64>
 800854c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008550:	d10c      	bne.n	800856c <HAL_TIM_DMABurst_ReadStop+0x3a>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 8008552:	6a00      	ldr	r0, [r0, #32]
 8008554:	f7fb fb3e 	bl	8003bd4 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8008558:	682a      	ldr	r2, [r5, #0]
 800855a:	68d3      	ldr	r3, [r2, #12]
 800855c:	ea23 0304 	bic.w	r3, r3, r4
 8008560:	60d3      	str	r3, [r2, #12]
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008562:	2301      	movs	r3, #1
 8008564:	f885 3046 	strb.w	r3, [r5, #70]	@ 0x46
 8008568:	2000      	movs	r0, #0
}
 800856a:	bd38      	pop	{r3, r4, r5, pc}
  switch (BurstRequestSrc)
 800856c:	2001      	movs	r0, #1
 800856e:	e7fc      	b.n	800856a <HAL_TIM_DMABurst_ReadStop+0x38>
 8008570:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8008574:	d017      	beq.n	80085a6 <HAL_TIM_DMABurst_ReadStop+0x74>
 8008576:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800857a:	d018      	beq.n	80085ae <HAL_TIM_DMABurst_ReadStop+0x7c>
 800857c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008580:	d103      	bne.n	800858a <HAL_TIM_DMABurst_ReadStop+0x58>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008582:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8008584:	f7fb fb26 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008588:	e7e6      	b.n	8008558 <HAL_TIM_DMABurst_ReadStop+0x26>
  switch (BurstRequestSrc)
 800858a:	2001      	movs	r0, #1
 800858c:	e7ed      	b.n	800856a <HAL_TIM_DMABurst_ReadStop+0x38>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800858e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008590:	f7fb fb20 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8008594:	e7e0      	b.n	8008558 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008596:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8008598:	f7fb fb1c 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800859c:	e7dc      	b.n	8008558 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800859e:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 80085a0:	f7fb fb18 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 80085a4:	e7d8      	b.n	8008558 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 80085a6:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 80085a8:	f7fb fb14 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 80085ac:	e7d4      	b.n	8008558 <HAL_TIM_DMABurst_ReadStop+0x26>
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 80085ae:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80085b0:	f7fb fb10 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 80085b4:	e7d0      	b.n	8008558 <HAL_TIM_DMABurst_ReadStop+0x26>

080085b6 <HAL_TIM_GenerateEvent>:
  __HAL_LOCK(htim);
 80085b6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d00e      	beq.n	80085dc <HAL_TIM_GenerateEvent+0x26>
 80085be:	2301      	movs	r3, #1
 80085c0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80085c4:	2202      	movs	r2, #2
 80085c6:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  htim->Instance->EGR = EventSource;
 80085ca:	6802      	ldr	r2, [r0, #0]
 80085cc:	6151      	str	r1, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 80085ce:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80085d2:	2300      	movs	r3, #0
 80085d4:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  return HAL_OK;
 80085d8:	4618      	mov	r0, r3
 80085da:	4770      	bx	lr
  __HAL_LOCK(htim);
 80085dc:	2002      	movs	r0, #2
}
 80085de:	4770      	bx	lr

080085e0 <HAL_TIM_ConfigTI1Input>:
  tmpcr2 = htim->Instance->CR2;
 80085e0:	6802      	ldr	r2, [r0, #0]
 80085e2:	6853      	ldr	r3, [r2, #4]
  tmpcr2 &= ~TIM_CR2_TI1S;
 80085e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  tmpcr2 |= TI1_Selection;
 80085e8:	430b      	orrs	r3, r1
  htim->Instance->CR2 = tmpcr2;
 80085ea:	6053      	str	r3, [r2, #4]
}
 80085ec:	2000      	movs	r0, #0
 80085ee:	4770      	bx	lr

080085f0 <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 80085f0:	290c      	cmp	r1, #12
 80085f2:	d814      	bhi.n	800861e <HAL_TIM_ReadCapturedValue+0x2e>
 80085f4:	e8df f001 	tbb	[pc, r1]
 80085f8:	13131307 	.word	0x13131307
 80085fc:	1313130a 	.word	0x1313130a
 8008600:	1313130d 	.word	0x1313130d
 8008604:	10          	.byte	0x10
 8008605:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 8008606:	6803      	ldr	r3, [r0, #0]
 8008608:	6b58      	ldr	r0, [r3, #52]	@ 0x34
      break;
 800860a:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 800860c:	6803      	ldr	r3, [r0, #0]
 800860e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
      break;
 8008610:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 8008612:	6803      	ldr	r3, [r0, #0]
 8008614:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
      break;
 8008616:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 8008618:	6803      	ldr	r3, [r0, #0]
 800861a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
      break;
 800861c:	4770      	bx	lr
  switch (Channel)
 800861e:	2000      	movs	r0, #0
}
 8008620:	4770      	bx	lr

08008622 <HAL_TIM_PeriodElapsedCallback>:
}
 8008622:	4770      	bx	lr

08008624 <TIM_DMAPeriodElapsedCplt>:
{
 8008624:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008626:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
 8008628:	6a03      	ldr	r3, [r0, #32]
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	b913      	cbnz	r3, 8008634 <TIM_DMAPeriodElapsedCplt+0x10>
    htim->State = HAL_TIM_STATE_READY;
 800862e:	2301      	movs	r3, #1
 8008630:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIM_PeriodElapsedCallback(htim);
 8008634:	f7ff fff5 	bl	8008622 <HAL_TIM_PeriodElapsedCallback>
}
 8008638:	bd08      	pop	{r3, pc}

0800863a <HAL_TIM_PeriodElapsedHalfCpltCallback>:
}
 800863a:	4770      	bx	lr

0800863c <TIM_DMAPeriodElapsedHalfCplt>:
{
 800863c:	b508      	push	{r3, lr}
  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
 800863e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008640:	f7ff fffb 	bl	800863a <HAL_TIM_PeriodElapsedHalfCpltCallback>
}
 8008644:	bd08      	pop	{r3, pc}

08008646 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8008646:	4770      	bx	lr

08008648 <HAL_TIM_IC_CaptureCallback>:
}
 8008648:	4770      	bx	lr

0800864a <TIM_DMACaptureCplt>:
{
 800864a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800864c:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800864e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008650:	4283      	cmp	r3, r0
 8008652:	d00e      	beq.n	8008672 <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008654:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008656:	4283      	cmp	r3, r0
 8008658:	d016      	beq.n	8008688 <TIM_DMACaptureCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800865a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800865c:	4283      	cmp	r3, r0
 800865e:	d01e      	beq.n	800869e <TIM_DMACaptureCplt+0x54>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008660:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008662:	4283      	cmp	r3, r0
 8008664:	d026      	beq.n	80086b4 <TIM_DMACaptureCplt+0x6a>
  HAL_TIM_IC_CaptureCallback(htim);
 8008666:	4620      	mov	r0, r4
 8008668:	f7ff ffee 	bl	8008648 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800866c:	2300      	movs	r3, #0
 800866e:	7723      	strb	r3, [r4, #28]
}
 8008670:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008672:	2301      	movs	r3, #1
 8008674:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008676:	6983      	ldr	r3, [r0, #24]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d1f4      	bne.n	8008666 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800867c:	2301      	movs	r3, #1
 800867e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008682:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008686:	e7ee      	b.n	8008666 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008688:	2302      	movs	r3, #2
 800868a:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800868c:	6983      	ldr	r3, [r0, #24]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1e9      	bne.n	8008666 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008692:	2301      	movs	r3, #1
 8008694:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008698:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800869c:	e7e3      	b.n	8008666 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800869e:	2304      	movs	r3, #4
 80086a0:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80086a2:	6983      	ldr	r3, [r0, #24]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d1de      	bne.n	8008666 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80086a8:	2301      	movs	r3, #1
 80086aa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80086ae:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80086b2:	e7d8      	b.n	8008666 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086b4:	2308      	movs	r3, #8
 80086b6:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80086b8:	6983      	ldr	r3, [r0, #24]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d1d3      	bne.n	8008666 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80086be:	2301      	movs	r3, #1
 80086c0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80086c4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80086c8:	e7cd      	b.n	8008666 <TIM_DMACaptureCplt+0x1c>

080086ca <HAL_TIM_IC_CaptureHalfCpltCallback>:
}
 80086ca:	4770      	bx	lr

080086cc <TIM_DMACaptureHalfCplt>:
{
 80086cc:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086ce:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80086d0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80086d2:	4283      	cmp	r3, r0
 80086d4:	d00b      	beq.n	80086ee <TIM_DMACaptureHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80086d6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80086d8:	4283      	cmp	r3, r0
 80086da:	d010      	beq.n	80086fe <TIM_DMACaptureHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80086dc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80086de:	4283      	cmp	r3, r0
 80086e0:	d010      	beq.n	8008704 <TIM_DMACaptureHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80086e2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80086e4:	4283      	cmp	r3, r0
 80086e6:	d104      	bne.n	80086f2 <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086e8:	2308      	movs	r3, #8
 80086ea:	7723      	strb	r3, [r4, #28]
 80086ec:	e001      	b.n	80086f2 <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086ee:	2301      	movs	r3, #1
 80086f0:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80086f2:	4620      	mov	r0, r4
 80086f4:	f7ff ffe9 	bl	80086ca <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086f8:	2300      	movs	r3, #0
 80086fa:	7723      	strb	r3, [r4, #28]
}
 80086fc:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086fe:	2302      	movs	r3, #2
 8008700:	7723      	strb	r3, [r4, #28]
 8008702:	e7f6      	b.n	80086f2 <TIM_DMACaptureHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008704:	2304      	movs	r3, #4
 8008706:	7723      	strb	r3, [r4, #28]
 8008708:	e7f3      	b.n	80086f2 <TIM_DMACaptureHalfCplt+0x26>

0800870a <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800870a:	4770      	bx	lr

0800870c <TIM_DMADelayPulseCplt>:
{
 800870c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800870e:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008710:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008712:	4283      	cmp	r3, r0
 8008714:	d00e      	beq.n	8008734 <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008716:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008718:	4283      	cmp	r3, r0
 800871a:	d014      	beq.n	8008746 <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800871c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800871e:	4283      	cmp	r3, r0
 8008720:	d01a      	beq.n	8008758 <TIM_DMADelayPulseCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008722:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008724:	4283      	cmp	r3, r0
 8008726:	d020      	beq.n	800876a <TIM_DMADelayPulseCplt+0x5e>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008728:	4620      	mov	r0, r4
 800872a:	f7ff ffee 	bl	800870a <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800872e:	2300      	movs	r3, #0
 8008730:	7723      	strb	r3, [r4, #28]
}
 8008732:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008734:	2301      	movs	r3, #1
 8008736:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8008738:	6983      	ldr	r3, [r0, #24]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d1f4      	bne.n	8008728 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800873e:	2301      	movs	r3, #1
 8008740:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008744:	e7f0      	b.n	8008728 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008746:	2302      	movs	r3, #2
 8008748:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800874a:	6983      	ldr	r3, [r0, #24]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d1eb      	bne.n	8008728 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008750:	2301      	movs	r3, #1
 8008752:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008756:	e7e7      	b.n	8008728 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008758:	2304      	movs	r3, #4
 800875a:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800875c:	6983      	ldr	r3, [r0, #24]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d1e2      	bne.n	8008728 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008762:	2301      	movs	r3, #1
 8008764:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008768:	e7de      	b.n	8008728 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800876a:	2308      	movs	r3, #8
 800876c:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800876e:	6983      	ldr	r3, [r0, #24]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1d9      	bne.n	8008728 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008774:	2301      	movs	r3, #1
 8008776:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800877a:	e7d5      	b.n	8008728 <TIM_DMADelayPulseCplt+0x1c>

0800877c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
}
 800877c:	4770      	bx	lr

0800877e <TIM_DMADelayPulseHalfCplt>:
{
 800877e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008780:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008782:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008784:	4283      	cmp	r3, r0
 8008786:	d00b      	beq.n	80087a0 <TIM_DMADelayPulseHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008788:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800878a:	4283      	cmp	r3, r0
 800878c:	d010      	beq.n	80087b0 <TIM_DMADelayPulseHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800878e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008790:	4283      	cmp	r3, r0
 8008792:	d010      	beq.n	80087b6 <TIM_DMADelayPulseHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008794:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008796:	4283      	cmp	r3, r0
 8008798:	d104      	bne.n	80087a4 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800879a:	2308      	movs	r3, #8
 800879c:	7723      	strb	r3, [r4, #28]
 800879e:	e001      	b.n	80087a4 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087a0:	2301      	movs	r3, #1
 80087a2:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80087a4:	4620      	mov	r0, r4
 80087a6:	f7ff ffe9 	bl	800877c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087aa:	2300      	movs	r3, #0
 80087ac:	7723      	strb	r3, [r4, #28]
}
 80087ae:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80087b0:	2302      	movs	r3, #2
 80087b2:	7723      	strb	r3, [r4, #28]
 80087b4:	e7f6      	b.n	80087a4 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80087b6:	2304      	movs	r3, #4
 80087b8:	7723      	strb	r3, [r4, #28]
 80087ba:	e7f3      	b.n	80087a4 <TIM_DMADelayPulseHalfCplt+0x26>

080087bc <HAL_TIM_TriggerCallback>:
}
 80087bc:	4770      	bx	lr

080087be <HAL_TIM_IRQHandler>:
{
 80087be:	b570      	push	{r4, r5, r6, lr}
 80087c0:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 80087c2:	6803      	ldr	r3, [r0, #0]
 80087c4:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80087c6:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80087c8:	f015 0f02 	tst.w	r5, #2
 80087cc:	d010      	beq.n	80087f0 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80087ce:	f016 0f02 	tst.w	r6, #2
 80087d2:	d00d      	beq.n	80087f0 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80087d4:	f06f 0202 	mvn.w	r2, #2
 80087d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087da:	2301      	movs	r3, #1
 80087dc:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80087de:	6803      	ldr	r3, [r0, #0]
 80087e0:	699b      	ldr	r3, [r3, #24]
 80087e2:	f013 0f03 	tst.w	r3, #3
 80087e6:	d05e      	beq.n	80088a6 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 80087e8:	f7ff ff2e 	bl	8008648 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087ec:	2300      	movs	r3, #0
 80087ee:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80087f0:	f015 0f04 	tst.w	r5, #4
 80087f4:	d012      	beq.n	800881c <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80087f6:	f016 0f04 	tst.w	r6, #4
 80087fa:	d00f      	beq.n	800881c <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80087fc:	6823      	ldr	r3, [r4, #0]
 80087fe:	f06f 0204 	mvn.w	r2, #4
 8008802:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008804:	2302      	movs	r3, #2
 8008806:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008808:	6823      	ldr	r3, [r4, #0]
 800880a:	699b      	ldr	r3, [r3, #24]
 800880c:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8008810:	d04f      	beq.n	80088b2 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8008812:	4620      	mov	r0, r4
 8008814:	f7ff ff18 	bl	8008648 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008818:	2300      	movs	r3, #0
 800881a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800881c:	f015 0f08 	tst.w	r5, #8
 8008820:	d012      	beq.n	8008848 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008822:	f016 0f08 	tst.w	r6, #8
 8008826:	d00f      	beq.n	8008848 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008828:	6823      	ldr	r3, [r4, #0]
 800882a:	f06f 0208 	mvn.w	r2, #8
 800882e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008830:	2304      	movs	r3, #4
 8008832:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	69db      	ldr	r3, [r3, #28]
 8008838:	f013 0f03 	tst.w	r3, #3
 800883c:	d040      	beq.n	80088c0 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 800883e:	4620      	mov	r0, r4
 8008840:	f7ff ff02 	bl	8008648 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008844:	2300      	movs	r3, #0
 8008846:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008848:	f015 0f10 	tst.w	r5, #16
 800884c:	d012      	beq.n	8008874 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800884e:	f016 0f10 	tst.w	r6, #16
 8008852:	d00f      	beq.n	8008874 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008854:	6823      	ldr	r3, [r4, #0]
 8008856:	f06f 0210 	mvn.w	r2, #16
 800885a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800885c:	2308      	movs	r3, #8
 800885e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008860:	6823      	ldr	r3, [r4, #0]
 8008862:	69db      	ldr	r3, [r3, #28]
 8008864:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8008868:	d031      	beq.n	80088ce <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 800886a:	4620      	mov	r0, r4
 800886c:	f7ff feec 	bl	8008648 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008870:	2300      	movs	r3, #0
 8008872:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008874:	f015 0f01 	tst.w	r5, #1
 8008878:	d002      	beq.n	8008880 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800887a:	f016 0f01 	tst.w	r6, #1
 800887e:	d12d      	bne.n	80088dc <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008880:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8008884:	d002      	beq.n	800888c <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008886:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800888a:	d12f      	bne.n	80088ec <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800888c:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8008890:	d002      	beq.n	8008898 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008892:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8008896:	d131      	bne.n	80088fc <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008898:	f015 0f20 	tst.w	r5, #32
 800889c:	d002      	beq.n	80088a4 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800889e:	f016 0f20 	tst.w	r6, #32
 80088a2:	d133      	bne.n	800890c <HAL_TIM_IRQHandler+0x14e>
}
 80088a4:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80088a6:	f7ff fece 	bl	8008646 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088aa:	4620      	mov	r0, r4
 80088ac:	f7ff ff2d 	bl	800870a <HAL_TIM_PWM_PulseFinishedCallback>
 80088b0:	e79c      	b.n	80087ec <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088b2:	4620      	mov	r0, r4
 80088b4:	f7ff fec7 	bl	8008646 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088b8:	4620      	mov	r0, r4
 80088ba:	f7ff ff26 	bl	800870a <HAL_TIM_PWM_PulseFinishedCallback>
 80088be:	e7ab      	b.n	8008818 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088c0:	4620      	mov	r0, r4
 80088c2:	f7ff fec0 	bl	8008646 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088c6:	4620      	mov	r0, r4
 80088c8:	f7ff ff1f 	bl	800870a <HAL_TIM_PWM_PulseFinishedCallback>
 80088cc:	e7ba      	b.n	8008844 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088ce:	4620      	mov	r0, r4
 80088d0:	f7ff feb9 	bl	8008646 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088d4:	4620      	mov	r0, r4
 80088d6:	f7ff ff18 	bl	800870a <HAL_TIM_PWM_PulseFinishedCallback>
 80088da:	e7c9      	b.n	8008870 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80088dc:	6823      	ldr	r3, [r4, #0]
 80088de:	f06f 0201 	mvn.w	r2, #1
 80088e2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80088e4:	4620      	mov	r0, r4
 80088e6:	f7ff fe9c 	bl	8008622 <HAL_TIM_PeriodElapsedCallback>
 80088ea:	e7c9      	b.n	8008880 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80088ec:	6823      	ldr	r3, [r4, #0]
 80088ee:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80088f2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80088f4:	4620      	mov	r0, r4
 80088f6:	f003 ff76 	bl	800c7e6 <HAL_TIMEx_BreakCallback>
 80088fa:	e7c7      	b.n	800888c <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008902:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008904:	4620      	mov	r0, r4
 8008906:	f7ff ff59 	bl	80087bc <HAL_TIM_TriggerCallback>
 800890a:	e7c5      	b.n	8008898 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800890c:	6823      	ldr	r3, [r4, #0]
 800890e:	f06f 0220 	mvn.w	r2, #32
 8008912:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008914:	4620      	mov	r0, r4
 8008916:	f003 ff54 	bl	800c7c2 <HAL_TIMEx_CommutCallback>
}
 800891a:	e7c3      	b.n	80088a4 <HAL_TIM_IRQHandler+0xe6>

0800891c <TIM_DMATriggerCplt>:
{
 800891c:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800891e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
 8008920:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8008922:	699b      	ldr	r3, [r3, #24]
 8008924:	b913      	cbnz	r3, 800892c <TIM_DMATriggerCplt+0x10>
    htim->State = HAL_TIM_STATE_READY;
 8008926:	2301      	movs	r3, #1
 8008928:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIM_TriggerCallback(htim);
 800892c:	f7ff ff46 	bl	80087bc <HAL_TIM_TriggerCallback>
}
 8008930:	bd08      	pop	{r3, pc}

08008932 <HAL_TIM_TriggerHalfCpltCallback>:
}
 8008932:	4770      	bx	lr

08008934 <TIM_DMATriggerHalfCplt>:
{
 8008934:	b508      	push	{r3, lr}
  HAL_TIM_TriggerHalfCpltCallback(htim);
 8008936:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8008938:	f7ff fffb 	bl	8008932 <HAL_TIM_TriggerHalfCpltCallback>
}
 800893c:	bd08      	pop	{r3, pc}

0800893e <HAL_TIM_ErrorCallback>:
}
 800893e:	4770      	bx	lr

08008940 <TIM_DMAError>:
{
 8008940:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008942:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008944:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8008946:	4283      	cmp	r3, r0
 8008948:	d00c      	beq.n	8008964 <TIM_DMAError+0x24>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800894a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800894c:	4283      	cmp	r3, r0
 800894e:	d013      	beq.n	8008978 <TIM_DMAError+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008950:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008952:	4283      	cmp	r3, r0
 8008954:	d016      	beq.n	8008984 <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008956:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008958:	4283      	cmp	r3, r0
 800895a:	d019      	beq.n	8008990 <TIM_DMAError+0x50>
    htim->State = HAL_TIM_STATE_READY;
 800895c:	2301      	movs	r3, #1
 800895e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 8008962:	e003      	b.n	800896c <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008964:	2301      	movs	r3, #1
 8008966:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008968:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  HAL_TIM_ErrorCallback(htim);
 800896c:	4620      	mov	r0, r4
 800896e:	f7ff ffe6 	bl	800893e <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008972:	2300      	movs	r3, #0
 8008974:	7723      	strb	r3, [r4, #28]
}
 8008976:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008978:	2302      	movs	r3, #2
 800897a:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800897c:	2301      	movs	r3, #1
 800897e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008982:	e7f3      	b.n	800896c <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008984:	2304      	movs	r3, #4
 8008986:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008988:	2301      	movs	r3, #1
 800898a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800898e:	e7ed      	b.n	800896c <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008990:	2308      	movs	r3, #8
 8008992:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008994:	2301      	movs	r3, #1
 8008996:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800899a:	e7e7      	b.n	800896c <TIM_DMAError+0x2c>

0800899c <HAL_TIM_Base_GetState>:
  return htim->State;
 800899c:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 80089a0:	4770      	bx	lr

080089a2 <HAL_TIM_OC_GetState>:
  return htim->State;
 80089a2:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 80089a6:	4770      	bx	lr

080089a8 <HAL_TIM_PWM_GetState>:
  return htim->State;
 80089a8:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 80089ac:	4770      	bx	lr

080089ae <HAL_TIM_IC_GetState>:
  return htim->State;
 80089ae:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 80089b2:	4770      	bx	lr

080089b4 <HAL_TIM_OnePulse_GetState>:
  return htim->State;
 80089b4:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 80089b8:	4770      	bx	lr

080089ba <HAL_TIM_Encoder_GetState>:
  return htim->State;
 80089ba:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 80089be:	4770      	bx	lr

080089c0 <HAL_TIM_GetActiveChannel>:
}
 80089c0:	7f00      	ldrb	r0, [r0, #28]
 80089c2:	4770      	bx	lr

080089c4 <HAL_TIM_GetChannelState>:
  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80089c4:	b919      	cbnz	r1, 80089ce <HAL_TIM_GetChannelState+0xa>
 80089c6:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 80089ca:	b2c0      	uxtb	r0, r0
 80089cc:	4770      	bx	lr
 80089ce:	2904      	cmp	r1, #4
 80089d0:	d005      	beq.n	80089de <HAL_TIM_GetChannelState+0x1a>
 80089d2:	2908      	cmp	r1, #8
 80089d4:	d007      	beq.n	80089e6 <HAL_TIM_GetChannelState+0x22>
 80089d6:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 80089da:	b2c0      	uxtb	r0, r0
}
 80089dc:	4770      	bx	lr
  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80089de:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 80089e2:	b2c0      	uxtb	r0, r0
 80089e4:	4770      	bx	lr
 80089e6:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 80089ea:	b2c0      	uxtb	r0, r0
 80089ec:	4770      	bx	lr

080089ee <HAL_TIM_DMABurstState>:
  return htim->DMABurstState;
 80089ee:	f890 0046 	ldrb.w	r0, [r0, #70]	@ 0x46
}
 80089f2:	4770      	bx	lr

080089f4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80089f4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089f6:	4a28      	ldr	r2, [pc, #160]	@ (8008a98 <TIM_Base_SetConfig+0xa4>)
 80089f8:	4290      	cmp	r0, r2
 80089fa:	d012      	beq.n	8008a22 <TIM_Base_SetConfig+0x2e>
 80089fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a00:	4290      	cmp	r0, r2
 8008a02:	d00e      	beq.n	8008a22 <TIM_Base_SetConfig+0x2e>
 8008a04:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008a08:	d00b      	beq.n	8008a22 <TIM_Base_SetConfig+0x2e>
 8008a0a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8008a0e:	4290      	cmp	r0, r2
 8008a10:	d007      	beq.n	8008a22 <TIM_Base_SetConfig+0x2e>
 8008a12:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008a16:	4290      	cmp	r0, r2
 8008a18:	d003      	beq.n	8008a22 <TIM_Base_SetConfig+0x2e>
 8008a1a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008a1e:	4290      	cmp	r0, r2
 8008a20:	d103      	bne.n	8008a2a <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8008a26:	684a      	ldr	r2, [r1, #4]
 8008a28:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8008a98 <TIM_Base_SetConfig+0xa4>)
 8008a2c:	4290      	cmp	r0, r2
 8008a2e:	d012      	beq.n	8008a56 <TIM_Base_SetConfig+0x62>
 8008a30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a34:	4290      	cmp	r0, r2
 8008a36:	d00e      	beq.n	8008a56 <TIM_Base_SetConfig+0x62>
 8008a38:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008a3c:	d00b      	beq.n	8008a56 <TIM_Base_SetConfig+0x62>
 8008a3e:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8008a42:	4290      	cmp	r0, r2
 8008a44:	d007      	beq.n	8008a56 <TIM_Base_SetConfig+0x62>
 8008a46:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008a4a:	4290      	cmp	r0, r2
 8008a4c:	d003      	beq.n	8008a56 <TIM_Base_SetConfig+0x62>
 8008a4e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008a52:	4290      	cmp	r0, r2
 8008a54:	d103      	bne.n	8008a5e <TIM_Base_SetConfig+0x6a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a5a:	68ca      	ldr	r2, [r1, #12]
 8008a5c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a62:	694a      	ldr	r2, [r1, #20]
 8008a64:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8008a66:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a68:	688b      	ldr	r3, [r1, #8]
 8008a6a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008a6c:	680b      	ldr	r3, [r1, #0]
 8008a6e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a70:	4b09      	ldr	r3, [pc, #36]	@ (8008a98 <TIM_Base_SetConfig+0xa4>)
 8008a72:	4298      	cmp	r0, r3
 8008a74:	d003      	beq.n	8008a7e <TIM_Base_SetConfig+0x8a>
 8008a76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a7a:	4298      	cmp	r0, r3
 8008a7c:	d101      	bne.n	8008a82 <TIM_Base_SetConfig+0x8e>
    TIMx->RCR = Structure->RepetitionCounter;
 8008a7e:	690b      	ldr	r3, [r1, #16]
 8008a80:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8008a82:	2301      	movs	r3, #1
 8008a84:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008a86:	6903      	ldr	r3, [r0, #16]
 8008a88:	f013 0f01 	tst.w	r3, #1
 8008a8c:	d003      	beq.n	8008a96 <TIM_Base_SetConfig+0xa2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008a8e:	6903      	ldr	r3, [r0, #16]
 8008a90:	f023 0301 	bic.w	r3, r3, #1
 8008a94:	6103      	str	r3, [r0, #16]
}
 8008a96:	4770      	bx	lr
 8008a98:	40012c00 	.word	0x40012c00

08008a9c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8008a9c:	b340      	cbz	r0, 8008af0 <HAL_TIM_Base_Init+0x54>
{
 8008a9e:	b510      	push	{r4, lr}
 8008aa0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008aa2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008aa6:	b1f3      	cbz	r3, 8008ae6 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008aa8:	2302      	movs	r3, #2
 8008aaa:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008aae:	4621      	mov	r1, r4
 8008ab0:	f851 0b04 	ldr.w	r0, [r1], #4
 8008ab4:	f7ff ff9e 	bl	80089f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008abe:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008ac2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008ac6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008aca:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ace:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ad2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ad6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008ada:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8008ade:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008ae2:	2000      	movs	r0, #0
}
 8008ae4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008ae6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008aea:	f7fa f975 	bl	8002dd8 <HAL_TIM_Base_MspInit>
 8008aee:	e7db      	b.n	8008aa8 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8008af0:	2001      	movs	r0, #1
}
 8008af2:	4770      	bx	lr

08008af4 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8008af4:	b340      	cbz	r0, 8008b48 <HAL_TIM_OC_Init+0x54>
{
 8008af6:	b510      	push	{r4, lr}
 8008af8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008afa:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008afe:	b1f3      	cbz	r3, 8008b3e <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008b00:	2302      	movs	r3, #2
 8008b02:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008b06:	4621      	mov	r1, r4
 8008b08:	f851 0b04 	ldr.w	r0, [r1], #4
 8008b0c:	f7ff ff72 	bl	80089f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b10:	2301      	movs	r3, #1
 8008b12:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b16:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008b1a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008b1e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008b22:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b26:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b2e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008b32:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8008b36:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008b3a:	2000      	movs	r0, #0
}
 8008b3c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008b3e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 8008b42:	f7ff fa0b 	bl	8007f5c <HAL_TIM_OC_MspInit>
 8008b46:	e7db      	b.n	8008b00 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8008b48:	2001      	movs	r0, #1
}
 8008b4a:	4770      	bx	lr

08008b4c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8008b4c:	b340      	cbz	r0, 8008ba0 <HAL_TIM_PWM_Init+0x54>
{
 8008b4e:	b510      	push	{r4, lr}
 8008b50:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008b52:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008b56:	b1f3      	cbz	r3, 8008b96 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008b58:	2302      	movs	r3, #2
 8008b5a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b5e:	4621      	mov	r1, r4
 8008b60:	f851 0b04 	ldr.w	r0, [r1], #4
 8008b64:	f7ff ff46 	bl	80089f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b68:	2301      	movs	r3, #1
 8008b6a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b6e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008b72:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008b76:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008b7a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b7e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b86:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008b8a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8008b8e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008b92:	2000      	movs	r0, #0
}
 8008b94:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008b96:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8008b9a:	f7ff fa10 	bl	8007fbe <HAL_TIM_PWM_MspInit>
 8008b9e:	e7db      	b.n	8008b58 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8008ba0:	2001      	movs	r0, #1
}
 8008ba2:	4770      	bx	lr

08008ba4 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8008ba4:	b340      	cbz	r0, 8008bf8 <HAL_TIM_IC_Init+0x54>
{
 8008ba6:	b510      	push	{r4, lr}
 8008ba8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008baa:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008bae:	b1f3      	cbz	r3, 8008bee <HAL_TIM_IC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8008bb0:	2302      	movs	r3, #2
 8008bb2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	f851 0b04 	ldr.w	r0, [r1], #4
 8008bbc:	f7ff ff1a 	bl	80089f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bc6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8008bca:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8008bce:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8008bd2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bd6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008bda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bde:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8008be2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8008be6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008bea:	2000      	movs	r0, #0
}
 8008bec:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008bee:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8008bf2:	f7ff fa15 	bl	8008020 <HAL_TIM_IC_MspInit>
 8008bf6:	e7db      	b.n	8008bb0 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8008bf8:	2001      	movs	r0, #1
}
 8008bfa:	4770      	bx	lr

08008bfc <HAL_TIM_OnePulse_Init>:
  if (htim == NULL)
 8008bfc:	b350      	cbz	r0, 8008c54 <HAL_TIM_OnePulse_Init+0x58>
{
 8008bfe:	b538      	push	{r3, r4, r5, lr}
 8008c00:	460d      	mov	r5, r1
 8008c02:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008c04:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008c08:	b1fb      	cbz	r3, 8008c4a <HAL_TIM_OnePulse_Init+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 8008c0a:	2302      	movs	r3, #2
 8008c0c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c10:	4621      	mov	r1, r4
 8008c12:	f851 0b04 	ldr.w	r0, [r1], #4
 8008c16:	f7ff feed 	bl	80089f4 <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008c1a:	6822      	ldr	r2, [r4, #0]
 8008c1c:	6813      	ldr	r3, [r2, #0]
 8008c1e:	f023 0308 	bic.w	r3, r3, #8
 8008c22:	6013      	str	r3, [r2, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8008c24:	6822      	ldr	r2, [r4, #0]
 8008c26:	6813      	ldr	r3, [r2, #0]
 8008c28:	432b      	orrs	r3, r5
 8008c2a:	6013      	str	r3, [r2, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c32:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c36:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008c3a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 8008c42:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008c46:	2000      	movs	r0, #0
}
 8008c48:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 8008c4a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 8008c4e:	f7ff fa18 	bl	8008082 <HAL_TIM_OnePulse_MspInit>
 8008c52:	e7da      	b.n	8008c0a <HAL_TIM_OnePulse_Init+0xe>
    return HAL_ERROR;
 8008c54:	2001      	movs	r0, #1
}
 8008c56:	4770      	bx	lr

08008c58 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8008c58:	2800      	cmp	r0, #0
 8008c5a:	d056      	beq.n	8008d0a <HAL_TIM_Encoder_Init+0xb2>
{
 8008c5c:	b570      	push	{r4, r5, r6, lr}
 8008c5e:	460d      	mov	r5, r1
 8008c60:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008c62:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d04a      	beq.n	8008d00 <HAL_TIM_Encoder_Init+0xa8>
  htim->State = HAL_TIM_STATE_BUSY;
 8008c6a:	2302      	movs	r3, #2
 8008c6c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008c70:	6822      	ldr	r2, [r4, #0]
 8008c72:	6893      	ldr	r3, [r2, #8]
 8008c74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c78:	f023 0307 	bic.w	r3, r3, #7
 8008c7c:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c7e:	4621      	mov	r1, r4
 8008c80:	f851 0b04 	ldr.w	r0, [r1], #4
 8008c84:	f7ff feb6 	bl	80089f4 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8008c88:	6821      	ldr	r1, [r4, #0]
 8008c8a:	688b      	ldr	r3, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8008c8c:	698a      	ldr	r2, [r1, #24]
  tmpccer = htim->Instance->CCER;
 8008c8e:	6a0e      	ldr	r6, [r1, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8008c90:	6828      	ldr	r0, [r5, #0]
 8008c92:	4318      	orrs	r0, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008c94:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008c98:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008c9c:	68ab      	ldr	r3, [r5, #8]
 8008c9e:	f8d5 c018 	ldr.w	ip, [r5, #24]
 8008ca2:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8008ca6:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008ca8:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8008cac:	f023 03fc 	bic.w	r3, r3, #252	@ 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008cb0:	68ea      	ldr	r2, [r5, #12]
 8008cb2:	f8d5 c01c 	ldr.w	ip, [r5, #28]
 8008cb6:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8008cba:	431a      	orrs	r2, r3
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008cbc:	6a2b      	ldr	r3, [r5, #32]
 8008cbe:	031b      	lsls	r3, r3, #12
 8008cc0:	f8d5 c010 	ldr.w	ip, [r5, #16]
 8008cc4:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8008cc8:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008cca:	f026 0622 	bic.w	r6, r6, #34	@ 0x22
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008cce:	686a      	ldr	r2, [r5, #4]
 8008cd0:	696d      	ldr	r5, [r5, #20]
 8008cd2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8008cd6:	4332      	orrs	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 8008cd8:	6088      	str	r0, [r1, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8008cda:	6821      	ldr	r1, [r4, #0]
 8008cdc:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8008cde:	6823      	ldr	r3, [r4, #0]
 8008ce0:	621a      	str	r2, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008ce8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008cec:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008cf0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008cf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 8008cf8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8008cfc:	2000      	movs	r0, #0
}
 8008cfe:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8008d00:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8008d04:	f7fa f88e 	bl	8002e24 <HAL_TIM_Encoder_MspInit>
 8008d08:	e7af      	b.n	8008c6a <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 8008d0a:	2001      	movs	r0, #1
}
 8008d0c:	4770      	bx	lr
	...

08008d10 <TIM_OC2_SetConfig>:
{
 8008d10:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8008d12:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d14:	6a02      	ldr	r2, [r0, #32]
 8008d16:	f022 0210 	bic.w	r2, r2, #16
 8008d1a:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008d1c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008d1e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d20:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d24:	680d      	ldr	r5, [r1, #0]
 8008d26:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8008d2a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008d2e:	688d      	ldr	r5, [r1, #8]
 8008d30:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008d34:	4d11      	ldr	r5, [pc, #68]	@ (8008d7c <TIM_OC2_SetConfig+0x6c>)
 8008d36:	42a8      	cmp	r0, r5
 8008d38:	d003      	beq.n	8008d42 <TIM_OC2_SetConfig+0x32>
 8008d3a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008d3e:	42a8      	cmp	r0, r5
 8008d40:	d106      	bne.n	8008d50 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 8008d42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008d46:	68cd      	ldr	r5, [r1, #12]
 8008d48:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008d4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d50:	4d0a      	ldr	r5, [pc, #40]	@ (8008d7c <TIM_OC2_SetConfig+0x6c>)
 8008d52:	42a8      	cmp	r0, r5
 8008d54:	d003      	beq.n	8008d5e <TIM_OC2_SetConfig+0x4e>
 8008d56:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8008d5a:	42a8      	cmp	r0, r5
 8008d5c:	d107      	bne.n	8008d6e <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008d5e:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008d62:	694d      	ldr	r5, [r1, #20]
 8008d64:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008d68:	698d      	ldr	r5, [r1, #24]
 8008d6a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8008d6e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008d70:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008d72:	684a      	ldr	r2, [r1, #4]
 8008d74:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8008d76:	6203      	str	r3, [r0, #32]
}
 8008d78:	bc30      	pop	{r4, r5}
 8008d7a:	4770      	bx	lr
 8008d7c:	40012c00 	.word	0x40012c00

08008d80 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8008d80:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008d84:	2b01      	cmp	r3, #1
 8008d86:	d028      	beq.n	8008dda <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8008d88:	b510      	push	{r4, lr}
 8008d8a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8008d92:	2a0c      	cmp	r2, #12
 8008d94:	d81c      	bhi.n	8008dd0 <HAL_TIM_OC_ConfigChannel+0x50>
 8008d96:	e8df f002 	tbb	[pc, r2]
 8008d9a:	1b07      	.short	0x1b07
 8008d9c:	1b0c1b1b 	.word	0x1b0c1b1b
 8008da0:	1b111b1b 	.word	0x1b111b1b
 8008da4:	1b1b      	.short	0x1b1b
 8008da6:	16          	.byte	0x16
 8008da7:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008da8:	6800      	ldr	r0, [r0, #0]
 8008daa:	f7fe fe71 	bl	8007a90 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008dae:	2000      	movs	r0, #0
      break;
 8008db0:	e00f      	b.n	8008dd2 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008db2:	6800      	ldr	r0, [r0, #0]
 8008db4:	f7ff ffac 	bl	8008d10 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008db8:	2000      	movs	r0, #0
      break;
 8008dba:	e00a      	b.n	8008dd2 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008dbc:	6800      	ldr	r0, [r0, #0]
 8008dbe:	f7fe fe9f 	bl	8007b00 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008dc2:	2000      	movs	r0, #0
      break;
 8008dc4:	e005      	b.n	8008dd2 <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008dc6:	6800      	ldr	r0, [r0, #0]
 8008dc8:	f7fe fed2 	bl	8007b70 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8008dcc:	2000      	movs	r0, #0
      break;
 8008dce:	e000      	b.n	8008dd2 <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 8008dd0:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8008dd8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8008dda:	2002      	movs	r0, #2
}
 8008ddc:	4770      	bx	lr

08008dde <HAL_TIM_PWM_ConfigChannel>:
{
 8008dde:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8008de0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d066      	beq.n	8008eb6 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8008de8:	4604      	mov	r4, r0
 8008dea:	460d      	mov	r5, r1
 8008dec:	2301      	movs	r3, #1
 8008dee:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8008df2:	2a0c      	cmp	r2, #12
 8008df4:	d85a      	bhi.n	8008eac <HAL_TIM_PWM_ConfigChannel+0xce>
 8008df6:	e8df f002 	tbb	[pc, r2]
 8008dfa:	5907      	.short	0x5907
 8008dfc:	591b5959 	.word	0x591b5959
 8008e00:	59305959 	.word	0x59305959
 8008e04:	5959      	.short	0x5959
 8008e06:	44          	.byte	0x44
 8008e07:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008e08:	6800      	ldr	r0, [r0, #0]
 8008e0a:	f7fe fe41 	bl	8007a90 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008e0e:	6822      	ldr	r2, [r4, #0]
 8008e10:	6993      	ldr	r3, [r2, #24]
 8008e12:	f043 0308 	orr.w	r3, r3, #8
 8008e16:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008e18:	6822      	ldr	r2, [r4, #0]
 8008e1a:	6993      	ldr	r3, [r2, #24]
 8008e1c:	f023 0304 	bic.w	r3, r3, #4
 8008e20:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e22:	6822      	ldr	r2, [r4, #0]
 8008e24:	6993      	ldr	r3, [r2, #24]
 8008e26:	6929      	ldr	r1, [r5, #16]
 8008e28:	430b      	orrs	r3, r1
 8008e2a:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8008e2c:	2000      	movs	r0, #0
      break;
 8008e2e:	e03e      	b.n	8008eae <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008e30:	6800      	ldr	r0, [r0, #0]
 8008e32:	f7ff ff6d 	bl	8008d10 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e36:	6822      	ldr	r2, [r4, #0]
 8008e38:	6993      	ldr	r3, [r2, #24]
 8008e3a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008e3e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e40:	6822      	ldr	r2, [r4, #0]
 8008e42:	6993      	ldr	r3, [r2, #24]
 8008e44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008e48:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e4a:	6822      	ldr	r2, [r4, #0]
 8008e4c:	6993      	ldr	r3, [r2, #24]
 8008e4e:	6929      	ldr	r1, [r5, #16]
 8008e50:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008e54:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8008e56:	2000      	movs	r0, #0
      break;
 8008e58:	e029      	b.n	8008eae <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008e5a:	6800      	ldr	r0, [r0, #0]
 8008e5c:	f7fe fe50 	bl	8007b00 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008e60:	6822      	ldr	r2, [r4, #0]
 8008e62:	69d3      	ldr	r3, [r2, #28]
 8008e64:	f043 0308 	orr.w	r3, r3, #8
 8008e68:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008e6a:	6822      	ldr	r2, [r4, #0]
 8008e6c:	69d3      	ldr	r3, [r2, #28]
 8008e6e:	f023 0304 	bic.w	r3, r3, #4
 8008e72:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008e74:	6822      	ldr	r2, [r4, #0]
 8008e76:	69d3      	ldr	r3, [r2, #28]
 8008e78:	6929      	ldr	r1, [r5, #16]
 8008e7a:	430b      	orrs	r3, r1
 8008e7c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8008e7e:	2000      	movs	r0, #0
      break;
 8008e80:	e015      	b.n	8008eae <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008e82:	6800      	ldr	r0, [r0, #0]
 8008e84:	f7fe fe74 	bl	8007b70 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008e88:	6822      	ldr	r2, [r4, #0]
 8008e8a:	69d3      	ldr	r3, [r2, #28]
 8008e8c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008e90:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008e92:	6822      	ldr	r2, [r4, #0]
 8008e94:	69d3      	ldr	r3, [r2, #28]
 8008e96:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008e9a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008e9c:	6822      	ldr	r2, [r4, #0]
 8008e9e:	69d3      	ldr	r3, [r2, #28]
 8008ea0:	6929      	ldr	r1, [r5, #16]
 8008ea2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008ea6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8008ea8:	2000      	movs	r0, #0
      break;
 8008eaa:	e000      	b.n	8008eae <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8008eac:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8008eae:	2300      	movs	r3, #0
 8008eb0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8008eb4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8008eb6:	2002      	movs	r0, #2
 8008eb8:	e7fc      	b.n	8008eb4 <HAL_TIM_PWM_ConfigChannel+0xd6>
	...

08008ebc <TIM_TI1_SetConfig>:
{
 8008ebc:	b470      	push	{r4, r5, r6}
 8008ebe:	4694      	mov	ip, r2
  tmpccer = TIMx->CCER;
 8008ec0:	6a06      	ldr	r6, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ec2:	6a04      	ldr	r4, [r0, #32]
 8008ec4:	f024 0401 	bic.w	r4, r4, #1
 8008ec8:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008eca:	6984      	ldr	r4, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008ecc:	4d14      	ldr	r5, [pc, #80]	@ (8008f20 <TIM_TI1_SetConfig+0x64>)
 8008ece:	42a8      	cmp	r0, r5
 8008ed0:	d014      	beq.n	8008efc <TIM_TI1_SetConfig+0x40>
 8008ed2:	4a14      	ldr	r2, [pc, #80]	@ (8008f24 <TIM_TI1_SetConfig+0x68>)
 8008ed4:	4290      	cmp	r0, r2
 8008ed6:	d011      	beq.n	8008efc <TIM_TI1_SetConfig+0x40>
 8008ed8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008edc:	d00e      	beq.n	8008efc <TIM_TI1_SetConfig+0x40>
 8008ede:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8008ee2:	4290      	cmp	r0, r2
 8008ee4:	d00a      	beq.n	8008efc <TIM_TI1_SetConfig+0x40>
 8008ee6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008eea:	4290      	cmp	r0, r2
 8008eec:	d006      	beq.n	8008efc <TIM_TI1_SetConfig+0x40>
 8008eee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008ef2:	4290      	cmp	r0, r2
 8008ef4:	d002      	beq.n	8008efc <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008ef6:	f044 0201 	orr.w	r2, r4, #1
 8008efa:	e003      	b.n	8008f04 <TIM_TI1_SetConfig+0x48>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008efc:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8008f00:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f04:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008f08:	011b      	lsls	r3, r3, #4
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f0e:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008f12:	f001 010a 	and.w	r1, r1, #10
 8008f16:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 8008f18:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8008f1a:	6201      	str	r1, [r0, #32]
}
 8008f1c:	bc70      	pop	{r4, r5, r6}
 8008f1e:	4770      	bx	lr
 8008f20:	40012c00 	.word	0x40012c00
 8008f24:	40013400 	.word	0x40013400

08008f28 <HAL_TIM_IC_ConfigChannel>:
{
 8008f28:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8008f2a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d05e      	beq.n	8008ff0 <HAL_TIM_IC_ConfigChannel+0xc8>
 8008f32:	4604      	mov	r4, r0
 8008f34:	460d      	mov	r5, r1
 8008f36:	2301      	movs	r3, #1
 8008f38:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 8008f3c:	2a0c      	cmp	r2, #12
 8008f3e:	d852      	bhi.n	8008fe6 <HAL_TIM_IC_ConfigChannel+0xbe>
 8008f40:	e8df f002 	tbb	[pc, r2]
 8008f44:	51515107 	.word	0x51515107
 8008f48:	51515119 	.word	0x51515119
 8008f4c:	5151512c 	.word	0x5151512c
 8008f50:	3e          	.byte	0x3e
 8008f51:	00          	.byte	0x00
    TIM_TI1_SetConfig(htim->Instance,
 8008f52:	68cb      	ldr	r3, [r1, #12]
 8008f54:	684a      	ldr	r2, [r1, #4]
 8008f56:	6809      	ldr	r1, [r1, #0]
 8008f58:	6800      	ldr	r0, [r0, #0]
 8008f5a:	f7ff ffaf 	bl	8008ebc <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008f5e:	6822      	ldr	r2, [r4, #0]
 8008f60:	6993      	ldr	r3, [r2, #24]
 8008f62:	f023 030c 	bic.w	r3, r3, #12
 8008f66:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008f68:	6822      	ldr	r2, [r4, #0]
 8008f6a:	6993      	ldr	r3, [r2, #24]
 8008f6c:	68a9      	ldr	r1, [r5, #8]
 8008f6e:	430b      	orrs	r3, r1
 8008f70:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8008f72:	2000      	movs	r0, #0
 8008f74:	e038      	b.n	8008fe8 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI2_SetConfig(htim->Instance,
 8008f76:	68cb      	ldr	r3, [r1, #12]
 8008f78:	684a      	ldr	r2, [r1, #4]
 8008f7a:	6809      	ldr	r1, [r1, #0]
 8008f7c:	6800      	ldr	r0, [r0, #0]
 8008f7e:	f7fe fe31 	bl	8007be4 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008f82:	6822      	ldr	r2, [r4, #0]
 8008f84:	6993      	ldr	r3, [r2, #24]
 8008f86:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008f8a:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008f8c:	6822      	ldr	r2, [r4, #0]
 8008f8e:	6993      	ldr	r3, [r2, #24]
 8008f90:	68a9      	ldr	r1, [r5, #8]
 8008f92:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008f96:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8008f98:	2000      	movs	r0, #0
 8008f9a:	e025      	b.n	8008fe8 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI3_SetConfig(htim->Instance,
 8008f9c:	68cb      	ldr	r3, [r1, #12]
 8008f9e:	684a      	ldr	r2, [r1, #4]
 8008fa0:	6809      	ldr	r1, [r1, #0]
 8008fa2:	6800      	ldr	r0, [r0, #0]
 8008fa4:	f7fe fe4c 	bl	8007c40 <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008fa8:	6822      	ldr	r2, [r4, #0]
 8008faa:	69d3      	ldr	r3, [r2, #28]
 8008fac:	f023 030c 	bic.w	r3, r3, #12
 8008fb0:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008fb2:	6822      	ldr	r2, [r4, #0]
 8008fb4:	69d3      	ldr	r3, [r2, #28]
 8008fb6:	68a9      	ldr	r1, [r5, #8]
 8008fb8:	430b      	orrs	r3, r1
 8008fba:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	e013      	b.n	8008fe8 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI4_SetConfig(htim->Instance,
 8008fc0:	68cb      	ldr	r3, [r1, #12]
 8008fc2:	684a      	ldr	r2, [r1, #4]
 8008fc4:	6809      	ldr	r1, [r1, #0]
 8008fc6:	6800      	ldr	r0, [r0, #0]
 8008fc8:	f7fe fe55 	bl	8007c76 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008fcc:	6822      	ldr	r2, [r4, #0]
 8008fce:	69d3      	ldr	r3, [r2, #28]
 8008fd0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008fd4:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008fd6:	6822      	ldr	r2, [r4, #0]
 8008fd8:	69d3      	ldr	r3, [r2, #28]
 8008fda:	68a9      	ldr	r1, [r5, #8]
 8008fdc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008fe0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8008fe2:	2000      	movs	r0, #0
 8008fe4:	e000      	b.n	8008fe8 <HAL_TIM_IC_ConfigChannel+0xc0>
  __HAL_LOCK(htim);
 8008fe6:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8008fe8:	2300      	movs	r3, #0
 8008fea:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8008fee:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8008ff0:	2002      	movs	r0, #2
 8008ff2:	e7fc      	b.n	8008fee <HAL_TIM_IC_ConfigChannel+0xc6>

08008ff4 <HAL_TIM_OnePulse_ConfigChannel>:
  if (OutputChannel != InputChannel)
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d076      	beq.n	80090e6 <HAL_TIM_OnePulse_ConfigChannel+0xf2>
{
 8008ff8:	b570      	push	{r4, r5, r6, lr}
 8008ffa:	b088      	sub	sp, #32
 8008ffc:	4604      	mov	r4, r0
 8008ffe:	460d      	mov	r5, r1
 8009000:	461e      	mov	r6, r3
    __HAL_LOCK(htim);
 8009002:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8009006:	2b01      	cmp	r3, #1
 8009008:	d06f      	beq.n	80090ea <HAL_TIM_OnePulse_ConfigChannel+0xf6>
 800900a:	2301      	movs	r3, #1
 800900c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    htim->State = HAL_TIM_STATE_BUSY;
 8009010:	2302      	movs	r3, #2
 8009012:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    temp1.OCMode = sConfig->OCMode;
 8009016:	680b      	ldr	r3, [r1, #0]
 8009018:	9301      	str	r3, [sp, #4]
    temp1.Pulse = sConfig->Pulse;
 800901a:	684b      	ldr	r3, [r1, #4]
 800901c:	9302      	str	r3, [sp, #8]
    temp1.OCPolarity = sConfig->OCPolarity;
 800901e:	688b      	ldr	r3, [r1, #8]
 8009020:	9303      	str	r3, [sp, #12]
    temp1.OCNPolarity = sConfig->OCNPolarity;
 8009022:	68cb      	ldr	r3, [r1, #12]
 8009024:	9304      	str	r3, [sp, #16]
    temp1.OCIdleState = sConfig->OCIdleState;
 8009026:	690b      	ldr	r3, [r1, #16]
 8009028:	9306      	str	r3, [sp, #24]
    temp1.OCNIdleState = sConfig->OCNIdleState;
 800902a:	694b      	ldr	r3, [r1, #20]
 800902c:	9307      	str	r3, [sp, #28]
    switch (OutputChannel)
 800902e:	b152      	cbz	r2, 8009046 <HAL_TIM_OnePulse_ConfigChannel+0x52>
 8009030:	2a04      	cmp	r2, #4
 8009032:	d011      	beq.n	8009058 <HAL_TIM_OnePulse_ConfigChannel+0x64>
 8009034:	2001      	movs	r0, #1
    htim->State = HAL_TIM_STATE_READY;
 8009036:	2301      	movs	r3, #1
 8009038:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800903c:	2300      	movs	r3, #0
 800903e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009042:	b008      	add	sp, #32
 8009044:	bd70      	pop	{r4, r5, r6, pc}
        TIM_OC1_SetConfig(htim->Instance, &temp1);
 8009046:	a901      	add	r1, sp, #4
 8009048:	6800      	ldr	r0, [r0, #0]
 800904a:	f7fe fd21 	bl	8007a90 <TIM_OC1_SetConfig>
      switch (InputChannel)
 800904e:	b146      	cbz	r6, 8009062 <HAL_TIM_OnePulse_ConfigChannel+0x6e>
 8009050:	2e04      	cmp	r6, #4
 8009052:	d027      	beq.n	80090a4 <HAL_TIM_OnePulse_ConfigChannel+0xb0>
 8009054:	2001      	movs	r0, #1
 8009056:	e7ee      	b.n	8009036 <HAL_TIM_OnePulse_ConfigChannel+0x42>
        TIM_OC2_SetConfig(htim->Instance, &temp1);
 8009058:	a901      	add	r1, sp, #4
 800905a:	6800      	ldr	r0, [r0, #0]
 800905c:	f7ff fe58 	bl	8008d10 <TIM_OC2_SetConfig>
    if (status == HAL_OK)
 8009060:	e7f5      	b.n	800904e <HAL_TIM_OnePulse_ConfigChannel+0x5a>
          TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 8009062:	6a2b      	ldr	r3, [r5, #32]
 8009064:	69ea      	ldr	r2, [r5, #28]
 8009066:	69a9      	ldr	r1, [r5, #24]
 8009068:	6820      	ldr	r0, [r4, #0]
 800906a:	f7ff ff27 	bl	8008ebc <TIM_TI1_SetConfig>
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800906e:	6822      	ldr	r2, [r4, #0]
 8009070:	6993      	ldr	r3, [r2, #24]
 8009072:	f023 030c 	bic.w	r3, r3, #12
 8009076:	6193      	str	r3, [r2, #24]
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8009078:	6822      	ldr	r2, [r4, #0]
 800907a:	6893      	ldr	r3, [r2, #8]
 800907c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009080:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_TS_TI1FP1;
 8009082:	6822      	ldr	r2, [r4, #0]
 8009084:	6893      	ldr	r3, [r2, #8]
 8009086:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800908a:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800908c:	6822      	ldr	r2, [r4, #0]
 800908e:	6893      	ldr	r3, [r2, #8]
 8009090:	f023 0307 	bic.w	r3, r3, #7
 8009094:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8009096:	6822      	ldr	r2, [r4, #0]
 8009098:	6893      	ldr	r3, [r2, #8]
 800909a:	f043 0306 	orr.w	r3, r3, #6
 800909e:	6093      	str	r3, [r2, #8]
          break;
 80090a0:	2000      	movs	r0, #0
 80090a2:	e7c8      	b.n	8009036 <HAL_TIM_OnePulse_ConfigChannel+0x42>
          TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 80090a4:	6a2b      	ldr	r3, [r5, #32]
 80090a6:	69ea      	ldr	r2, [r5, #28]
 80090a8:	69a9      	ldr	r1, [r5, #24]
 80090aa:	6820      	ldr	r0, [r4, #0]
 80090ac:	f7fe fd9a 	bl	8007be4 <TIM_TI2_SetConfig>
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80090b0:	6822      	ldr	r2, [r4, #0]
 80090b2:	6993      	ldr	r3, [r2, #24]
 80090b4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80090b8:	6193      	str	r3, [r2, #24]
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80090ba:	6822      	ldr	r2, [r4, #0]
 80090bc:	6893      	ldr	r3, [r2, #8]
 80090be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090c2:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_TS_TI2FP2;
 80090c4:	6822      	ldr	r2, [r4, #0]
 80090c6:	6893      	ldr	r3, [r2, #8]
 80090c8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80090cc:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80090ce:	6822      	ldr	r2, [r4, #0]
 80090d0:	6893      	ldr	r3, [r2, #8]
 80090d2:	f023 0307 	bic.w	r3, r3, #7
 80090d6:	6093      	str	r3, [r2, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 80090d8:	6822      	ldr	r2, [r4, #0]
 80090da:	6893      	ldr	r3, [r2, #8]
 80090dc:	f043 0306 	orr.w	r3, r3, #6
 80090e0:	6093      	str	r3, [r2, #8]
          break;
 80090e2:	2000      	movs	r0, #0
 80090e4:	e7a7      	b.n	8009036 <HAL_TIM_OnePulse_ConfigChannel+0x42>
    return HAL_ERROR;
 80090e6:	2001      	movs	r0, #1
}
 80090e8:	4770      	bx	lr
    __HAL_LOCK(htim);
 80090ea:	2002      	movs	r0, #2
 80090ec:	e7a9      	b.n	8009042 <HAL_TIM_OnePulse_ConfigChannel+0x4e>

080090ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090ee:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80090f0:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80090f2:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80090f6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80090fa:	430a      	orrs	r2, r1
 80090fc:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009100:	6082      	str	r2, [r0, #8]
}
 8009102:	bc10      	pop	{r4}
 8009104:	4770      	bx	lr

08009106 <HAL_TIM_ConfigOCrefClear>:
  __HAL_LOCK(htim);
 8009106:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800910a:	2b01      	cmp	r3, #1
 800910c:	d076      	beq.n	80091fc <HAL_TIM_ConfigOCrefClear+0xf6>
{
 800910e:	b570      	push	{r4, r5, r6, lr}
 8009110:	4604      	mov	r4, r0
 8009112:	460d      	mov	r5, r1
 8009114:	4616      	mov	r6, r2
  __HAL_LOCK(htim);
 8009116:	2301      	movs	r3, #1
 8009118:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800911c:	2302      	movs	r3, #2
 800911e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  switch (sClearInputConfig->ClearInputSource)
 8009122:	684b      	ldr	r3, [r1, #4]
 8009124:	b14b      	cbz	r3, 800913a <HAL_TIM_ConfigOCrefClear+0x34>
 8009126:	2b01      	cmp	r3, #1
 8009128:	d017      	beq.n	800915a <HAL_TIM_ConfigOCrefClear+0x54>
 800912a:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 800912c:	2301      	movs	r3, #1
 800912e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8009132:	2300      	movs	r3, #0
 8009134:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009138:	bd70      	pop	{r4, r5, r6, pc}
      CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 800913a:	6802      	ldr	r2, [r0, #0]
 800913c:	6893      	ldr	r3, [r2, #8]
 800913e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009142:	6093      	str	r3, [r2, #8]
    switch (Channel)
 8009144:	2e0c      	cmp	r6, #12
 8009146:	d857      	bhi.n	80091f8 <HAL_TIM_ConfigOCrefClear+0xf2>
 8009148:	e8df f006 	tbb	[pc, r6]
 800914c:	56565616 	.word	0x56565616
 8009150:	56565626 	.word	0x56565626
 8009154:	56565636 	.word	0x56565636
 8009158:	46          	.byte	0x46
 8009159:	00          	.byte	0x00
      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
 800915a:	68c9      	ldr	r1, [r1, #12]
 800915c:	b131      	cbz	r1, 800916c <HAL_TIM_ConfigOCrefClear+0x66>
        htim->State = HAL_TIM_STATE_READY;
 800915e:	2001      	movs	r0, #1
 8009160:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
        __HAL_UNLOCK(htim);
 8009164:	2300      	movs	r3, #0
 8009166:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
        return HAL_ERROR;
 800916a:	e7e5      	b.n	8009138 <HAL_TIM_ConfigOCrefClear+0x32>
      TIM_ETR_SetConfig(htim->Instance,
 800916c:	692b      	ldr	r3, [r5, #16]
 800916e:	68aa      	ldr	r2, [r5, #8]
 8009170:	6800      	ldr	r0, [r0, #0]
 8009172:	f7ff ffbc 	bl	80090ee <TIM_ETR_SetConfig>
  if (status == HAL_OK)
 8009176:	e7e5      	b.n	8009144 <HAL_TIM_ConfigOCrefClear+0x3e>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8009178:	682b      	ldr	r3, [r5, #0]
 800917a:	b133      	cbz	r3, 800918a <HAL_TIM_ConfigOCrefClear+0x84>
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800917c:	6822      	ldr	r2, [r4, #0]
 800917e:	6993      	ldr	r3, [r2, #24]
 8009180:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009184:	6193      	str	r3, [r2, #24]
 8009186:	2000      	movs	r0, #0
 8009188:	e7d0      	b.n	800912c <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800918a:	6822      	ldr	r2, [r4, #0]
 800918c:	6993      	ldr	r3, [r2, #24]
 800918e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009192:	6193      	str	r3, [r2, #24]
 8009194:	2000      	movs	r0, #0
 8009196:	e7c9      	b.n	800912c <HAL_TIM_ConfigOCrefClear+0x26>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 8009198:	682b      	ldr	r3, [r5, #0]
 800919a:	b133      	cbz	r3, 80091aa <HAL_TIM_ConfigOCrefClear+0xa4>
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 800919c:	6822      	ldr	r2, [r4, #0]
 800919e:	6993      	ldr	r3, [r2, #24]
 80091a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091a4:	6193      	str	r3, [r2, #24]
 80091a6:	2000      	movs	r0, #0
 80091a8:	e7c0      	b.n	800912c <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 80091aa:	6822      	ldr	r2, [r4, #0]
 80091ac:	6993      	ldr	r3, [r2, #24]
 80091ae:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80091b2:	6193      	str	r3, [r2, #24]
 80091b4:	2000      	movs	r0, #0
 80091b6:	e7b9      	b.n	800912c <HAL_TIM_ConfigOCrefClear+0x26>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 80091b8:	682b      	ldr	r3, [r5, #0]
 80091ba:	b133      	cbz	r3, 80091ca <HAL_TIM_ConfigOCrefClear+0xc4>
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 80091bc:	6822      	ldr	r2, [r4, #0]
 80091be:	69d3      	ldr	r3, [r2, #28]
 80091c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091c4:	61d3      	str	r3, [r2, #28]
 80091c6:	2000      	movs	r0, #0
 80091c8:	e7b0      	b.n	800912c <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 80091ca:	6822      	ldr	r2, [r4, #0]
 80091cc:	69d3      	ldr	r3, [r2, #28]
 80091ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091d2:	61d3      	str	r3, [r2, #28]
 80091d4:	2000      	movs	r0, #0
 80091d6:	e7a9      	b.n	800912c <HAL_TIM_ConfigOCrefClear+0x26>
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 80091d8:	682b      	ldr	r3, [r5, #0]
 80091da:	b133      	cbz	r3, 80091ea <HAL_TIM_ConfigOCrefClear+0xe4>
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 80091dc:	6822      	ldr	r2, [r4, #0]
 80091de:	69d3      	ldr	r3, [r2, #28]
 80091e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091e4:	61d3      	str	r3, [r2, #28]
 80091e6:	2000      	movs	r0, #0
 80091e8:	e7a0      	b.n	800912c <HAL_TIM_ConfigOCrefClear+0x26>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 80091ea:	6822      	ldr	r2, [r4, #0]
 80091ec:	69d3      	ldr	r3, [r2, #28]
 80091ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80091f2:	61d3      	str	r3, [r2, #28]
 80091f4:	2000      	movs	r0, #0
 80091f6:	e799      	b.n	800912c <HAL_TIM_ConfigOCrefClear+0x26>
    switch (Channel)
 80091f8:	2000      	movs	r0, #0
 80091fa:	e797      	b.n	800912c <HAL_TIM_ConfigOCrefClear+0x26>
  __HAL_LOCK(htim);
 80091fc:	2002      	movs	r0, #2
}
 80091fe:	4770      	bx	lr

08009200 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8009200:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8009204:	2b01      	cmp	r3, #1
 8009206:	d078      	beq.n	80092fa <HAL_TIM_ConfigClockSource+0xfa>
{
 8009208:	b510      	push	{r4, lr}
 800920a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800920c:	2301      	movs	r3, #1
 800920e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8009212:	2302      	movs	r3, #2
 8009214:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8009218:	6802      	ldr	r2, [r0, #0]
 800921a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800921c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009220:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8009224:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8009226:	680b      	ldr	r3, [r1, #0]
 8009228:	2b60      	cmp	r3, #96	@ 0x60
 800922a:	d04c      	beq.n	80092c6 <HAL_TIM_ConfigClockSource+0xc6>
 800922c:	d823      	bhi.n	8009276 <HAL_TIM_ConfigClockSource+0x76>
 800922e:	2b40      	cmp	r3, #64	@ 0x40
 8009230:	d054      	beq.n	80092dc <HAL_TIM_ConfigClockSource+0xdc>
 8009232:	d811      	bhi.n	8009258 <HAL_TIM_ConfigClockSource+0x58>
 8009234:	2b20      	cmp	r3, #32
 8009236:	d003      	beq.n	8009240 <HAL_TIM_ConfigClockSource+0x40>
 8009238:	d80a      	bhi.n	8009250 <HAL_TIM_ConfigClockSource+0x50>
 800923a:	b10b      	cbz	r3, 8009240 <HAL_TIM_ConfigClockSource+0x40>
 800923c:	2b10      	cmp	r3, #16
 800923e:	d105      	bne.n	800924c <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009240:	4619      	mov	r1, r3
 8009242:	6820      	ldr	r0, [r4, #0]
 8009244:	f7fe fd32 	bl	8007cac <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009248:	2000      	movs	r0, #0
      break;
 800924a:	e028      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800924c:	2001      	movs	r0, #1
 800924e:	e026      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8009250:	2b30      	cmp	r3, #48	@ 0x30
 8009252:	d0f5      	beq.n	8009240 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 8009254:	2001      	movs	r0, #1
 8009256:	e022      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8009258:	2b50      	cmp	r3, #80	@ 0x50
 800925a:	d10a      	bne.n	8009272 <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800925c:	68ca      	ldr	r2, [r1, #12]
 800925e:	6849      	ldr	r1, [r1, #4]
 8009260:	6800      	ldr	r0, [r0, #0]
 8009262:	f7fe fcad 	bl	8007bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009266:	2150      	movs	r1, #80	@ 0x50
 8009268:	6820      	ldr	r0, [r4, #0]
 800926a:	f7fe fd1f 	bl	8007cac <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800926e:	2000      	movs	r0, #0
      break;
 8009270:	e015      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8009272:	2001      	movs	r0, #1
 8009274:	e013      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8009276:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800927a:	d03a      	beq.n	80092f2 <HAL_TIM_ConfigClockSource+0xf2>
 800927c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009280:	d014      	beq.n	80092ac <HAL_TIM_ConfigClockSource+0xac>
 8009282:	2b70      	cmp	r3, #112	@ 0x70
 8009284:	d137      	bne.n	80092f6 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8009286:	68cb      	ldr	r3, [r1, #12]
 8009288:	684a      	ldr	r2, [r1, #4]
 800928a:	6889      	ldr	r1, [r1, #8]
 800928c:	6800      	ldr	r0, [r0, #0]
 800928e:	f7ff ff2e 	bl	80090ee <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009292:	6822      	ldr	r2, [r4, #0]
 8009294:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009296:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800929a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800929c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800929e:	2301      	movs	r3, #1
 80092a0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80092a4:	2300      	movs	r3, #0
 80092a6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80092aa:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 80092ac:	68cb      	ldr	r3, [r1, #12]
 80092ae:	684a      	ldr	r2, [r1, #4]
 80092b0:	6889      	ldr	r1, [r1, #8]
 80092b2:	6800      	ldr	r0, [r0, #0]
 80092b4:	f7ff ff1b 	bl	80090ee <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092b8:	6822      	ldr	r2, [r4, #0]
 80092ba:	6893      	ldr	r3, [r2, #8]
 80092bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80092c0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80092c2:	2000      	movs	r0, #0
      break;
 80092c4:	e7eb      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80092c6:	68ca      	ldr	r2, [r1, #12]
 80092c8:	6849      	ldr	r1, [r1, #4]
 80092ca:	6800      	ldr	r0, [r0, #0]
 80092cc:	f7fe fca5 	bl	8007c1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80092d0:	2160      	movs	r1, #96	@ 0x60
 80092d2:	6820      	ldr	r0, [r4, #0]
 80092d4:	f7fe fcea 	bl	8007cac <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80092d8:	2000      	movs	r0, #0
      break;
 80092da:	e7e0      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80092dc:	68ca      	ldr	r2, [r1, #12]
 80092de:	6849      	ldr	r1, [r1, #4]
 80092e0:	6800      	ldr	r0, [r0, #0]
 80092e2:	f7fe fc6d 	bl	8007bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80092e6:	2140      	movs	r1, #64	@ 0x40
 80092e8:	6820      	ldr	r0, [r4, #0]
 80092ea:	f7fe fcdf 	bl	8007cac <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80092ee:	2000      	movs	r0, #0
      break;
 80092f0:	e7d5      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80092f2:	2000      	movs	r0, #0
 80092f4:	e7d3      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80092f6:	2001      	movs	r0, #1
 80092f8:	e7d1      	b.n	800929e <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 80092fa:	2002      	movs	r0, #2
}
 80092fc:	4770      	bx	lr

080092fe <TIM_SlaveTimer_SetConfig>:
{
 80092fe:	b510      	push	{r4, lr}
  tmpsmcr = htim->Instance->SMCR;
 8009300:	6804      	ldr	r4, [r0, #0]
 8009302:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8009304:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009308:	684b      	ldr	r3, [r1, #4]
 800930a:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 800930c:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009310:	680a      	ldr	r2, [r1, #0]
 8009312:	431a      	orrs	r2, r3
  htim->Instance->SMCR = tmpsmcr;
 8009314:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8009316:	684b      	ldr	r3, [r1, #4]
 8009318:	2b50      	cmp	r3, #80	@ 0x50
 800931a:	d030      	beq.n	800937e <TIM_SlaveTimer_SetConfig+0x80>
 800931c:	d90b      	bls.n	8009336 <TIM_SlaveTimer_SetConfig+0x38>
 800931e:	2b60      	cmp	r3, #96	@ 0x60
 8009320:	d034      	beq.n	800938c <TIM_SlaveTimer_SetConfig+0x8e>
 8009322:	2b70      	cmp	r3, #112	@ 0x70
 8009324:	d143      	bne.n	80093ae <TIM_SlaveTimer_SetConfig+0xb0>
      TIM_ETR_SetConfig(htim->Instance,
 8009326:	690b      	ldr	r3, [r1, #16]
 8009328:	688a      	ldr	r2, [r1, #8]
 800932a:	68c9      	ldr	r1, [r1, #12]
 800932c:	6800      	ldr	r0, [r0, #0]
 800932e:	f7ff fede 	bl	80090ee <TIM_ETR_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009332:	2000      	movs	r0, #0
}
 8009334:	bd10      	pop	{r4, pc}
  switch (sSlaveConfig->InputTrigger)
 8009336:	2b40      	cmp	r3, #64	@ 0x40
 8009338:	d00c      	beq.n	8009354 <TIM_SlaveTimer_SetConfig+0x56>
 800933a:	d82e      	bhi.n	800939a <TIM_SlaveTimer_SetConfig+0x9c>
 800933c:	2b20      	cmp	r3, #32
 800933e:	d02e      	beq.n	800939e <TIM_SlaveTimer_SetConfig+0xa0>
 8009340:	d804      	bhi.n	800934c <TIM_SlaveTimer_SetConfig+0x4e>
 8009342:	b373      	cbz	r3, 80093a2 <TIM_SlaveTimer_SetConfig+0xa4>
 8009344:	2b10      	cmp	r3, #16
 8009346:	d12e      	bne.n	80093a6 <TIM_SlaveTimer_SetConfig+0xa8>
 8009348:	2000      	movs	r0, #0
 800934a:	e7f3      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
 800934c:	2b30      	cmp	r3, #48	@ 0x30
 800934e:	d12c      	bne.n	80093aa <TIM_SlaveTimer_SetConfig+0xac>
 8009350:	2000      	movs	r0, #0
 8009352:	e7ef      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009354:	680b      	ldr	r3, [r1, #0]
 8009356:	2b05      	cmp	r3, #5
 8009358:	d02b      	beq.n	80093b2 <TIM_SlaveTimer_SetConfig+0xb4>
      tmpccer = htim->Instance->CCER;
 800935a:	6803      	ldr	r3, [r0, #0]
 800935c:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800935e:	6a1a      	ldr	r2, [r3, #32]
 8009360:	f022 0201 	bic.w	r2, r2, #1
 8009364:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009366:	6802      	ldr	r2, [r0, #0]
 8009368:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800936a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800936e:	6909      	ldr	r1, [r1, #16]
 8009370:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8009374:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 8009376:	6803      	ldr	r3, [r0, #0]
 8009378:	621c      	str	r4, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800937a:	2000      	movs	r0, #0
      break;
 800937c:	e7da      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800937e:	690a      	ldr	r2, [r1, #16]
 8009380:	6889      	ldr	r1, [r1, #8]
 8009382:	6800      	ldr	r0, [r0, #0]
 8009384:	f7fe fc1c 	bl	8007bc0 <TIM_TI1_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8009388:	2000      	movs	r0, #0
      break;
 800938a:	e7d3      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800938c:	690a      	ldr	r2, [r1, #16]
 800938e:	6889      	ldr	r1, [r1, #8]
 8009390:	6800      	ldr	r0, [r0, #0]
 8009392:	f7fe fc42 	bl	8007c1a <TIM_TI2_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8009396:	2000      	movs	r0, #0
      break;
 8009398:	e7cc      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
      status = HAL_ERROR;
 800939a:	2001      	movs	r0, #1
 800939c:	e7ca      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
  switch (sSlaveConfig->InputTrigger)
 800939e:	2000      	movs	r0, #0
 80093a0:	e7c8      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
 80093a2:	2000      	movs	r0, #0
 80093a4:	e7c6      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
      status = HAL_ERROR;
 80093a6:	2001      	movs	r0, #1
 80093a8:	e7c4      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
 80093aa:	2001      	movs	r0, #1
 80093ac:	e7c2      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
 80093ae:	2001      	movs	r0, #1
 80093b0:	e7c0      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>
        return HAL_ERROR;
 80093b2:	2001      	movs	r0, #1
 80093b4:	e7be      	b.n	8009334 <TIM_SlaveTimer_SetConfig+0x36>

080093b6 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 80093b6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d022      	beq.n	8009404 <HAL_TIM_SlaveConfigSynchro+0x4e>
{
 80093be:	b510      	push	{r4, lr}
 80093c0:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80093c2:	2301      	movs	r3, #1
 80093c4:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80093c8:	2302      	movs	r3, #2
 80093ca:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80093ce:	f7ff ff96 	bl	80092fe <TIM_SlaveTimer_SetConfig>
 80093d2:	b980      	cbnz	r0, 80093f6 <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80093d4:	6822      	ldr	r2, [r4, #0]
 80093d6:	68d3      	ldr	r3, [r2, #12]
 80093d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093dc:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80093de:	6822      	ldr	r2, [r4, #0]
 80093e0:	68d3      	ldr	r3, [r2, #12]
 80093e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80093e6:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 80093e8:	2301      	movs	r3, #1
 80093ea:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80093ee:	2300      	movs	r3, #0
 80093f0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80093f4:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 80093f6:	2001      	movs	r0, #1
 80093f8:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80093fc:	2300      	movs	r3, #0
 80093fe:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8009402:	e7f7      	b.n	80093f4 <HAL_TIM_SlaveConfigSynchro+0x3e>
  __HAL_LOCK(htim);
 8009404:	2002      	movs	r0, #2
}
 8009406:	4770      	bx	lr

08009408 <HAL_TIM_SlaveConfigSynchro_IT>:
  __HAL_LOCK(htim);
 8009408:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800940c:	2b01      	cmp	r3, #1
 800940e:	d022      	beq.n	8009456 <HAL_TIM_SlaveConfigSynchro_IT+0x4e>
{
 8009410:	b510      	push	{r4, lr}
 8009412:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8009414:	2301      	movs	r3, #1
 8009416:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800941a:	2302      	movs	r3, #2
 800941c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009420:	f7ff ff6d 	bl	80092fe <TIM_SlaveTimer_SetConfig>
 8009424:	b980      	cbnz	r0, 8009448 <HAL_TIM_SlaveConfigSynchro_IT+0x40>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 8009426:	6822      	ldr	r2, [r4, #0]
 8009428:	68d3      	ldr	r3, [r2, #12]
 800942a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800942e:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009430:	6822      	ldr	r2, [r4, #0]
 8009432:	68d3      	ldr	r3, [r2, #12]
 8009434:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009438:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 800943a:	2301      	movs	r3, #1
 800943c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8009440:	2300      	movs	r3, #0
 8009442:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009446:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 8009448:	2001      	movs	r0, #1
 800944a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800944e:	2300      	movs	r3, #0
 8009450:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8009454:	e7f7      	b.n	8009446 <HAL_TIM_SlaveConfigSynchro_IT+0x3e>
  __HAL_LOCK(htim);
 8009456:	2002      	movs	r0, #2
}
 8009458:	4770      	bx	lr

0800945a <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800945a:	f001 011f 	and.w	r1, r1, #31
 800945e:	f04f 0c01 	mov.w	ip, #1
 8009462:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009466:	6a03      	ldr	r3, [r0, #32]
 8009468:	ea23 030c 	bic.w	r3, r3, ip
 800946c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800946e:	6a03      	ldr	r3, [r0, #32]
 8009470:	408a      	lsls	r2, r1
 8009472:	4313      	orrs	r3, r2
 8009474:	6203      	str	r3, [r0, #32]
}
 8009476:	4770      	bx	lr

08009478 <HAL_TIM_OC_Start>:
{
 8009478:	b510      	push	{r4, lr}
 800947a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800947c:	4608      	mov	r0, r1
 800947e:	2900      	cmp	r1, #0
 8009480:	d13a      	bne.n	80094f8 <HAL_TIM_OC_Start+0x80>
 8009482:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8009486:	b2db      	uxtb	r3, r3
 8009488:	3b01      	subs	r3, #1
 800948a:	bf18      	it	ne
 800948c:	2301      	movne	r3, #1
 800948e:	2b00      	cmp	r3, #0
 8009490:	d166      	bne.n	8009560 <HAL_TIM_OC_Start+0xe8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009492:	2800      	cmp	r0, #0
 8009494:	d149      	bne.n	800952a <HAL_TIM_OC_Start+0xb2>
 8009496:	2302      	movs	r3, #2
 8009498:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800949c:	2201      	movs	r2, #1
 800949e:	4601      	mov	r1, r0
 80094a0:	6820      	ldr	r0, [r4, #0]
 80094a2:	f7ff ffda 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80094a6:	6823      	ldr	r3, [r4, #0]
 80094a8:	4a2f      	ldr	r2, [pc, #188]	@ (8009568 <HAL_TIM_OC_Start+0xf0>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d003      	beq.n	80094b6 <HAL_TIM_OC_Start+0x3e>
 80094ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d103      	bne.n	80094be <HAL_TIM_OC_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 80094b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80094bc:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094be:	6823      	ldr	r3, [r4, #0]
 80094c0:	4a29      	ldr	r2, [pc, #164]	@ (8009568 <HAL_TIM_OC_Start+0xf0>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d041      	beq.n	800954a <HAL_TIM_OC_Start+0xd2>
 80094c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d03d      	beq.n	800954a <HAL_TIM_OC_Start+0xd2>
 80094ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094d2:	d03a      	beq.n	800954a <HAL_TIM_OC_Start+0xd2>
 80094d4:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80094d8:	4293      	cmp	r3, r2
 80094da:	d036      	beq.n	800954a <HAL_TIM_OC_Start+0xd2>
 80094dc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d032      	beq.n	800954a <HAL_TIM_OC_Start+0xd2>
 80094e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d02e      	beq.n	800954a <HAL_TIM_OC_Start+0xd2>
    __HAL_TIM_ENABLE(htim);
 80094ec:	681a      	ldr	r2, [r3, #0]
 80094ee:	f042 0201 	orr.w	r2, r2, #1
 80094f2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80094f4:	2000      	movs	r0, #0
 80094f6:	e032      	b.n	800955e <HAL_TIM_OC_Start+0xe6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80094f8:	2904      	cmp	r1, #4
 80094fa:	d008      	beq.n	800950e <HAL_TIM_OC_Start+0x96>
 80094fc:	2908      	cmp	r1, #8
 80094fe:	d00d      	beq.n	800951c <HAL_TIM_OC_Start+0xa4>
 8009500:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009504:	b2db      	uxtb	r3, r3
 8009506:	3b01      	subs	r3, #1
 8009508:	bf18      	it	ne
 800950a:	2301      	movne	r3, #1
 800950c:	e7bf      	b.n	800948e <HAL_TIM_OC_Start+0x16>
 800950e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8009512:	b2db      	uxtb	r3, r3
 8009514:	3b01      	subs	r3, #1
 8009516:	bf18      	it	ne
 8009518:	2301      	movne	r3, #1
 800951a:	e7b8      	b.n	800948e <HAL_TIM_OC_Start+0x16>
 800951c:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8009520:	b2db      	uxtb	r3, r3
 8009522:	3b01      	subs	r3, #1
 8009524:	bf18      	it	ne
 8009526:	2301      	movne	r3, #1
 8009528:	e7b1      	b.n	800948e <HAL_TIM_OC_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800952a:	2804      	cmp	r0, #4
 800952c:	d005      	beq.n	800953a <HAL_TIM_OC_Start+0xc2>
 800952e:	2808      	cmp	r0, #8
 8009530:	d007      	beq.n	8009542 <HAL_TIM_OC_Start+0xca>
 8009532:	2302      	movs	r3, #2
 8009534:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009538:	e7b0      	b.n	800949c <HAL_TIM_OC_Start+0x24>
 800953a:	2302      	movs	r3, #2
 800953c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009540:	e7ac      	b.n	800949c <HAL_TIM_OC_Start+0x24>
 8009542:	2302      	movs	r3, #2
 8009544:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009548:	e7a8      	b.n	800949c <HAL_TIM_OC_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800954a:	689a      	ldr	r2, [r3, #8]
 800954c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009550:	2a06      	cmp	r2, #6
 8009552:	d007      	beq.n	8009564 <HAL_TIM_OC_Start+0xec>
      __HAL_TIM_ENABLE(htim);
 8009554:	681a      	ldr	r2, [r3, #0]
 8009556:	f042 0201 	orr.w	r2, r2, #1
 800955a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800955c:	2000      	movs	r0, #0
}
 800955e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009560:	2001      	movs	r0, #1
 8009562:	e7fc      	b.n	800955e <HAL_TIM_OC_Start+0xe6>
  return HAL_OK;
 8009564:	2000      	movs	r0, #0
 8009566:	e7fa      	b.n	800955e <HAL_TIM_OC_Start+0xe6>
 8009568:	40012c00 	.word	0x40012c00

0800956c <HAL_TIM_OC_Stop>:
{
 800956c:	b538      	push	{r3, r4, r5, lr}
 800956e:	4604      	mov	r4, r0
 8009570:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009572:	2200      	movs	r2, #0
 8009574:	6800      	ldr	r0, [r0, #0]
 8009576:	f7ff ff70 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800957a:	6823      	ldr	r3, [r4, #0]
 800957c:	4a1d      	ldr	r2, [pc, #116]	@ (80095f4 <HAL_TIM_OC_Stop+0x88>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d018      	beq.n	80095b4 <HAL_TIM_OC_Stop+0x48>
 8009582:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009586:	4293      	cmp	r3, r2
 8009588:	d014      	beq.n	80095b4 <HAL_TIM_OC_Stop+0x48>
  __HAL_TIM_DISABLE(htim);
 800958a:	6823      	ldr	r3, [r4, #0]
 800958c:	6a19      	ldr	r1, [r3, #32]
 800958e:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009592:	4211      	tst	r1, r2
 8009594:	d108      	bne.n	80095a8 <HAL_TIM_OC_Stop+0x3c>
 8009596:	6a19      	ldr	r1, [r3, #32]
 8009598:	f240 4244 	movw	r2, #1092	@ 0x444
 800959c:	4211      	tst	r1, r2
 800959e:	d103      	bne.n	80095a8 <HAL_TIM_OC_Stop+0x3c>
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	f022 0201 	bic.w	r2, r2, #1
 80095a6:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80095a8:	b99d      	cbnz	r5, 80095d2 <HAL_TIM_OC_Stop+0x66>
 80095aa:	2301      	movs	r3, #1
 80095ac:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 80095b0:	2000      	movs	r0, #0
 80095b2:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 80095b4:	6a19      	ldr	r1, [r3, #32]
 80095b6:	f241 1211 	movw	r2, #4369	@ 0x1111
 80095ba:	4211      	tst	r1, r2
 80095bc:	d1e5      	bne.n	800958a <HAL_TIM_OC_Stop+0x1e>
 80095be:	6a19      	ldr	r1, [r3, #32]
 80095c0:	f240 4244 	movw	r2, #1092	@ 0x444
 80095c4:	4211      	tst	r1, r2
 80095c6:	d1e0      	bne.n	800958a <HAL_TIM_OC_Stop+0x1e>
 80095c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80095ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80095ce:	645a      	str	r2, [r3, #68]	@ 0x44
 80095d0:	e7db      	b.n	800958a <HAL_TIM_OC_Stop+0x1e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80095d2:	2d04      	cmp	r5, #4
 80095d4:	d005      	beq.n	80095e2 <HAL_TIM_OC_Stop+0x76>
 80095d6:	2d08      	cmp	r5, #8
 80095d8:	d007      	beq.n	80095ea <HAL_TIM_OC_Stop+0x7e>
 80095da:	2301      	movs	r3, #1
 80095dc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80095e0:	e7e6      	b.n	80095b0 <HAL_TIM_OC_Stop+0x44>
 80095e2:	2301      	movs	r3, #1
 80095e4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80095e8:	e7e2      	b.n	80095b0 <HAL_TIM_OC_Stop+0x44>
 80095ea:	2301      	movs	r3, #1
 80095ec:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80095f0:	e7de      	b.n	80095b0 <HAL_TIM_OC_Stop+0x44>
 80095f2:	bf00      	nop
 80095f4:	40012c00 	.word	0x40012c00

080095f8 <HAL_TIM_OC_Start_IT>:
{
 80095f8:	b510      	push	{r4, lr}
 80095fa:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80095fc:	4608      	mov	r0, r1
 80095fe:	2900      	cmp	r1, #0
 8009600:	d140      	bne.n	8009684 <HAL_TIM_OC_Start_IT+0x8c>
 8009602:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8009606:	b2db      	uxtb	r3, r3
 8009608:	3b01      	subs	r3, #1
 800960a:	bf18      	it	ne
 800960c:	2301      	movne	r3, #1
 800960e:	2b00      	cmp	r3, #0
 8009610:	f040 809b 	bne.w	800974a <HAL_TIM_OC_Start_IT+0x152>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009614:	2800      	cmp	r0, #0
 8009616:	d14e      	bne.n	80096b6 <HAL_TIM_OC_Start_IT+0xbe>
 8009618:	2302      	movs	r3, #2
 800961a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800961e:	6822      	ldr	r2, [r4, #0]
 8009620:	68d3      	ldr	r3, [r2, #12]
 8009622:	f043 0302 	orr.w	r3, r3, #2
 8009626:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009628:	2201      	movs	r2, #1
 800962a:	4601      	mov	r1, r0
 800962c:	6820      	ldr	r0, [r4, #0]
 800962e:	f7ff ff14 	bl	800945a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009632:	6823      	ldr	r3, [r4, #0]
 8009634:	4a48      	ldr	r2, [pc, #288]	@ (8009758 <HAL_TIM_OC_Start_IT+0x160>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d003      	beq.n	8009642 <HAL_TIM_OC_Start_IT+0x4a>
 800963a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800963e:	4293      	cmp	r3, r2
 8009640:	d103      	bne.n	800964a <HAL_TIM_OC_Start_IT+0x52>
      __HAL_TIM_MOE_ENABLE(htim);
 8009642:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009644:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009648:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800964a:	6823      	ldr	r3, [r4, #0]
 800964c:	4a42      	ldr	r2, [pc, #264]	@ (8009758 <HAL_TIM_OC_Start_IT+0x160>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d070      	beq.n	8009734 <HAL_TIM_OC_Start_IT+0x13c>
 8009652:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009656:	4293      	cmp	r3, r2
 8009658:	d06c      	beq.n	8009734 <HAL_TIM_OC_Start_IT+0x13c>
 800965a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800965e:	d069      	beq.n	8009734 <HAL_TIM_OC_Start_IT+0x13c>
 8009660:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009664:	4293      	cmp	r3, r2
 8009666:	d065      	beq.n	8009734 <HAL_TIM_OC_Start_IT+0x13c>
 8009668:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800966c:	4293      	cmp	r3, r2
 800966e:	d061      	beq.n	8009734 <HAL_TIM_OC_Start_IT+0x13c>
 8009670:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009674:	4293      	cmp	r3, r2
 8009676:	d05d      	beq.n	8009734 <HAL_TIM_OC_Start_IT+0x13c>
      __HAL_TIM_ENABLE(htim);
 8009678:	681a      	ldr	r2, [r3, #0]
 800967a:	f042 0201 	orr.w	r2, r2, #1
 800967e:	601a      	str	r2, [r3, #0]
 8009680:	2000      	movs	r0, #0
 8009682:	e061      	b.n	8009748 <HAL_TIM_OC_Start_IT+0x150>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009684:	2904      	cmp	r1, #4
 8009686:	d008      	beq.n	800969a <HAL_TIM_OC_Start_IT+0xa2>
 8009688:	2908      	cmp	r1, #8
 800968a:	d00d      	beq.n	80096a8 <HAL_TIM_OC_Start_IT+0xb0>
 800968c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009690:	b2db      	uxtb	r3, r3
 8009692:	3b01      	subs	r3, #1
 8009694:	bf18      	it	ne
 8009696:	2301      	movne	r3, #1
 8009698:	e7b9      	b.n	800960e <HAL_TIM_OC_Start_IT+0x16>
 800969a:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800969e:	b2db      	uxtb	r3, r3
 80096a0:	3b01      	subs	r3, #1
 80096a2:	bf18      	it	ne
 80096a4:	2301      	movne	r3, #1
 80096a6:	e7b2      	b.n	800960e <HAL_TIM_OC_Start_IT+0x16>
 80096a8:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	3b01      	subs	r3, #1
 80096b0:	bf18      	it	ne
 80096b2:	2301      	movne	r3, #1
 80096b4:	e7ab      	b.n	800960e <HAL_TIM_OC_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80096b6:	2804      	cmp	r0, #4
 80096b8:	d024      	beq.n	8009704 <HAL_TIM_OC_Start_IT+0x10c>
 80096ba:	2808      	cmp	r0, #8
 80096bc:	d02b      	beq.n	8009716 <HAL_TIM_OC_Start_IT+0x11e>
 80096be:	2302      	movs	r3, #2
 80096c0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  switch (Channel)
 80096c4:	280c      	cmp	r0, #12
 80096c6:	d842      	bhi.n	800974e <HAL_TIM_OC_Start_IT+0x156>
 80096c8:	a301      	add	r3, pc, #4	@ (adr r3, 80096d0 <HAL_TIM_OC_Start_IT+0xd8>)
 80096ca:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 80096ce:	bf00      	nop
 80096d0:	0800961f 	.word	0x0800961f
 80096d4:	0800974f 	.word	0x0800974f
 80096d8:	0800974f 	.word	0x0800974f
 80096dc:	0800974f 	.word	0x0800974f
 80096e0:	0800970b 	.word	0x0800970b
 80096e4:	0800974f 	.word	0x0800974f
 80096e8:	0800974f 	.word	0x0800974f
 80096ec:	0800974f 	.word	0x0800974f
 80096f0:	0800971d 	.word	0x0800971d
 80096f4:	0800974f 	.word	0x0800974f
 80096f8:	0800974f 	.word	0x0800974f
 80096fc:	0800974f 	.word	0x0800974f
 8009700:	08009729 	.word	0x08009729
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009704:	2302      	movs	r3, #2
 8009706:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800970a:	6822      	ldr	r2, [r4, #0]
 800970c:	68d3      	ldr	r3, [r2, #12]
 800970e:	f043 0304 	orr.w	r3, r3, #4
 8009712:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009714:	e788      	b.n	8009628 <HAL_TIM_OC_Start_IT+0x30>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009716:	2302      	movs	r3, #2
 8009718:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800971c:	6822      	ldr	r2, [r4, #0]
 800971e:	68d3      	ldr	r3, [r2, #12]
 8009720:	f043 0308 	orr.w	r3, r3, #8
 8009724:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009726:	e77f      	b.n	8009628 <HAL_TIM_OC_Start_IT+0x30>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009728:	6822      	ldr	r2, [r4, #0]
 800972a:	68d3      	ldr	r3, [r2, #12]
 800972c:	f043 0310 	orr.w	r3, r3, #16
 8009730:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009732:	e779      	b.n	8009628 <HAL_TIM_OC_Start_IT+0x30>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009734:	689a      	ldr	r2, [r3, #8]
 8009736:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800973a:	2a06      	cmp	r2, #6
 800973c:	d009      	beq.n	8009752 <HAL_TIM_OC_Start_IT+0x15a>
        __HAL_TIM_ENABLE(htim);
 800973e:	681a      	ldr	r2, [r3, #0]
 8009740:	f042 0201 	orr.w	r2, r2, #1
 8009744:	601a      	str	r2, [r3, #0]
 8009746:	2000      	movs	r0, #0
}
 8009748:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800974a:	2001      	movs	r0, #1
 800974c:	e7fc      	b.n	8009748 <HAL_TIM_OC_Start_IT+0x150>
  switch (Channel)
 800974e:	2001      	movs	r0, #1
 8009750:	e7fa      	b.n	8009748 <HAL_TIM_OC_Start_IT+0x150>
 8009752:	2000      	movs	r0, #0
 8009754:	e7f8      	b.n	8009748 <HAL_TIM_OC_Start_IT+0x150>
 8009756:	bf00      	nop
 8009758:	40012c00 	.word	0x40012c00

0800975c <HAL_TIM_OC_Stop_IT>:
{
 800975c:	b538      	push	{r3, r4, r5, lr}
 800975e:	4605      	mov	r5, r0
 8009760:	460c      	mov	r4, r1
  switch (Channel)
 8009762:	290c      	cmp	r1, #12
 8009764:	d863      	bhi.n	800982e <HAL_TIM_OC_Stop_IT+0xd2>
 8009766:	e8df f001 	tbb	[pc, r1]
 800976a:	6207      	.short	0x6207
 800976c:	622e6262 	.word	0x622e6262
 8009770:	62346262 	.word	0x62346262
 8009774:	6262      	.short	0x6262
 8009776:	3a          	.byte	0x3a
 8009777:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009778:	6802      	ldr	r2, [r0, #0]
 800977a:	68d3      	ldr	r3, [r2, #12]
 800977c:	f023 0302 	bic.w	r3, r3, #2
 8009780:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009782:	2200      	movs	r2, #0
 8009784:	4621      	mov	r1, r4
 8009786:	6828      	ldr	r0, [r5, #0]
 8009788:	f7ff fe67 	bl	800945a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800978c:	682b      	ldr	r3, [r5, #0]
 800978e:	4a29      	ldr	r2, [pc, #164]	@ (8009834 <HAL_TIM_OC_Stop_IT+0xd8>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d02a      	beq.n	80097ea <HAL_TIM_OC_Stop_IT+0x8e>
 8009794:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009798:	4293      	cmp	r3, r2
 800979a:	d026      	beq.n	80097ea <HAL_TIM_OC_Stop_IT+0x8e>
    __HAL_TIM_DISABLE(htim);
 800979c:	682b      	ldr	r3, [r5, #0]
 800979e:	6a19      	ldr	r1, [r3, #32]
 80097a0:	f241 1211 	movw	r2, #4369	@ 0x1111
 80097a4:	4211      	tst	r1, r2
 80097a6:	d108      	bne.n	80097ba <HAL_TIM_OC_Stop_IT+0x5e>
 80097a8:	6a19      	ldr	r1, [r3, #32]
 80097aa:	f240 4244 	movw	r2, #1092	@ 0x444
 80097ae:	4211      	tst	r1, r2
 80097b0:	d103      	bne.n	80097ba <HAL_TIM_OC_Stop_IT+0x5e>
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	f022 0201 	bic.w	r2, r2, #1
 80097b8:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80097ba:	bb2c      	cbnz	r4, 8009808 <HAL_TIM_OC_Stop_IT+0xac>
 80097bc:	2301      	movs	r3, #1
 80097be:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
 80097c2:	2000      	movs	r0, #0
 80097c4:	e034      	b.n	8009830 <HAL_TIM_OC_Stop_IT+0xd4>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80097c6:	6802      	ldr	r2, [r0, #0]
 80097c8:	68d3      	ldr	r3, [r2, #12]
 80097ca:	f023 0304 	bic.w	r3, r3, #4
 80097ce:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 80097d0:	e7d7      	b.n	8009782 <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80097d2:	6802      	ldr	r2, [r0, #0]
 80097d4:	68d3      	ldr	r3, [r2, #12]
 80097d6:	f023 0308 	bic.w	r3, r3, #8
 80097da:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 80097dc:	e7d1      	b.n	8009782 <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80097de:	6802      	ldr	r2, [r0, #0]
 80097e0:	68d3      	ldr	r3, [r2, #12]
 80097e2:	f023 0310 	bic.w	r3, r3, #16
 80097e6:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 80097e8:	e7cb      	b.n	8009782 <HAL_TIM_OC_Stop_IT+0x26>
      __HAL_TIM_MOE_DISABLE(htim);
 80097ea:	6a19      	ldr	r1, [r3, #32]
 80097ec:	f241 1211 	movw	r2, #4369	@ 0x1111
 80097f0:	4211      	tst	r1, r2
 80097f2:	d1d3      	bne.n	800979c <HAL_TIM_OC_Stop_IT+0x40>
 80097f4:	6a19      	ldr	r1, [r3, #32]
 80097f6:	f240 4244 	movw	r2, #1092	@ 0x444
 80097fa:	4211      	tst	r1, r2
 80097fc:	d1ce      	bne.n	800979c <HAL_TIM_OC_Stop_IT+0x40>
 80097fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009800:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009804:	645a      	str	r2, [r3, #68]	@ 0x44
 8009806:	e7c9      	b.n	800979c <HAL_TIM_OC_Stop_IT+0x40>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009808:	2c04      	cmp	r4, #4
 800980a:	d006      	beq.n	800981a <HAL_TIM_OC_Stop_IT+0xbe>
 800980c:	2c08      	cmp	r4, #8
 800980e:	d009      	beq.n	8009824 <HAL_TIM_OC_Stop_IT+0xc8>
 8009810:	2301      	movs	r3, #1
 8009812:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
 8009816:	2000      	movs	r0, #0
 8009818:	e00a      	b.n	8009830 <HAL_TIM_OC_Stop_IT+0xd4>
 800981a:	2301      	movs	r3, #1
 800981c:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
 8009820:	2000      	movs	r0, #0
 8009822:	e005      	b.n	8009830 <HAL_TIM_OC_Stop_IT+0xd4>
 8009824:	2301      	movs	r3, #1
 8009826:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 800982a:	2000      	movs	r0, #0
 800982c:	e000      	b.n	8009830 <HAL_TIM_OC_Stop_IT+0xd4>
  switch (Channel)
 800982e:	2001      	movs	r0, #1
}
 8009830:	bd38      	pop	{r3, r4, r5, pc}
 8009832:	bf00      	nop
 8009834:	40012c00 	.word	0x40012c00

08009838 <HAL_TIM_OC_Start_DMA>:
{
 8009838:	b570      	push	{r4, r5, r6, lr}
 800983a:	4604      	mov	r4, r0
 800983c:	4616      	mov	r6, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800983e:	460d      	mov	r5, r1
 8009840:	2900      	cmp	r1, #0
 8009842:	d16c      	bne.n	800991e <HAL_TIM_OC_Start_DMA+0xe6>
 8009844:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8009848:	b2c0      	uxtb	r0, r0
 800984a:	2802      	cmp	r0, #2
 800984c:	bf14      	ite	ne
 800984e:	2000      	movne	r0, #0
 8009850:	2001      	moveq	r0, #1
 8009852:	2800      	cmp	r0, #0
 8009854:	f040 8117 	bne.w	8009a86 <HAL_TIM_OC_Start_DMA+0x24e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009858:	2d00      	cmp	r5, #0
 800985a:	d17c      	bne.n	8009956 <HAL_TIM_OC_Start_DMA+0x11e>
 800985c:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 8009860:	b2d2      	uxtb	r2, r2
 8009862:	2a01      	cmp	r2, #1
 8009864:	bf14      	ite	ne
 8009866:	2200      	movne	r2, #0
 8009868:	2201      	moveq	r2, #1
 800986a:	2a00      	cmp	r2, #0
 800986c:	f000 810d 	beq.w	8009a8a <HAL_TIM_OC_Start_DMA+0x252>
    if ((pData == NULL) || (Length == 0U))
 8009870:	2e00      	cmp	r6, #0
 8009872:	f000 810c 	beq.w	8009a8e <HAL_TIM_OC_Start_DMA+0x256>
 8009876:	2b00      	cmp	r3, #0
 8009878:	f000 810b 	beq.w	8009a92 <HAL_TIM_OC_Start_DMA+0x25a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800987c:	2d00      	cmp	r5, #0
 800987e:	f040 8086 	bne.w	800998e <HAL_TIM_OC_Start_DMA+0x156>
 8009882:	2202      	movs	r2, #2
 8009884:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009888:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800988a:	4989      	ldr	r1, [pc, #548]	@ (8009ab0 <HAL_TIM_OC_Start_DMA+0x278>)
 800988c:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800988e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009890:	4988      	ldr	r1, [pc, #544]	@ (8009ab4 <HAL_TIM_OC_Start_DMA+0x27c>)
 8009892:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009894:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009896:	4988      	ldr	r1, [pc, #544]	@ (8009ab8 <HAL_TIM_OC_Start_DMA+0x280>)
 8009898:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800989a:	6822      	ldr	r2, [r4, #0]
 800989c:	3234      	adds	r2, #52	@ 0x34
 800989e:	4631      	mov	r1, r6
 80098a0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80098a2:	f7fa f938 	bl	8003b16 <HAL_DMA_Start_IT>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	f040 80f7 	bne.w	8009a9a <HAL_TIM_OC_Start_DMA+0x262>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80098ac:	6822      	ldr	r2, [r4, #0]
 80098ae:	68d3      	ldr	r3, [r2, #12]
 80098b0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80098b4:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80098b6:	2201      	movs	r2, #1
 80098b8:	4629      	mov	r1, r5
 80098ba:	6820      	ldr	r0, [r4, #0]
 80098bc:	f7ff fdcd 	bl	800945a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80098c0:	6823      	ldr	r3, [r4, #0]
 80098c2:	4a7e      	ldr	r2, [pc, #504]	@ (8009abc <HAL_TIM_OC_Start_DMA+0x284>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d003      	beq.n	80098d0 <HAL_TIM_OC_Start_DMA+0x98>
 80098c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d103      	bne.n	80098d8 <HAL_TIM_OC_Start_DMA+0xa0>
      __HAL_TIM_MOE_ENABLE(htim);
 80098d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80098d6:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098d8:	6823      	ldr	r3, [r4, #0]
 80098da:	4a78      	ldr	r2, [pc, #480]	@ (8009abc <HAL_TIM_OC_Start_DMA+0x284>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	f000 80c7 	beq.w	8009a70 <HAL_TIM_OC_Start_DMA+0x238>
 80098e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098e6:	4293      	cmp	r3, r2
 80098e8:	f000 80c2 	beq.w	8009a70 <HAL_TIM_OC_Start_DMA+0x238>
 80098ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098f0:	f000 80be 	beq.w	8009a70 <HAL_TIM_OC_Start_DMA+0x238>
 80098f4:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 80098f8:	4293      	cmp	r3, r2
 80098fa:	f000 80b9 	beq.w	8009a70 <HAL_TIM_OC_Start_DMA+0x238>
 80098fe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009902:	4293      	cmp	r3, r2
 8009904:	f000 80b4 	beq.w	8009a70 <HAL_TIM_OC_Start_DMA+0x238>
 8009908:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800990c:	4293      	cmp	r3, r2
 800990e:	f000 80af 	beq.w	8009a70 <HAL_TIM_OC_Start_DMA+0x238>
      __HAL_TIM_ENABLE(htim);
 8009912:	681a      	ldr	r2, [r3, #0]
 8009914:	f042 0201 	orr.w	r2, r2, #1
 8009918:	601a      	str	r2, [r3, #0]
 800991a:	2000      	movs	r0, #0
 800991c:	e0b6      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800991e:	2904      	cmp	r1, #4
 8009920:	d009      	beq.n	8009936 <HAL_TIM_OC_Start_DMA+0xfe>
 8009922:	2908      	cmp	r1, #8
 8009924:	d00f      	beq.n	8009946 <HAL_TIM_OC_Start_DMA+0x10e>
 8009926:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800992a:	b2c0      	uxtb	r0, r0
 800992c:	2802      	cmp	r0, #2
 800992e:	bf14      	ite	ne
 8009930:	2000      	movne	r0, #0
 8009932:	2001      	moveq	r0, #1
 8009934:	e78d      	b.n	8009852 <HAL_TIM_OC_Start_DMA+0x1a>
 8009936:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800993a:	b2c0      	uxtb	r0, r0
 800993c:	2802      	cmp	r0, #2
 800993e:	bf14      	ite	ne
 8009940:	2000      	movne	r0, #0
 8009942:	2001      	moveq	r0, #1
 8009944:	e785      	b.n	8009852 <HAL_TIM_OC_Start_DMA+0x1a>
 8009946:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800994a:	b2c0      	uxtb	r0, r0
 800994c:	2802      	cmp	r0, #2
 800994e:	bf14      	ite	ne
 8009950:	2000      	movne	r0, #0
 8009952:	2001      	moveq	r0, #1
 8009954:	e77d      	b.n	8009852 <HAL_TIM_OC_Start_DMA+0x1a>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009956:	2d04      	cmp	r5, #4
 8009958:	d009      	beq.n	800996e <HAL_TIM_OC_Start_DMA+0x136>
 800995a:	2d08      	cmp	r5, #8
 800995c:	d00f      	beq.n	800997e <HAL_TIM_OC_Start_DMA+0x146>
 800995e:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8009962:	b2d2      	uxtb	r2, r2
 8009964:	2a01      	cmp	r2, #1
 8009966:	bf14      	ite	ne
 8009968:	2200      	movne	r2, #0
 800996a:	2201      	moveq	r2, #1
 800996c:	e77d      	b.n	800986a <HAL_TIM_OC_Start_DMA+0x32>
 800996e:	f894 203f 	ldrb.w	r2, [r4, #63]	@ 0x3f
 8009972:	b2d2      	uxtb	r2, r2
 8009974:	2a01      	cmp	r2, #1
 8009976:	bf14      	ite	ne
 8009978:	2200      	movne	r2, #0
 800997a:	2201      	moveq	r2, #1
 800997c:	e775      	b.n	800986a <HAL_TIM_OC_Start_DMA+0x32>
 800997e:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
 8009982:	b2d2      	uxtb	r2, r2
 8009984:	2a01      	cmp	r2, #1
 8009986:	bf14      	ite	ne
 8009988:	2200      	movne	r2, #0
 800998a:	2201      	moveq	r2, #1
 800998c:	e76d      	b.n	800986a <HAL_TIM_OC_Start_DMA+0x32>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800998e:	2d04      	cmp	r5, #4
 8009990:	d024      	beq.n	80099dc <HAL_TIM_OC_Start_DMA+0x1a4>
 8009992:	2d08      	cmp	r5, #8
 8009994:	d03c      	beq.n	8009a10 <HAL_TIM_OC_Start_DMA+0x1d8>
 8009996:	2202      	movs	r2, #2
 8009998:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  switch (Channel)
 800999c:	2d0c      	cmp	r5, #12
 800999e:	d87a      	bhi.n	8009a96 <HAL_TIM_OC_Start_DMA+0x25e>
 80099a0:	a201      	add	r2, pc, #4	@ (adr r2, 80099a8 <HAL_TIM_OC_Start_DMA+0x170>)
 80099a2:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 80099a6:	bf00      	nop
 80099a8:	08009889 	.word	0x08009889
 80099ac:	08009a97 	.word	0x08009a97
 80099b0:	08009a97 	.word	0x08009a97
 80099b4:	08009a97 	.word	0x08009a97
 80099b8:	080099e3 	.word	0x080099e3
 80099bc:	08009a97 	.word	0x08009a97
 80099c0:	08009a97 	.word	0x08009a97
 80099c4:	08009a97 	.word	0x08009a97
 80099c8:	08009a17 	.word	0x08009a17
 80099cc:	08009a97 	.word	0x08009a97
 80099d0:	08009a97 	.word	0x08009a97
 80099d4:	08009a97 	.word	0x08009a97
 80099d8:	08009a45 	.word	0x08009a45
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80099dc:	2202      	movs	r2, #2
 80099de:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80099e2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80099e4:	4932      	ldr	r1, [pc, #200]	@ (8009ab0 <HAL_TIM_OC_Start_DMA+0x278>)
 80099e6:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80099e8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80099ea:	4932      	ldr	r1, [pc, #200]	@ (8009ab4 <HAL_TIM_OC_Start_DMA+0x27c>)
 80099ec:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80099ee:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80099f0:	4931      	ldr	r1, [pc, #196]	@ (8009ab8 <HAL_TIM_OC_Start_DMA+0x280>)
 80099f2:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80099f4:	6822      	ldr	r2, [r4, #0]
 80099f6:	3238      	adds	r2, #56	@ 0x38
 80099f8:	4631      	mov	r1, r6
 80099fa:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80099fc:	f7fa f88b 	bl	8003b16 <HAL_DMA_Start_IT>
 8009a00:	2800      	cmp	r0, #0
 8009a02:	d14c      	bne.n	8009a9e <HAL_TIM_OC_Start_DMA+0x266>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8009a04:	6822      	ldr	r2, [r4, #0]
 8009a06:	68d3      	ldr	r3, [r2, #12]
 8009a08:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009a0c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009a0e:	e752      	b.n	80098b6 <HAL_TIM_OC_Start_DMA+0x7e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a10:	2202      	movs	r2, #2
 8009a12:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009a16:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009a18:	4925      	ldr	r1, [pc, #148]	@ (8009ab0 <HAL_TIM_OC_Start_DMA+0x278>)
 8009a1a:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009a1c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009a1e:	4925      	ldr	r1, [pc, #148]	@ (8009ab4 <HAL_TIM_OC_Start_DMA+0x27c>)
 8009a20:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009a22:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009a24:	4924      	ldr	r1, [pc, #144]	@ (8009ab8 <HAL_TIM_OC_Start_DMA+0x280>)
 8009a26:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8009a28:	6822      	ldr	r2, [r4, #0]
 8009a2a:	323c      	adds	r2, #60	@ 0x3c
 8009a2c:	4631      	mov	r1, r6
 8009a2e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8009a30:	f7fa f871 	bl	8003b16 <HAL_DMA_Start_IT>
 8009a34:	2800      	cmp	r0, #0
 8009a36:	d134      	bne.n	8009aa2 <HAL_TIM_OC_Start_DMA+0x26a>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8009a38:	6822      	ldr	r2, [r4, #0]
 8009a3a:	68d3      	ldr	r3, [r2, #12]
 8009a3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8009a40:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009a42:	e738      	b.n	80098b6 <HAL_TIM_OC_Start_DMA+0x7e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009a44:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8009a46:	491a      	ldr	r1, [pc, #104]	@ (8009ab0 <HAL_TIM_OC_Start_DMA+0x278>)
 8009a48:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009a4a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8009a4c:	4919      	ldr	r1, [pc, #100]	@ (8009ab4 <HAL_TIM_OC_Start_DMA+0x27c>)
 8009a4e:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8009a50:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8009a52:	4919      	ldr	r1, [pc, #100]	@ (8009ab8 <HAL_TIM_OC_Start_DMA+0x280>)
 8009a54:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8009a56:	6822      	ldr	r2, [r4, #0]
 8009a58:	3240      	adds	r2, #64	@ 0x40
 8009a5a:	4631      	mov	r1, r6
 8009a5c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8009a5e:	f7fa f85a 	bl	8003b16 <HAL_DMA_Start_IT>
 8009a62:	bb00      	cbnz	r0, 8009aa6 <HAL_TIM_OC_Start_DMA+0x26e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8009a64:	6822      	ldr	r2, [r4, #0]
 8009a66:	68d3      	ldr	r3, [r2, #12]
 8009a68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009a6c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009a6e:	e722      	b.n	80098b6 <HAL_TIM_OC_Start_DMA+0x7e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a70:	689a      	ldr	r2, [r3, #8]
 8009a72:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a76:	2a06      	cmp	r2, #6
 8009a78:	d017      	beq.n	8009aaa <HAL_TIM_OC_Start_DMA+0x272>
        __HAL_TIM_ENABLE(htim);
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	f042 0201 	orr.w	r2, r2, #1
 8009a80:	601a      	str	r2, [r3, #0]
 8009a82:	2000      	movs	r0, #0
 8009a84:	e002      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
    return HAL_BUSY;
 8009a86:	2002      	movs	r0, #2
 8009a88:	e000      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
    return HAL_ERROR;
 8009a8a:	2001      	movs	r0, #1
}
 8009a8c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8009a8e:	2001      	movs	r0, #1
 8009a90:	e7fc      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
 8009a92:	2001      	movs	r0, #1
 8009a94:	e7fa      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
  switch (Channel)
 8009a96:	2001      	movs	r0, #1
 8009a98:	e7f8      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 8009a9a:	2001      	movs	r0, #1
 8009a9c:	e7f6      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 8009a9e:	2001      	movs	r0, #1
 8009aa0:	e7f4      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 8009aa2:	2001      	movs	r0, #1
 8009aa4:	e7f2      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
        return HAL_ERROR;
 8009aa6:	2001      	movs	r0, #1
 8009aa8:	e7f0      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
 8009aaa:	2000      	movs	r0, #0
 8009aac:	e7ee      	b.n	8009a8c <HAL_TIM_OC_Start_DMA+0x254>
 8009aae:	bf00      	nop
 8009ab0:	0800870d 	.word	0x0800870d
 8009ab4:	0800877f 	.word	0x0800877f
 8009ab8:	08008941 	.word	0x08008941
 8009abc:	40012c00 	.word	0x40012c00

08009ac0 <HAL_TIM_OC_Stop_DMA>:
{
 8009ac0:	b538      	push	{r3, r4, r5, lr}
 8009ac2:	4604      	mov	r4, r0
 8009ac4:	460d      	mov	r5, r1
  switch (Channel)
 8009ac6:	290c      	cmp	r1, #12
 8009ac8:	d870      	bhi.n	8009bac <HAL_TIM_OC_Stop_DMA+0xec>
 8009aca:	e8df f001 	tbb	[pc, r1]
 8009ace:	6f07      	.short	0x6f07
 8009ad0:	6f326f6f 	.word	0x6f326f6f
 8009ad4:	6f3b6f6f 	.word	0x6f3b6f6f
 8009ad8:	6f6f      	.short	0x6f6f
 8009ada:	44          	.byte	0x44
 8009adb:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8009adc:	6802      	ldr	r2, [r0, #0]
 8009ade:	68d3      	ldr	r3, [r2, #12]
 8009ae0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009ae4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8009ae6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8009ae8:	f7fa f874 	bl	8003bd4 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009aec:	2200      	movs	r2, #0
 8009aee:	4629      	mov	r1, r5
 8009af0:	6820      	ldr	r0, [r4, #0]
 8009af2:	f7ff fcb2 	bl	800945a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009af6:	6823      	ldr	r3, [r4, #0]
 8009af8:	4a2d      	ldr	r2, [pc, #180]	@ (8009bb0 <HAL_TIM_OC_Stop_DMA+0xf0>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d034      	beq.n	8009b68 <HAL_TIM_OC_Stop_DMA+0xa8>
 8009afe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d030      	beq.n	8009b68 <HAL_TIM_OC_Stop_DMA+0xa8>
    __HAL_TIM_DISABLE(htim);
 8009b06:	6823      	ldr	r3, [r4, #0]
 8009b08:	6a19      	ldr	r1, [r3, #32]
 8009b0a:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009b0e:	4211      	tst	r1, r2
 8009b10:	d108      	bne.n	8009b24 <HAL_TIM_OC_Stop_DMA+0x64>
 8009b12:	6a19      	ldr	r1, [r3, #32]
 8009b14:	f240 4244 	movw	r2, #1092	@ 0x444
 8009b18:	4211      	tst	r1, r2
 8009b1a:	d103      	bne.n	8009b24 <HAL_TIM_OC_Stop_DMA+0x64>
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	f022 0201 	bic.w	r2, r2, #1
 8009b22:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009b24:	2d00      	cmp	r5, #0
 8009b26:	d12e      	bne.n	8009b86 <HAL_TIM_OC_Stop_DMA+0xc6>
 8009b28:	2301      	movs	r3, #1
 8009b2a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8009b2e:	2000      	movs	r0, #0
 8009b30:	e03d      	b.n	8009bae <HAL_TIM_OC_Stop_DMA+0xee>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8009b32:	6802      	ldr	r2, [r0, #0]
 8009b34:	68d3      	ldr	r3, [r2, #12]
 8009b36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009b3a:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8009b3c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8009b3e:	f7fa f849 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8009b42:	e7d3      	b.n	8009aec <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8009b44:	6802      	ldr	r2, [r0, #0]
 8009b46:	68d3      	ldr	r3, [r2, #12]
 8009b48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009b4c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8009b4e:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8009b50:	f7fa f840 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8009b54:	e7ca      	b.n	8009aec <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8009b56:	6802      	ldr	r2, [r0, #0]
 8009b58:	68d3      	ldr	r3, [r2, #12]
 8009b5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009b5e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8009b60:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8009b62:	f7fa f837 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8009b66:	e7c1      	b.n	8009aec <HAL_TIM_OC_Stop_DMA+0x2c>
      __HAL_TIM_MOE_DISABLE(htim);
 8009b68:	6a19      	ldr	r1, [r3, #32]
 8009b6a:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009b6e:	4211      	tst	r1, r2
 8009b70:	d1c9      	bne.n	8009b06 <HAL_TIM_OC_Stop_DMA+0x46>
 8009b72:	6a19      	ldr	r1, [r3, #32]
 8009b74:	f240 4244 	movw	r2, #1092	@ 0x444
 8009b78:	4211      	tst	r1, r2
 8009b7a:	d1c4      	bne.n	8009b06 <HAL_TIM_OC_Stop_DMA+0x46>
 8009b7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009b7e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b82:	645a      	str	r2, [r3, #68]	@ 0x44
 8009b84:	e7bf      	b.n	8009b06 <HAL_TIM_OC_Stop_DMA+0x46>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009b86:	2d04      	cmp	r5, #4
 8009b88:	d006      	beq.n	8009b98 <HAL_TIM_OC_Stop_DMA+0xd8>
 8009b8a:	2d08      	cmp	r5, #8
 8009b8c:	d009      	beq.n	8009ba2 <HAL_TIM_OC_Stop_DMA+0xe2>
 8009b8e:	2301      	movs	r3, #1
 8009b90:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009b94:	2000      	movs	r0, #0
 8009b96:	e00a      	b.n	8009bae <HAL_TIM_OC_Stop_DMA+0xee>
 8009b98:	2301      	movs	r3, #1
 8009b9a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009b9e:	2000      	movs	r0, #0
 8009ba0:	e005      	b.n	8009bae <HAL_TIM_OC_Stop_DMA+0xee>
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009ba8:	2000      	movs	r0, #0
 8009baa:	e000      	b.n	8009bae <HAL_TIM_OC_Stop_DMA+0xee>
  switch (Channel)
 8009bac:	2001      	movs	r0, #1
}
 8009bae:	bd38      	pop	{r3, r4, r5, pc}
 8009bb0:	40012c00 	.word	0x40012c00

08009bb4 <HAL_TIM_PWM_Start>:
{
 8009bb4:	b510      	push	{r4, lr}
 8009bb6:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009bb8:	4608      	mov	r0, r1
 8009bba:	2900      	cmp	r1, #0
 8009bbc:	d13a      	bne.n	8009c34 <HAL_TIM_PWM_Start+0x80>
 8009bbe:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	3b01      	subs	r3, #1
 8009bc6:	bf18      	it	ne
 8009bc8:	2301      	movne	r3, #1
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d166      	bne.n	8009c9c <HAL_TIM_PWM_Start+0xe8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	d149      	bne.n	8009c66 <HAL_TIM_PWM_Start+0xb2>
 8009bd2:	2302      	movs	r3, #2
 8009bd4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009bd8:	2201      	movs	r2, #1
 8009bda:	4601      	mov	r1, r0
 8009bdc:	6820      	ldr	r0, [r4, #0]
 8009bde:	f7ff fc3c 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009be2:	6823      	ldr	r3, [r4, #0]
 8009be4:	4a2f      	ldr	r2, [pc, #188]	@ (8009ca4 <HAL_TIM_PWM_Start+0xf0>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d003      	beq.n	8009bf2 <HAL_TIM_PWM_Start+0x3e>
 8009bea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d103      	bne.n	8009bfa <HAL_TIM_PWM_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 8009bf2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009bf4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009bf8:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009bfa:	6823      	ldr	r3, [r4, #0]
 8009bfc:	4a29      	ldr	r2, [pc, #164]	@ (8009ca4 <HAL_TIM_PWM_Start+0xf0>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d041      	beq.n	8009c86 <HAL_TIM_PWM_Start+0xd2>
 8009c02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d03d      	beq.n	8009c86 <HAL_TIM_PWM_Start+0xd2>
 8009c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c0e:	d03a      	beq.n	8009c86 <HAL_TIM_PWM_Start+0xd2>
 8009c10:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d036      	beq.n	8009c86 <HAL_TIM_PWM_Start+0xd2>
 8009c18:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d032      	beq.n	8009c86 <HAL_TIM_PWM_Start+0xd2>
 8009c20:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d02e      	beq.n	8009c86 <HAL_TIM_PWM_Start+0xd2>
    __HAL_TIM_ENABLE(htim);
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	f042 0201 	orr.w	r2, r2, #1
 8009c2e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009c30:	2000      	movs	r0, #0
 8009c32:	e032      	b.n	8009c9a <HAL_TIM_PWM_Start+0xe6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009c34:	2904      	cmp	r1, #4
 8009c36:	d008      	beq.n	8009c4a <HAL_TIM_PWM_Start+0x96>
 8009c38:	2908      	cmp	r1, #8
 8009c3a:	d00d      	beq.n	8009c58 <HAL_TIM_PWM_Start+0xa4>
 8009c3c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	3b01      	subs	r3, #1
 8009c44:	bf18      	it	ne
 8009c46:	2301      	movne	r3, #1
 8009c48:	e7bf      	b.n	8009bca <HAL_TIM_PWM_Start+0x16>
 8009c4a:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	3b01      	subs	r3, #1
 8009c52:	bf18      	it	ne
 8009c54:	2301      	movne	r3, #1
 8009c56:	e7b8      	b.n	8009bca <HAL_TIM_PWM_Start+0x16>
 8009c58:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	bf18      	it	ne
 8009c62:	2301      	movne	r3, #1
 8009c64:	e7b1      	b.n	8009bca <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c66:	2804      	cmp	r0, #4
 8009c68:	d005      	beq.n	8009c76 <HAL_TIM_PWM_Start+0xc2>
 8009c6a:	2808      	cmp	r0, #8
 8009c6c:	d007      	beq.n	8009c7e <HAL_TIM_PWM_Start+0xca>
 8009c6e:	2302      	movs	r3, #2
 8009c70:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009c74:	e7b0      	b.n	8009bd8 <HAL_TIM_PWM_Start+0x24>
 8009c76:	2302      	movs	r3, #2
 8009c78:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009c7c:	e7ac      	b.n	8009bd8 <HAL_TIM_PWM_Start+0x24>
 8009c7e:	2302      	movs	r3, #2
 8009c80:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009c84:	e7a8      	b.n	8009bd8 <HAL_TIM_PWM_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009c86:	689a      	ldr	r2, [r3, #8]
 8009c88:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c8c:	2a06      	cmp	r2, #6
 8009c8e:	d007      	beq.n	8009ca0 <HAL_TIM_PWM_Start+0xec>
      __HAL_TIM_ENABLE(htim);
 8009c90:	681a      	ldr	r2, [r3, #0]
 8009c92:	f042 0201 	orr.w	r2, r2, #1
 8009c96:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009c98:	2000      	movs	r0, #0
}
 8009c9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009c9c:	2001      	movs	r0, #1
 8009c9e:	e7fc      	b.n	8009c9a <HAL_TIM_PWM_Start+0xe6>
  return HAL_OK;
 8009ca0:	2000      	movs	r0, #0
 8009ca2:	e7fa      	b.n	8009c9a <HAL_TIM_PWM_Start+0xe6>
 8009ca4:	40012c00 	.word	0x40012c00

08009ca8 <HAL_TIM_PWM_Stop>:
{
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4604      	mov	r4, r0
 8009cac:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009cae:	2200      	movs	r2, #0
 8009cb0:	6800      	ldr	r0, [r0, #0]
 8009cb2:	f7ff fbd2 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009cb6:	6823      	ldr	r3, [r4, #0]
 8009cb8:	4a1d      	ldr	r2, [pc, #116]	@ (8009d30 <HAL_TIM_PWM_Stop+0x88>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d018      	beq.n	8009cf0 <HAL_TIM_PWM_Stop+0x48>
 8009cbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d014      	beq.n	8009cf0 <HAL_TIM_PWM_Stop+0x48>
  __HAL_TIM_DISABLE(htim);
 8009cc6:	6823      	ldr	r3, [r4, #0]
 8009cc8:	6a19      	ldr	r1, [r3, #32]
 8009cca:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009cce:	4211      	tst	r1, r2
 8009cd0:	d108      	bne.n	8009ce4 <HAL_TIM_PWM_Stop+0x3c>
 8009cd2:	6a19      	ldr	r1, [r3, #32]
 8009cd4:	f240 4244 	movw	r2, #1092	@ 0x444
 8009cd8:	4211      	tst	r1, r2
 8009cda:	d103      	bne.n	8009ce4 <HAL_TIM_PWM_Stop+0x3c>
 8009cdc:	681a      	ldr	r2, [r3, #0]
 8009cde:	f022 0201 	bic.w	r2, r2, #1
 8009ce2:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009ce4:	b99d      	cbnz	r5, 8009d0e <HAL_TIM_PWM_Stop+0x66>
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
}
 8009cec:	2000      	movs	r0, #0
 8009cee:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8009cf0:	6a19      	ldr	r1, [r3, #32]
 8009cf2:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009cf6:	4211      	tst	r1, r2
 8009cf8:	d1e5      	bne.n	8009cc6 <HAL_TIM_PWM_Stop+0x1e>
 8009cfa:	6a19      	ldr	r1, [r3, #32]
 8009cfc:	f240 4244 	movw	r2, #1092	@ 0x444
 8009d00:	4211      	tst	r1, r2
 8009d02:	d1e0      	bne.n	8009cc6 <HAL_TIM_PWM_Stop+0x1e>
 8009d04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009d0a:	645a      	str	r2, [r3, #68]	@ 0x44
 8009d0c:	e7db      	b.n	8009cc6 <HAL_TIM_PWM_Stop+0x1e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009d0e:	2d04      	cmp	r5, #4
 8009d10:	d005      	beq.n	8009d1e <HAL_TIM_PWM_Stop+0x76>
 8009d12:	2d08      	cmp	r5, #8
 8009d14:	d007      	beq.n	8009d26 <HAL_TIM_PWM_Stop+0x7e>
 8009d16:	2301      	movs	r3, #1
 8009d18:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009d1c:	e7e6      	b.n	8009cec <HAL_TIM_PWM_Stop+0x44>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009d24:	e7e2      	b.n	8009cec <HAL_TIM_PWM_Stop+0x44>
 8009d26:	2301      	movs	r3, #1
 8009d28:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009d2c:	e7de      	b.n	8009cec <HAL_TIM_PWM_Stop+0x44>
 8009d2e:	bf00      	nop
 8009d30:	40012c00 	.word	0x40012c00

08009d34 <HAL_TIM_PWM_Start_IT>:
{
 8009d34:	b510      	push	{r4, lr}
 8009d36:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009d38:	4608      	mov	r0, r1
 8009d3a:	2900      	cmp	r1, #0
 8009d3c:	d140      	bne.n	8009dc0 <HAL_TIM_PWM_Start_IT+0x8c>
 8009d3e:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	3b01      	subs	r3, #1
 8009d46:	bf18      	it	ne
 8009d48:	2301      	movne	r3, #1
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	f040 809b 	bne.w	8009e86 <HAL_TIM_PWM_Start_IT+0x152>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d50:	2800      	cmp	r0, #0
 8009d52:	d14e      	bne.n	8009df2 <HAL_TIM_PWM_Start_IT+0xbe>
 8009d54:	2302      	movs	r3, #2
 8009d56:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009d5a:	6822      	ldr	r2, [r4, #0]
 8009d5c:	68d3      	ldr	r3, [r2, #12]
 8009d5e:	f043 0302 	orr.w	r3, r3, #2
 8009d62:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009d64:	2201      	movs	r2, #1
 8009d66:	4601      	mov	r1, r0
 8009d68:	6820      	ldr	r0, [r4, #0]
 8009d6a:	f7ff fb76 	bl	800945a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	4a48      	ldr	r2, [pc, #288]	@ (8009e94 <HAL_TIM_PWM_Start_IT+0x160>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d003      	beq.n	8009d7e <HAL_TIM_PWM_Start_IT+0x4a>
 8009d76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d103      	bne.n	8009d86 <HAL_TIM_PWM_Start_IT+0x52>
      __HAL_TIM_MOE_ENABLE(htim);
 8009d7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d80:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009d84:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d86:	6823      	ldr	r3, [r4, #0]
 8009d88:	4a42      	ldr	r2, [pc, #264]	@ (8009e94 <HAL_TIM_PWM_Start_IT+0x160>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d070      	beq.n	8009e70 <HAL_TIM_PWM_Start_IT+0x13c>
 8009d8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d06c      	beq.n	8009e70 <HAL_TIM_PWM_Start_IT+0x13c>
 8009d96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d9a:	d069      	beq.n	8009e70 <HAL_TIM_PWM_Start_IT+0x13c>
 8009d9c:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d065      	beq.n	8009e70 <HAL_TIM_PWM_Start_IT+0x13c>
 8009da4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d061      	beq.n	8009e70 <HAL_TIM_PWM_Start_IT+0x13c>
 8009dac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d05d      	beq.n	8009e70 <HAL_TIM_PWM_Start_IT+0x13c>
      __HAL_TIM_ENABLE(htim);
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	f042 0201 	orr.w	r2, r2, #1
 8009dba:	601a      	str	r2, [r3, #0]
 8009dbc:	2000      	movs	r0, #0
 8009dbe:	e061      	b.n	8009e84 <HAL_TIM_PWM_Start_IT+0x150>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009dc0:	2904      	cmp	r1, #4
 8009dc2:	d008      	beq.n	8009dd6 <HAL_TIM_PWM_Start_IT+0xa2>
 8009dc4:	2908      	cmp	r1, #8
 8009dc6:	d00d      	beq.n	8009de4 <HAL_TIM_PWM_Start_IT+0xb0>
 8009dc8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8009dcc:	b2db      	uxtb	r3, r3
 8009dce:	3b01      	subs	r3, #1
 8009dd0:	bf18      	it	ne
 8009dd2:	2301      	movne	r3, #1
 8009dd4:	e7b9      	b.n	8009d4a <HAL_TIM_PWM_Start_IT+0x16>
 8009dd6:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8009dda:	b2db      	uxtb	r3, r3
 8009ddc:	3b01      	subs	r3, #1
 8009dde:	bf18      	it	ne
 8009de0:	2301      	movne	r3, #1
 8009de2:	e7b2      	b.n	8009d4a <HAL_TIM_PWM_Start_IT+0x16>
 8009de4:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	3b01      	subs	r3, #1
 8009dec:	bf18      	it	ne
 8009dee:	2301      	movne	r3, #1
 8009df0:	e7ab      	b.n	8009d4a <HAL_TIM_PWM_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009df2:	2804      	cmp	r0, #4
 8009df4:	d024      	beq.n	8009e40 <HAL_TIM_PWM_Start_IT+0x10c>
 8009df6:	2808      	cmp	r0, #8
 8009df8:	d02b      	beq.n	8009e52 <HAL_TIM_PWM_Start_IT+0x11e>
 8009dfa:	2302      	movs	r3, #2
 8009dfc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  switch (Channel)
 8009e00:	280c      	cmp	r0, #12
 8009e02:	d842      	bhi.n	8009e8a <HAL_TIM_PWM_Start_IT+0x156>
 8009e04:	a301      	add	r3, pc, #4	@ (adr r3, 8009e0c <HAL_TIM_PWM_Start_IT+0xd8>)
 8009e06:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 8009e0a:	bf00      	nop
 8009e0c:	08009d5b 	.word	0x08009d5b
 8009e10:	08009e8b 	.word	0x08009e8b
 8009e14:	08009e8b 	.word	0x08009e8b
 8009e18:	08009e8b 	.word	0x08009e8b
 8009e1c:	08009e47 	.word	0x08009e47
 8009e20:	08009e8b 	.word	0x08009e8b
 8009e24:	08009e8b 	.word	0x08009e8b
 8009e28:	08009e8b 	.word	0x08009e8b
 8009e2c:	08009e59 	.word	0x08009e59
 8009e30:	08009e8b 	.word	0x08009e8b
 8009e34:	08009e8b 	.word	0x08009e8b
 8009e38:	08009e8b 	.word	0x08009e8b
 8009e3c:	08009e65 	.word	0x08009e65
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e40:	2302      	movs	r3, #2
 8009e42:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009e46:	6822      	ldr	r2, [r4, #0]
 8009e48:	68d3      	ldr	r3, [r2, #12]
 8009e4a:	f043 0304 	orr.w	r3, r3, #4
 8009e4e:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009e50:	e788      	b.n	8009d64 <HAL_TIM_PWM_Start_IT+0x30>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e52:	2302      	movs	r3, #2
 8009e54:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009e58:	6822      	ldr	r2, [r4, #0]
 8009e5a:	68d3      	ldr	r3, [r2, #12]
 8009e5c:	f043 0308 	orr.w	r3, r3, #8
 8009e60:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009e62:	e77f      	b.n	8009d64 <HAL_TIM_PWM_Start_IT+0x30>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009e64:	6822      	ldr	r2, [r4, #0]
 8009e66:	68d3      	ldr	r3, [r2, #12]
 8009e68:	f043 0310 	orr.w	r3, r3, #16
 8009e6c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009e6e:	e779      	b.n	8009d64 <HAL_TIM_PWM_Start_IT+0x30>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009e70:	689a      	ldr	r2, [r3, #8]
 8009e72:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e76:	2a06      	cmp	r2, #6
 8009e78:	d009      	beq.n	8009e8e <HAL_TIM_PWM_Start_IT+0x15a>
        __HAL_TIM_ENABLE(htim);
 8009e7a:	681a      	ldr	r2, [r3, #0]
 8009e7c:	f042 0201 	orr.w	r2, r2, #1
 8009e80:	601a      	str	r2, [r3, #0]
 8009e82:	2000      	movs	r0, #0
}
 8009e84:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8009e86:	2001      	movs	r0, #1
 8009e88:	e7fc      	b.n	8009e84 <HAL_TIM_PWM_Start_IT+0x150>
  switch (Channel)
 8009e8a:	2001      	movs	r0, #1
 8009e8c:	e7fa      	b.n	8009e84 <HAL_TIM_PWM_Start_IT+0x150>
 8009e8e:	2000      	movs	r0, #0
 8009e90:	e7f8      	b.n	8009e84 <HAL_TIM_PWM_Start_IT+0x150>
 8009e92:	bf00      	nop
 8009e94:	40012c00 	.word	0x40012c00

08009e98 <HAL_TIM_PWM_Stop_IT>:
{
 8009e98:	b538      	push	{r3, r4, r5, lr}
 8009e9a:	4605      	mov	r5, r0
 8009e9c:	460c      	mov	r4, r1
  switch (Channel)
 8009e9e:	290c      	cmp	r1, #12
 8009ea0:	d863      	bhi.n	8009f6a <HAL_TIM_PWM_Stop_IT+0xd2>
 8009ea2:	e8df f001 	tbb	[pc, r1]
 8009ea6:	6207      	.short	0x6207
 8009ea8:	622e6262 	.word	0x622e6262
 8009eac:	62346262 	.word	0x62346262
 8009eb0:	6262      	.short	0x6262
 8009eb2:	3a          	.byte	0x3a
 8009eb3:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009eb4:	6802      	ldr	r2, [r0, #0]
 8009eb6:	68d3      	ldr	r3, [r2, #12]
 8009eb8:	f023 0302 	bic.w	r3, r3, #2
 8009ebc:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	4621      	mov	r1, r4
 8009ec2:	6828      	ldr	r0, [r5, #0]
 8009ec4:	f7ff fac9 	bl	800945a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009ec8:	682b      	ldr	r3, [r5, #0]
 8009eca:	4a29      	ldr	r2, [pc, #164]	@ (8009f70 <HAL_TIM_PWM_Stop_IT+0xd8>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d02a      	beq.n	8009f26 <HAL_TIM_PWM_Stop_IT+0x8e>
 8009ed0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d026      	beq.n	8009f26 <HAL_TIM_PWM_Stop_IT+0x8e>
    __HAL_TIM_DISABLE(htim);
 8009ed8:	682b      	ldr	r3, [r5, #0]
 8009eda:	6a19      	ldr	r1, [r3, #32]
 8009edc:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009ee0:	4211      	tst	r1, r2
 8009ee2:	d108      	bne.n	8009ef6 <HAL_TIM_PWM_Stop_IT+0x5e>
 8009ee4:	6a19      	ldr	r1, [r3, #32]
 8009ee6:	f240 4244 	movw	r2, #1092	@ 0x444
 8009eea:	4211      	tst	r1, r2
 8009eec:	d103      	bne.n	8009ef6 <HAL_TIM_PWM_Stop_IT+0x5e>
 8009eee:	681a      	ldr	r2, [r3, #0]
 8009ef0:	f022 0201 	bic.w	r2, r2, #1
 8009ef4:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009ef6:	bb2c      	cbnz	r4, 8009f44 <HAL_TIM_PWM_Stop_IT+0xac>
 8009ef8:	2301      	movs	r3, #1
 8009efa:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
 8009efe:	2000      	movs	r0, #0
 8009f00:	e034      	b.n	8009f6c <HAL_TIM_PWM_Stop_IT+0xd4>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8009f02:	6802      	ldr	r2, [r0, #0]
 8009f04:	68d3      	ldr	r3, [r2, #12]
 8009f06:	f023 0304 	bic.w	r3, r3, #4
 8009f0a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009f0c:	e7d7      	b.n	8009ebe <HAL_TIM_PWM_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8009f0e:	6802      	ldr	r2, [r0, #0]
 8009f10:	68d3      	ldr	r3, [r2, #12]
 8009f12:	f023 0308 	bic.w	r3, r3, #8
 8009f16:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009f18:	e7d1      	b.n	8009ebe <HAL_TIM_PWM_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8009f1a:	6802      	ldr	r2, [r0, #0]
 8009f1c:	68d3      	ldr	r3, [r2, #12]
 8009f1e:	f023 0310 	bic.w	r3, r3, #16
 8009f22:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8009f24:	e7cb      	b.n	8009ebe <HAL_TIM_PWM_Stop_IT+0x26>
      __HAL_TIM_MOE_DISABLE(htim);
 8009f26:	6a19      	ldr	r1, [r3, #32]
 8009f28:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009f2c:	4211      	tst	r1, r2
 8009f2e:	d1d3      	bne.n	8009ed8 <HAL_TIM_PWM_Stop_IT+0x40>
 8009f30:	6a19      	ldr	r1, [r3, #32]
 8009f32:	f240 4244 	movw	r2, #1092	@ 0x444
 8009f36:	4211      	tst	r1, r2
 8009f38:	d1ce      	bne.n	8009ed8 <HAL_TIM_PWM_Stop_IT+0x40>
 8009f3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009f40:	645a      	str	r2, [r3, #68]	@ 0x44
 8009f42:	e7c9      	b.n	8009ed8 <HAL_TIM_PWM_Stop_IT+0x40>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009f44:	2c04      	cmp	r4, #4
 8009f46:	d006      	beq.n	8009f56 <HAL_TIM_PWM_Stop_IT+0xbe>
 8009f48:	2c08      	cmp	r4, #8
 8009f4a:	d009      	beq.n	8009f60 <HAL_TIM_PWM_Stop_IT+0xc8>
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
 8009f52:	2000      	movs	r0, #0
 8009f54:	e00a      	b.n	8009f6c <HAL_TIM_PWM_Stop_IT+0xd4>
 8009f56:	2301      	movs	r3, #1
 8009f58:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
 8009f5c:	2000      	movs	r0, #0
 8009f5e:	e005      	b.n	8009f6c <HAL_TIM_PWM_Stop_IT+0xd4>
 8009f60:	2301      	movs	r3, #1
 8009f62:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 8009f66:	2000      	movs	r0, #0
 8009f68:	e000      	b.n	8009f6c <HAL_TIM_PWM_Stop_IT+0xd4>
  switch (Channel)
 8009f6a:	2001      	movs	r0, #1
}
 8009f6c:	bd38      	pop	{r3, r4, r5, pc}
 8009f6e:	bf00      	nop
 8009f70:	40012c00 	.word	0x40012c00

08009f74 <HAL_TIM_PWM_Start_DMA>:
{
 8009f74:	b570      	push	{r4, r5, r6, lr}
 8009f76:	4604      	mov	r4, r0
 8009f78:	4616      	mov	r6, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8009f7a:	460d      	mov	r5, r1
 8009f7c:	2900      	cmp	r1, #0
 8009f7e:	d16c      	bne.n	800a05a <HAL_TIM_PWM_Start_DMA+0xe6>
 8009f80:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 8009f84:	b2c0      	uxtb	r0, r0
 8009f86:	2802      	cmp	r0, #2
 8009f88:	bf14      	ite	ne
 8009f8a:	2000      	movne	r0, #0
 8009f8c:	2001      	moveq	r0, #1
 8009f8e:	2800      	cmp	r0, #0
 8009f90:	f040 8117 	bne.w	800a1c2 <HAL_TIM_PWM_Start_DMA+0x24e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8009f94:	2d00      	cmp	r5, #0
 8009f96:	d17c      	bne.n	800a092 <HAL_TIM_PWM_Start_DMA+0x11e>
 8009f98:	f894 203e 	ldrb.w	r2, [r4, #62]	@ 0x3e
 8009f9c:	b2d2      	uxtb	r2, r2
 8009f9e:	2a01      	cmp	r2, #1
 8009fa0:	bf14      	ite	ne
 8009fa2:	2200      	movne	r2, #0
 8009fa4:	2201      	moveq	r2, #1
 8009fa6:	2a00      	cmp	r2, #0
 8009fa8:	f000 810d 	beq.w	800a1c6 <HAL_TIM_PWM_Start_DMA+0x252>
    if ((pData == NULL) || (Length == 0U))
 8009fac:	2e00      	cmp	r6, #0
 8009fae:	f000 810c 	beq.w	800a1ca <HAL_TIM_PWM_Start_DMA+0x256>
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	f000 810b 	beq.w	800a1ce <HAL_TIM_PWM_Start_DMA+0x25a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fb8:	2d00      	cmp	r5, #0
 8009fba:	f040 8086 	bne.w	800a0ca <HAL_TIM_PWM_Start_DMA+0x156>
 8009fbe:	2202      	movs	r2, #2
 8009fc0:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009fc4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009fc6:	4989      	ldr	r1, [pc, #548]	@ (800a1ec <HAL_TIM_PWM_Start_DMA+0x278>)
 8009fc8:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009fca:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009fcc:	4988      	ldr	r1, [pc, #544]	@ (800a1f0 <HAL_TIM_PWM_Start_DMA+0x27c>)
 8009fce:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009fd0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8009fd2:	4988      	ldr	r1, [pc, #544]	@ (800a1f4 <HAL_TIM_PWM_Start_DMA+0x280>)
 8009fd4:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8009fd6:	6822      	ldr	r2, [r4, #0]
 8009fd8:	3234      	adds	r2, #52	@ 0x34
 8009fda:	4631      	mov	r1, r6
 8009fdc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8009fde:	f7f9 fd9a 	bl	8003b16 <HAL_DMA_Start_IT>
 8009fe2:	2800      	cmp	r0, #0
 8009fe4:	f040 80f7 	bne.w	800a1d6 <HAL_TIM_PWM_Start_DMA+0x262>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8009fe8:	6822      	ldr	r2, [r4, #0]
 8009fea:	68d3      	ldr	r3, [r2, #12]
 8009fec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009ff0:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	4629      	mov	r1, r5
 8009ff6:	6820      	ldr	r0, [r4, #0]
 8009ff8:	f7ff fa2f 	bl	800945a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009ffc:	6823      	ldr	r3, [r4, #0]
 8009ffe:	4a7e      	ldr	r2, [pc, #504]	@ (800a1f8 <HAL_TIM_PWM_Start_DMA+0x284>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d003      	beq.n	800a00c <HAL_TIM_PWM_Start_DMA+0x98>
 800a004:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a008:	4293      	cmp	r3, r2
 800a00a:	d103      	bne.n	800a014 <HAL_TIM_PWM_Start_DMA+0xa0>
      __HAL_TIM_MOE_ENABLE(htim);
 800a00c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a00e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a012:	645a      	str	r2, [r3, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a014:	6823      	ldr	r3, [r4, #0]
 800a016:	4a78      	ldr	r2, [pc, #480]	@ (800a1f8 <HAL_TIM_PWM_Start_DMA+0x284>)
 800a018:	4293      	cmp	r3, r2
 800a01a:	f000 80c7 	beq.w	800a1ac <HAL_TIM_PWM_Start_DMA+0x238>
 800a01e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a022:	4293      	cmp	r3, r2
 800a024:	f000 80c2 	beq.w	800a1ac <HAL_TIM_PWM_Start_DMA+0x238>
 800a028:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a02c:	f000 80be 	beq.w	800a1ac <HAL_TIM_PWM_Start_DMA+0x238>
 800a030:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a034:	4293      	cmp	r3, r2
 800a036:	f000 80b9 	beq.w	800a1ac <HAL_TIM_PWM_Start_DMA+0x238>
 800a03a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a03e:	4293      	cmp	r3, r2
 800a040:	f000 80b4 	beq.w	800a1ac <HAL_TIM_PWM_Start_DMA+0x238>
 800a044:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a048:	4293      	cmp	r3, r2
 800a04a:	f000 80af 	beq.w	800a1ac <HAL_TIM_PWM_Start_DMA+0x238>
      __HAL_TIM_ENABLE(htim);
 800a04e:	681a      	ldr	r2, [r3, #0]
 800a050:	f042 0201 	orr.w	r2, r2, #1
 800a054:	601a      	str	r2, [r3, #0]
 800a056:	2000      	movs	r0, #0
 800a058:	e0b6      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800a05a:	2904      	cmp	r1, #4
 800a05c:	d009      	beq.n	800a072 <HAL_TIM_PWM_Start_DMA+0xfe>
 800a05e:	2908      	cmp	r1, #8
 800a060:	d00f      	beq.n	800a082 <HAL_TIM_PWM_Start_DMA+0x10e>
 800a062:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800a066:	b2c0      	uxtb	r0, r0
 800a068:	2802      	cmp	r0, #2
 800a06a:	bf14      	ite	ne
 800a06c:	2000      	movne	r0, #0
 800a06e:	2001      	moveq	r0, #1
 800a070:	e78d      	b.n	8009f8e <HAL_TIM_PWM_Start_DMA+0x1a>
 800a072:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800a076:	b2c0      	uxtb	r0, r0
 800a078:	2802      	cmp	r0, #2
 800a07a:	bf14      	ite	ne
 800a07c:	2000      	movne	r0, #0
 800a07e:	2001      	moveq	r0, #1
 800a080:	e785      	b.n	8009f8e <HAL_TIM_PWM_Start_DMA+0x1a>
 800a082:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a086:	b2c0      	uxtb	r0, r0
 800a088:	2802      	cmp	r0, #2
 800a08a:	bf14      	ite	ne
 800a08c:	2000      	movne	r0, #0
 800a08e:	2001      	moveq	r0, #1
 800a090:	e77d      	b.n	8009f8e <HAL_TIM_PWM_Start_DMA+0x1a>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800a092:	2d04      	cmp	r5, #4
 800a094:	d009      	beq.n	800a0aa <HAL_TIM_PWM_Start_DMA+0x136>
 800a096:	2d08      	cmp	r5, #8
 800a098:	d00f      	beq.n	800a0ba <HAL_TIM_PWM_Start_DMA+0x146>
 800a09a:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 800a09e:	b2d2      	uxtb	r2, r2
 800a0a0:	2a01      	cmp	r2, #1
 800a0a2:	bf14      	ite	ne
 800a0a4:	2200      	movne	r2, #0
 800a0a6:	2201      	moveq	r2, #1
 800a0a8:	e77d      	b.n	8009fa6 <HAL_TIM_PWM_Start_DMA+0x32>
 800a0aa:	f894 203f 	ldrb.w	r2, [r4, #63]	@ 0x3f
 800a0ae:	b2d2      	uxtb	r2, r2
 800a0b0:	2a01      	cmp	r2, #1
 800a0b2:	bf14      	ite	ne
 800a0b4:	2200      	movne	r2, #0
 800a0b6:	2201      	moveq	r2, #1
 800a0b8:	e775      	b.n	8009fa6 <HAL_TIM_PWM_Start_DMA+0x32>
 800a0ba:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
 800a0be:	b2d2      	uxtb	r2, r2
 800a0c0:	2a01      	cmp	r2, #1
 800a0c2:	bf14      	ite	ne
 800a0c4:	2200      	movne	r2, #0
 800a0c6:	2201      	moveq	r2, #1
 800a0c8:	e76d      	b.n	8009fa6 <HAL_TIM_PWM_Start_DMA+0x32>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0ca:	2d04      	cmp	r5, #4
 800a0cc:	d024      	beq.n	800a118 <HAL_TIM_PWM_Start_DMA+0x1a4>
 800a0ce:	2d08      	cmp	r5, #8
 800a0d0:	d03c      	beq.n	800a14c <HAL_TIM_PWM_Start_DMA+0x1d8>
 800a0d2:	2202      	movs	r2, #2
 800a0d4:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  switch (Channel)
 800a0d8:	2d0c      	cmp	r5, #12
 800a0da:	d87a      	bhi.n	800a1d2 <HAL_TIM_PWM_Start_DMA+0x25e>
 800a0dc:	a201      	add	r2, pc, #4	@ (adr r2, 800a0e4 <HAL_TIM_PWM_Start_DMA+0x170>)
 800a0de:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 800a0e2:	bf00      	nop
 800a0e4:	08009fc5 	.word	0x08009fc5
 800a0e8:	0800a1d3 	.word	0x0800a1d3
 800a0ec:	0800a1d3 	.word	0x0800a1d3
 800a0f0:	0800a1d3 	.word	0x0800a1d3
 800a0f4:	0800a11f 	.word	0x0800a11f
 800a0f8:	0800a1d3 	.word	0x0800a1d3
 800a0fc:	0800a1d3 	.word	0x0800a1d3
 800a100:	0800a1d3 	.word	0x0800a1d3
 800a104:	0800a153 	.word	0x0800a153
 800a108:	0800a1d3 	.word	0x0800a1d3
 800a10c:	0800a1d3 	.word	0x0800a1d3
 800a110:	0800a1d3 	.word	0x0800a1d3
 800a114:	0800a181 	.word	0x0800a181
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a118:	2202      	movs	r2, #2
 800a11a:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a11e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a120:	4932      	ldr	r1, [pc, #200]	@ (800a1ec <HAL_TIM_PWM_Start_DMA+0x278>)
 800a122:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a124:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a126:	4932      	ldr	r1, [pc, #200]	@ (800a1f0 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a128:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a12a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800a12c:	4931      	ldr	r1, [pc, #196]	@ (800a1f4 <HAL_TIM_PWM_Start_DMA+0x280>)
 800a12e:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800a130:	6822      	ldr	r2, [r4, #0]
 800a132:	3238      	adds	r2, #56	@ 0x38
 800a134:	4631      	mov	r1, r6
 800a136:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800a138:	f7f9 fced 	bl	8003b16 <HAL_DMA_Start_IT>
 800a13c:	2800      	cmp	r0, #0
 800a13e:	d14c      	bne.n	800a1da <HAL_TIM_PWM_Start_DMA+0x266>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a140:	6822      	ldr	r2, [r4, #0]
 800a142:	68d3      	ldr	r3, [r2, #12]
 800a144:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a148:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a14a:	e752      	b.n	8009ff2 <HAL_TIM_PWM_Start_DMA+0x7e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a14c:	2202      	movs	r2, #2
 800a14e:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a152:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a154:	4925      	ldr	r1, [pc, #148]	@ (800a1ec <HAL_TIM_PWM_Start_DMA+0x278>)
 800a156:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a158:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a15a:	4925      	ldr	r1, [pc, #148]	@ (800a1f0 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a15c:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a15e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800a160:	4924      	ldr	r1, [pc, #144]	@ (800a1f4 <HAL_TIM_PWM_Start_DMA+0x280>)
 800a162:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800a164:	6822      	ldr	r2, [r4, #0]
 800a166:	323c      	adds	r2, #60	@ 0x3c
 800a168:	4631      	mov	r1, r6
 800a16a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800a16c:	f7f9 fcd3 	bl	8003b16 <HAL_DMA_Start_IT>
 800a170:	2800      	cmp	r0, #0
 800a172:	d134      	bne.n	800a1de <HAL_TIM_PWM_Start_DMA+0x26a>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a174:	6822      	ldr	r2, [r4, #0]
 800a176:	68d3      	ldr	r3, [r2, #12]
 800a178:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a17c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a17e:	e738      	b.n	8009ff2 <HAL_TIM_PWM_Start_DMA+0x7e>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a180:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a182:	491a      	ldr	r1, [pc, #104]	@ (800a1ec <HAL_TIM_PWM_Start_DMA+0x278>)
 800a184:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a186:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a188:	4919      	ldr	r1, [pc, #100]	@ (800a1f0 <HAL_TIM_PWM_Start_DMA+0x27c>)
 800a18a:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a18c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800a18e:	4919      	ldr	r1, [pc, #100]	@ (800a1f4 <HAL_TIM_PWM_Start_DMA+0x280>)
 800a190:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800a192:	6822      	ldr	r2, [r4, #0]
 800a194:	3240      	adds	r2, #64	@ 0x40
 800a196:	4631      	mov	r1, r6
 800a198:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800a19a:	f7f9 fcbc 	bl	8003b16 <HAL_DMA_Start_IT>
 800a19e:	bb00      	cbnz	r0, 800a1e2 <HAL_TIM_PWM_Start_DMA+0x26e>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a1a0:	6822      	ldr	r2, [r4, #0]
 800a1a2:	68d3      	ldr	r3, [r2, #12]
 800a1a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a1a8:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a1aa:	e722      	b.n	8009ff2 <HAL_TIM_PWM_Start_DMA+0x7e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a1ac:	689a      	ldr	r2, [r3, #8]
 800a1ae:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1b2:	2a06      	cmp	r2, #6
 800a1b4:	d017      	beq.n	800a1e6 <HAL_TIM_PWM_Start_DMA+0x272>
        __HAL_TIM_ENABLE(htim);
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	f042 0201 	orr.w	r2, r2, #1
 800a1bc:	601a      	str	r2, [r3, #0]
 800a1be:	2000      	movs	r0, #0
 800a1c0:	e002      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
    return HAL_BUSY;
 800a1c2:	2002      	movs	r0, #2
 800a1c4:	e000      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
    return HAL_ERROR;
 800a1c6:	2001      	movs	r0, #1
}
 800a1c8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800a1ca:	2001      	movs	r0, #1
 800a1cc:	e7fc      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
 800a1ce:	2001      	movs	r0, #1
 800a1d0:	e7fa      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
  switch (Channel)
 800a1d2:	2001      	movs	r0, #1
 800a1d4:	e7f8      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a1d6:	2001      	movs	r0, #1
 800a1d8:	e7f6      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a1da:	2001      	movs	r0, #1
 800a1dc:	e7f4      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a1de:	2001      	movs	r0, #1
 800a1e0:	e7f2      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
        return HAL_ERROR;
 800a1e2:	2001      	movs	r0, #1
 800a1e4:	e7f0      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
 800a1e6:	2000      	movs	r0, #0
 800a1e8:	e7ee      	b.n	800a1c8 <HAL_TIM_PWM_Start_DMA+0x254>
 800a1ea:	bf00      	nop
 800a1ec:	0800870d 	.word	0x0800870d
 800a1f0:	0800877f 	.word	0x0800877f
 800a1f4:	08008941 	.word	0x08008941
 800a1f8:	40012c00 	.word	0x40012c00

0800a1fc <HAL_TIM_PWM_Stop_DMA>:
{
 800a1fc:	b538      	push	{r3, r4, r5, lr}
 800a1fe:	4604      	mov	r4, r0
 800a200:	460d      	mov	r5, r1
  switch (Channel)
 800a202:	290c      	cmp	r1, #12
 800a204:	d870      	bhi.n	800a2e8 <HAL_TIM_PWM_Stop_DMA+0xec>
 800a206:	e8df f001 	tbb	[pc, r1]
 800a20a:	6f07      	.short	0x6f07
 800a20c:	6f326f6f 	.word	0x6f326f6f
 800a210:	6f3b6f6f 	.word	0x6f3b6f6f
 800a214:	6f6f      	.short	0x6f6f
 800a216:	44          	.byte	0x44
 800a217:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a218:	6802      	ldr	r2, [r0, #0]
 800a21a:	68d3      	ldr	r3, [r2, #12]
 800a21c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a220:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a222:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800a224:	f7f9 fcd6 	bl	8003bd4 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a228:	2200      	movs	r2, #0
 800a22a:	4629      	mov	r1, r5
 800a22c:	6820      	ldr	r0, [r4, #0]
 800a22e:	f7ff f914 	bl	800945a <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a232:	6823      	ldr	r3, [r4, #0]
 800a234:	4a2d      	ldr	r2, [pc, #180]	@ (800a2ec <HAL_TIM_PWM_Stop_DMA+0xf0>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d034      	beq.n	800a2a4 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800a23a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a23e:	4293      	cmp	r3, r2
 800a240:	d030      	beq.n	800a2a4 <HAL_TIM_PWM_Stop_DMA+0xa8>
    __HAL_TIM_DISABLE(htim);
 800a242:	6823      	ldr	r3, [r4, #0]
 800a244:	6a19      	ldr	r1, [r3, #32]
 800a246:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a24a:	4211      	tst	r1, r2
 800a24c:	d108      	bne.n	800a260 <HAL_TIM_PWM_Stop_DMA+0x64>
 800a24e:	6a19      	ldr	r1, [r3, #32]
 800a250:	f240 4244 	movw	r2, #1092	@ 0x444
 800a254:	4211      	tst	r1, r2
 800a256:	d103      	bne.n	800a260 <HAL_TIM_PWM_Stop_DMA+0x64>
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	f022 0201 	bic.w	r2, r2, #1
 800a25e:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a260:	2d00      	cmp	r5, #0
 800a262:	d12e      	bne.n	800a2c2 <HAL_TIM_PWM_Stop_DMA+0xc6>
 800a264:	2301      	movs	r3, #1
 800a266:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800a26a:	2000      	movs	r0, #0
 800a26c:	e03d      	b.n	800a2ea <HAL_TIM_PWM_Stop_DMA+0xee>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a26e:	6802      	ldr	r2, [r0, #0]
 800a270:	68d3      	ldr	r3, [r2, #12]
 800a272:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a276:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a278:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800a27a:	f7f9 fcab 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a27e:	e7d3      	b.n	800a228 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a280:	6802      	ldr	r2, [r0, #0]
 800a282:	68d3      	ldr	r3, [r2, #12]
 800a284:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a288:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a28a:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800a28c:	f7f9 fca2 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a290:	e7ca      	b.n	800a228 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a292:	6802      	ldr	r2, [r0, #0]
 800a294:	68d3      	ldr	r3, [r2, #12]
 800a296:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a29a:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a29c:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800a29e:	f7f9 fc99 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a2a2:	e7c1      	b.n	800a228 <HAL_TIM_PWM_Stop_DMA+0x2c>
      __HAL_TIM_MOE_DISABLE(htim);
 800a2a4:	6a19      	ldr	r1, [r3, #32]
 800a2a6:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a2aa:	4211      	tst	r1, r2
 800a2ac:	d1c9      	bne.n	800a242 <HAL_TIM_PWM_Stop_DMA+0x46>
 800a2ae:	6a19      	ldr	r1, [r3, #32]
 800a2b0:	f240 4244 	movw	r2, #1092	@ 0x444
 800a2b4:	4211      	tst	r1, r2
 800a2b6:	d1c4      	bne.n	800a242 <HAL_TIM_PWM_Stop_DMA+0x46>
 800a2b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a2ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a2be:	645a      	str	r2, [r3, #68]	@ 0x44
 800a2c0:	e7bf      	b.n	800a242 <HAL_TIM_PWM_Stop_DMA+0x46>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a2c2:	2d04      	cmp	r5, #4
 800a2c4:	d006      	beq.n	800a2d4 <HAL_TIM_PWM_Stop_DMA+0xd8>
 800a2c6:	2d08      	cmp	r5, #8
 800a2c8:	d009      	beq.n	800a2de <HAL_TIM_PWM_Stop_DMA+0xe2>
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	e00a      	b.n	800a2ea <HAL_TIM_PWM_Stop_DMA+0xee>
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800a2da:	2000      	movs	r0, #0
 800a2dc:	e005      	b.n	800a2ea <HAL_TIM_PWM_Stop_DMA+0xee>
 800a2de:	2301      	movs	r3, #1
 800a2e0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800a2e4:	2000      	movs	r0, #0
 800a2e6:	e000      	b.n	800a2ea <HAL_TIM_PWM_Stop_DMA+0xee>
  switch (Channel)
 800a2e8:	2001      	movs	r0, #1
}
 800a2ea:	bd38      	pop	{r3, r4, r5, pc}
 800a2ec:	40012c00 	.word	0x40012c00

0800a2f0 <HAL_TIM_IC_Start>:
{
 800a2f0:	b510      	push	{r4, lr}
 800a2f2:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	bb91      	cbnz	r1, 800a35e <HAL_TIM_IC_Start+0x6e>
 800a2f8:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800a2fc:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a2fe:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800a302:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a304:	2801      	cmp	r0, #1
 800a306:	d173      	bne.n	800a3f0 <HAL_TIM_IC_Start+0x100>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a308:	2a01      	cmp	r2, #1
 800a30a:	d172      	bne.n	800a3f2 <HAL_TIM_IC_Start+0x102>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d145      	bne.n	800a39c <HAL_TIM_IC_Start+0xac>
 800a310:	2202      	movs	r2, #2
 800a312:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a316:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a31a:	2201      	movs	r2, #1
 800a31c:	4619      	mov	r1, r3
 800a31e:	6820      	ldr	r0, [r4, #0]
 800a320:	f7ff f89b 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a324:	6823      	ldr	r3, [r4, #0]
 800a326:	4a34      	ldr	r2, [pc, #208]	@ (800a3f8 <HAL_TIM_IC_Start+0x108>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d056      	beq.n	800a3da <HAL_TIM_IC_Start+0xea>
 800a32c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a330:	4293      	cmp	r3, r2
 800a332:	d052      	beq.n	800a3da <HAL_TIM_IC_Start+0xea>
 800a334:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a338:	d04f      	beq.n	800a3da <HAL_TIM_IC_Start+0xea>
 800a33a:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a33e:	4293      	cmp	r3, r2
 800a340:	d04b      	beq.n	800a3da <HAL_TIM_IC_Start+0xea>
 800a342:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a346:	4293      	cmp	r3, r2
 800a348:	d047      	beq.n	800a3da <HAL_TIM_IC_Start+0xea>
 800a34a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a34e:	4293      	cmp	r3, r2
 800a350:	d043      	beq.n	800a3da <HAL_TIM_IC_Start+0xea>
    __HAL_TIM_ENABLE(htim);
 800a352:	681a      	ldr	r2, [r3, #0]
 800a354:	f042 0201 	orr.w	r2, r2, #1
 800a358:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a35a:	2000      	movs	r0, #0
 800a35c:	e049      	b.n	800a3f2 <HAL_TIM_IC_Start+0x102>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a35e:	2904      	cmp	r1, #4
 800a360:	d00c      	beq.n	800a37c <HAL_TIM_IC_Start+0x8c>
 800a362:	2908      	cmp	r1, #8
 800a364:	d00e      	beq.n	800a384 <HAL_TIM_IC_Start+0x94>
 800a366:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800a36a:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a36c:	2b04      	cmp	r3, #4
 800a36e:	d00d      	beq.n	800a38c <HAL_TIM_IC_Start+0x9c>
 800a370:	2b08      	cmp	r3, #8
 800a372:	d00f      	beq.n	800a394 <HAL_TIM_IC_Start+0xa4>
 800a374:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800a378:	b2d2      	uxtb	r2, r2
 800a37a:	e7c3      	b.n	800a304 <HAL_TIM_IC_Start+0x14>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a37c:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800a380:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a382:	e7f3      	b.n	800a36c <HAL_TIM_IC_Start+0x7c>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a384:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a388:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a38a:	e7ef      	b.n	800a36c <HAL_TIM_IC_Start+0x7c>
 800a38c:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800a390:	b2d2      	uxtb	r2, r2
 800a392:	e7b7      	b.n	800a304 <HAL_TIM_IC_Start+0x14>
 800a394:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800a398:	b2d2      	uxtb	r2, r2
 800a39a:	e7b3      	b.n	800a304 <HAL_TIM_IC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a39c:	2b04      	cmp	r3, #4
 800a39e:	d00c      	beq.n	800a3ba <HAL_TIM_IC_Start+0xca>
 800a3a0:	2b08      	cmp	r3, #8
 800a3a2:	d00e      	beq.n	800a3c2 <HAL_TIM_IC_Start+0xd2>
 800a3a4:	2202      	movs	r2, #2
 800a3a6:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3aa:	2b04      	cmp	r3, #4
 800a3ac:	d00d      	beq.n	800a3ca <HAL_TIM_IC_Start+0xda>
 800a3ae:	2b08      	cmp	r3, #8
 800a3b0:	d00f      	beq.n	800a3d2 <HAL_TIM_IC_Start+0xe2>
 800a3b2:	2202      	movs	r2, #2
 800a3b4:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 800a3b8:	e7af      	b.n	800a31a <HAL_TIM_IC_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3ba:	2202      	movs	r2, #2
 800a3bc:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3c0:	e7f3      	b.n	800a3aa <HAL_TIM_IC_Start+0xba>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3c2:	2202      	movs	r2, #2
 800a3c4:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a3c8:	e7ef      	b.n	800a3aa <HAL_TIM_IC_Start+0xba>
 800a3ca:	2202      	movs	r2, #2
 800a3cc:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
 800a3d0:	e7a3      	b.n	800a31a <HAL_TIM_IC_Start+0x2a>
 800a3d2:	2202      	movs	r2, #2
 800a3d4:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
 800a3d8:	e79f      	b.n	800a31a <HAL_TIM_IC_Start+0x2a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a3da:	689a      	ldr	r2, [r3, #8]
 800a3dc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3e0:	2a06      	cmp	r2, #6
 800a3e2:	d007      	beq.n	800a3f4 <HAL_TIM_IC_Start+0x104>
      __HAL_TIM_ENABLE(htim);
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	f042 0201 	orr.w	r2, r2, #1
 800a3ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800a3ec:	2000      	movs	r0, #0
 800a3ee:	e000      	b.n	800a3f2 <HAL_TIM_IC_Start+0x102>
    return HAL_ERROR;
 800a3f0:	2001      	movs	r0, #1
}
 800a3f2:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800a3f4:	2000      	movs	r0, #0
 800a3f6:	e7fc      	b.n	800a3f2 <HAL_TIM_IC_Start+0x102>
 800a3f8:	40012c00 	.word	0x40012c00

0800a3fc <HAL_TIM_IC_Stop>:
{
 800a3fc:	b538      	push	{r3, r4, r5, lr}
 800a3fe:	4604      	mov	r4, r0
 800a400:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a402:	2200      	movs	r2, #0
 800a404:	6800      	ldr	r0, [r0, #0]
 800a406:	f7ff f828 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800a40a:	6823      	ldr	r3, [r4, #0]
 800a40c:	6a19      	ldr	r1, [r3, #32]
 800a40e:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a412:	4211      	tst	r1, r2
 800a414:	d108      	bne.n	800a428 <HAL_TIM_IC_Stop+0x2c>
 800a416:	6a19      	ldr	r1, [r3, #32]
 800a418:	f240 4244 	movw	r2, #1092	@ 0x444
 800a41c:	4211      	tst	r1, r2
 800a41e:	d103      	bne.n	800a428 <HAL_TIM_IC_Stop+0x2c>
 800a420:	681a      	ldr	r2, [r3, #0]
 800a422:	f022 0201 	bic.w	r2, r2, #1
 800a426:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a428:	b935      	cbnz	r5, 800a438 <HAL_TIM_IC_Stop+0x3c>
 800a42a:	2301      	movs	r3, #1
 800a42c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a430:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800a434:	2000      	movs	r0, #0
 800a436:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a438:	2d04      	cmp	r5, #4
 800a43a:	d00c      	beq.n	800a456 <HAL_TIM_IC_Stop+0x5a>
 800a43c:	2d08      	cmp	r5, #8
 800a43e:	d00e      	beq.n	800a45e <HAL_TIM_IC_Stop+0x62>
 800a440:	2301      	movs	r3, #1
 800a442:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a446:	2d04      	cmp	r5, #4
 800a448:	d00d      	beq.n	800a466 <HAL_TIM_IC_Stop+0x6a>
 800a44a:	2d08      	cmp	r5, #8
 800a44c:	d00f      	beq.n	800a46e <HAL_TIM_IC_Stop+0x72>
 800a44e:	2301      	movs	r3, #1
 800a450:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800a454:	e7ee      	b.n	800a434 <HAL_TIM_IC_Stop+0x38>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a456:	2301      	movs	r3, #1
 800a458:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a45c:	e7f3      	b.n	800a446 <HAL_TIM_IC_Stop+0x4a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a45e:	2301      	movs	r3, #1
 800a460:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a464:	e7ef      	b.n	800a446 <HAL_TIM_IC_Stop+0x4a>
 800a466:	2301      	movs	r3, #1
 800a468:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a46c:	e7e2      	b.n	800a434 <HAL_TIM_IC_Stop+0x38>
 800a46e:	2301      	movs	r3, #1
 800a470:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800a474:	e7de      	b.n	800a434 <HAL_TIM_IC_Stop+0x38>
	...

0800a478 <HAL_TIM_IC_Start_IT>:
{
 800a478:	b510      	push	{r4, lr}
 800a47a:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a47c:	460b      	mov	r3, r1
 800a47e:	2900      	cmp	r1, #0
 800a480:	d13b      	bne.n	800a4fa <HAL_TIM_IC_Start_IT+0x82>
 800a482:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800a486:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a488:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800a48c:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a48e:	2801      	cmp	r0, #1
 800a490:	f040 80ab 	bne.w	800a5ea <HAL_TIM_IC_Start_IT+0x172>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a494:	2a01      	cmp	r2, #1
 800a496:	f040 80a9 	bne.w	800a5ec <HAL_TIM_IC_Start_IT+0x174>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d14c      	bne.n	800a538 <HAL_TIM_IC_Start_IT+0xc0>
 800a49e:	2202      	movs	r2, #2
 800a4a0:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a4a4:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a4a8:	6821      	ldr	r1, [r4, #0]
 800a4aa:	68ca      	ldr	r2, [r1, #12]
 800a4ac:	f042 0202 	orr.w	r2, r2, #2
 800a4b0:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a4b2:	2201      	movs	r2, #1
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	6820      	ldr	r0, [r4, #0]
 800a4b8:	f7fe ffcf 	bl	800945a <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a4bc:	6823      	ldr	r3, [r4, #0]
 800a4be:	4a4e      	ldr	r2, [pc, #312]	@ (800a5f8 <HAL_TIM_IC_Start_IT+0x180>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	f000 8087 	beq.w	800a5d4 <HAL_TIM_IC_Start_IT+0x15c>
 800a4c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	f000 8082 	beq.w	800a5d4 <HAL_TIM_IC_Start_IT+0x15c>
 800a4d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4d4:	d07e      	beq.n	800a5d4 <HAL_TIM_IC_Start_IT+0x15c>
 800a4d6:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d07a      	beq.n	800a5d4 <HAL_TIM_IC_Start_IT+0x15c>
 800a4de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d076      	beq.n	800a5d4 <HAL_TIM_IC_Start_IT+0x15c>
 800a4e6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d072      	beq.n	800a5d4 <HAL_TIM_IC_Start_IT+0x15c>
      __HAL_TIM_ENABLE(htim);
 800a4ee:	681a      	ldr	r2, [r3, #0]
 800a4f0:	f042 0201 	orr.w	r2, r2, #1
 800a4f4:	601a      	str	r2, [r3, #0]
 800a4f6:	2000      	movs	r0, #0
 800a4f8:	e078      	b.n	800a5ec <HAL_TIM_IC_Start_IT+0x174>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a4fa:	2904      	cmp	r1, #4
 800a4fc:	d00c      	beq.n	800a518 <HAL_TIM_IC_Start_IT+0xa0>
 800a4fe:	2908      	cmp	r1, #8
 800a500:	d00e      	beq.n	800a520 <HAL_TIM_IC_Start_IT+0xa8>
 800a502:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 800a506:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a508:	2b04      	cmp	r3, #4
 800a50a:	d00d      	beq.n	800a528 <HAL_TIM_IC_Start_IT+0xb0>
 800a50c:	2b08      	cmp	r3, #8
 800a50e:	d00f      	beq.n	800a530 <HAL_TIM_IC_Start_IT+0xb8>
 800a510:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800a514:	b2d2      	uxtb	r2, r2
 800a516:	e7ba      	b.n	800a48e <HAL_TIM_IC_Start_IT+0x16>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a518:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800a51c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a51e:	e7f3      	b.n	800a508 <HAL_TIM_IC_Start_IT+0x90>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a520:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a524:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a526:	e7ef      	b.n	800a508 <HAL_TIM_IC_Start_IT+0x90>
 800a528:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800a52c:	b2d2      	uxtb	r2, r2
 800a52e:	e7ae      	b.n	800a48e <HAL_TIM_IC_Start_IT+0x16>
 800a530:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800a534:	b2d2      	uxtb	r2, r2
 800a536:	e7aa      	b.n	800a48e <HAL_TIM_IC_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a538:	2b04      	cmp	r3, #4
 800a53a:	d02b      	beq.n	800a594 <HAL_TIM_IC_Start_IT+0x11c>
 800a53c:	2b08      	cmp	r3, #8
 800a53e:	d02d      	beq.n	800a59c <HAL_TIM_IC_Start_IT+0x124>
 800a540:	2102      	movs	r1, #2
 800a542:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a546:	2b04      	cmp	r3, #4
 800a548:	d02c      	beq.n	800a5a4 <HAL_TIM_IC_Start_IT+0x12c>
 800a54a:	2b08      	cmp	r3, #8
 800a54c:	d033      	beq.n	800a5b6 <HAL_TIM_IC_Start_IT+0x13e>
 800a54e:	2102      	movs	r1, #2
 800a550:	f884 1045 	strb.w	r1, [r4, #69]	@ 0x45
  switch (Channel)
 800a554:	2b0c      	cmp	r3, #12
 800a556:	d84a      	bhi.n	800a5ee <HAL_TIM_IC_Start_IT+0x176>
 800a558:	a101      	add	r1, pc, #4	@ (adr r1, 800a560 <HAL_TIM_IC_Start_IT+0xe8>)
 800a55a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a55e:	bf00      	nop
 800a560:	0800a4a9 	.word	0x0800a4a9
 800a564:	0800a5ef 	.word	0x0800a5ef
 800a568:	0800a5ef 	.word	0x0800a5ef
 800a56c:	0800a5ef 	.word	0x0800a5ef
 800a570:	0800a5ab 	.word	0x0800a5ab
 800a574:	0800a5ef 	.word	0x0800a5ef
 800a578:	0800a5ef 	.word	0x0800a5ef
 800a57c:	0800a5ef 	.word	0x0800a5ef
 800a580:	0800a5bd 	.word	0x0800a5bd
 800a584:	0800a5ef 	.word	0x0800a5ef
 800a588:	0800a5ef 	.word	0x0800a5ef
 800a58c:	0800a5ef 	.word	0x0800a5ef
 800a590:	0800a5c9 	.word	0x0800a5c9
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a594:	2102      	movs	r1, #2
 800a596:	f884 103f 	strb.w	r1, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a59a:	e7d4      	b.n	800a546 <HAL_TIM_IC_Start_IT+0xce>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a59c:	2102      	movs	r1, #2
 800a59e:	f884 1040 	strb.w	r1, [r4, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a5a2:	e7d0      	b.n	800a546 <HAL_TIM_IC_Start_IT+0xce>
 800a5a4:	2202      	movs	r2, #2
 800a5a6:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a5aa:	6821      	ldr	r1, [r4, #0]
 800a5ac:	68ca      	ldr	r2, [r1, #12]
 800a5ae:	f042 0204 	orr.w	r2, r2, #4
 800a5b2:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 800a5b4:	e77d      	b.n	800a4b2 <HAL_TIM_IC_Start_IT+0x3a>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a5b6:	2202      	movs	r2, #2
 800a5b8:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a5bc:	6821      	ldr	r1, [r4, #0]
 800a5be:	68ca      	ldr	r2, [r1, #12]
 800a5c0:	f042 0208 	orr.w	r2, r2, #8
 800a5c4:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 800a5c6:	e774      	b.n	800a4b2 <HAL_TIM_IC_Start_IT+0x3a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a5c8:	6821      	ldr	r1, [r4, #0]
 800a5ca:	68ca      	ldr	r2, [r1, #12]
 800a5cc:	f042 0210 	orr.w	r2, r2, #16
 800a5d0:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 800a5d2:	e76e      	b.n	800a4b2 <HAL_TIM_IC_Start_IT+0x3a>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5d4:	689a      	ldr	r2, [r3, #8]
 800a5d6:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5da:	2a06      	cmp	r2, #6
 800a5dc:	d009      	beq.n	800a5f2 <HAL_TIM_IC_Start_IT+0x17a>
        __HAL_TIM_ENABLE(htim);
 800a5de:	681a      	ldr	r2, [r3, #0]
 800a5e0:	f042 0201 	orr.w	r2, r2, #1
 800a5e4:	601a      	str	r2, [r3, #0]
 800a5e6:	2000      	movs	r0, #0
 800a5e8:	e000      	b.n	800a5ec <HAL_TIM_IC_Start_IT+0x174>
    return HAL_ERROR;
 800a5ea:	2001      	movs	r0, #1
}
 800a5ec:	bd10      	pop	{r4, pc}
  switch (Channel)
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	e7fc      	b.n	800a5ec <HAL_TIM_IC_Start_IT+0x174>
 800a5f2:	2000      	movs	r0, #0
 800a5f4:	e7fa      	b.n	800a5ec <HAL_TIM_IC_Start_IT+0x174>
 800a5f6:	bf00      	nop
 800a5f8:	40012c00 	.word	0x40012c00

0800a5fc <HAL_TIM_IC_Stop_IT>:
{
 800a5fc:	b538      	push	{r3, r4, r5, lr}
 800a5fe:	4605      	mov	r5, r0
 800a600:	460c      	mov	r4, r1
  switch (Channel)
 800a602:	290c      	cmp	r1, #12
 800a604:	d85d      	bhi.n	800a6c2 <HAL_TIM_IC_Stop_IT+0xc6>
 800a606:	e8df f001 	tbb	[pc, r1]
 800a60a:	5c07      	.short	0x5c07
 800a60c:	5c285c5c 	.word	0x5c285c5c
 800a610:	5c2e5c5c 	.word	0x5c2e5c5c
 800a614:	5c5c      	.short	0x5c5c
 800a616:	34          	.byte	0x34
 800a617:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800a618:	6802      	ldr	r2, [r0, #0]
 800a61a:	68d3      	ldr	r3, [r2, #12]
 800a61c:	f023 0302 	bic.w	r3, r3, #2
 800a620:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a622:	2200      	movs	r2, #0
 800a624:	4621      	mov	r1, r4
 800a626:	6828      	ldr	r0, [r5, #0]
 800a628:	f7fe ff17 	bl	800945a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE(htim);
 800a62c:	682b      	ldr	r3, [r5, #0]
 800a62e:	6a19      	ldr	r1, [r3, #32]
 800a630:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a634:	4211      	tst	r1, r2
 800a636:	d108      	bne.n	800a64a <HAL_TIM_IC_Stop_IT+0x4e>
 800a638:	6a19      	ldr	r1, [r3, #32]
 800a63a:	f240 4244 	movw	r2, #1092	@ 0x444
 800a63e:	4211      	tst	r1, r2
 800a640:	d103      	bne.n	800a64a <HAL_TIM_IC_Stop_IT+0x4e>
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	f022 0201 	bic.w	r2, r2, #1
 800a648:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a64a:	b9c4      	cbnz	r4, 800a67e <HAL_TIM_IC_Stop_IT+0x82>
 800a64c:	2301      	movs	r3, #1
 800a64e:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a652:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
 800a656:	2000      	movs	r0, #0
 800a658:	e034      	b.n	800a6c4 <HAL_TIM_IC_Stop_IT+0xc8>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800a65a:	6802      	ldr	r2, [r0, #0]
 800a65c:	68d3      	ldr	r3, [r2, #12]
 800a65e:	f023 0304 	bic.w	r3, r3, #4
 800a662:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a664:	e7dd      	b.n	800a622 <HAL_TIM_IC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800a666:	6802      	ldr	r2, [r0, #0]
 800a668:	68d3      	ldr	r3, [r2, #12]
 800a66a:	f023 0308 	bic.w	r3, r3, #8
 800a66e:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a670:	e7d7      	b.n	800a622 <HAL_TIM_IC_Stop_IT+0x26>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800a672:	6802      	ldr	r2, [r0, #0]
 800a674:	68d3      	ldr	r3, [r2, #12]
 800a676:	f023 0310 	bic.w	r3, r3, #16
 800a67a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800a67c:	e7d1      	b.n	800a622 <HAL_TIM_IC_Stop_IT+0x26>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a67e:	2c04      	cmp	r4, #4
 800a680:	d00d      	beq.n	800a69e <HAL_TIM_IC_Stop_IT+0xa2>
 800a682:	2c08      	cmp	r4, #8
 800a684:	d00f      	beq.n	800a6a6 <HAL_TIM_IC_Stop_IT+0xaa>
 800a686:	2301      	movs	r3, #1
 800a688:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a68c:	2c04      	cmp	r4, #4
 800a68e:	d00e      	beq.n	800a6ae <HAL_TIM_IC_Stop_IT+0xb2>
 800a690:	2c08      	cmp	r4, #8
 800a692:	d011      	beq.n	800a6b8 <HAL_TIM_IC_Stop_IT+0xbc>
 800a694:	2301      	movs	r3, #1
 800a696:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
 800a69a:	2000      	movs	r0, #0
 800a69c:	e012      	b.n	800a6c4 <HAL_TIM_IC_Stop_IT+0xc8>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a69e:	2301      	movs	r3, #1
 800a6a0:	f885 303f 	strb.w	r3, [r5, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a6a4:	e7f2      	b.n	800a68c <HAL_TIM_IC_Stop_IT+0x90>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a6ac:	e7ee      	b.n	800a68c <HAL_TIM_IC_Stop_IT+0x90>
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	f885 3043 	strb.w	r3, [r5, #67]	@ 0x43
 800a6b4:	2000      	movs	r0, #0
 800a6b6:	e005      	b.n	800a6c4 <HAL_TIM_IC_Stop_IT+0xc8>
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
 800a6be:	2000      	movs	r0, #0
 800a6c0:	e000      	b.n	800a6c4 <HAL_TIM_IC_Stop_IT+0xc8>
  switch (Channel)
 800a6c2:	2001      	movs	r0, #1
}
 800a6c4:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a6c8 <HAL_TIM_IC_Start_DMA>:
{
 800a6c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6cc:	4604      	mov	r4, r0
 800a6ce:	4615      	mov	r5, r2
 800a6d0:	461f      	mov	r7, r3
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a6d2:	460e      	mov	r6, r1
 800a6d4:	bb89      	cbnz	r1, 800a73a <HAL_TIM_IC_Start_DMA+0x72>
 800a6d6:	f890 103e 	ldrb.w	r1, [r0, #62]	@ 0x3e
 800a6da:	b2c8      	uxtb	r0, r1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a6dc:	f894 8042 	ldrb.w	r8, [r4, #66]	@ 0x42
 800a6e0:	fa5f f888 	uxtb.w	r8, r8
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800a6e4:	2802      	cmp	r0, #2
 800a6e6:	f000 80f7 	beq.w	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800a6ea:	f1b8 0f02 	cmp.w	r8, #2
 800a6ee:	f000 80f0 	beq.w	800a8d2 <HAL_TIM_IC_Start_DMA+0x20a>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800a6f2:	2801      	cmp	r0, #1
 800a6f4:	f040 80ef 	bne.w	800a8d6 <HAL_TIM_IC_Start_DMA+0x20e>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800a6f8:	f1b8 0f01 	cmp.w	r8, #1
 800a6fc:	f040 80ec 	bne.w	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
    if ((pData == NULL) || (Length == 0U))
 800a700:	2d00      	cmp	r5, #0
 800a702:	f000 80eb 	beq.w	800a8dc <HAL_TIM_IC_Start_DMA+0x214>
 800a706:	2f00      	cmp	r7, #0
 800a708:	f000 80ea 	beq.w	800a8e0 <HAL_TIM_IC_Start_DMA+0x218>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a70c:	2e00      	cmp	r6, #0
 800a70e:	d136      	bne.n	800a77e <HAL_TIM_IC_Start_DMA+0xb6>
 800a710:	2302      	movs	r3, #2
 800a712:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a716:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a71a:	2201      	movs	r2, #1
 800a71c:	4631      	mov	r1, r6
 800a71e:	6820      	ldr	r0, [r4, #0]
 800a720:	f7fe fe9b 	bl	800945a <TIM_CCxChannelCmd>
  switch (Channel)
 800a724:	2e0c      	cmp	r6, #12
 800a726:	d862      	bhi.n	800a7ee <HAL_TIM_IC_Start_DMA+0x126>
 800a728:	e8df f006 	tbb	[pc, r6]
 800a72c:	61616148 	.word	0x61616148
 800a730:	6161617e 	.word	0x6161617e
 800a734:	61616197 	.word	0x61616197
 800a738:	b0          	.byte	0xb0
 800a739:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a73a:	2904      	cmp	r1, #4
 800a73c:	d00d      	beq.n	800a75a <HAL_TIM_IC_Start_DMA+0x92>
 800a73e:	2908      	cmp	r1, #8
 800a740:	d00f      	beq.n	800a762 <HAL_TIM_IC_Start_DMA+0x9a>
 800a742:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 800a746:	b2c8      	uxtb	r0, r1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a748:	2e04      	cmp	r6, #4
 800a74a:	d00e      	beq.n	800a76a <HAL_TIM_IC_Start_DMA+0xa2>
 800a74c:	2e08      	cmp	r6, #8
 800a74e:	d011      	beq.n	800a774 <HAL_TIM_IC_Start_DMA+0xac>
 800a750:	f894 8045 	ldrb.w	r8, [r4, #69]	@ 0x45
 800a754:	fa5f f888 	uxtb.w	r8, r8
 800a758:	e7c4      	b.n	800a6e4 <HAL_TIM_IC_Start_DMA+0x1c>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a75a:	f890 103f 	ldrb.w	r1, [r0, #63]	@ 0x3f
 800a75e:	b2c8      	uxtb	r0, r1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a760:	e7f2      	b.n	800a748 <HAL_TIM_IC_Start_DMA+0x80>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a762:	f890 0040 	ldrb.w	r0, [r0, #64]	@ 0x40
 800a766:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a768:	e7ee      	b.n	800a748 <HAL_TIM_IC_Start_DMA+0x80>
 800a76a:	f894 8043 	ldrb.w	r8, [r4, #67]	@ 0x43
 800a76e:	fa5f f888 	uxtb.w	r8, r8
 800a772:	e7b7      	b.n	800a6e4 <HAL_TIM_IC_Start_DMA+0x1c>
 800a774:	f894 8044 	ldrb.w	r8, [r4, #68]	@ 0x44
 800a778:	fa5f f888 	uxtb.w	r8, r8
 800a77c:	e7b2      	b.n	800a6e4 <HAL_TIM_IC_Start_DMA+0x1c>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a77e:	2e04      	cmp	r6, #4
 800a780:	d00c      	beq.n	800a79c <HAL_TIM_IC_Start_DMA+0xd4>
 800a782:	2e08      	cmp	r6, #8
 800a784:	d00e      	beq.n	800a7a4 <HAL_TIM_IC_Start_DMA+0xdc>
 800a786:	2302      	movs	r3, #2
 800a788:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a78c:	2e04      	cmp	r6, #4
 800a78e:	d00d      	beq.n	800a7ac <HAL_TIM_IC_Start_DMA+0xe4>
 800a790:	2e08      	cmp	r6, #8
 800a792:	d00f      	beq.n	800a7b4 <HAL_TIM_IC_Start_DMA+0xec>
 800a794:	2302      	movs	r3, #2
 800a796:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800a79a:	e7be      	b.n	800a71a <HAL_TIM_IC_Start_DMA+0x52>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a79c:	2302      	movs	r3, #2
 800a79e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7a2:	e7f3      	b.n	800a78c <HAL_TIM_IC_Start_DMA+0xc4>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7a4:	2302      	movs	r3, #2
 800a7a6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7aa:	e7ef      	b.n	800a78c <HAL_TIM_IC_Start_DMA+0xc4>
 800a7ac:	2302      	movs	r3, #2
 800a7ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7b2:	e7b2      	b.n	800a71a <HAL_TIM_IC_Start_DMA+0x52>
 800a7b4:	2302      	movs	r3, #2
 800a7b6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800a7ba:	e7ae      	b.n	800a71a <HAL_TIM_IC_Start_DMA+0x52>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800a7bc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a7be:	4a4e      	ldr	r2, [pc, #312]	@ (800a8f8 <HAL_TIM_IC_Start_DMA+0x230>)
 800a7c0:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800a7c2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a7c4:	4a4d      	ldr	r2, [pc, #308]	@ (800a8fc <HAL_TIM_IC_Start_DMA+0x234>)
 800a7c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a7c8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800a7ca:	4a4d      	ldr	r2, [pc, #308]	@ (800a900 <HAL_TIM_IC_Start_DMA+0x238>)
 800a7cc:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800a7ce:	6821      	ldr	r1, [r4, #0]
 800a7d0:	463b      	mov	r3, r7
 800a7d2:	462a      	mov	r2, r5
 800a7d4:	3134      	adds	r1, #52	@ 0x34
 800a7d6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800a7d8:	f7f9 f99d 	bl	8003b16 <HAL_DMA_Start_IT>
 800a7dc:	2800      	cmp	r0, #0
 800a7de:	f040 8081 	bne.w	800a8e4 <HAL_TIM_IC_Start_DMA+0x21c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800a7e2:	6822      	ldr	r2, [r4, #0]
 800a7e4:	68d3      	ldr	r3, [r2, #12]
 800a7e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a7ea:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a7ec:	4680      	mov	r8, r0
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7ee:	6823      	ldr	r3, [r4, #0]
 800a7f0:	4a44      	ldr	r2, [pc, #272]	@ (800a904 <HAL_TIM_IC_Start_DMA+0x23c>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d062      	beq.n	800a8bc <HAL_TIM_IC_Start_DMA+0x1f4>
 800a7f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d05e      	beq.n	800a8bc <HAL_TIM_IC_Start_DMA+0x1f4>
 800a7fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a802:	d05b      	beq.n	800a8bc <HAL_TIM_IC_Start_DMA+0x1f4>
 800a804:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800a808:	4293      	cmp	r3, r2
 800a80a:	d057      	beq.n	800a8bc <HAL_TIM_IC_Start_DMA+0x1f4>
 800a80c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a810:	4293      	cmp	r3, r2
 800a812:	d053      	beq.n	800a8bc <HAL_TIM_IC_Start_DMA+0x1f4>
 800a814:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a818:	4293      	cmp	r3, r2
 800a81a:	d04f      	beq.n	800a8bc <HAL_TIM_IC_Start_DMA+0x1f4>
    __HAL_TIM_ENABLE(htim);
 800a81c:	681a      	ldr	r2, [r3, #0]
 800a81e:	f042 0201 	orr.w	r2, r2, #1
 800a822:	601a      	str	r2, [r3, #0]
  return status;
 800a824:	4640      	mov	r0, r8
 800a826:	e057      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800a828:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800a82a:	4a33      	ldr	r2, [pc, #204]	@ (800a8f8 <HAL_TIM_IC_Start_DMA+0x230>)
 800a82c:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800a82e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800a830:	4a32      	ldr	r2, [pc, #200]	@ (800a8fc <HAL_TIM_IC_Start_DMA+0x234>)
 800a832:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a834:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800a836:	4a32      	ldr	r2, [pc, #200]	@ (800a900 <HAL_TIM_IC_Start_DMA+0x238>)
 800a838:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800a83a:	6821      	ldr	r1, [r4, #0]
 800a83c:	463b      	mov	r3, r7
 800a83e:	462a      	mov	r2, r5
 800a840:	3138      	adds	r1, #56	@ 0x38
 800a842:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800a844:	f7f9 f967 	bl	8003b16 <HAL_DMA_Start_IT>
 800a848:	2800      	cmp	r0, #0
 800a84a:	d14d      	bne.n	800a8e8 <HAL_TIM_IC_Start_DMA+0x220>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800a84c:	6822      	ldr	r2, [r4, #0]
 800a84e:	68d3      	ldr	r3, [r2, #12]
 800a850:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a854:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a856:	4680      	mov	r8, r0
      break;
 800a858:	e7c9      	b.n	800a7ee <HAL_TIM_IC_Start_DMA+0x126>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800a85a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800a85c:	4a26      	ldr	r2, [pc, #152]	@ (800a8f8 <HAL_TIM_IC_Start_DMA+0x230>)
 800a85e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800a860:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800a862:	4a26      	ldr	r2, [pc, #152]	@ (800a8fc <HAL_TIM_IC_Start_DMA+0x234>)
 800a864:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a866:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800a868:	4a25      	ldr	r2, [pc, #148]	@ (800a900 <HAL_TIM_IC_Start_DMA+0x238>)
 800a86a:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800a86c:	6821      	ldr	r1, [r4, #0]
 800a86e:	463b      	mov	r3, r7
 800a870:	462a      	mov	r2, r5
 800a872:	313c      	adds	r1, #60	@ 0x3c
 800a874:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800a876:	f7f9 f94e 	bl	8003b16 <HAL_DMA_Start_IT>
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d136      	bne.n	800a8ec <HAL_TIM_IC_Start_DMA+0x224>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800a87e:	6822      	ldr	r2, [r4, #0]
 800a880:	68d3      	ldr	r3, [r2, #12]
 800a882:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a886:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a888:	4680      	mov	r8, r0
      break;
 800a88a:	e7b0      	b.n	800a7ee <HAL_TIM_IC_Start_DMA+0x126>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800a88c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a88e:	4a1a      	ldr	r2, [pc, #104]	@ (800a8f8 <HAL_TIM_IC_Start_DMA+0x230>)
 800a890:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800a892:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a894:	4a19      	ldr	r2, [pc, #100]	@ (800a8fc <HAL_TIM_IC_Start_DMA+0x234>)
 800a896:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a898:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a89a:	4a19      	ldr	r2, [pc, #100]	@ (800a900 <HAL_TIM_IC_Start_DMA+0x238>)
 800a89c:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800a89e:	6821      	ldr	r1, [r4, #0]
 800a8a0:	463b      	mov	r3, r7
 800a8a2:	462a      	mov	r2, r5
 800a8a4:	3140      	adds	r1, #64	@ 0x40
 800a8a6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800a8a8:	f7f9 f935 	bl	8003b16 <HAL_DMA_Start_IT>
 800a8ac:	bb00      	cbnz	r0, 800a8f0 <HAL_TIM_IC_Start_DMA+0x228>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800a8ae:	6822      	ldr	r2, [r4, #0]
 800a8b0:	68d3      	ldr	r3, [r2, #12]
 800a8b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a8b6:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a8b8:	4680      	mov	r8, r0
      break;
 800a8ba:	e798      	b.n	800a7ee <HAL_TIM_IC_Start_DMA+0x126>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a8bc:	689a      	ldr	r2, [r3, #8]
 800a8be:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8c2:	2a06      	cmp	r2, #6
 800a8c4:	d016      	beq.n	800a8f4 <HAL_TIM_IC_Start_DMA+0x22c>
      __HAL_TIM_ENABLE(htim);
 800a8c6:	681a      	ldr	r2, [r3, #0]
 800a8c8:	f042 0201 	orr.w	r2, r2, #1
 800a8cc:	601a      	str	r2, [r3, #0]
  return status;
 800a8ce:	4640      	mov	r0, r8
 800a8d0:	e002      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
    return HAL_BUSY;
 800a8d2:	4640      	mov	r0, r8
 800a8d4:	e000      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
    return HAL_ERROR;
 800a8d6:	2001      	movs	r0, #1
}
 800a8d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 800a8dc:	4640      	mov	r0, r8
 800a8de:	e7fb      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
 800a8e0:	4640      	mov	r0, r8
 800a8e2:	e7f9      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800a8e4:	4640      	mov	r0, r8
 800a8e6:	e7f7      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800a8e8:	4640      	mov	r0, r8
 800a8ea:	e7f5      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800a8ec:	4640      	mov	r0, r8
 800a8ee:	e7f3      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
        return HAL_ERROR;
 800a8f0:	4640      	mov	r0, r8
 800a8f2:	e7f1      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
  return status;
 800a8f4:	4640      	mov	r0, r8
 800a8f6:	e7ef      	b.n	800a8d8 <HAL_TIM_IC_Start_DMA+0x210>
 800a8f8:	0800864b 	.word	0x0800864b
 800a8fc:	080086cd 	.word	0x080086cd
 800a900:	08008941 	.word	0x08008941
 800a904:	40012c00 	.word	0x40012c00

0800a908 <HAL_TIM_IC_Stop_DMA>:
{
 800a908:	b538      	push	{r3, r4, r5, lr}
 800a90a:	4604      	mov	r4, r0
 800a90c:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a90e:	2200      	movs	r2, #0
 800a910:	6800      	ldr	r0, [r0, #0]
 800a912:	f7fe fda2 	bl	800945a <TIM_CCxChannelCmd>
  switch (Channel)
 800a916:	2d0c      	cmp	r5, #12
 800a918:	d864      	bhi.n	800a9e4 <HAL_TIM_IC_Stop_DMA+0xdc>
 800a91a:	e8df f005 	tbb	[pc, r5]
 800a91e:	6307      	.short	0x6307
 800a920:	63266363 	.word	0x63266363
 800a924:	632f6363 	.word	0x632f6363
 800a928:	6363      	.short	0x6363
 800a92a:	38          	.byte	0x38
 800a92b:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800a92c:	6822      	ldr	r2, [r4, #0]
 800a92e:	68d3      	ldr	r3, [r2, #12]
 800a930:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a934:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a936:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800a938:	f7f9 f94c 	bl	8003bd4 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 800a93c:	6823      	ldr	r3, [r4, #0]
 800a93e:	6a19      	ldr	r1, [r3, #32]
 800a940:	f241 1211 	movw	r2, #4369	@ 0x1111
 800a944:	4211      	tst	r1, r2
 800a946:	d108      	bne.n	800a95a <HAL_TIM_IC_Stop_DMA+0x52>
 800a948:	6a19      	ldr	r1, [r3, #32]
 800a94a:	f240 4244 	movw	r2, #1092	@ 0x444
 800a94e:	4211      	tst	r1, r2
 800a950:	d103      	bne.n	800a95a <HAL_TIM_IC_Stop_DMA+0x52>
 800a952:	681a      	ldr	r2, [r3, #0]
 800a954:	f022 0201 	bic.w	r2, r2, #1
 800a958:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a95a:	bb0d      	cbnz	r5, 800a9a0 <HAL_TIM_IC_Stop_DMA+0x98>
 800a95c:	2301      	movs	r3, #1
 800a95e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a962:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a966:	2000      	movs	r0, #0
 800a968:	e03d      	b.n	800a9e6 <HAL_TIM_IC_Stop_DMA+0xde>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800a96a:	6822      	ldr	r2, [r4, #0]
 800a96c:	68d3      	ldr	r3, [r2, #12]
 800a96e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a972:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a974:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800a976:	f7f9 f92d 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a97a:	e7df      	b.n	800a93c <HAL_TIM_IC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800a97c:	6822      	ldr	r2, [r4, #0]
 800a97e:	68d3      	ldr	r3, [r2, #12]
 800a980:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a984:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a986:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800a988:	f7f9 f924 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a98c:	e7d6      	b.n	800a93c <HAL_TIM_IC_Stop_DMA+0x34>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800a98e:	6822      	ldr	r2, [r4, #0]
 800a990:	68d3      	ldr	r3, [r2, #12]
 800a992:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a996:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a998:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800a99a:	f7f9 f91b 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800a99e:	e7cd      	b.n	800a93c <HAL_TIM_IC_Stop_DMA+0x34>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a9a0:	2d04      	cmp	r5, #4
 800a9a2:	d00d      	beq.n	800a9c0 <HAL_TIM_IC_Stop_DMA+0xb8>
 800a9a4:	2d08      	cmp	r5, #8
 800a9a6:	d00f      	beq.n	800a9c8 <HAL_TIM_IC_Stop_DMA+0xc0>
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a9ae:	2d04      	cmp	r5, #4
 800a9b0:	d00e      	beq.n	800a9d0 <HAL_TIM_IC_Stop_DMA+0xc8>
 800a9b2:	2d08      	cmp	r5, #8
 800a9b4:	d011      	beq.n	800a9da <HAL_TIM_IC_Stop_DMA+0xd2>
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800a9bc:	2000      	movs	r0, #0
 800a9be:	e012      	b.n	800a9e6 <HAL_TIM_IC_Stop_DMA+0xde>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a9c6:	e7f2      	b.n	800a9ae <HAL_TIM_IC_Stop_DMA+0xa6>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a9ce:	e7ee      	b.n	800a9ae <HAL_TIM_IC_Stop_DMA+0xa6>
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9d6:	2000      	movs	r0, #0
 800a9d8:	e005      	b.n	800a9e6 <HAL_TIM_IC_Stop_DMA+0xde>
 800a9da:	2301      	movs	r3, #1
 800a9dc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800a9e0:	2000      	movs	r0, #0
 800a9e2:	e000      	b.n	800a9e6 <HAL_TIM_IC_Stop_DMA+0xde>
  switch (Channel)
 800a9e4:	2001      	movs	r0, #1
}
 800a9e6:	bd38      	pop	{r3, r4, r5, pc}

0800a9e8 <HAL_TIM_OnePulse_Start>:
{
 800a9e8:	b510      	push	{r4, lr}
 800a9ea:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a9ec:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800a9f0:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a9f2:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a9f6:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a9fa:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a9fe:	2801      	cmp	r0, #1
 800aa00:	d12c      	bne.n	800aa5c <HAL_TIM_OnePulse_Start+0x74>
 800aa02:	b2db      	uxtb	r3, r3
 800aa04:	b2d2      	uxtb	r2, r2
 800aa06:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800aa08:	2b01      	cmp	r3, #1
 800aa0a:	d128      	bne.n	800aa5e <HAL_TIM_OnePulse_Start+0x76>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800aa0c:	2a01      	cmp	r2, #1
 800aa0e:	d127      	bne.n	800aa60 <HAL_TIM_OnePulse_Start+0x78>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800aa10:	2901      	cmp	r1, #1
 800aa12:	d001      	beq.n	800aa18 <HAL_TIM_OnePulse_Start+0x30>
    return HAL_ERROR;
 800aa14:	4610      	mov	r0, r2
 800aa16:	e022      	b.n	800aa5e <HAL_TIM_OnePulse_Start+0x76>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa18:	2302      	movs	r3, #2
 800aa1a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa1e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa22:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800aa2a:	2100      	movs	r1, #0
 800aa2c:	6820      	ldr	r0, [r4, #0]
 800aa2e:	f7fe fd14 	bl	800945a <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800aa32:	2201      	movs	r2, #1
 800aa34:	2104      	movs	r1, #4
 800aa36:	6820      	ldr	r0, [r4, #0]
 800aa38:	f7fe fd0f 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa3c:	6823      	ldr	r3, [r4, #0]
 800aa3e:	4a09      	ldr	r2, [pc, #36]	@ (800aa64 <HAL_TIM_OnePulse_Start+0x7c>)
 800aa40:	4293      	cmp	r3, r2
 800aa42:	d005      	beq.n	800aa50 <HAL_TIM_OnePulse_Start+0x68>
 800aa44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa48:	4293      	cmp	r3, r2
 800aa4a:	d001      	beq.n	800aa50 <HAL_TIM_OnePulse_Start+0x68>
  return HAL_OK;
 800aa4c:	2000      	movs	r0, #0
 800aa4e:	e006      	b.n	800aa5e <HAL_TIM_OnePulse_Start+0x76>
    __HAL_TIM_MOE_ENABLE(htim);
 800aa50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aa56:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 800aa58:	2000      	movs	r0, #0
 800aa5a:	e000      	b.n	800aa5e <HAL_TIM_OnePulse_Start+0x76>
    return HAL_ERROR;
 800aa5c:	2001      	movs	r0, #1
}
 800aa5e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800aa60:	4618      	mov	r0, r3
 800aa62:	e7fc      	b.n	800aa5e <HAL_TIM_OnePulse_Start+0x76>
 800aa64:	40012c00 	.word	0x40012c00

0800aa68 <HAL_TIM_OnePulse_Stop>:
{
 800aa68:	b510      	push	{r4, lr}
 800aa6a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	4611      	mov	r1, r2
 800aa70:	6800      	ldr	r0, [r0, #0]
 800aa72:	f7fe fcf2 	bl	800945a <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800aa76:	2200      	movs	r2, #0
 800aa78:	2104      	movs	r1, #4
 800aa7a:	6820      	ldr	r0, [r4, #0]
 800aa7c:	f7fe fced 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa80:	6823      	ldr	r3, [r4, #0]
 800aa82:	4a18      	ldr	r2, [pc, #96]	@ (800aae4 <HAL_TIM_OnePulse_Stop+0x7c>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d01d      	beq.n	800aac4 <HAL_TIM_OnePulse_Stop+0x5c>
 800aa88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d019      	beq.n	800aac4 <HAL_TIM_OnePulse_Stop+0x5c>
  __HAL_TIM_DISABLE(htim);
 800aa90:	6823      	ldr	r3, [r4, #0]
 800aa92:	6a19      	ldr	r1, [r3, #32]
 800aa94:	f241 1211 	movw	r2, #4369	@ 0x1111
 800aa98:	4211      	tst	r1, r2
 800aa9a:	d108      	bne.n	800aaae <HAL_TIM_OnePulse_Stop+0x46>
 800aa9c:	6a19      	ldr	r1, [r3, #32]
 800aa9e:	f240 4244 	movw	r2, #1092	@ 0x444
 800aaa2:	4211      	tst	r1, r2
 800aaa4:	d103      	bne.n	800aaae <HAL_TIM_OnePulse_Stop+0x46>
 800aaa6:	681a      	ldr	r2, [r3, #0]
 800aaa8:	f022 0201 	bic.w	r2, r2, #1
 800aaac:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aaae:	2301      	movs	r3, #1
 800aab0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aab4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aab8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aabc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800aac0:	2000      	movs	r0, #0
 800aac2:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 800aac4:	6a19      	ldr	r1, [r3, #32]
 800aac6:	f241 1211 	movw	r2, #4369	@ 0x1111
 800aaca:	4211      	tst	r1, r2
 800aacc:	d1e0      	bne.n	800aa90 <HAL_TIM_OnePulse_Stop+0x28>
 800aace:	6a19      	ldr	r1, [r3, #32]
 800aad0:	f240 4244 	movw	r2, #1092	@ 0x444
 800aad4:	4211      	tst	r1, r2
 800aad6:	d1db      	bne.n	800aa90 <HAL_TIM_OnePulse_Stop+0x28>
 800aad8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aada:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800aade:	645a      	str	r2, [r3, #68]	@ 0x44
 800aae0:	e7d6      	b.n	800aa90 <HAL_TIM_OnePulse_Stop+0x28>
 800aae2:	bf00      	nop
 800aae4:	40012c00 	.word	0x40012c00

0800aae8 <HAL_TIM_OnePulse_Start_IT>:
{
 800aae8:	b510      	push	{r4, lr}
 800aaea:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800aaec:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800aaf0:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800aaf2:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800aaf6:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800aafa:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800aafe:	2801      	cmp	r0, #1
 800ab00:	d137      	bne.n	800ab72 <HAL_TIM_OnePulse_Start_IT+0x8a>
 800ab02:	b2db      	uxtb	r3, r3
 800ab04:	b2d2      	uxtb	r2, r2
 800ab06:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab08:	2b01      	cmp	r3, #1
 800ab0a:	d133      	bne.n	800ab74 <HAL_TIM_OnePulse_Start_IT+0x8c>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ab0c:	2a01      	cmp	r2, #1
 800ab0e:	d132      	bne.n	800ab76 <HAL_TIM_OnePulse_Start_IT+0x8e>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ab10:	2901      	cmp	r1, #1
 800ab12:	d001      	beq.n	800ab18 <HAL_TIM_OnePulse_Start_IT+0x30>
    return HAL_ERROR;
 800ab14:	4610      	mov	r0, r2
 800ab16:	e02d      	b.n	800ab74 <HAL_TIM_OnePulse_Start_IT+0x8c>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab18:	2302      	movs	r3, #2
 800ab1a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab1e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab22:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ab2a:	6822      	ldr	r2, [r4, #0]
 800ab2c:	68d3      	ldr	r3, [r2, #12]
 800ab2e:	f043 0302 	orr.w	r3, r3, #2
 800ab32:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ab34:	6822      	ldr	r2, [r4, #0]
 800ab36:	68d3      	ldr	r3, [r2, #12]
 800ab38:	f043 0304 	orr.w	r3, r3, #4
 800ab3c:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ab3e:	2201      	movs	r2, #1
 800ab40:	2100      	movs	r1, #0
 800ab42:	6820      	ldr	r0, [r4, #0]
 800ab44:	f7fe fc89 	bl	800945a <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ab48:	2201      	movs	r2, #1
 800ab4a:	2104      	movs	r1, #4
 800ab4c:	6820      	ldr	r0, [r4, #0]
 800ab4e:	f7fe fc84 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ab52:	6823      	ldr	r3, [r4, #0]
 800ab54:	4a09      	ldr	r2, [pc, #36]	@ (800ab7c <HAL_TIM_OnePulse_Start_IT+0x94>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d005      	beq.n	800ab66 <HAL_TIM_OnePulse_Start_IT+0x7e>
 800ab5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d001      	beq.n	800ab66 <HAL_TIM_OnePulse_Start_IT+0x7e>
  return HAL_OK;
 800ab62:	2000      	movs	r0, #0
 800ab64:	e006      	b.n	800ab74 <HAL_TIM_OnePulse_Start_IT+0x8c>
    __HAL_TIM_MOE_ENABLE(htim);
 800ab66:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ab68:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ab6c:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 800ab6e:	2000      	movs	r0, #0
 800ab70:	e000      	b.n	800ab74 <HAL_TIM_OnePulse_Start_IT+0x8c>
    return HAL_ERROR;
 800ab72:	2001      	movs	r0, #1
}
 800ab74:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800ab76:	4618      	mov	r0, r3
 800ab78:	e7fc      	b.n	800ab74 <HAL_TIM_OnePulse_Start_IT+0x8c>
 800ab7a:	bf00      	nop
 800ab7c:	40012c00 	.word	0x40012c00

0800ab80 <HAL_TIM_OnePulse_Stop_IT>:
{
 800ab80:	b510      	push	{r4, lr}
 800ab82:	4604      	mov	r4, r0
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800ab84:	6802      	ldr	r2, [r0, #0]
 800ab86:	68d3      	ldr	r3, [r2, #12]
 800ab88:	f023 0302 	bic.w	r3, r3, #2
 800ab8c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800ab8e:	6802      	ldr	r2, [r0, #0]
 800ab90:	68d3      	ldr	r3, [r2, #12]
 800ab92:	f023 0304 	bic.w	r3, r3, #4
 800ab96:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800ab98:	2200      	movs	r2, #0
 800ab9a:	4611      	mov	r1, r2
 800ab9c:	6800      	ldr	r0, [r0, #0]
 800ab9e:	f7fe fc5c 	bl	800945a <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800aba2:	2200      	movs	r2, #0
 800aba4:	2104      	movs	r1, #4
 800aba6:	6820      	ldr	r0, [r4, #0]
 800aba8:	f7fe fc57 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800abac:	6823      	ldr	r3, [r4, #0]
 800abae:	4a18      	ldr	r2, [pc, #96]	@ (800ac10 <HAL_TIM_OnePulse_Stop_IT+0x90>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d01d      	beq.n	800abf0 <HAL_TIM_OnePulse_Stop_IT+0x70>
 800abb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800abb8:	4293      	cmp	r3, r2
 800abba:	d019      	beq.n	800abf0 <HAL_TIM_OnePulse_Stop_IT+0x70>
  __HAL_TIM_DISABLE(htim);
 800abbc:	6823      	ldr	r3, [r4, #0]
 800abbe:	6a19      	ldr	r1, [r3, #32]
 800abc0:	f241 1211 	movw	r2, #4369	@ 0x1111
 800abc4:	4211      	tst	r1, r2
 800abc6:	d108      	bne.n	800abda <HAL_TIM_OnePulse_Stop_IT+0x5a>
 800abc8:	6a19      	ldr	r1, [r3, #32]
 800abca:	f240 4244 	movw	r2, #1092	@ 0x444
 800abce:	4211      	tst	r1, r2
 800abd0:	d103      	bne.n	800abda <HAL_TIM_OnePulse_Stop_IT+0x5a>
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	f022 0201 	bic.w	r2, r2, #1
 800abd8:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800abda:	2301      	movs	r3, #1
 800abdc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800abe0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800abe4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800abe8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800abec:	2000      	movs	r0, #0
 800abee:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 800abf0:	6a19      	ldr	r1, [r3, #32]
 800abf2:	f241 1211 	movw	r2, #4369	@ 0x1111
 800abf6:	4211      	tst	r1, r2
 800abf8:	d1e0      	bne.n	800abbc <HAL_TIM_OnePulse_Stop_IT+0x3c>
 800abfa:	6a19      	ldr	r1, [r3, #32]
 800abfc:	f240 4244 	movw	r2, #1092	@ 0x444
 800ac00:	4211      	tst	r1, r2
 800ac02:	d1db      	bne.n	800abbc <HAL_TIM_OnePulse_Stop_IT+0x3c>
 800ac04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ac06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ac0a:	645a      	str	r2, [r3, #68]	@ 0x44
 800ac0c:	e7d6      	b.n	800abbc <HAL_TIM_OnePulse_Stop_IT+0x3c>
 800ac0e:	bf00      	nop
 800ac10:	40012c00 	.word	0x40012c00

0800ac14 <HAL_TIM_Encoder_Start>:
{
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ac18:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800ac1c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800ac1e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ac22:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800ac26:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ac28:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 800ac2c:	460d      	mov	r5, r1
 800ac2e:	b9b1      	cbnz	r1, 800ac5e <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac30:	2801      	cmp	r0, #1
 800ac32:	d149      	bne.n	800acc8 <HAL_TIM_Encoder_Start+0xb4>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ac34:	2a01      	cmp	r2, #1
 800ac36:	d148      	bne.n	800acca <HAL_TIM_Encoder_Start+0xb6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac38:	2302      	movs	r3, #2
 800ac3a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac3e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800ac42:	b37d      	cbz	r5, 800aca4 <HAL_TIM_Encoder_Start+0x90>
 800ac44:	2d04      	cmp	r5, #4
 800ac46:	d039      	beq.n	800acbc <HAL_TIM_Encoder_Start+0xa8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ac48:	2201      	movs	r2, #1
 800ac4a:	2100      	movs	r1, #0
 800ac4c:	6820      	ldr	r0, [r4, #0]
 800ac4e:	f7fe fc04 	bl	800945a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ac52:	2201      	movs	r2, #1
 800ac54:	2104      	movs	r1, #4
 800ac56:	6820      	ldr	r0, [r4, #0]
 800ac58:	f7fe fbff 	bl	800945a <TIM_CCxChannelCmd>
      break;
 800ac5c:	e027      	b.n	800acae <HAL_TIM_Encoder_Start+0x9a>
 800ac5e:	b2db      	uxtb	r3, r3
 800ac60:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 800ac64:	2904      	cmp	r1, #4
 800ac66:	d012      	beq.n	800ac8e <HAL_TIM_Encoder_Start+0x7a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac68:	2801      	cmp	r0, #1
 800ac6a:	d133      	bne.n	800acd4 <HAL_TIM_Encoder_Start+0xc0>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac6c:	2b01      	cmp	r3, #1
 800ac6e:	d12c      	bne.n	800acca <HAL_TIM_Encoder_Start+0xb6>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac70:	2a01      	cmp	r2, #1
 800ac72:	d131      	bne.n	800acd8 <HAL_TIM_Encoder_Start+0xc4>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ac74:	f1bc 0f01 	cmp.w	ip, #1
 800ac78:	d130      	bne.n	800acdc <HAL_TIM_Encoder_Start+0xc8>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac7a:	2302      	movs	r3, #2
 800ac7c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac80:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac8c:	e7d9      	b.n	800ac42 <HAL_TIM_Encoder_Start+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac8e:	2b01      	cmp	r3, #1
 800ac90:	d11c      	bne.n	800accc <HAL_TIM_Encoder_Start+0xb8>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ac92:	f1bc 0f01 	cmp.w	ip, #1
 800ac96:	d11b      	bne.n	800acd0 <HAL_TIM_Encoder_Start+0xbc>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac98:	2302      	movs	r3, #2
 800ac9a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aca2:	e7ce      	b.n	800ac42 <HAL_TIM_Encoder_Start+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800aca4:	2201      	movs	r2, #1
 800aca6:	2100      	movs	r1, #0
 800aca8:	6820      	ldr	r0, [r4, #0]
 800acaa:	f7fe fbd6 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 800acae:	6822      	ldr	r2, [r4, #0]
 800acb0:	6813      	ldr	r3, [r2, #0]
 800acb2:	f043 0301 	orr.w	r3, r3, #1
 800acb6:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800acb8:	2000      	movs	r0, #0
 800acba:	e006      	b.n	800acca <HAL_TIM_Encoder_Start+0xb6>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800acbc:	2201      	movs	r2, #1
 800acbe:	2104      	movs	r1, #4
 800acc0:	6820      	ldr	r0, [r4, #0]
 800acc2:	f7fe fbca 	bl	800945a <TIM_CCxChannelCmd>
      break;
 800acc6:	e7f2      	b.n	800acae <HAL_TIM_Encoder_Start+0x9a>
      return HAL_ERROR;
 800acc8:	2001      	movs	r0, #1
}
 800acca:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800accc:	2001      	movs	r0, #1
 800acce:	e7fc      	b.n	800acca <HAL_TIM_Encoder_Start+0xb6>
 800acd0:	4618      	mov	r0, r3
 800acd2:	e7fa      	b.n	800acca <HAL_TIM_Encoder_Start+0xb6>
      return HAL_ERROR;
 800acd4:	2001      	movs	r0, #1
 800acd6:	e7f8      	b.n	800acca <HAL_TIM_Encoder_Start+0xb6>
 800acd8:	4618      	mov	r0, r3
 800acda:	e7f6      	b.n	800acca <HAL_TIM_Encoder_Start+0xb6>
 800acdc:	4610      	mov	r0, r2
 800acde:	e7f4      	b.n	800acca <HAL_TIM_Encoder_Start+0xb6>

0800ace0 <HAL_TIM_Encoder_Stop>:
{
 800ace0:	b538      	push	{r3, r4, r5, lr}
 800ace2:	4604      	mov	r4, r0
  switch (Channel)
 800ace4:	460d      	mov	r5, r1
 800ace6:	b161      	cbz	r1, 800ad02 <HAL_TIM_Encoder_Stop+0x22>
 800ace8:	2904      	cmp	r1, #4
 800acea:	d02b      	beq.n	800ad44 <HAL_TIM_Encoder_Stop+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800acec:	2200      	movs	r2, #0
 800acee:	4611      	mov	r1, r2
 800acf0:	6800      	ldr	r0, [r0, #0]
 800acf2:	f7fe fbb2 	bl	800945a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800acf6:	2200      	movs	r2, #0
 800acf8:	2104      	movs	r1, #4
 800acfa:	6820      	ldr	r0, [r4, #0]
 800acfc:	f7fe fbad 	bl	800945a <TIM_CCxChannelCmd>
      break;
 800ad00:	e004      	b.n	800ad0c <HAL_TIM_Encoder_Stop+0x2c>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800ad02:	2200      	movs	r2, #0
 800ad04:	4611      	mov	r1, r2
 800ad06:	6800      	ldr	r0, [r0, #0]
 800ad08:	f7fe fba7 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800ad0c:	6823      	ldr	r3, [r4, #0]
 800ad0e:	6a19      	ldr	r1, [r3, #32]
 800ad10:	f241 1211 	movw	r2, #4369	@ 0x1111
 800ad14:	4211      	tst	r1, r2
 800ad16:	d108      	bne.n	800ad2a <HAL_TIM_Encoder_Stop+0x4a>
 800ad18:	6a19      	ldr	r1, [r3, #32]
 800ad1a:	f240 4244 	movw	r2, #1092	@ 0x444
 800ad1e:	4211      	tst	r1, r2
 800ad20:	d103      	bne.n	800ad2a <HAL_TIM_Encoder_Stop+0x4a>
 800ad22:	681a      	ldr	r2, [r3, #0]
 800ad24:	f022 0201 	bic.w	r2, r2, #1
 800ad28:	601a      	str	r2, [r3, #0]
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800ad2a:	b18d      	cbz	r5, 800ad50 <HAL_TIM_Encoder_Stop+0x70>
 800ad2c:	2d04      	cmp	r5, #4
 800ad2e:	d016      	beq.n	800ad5e <HAL_TIM_Encoder_Stop+0x7e>
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ad30:	2301      	movs	r3, #1
 800ad32:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ad36:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ad3a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ad3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad42:	e00a      	b.n	800ad5a <HAL_TIM_Encoder_Stop+0x7a>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800ad44:	2200      	movs	r2, #0
 800ad46:	2104      	movs	r1, #4
 800ad48:	6800      	ldr	r0, [r0, #0]
 800ad4a:	f7fe fb86 	bl	800945a <TIM_CCxChannelCmd>
      break;
 800ad4e:	e7dd      	b.n	800ad0c <HAL_TIM_Encoder_Stop+0x2c>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ad50:	2301      	movs	r3, #1
 800ad52:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ad56:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800ad5a:	2000      	movs	r0, #0
 800ad5c:	bd38      	pop	{r3, r4, r5, pc}
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ad5e:	2301      	movs	r3, #1
 800ad60:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ad64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad68:	e7f7      	b.n	800ad5a <HAL_TIM_Encoder_Stop+0x7a>

0800ad6a <HAL_TIM_Encoder_Start_IT>:
{
 800ad6a:	b538      	push	{r3, r4, r5, lr}
 800ad6c:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ad6e:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800ad72:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800ad74:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ad78:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800ad7c:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ad7e:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 800ad82:	460d      	mov	r5, r1
 800ad84:	bb09      	cbnz	r1, 800adca <HAL_TIM_Encoder_Start_IT+0x60>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ad86:	2801      	cmp	r0, #1
 800ad88:	d15e      	bne.n	800ae48 <HAL_TIM_Encoder_Start_IT+0xde>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ad8a:	2a01      	cmp	r2, #1
 800ad8c:	d15d      	bne.n	800ae4a <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad8e:	2302      	movs	r3, #2
 800ad90:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ad94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800ad98:	2d00      	cmp	r5, #0
 800ad9a:	d039      	beq.n	800ae10 <HAL_TIM_Encoder_Start_IT+0xa6>
 800ad9c:	2d04      	cmp	r5, #4
 800ad9e:	d048      	beq.n	800ae32 <HAL_TIM_Encoder_Start_IT+0xc8>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ada0:	2201      	movs	r2, #1
 800ada2:	2100      	movs	r1, #0
 800ada4:	6820      	ldr	r0, [r4, #0]
 800ada6:	f7fe fb58 	bl	800945a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800adaa:	2201      	movs	r2, #1
 800adac:	2104      	movs	r1, #4
 800adae:	6820      	ldr	r0, [r4, #0]
 800adb0:	f7fe fb53 	bl	800945a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800adb4:	6822      	ldr	r2, [r4, #0]
 800adb6:	68d3      	ldr	r3, [r2, #12]
 800adb8:	f043 0302 	orr.w	r3, r3, #2
 800adbc:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800adbe:	6822      	ldr	r2, [r4, #0]
 800adc0:	68d3      	ldr	r3, [r2, #12]
 800adc2:	f043 0304 	orr.w	r3, r3, #4
 800adc6:	60d3      	str	r3, [r2, #12]
      break;
 800adc8:	e02c      	b.n	800ae24 <HAL_TIM_Encoder_Start_IT+0xba>
 800adca:	b2db      	uxtb	r3, r3
 800adcc:	fa5f fc8c 	uxtb.w	ip, ip
  else if (Channel == TIM_CHANNEL_2)
 800add0:	2904      	cmp	r1, #4
 800add2:	d012      	beq.n	800adfa <HAL_TIM_Encoder_Start_IT+0x90>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800add4:	2801      	cmp	r0, #1
 800add6:	d13d      	bne.n	800ae54 <HAL_TIM_Encoder_Start_IT+0xea>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800add8:	2b01      	cmp	r3, #1
 800adda:	d136      	bne.n	800ae4a <HAL_TIM_Encoder_Start_IT+0xe0>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800addc:	2a01      	cmp	r2, #1
 800adde:	d13b      	bne.n	800ae58 <HAL_TIM_Encoder_Start_IT+0xee>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ade0:	f1bc 0f01 	cmp.w	ip, #1
 800ade4:	d13a      	bne.n	800ae5c <HAL_TIM_Encoder_Start_IT+0xf2>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ade6:	2302      	movs	r3, #2
 800ade8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800adec:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800adf0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800adf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adf8:	e7ce      	b.n	800ad98 <HAL_TIM_Encoder_Start_IT+0x2e>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800adfa:	2b01      	cmp	r3, #1
 800adfc:	d126      	bne.n	800ae4c <HAL_TIM_Encoder_Start_IT+0xe2>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800adfe:	f1bc 0f01 	cmp.w	ip, #1
 800ae02:	d125      	bne.n	800ae50 <HAL_TIM_Encoder_Start_IT+0xe6>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae04:	2302      	movs	r3, #2
 800ae06:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae0e:	e7c3      	b.n	800ad98 <HAL_TIM_Encoder_Start_IT+0x2e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ae10:	2201      	movs	r2, #1
 800ae12:	2100      	movs	r1, #0
 800ae14:	6820      	ldr	r0, [r4, #0]
 800ae16:	f7fe fb20 	bl	800945a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ae1a:	6822      	ldr	r2, [r4, #0]
 800ae1c:	68d3      	ldr	r3, [r2, #12]
 800ae1e:	f043 0302 	orr.w	r3, r3, #2
 800ae22:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 800ae24:	6822      	ldr	r2, [r4, #0]
 800ae26:	6813      	ldr	r3, [r2, #0]
 800ae28:	f043 0301 	orr.w	r3, r3, #1
 800ae2c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800ae2e:	2000      	movs	r0, #0
 800ae30:	e00b      	b.n	800ae4a <HAL_TIM_Encoder_Start_IT+0xe0>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ae32:	2201      	movs	r2, #1
 800ae34:	2104      	movs	r1, #4
 800ae36:	6820      	ldr	r0, [r4, #0]
 800ae38:	f7fe fb0f 	bl	800945a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ae3c:	6822      	ldr	r2, [r4, #0]
 800ae3e:	68d3      	ldr	r3, [r2, #12]
 800ae40:	f043 0304 	orr.w	r3, r3, #4
 800ae44:	60d3      	str	r3, [r2, #12]
      break;
 800ae46:	e7ed      	b.n	800ae24 <HAL_TIM_Encoder_Start_IT+0xba>
      return HAL_ERROR;
 800ae48:	2001      	movs	r0, #1
}
 800ae4a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800ae4c:	2001      	movs	r0, #1
 800ae4e:	e7fc      	b.n	800ae4a <HAL_TIM_Encoder_Start_IT+0xe0>
 800ae50:	4618      	mov	r0, r3
 800ae52:	e7fa      	b.n	800ae4a <HAL_TIM_Encoder_Start_IT+0xe0>
      return HAL_ERROR;
 800ae54:	2001      	movs	r0, #1
 800ae56:	e7f8      	b.n	800ae4a <HAL_TIM_Encoder_Start_IT+0xe0>
 800ae58:	4618      	mov	r0, r3
 800ae5a:	e7f6      	b.n	800ae4a <HAL_TIM_Encoder_Start_IT+0xe0>
 800ae5c:	4610      	mov	r0, r2
 800ae5e:	e7f4      	b.n	800ae4a <HAL_TIM_Encoder_Start_IT+0xe0>

0800ae60 <HAL_TIM_Encoder_Stop_IT>:
{
 800ae60:	b538      	push	{r3, r4, r5, lr}
 800ae62:	4604      	mov	r4, r0
  if (Channel == TIM_CHANNEL_1)
 800ae64:	460d      	mov	r5, r1
 800ae66:	2900      	cmp	r1, #0
 800ae68:	d031      	beq.n	800aece <HAL_TIM_Encoder_Stop_IT+0x6e>
  else if (Channel == TIM_CHANNEL_2)
 800ae6a:	2904      	cmp	r1, #4
 800ae6c:	d03a      	beq.n	800aee4 <HAL_TIM_Encoder_Stop_IT+0x84>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800ae6e:	2200      	movs	r2, #0
 800ae70:	4611      	mov	r1, r2
 800ae72:	6800      	ldr	r0, [r0, #0]
 800ae74:	f7fe faf1 	bl	800945a <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800ae78:	2200      	movs	r2, #0
 800ae7a:	2104      	movs	r1, #4
 800ae7c:	6820      	ldr	r0, [r4, #0]
 800ae7e:	f7fe faec 	bl	800945a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800ae82:	6822      	ldr	r2, [r4, #0]
 800ae84:	68d3      	ldr	r3, [r2, #12]
 800ae86:	f023 0302 	bic.w	r3, r3, #2
 800ae8a:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800ae8c:	6822      	ldr	r2, [r4, #0]
 800ae8e:	68d3      	ldr	r3, [r2, #12]
 800ae90:	f023 0304 	bic.w	r3, r3, #4
 800ae94:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 800ae96:	6823      	ldr	r3, [r4, #0]
 800ae98:	6a19      	ldr	r1, [r3, #32]
 800ae9a:	f241 1211 	movw	r2, #4369	@ 0x1111
 800ae9e:	4211      	tst	r1, r2
 800aea0:	d108      	bne.n	800aeb4 <HAL_TIM_Encoder_Stop_IT+0x54>
 800aea2:	6a19      	ldr	r1, [r3, #32]
 800aea4:	f240 4244 	movw	r2, #1092	@ 0x444
 800aea8:	4211      	tst	r1, r2
 800aeaa:	d103      	bne.n	800aeb4 <HAL_TIM_Encoder_Stop_IT+0x54>
 800aeac:	681a      	ldr	r2, [r3, #0]
 800aeae:	f022 0201 	bic.w	r2, r2, #1
 800aeb2:	601a      	str	r2, [r3, #0]
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800aeb4:	b30d      	cbz	r5, 800aefa <HAL_TIM_Encoder_Stop_IT+0x9a>
 800aeb6:	2d04      	cmp	r5, #4
 800aeb8:	d026      	beq.n	800af08 <HAL_TIM_Encoder_Stop_IT+0xa8>
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aeba:	2301      	movs	r3, #1
 800aebc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aec0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aec4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aec8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aecc:	e01a      	b.n	800af04 <HAL_TIM_Encoder_Stop_IT+0xa4>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800aece:	2200      	movs	r2, #0
 800aed0:	4611      	mov	r1, r2
 800aed2:	6800      	ldr	r0, [r0, #0]
 800aed4:	f7fe fac1 	bl	800945a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800aed8:	6822      	ldr	r2, [r4, #0]
 800aeda:	68d3      	ldr	r3, [r2, #12]
 800aedc:	f023 0302 	bic.w	r3, r3, #2
 800aee0:	60d3      	str	r3, [r2, #12]
 800aee2:	e7d8      	b.n	800ae96 <HAL_TIM_Encoder_Stop_IT+0x36>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800aee4:	2200      	movs	r2, #0
 800aee6:	2104      	movs	r1, #4
 800aee8:	6800      	ldr	r0, [r0, #0]
 800aeea:	f7fe fab6 	bl	800945a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800aeee:	6822      	ldr	r2, [r4, #0]
 800aef0:	68d3      	ldr	r3, [r2, #12]
 800aef2:	f023 0304 	bic.w	r3, r3, #4
 800aef6:	60d3      	str	r3, [r2, #12]
 800aef8:	e7cd      	b.n	800ae96 <HAL_TIM_Encoder_Stop_IT+0x36>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800aefa:	2301      	movs	r3, #1
 800aefc:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800af04:	2000      	movs	r0, #0
 800af06:	bd38      	pop	{r3, r4, r5, pc}
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af08:	2301      	movs	r3, #1
 800af0a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800af0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af12:	e7f7      	b.n	800af04 <HAL_TIM_Encoder_Stop_IT+0xa4>

0800af14 <HAL_TIM_Encoder_Start_DMA>:
{
 800af14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af16:	4604      	mov	r4, r0
 800af18:	461e      	mov	r6, r3
 800af1a:	f8bd 7018 	ldrh.w	r7, [sp, #24]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800af1e:	f890 503e 	ldrb.w	r5, [r0, #62]	@ 0x3e
 800af22:	b2ed      	uxtb	r5, r5
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800af24:	f890 003f 	ldrb.w	r0, [r0, #63]	@ 0x3f
 800af28:	fa5f fc80 	uxtb.w	ip, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800af2c:	f894 0042 	ldrb.w	r0, [r4, #66]	@ 0x42
 800af30:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800af32:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
  if (Channel == TIM_CHANNEL_1)
 800af36:	468e      	mov	lr, r1
 800af38:	2900      	cmp	r1, #0
 800af3a:	d131      	bne.n	800afa0 <HAL_TIM_Encoder_Start_DMA+0x8c>
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800af3c:	2d02      	cmp	r5, #2
 800af3e:	f000 80f1 	beq.w	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800af42:	2802      	cmp	r0, #2
 800af44:	f000 80eb 	beq.w	800b11e <HAL_TIM_Encoder_Start_DMA+0x20a>
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800af48:	2d01      	cmp	r5, #1
 800af4a:	f040 80ea 	bne.w	800b122 <HAL_TIM_Encoder_Start_DMA+0x20e>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 800af4e:	2801      	cmp	r0, #1
 800af50:	f040 80e8 	bne.w	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      if ((pData1 == NULL) || (Length == 0U))
 800af54:	2a00      	cmp	r2, #0
 800af56:	f000 80e7 	beq.w	800b128 <HAL_TIM_Encoder_Start_DMA+0x214>
 800af5a:	2f00      	cmp	r7, #0
 800af5c:	f000 80e6 	beq.w	800b12c <HAL_TIM_Encoder_Start_DMA+0x218>
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af60:	2302      	movs	r3, #2
 800af62:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af66:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  switch (Channel)
 800af6a:	f1be 0f00 	cmp.w	lr, #0
 800af6e:	d061      	beq.n	800b034 <HAL_TIM_Encoder_Start_DMA+0x120>
 800af70:	f1be 0f04 	cmp.w	lr, #4
 800af74:	f000 8081 	beq.w	800b07a <HAL_TIM_Encoder_Start_DMA+0x166>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800af78:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800af7a:	497c      	ldr	r1, [pc, #496]	@ (800b16c <HAL_TIM_Encoder_Start_DMA+0x258>)
 800af7c:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800af7e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800af80:	497b      	ldr	r1, [pc, #492]	@ (800b170 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800af82:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800af84:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800af86:	497b      	ldr	r1, [pc, #492]	@ (800b174 <HAL_TIM_Encoder_Start_DMA+0x260>)
 800af88:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 800af8a:	6821      	ldr	r1, [r4, #0]
 800af8c:	463b      	mov	r3, r7
 800af8e:	3134      	adds	r1, #52	@ 0x34
 800af90:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800af92:	f7f8 fdc0 	bl	8003b16 <HAL_DMA_Start_IT>
 800af96:	2800      	cmp	r0, #0
 800af98:	f000 8093 	beq.w	800b0c2 <HAL_TIM_Encoder_Start_DMA+0x1ae>
        return HAL_ERROR;
 800af9c:	2501      	movs	r5, #1
 800af9e:	e0c1      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800afa0:	b2db      	uxtb	r3, r3
  else if (Channel == TIM_CHANNEL_2)
 800afa2:	2904      	cmp	r1, #4
 800afa4:	d02c      	beq.n	800b000 <HAL_TIM_Encoder_Start_DMA+0xec>
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800afa6:	2d02      	cmp	r5, #2
 800afa8:	f000 80bc 	beq.w	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
        || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800afac:	f1bc 0f02 	cmp.w	ip, #2
 800afb0:	f000 80ca 	beq.w	800b148 <HAL_TIM_Encoder_Start_DMA+0x234>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800afb4:	2802      	cmp	r0, #2
 800afb6:	f000 80c9 	beq.w	800b14c <HAL_TIM_Encoder_Start_DMA+0x238>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800afba:	2b02      	cmp	r3, #2
 800afbc:	f000 80c8 	beq.w	800b150 <HAL_TIM_Encoder_Start_DMA+0x23c>
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800afc0:	2d01      	cmp	r5, #1
 800afc2:	f040 80c7 	bne.w	800b154 <HAL_TIM_Encoder_Start_DMA+0x240>
             && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 800afc6:	f1bc 0f01 	cmp.w	ip, #1
 800afca:	f040 80ab 	bne.w	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800afce:	2801      	cmp	r0, #1
 800afd0:	f040 80c2 	bne.w	800b158 <HAL_TIM_Encoder_Start_DMA+0x244>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	f040 80c1 	bne.w	800b15c <HAL_TIM_Encoder_Start_DMA+0x248>
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 800afda:	2a00      	cmp	r2, #0
 800afdc:	f000 80c0 	beq.w	800b160 <HAL_TIM_Encoder_Start_DMA+0x24c>
 800afe0:	2e00      	cmp	r6, #0
 800afe2:	f000 80bf 	beq.w	800b164 <HAL_TIM_Encoder_Start_DMA+0x250>
 800afe6:	2f00      	cmp	r7, #0
 800afe8:	f000 80be 	beq.w	800b168 <HAL_TIM_Encoder_Start_DMA+0x254>
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800afec:	2302      	movs	r3, #2
 800afee:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aff2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aff6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800affa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 800affe:	e7b4      	b.n	800af6a <HAL_TIM_Encoder_Start_DMA+0x56>
    if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b000:	f1bc 0f02 	cmp.w	ip, #2
 800b004:	f000 8094 	beq.w	800b130 <HAL_TIM_Encoder_Start_DMA+0x21c>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b008:	2b02      	cmp	r3, #2
 800b00a:	f000 8093 	beq.w	800b134 <HAL_TIM_Encoder_Start_DMA+0x220>
    else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 800b00e:	f1bc 0f01 	cmp.w	ip, #1
 800b012:	f040 8091 	bne.w	800b138 <HAL_TIM_Encoder_Start_DMA+0x224>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 800b016:	2b01      	cmp	r3, #1
 800b018:	f040 8090 	bne.w	800b13c <HAL_TIM_Encoder_Start_DMA+0x228>
      if ((pData2 == NULL) || (Length == 0U))
 800b01c:	2e00      	cmp	r6, #0
 800b01e:	f000 808f 	beq.w	800b140 <HAL_TIM_Encoder_Start_DMA+0x22c>
 800b022:	2f00      	cmp	r7, #0
 800b024:	f000 808e 	beq.w	800b144 <HAL_TIM_Encoder_Start_DMA+0x230>
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b028:	2302      	movs	r3, #2
 800b02a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b02e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b032:	e79a      	b.n	800af6a <HAL_TIM_Encoder_Start_DMA+0x56>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800b034:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b036:	494d      	ldr	r1, [pc, #308]	@ (800b16c <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b038:	6299      	str	r1, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b03a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b03c:	494c      	ldr	r1, [pc, #304]	@ (800b170 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b03e:	62d9      	str	r1, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b040:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b042:	494c      	ldr	r1, [pc, #304]	@ (800b174 <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b044:	6319      	str	r1, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 800b046:	6821      	ldr	r1, [r4, #0]
 800b048:	463b      	mov	r3, r7
 800b04a:	3134      	adds	r1, #52	@ 0x34
 800b04c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b04e:	f7f8 fd62 	bl	8003b16 <HAL_DMA_Start_IT>
 800b052:	4605      	mov	r5, r0
 800b054:	b108      	cbz	r0, 800b05a <HAL_TIM_Encoder_Start_DMA+0x146>
        return HAL_ERROR;
 800b056:	2501      	movs	r5, #1
 800b058:	e064      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b05a:	6822      	ldr	r2, [r4, #0]
 800b05c:	68d3      	ldr	r3, [r2, #12]
 800b05e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b062:	60d3      	str	r3, [r2, #12]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b064:	2201      	movs	r2, #1
 800b066:	2100      	movs	r1, #0
 800b068:	6820      	ldr	r0, [r4, #0]
 800b06a:	f7fe f9f6 	bl	800945a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE(htim);
 800b06e:	6822      	ldr	r2, [r4, #0]
 800b070:	6813      	ldr	r3, [r2, #0]
 800b072:	f043 0301 	orr.w	r3, r3, #1
 800b076:	6013      	str	r3, [r2, #0]
      break;
 800b078:	e054      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800b07a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b07c:	4a3b      	ldr	r2, [pc, #236]	@ (800b16c <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b07e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b080:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b082:	4a3b      	ldr	r2, [pc, #236]	@ (800b170 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b084:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 800b086:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b088:	4a3a      	ldr	r2, [pc, #232]	@ (800b174 <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b08a:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 800b08c:	6821      	ldr	r1, [r4, #0]
 800b08e:	463b      	mov	r3, r7
 800b090:	4632      	mov	r2, r6
 800b092:	3138      	adds	r1, #56	@ 0x38
 800b094:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b096:	f7f8 fd3e 	bl	8003b16 <HAL_DMA_Start_IT>
 800b09a:	4605      	mov	r5, r0
 800b09c:	b108      	cbz	r0, 800b0a2 <HAL_TIM_Encoder_Start_DMA+0x18e>
        return HAL_ERROR;
 800b09e:	2501      	movs	r5, #1
 800b0a0:	e040      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b0a2:	6822      	ldr	r2, [r4, #0]
 800b0a4:	68d3      	ldr	r3, [r2, #12]
 800b0a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b0aa:	60d3      	str	r3, [r2, #12]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	2104      	movs	r1, #4
 800b0b0:	6820      	ldr	r0, [r4, #0]
 800b0b2:	f7fe f9d2 	bl	800945a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE(htim);
 800b0b6:	6822      	ldr	r2, [r4, #0]
 800b0b8:	6813      	ldr	r3, [r2, #0]
 800b0ba:	f043 0301 	orr.w	r3, r3, #1
 800b0be:	6013      	str	r3, [r2, #0]
      break;
 800b0c0:	e030      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800b0c2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b0c4:	4a29      	ldr	r2, [pc, #164]	@ (800b16c <HAL_TIM_Encoder_Start_DMA+0x258>)
 800b0c6:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b0c8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b0ca:	4a29      	ldr	r2, [pc, #164]	@ (800b170 <HAL_TIM_Encoder_Start_DMA+0x25c>)
 800b0cc:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800b0ce:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b0d0:	4a28      	ldr	r2, [pc, #160]	@ (800b174 <HAL_TIM_Encoder_Start_DMA+0x260>)
 800b0d2:	631a      	str	r2, [r3, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 800b0d4:	6821      	ldr	r1, [r4, #0]
 800b0d6:	463b      	mov	r3, r7
 800b0d8:	4632      	mov	r2, r6
 800b0da:	3138      	adds	r1, #56	@ 0x38
 800b0dc:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b0de:	f7f8 fd1a 	bl	8003b16 <HAL_DMA_Start_IT>
 800b0e2:	4605      	mov	r5, r0
 800b0e4:	b108      	cbz	r0, 800b0ea <HAL_TIM_Encoder_Start_DMA+0x1d6>
        return HAL_ERROR;
 800b0e6:	2501      	movs	r5, #1
 800b0e8:	e01c      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b0ea:	6822      	ldr	r2, [r4, #0]
 800b0ec:	68d3      	ldr	r3, [r2, #12]
 800b0ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b0f2:	60d3      	str	r3, [r2, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b0f4:	6822      	ldr	r2, [r4, #0]
 800b0f6:	68d3      	ldr	r3, [r2, #12]
 800b0f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b0fc:	60d3      	str	r3, [r2, #12]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b0fe:	2201      	movs	r2, #1
 800b100:	2100      	movs	r1, #0
 800b102:	6820      	ldr	r0, [r4, #0]
 800b104:	f7fe f9a9 	bl	800945a <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b108:	2201      	movs	r2, #1
 800b10a:	2104      	movs	r1, #4
 800b10c:	6820      	ldr	r0, [r4, #0]
 800b10e:	f7fe f9a4 	bl	800945a <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE(htim);
 800b112:	6822      	ldr	r2, [r4, #0]
 800b114:	6813      	ldr	r3, [r2, #0]
 800b116:	f043 0301 	orr.w	r3, r3, #1
 800b11a:	6013      	str	r3, [r2, #0]
      break;
 800b11c:	e002      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_BUSY;
 800b11e:	4605      	mov	r5, r0
 800b120:	e000      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_ERROR;
 800b122:	2501      	movs	r5, #1
}
 800b124:	4628      	mov	r0, r5
 800b126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_ERROR;
 800b128:	4605      	mov	r5, r0
 800b12a:	e7fb      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b12c:	4605      	mov	r5, r0
 800b12e:	e7f9      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_BUSY;
 800b130:	4665      	mov	r5, ip
 800b132:	e7f7      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b134:	461d      	mov	r5, r3
 800b136:	e7f5      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_ERROR;
 800b138:	2501      	movs	r5, #1
 800b13a:	e7f3      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b13c:	4665      	mov	r5, ip
 800b13e:	e7f1      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
        return HAL_ERROR;
 800b140:	461d      	mov	r5, r3
 800b142:	e7ef      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b144:	461d      	mov	r5, r3
 800b146:	e7ed      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_BUSY;
 800b148:	4665      	mov	r5, ip
 800b14a:	e7eb      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b14c:	4605      	mov	r5, r0
 800b14e:	e7e9      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b150:	461d      	mov	r5, r3
 800b152:	e7e7      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
      return HAL_ERROR;
 800b154:	2501      	movs	r5, #1
 800b156:	e7e5      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b158:	4665      	mov	r5, ip
 800b15a:	e7e3      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b15c:	4605      	mov	r5, r0
 800b15e:	e7e1      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
        return HAL_ERROR;
 800b160:	461d      	mov	r5, r3
 800b162:	e7df      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b164:	461d      	mov	r5, r3
 800b166:	e7dd      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b168:	461d      	mov	r5, r3
 800b16a:	e7db      	b.n	800b124 <HAL_TIM_Encoder_Start_DMA+0x210>
 800b16c:	0800864b 	.word	0x0800864b
 800b170:	080086cd 	.word	0x080086cd
 800b174:	08008941 	.word	0x08008941

0800b178 <HAL_TIM_Encoder_Stop_DMA>:
{
 800b178:	b538      	push	{r3, r4, r5, lr}
 800b17a:	4604      	mov	r4, r0
  if (Channel == TIM_CHANNEL_1)
 800b17c:	460d      	mov	r5, r1
 800b17e:	2900      	cmp	r1, #0
 800b180:	d037      	beq.n	800b1f2 <HAL_TIM_Encoder_Stop_DMA+0x7a>
  else if (Channel == TIM_CHANNEL_2)
 800b182:	2904      	cmp	r1, #4
 800b184:	d043      	beq.n	800b20e <HAL_TIM_Encoder_Stop_DMA+0x96>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b186:	2200      	movs	r2, #0
 800b188:	4611      	mov	r1, r2
 800b18a:	6800      	ldr	r0, [r0, #0]
 800b18c:	f7fe f965 	bl	800945a <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b190:	2200      	movs	r2, #0
 800b192:	2104      	movs	r1, #4
 800b194:	6820      	ldr	r0, [r4, #0]
 800b196:	f7fe f960 	bl	800945a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b19a:	6822      	ldr	r2, [r4, #0]
 800b19c:	68d3      	ldr	r3, [r2, #12]
 800b19e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b1a2:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b1a4:	6822      	ldr	r2, [r4, #0]
 800b1a6:	68d3      	ldr	r3, [r2, #12]
 800b1a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b1ac:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b1ae:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b1b0:	f7f8 fd10 	bl	8003bd4 <HAL_DMA_Abort_IT>
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800b1b4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b1b6:	f7f8 fd0d 	bl	8003bd4 <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 800b1ba:	6823      	ldr	r3, [r4, #0]
 800b1bc:	6a19      	ldr	r1, [r3, #32]
 800b1be:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b1c2:	4211      	tst	r1, r2
 800b1c4:	d108      	bne.n	800b1d8 <HAL_TIM_Encoder_Stop_DMA+0x60>
 800b1c6:	6a19      	ldr	r1, [r3, #32]
 800b1c8:	f240 4244 	movw	r2, #1092	@ 0x444
 800b1cc:	4211      	tst	r1, r2
 800b1ce:	d103      	bne.n	800b1d8 <HAL_TIM_Encoder_Stop_DMA+0x60>
 800b1d0:	681a      	ldr	r2, [r3, #0]
 800b1d2:	f022 0201 	bic.w	r2, r2, #1
 800b1d6:	601a      	str	r2, [r3, #0]
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 800b1d8:	b33d      	cbz	r5, 800b22a <HAL_TIM_Encoder_Stop_DMA+0xb2>
 800b1da:	2d04      	cmp	r5, #4
 800b1dc:	d02c      	beq.n	800b238 <HAL_TIM_Encoder_Stop_DMA+0xc0>
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b1de:	2301      	movs	r3, #1
 800b1e0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b1e4:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b1e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b1ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1f0:	e020      	b.n	800b234 <HAL_TIM_Encoder_Stop_DMA+0xbc>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	4611      	mov	r1, r2
 800b1f6:	6800      	ldr	r0, [r0, #0]
 800b1f8:	f7fe f92f 	bl	800945a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b1fc:	6822      	ldr	r2, [r4, #0]
 800b1fe:	68d3      	ldr	r3, [r2, #12]
 800b200:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b204:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b206:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b208:	f7f8 fce4 	bl	8003bd4 <HAL_DMA_Abort_IT>
 800b20c:	e7d5      	b.n	800b1ba <HAL_TIM_Encoder_Stop_DMA+0x42>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 800b20e:	2200      	movs	r2, #0
 800b210:	2104      	movs	r1, #4
 800b212:	6800      	ldr	r0, [r0, #0]
 800b214:	f7fe f921 	bl	800945a <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b218:	6822      	ldr	r2, [r4, #0]
 800b21a:	68d3      	ldr	r3, [r2, #12]
 800b21c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b220:	60d3      	str	r3, [r2, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800b222:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800b224:	f7f8 fcd6 	bl	8003bd4 <HAL_DMA_Abort_IT>
 800b228:	e7c7      	b.n	800b1ba <HAL_TIM_Encoder_Stop_DMA+0x42>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b22a:	2301      	movs	r3, #1
 800b22c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b230:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800b234:	2000      	movs	r0, #0
 800b236:	bd38      	pop	{r3, r4, r5, pc}
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b238:	2301      	movs	r3, #1
 800b23a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b23e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b242:	e7f7      	b.n	800b234 <HAL_TIM_Encoder_Stop_DMA+0xbc>

0800b244 <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800b244:	f001 010f 	and.w	r1, r1, #15
 800b248:	f04f 0c04 	mov.w	ip, #4
 800b24c:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800b250:	6a03      	ldr	r3, [r0, #32]
 800b252:	ea23 030c 	bic.w	r3, r3, ip
 800b256:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800b258:	6a03      	ldr	r3, [r0, #32]
 800b25a:	408a      	lsls	r2, r1
 800b25c:	4313      	orrs	r3, r2
 800b25e:	6203      	str	r3, [r0, #32]
}
 800b260:	4770      	bx	lr

0800b262 <TIM_DMAErrorCCxN>:
{
 800b262:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b264:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b266:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b268:	4283      	cmp	r3, r0
 800b26a:	d00b      	beq.n	800b284 <TIM_DMAErrorCCxN+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b26c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b26e:	4283      	cmp	r3, r0
 800b270:	d00d      	beq.n	800b28e <TIM_DMAErrorCCxN+0x2c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b272:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b274:	4283      	cmp	r3, r0
 800b276:	d010      	beq.n	800b29a <TIM_DMAErrorCCxN+0x38>
  HAL_TIM_ErrorCallback(htim);
 800b278:	4620      	mov	r0, r4
 800b27a:	f7fd fb60 	bl	800893e <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b27e:	2300      	movs	r3, #0
 800b280:	7723      	strb	r3, [r4, #28]
}
 800b282:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b284:	2301      	movs	r3, #1
 800b286:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b288:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b28c:	e7f4      	b.n	800b278 <TIM_DMAErrorCCxN+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b28e:	2302      	movs	r3, #2
 800b290:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b292:	2301      	movs	r3, #1
 800b294:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b298:	e7ee      	b.n	800b278 <TIM_DMAErrorCCxN+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b29a:	2304      	movs	r3, #4
 800b29c:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b29e:	2301      	movs	r3, #1
 800b2a0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b2a4:	e7e8      	b.n	800b278 <TIM_DMAErrorCCxN+0x16>

0800b2a6 <TIM_DMADelayPulseNCplt>:
{
 800b2a6:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2a8:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800b2aa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b2ac:	4283      	cmp	r3, r0
 800b2ae:	d00b      	beq.n	800b2c8 <TIM_DMADelayPulseNCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800b2b0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b2b2:	4283      	cmp	r3, r0
 800b2b4:	d011      	beq.n	800b2da <TIM_DMADelayPulseNCplt+0x34>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800b2b6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800b2b8:	4283      	cmp	r3, r0
 800b2ba:	d017      	beq.n	800b2ec <TIM_DMADelayPulseNCplt+0x46>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b2bc:	4620      	mov	r0, r4
 800b2be:	f7fd fa24 	bl	800870a <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	7723      	strb	r3, [r4, #28]
}
 800b2c6:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800b2cc:	6983      	ldr	r3, [r0, #24]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d1f4      	bne.n	800b2bc <TIM_DMADelayPulseNCplt+0x16>
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b2d8:	e7f0      	b.n	800b2bc <TIM_DMADelayPulseNCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b2da:	2302      	movs	r3, #2
 800b2dc:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800b2de:	6983      	ldr	r3, [r0, #24]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d1eb      	bne.n	800b2bc <TIM_DMADelayPulseNCplt+0x16>
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2ea:	e7e7      	b.n	800b2bc <TIM_DMADelayPulseNCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b2ec:	2304      	movs	r3, #4
 800b2ee:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800b2f0:	6983      	ldr	r3, [r0, #24]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d1e2      	bne.n	800b2bc <TIM_DMADelayPulseNCplt+0x16>
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b2fc:	e7de      	b.n	800b2bc <TIM_DMADelayPulseNCplt+0x16>

0800b2fe <HAL_TIMEx_HallSensor_MspInit>:
}
 800b2fe:	4770      	bx	lr

0800b300 <HAL_TIMEx_HallSensor_Init>:
  if (htim == NULL)
 800b300:	2800      	cmp	r0, #0
 800b302:	d065      	beq.n	800b3d0 <HAL_TIMEx_HallSensor_Init+0xd0>
{
 800b304:	b570      	push	{r4, r5, r6, lr}
 800b306:	b088      	sub	sp, #32
 800b308:	460e      	mov	r6, r1
 800b30a:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800b30c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800b310:	2b00      	cmp	r3, #0
 800b312:	d058      	beq.n	800b3c6 <HAL_TIMEx_HallSensor_Init+0xc6>
  htim->State = HAL_TIM_STATE_BUSY;
 800b314:	2302      	movs	r3, #2
 800b316:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b31a:	4621      	mov	r1, r4
 800b31c:	f851 0b04 	ldr.w	r0, [r1], #4
 800b320:	f7fd fb68 	bl	80089f4 <TIM_Base_SetConfig>
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800b324:	68b3      	ldr	r3, [r6, #8]
 800b326:	2203      	movs	r2, #3
 800b328:	6831      	ldr	r1, [r6, #0]
 800b32a:	6820      	ldr	r0, [r4, #0]
 800b32c:	f7fd fdc6 	bl	8008ebc <TIM_TI1_SetConfig>
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b330:	6822      	ldr	r2, [r4, #0]
 800b332:	6993      	ldr	r3, [r2, #24]
 800b334:	f023 030c 	bic.w	r3, r3, #12
 800b338:	6193      	str	r3, [r2, #24]
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800b33a:	6822      	ldr	r2, [r4, #0]
 800b33c:	6993      	ldr	r3, [r2, #24]
 800b33e:	6871      	ldr	r1, [r6, #4]
 800b340:	430b      	orrs	r3, r1
 800b342:	6193      	str	r3, [r2, #24]
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 800b344:	6822      	ldr	r2, [r4, #0]
 800b346:	6853      	ldr	r3, [r2, #4]
 800b348:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b34c:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800b34e:	6822      	ldr	r2, [r4, #0]
 800b350:	6893      	ldr	r3, [r2, #8]
 800b352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b356:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800b358:	6822      	ldr	r2, [r4, #0]
 800b35a:	6893      	ldr	r3, [r2, #8]
 800b35c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b360:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800b362:	6822      	ldr	r2, [r4, #0]
 800b364:	6893      	ldr	r3, [r2, #8]
 800b366:	f023 0307 	bic.w	r3, r3, #7
 800b36a:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800b36c:	6822      	ldr	r2, [r4, #0]
 800b36e:	6893      	ldr	r3, [r2, #8]
 800b370:	f043 0304 	orr.w	r3, r3, #4
 800b374:	6093      	str	r3, [r2, #8]
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800b376:	2500      	movs	r5, #0
 800b378:	9505      	str	r5, [sp, #20]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800b37a:	9506      	str	r5, [sp, #24]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800b37c:	2370      	movs	r3, #112	@ 0x70
 800b37e:	9301      	str	r3, [sp, #4]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800b380:	9507      	str	r5, [sp, #28]
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800b382:	9504      	str	r5, [sp, #16]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b384:	9503      	str	r5, [sp, #12]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800b386:	68f3      	ldr	r3, [r6, #12]
 800b388:	9302      	str	r3, [sp, #8]
  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800b38a:	a901      	add	r1, sp, #4
 800b38c:	6820      	ldr	r0, [r4, #0]
 800b38e:	f7fd fcbf 	bl	8008d10 <TIM_OC2_SetConfig>
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800b392:	6822      	ldr	r2, [r4, #0]
 800b394:	6853      	ldr	r3, [r2, #4]
 800b396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b39a:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800b39c:	6822      	ldr	r2, [r4, #0]
 800b39e:	6853      	ldr	r3, [r2, #4]
 800b3a0:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800b3a4:	6053      	str	r3, [r2, #4]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b3ac:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b3b0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b3b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b3b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_READY;
 800b3bc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800b3c0:	4628      	mov	r0, r5
}
 800b3c2:	b008      	add	sp, #32
 800b3c4:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 800b3c6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIMEx_HallSensor_MspInit(htim);
 800b3ca:	f7ff ff98 	bl	800b2fe <HAL_TIMEx_HallSensor_MspInit>
 800b3ce:	e7a1      	b.n	800b314 <HAL_TIMEx_HallSensor_Init+0x14>
    return HAL_ERROR;
 800b3d0:	2001      	movs	r0, #1
}
 800b3d2:	4770      	bx	lr

0800b3d4 <HAL_TIMEx_HallSensor_MspDeInit>:
}
 800b3d4:	4770      	bx	lr

0800b3d6 <HAL_TIMEx_HallSensor_DeInit>:
{
 800b3d6:	b510      	push	{r4, lr}
 800b3d8:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800b3da:	2302      	movs	r3, #2
 800b3dc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_DISABLE(htim);
 800b3e0:	6803      	ldr	r3, [r0, #0]
 800b3e2:	6a19      	ldr	r1, [r3, #32]
 800b3e4:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b3e8:	4211      	tst	r1, r2
 800b3ea:	d108      	bne.n	800b3fe <HAL_TIMEx_HallSensor_DeInit+0x28>
 800b3ec:	6a19      	ldr	r1, [r3, #32]
 800b3ee:	f240 4244 	movw	r2, #1092	@ 0x444
 800b3f2:	4211      	tst	r1, r2
 800b3f4:	d103      	bne.n	800b3fe <HAL_TIMEx_HallSensor_DeInit+0x28>
 800b3f6:	681a      	ldr	r2, [r3, #0]
 800b3f8:	f022 0201 	bic.w	r2, r2, #1
 800b3fc:	601a      	str	r2, [r3, #0]
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 800b3fe:	4620      	mov	r0, r4
 800b400:	f7ff ffe8 	bl	800b3d4 <HAL_TIMEx_HallSensor_MspDeInit>
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800b404:	2000      	movs	r0, #0
 800b406:	f884 0046 	strb.w	r0, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800b40a:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800b40e:	f884 003f 	strb.w	r0, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800b412:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800b416:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
  htim->State = HAL_TIM_STATE_RESET;
 800b41a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800b41e:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
}
 800b422:	bd10      	pop	{r4, pc}

0800b424 <HAL_TIMEx_HallSensor_Start>:
{
 800b424:	b510      	push	{r4, lr}
 800b426:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b428:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800b42c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b42e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b432:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b436:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b43a:	2801      	cmp	r0, #1
 800b43c:	d13f      	bne.n	800b4be <HAL_TIMEx_HallSensor_Start+0x9a>
 800b43e:	b2db      	uxtb	r3, r3
 800b440:	b2d2      	uxtb	r2, r2
 800b442:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b444:	2b01      	cmp	r3, #1
 800b446:	d13b      	bne.n	800b4c0 <HAL_TIMEx_HallSensor_Start+0x9c>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b448:	2a01      	cmp	r2, #1
 800b44a:	d13a      	bne.n	800b4c2 <HAL_TIMEx_HallSensor_Start+0x9e>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b44c:	2901      	cmp	r1, #1
 800b44e:	d001      	beq.n	800b454 <HAL_TIMEx_HallSensor_Start+0x30>
    return HAL_ERROR;
 800b450:	4610      	mov	r0, r2
 800b452:	e035      	b.n	800b4c0 <HAL_TIMEx_HallSensor_Start+0x9c>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b454:	2302      	movs	r3, #2
 800b456:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b45a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b45e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b462:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b466:	2100      	movs	r1, #0
 800b468:	6820      	ldr	r0, [r4, #0]
 800b46a:	f7fd fff6 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b46e:	6823      	ldr	r3, [r4, #0]
 800b470:	4a16      	ldr	r2, [pc, #88]	@ (800b4cc <HAL_TIMEx_HallSensor_Start+0xa8>)
 800b472:	4293      	cmp	r3, r2
 800b474:	d018      	beq.n	800b4a8 <HAL_TIMEx_HallSensor_Start+0x84>
 800b476:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b47a:	4293      	cmp	r3, r2
 800b47c:	d014      	beq.n	800b4a8 <HAL_TIMEx_HallSensor_Start+0x84>
 800b47e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b482:	d011      	beq.n	800b4a8 <HAL_TIMEx_HallSensor_Start+0x84>
 800b484:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800b488:	4293      	cmp	r3, r2
 800b48a:	d00d      	beq.n	800b4a8 <HAL_TIMEx_HallSensor_Start+0x84>
 800b48c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b490:	4293      	cmp	r3, r2
 800b492:	d009      	beq.n	800b4a8 <HAL_TIMEx_HallSensor_Start+0x84>
 800b494:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b498:	4293      	cmp	r3, r2
 800b49a:	d005      	beq.n	800b4a8 <HAL_TIMEx_HallSensor_Start+0x84>
    __HAL_TIM_ENABLE(htim);
 800b49c:	681a      	ldr	r2, [r3, #0]
 800b49e:	f042 0201 	orr.w	r2, r2, #1
 800b4a2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b4a4:	2000      	movs	r0, #0
 800b4a6:	e00b      	b.n	800b4c0 <HAL_TIMEx_HallSensor_Start+0x9c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b4a8:	689a      	ldr	r2, [r3, #8]
 800b4aa:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b4ae:	2a06      	cmp	r2, #6
 800b4b0:	d009      	beq.n	800b4c6 <HAL_TIMEx_HallSensor_Start+0xa2>
      __HAL_TIM_ENABLE(htim);
 800b4b2:	681a      	ldr	r2, [r3, #0]
 800b4b4:	f042 0201 	orr.w	r2, r2, #1
 800b4b8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b4ba:	2000      	movs	r0, #0
 800b4bc:	e000      	b.n	800b4c0 <HAL_TIMEx_HallSensor_Start+0x9c>
    return HAL_ERROR;
 800b4be:	2001      	movs	r0, #1
}
 800b4c0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	e7fc      	b.n	800b4c0 <HAL_TIMEx_HallSensor_Start+0x9c>
  return HAL_OK;
 800b4c6:	2000      	movs	r0, #0
 800b4c8:	e7fa      	b.n	800b4c0 <HAL_TIMEx_HallSensor_Start+0x9c>
 800b4ca:	bf00      	nop
 800b4cc:	40012c00 	.word	0x40012c00

0800b4d0 <HAL_TIMEx_HallSensor_Stop>:
{
 800b4d0:	b510      	push	{r4, lr}
 800b4d2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	4611      	mov	r1, r2
 800b4d8:	6800      	ldr	r0, [r0, #0]
 800b4da:	f7fd ffbe 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 800b4de:	6823      	ldr	r3, [r4, #0]
 800b4e0:	6a19      	ldr	r1, [r3, #32]
 800b4e2:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b4e6:	4211      	tst	r1, r2
 800b4e8:	d108      	bne.n	800b4fc <HAL_TIMEx_HallSensor_Stop+0x2c>
 800b4ea:	6a19      	ldr	r1, [r3, #32]
 800b4ec:	f240 4244 	movw	r2, #1092	@ 0x444
 800b4f0:	4211      	tst	r1, r2
 800b4f2:	d103      	bne.n	800b4fc <HAL_TIMEx_HallSensor_Stop+0x2c>
 800b4f4:	681a      	ldr	r2, [r3, #0]
 800b4f6:	f022 0201 	bic.w	r2, r2, #1
 800b4fa:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b502:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b506:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b50a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800b50e:	2000      	movs	r0, #0
 800b510:	bd10      	pop	{r4, pc}
	...

0800b514 <HAL_TIMEx_HallSensor_Start_IT>:
{
 800b514:	b510      	push	{r4, lr}
 800b516:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b518:	f890 003e 	ldrb.w	r0, [r0, #62]	@ 0x3e
 800b51c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800b51e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b522:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800b526:	f894 1043 	ldrb.w	r1, [r4, #67]	@ 0x43
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b52a:	2801      	cmp	r0, #1
 800b52c:	d145      	bne.n	800b5ba <HAL_TIMEx_HallSensor_Start_IT+0xa6>
 800b52e:	b2db      	uxtb	r3, r3
 800b530:	b2d2      	uxtb	r2, r2
 800b532:	b2c9      	uxtb	r1, r1
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800b534:	2b01      	cmp	r3, #1
 800b536:	d141      	bne.n	800b5bc <HAL_TIMEx_HallSensor_Start_IT+0xa8>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800b538:	2a01      	cmp	r2, #1
 800b53a:	d140      	bne.n	800b5be <HAL_TIMEx_HallSensor_Start_IT+0xaa>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b53c:	2901      	cmp	r1, #1
 800b53e:	d001      	beq.n	800b544 <HAL_TIMEx_HallSensor_Start_IT+0x30>
    return HAL_ERROR;
 800b540:	4610      	mov	r0, r2
 800b542:	e03b      	b.n	800b5bc <HAL_TIMEx_HallSensor_Start_IT+0xa8>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b544:	2302      	movs	r3, #2
 800b546:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b54a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b54e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b552:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b556:	6822      	ldr	r2, [r4, #0]
 800b558:	68d3      	ldr	r3, [r2, #12]
 800b55a:	f043 0302 	orr.w	r3, r3, #2
 800b55e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b560:	2201      	movs	r2, #1
 800b562:	2100      	movs	r1, #0
 800b564:	6820      	ldr	r0, [r4, #0]
 800b566:	f7fd ff78 	bl	800945a <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b56a:	6823      	ldr	r3, [r4, #0]
 800b56c:	4a16      	ldr	r2, [pc, #88]	@ (800b5c8 <HAL_TIMEx_HallSensor_Start_IT+0xb4>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d018      	beq.n	800b5a4 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b572:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b576:	4293      	cmp	r3, r2
 800b578:	d014      	beq.n	800b5a4 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b57a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b57e:	d011      	beq.n	800b5a4 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b580:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800b584:	4293      	cmp	r3, r2
 800b586:	d00d      	beq.n	800b5a4 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b588:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b58c:	4293      	cmp	r3, r2
 800b58e:	d009      	beq.n	800b5a4 <HAL_TIMEx_HallSensor_Start_IT+0x90>
 800b590:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b594:	4293      	cmp	r3, r2
 800b596:	d005      	beq.n	800b5a4 <HAL_TIMEx_HallSensor_Start_IT+0x90>
    __HAL_TIM_ENABLE(htim);
 800b598:	681a      	ldr	r2, [r3, #0]
 800b59a:	f042 0201 	orr.w	r2, r2, #1
 800b59e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b5a0:	2000      	movs	r0, #0
 800b5a2:	e00b      	b.n	800b5bc <HAL_TIMEx_HallSensor_Start_IT+0xa8>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b5a4:	689a      	ldr	r2, [r3, #8]
 800b5a6:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b5aa:	2a06      	cmp	r2, #6
 800b5ac:	d009      	beq.n	800b5c2 <HAL_TIMEx_HallSensor_Start_IT+0xae>
      __HAL_TIM_ENABLE(htim);
 800b5ae:	681a      	ldr	r2, [r3, #0]
 800b5b0:	f042 0201 	orr.w	r2, r2, #1
 800b5b4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b5b6:	2000      	movs	r0, #0
 800b5b8:	e000      	b.n	800b5bc <HAL_TIMEx_HallSensor_Start_IT+0xa8>
    return HAL_ERROR;
 800b5ba:	2001      	movs	r0, #1
}
 800b5bc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b5be:	4618      	mov	r0, r3
 800b5c0:	e7fc      	b.n	800b5bc <HAL_TIMEx_HallSensor_Start_IT+0xa8>
  return HAL_OK;
 800b5c2:	2000      	movs	r0, #0
 800b5c4:	e7fa      	b.n	800b5bc <HAL_TIMEx_HallSensor_Start_IT+0xa8>
 800b5c6:	bf00      	nop
 800b5c8:	40012c00 	.word	0x40012c00

0800b5cc <HAL_TIMEx_HallSensor_Stop_IT>:
{
 800b5cc:	b510      	push	{r4, lr}
 800b5ce:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	4611      	mov	r1, r2
 800b5d4:	6800      	ldr	r0, [r0, #0]
 800b5d6:	f7fd ff40 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b5da:	6822      	ldr	r2, [r4, #0]
 800b5dc:	68d3      	ldr	r3, [r2, #12]
 800b5de:	f023 0302 	bic.w	r3, r3, #2
 800b5e2:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 800b5e4:	6823      	ldr	r3, [r4, #0]
 800b5e6:	6a19      	ldr	r1, [r3, #32]
 800b5e8:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b5ec:	4211      	tst	r1, r2
 800b5ee:	d108      	bne.n	800b602 <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 800b5f0:	6a19      	ldr	r1, [r3, #32]
 800b5f2:	f240 4244 	movw	r2, #1092	@ 0x444
 800b5f6:	4211      	tst	r1, r2
 800b5f8:	d103      	bne.n	800b602 <HAL_TIMEx_HallSensor_Stop_IT+0x36>
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	f022 0201 	bic.w	r2, r2, #1
 800b600:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b602:	2301      	movs	r3, #1
 800b604:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b608:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b60c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800b610:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800b614:	2000      	movs	r0, #0
 800b616:	bd10      	pop	{r4, pc}

0800b618 <HAL_TIMEx_HallSensor_Start_DMA>:
{
 800b618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b61a:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800b61c:	f890 c03e 	ldrb.w	ip, [r0, #62]	@ 0x3e
 800b620:	fa5f f08c 	uxtb.w	r0, ip
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800b624:	f894 c042 	ldrb.w	ip, [r4, #66]	@ 0x42
  if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800b628:	2802      	cmp	r0, #2
 800b62a:	d057      	beq.n	800b6dc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
 800b62c:	460f      	mov	r7, r1
 800b62e:	4616      	mov	r6, r2
 800b630:	fa5f f58c 	uxtb.w	r5, ip
      || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800b634:	2d02      	cmp	r5, #2
 800b636:	d04e      	beq.n	800b6d6 <HAL_TIMEx_HallSensor_Start_DMA+0xbe>
  else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800b638:	2801      	cmp	r0, #1
 800b63a:	d14e      	bne.n	800b6da <HAL_TIMEx_HallSensor_Start_DMA+0xc2>
           && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 800b63c:	2d01      	cmp	r5, #1
 800b63e:	d14d      	bne.n	800b6dc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    if ((pData == NULL) || (Length == 0U))
 800b640:	2900      	cmp	r1, #0
 800b642:	d04c      	beq.n	800b6de <HAL_TIMEx_HallSensor_Start_DMA+0xc6>
 800b644:	b90a      	cbnz	r2, 800b64a <HAL_TIMEx_HallSensor_Start_DMA+0x32>
      return HAL_ERROR;
 800b646:	4628      	mov	r0, r5
 800b648:	e048      	b.n	800b6dc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b64a:	2302      	movs	r3, #2
 800b64c:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b650:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b654:	2201      	movs	r2, #1
 800b656:	2100      	movs	r1, #0
 800b658:	6820      	ldr	r0, [r4, #0]
 800b65a:	f7fd fefe 	bl	800945a <TIM_CCxChannelCmd>
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800b65e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b660:	4a21      	ldr	r2, [pc, #132]	@ (800b6e8 <HAL_TIMEx_HallSensor_Start_DMA+0xd0>)
 800b662:	629a      	str	r2, [r3, #40]	@ 0x28
  htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800b664:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b666:	4a21      	ldr	r2, [pc, #132]	@ (800b6ec <HAL_TIMEx_HallSensor_Start_DMA+0xd4>)
 800b668:	62da      	str	r2, [r3, #44]	@ 0x2c
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b66a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b66c:	4a20      	ldr	r2, [pc, #128]	@ (800b6f0 <HAL_TIMEx_HallSensor_Start_DMA+0xd8>)
 800b66e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800b670:	6821      	ldr	r1, [r4, #0]
 800b672:	4633      	mov	r3, r6
 800b674:	463a      	mov	r2, r7
 800b676:	3134      	adds	r1, #52	@ 0x34
 800b678:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b67a:	f7f8 fa4c 	bl	8003b16 <HAL_DMA_Start_IT>
 800b67e:	bb80      	cbnz	r0, 800b6e2 <HAL_TIMEx_HallSensor_Start_DMA+0xca>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b680:	6822      	ldr	r2, [r4, #0]
 800b682:	68d3      	ldr	r3, [r2, #12]
 800b684:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b688:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b68a:	6823      	ldr	r3, [r4, #0]
 800b68c:	4a19      	ldr	r2, [pc, #100]	@ (800b6f4 <HAL_TIMEx_HallSensor_Start_DMA+0xdc>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d017      	beq.n	800b6c2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b692:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b696:	4293      	cmp	r3, r2
 800b698:	d013      	beq.n	800b6c2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b69a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b69e:	d010      	beq.n	800b6c2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b6a0:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d00c      	beq.n	800b6c2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b6a8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d008      	beq.n	800b6c2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
 800b6b0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d004      	beq.n	800b6c2 <HAL_TIMEx_HallSensor_Start_DMA+0xaa>
    __HAL_TIM_ENABLE(htim);
 800b6b8:	681a      	ldr	r2, [r3, #0]
 800b6ba:	f042 0201 	orr.w	r2, r2, #1
 800b6be:	601a      	str	r2, [r3, #0]
 800b6c0:	e00c      	b.n	800b6dc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b6c2:	689a      	ldr	r2, [r3, #8]
 800b6c4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b6c8:	2a06      	cmp	r2, #6
 800b6ca:	d007      	beq.n	800b6dc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
      __HAL_TIM_ENABLE(htim);
 800b6cc:	681a      	ldr	r2, [r3, #0]
 800b6ce:	f042 0201 	orr.w	r2, r2, #1
 800b6d2:	601a      	str	r2, [r3, #0]
 800b6d4:	e002      	b.n	800b6dc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    return HAL_BUSY;
 800b6d6:	4628      	mov	r0, r5
 800b6d8:	e000      	b.n	800b6dc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    return HAL_ERROR;
 800b6da:	2001      	movs	r0, #1
}
 800b6dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800b6de:	4628      	mov	r0, r5
 800b6e0:	e7fc      	b.n	800b6dc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
    return HAL_ERROR;
 800b6e2:	4628      	mov	r0, r5
 800b6e4:	e7fa      	b.n	800b6dc <HAL_TIMEx_HallSensor_Start_DMA+0xc4>
 800b6e6:	bf00      	nop
 800b6e8:	0800864b 	.word	0x0800864b
 800b6ec:	080086cd 	.word	0x080086cd
 800b6f0:	08008941 	.word	0x08008941
 800b6f4:	40012c00 	.word	0x40012c00

0800b6f8 <HAL_TIMEx_HallSensor_Stop_DMA>:
{
 800b6f8:	b510      	push	{r4, lr}
 800b6fa:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	4611      	mov	r1, r2
 800b700:	6800      	ldr	r0, [r0, #0]
 800b702:	f7fd feaa 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b706:	6822      	ldr	r2, [r4, #0]
 800b708:	68d3      	ldr	r3, [r2, #12]
 800b70a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b70e:	60d3      	str	r3, [r2, #12]
  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b710:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800b712:	f7f8 fa5f 	bl	8003bd4 <HAL_DMA_Abort_IT>
  __HAL_TIM_DISABLE(htim);
 800b716:	6823      	ldr	r3, [r4, #0]
 800b718:	6a19      	ldr	r1, [r3, #32]
 800b71a:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b71e:	4211      	tst	r1, r2
 800b720:	d108      	bne.n	800b734 <HAL_TIMEx_HallSensor_Stop_DMA+0x3c>
 800b722:	6a19      	ldr	r1, [r3, #32]
 800b724:	f240 4244 	movw	r2, #1092	@ 0x444
 800b728:	4211      	tst	r1, r2
 800b72a:	d103      	bne.n	800b734 <HAL_TIMEx_HallSensor_Stop_DMA+0x3c>
 800b72c:	681a      	ldr	r2, [r3, #0]
 800b72e:	f022 0201 	bic.w	r2, r2, #1
 800b732:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b734:	2301      	movs	r3, #1
 800b736:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800b73a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800b73e:	2000      	movs	r0, #0
 800b740:	bd10      	pop	{r4, pc}
	...

0800b744 <HAL_TIMEx_OCN_Start>:
{
 800b744:	b510      	push	{r4, lr}
 800b746:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b748:	4608      	mov	r0, r1
 800b74a:	2900      	cmp	r1, #0
 800b74c:	d133      	bne.n	800b7b6 <HAL_TIMEx_OCN_Start+0x72>
 800b74e:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800b752:	b2db      	uxtb	r3, r3
 800b754:	3b01      	subs	r3, #1
 800b756:	bf18      	it	ne
 800b758:	2301      	movne	r3, #1
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d15f      	bne.n	800b81e <HAL_TIMEx_OCN_Start+0xda>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b75e:	2800      	cmp	r0, #0
 800b760:	d142      	bne.n	800b7e8 <HAL_TIMEx_OCN_Start+0xa4>
 800b762:	2302      	movs	r3, #2
 800b764:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b768:	2204      	movs	r2, #4
 800b76a:	4601      	mov	r1, r0
 800b76c:	6820      	ldr	r0, [r4, #0]
 800b76e:	f7ff fd69 	bl	800b244 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800b772:	6822      	ldr	r2, [r4, #0]
 800b774:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800b776:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b77a:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b77c:	6823      	ldr	r3, [r4, #0]
 800b77e:	4a2a      	ldr	r2, [pc, #168]	@ (800b828 <HAL_TIMEx_OCN_Start+0xe4>)
 800b780:	4293      	cmp	r3, r2
 800b782:	d041      	beq.n	800b808 <HAL_TIMEx_OCN_Start+0xc4>
 800b784:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b788:	4293      	cmp	r3, r2
 800b78a:	d03d      	beq.n	800b808 <HAL_TIMEx_OCN_Start+0xc4>
 800b78c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b790:	d03a      	beq.n	800b808 <HAL_TIMEx_OCN_Start+0xc4>
 800b792:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800b796:	4293      	cmp	r3, r2
 800b798:	d036      	beq.n	800b808 <HAL_TIMEx_OCN_Start+0xc4>
 800b79a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	d032      	beq.n	800b808 <HAL_TIMEx_OCN_Start+0xc4>
 800b7a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d02e      	beq.n	800b808 <HAL_TIMEx_OCN_Start+0xc4>
    __HAL_TIM_ENABLE(htim);
 800b7aa:	681a      	ldr	r2, [r3, #0]
 800b7ac:	f042 0201 	orr.w	r2, r2, #1
 800b7b0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b7b2:	2000      	movs	r0, #0
 800b7b4:	e032      	b.n	800b81c <HAL_TIMEx_OCN_Start+0xd8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b7b6:	2904      	cmp	r1, #4
 800b7b8:	d008      	beq.n	800b7cc <HAL_TIMEx_OCN_Start+0x88>
 800b7ba:	2908      	cmp	r1, #8
 800b7bc:	d00d      	beq.n	800b7da <HAL_TIMEx_OCN_Start+0x96>
 800b7be:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b7c2:	b2db      	uxtb	r3, r3
 800b7c4:	3b01      	subs	r3, #1
 800b7c6:	bf18      	it	ne
 800b7c8:	2301      	movne	r3, #1
 800b7ca:	e7c6      	b.n	800b75a <HAL_TIMEx_OCN_Start+0x16>
 800b7cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b7d0:	b2db      	uxtb	r3, r3
 800b7d2:	3b01      	subs	r3, #1
 800b7d4:	bf18      	it	ne
 800b7d6:	2301      	movne	r3, #1
 800b7d8:	e7bf      	b.n	800b75a <HAL_TIMEx_OCN_Start+0x16>
 800b7da:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b7de:	b2db      	uxtb	r3, r3
 800b7e0:	3b01      	subs	r3, #1
 800b7e2:	bf18      	it	ne
 800b7e4:	2301      	movne	r3, #1
 800b7e6:	e7b8      	b.n	800b75a <HAL_TIMEx_OCN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b7e8:	2804      	cmp	r0, #4
 800b7ea:	d005      	beq.n	800b7f8 <HAL_TIMEx_OCN_Start+0xb4>
 800b7ec:	2808      	cmp	r0, #8
 800b7ee:	d007      	beq.n	800b800 <HAL_TIMEx_OCN_Start+0xbc>
 800b7f0:	2302      	movs	r3, #2
 800b7f2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800b7f6:	e7b7      	b.n	800b768 <HAL_TIMEx_OCN_Start+0x24>
 800b7f8:	2302      	movs	r3, #2
 800b7fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7fe:	e7b3      	b.n	800b768 <HAL_TIMEx_OCN_Start+0x24>
 800b800:	2302      	movs	r3, #2
 800b802:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b806:	e7af      	b.n	800b768 <HAL_TIMEx_OCN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b808:	689a      	ldr	r2, [r3, #8]
 800b80a:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b80e:	2a06      	cmp	r2, #6
 800b810:	d007      	beq.n	800b822 <HAL_TIMEx_OCN_Start+0xde>
      __HAL_TIM_ENABLE(htim);
 800b812:	681a      	ldr	r2, [r3, #0]
 800b814:	f042 0201 	orr.w	r2, r2, #1
 800b818:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b81a:	2000      	movs	r0, #0
}
 800b81c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b81e:	2001      	movs	r0, #1
 800b820:	e7fc      	b.n	800b81c <HAL_TIMEx_OCN_Start+0xd8>
  return HAL_OK;
 800b822:	2000      	movs	r0, #0
 800b824:	e7fa      	b.n	800b81c <HAL_TIMEx_OCN_Start+0xd8>
 800b826:	bf00      	nop
 800b828:	40012c00 	.word	0x40012c00

0800b82c <HAL_TIMEx_OCN_Stop>:
{
 800b82c:	b538      	push	{r3, r4, r5, lr}
 800b82e:	4604      	mov	r4, r0
 800b830:	460d      	mov	r5, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b832:	2200      	movs	r2, #0
 800b834:	6800      	ldr	r0, [r0, #0]
 800b836:	f7ff fd05 	bl	800b244 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800b83a:	6823      	ldr	r3, [r4, #0]
 800b83c:	6a19      	ldr	r1, [r3, #32]
 800b83e:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b842:	4211      	tst	r1, r2
 800b844:	d108      	bne.n	800b858 <HAL_TIMEx_OCN_Stop+0x2c>
 800b846:	6a19      	ldr	r1, [r3, #32]
 800b848:	f240 4244 	movw	r2, #1092	@ 0x444
 800b84c:	4211      	tst	r1, r2
 800b84e:	d103      	bne.n	800b858 <HAL_TIMEx_OCN_Stop+0x2c>
 800b850:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b852:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b856:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800b858:	6823      	ldr	r3, [r4, #0]
 800b85a:	6a19      	ldr	r1, [r3, #32]
 800b85c:	f241 1211 	movw	r2, #4369	@ 0x1111
 800b860:	4211      	tst	r1, r2
 800b862:	d108      	bne.n	800b876 <HAL_TIMEx_OCN_Stop+0x4a>
 800b864:	6a19      	ldr	r1, [r3, #32]
 800b866:	f240 4244 	movw	r2, #1092	@ 0x444
 800b86a:	4211      	tst	r1, r2
 800b86c:	d103      	bne.n	800b876 <HAL_TIMEx_OCN_Stop+0x4a>
 800b86e:	681a      	ldr	r2, [r3, #0]
 800b870:	f022 0201 	bic.w	r2, r2, #1
 800b874:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b876:	b925      	cbnz	r5, 800b882 <HAL_TIMEx_OCN_Stop+0x56>
 800b878:	2301      	movs	r3, #1
 800b87a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800b87e:	2000      	movs	r0, #0
 800b880:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b882:	2d04      	cmp	r5, #4
 800b884:	d005      	beq.n	800b892 <HAL_TIMEx_OCN_Stop+0x66>
 800b886:	2d08      	cmp	r5, #8
 800b888:	d007      	beq.n	800b89a <HAL_TIMEx_OCN_Stop+0x6e>
 800b88a:	2301      	movs	r3, #1
 800b88c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800b890:	e7f5      	b.n	800b87e <HAL_TIMEx_OCN_Stop+0x52>
 800b892:	2301      	movs	r3, #1
 800b894:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b898:	e7f1      	b.n	800b87e <HAL_TIMEx_OCN_Stop+0x52>
 800b89a:	2301      	movs	r3, #1
 800b89c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b8a0:	e7ed      	b.n	800b87e <HAL_TIMEx_OCN_Stop+0x52>
	...

0800b8a4 <HAL_TIMEx_OCN_Start_IT>:
{
 800b8a4:	b510      	push	{r4, lr}
 800b8a6:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b8a8:	4608      	mov	r0, r1
 800b8aa:	2900      	cmp	r1, #0
 800b8ac:	d13d      	bne.n	800b92a <HAL_TIMEx_OCN_Start_IT+0x86>
 800b8ae:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800b8b2:	b2db      	uxtb	r3, r3
 800b8b4:	3b01      	subs	r3, #1
 800b8b6:	bf18      	it	ne
 800b8b8:	2301      	movne	r3, #1
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d17a      	bne.n	800b9b4 <HAL_TIMEx_OCN_Start_IT+0x110>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b8be:	2800      	cmp	r0, #0
 800b8c0:	d14c      	bne.n	800b95c <HAL_TIMEx_OCN_Start_IT+0xb8>
 800b8c2:	2302      	movs	r3, #2
 800b8c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b8c8:	6822      	ldr	r2, [r4, #0]
 800b8ca:	68d3      	ldr	r3, [r2, #12]
 800b8cc:	f043 0302 	orr.w	r3, r3, #2
 800b8d0:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800b8d2:	6822      	ldr	r2, [r4, #0]
 800b8d4:	68d3      	ldr	r3, [r2, #12]
 800b8d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b8da:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b8dc:	2204      	movs	r2, #4
 800b8de:	4601      	mov	r1, r0
 800b8e0:	6820      	ldr	r0, [r4, #0]
 800b8e2:	f7ff fcaf 	bl	800b244 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800b8e6:	6822      	ldr	r2, [r4, #0]
 800b8e8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800b8ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b8ee:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8f0:	6823      	ldr	r3, [r4, #0]
 800b8f2:	4a32      	ldr	r2, [pc, #200]	@ (800b9bc <HAL_TIMEx_OCN_Start_IT+0x118>)
 800b8f4:	4293      	cmp	r3, r2
 800b8f6:	d052      	beq.n	800b99e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800b8f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	d04e      	beq.n	800b99e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800b900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b904:	d04b      	beq.n	800b99e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800b906:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800b90a:	4293      	cmp	r3, r2
 800b90c:	d047      	beq.n	800b99e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800b90e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b912:	4293      	cmp	r3, r2
 800b914:	d043      	beq.n	800b99e <HAL_TIMEx_OCN_Start_IT+0xfa>
 800b916:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800b91a:	4293      	cmp	r3, r2
 800b91c:	d03f      	beq.n	800b99e <HAL_TIMEx_OCN_Start_IT+0xfa>
      __HAL_TIM_ENABLE(htim);
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	f042 0201 	orr.w	r2, r2, #1
 800b924:	601a      	str	r2, [r3, #0]
 800b926:	2000      	movs	r0, #0
 800b928:	e043      	b.n	800b9b2 <HAL_TIMEx_OCN_Start_IT+0x10e>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800b92a:	2904      	cmp	r1, #4
 800b92c:	d008      	beq.n	800b940 <HAL_TIMEx_OCN_Start_IT+0x9c>
 800b92e:	2908      	cmp	r1, #8
 800b930:	d00d      	beq.n	800b94e <HAL_TIMEx_OCN_Start_IT+0xaa>
 800b932:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b936:	b2db      	uxtb	r3, r3
 800b938:	3b01      	subs	r3, #1
 800b93a:	bf18      	it	ne
 800b93c:	2301      	movne	r3, #1
 800b93e:	e7bc      	b.n	800b8ba <HAL_TIMEx_OCN_Start_IT+0x16>
 800b940:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b944:	b2db      	uxtb	r3, r3
 800b946:	3b01      	subs	r3, #1
 800b948:	bf18      	it	ne
 800b94a:	2301      	movne	r3, #1
 800b94c:	e7b5      	b.n	800b8ba <HAL_TIMEx_OCN_Start_IT+0x16>
 800b94e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b952:	b2db      	uxtb	r3, r3
 800b954:	3b01      	subs	r3, #1
 800b956:	bf18      	it	ne
 800b958:	2301      	movne	r3, #1
 800b95a:	e7ae      	b.n	800b8ba <HAL_TIMEx_OCN_Start_IT+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b95c:	2804      	cmp	r0, #4
 800b95e:	d00c      	beq.n	800b97a <HAL_TIMEx_OCN_Start_IT+0xd6>
 800b960:	2808      	cmp	r0, #8
 800b962:	d013      	beq.n	800b98c <HAL_TIMEx_OCN_Start_IT+0xe8>
 800b964:	2302      	movs	r3, #2
 800b966:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  switch (Channel)
 800b96a:	2804      	cmp	r0, #4
 800b96c:	d008      	beq.n	800b980 <HAL_TIMEx_OCN_Start_IT+0xdc>
 800b96e:	2808      	cmp	r0, #8
 800b970:	d00f      	beq.n	800b992 <HAL_TIMEx_OCN_Start_IT+0xee>
 800b972:	2800      	cmp	r0, #0
 800b974:	d0a8      	beq.n	800b8c8 <HAL_TIMEx_OCN_Start_IT+0x24>
 800b976:	2001      	movs	r0, #1
 800b978:	e01b      	b.n	800b9b2 <HAL_TIMEx_OCN_Start_IT+0x10e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b97a:	2302      	movs	r3, #2
 800b97c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b980:	6822      	ldr	r2, [r4, #0]
 800b982:	68d3      	ldr	r3, [r2, #12]
 800b984:	f043 0304 	orr.w	r3, r3, #4
 800b988:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800b98a:	e7a2      	b.n	800b8d2 <HAL_TIMEx_OCN_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b98c:	2302      	movs	r3, #2
 800b98e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b992:	6822      	ldr	r2, [r4, #0]
 800b994:	68d3      	ldr	r3, [r2, #12]
 800b996:	f043 0308 	orr.w	r3, r3, #8
 800b99a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800b99c:	e799      	b.n	800b8d2 <HAL_TIMEx_OCN_Start_IT+0x2e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b99e:	689a      	ldr	r2, [r3, #8]
 800b9a0:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9a4:	2a06      	cmp	r2, #6
 800b9a6:	d007      	beq.n	800b9b8 <HAL_TIMEx_OCN_Start_IT+0x114>
        __HAL_TIM_ENABLE(htim);
 800b9a8:	681a      	ldr	r2, [r3, #0]
 800b9aa:	f042 0201 	orr.w	r2, r2, #1
 800b9ae:	601a      	str	r2, [r3, #0]
 800b9b0:	2000      	movs	r0, #0
}
 800b9b2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b9b4:	2001      	movs	r0, #1
 800b9b6:	e7fc      	b.n	800b9b2 <HAL_TIMEx_OCN_Start_IT+0x10e>
 800b9b8:	2000      	movs	r0, #0
 800b9ba:	e7fa      	b.n	800b9b2 <HAL_TIMEx_OCN_Start_IT+0x10e>
 800b9bc:	40012c00 	.word	0x40012c00

0800b9c0 <HAL_TIMEx_OCN_Stop_IT>:
{
 800b9c0:	b538      	push	{r3, r4, r5, lr}
 800b9c2:	4604      	mov	r4, r0
 800b9c4:	460d      	mov	r5, r1
  switch (Channel)
 800b9c6:	2904      	cmp	r1, #4
 800b9c8:	d03b      	beq.n	800ba42 <HAL_TIMEx_OCN_Stop_IT+0x82>
 800b9ca:	2908      	cmp	r1, #8
 800b9cc:	d03f      	beq.n	800ba4e <HAL_TIMEx_OCN_Stop_IT+0x8e>
 800b9ce:	2900      	cmp	r1, #0
 800b9d0:	d156      	bne.n	800ba80 <HAL_TIMEx_OCN_Stop_IT+0xc0>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b9d2:	6802      	ldr	r2, [r0, #0]
 800b9d4:	68d3      	ldr	r3, [r2, #12]
 800b9d6:	f023 0302 	bic.w	r3, r3, #2
 800b9da:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b9dc:	2200      	movs	r2, #0
 800b9de:	4629      	mov	r1, r5
 800b9e0:	6820      	ldr	r0, [r4, #0]
 800b9e2:	f7ff fc2f 	bl	800b244 <TIM_CCxNChannelCmd>
    tmpccer = htim->Instance->CCER;
 800b9e6:	6823      	ldr	r3, [r4, #0]
 800b9e8:	6a19      	ldr	r1, [r3, #32]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 800b9ea:	f240 4244 	movw	r2, #1092	@ 0x444
 800b9ee:	4211      	tst	r1, r2
 800b9f0:	d103      	bne.n	800b9fa <HAL_TIMEx_OCN_Stop_IT+0x3a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800b9f2:	68da      	ldr	r2, [r3, #12]
 800b9f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b9f8:	60da      	str	r2, [r3, #12]
    __HAL_TIM_MOE_DISABLE(htim);
 800b9fa:	6823      	ldr	r3, [r4, #0]
 800b9fc:	6a19      	ldr	r1, [r3, #32]
 800b9fe:	f241 1211 	movw	r2, #4369	@ 0x1111
 800ba02:	4211      	tst	r1, r2
 800ba04:	d108      	bne.n	800ba18 <HAL_TIMEx_OCN_Stop_IT+0x58>
 800ba06:	6a19      	ldr	r1, [r3, #32]
 800ba08:	f240 4244 	movw	r2, #1092	@ 0x444
 800ba0c:	4211      	tst	r1, r2
 800ba0e:	d103      	bne.n	800ba18 <HAL_TIMEx_OCN_Stop_IT+0x58>
 800ba10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ba16:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800ba18:	6823      	ldr	r3, [r4, #0]
 800ba1a:	6a19      	ldr	r1, [r3, #32]
 800ba1c:	f241 1211 	movw	r2, #4369	@ 0x1111
 800ba20:	4211      	tst	r1, r2
 800ba22:	d108      	bne.n	800ba36 <HAL_TIMEx_OCN_Stop_IT+0x76>
 800ba24:	6a19      	ldr	r1, [r3, #32]
 800ba26:	f240 4244 	movw	r2, #1092	@ 0x444
 800ba2a:	4211      	tst	r1, r2
 800ba2c:	d103      	bne.n	800ba36 <HAL_TIMEx_OCN_Stop_IT+0x76>
 800ba2e:	681a      	ldr	r2, [r3, #0]
 800ba30:	f022 0201 	bic.w	r2, r2, #1
 800ba34:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ba36:	b985      	cbnz	r5, 800ba5a <HAL_TIMEx_OCN_Stop_IT+0x9a>
 800ba38:	2301      	movs	r3, #1
 800ba3a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ba3e:	2000      	movs	r0, #0
}
 800ba40:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800ba42:	6802      	ldr	r2, [r0, #0]
 800ba44:	68d3      	ldr	r3, [r2, #12]
 800ba46:	f023 0304 	bic.w	r3, r3, #4
 800ba4a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800ba4c:	e7c6      	b.n	800b9dc <HAL_TIMEx_OCN_Stop_IT+0x1c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800ba4e:	6802      	ldr	r2, [r0, #0]
 800ba50:	68d3      	ldr	r3, [r2, #12]
 800ba52:	f023 0308 	bic.w	r3, r3, #8
 800ba56:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800ba58:	e7c0      	b.n	800b9dc <HAL_TIMEx_OCN_Stop_IT+0x1c>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ba5a:	2d04      	cmp	r5, #4
 800ba5c:	d006      	beq.n	800ba6c <HAL_TIMEx_OCN_Stop_IT+0xac>
 800ba5e:	2d08      	cmp	r5, #8
 800ba60:	d009      	beq.n	800ba76 <HAL_TIMEx_OCN_Stop_IT+0xb6>
 800ba62:	2301      	movs	r3, #1
 800ba64:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800ba68:	2000      	movs	r0, #0
 800ba6a:	e7e9      	b.n	800ba40 <HAL_TIMEx_OCN_Stop_IT+0x80>
 800ba6c:	2301      	movs	r3, #1
 800ba6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba72:	2000      	movs	r0, #0
 800ba74:	e7e4      	b.n	800ba40 <HAL_TIMEx_OCN_Stop_IT+0x80>
 800ba76:	2301      	movs	r3, #1
 800ba78:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800ba7c:	2000      	movs	r0, #0
 800ba7e:	e7df      	b.n	800ba40 <HAL_TIMEx_OCN_Stop_IT+0x80>
  switch (Channel)
 800ba80:	2001      	movs	r0, #1
 800ba82:	e7dd      	b.n	800ba40 <HAL_TIMEx_OCN_Stop_IT+0x80>

0800ba84 <HAL_TIMEx_OCN_Start_DMA>:
{
 800ba84:	b570      	push	{r4, r5, r6, lr}
 800ba86:	4604      	mov	r4, r0
 800ba88:	4616      	mov	r6, r2
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800ba8a:	460d      	mov	r5, r1
 800ba8c:	2900      	cmp	r1, #0
 800ba8e:	d164      	bne.n	800bb5a <HAL_TIMEx_OCN_Start_DMA+0xd6>
 800ba90:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800ba94:	b2c0      	uxtb	r0, r0
 800ba96:	2802      	cmp	r0, #2
 800ba98:	bf14      	ite	ne
 800ba9a:	2000      	movne	r0, #0
 800ba9c:	2001      	moveq	r0, #1
 800ba9e:	2800      	cmp	r0, #0
 800baa0:	f040 80e1 	bne.w	800bc66 <HAL_TIMEx_OCN_Start_DMA+0x1e2>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800baa4:	2d00      	cmp	r5, #0
 800baa6:	d174      	bne.n	800bb92 <HAL_TIMEx_OCN_Start_DMA+0x10e>
 800baa8:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800baac:	b2d2      	uxtb	r2, r2
 800baae:	2a01      	cmp	r2, #1
 800bab0:	bf14      	ite	ne
 800bab2:	2200      	movne	r2, #0
 800bab4:	2201      	moveq	r2, #1
 800bab6:	2a00      	cmp	r2, #0
 800bab8:	f000 80d7 	beq.w	800bc6a <HAL_TIMEx_OCN_Start_DMA+0x1e6>
    if ((pData == NULL) || (Length == 0U))
 800babc:	2e00      	cmp	r6, #0
 800babe:	f000 80d6 	beq.w	800bc6e <HAL_TIMEx_OCN_Start_DMA+0x1ea>
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	f000 80d5 	beq.w	800bc72 <HAL_TIMEx_OCN_Start_DMA+0x1ee>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bac8:	2d00      	cmp	r5, #0
 800baca:	d17e      	bne.n	800bbca <HAL_TIMEx_OCN_Start_DMA+0x146>
 800bacc:	2202      	movs	r2, #2
 800bace:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800bad2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bad4:	496c      	ldr	r1, [pc, #432]	@ (800bc88 <HAL_TIMEx_OCN_Start_DMA+0x204>)
 800bad6:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800bad8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bada:	496c      	ldr	r1, [pc, #432]	@ (800bc8c <HAL_TIMEx_OCN_Start_DMA+0x208>)
 800badc:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800bade:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bae0:	496b      	ldr	r1, [pc, #428]	@ (800bc90 <HAL_TIMEx_OCN_Start_DMA+0x20c>)
 800bae2:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800bae4:	6822      	ldr	r2, [r4, #0]
 800bae6:	3234      	adds	r2, #52	@ 0x34
 800bae8:	4631      	mov	r1, r6
 800baea:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800baec:	f7f8 f813 	bl	8003b16 <HAL_DMA_Start_IT>
 800baf0:	2800      	cmp	r0, #0
 800baf2:	f040 80c0 	bne.w	800bc76 <HAL_TIMEx_OCN_Start_DMA+0x1f2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800baf6:	6822      	ldr	r2, [r4, #0]
 800baf8:	68d3      	ldr	r3, [r2, #12]
 800bafa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bafe:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bb00:	2204      	movs	r2, #4
 800bb02:	4629      	mov	r1, r5
 800bb04:	6820      	ldr	r0, [r4, #0]
 800bb06:	f7ff fb9d 	bl	800b244 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800bb0a:	6822      	ldr	r2, [r4, #0]
 800bb0c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800bb0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bb12:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb14:	6823      	ldr	r3, [r4, #0]
 800bb16:	4a5f      	ldr	r2, [pc, #380]	@ (800bc94 <HAL_TIMEx_OCN_Start_DMA+0x210>)
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	f000 8099 	beq.w	800bc50 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bb1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb22:	4293      	cmp	r3, r2
 800bb24:	f000 8094 	beq.w	800bc50 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bb28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb2c:	f000 8090 	beq.w	800bc50 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bb30:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bb34:	4293      	cmp	r3, r2
 800bb36:	f000 808b 	beq.w	800bc50 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bb3a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	f000 8086 	beq.w	800bc50 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
 800bb44:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	f000 8081 	beq.w	800bc50 <HAL_TIMEx_OCN_Start_DMA+0x1cc>
      __HAL_TIM_ENABLE(htim);
 800bb4e:	681a      	ldr	r2, [r3, #0]
 800bb50:	f042 0201 	orr.w	r2, r2, #1
 800bb54:	601a      	str	r2, [r3, #0]
 800bb56:	2000      	movs	r0, #0
 800bb58:	e088      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800bb5a:	2904      	cmp	r1, #4
 800bb5c:	d009      	beq.n	800bb72 <HAL_TIMEx_OCN_Start_DMA+0xee>
 800bb5e:	2908      	cmp	r1, #8
 800bb60:	d00f      	beq.n	800bb82 <HAL_TIMEx_OCN_Start_DMA+0xfe>
 800bb62:	f890 0045 	ldrb.w	r0, [r0, #69]	@ 0x45
 800bb66:	b2c0      	uxtb	r0, r0
 800bb68:	2802      	cmp	r0, #2
 800bb6a:	bf14      	ite	ne
 800bb6c:	2000      	movne	r0, #0
 800bb6e:	2001      	moveq	r0, #1
 800bb70:	e795      	b.n	800ba9e <HAL_TIMEx_OCN_Start_DMA+0x1a>
 800bb72:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800bb76:	b2c0      	uxtb	r0, r0
 800bb78:	2802      	cmp	r0, #2
 800bb7a:	bf14      	ite	ne
 800bb7c:	2000      	movne	r0, #0
 800bb7e:	2001      	moveq	r0, #1
 800bb80:	e78d      	b.n	800ba9e <HAL_TIMEx_OCN_Start_DMA+0x1a>
 800bb82:	f890 0044 	ldrb.w	r0, [r0, #68]	@ 0x44
 800bb86:	b2c0      	uxtb	r0, r0
 800bb88:	2802      	cmp	r0, #2
 800bb8a:	bf14      	ite	ne
 800bb8c:	2000      	movne	r0, #0
 800bb8e:	2001      	moveq	r0, #1
 800bb90:	e785      	b.n	800ba9e <HAL_TIMEx_OCN_Start_DMA+0x1a>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800bb92:	2d04      	cmp	r5, #4
 800bb94:	d009      	beq.n	800bbaa <HAL_TIMEx_OCN_Start_DMA+0x126>
 800bb96:	2d08      	cmp	r5, #8
 800bb98:	d00f      	beq.n	800bbba <HAL_TIMEx_OCN_Start_DMA+0x136>
 800bb9a:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800bb9e:	b2d2      	uxtb	r2, r2
 800bba0:	2a01      	cmp	r2, #1
 800bba2:	bf14      	ite	ne
 800bba4:	2200      	movne	r2, #0
 800bba6:	2201      	moveq	r2, #1
 800bba8:	e785      	b.n	800bab6 <HAL_TIMEx_OCN_Start_DMA+0x32>
 800bbaa:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800bbae:	b2d2      	uxtb	r2, r2
 800bbb0:	2a01      	cmp	r2, #1
 800bbb2:	bf14      	ite	ne
 800bbb4:	2200      	movne	r2, #0
 800bbb6:	2201      	moveq	r2, #1
 800bbb8:	e77d      	b.n	800bab6 <HAL_TIMEx_OCN_Start_DMA+0x32>
 800bbba:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800bbbe:	b2d2      	uxtb	r2, r2
 800bbc0:	2a01      	cmp	r2, #1
 800bbc2:	bf14      	ite	ne
 800bbc4:	2200      	movne	r2, #0
 800bbc6:	2201      	moveq	r2, #1
 800bbc8:	e775      	b.n	800bab6 <HAL_TIMEx_OCN_Start_DMA+0x32>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bbca:	2d04      	cmp	r5, #4
 800bbcc:	d00d      	beq.n	800bbea <HAL_TIMEx_OCN_Start_DMA+0x166>
 800bbce:	2d08      	cmp	r5, #8
 800bbd0:	d025      	beq.n	800bc1e <HAL_TIMEx_OCN_Start_DMA+0x19a>
 800bbd2:	2202      	movs	r2, #2
 800bbd4:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
  switch (Channel)
 800bbd8:	2d04      	cmp	r5, #4
 800bbda:	d009      	beq.n	800bbf0 <HAL_TIMEx_OCN_Start_DMA+0x16c>
 800bbdc:	2d08      	cmp	r5, #8
 800bbde:	d021      	beq.n	800bc24 <HAL_TIMEx_OCN_Start_DMA+0x1a0>
 800bbe0:	2d00      	cmp	r5, #0
 800bbe2:	f43f af76 	beq.w	800bad2 <HAL_TIMEx_OCN_Start_DMA+0x4e>
 800bbe6:	2001      	movs	r0, #1
 800bbe8:	e040      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bbea:	2202      	movs	r2, #2
 800bbec:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800bbf0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800bbf2:	4925      	ldr	r1, [pc, #148]	@ (800bc88 <HAL_TIMEx_OCN_Start_DMA+0x204>)
 800bbf4:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800bbf6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800bbf8:	4924      	ldr	r1, [pc, #144]	@ (800bc8c <HAL_TIMEx_OCN_Start_DMA+0x208>)
 800bbfa:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800bbfc:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800bbfe:	4924      	ldr	r1, [pc, #144]	@ (800bc90 <HAL_TIMEx_OCN_Start_DMA+0x20c>)
 800bc00:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800bc02:	6822      	ldr	r2, [r4, #0]
 800bc04:	3238      	adds	r2, #56	@ 0x38
 800bc06:	4631      	mov	r1, r6
 800bc08:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800bc0a:	f7f7 ff84 	bl	8003b16 <HAL_DMA_Start_IT>
 800bc0e:	2800      	cmp	r0, #0
 800bc10:	d133      	bne.n	800bc7a <HAL_TIMEx_OCN_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800bc12:	6822      	ldr	r2, [r4, #0]
 800bc14:	68d3      	ldr	r3, [r2, #12]
 800bc16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bc1a:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bc1c:	e770      	b.n	800bb00 <HAL_TIMEx_OCN_Start_DMA+0x7c>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc1e:	2202      	movs	r2, #2
 800bc20:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800bc24:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bc26:	4918      	ldr	r1, [pc, #96]	@ (800bc88 <HAL_TIMEx_OCN_Start_DMA+0x204>)
 800bc28:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800bc2a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bc2c:	4917      	ldr	r1, [pc, #92]	@ (800bc8c <HAL_TIMEx_OCN_Start_DMA+0x208>)
 800bc2e:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800bc30:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bc32:	4917      	ldr	r1, [pc, #92]	@ (800bc90 <HAL_TIMEx_OCN_Start_DMA+0x20c>)
 800bc34:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800bc36:	6822      	ldr	r2, [r4, #0]
 800bc38:	323c      	adds	r2, #60	@ 0x3c
 800bc3a:	4631      	mov	r1, r6
 800bc3c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800bc3e:	f7f7 ff6a 	bl	8003b16 <HAL_DMA_Start_IT>
 800bc42:	b9e0      	cbnz	r0, 800bc7e <HAL_TIMEx_OCN_Start_DMA+0x1fa>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800bc44:	6822      	ldr	r2, [r4, #0]
 800bc46:	68d3      	ldr	r3, [r2, #12]
 800bc48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800bc4c:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bc4e:	e757      	b.n	800bb00 <HAL_TIMEx_OCN_Start_DMA+0x7c>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bc50:	689a      	ldr	r2, [r3, #8]
 800bc52:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc56:	2a06      	cmp	r2, #6
 800bc58:	d013      	beq.n	800bc82 <HAL_TIMEx_OCN_Start_DMA+0x1fe>
        __HAL_TIM_ENABLE(htim);
 800bc5a:	681a      	ldr	r2, [r3, #0]
 800bc5c:	f042 0201 	orr.w	r2, r2, #1
 800bc60:	601a      	str	r2, [r3, #0]
 800bc62:	2000      	movs	r0, #0
 800bc64:	e002      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
    return HAL_BUSY;
 800bc66:	2002      	movs	r0, #2
 800bc68:	e000      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
    return HAL_ERROR;
 800bc6a:	2001      	movs	r0, #1
}
 800bc6c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800bc6e:	2001      	movs	r0, #1
 800bc70:	e7fc      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
 800bc72:	2001      	movs	r0, #1
 800bc74:	e7fa      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800bc76:	2001      	movs	r0, #1
 800bc78:	e7f8      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800bc7a:	2001      	movs	r0, #1
 800bc7c:	e7f6      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800bc7e:	2001      	movs	r0, #1
 800bc80:	e7f4      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
 800bc82:	2000      	movs	r0, #0
 800bc84:	e7f2      	b.n	800bc6c <HAL_TIMEx_OCN_Start_DMA+0x1e8>
 800bc86:	bf00      	nop
 800bc88:	0800b2a7 	.word	0x0800b2a7
 800bc8c:	0800877f 	.word	0x0800877f
 800bc90:	0800b263 	.word	0x0800b263
 800bc94:	40012c00 	.word	0x40012c00

0800bc98 <HAL_TIMEx_OCN_Stop_DMA>:
{
 800bc98:	b538      	push	{r3, r4, r5, lr}
 800bc9a:	4604      	mov	r4, r0
 800bc9c:	460d      	mov	r5, r1
  switch (Channel)
 800bc9e:	2904      	cmp	r1, #4
 800bca0:	d034      	beq.n	800bd0c <HAL_TIMEx_OCN_Stop_DMA+0x74>
 800bca2:	2908      	cmp	r1, #8
 800bca4:	d03b      	beq.n	800bd1e <HAL_TIMEx_OCN_Stop_DMA+0x86>
 800bca6:	2900      	cmp	r1, #0
 800bca8:	d155      	bne.n	800bd56 <HAL_TIMEx_OCN_Stop_DMA+0xbe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800bcaa:	6802      	ldr	r2, [r0, #0]
 800bcac:	68d3      	ldr	r3, [r2, #12]
 800bcae:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bcb2:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800bcb4:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800bcb6:	f7f7 ff8d 	bl	8003bd4 <HAL_DMA_Abort_IT>
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800bcba:	2200      	movs	r2, #0
 800bcbc:	4629      	mov	r1, r5
 800bcbe:	6820      	ldr	r0, [r4, #0]
 800bcc0:	f7ff fac0 	bl	800b244 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_DISABLE(htim);
 800bcc4:	6823      	ldr	r3, [r4, #0]
 800bcc6:	6a19      	ldr	r1, [r3, #32]
 800bcc8:	f241 1211 	movw	r2, #4369	@ 0x1111
 800bccc:	4211      	tst	r1, r2
 800bcce:	d108      	bne.n	800bce2 <HAL_TIMEx_OCN_Stop_DMA+0x4a>
 800bcd0:	6a19      	ldr	r1, [r3, #32]
 800bcd2:	f240 4244 	movw	r2, #1092	@ 0x444
 800bcd6:	4211      	tst	r1, r2
 800bcd8:	d103      	bne.n	800bce2 <HAL_TIMEx_OCN_Stop_DMA+0x4a>
 800bcda:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bcdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bce0:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800bce2:	6823      	ldr	r3, [r4, #0]
 800bce4:	6a19      	ldr	r1, [r3, #32]
 800bce6:	f241 1211 	movw	r2, #4369	@ 0x1111
 800bcea:	4211      	tst	r1, r2
 800bcec:	d108      	bne.n	800bd00 <HAL_TIMEx_OCN_Stop_DMA+0x68>
 800bcee:	6a19      	ldr	r1, [r3, #32]
 800bcf0:	f240 4244 	movw	r2, #1092	@ 0x444
 800bcf4:	4211      	tst	r1, r2
 800bcf6:	d103      	bne.n	800bd00 <HAL_TIMEx_OCN_Stop_DMA+0x68>
 800bcf8:	681a      	ldr	r2, [r3, #0]
 800bcfa:	f022 0201 	bic.w	r2, r2, #1
 800bcfe:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bd00:	b9b5      	cbnz	r5, 800bd30 <HAL_TIMEx_OCN_Stop_DMA+0x98>
 800bd02:	2301      	movs	r3, #1
 800bd04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd08:	2000      	movs	r0, #0
}
 800bd0a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800bd0c:	6802      	ldr	r2, [r0, #0]
 800bd0e:	68d3      	ldr	r3, [r2, #12]
 800bd10:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bd14:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800bd16:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800bd18:	f7f7 ff5c 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800bd1c:	e7cd      	b.n	800bcba <HAL_TIMEx_OCN_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800bd1e:	6802      	ldr	r2, [r0, #0]
 800bd20:	68d3      	ldr	r3, [r2, #12]
 800bd22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bd26:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800bd28:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800bd2a:	f7f7 ff53 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800bd2e:	e7c4      	b.n	800bcba <HAL_TIMEx_OCN_Stop_DMA+0x22>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bd30:	2d04      	cmp	r5, #4
 800bd32:	d006      	beq.n	800bd42 <HAL_TIMEx_OCN_Stop_DMA+0xaa>
 800bd34:	2d08      	cmp	r5, #8
 800bd36:	d009      	beq.n	800bd4c <HAL_TIMEx_OCN_Stop_DMA+0xb4>
 800bd38:	2301      	movs	r3, #1
 800bd3a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800bd3e:	2000      	movs	r0, #0
 800bd40:	e7e3      	b.n	800bd0a <HAL_TIMEx_OCN_Stop_DMA+0x72>
 800bd42:	2301      	movs	r3, #1
 800bd44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd48:	2000      	movs	r0, #0
 800bd4a:	e7de      	b.n	800bd0a <HAL_TIMEx_OCN_Stop_DMA+0x72>
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800bd52:	2000      	movs	r0, #0
 800bd54:	e7d9      	b.n	800bd0a <HAL_TIMEx_OCN_Stop_DMA+0x72>
  switch (Channel)
 800bd56:	2001      	movs	r0, #1
 800bd58:	e7d7      	b.n	800bd0a <HAL_TIMEx_OCN_Stop_DMA+0x72>
	...

0800bd5c <HAL_TIMEx_PWMN_Start>:
{
 800bd5c:	b510      	push	{r4, lr}
 800bd5e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bd60:	4608      	mov	r0, r1
 800bd62:	2900      	cmp	r1, #0
 800bd64:	d133      	bne.n	800bdce <HAL_TIMEx_PWMN_Start+0x72>
 800bd66:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800bd6a:	b2db      	uxtb	r3, r3
 800bd6c:	3b01      	subs	r3, #1
 800bd6e:	bf18      	it	ne
 800bd70:	2301      	movne	r3, #1
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d15f      	bne.n	800be36 <HAL_TIMEx_PWMN_Start+0xda>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d142      	bne.n	800be00 <HAL_TIMEx_PWMN_Start+0xa4>
 800bd7a:	2302      	movs	r3, #2
 800bd7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bd80:	2204      	movs	r2, #4
 800bd82:	4601      	mov	r1, r0
 800bd84:	6820      	ldr	r0, [r4, #0]
 800bd86:	f7ff fa5d 	bl	800b244 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800bd8a:	6822      	ldr	r2, [r4, #0]
 800bd8c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800bd8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bd92:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd94:	6823      	ldr	r3, [r4, #0]
 800bd96:	4a2a      	ldr	r2, [pc, #168]	@ (800be40 <HAL_TIMEx_PWMN_Start+0xe4>)
 800bd98:	4293      	cmp	r3, r2
 800bd9a:	d041      	beq.n	800be20 <HAL_TIMEx_PWMN_Start+0xc4>
 800bd9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bda0:	4293      	cmp	r3, r2
 800bda2:	d03d      	beq.n	800be20 <HAL_TIMEx_PWMN_Start+0xc4>
 800bda4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bda8:	d03a      	beq.n	800be20 <HAL_TIMEx_PWMN_Start+0xc4>
 800bdaa:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bdae:	4293      	cmp	r3, r2
 800bdb0:	d036      	beq.n	800be20 <HAL_TIMEx_PWMN_Start+0xc4>
 800bdb2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bdb6:	4293      	cmp	r3, r2
 800bdb8:	d032      	beq.n	800be20 <HAL_TIMEx_PWMN_Start+0xc4>
 800bdba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bdbe:	4293      	cmp	r3, r2
 800bdc0:	d02e      	beq.n	800be20 <HAL_TIMEx_PWMN_Start+0xc4>
    __HAL_TIM_ENABLE(htim);
 800bdc2:	681a      	ldr	r2, [r3, #0]
 800bdc4:	f042 0201 	orr.w	r2, r2, #1
 800bdc8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800bdca:	2000      	movs	r0, #0
 800bdcc:	e032      	b.n	800be34 <HAL_TIMEx_PWMN_Start+0xd8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bdce:	2904      	cmp	r1, #4
 800bdd0:	d008      	beq.n	800bde4 <HAL_TIMEx_PWMN_Start+0x88>
 800bdd2:	2908      	cmp	r1, #8
 800bdd4:	d00d      	beq.n	800bdf2 <HAL_TIMEx_PWMN_Start+0x96>
 800bdd6:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800bdda:	b2db      	uxtb	r3, r3
 800bddc:	3b01      	subs	r3, #1
 800bdde:	bf18      	it	ne
 800bde0:	2301      	movne	r3, #1
 800bde2:	e7c6      	b.n	800bd72 <HAL_TIMEx_PWMN_Start+0x16>
 800bde4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bde8:	b2db      	uxtb	r3, r3
 800bdea:	3b01      	subs	r3, #1
 800bdec:	bf18      	it	ne
 800bdee:	2301      	movne	r3, #1
 800bdf0:	e7bf      	b.n	800bd72 <HAL_TIMEx_PWMN_Start+0x16>
 800bdf2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800bdf6:	b2db      	uxtb	r3, r3
 800bdf8:	3b01      	subs	r3, #1
 800bdfa:	bf18      	it	ne
 800bdfc:	2301      	movne	r3, #1
 800bdfe:	e7b8      	b.n	800bd72 <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800be00:	2804      	cmp	r0, #4
 800be02:	d005      	beq.n	800be10 <HAL_TIMEx_PWMN_Start+0xb4>
 800be04:	2808      	cmp	r0, #8
 800be06:	d007      	beq.n	800be18 <HAL_TIMEx_PWMN_Start+0xbc>
 800be08:	2302      	movs	r3, #2
 800be0a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800be0e:	e7b7      	b.n	800bd80 <HAL_TIMEx_PWMN_Start+0x24>
 800be10:	2302      	movs	r3, #2
 800be12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be16:	e7b3      	b.n	800bd80 <HAL_TIMEx_PWMN_Start+0x24>
 800be18:	2302      	movs	r3, #2
 800be1a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800be1e:	e7af      	b.n	800bd80 <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be20:	689a      	ldr	r2, [r3, #8]
 800be22:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be26:	2a06      	cmp	r2, #6
 800be28:	d007      	beq.n	800be3a <HAL_TIMEx_PWMN_Start+0xde>
      __HAL_TIM_ENABLE(htim);
 800be2a:	681a      	ldr	r2, [r3, #0]
 800be2c:	f042 0201 	orr.w	r2, r2, #1
 800be30:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800be32:	2000      	movs	r0, #0
}
 800be34:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800be36:	2001      	movs	r0, #1
 800be38:	e7fc      	b.n	800be34 <HAL_TIMEx_PWMN_Start+0xd8>
  return HAL_OK;
 800be3a:	2000      	movs	r0, #0
 800be3c:	e7fa      	b.n	800be34 <HAL_TIMEx_PWMN_Start+0xd8>
 800be3e:	bf00      	nop
 800be40:	40012c00 	.word	0x40012c00

0800be44 <HAL_TIMEx_PWMN_Stop>:
{
 800be44:	b538      	push	{r3, r4, r5, lr}
 800be46:	4604      	mov	r4, r0
 800be48:	460d      	mov	r5, r1
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800be4a:	2200      	movs	r2, #0
 800be4c:	6800      	ldr	r0, [r0, #0]
 800be4e:	f7ff f9f9 	bl	800b244 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800be52:	6823      	ldr	r3, [r4, #0]
 800be54:	6a19      	ldr	r1, [r3, #32]
 800be56:	f241 1211 	movw	r2, #4369	@ 0x1111
 800be5a:	4211      	tst	r1, r2
 800be5c:	d108      	bne.n	800be70 <HAL_TIMEx_PWMN_Stop+0x2c>
 800be5e:	6a19      	ldr	r1, [r3, #32]
 800be60:	f240 4244 	movw	r2, #1092	@ 0x444
 800be64:	4211      	tst	r1, r2
 800be66:	d103      	bne.n	800be70 <HAL_TIMEx_PWMN_Stop+0x2c>
 800be68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800be6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800be6e:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800be70:	6823      	ldr	r3, [r4, #0]
 800be72:	6a19      	ldr	r1, [r3, #32]
 800be74:	f241 1211 	movw	r2, #4369	@ 0x1111
 800be78:	4211      	tst	r1, r2
 800be7a:	d108      	bne.n	800be8e <HAL_TIMEx_PWMN_Stop+0x4a>
 800be7c:	6a19      	ldr	r1, [r3, #32]
 800be7e:	f240 4244 	movw	r2, #1092	@ 0x444
 800be82:	4211      	tst	r1, r2
 800be84:	d103      	bne.n	800be8e <HAL_TIMEx_PWMN_Stop+0x4a>
 800be86:	681a      	ldr	r2, [r3, #0]
 800be88:	f022 0201 	bic.w	r2, r2, #1
 800be8c:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800be8e:	b925      	cbnz	r5, 800be9a <HAL_TIMEx_PWMN_Stop+0x56>
 800be90:	2301      	movs	r3, #1
 800be92:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
}
 800be96:	2000      	movs	r0, #0
 800be98:	bd38      	pop	{r3, r4, r5, pc}
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800be9a:	2d04      	cmp	r5, #4
 800be9c:	d005      	beq.n	800beaa <HAL_TIMEx_PWMN_Stop+0x66>
 800be9e:	2d08      	cmp	r5, #8
 800bea0:	d007      	beq.n	800beb2 <HAL_TIMEx_PWMN_Stop+0x6e>
 800bea2:	2301      	movs	r3, #1
 800bea4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800bea8:	e7f5      	b.n	800be96 <HAL_TIMEx_PWMN_Stop+0x52>
 800beaa:	2301      	movs	r3, #1
 800beac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800beb0:	e7f1      	b.n	800be96 <HAL_TIMEx_PWMN_Stop+0x52>
 800beb2:	2301      	movs	r3, #1
 800beb4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800beb8:	e7ed      	b.n	800be96 <HAL_TIMEx_PWMN_Stop+0x52>
	...

0800bebc <HAL_TIMEx_PWMN_Start_IT>:
{
 800bebc:	b510      	push	{r4, lr}
 800bebe:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bec0:	4608      	mov	r0, r1
 800bec2:	2900      	cmp	r1, #0
 800bec4:	d13d      	bne.n	800bf42 <HAL_TIMEx_PWMN_Start_IT+0x86>
 800bec6:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800beca:	b2db      	uxtb	r3, r3
 800becc:	3b01      	subs	r3, #1
 800bece:	bf18      	it	ne
 800bed0:	2301      	movne	r3, #1
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d17a      	bne.n	800bfcc <HAL_TIMEx_PWMN_Start_IT+0x110>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bed6:	2800      	cmp	r0, #0
 800bed8:	d14c      	bne.n	800bf74 <HAL_TIMEx_PWMN_Start_IT+0xb8>
 800beda:	2302      	movs	r3, #2
 800bedc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bee0:	6822      	ldr	r2, [r4, #0]
 800bee2:	68d3      	ldr	r3, [r2, #12]
 800bee4:	f043 0302 	orr.w	r3, r3, #2
 800bee8:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800beea:	6822      	ldr	r2, [r4, #0]
 800beec:	68d3      	ldr	r3, [r2, #12]
 800beee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bef2:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bef4:	2204      	movs	r2, #4
 800bef6:	4601      	mov	r1, r0
 800bef8:	6820      	ldr	r0, [r4, #0]
 800befa:	f7ff f9a3 	bl	800b244 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800befe:	6822      	ldr	r2, [r4, #0]
 800bf00:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800bf02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf06:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf08:	6823      	ldr	r3, [r4, #0]
 800bf0a:	4a32      	ldr	r2, [pc, #200]	@ (800bfd4 <HAL_TIMEx_PWMN_Start_IT+0x118>)
 800bf0c:	4293      	cmp	r3, r2
 800bf0e:	d052      	beq.n	800bfb6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800bf10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bf14:	4293      	cmp	r3, r2
 800bf16:	d04e      	beq.n	800bfb6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800bf18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf1c:	d04b      	beq.n	800bfb6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800bf1e:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800bf22:	4293      	cmp	r3, r2
 800bf24:	d047      	beq.n	800bfb6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800bf26:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d043      	beq.n	800bfb6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
 800bf2e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d03f      	beq.n	800bfb6 <HAL_TIMEx_PWMN_Start_IT+0xfa>
      __HAL_TIM_ENABLE(htim);
 800bf36:	681a      	ldr	r2, [r3, #0]
 800bf38:	f042 0201 	orr.w	r2, r2, #1
 800bf3c:	601a      	str	r2, [r3, #0]
 800bf3e:	2000      	movs	r0, #0
 800bf40:	e043      	b.n	800bfca <HAL_TIMEx_PWMN_Start_IT+0x10e>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bf42:	2904      	cmp	r1, #4
 800bf44:	d008      	beq.n	800bf58 <HAL_TIMEx_PWMN_Start_IT+0x9c>
 800bf46:	2908      	cmp	r1, #8
 800bf48:	d00d      	beq.n	800bf66 <HAL_TIMEx_PWMN_Start_IT+0xaa>
 800bf4a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800bf4e:	b2db      	uxtb	r3, r3
 800bf50:	3b01      	subs	r3, #1
 800bf52:	bf18      	it	ne
 800bf54:	2301      	movne	r3, #1
 800bf56:	e7bc      	b.n	800bed2 <HAL_TIMEx_PWMN_Start_IT+0x16>
 800bf58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bf5c:	b2db      	uxtb	r3, r3
 800bf5e:	3b01      	subs	r3, #1
 800bf60:	bf18      	it	ne
 800bf62:	2301      	movne	r3, #1
 800bf64:	e7b5      	b.n	800bed2 <HAL_TIMEx_PWMN_Start_IT+0x16>
 800bf66:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800bf6a:	b2db      	uxtb	r3, r3
 800bf6c:	3b01      	subs	r3, #1
 800bf6e:	bf18      	it	ne
 800bf70:	2301      	movne	r3, #1
 800bf72:	e7ae      	b.n	800bed2 <HAL_TIMEx_PWMN_Start_IT+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf74:	2804      	cmp	r0, #4
 800bf76:	d00c      	beq.n	800bf92 <HAL_TIMEx_PWMN_Start_IT+0xd6>
 800bf78:	2808      	cmp	r0, #8
 800bf7a:	d013      	beq.n	800bfa4 <HAL_TIMEx_PWMN_Start_IT+0xe8>
 800bf7c:	2302      	movs	r3, #2
 800bf7e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  switch (Channel)
 800bf82:	2804      	cmp	r0, #4
 800bf84:	d008      	beq.n	800bf98 <HAL_TIMEx_PWMN_Start_IT+0xdc>
 800bf86:	2808      	cmp	r0, #8
 800bf88:	d00f      	beq.n	800bfaa <HAL_TIMEx_PWMN_Start_IT+0xee>
 800bf8a:	2800      	cmp	r0, #0
 800bf8c:	d0a8      	beq.n	800bee0 <HAL_TIMEx_PWMN_Start_IT+0x24>
 800bf8e:	2001      	movs	r0, #1
 800bf90:	e01b      	b.n	800bfca <HAL_TIMEx_PWMN_Start_IT+0x10e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf92:	2302      	movs	r3, #2
 800bf94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bf98:	6822      	ldr	r2, [r4, #0]
 800bf9a:	68d3      	ldr	r3, [r2, #12]
 800bf9c:	f043 0304 	orr.w	r3, r3, #4
 800bfa0:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bfa2:	e7a2      	b.n	800beea <HAL_TIMEx_PWMN_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bfa4:	2302      	movs	r3, #2
 800bfa6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bfaa:	6822      	ldr	r2, [r4, #0]
 800bfac:	68d3      	ldr	r3, [r2, #12]
 800bfae:	f043 0308 	orr.w	r3, r3, #8
 800bfb2:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800bfb4:	e799      	b.n	800beea <HAL_TIMEx_PWMN_Start_IT+0x2e>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bfb6:	689a      	ldr	r2, [r3, #8]
 800bfb8:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfbc:	2a06      	cmp	r2, #6
 800bfbe:	d007      	beq.n	800bfd0 <HAL_TIMEx_PWMN_Start_IT+0x114>
        __HAL_TIM_ENABLE(htim);
 800bfc0:	681a      	ldr	r2, [r3, #0]
 800bfc2:	f042 0201 	orr.w	r2, r2, #1
 800bfc6:	601a      	str	r2, [r3, #0]
 800bfc8:	2000      	movs	r0, #0
}
 800bfca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800bfcc:	2001      	movs	r0, #1
 800bfce:	e7fc      	b.n	800bfca <HAL_TIMEx_PWMN_Start_IT+0x10e>
 800bfd0:	2000      	movs	r0, #0
 800bfd2:	e7fa      	b.n	800bfca <HAL_TIMEx_PWMN_Start_IT+0x10e>
 800bfd4:	40012c00 	.word	0x40012c00

0800bfd8 <HAL_TIMEx_PWMN_Stop_IT>:
{
 800bfd8:	b538      	push	{r3, r4, r5, lr}
 800bfda:	4604      	mov	r4, r0
 800bfdc:	460d      	mov	r5, r1
  switch (Channel)
 800bfde:	2904      	cmp	r1, #4
 800bfe0:	d03b      	beq.n	800c05a <HAL_TIMEx_PWMN_Stop_IT+0x82>
 800bfe2:	2908      	cmp	r1, #8
 800bfe4:	d03f      	beq.n	800c066 <HAL_TIMEx_PWMN_Stop_IT+0x8e>
 800bfe6:	2900      	cmp	r1, #0
 800bfe8:	d156      	bne.n	800c098 <HAL_TIMEx_PWMN_Stop_IT+0xc0>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800bfea:	6802      	ldr	r2, [r0, #0]
 800bfec:	68d3      	ldr	r3, [r2, #12]
 800bfee:	f023 0302 	bic.w	r3, r3, #2
 800bff2:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800bff4:	2200      	movs	r2, #0
 800bff6:	4629      	mov	r1, r5
 800bff8:	6820      	ldr	r0, [r4, #0]
 800bffa:	f7ff f923 	bl	800b244 <TIM_CCxNChannelCmd>
    tmpccer = htim->Instance->CCER;
 800bffe:	6823      	ldr	r3, [r4, #0]
 800c000:	6a19      	ldr	r1, [r3, #32]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 800c002:	f240 4244 	movw	r2, #1092	@ 0x444
 800c006:	4211      	tst	r1, r2
 800c008:	d103      	bne.n	800c012 <HAL_TIMEx_PWMN_Stop_IT+0x3a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800c00a:	68da      	ldr	r2, [r3, #12]
 800c00c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c010:	60da      	str	r2, [r3, #12]
    __HAL_TIM_MOE_DISABLE(htim);
 800c012:	6823      	ldr	r3, [r4, #0]
 800c014:	6a19      	ldr	r1, [r3, #32]
 800c016:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c01a:	4211      	tst	r1, r2
 800c01c:	d108      	bne.n	800c030 <HAL_TIMEx_PWMN_Stop_IT+0x58>
 800c01e:	6a19      	ldr	r1, [r3, #32]
 800c020:	f240 4244 	movw	r2, #1092	@ 0x444
 800c024:	4211      	tst	r1, r2
 800c026:	d103      	bne.n	800c030 <HAL_TIMEx_PWMN_Stop_IT+0x58>
 800c028:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c02a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c02e:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800c030:	6823      	ldr	r3, [r4, #0]
 800c032:	6a19      	ldr	r1, [r3, #32]
 800c034:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c038:	4211      	tst	r1, r2
 800c03a:	d108      	bne.n	800c04e <HAL_TIMEx_PWMN_Stop_IT+0x76>
 800c03c:	6a19      	ldr	r1, [r3, #32]
 800c03e:	f240 4244 	movw	r2, #1092	@ 0x444
 800c042:	4211      	tst	r1, r2
 800c044:	d103      	bne.n	800c04e <HAL_TIMEx_PWMN_Stop_IT+0x76>
 800c046:	681a      	ldr	r2, [r3, #0]
 800c048:	f022 0201 	bic.w	r2, r2, #1
 800c04c:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c04e:	b985      	cbnz	r5, 800c072 <HAL_TIMEx_PWMN_Stop_IT+0x9a>
 800c050:	2301      	movs	r3, #1
 800c052:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c056:	2000      	movs	r0, #0
}
 800c058:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c05a:	6802      	ldr	r2, [r0, #0]
 800c05c:	68d3      	ldr	r3, [r2, #12]
 800c05e:	f023 0304 	bic.w	r3, r3, #4
 800c062:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c064:	e7c6      	b.n	800bff4 <HAL_TIMEx_PWMN_Stop_IT+0x1c>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800c066:	6802      	ldr	r2, [r0, #0]
 800c068:	68d3      	ldr	r3, [r2, #12]
 800c06a:	f023 0308 	bic.w	r3, r3, #8
 800c06e:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c070:	e7c0      	b.n	800bff4 <HAL_TIMEx_PWMN_Stop_IT+0x1c>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c072:	2d04      	cmp	r5, #4
 800c074:	d006      	beq.n	800c084 <HAL_TIMEx_PWMN_Stop_IT+0xac>
 800c076:	2d08      	cmp	r5, #8
 800c078:	d009      	beq.n	800c08e <HAL_TIMEx_PWMN_Stop_IT+0xb6>
 800c07a:	2301      	movs	r3, #1
 800c07c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c080:	2000      	movs	r0, #0
 800c082:	e7e9      	b.n	800c058 <HAL_TIMEx_PWMN_Stop_IT+0x80>
 800c084:	2301      	movs	r3, #1
 800c086:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c08a:	2000      	movs	r0, #0
 800c08c:	e7e4      	b.n	800c058 <HAL_TIMEx_PWMN_Stop_IT+0x80>
 800c08e:	2301      	movs	r3, #1
 800c090:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c094:	2000      	movs	r0, #0
 800c096:	e7df      	b.n	800c058 <HAL_TIMEx_PWMN_Stop_IT+0x80>
  switch (Channel)
 800c098:	2001      	movs	r0, #1
 800c09a:	e7dd      	b.n	800c058 <HAL_TIMEx_PWMN_Stop_IT+0x80>

0800c09c <HAL_TIMEx_PWMN_Start_DMA>:
{
 800c09c:	b570      	push	{r4, r5, r6, lr}
 800c09e:	4604      	mov	r4, r0
 800c0a0:	4616      	mov	r6, r2
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c0a2:	460d      	mov	r5, r1
 800c0a4:	2900      	cmp	r1, #0
 800c0a6:	d164      	bne.n	800c172 <HAL_TIMEx_PWMN_Start_DMA+0xd6>
 800c0a8:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800c0ac:	b2c0      	uxtb	r0, r0
 800c0ae:	2802      	cmp	r0, #2
 800c0b0:	bf14      	ite	ne
 800c0b2:	2000      	movne	r0, #0
 800c0b4:	2001      	moveq	r0, #1
 800c0b6:	2800      	cmp	r0, #0
 800c0b8:	f040 80e1 	bne.w	800c27e <HAL_TIMEx_PWMN_Start_DMA+0x1e2>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800c0bc:	2d00      	cmp	r5, #0
 800c0be:	d174      	bne.n	800c1aa <HAL_TIMEx_PWMN_Start_DMA+0x10e>
 800c0c0:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800c0c4:	b2d2      	uxtb	r2, r2
 800c0c6:	2a01      	cmp	r2, #1
 800c0c8:	bf14      	ite	ne
 800c0ca:	2200      	movne	r2, #0
 800c0cc:	2201      	moveq	r2, #1
 800c0ce:	2a00      	cmp	r2, #0
 800c0d0:	f000 80d7 	beq.w	800c282 <HAL_TIMEx_PWMN_Start_DMA+0x1e6>
    if ((pData == NULL) || (Length == 0U))
 800c0d4:	2e00      	cmp	r6, #0
 800c0d6:	f000 80d6 	beq.w	800c286 <HAL_TIMEx_PWMN_Start_DMA+0x1ea>
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	f000 80d5 	beq.w	800c28a <HAL_TIMEx_PWMN_Start_DMA+0x1ee>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c0e0:	2d00      	cmp	r5, #0
 800c0e2:	d17e      	bne.n	800c1e2 <HAL_TIMEx_PWMN_Start_DMA+0x146>
 800c0e4:	2202      	movs	r2, #2
 800c0e6:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c0ea:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c0ec:	496c      	ldr	r1, [pc, #432]	@ (800c2a0 <HAL_TIMEx_PWMN_Start_DMA+0x204>)
 800c0ee:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c0f0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c0f2:	496c      	ldr	r1, [pc, #432]	@ (800c2a4 <HAL_TIMEx_PWMN_Start_DMA+0x208>)
 800c0f4:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c0f6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800c0f8:	496b      	ldr	r1, [pc, #428]	@ (800c2a8 <HAL_TIMEx_PWMN_Start_DMA+0x20c>)
 800c0fa:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800c0fc:	6822      	ldr	r2, [r4, #0]
 800c0fe:	3234      	adds	r2, #52	@ 0x34
 800c100:	4631      	mov	r1, r6
 800c102:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c104:	f7f7 fd07 	bl	8003b16 <HAL_DMA_Start_IT>
 800c108:	2800      	cmp	r0, #0
 800c10a:	f040 80c0 	bne.w	800c28e <HAL_TIMEx_PWMN_Start_DMA+0x1f2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800c10e:	6822      	ldr	r2, [r4, #0]
 800c110:	68d3      	ldr	r3, [r2, #12]
 800c112:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c116:	60d3      	str	r3, [r2, #12]
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c118:	2204      	movs	r2, #4
 800c11a:	4629      	mov	r1, r5
 800c11c:	6820      	ldr	r0, [r4, #0]
 800c11e:	f7ff f891 	bl	800b244 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_ENABLE(htim);
 800c122:	6822      	ldr	r2, [r4, #0]
 800c124:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c126:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c12a:	6453      	str	r3, [r2, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c12c:	6823      	ldr	r3, [r4, #0]
 800c12e:	4a5f      	ldr	r2, [pc, #380]	@ (800c2ac <HAL_TIMEx_PWMN_Start_DMA+0x210>)
 800c130:	4293      	cmp	r3, r2
 800c132:	f000 8099 	beq.w	800c268 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c136:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c13a:	4293      	cmp	r3, r2
 800c13c:	f000 8094 	beq.w	800c268 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c140:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c144:	f000 8090 	beq.w	800c268 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c148:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 800c14c:	4293      	cmp	r3, r2
 800c14e:	f000 808b 	beq.w	800c268 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c152:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c156:	4293      	cmp	r3, r2
 800c158:	f000 8086 	beq.w	800c268 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
 800c15c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800c160:	4293      	cmp	r3, r2
 800c162:	f000 8081 	beq.w	800c268 <HAL_TIMEx_PWMN_Start_DMA+0x1cc>
      __HAL_TIM_ENABLE(htim);
 800c166:	681a      	ldr	r2, [r3, #0]
 800c168:	f042 0201 	orr.w	r2, r2, #1
 800c16c:	601a      	str	r2, [r3, #0]
 800c16e:	2000      	movs	r0, #0
 800c170:	e088      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c172:	2904      	cmp	r1, #4
 800c174:	d009      	beq.n	800c18a <HAL_TIMEx_PWMN_Start_DMA+0xee>
 800c176:	2908      	cmp	r1, #8
 800c178:	d00f      	beq.n	800c19a <HAL_TIMEx_PWMN_Start_DMA+0xfe>
 800c17a:	f890 0045 	ldrb.w	r0, [r0, #69]	@ 0x45
 800c17e:	b2c0      	uxtb	r0, r0
 800c180:	2802      	cmp	r0, #2
 800c182:	bf14      	ite	ne
 800c184:	2000      	movne	r0, #0
 800c186:	2001      	moveq	r0, #1
 800c188:	e795      	b.n	800c0b6 <HAL_TIMEx_PWMN_Start_DMA+0x1a>
 800c18a:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800c18e:	b2c0      	uxtb	r0, r0
 800c190:	2802      	cmp	r0, #2
 800c192:	bf14      	ite	ne
 800c194:	2000      	movne	r0, #0
 800c196:	2001      	moveq	r0, #1
 800c198:	e78d      	b.n	800c0b6 <HAL_TIMEx_PWMN_Start_DMA+0x1a>
 800c19a:	f890 0044 	ldrb.w	r0, [r0, #68]	@ 0x44
 800c19e:	b2c0      	uxtb	r0, r0
 800c1a0:	2802      	cmp	r0, #2
 800c1a2:	bf14      	ite	ne
 800c1a4:	2000      	movne	r0, #0
 800c1a6:	2001      	moveq	r0, #1
 800c1a8:	e785      	b.n	800c0b6 <HAL_TIMEx_PWMN_Start_DMA+0x1a>
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800c1aa:	2d04      	cmp	r5, #4
 800c1ac:	d009      	beq.n	800c1c2 <HAL_TIMEx_PWMN_Start_DMA+0x126>
 800c1ae:	2d08      	cmp	r5, #8
 800c1b0:	d00f      	beq.n	800c1d2 <HAL_TIMEx_PWMN_Start_DMA+0x136>
 800c1b2:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800c1b6:	b2d2      	uxtb	r2, r2
 800c1b8:	2a01      	cmp	r2, #1
 800c1ba:	bf14      	ite	ne
 800c1bc:	2200      	movne	r2, #0
 800c1be:	2201      	moveq	r2, #1
 800c1c0:	e785      	b.n	800c0ce <HAL_TIMEx_PWMN_Start_DMA+0x32>
 800c1c2:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
 800c1c6:	b2d2      	uxtb	r2, r2
 800c1c8:	2a01      	cmp	r2, #1
 800c1ca:	bf14      	ite	ne
 800c1cc:	2200      	movne	r2, #0
 800c1ce:	2201      	moveq	r2, #1
 800c1d0:	e77d      	b.n	800c0ce <HAL_TIMEx_PWMN_Start_DMA+0x32>
 800c1d2:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800c1d6:	b2d2      	uxtb	r2, r2
 800c1d8:	2a01      	cmp	r2, #1
 800c1da:	bf14      	ite	ne
 800c1dc:	2200      	movne	r2, #0
 800c1de:	2201      	moveq	r2, #1
 800c1e0:	e775      	b.n	800c0ce <HAL_TIMEx_PWMN_Start_DMA+0x32>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c1e2:	2d04      	cmp	r5, #4
 800c1e4:	d00d      	beq.n	800c202 <HAL_TIMEx_PWMN_Start_DMA+0x166>
 800c1e6:	2d08      	cmp	r5, #8
 800c1e8:	d025      	beq.n	800c236 <HAL_TIMEx_PWMN_Start_DMA+0x19a>
 800c1ea:	2202      	movs	r2, #2
 800c1ec:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
  switch (Channel)
 800c1f0:	2d04      	cmp	r5, #4
 800c1f2:	d009      	beq.n	800c208 <HAL_TIMEx_PWMN_Start_DMA+0x16c>
 800c1f4:	2d08      	cmp	r5, #8
 800c1f6:	d021      	beq.n	800c23c <HAL_TIMEx_PWMN_Start_DMA+0x1a0>
 800c1f8:	2d00      	cmp	r5, #0
 800c1fa:	f43f af76 	beq.w	800c0ea <HAL_TIMEx_PWMN_Start_DMA+0x4e>
 800c1fe:	2001      	movs	r0, #1
 800c200:	e040      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c202:	2202      	movs	r2, #2
 800c204:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c208:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c20a:	4925      	ldr	r1, [pc, #148]	@ (800c2a0 <HAL_TIMEx_PWMN_Start_DMA+0x204>)
 800c20c:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c20e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c210:	4924      	ldr	r1, [pc, #144]	@ (800c2a4 <HAL_TIMEx_PWMN_Start_DMA+0x208>)
 800c212:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c214:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c216:	4924      	ldr	r1, [pc, #144]	@ (800c2a8 <HAL_TIMEx_PWMN_Start_DMA+0x20c>)
 800c218:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800c21a:	6822      	ldr	r2, [r4, #0]
 800c21c:	3238      	adds	r2, #56	@ 0x38
 800c21e:	4631      	mov	r1, r6
 800c220:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800c222:	f7f7 fc78 	bl	8003b16 <HAL_DMA_Start_IT>
 800c226:	2800      	cmp	r0, #0
 800c228:	d133      	bne.n	800c292 <HAL_TIMEx_PWMN_Start_DMA+0x1f6>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800c22a:	6822      	ldr	r2, [r4, #0]
 800c22c:	68d3      	ldr	r3, [r2, #12]
 800c22e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c232:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c234:	e770      	b.n	800c118 <HAL_TIMEx_PWMN_Start_DMA+0x7c>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c236:	2202      	movs	r2, #2
 800c238:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c23c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c23e:	4918      	ldr	r1, [pc, #96]	@ (800c2a0 <HAL_TIMEx_PWMN_Start_DMA+0x204>)
 800c240:	6291      	str	r1, [r2, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c242:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c244:	4917      	ldr	r1, [pc, #92]	@ (800c2a4 <HAL_TIMEx_PWMN_Start_DMA+0x208>)
 800c246:	62d1      	str	r1, [r2, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c248:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c24a:	4917      	ldr	r1, [pc, #92]	@ (800c2a8 <HAL_TIMEx_PWMN_Start_DMA+0x20c>)
 800c24c:	6311      	str	r1, [r2, #48]	@ 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800c24e:	6822      	ldr	r2, [r4, #0]
 800c250:	323c      	adds	r2, #60	@ 0x3c
 800c252:	4631      	mov	r1, r6
 800c254:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800c256:	f7f7 fc5e 	bl	8003b16 <HAL_DMA_Start_IT>
 800c25a:	b9e0      	cbnz	r0, 800c296 <HAL_TIMEx_PWMN_Start_DMA+0x1fa>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800c25c:	6822      	ldr	r2, [r4, #0]
 800c25e:	68d3      	ldr	r3, [r2, #12]
 800c260:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c264:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 800c266:	e757      	b.n	800c118 <HAL_TIMEx_PWMN_Start_DMA+0x7c>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c268:	689a      	ldr	r2, [r3, #8]
 800c26a:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c26e:	2a06      	cmp	r2, #6
 800c270:	d013      	beq.n	800c29a <HAL_TIMEx_PWMN_Start_DMA+0x1fe>
        __HAL_TIM_ENABLE(htim);
 800c272:	681a      	ldr	r2, [r3, #0]
 800c274:	f042 0201 	orr.w	r2, r2, #1
 800c278:	601a      	str	r2, [r3, #0]
 800c27a:	2000      	movs	r0, #0
 800c27c:	e002      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
    return HAL_BUSY;
 800c27e:	2002      	movs	r0, #2
 800c280:	e000      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
    return HAL_ERROR;
 800c282:	2001      	movs	r0, #1
}
 800c284:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800c286:	2001      	movs	r0, #1
 800c288:	e7fc      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
 800c28a:	2001      	movs	r0, #1
 800c28c:	e7fa      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c28e:	2001      	movs	r0, #1
 800c290:	e7f8      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c292:	2001      	movs	r0, #1
 800c294:	e7f6      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
        return HAL_ERROR;
 800c296:	2001      	movs	r0, #1
 800c298:	e7f4      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
 800c29a:	2000      	movs	r0, #0
 800c29c:	e7f2      	b.n	800c284 <HAL_TIMEx_PWMN_Start_DMA+0x1e8>
 800c29e:	bf00      	nop
 800c2a0:	0800b2a7 	.word	0x0800b2a7
 800c2a4:	0800877f 	.word	0x0800877f
 800c2a8:	0800b263 	.word	0x0800b263
 800c2ac:	40012c00 	.word	0x40012c00

0800c2b0 <HAL_TIMEx_PWMN_Stop_DMA>:
{
 800c2b0:	b538      	push	{r3, r4, r5, lr}
 800c2b2:	4604      	mov	r4, r0
 800c2b4:	460d      	mov	r5, r1
  switch (Channel)
 800c2b6:	2904      	cmp	r1, #4
 800c2b8:	d034      	beq.n	800c324 <HAL_TIMEx_PWMN_Stop_DMA+0x74>
 800c2ba:	2908      	cmp	r1, #8
 800c2bc:	d03b      	beq.n	800c336 <HAL_TIMEx_PWMN_Stop_DMA+0x86>
 800c2be:	2900      	cmp	r1, #0
 800c2c0:	d155      	bne.n	800c36e <HAL_TIMEx_PWMN_Stop_DMA+0xbe>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800c2c2:	6802      	ldr	r2, [r0, #0]
 800c2c4:	68d3      	ldr	r3, [r2, #12]
 800c2c6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c2ca:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800c2cc:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800c2ce:	f7f7 fc81 	bl	8003bd4 <HAL_DMA_Abort_IT>
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	4629      	mov	r1, r5
 800c2d6:	6820      	ldr	r0, [r4, #0]
 800c2d8:	f7fe ffb4 	bl	800b244 <TIM_CCxNChannelCmd>
    __HAL_TIM_MOE_DISABLE(htim);
 800c2dc:	6823      	ldr	r3, [r4, #0]
 800c2de:	6a19      	ldr	r1, [r3, #32]
 800c2e0:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c2e4:	4211      	tst	r1, r2
 800c2e6:	d108      	bne.n	800c2fa <HAL_TIMEx_PWMN_Stop_DMA+0x4a>
 800c2e8:	6a19      	ldr	r1, [r3, #32]
 800c2ea:	f240 4244 	movw	r2, #1092	@ 0x444
 800c2ee:	4211      	tst	r1, r2
 800c2f0:	d103      	bne.n	800c2fa <HAL_TIMEx_PWMN_Stop_DMA+0x4a>
 800c2f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c2f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c2f8:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 800c2fa:	6823      	ldr	r3, [r4, #0]
 800c2fc:	6a19      	ldr	r1, [r3, #32]
 800c2fe:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c302:	4211      	tst	r1, r2
 800c304:	d108      	bne.n	800c318 <HAL_TIMEx_PWMN_Stop_DMA+0x68>
 800c306:	6a19      	ldr	r1, [r3, #32]
 800c308:	f240 4244 	movw	r2, #1092	@ 0x444
 800c30c:	4211      	tst	r1, r2
 800c30e:	d103      	bne.n	800c318 <HAL_TIMEx_PWMN_Stop_DMA+0x68>
 800c310:	681a      	ldr	r2, [r3, #0]
 800c312:	f022 0201 	bic.w	r2, r2, #1
 800c316:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c318:	b9b5      	cbnz	r5, 800c348 <HAL_TIMEx_PWMN_Stop_DMA+0x98>
 800c31a:	2301      	movs	r3, #1
 800c31c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c320:	2000      	movs	r0, #0
}
 800c322:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800c324:	6802      	ldr	r2, [r0, #0]
 800c326:	68d3      	ldr	r3, [r2, #12]
 800c328:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c32c:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800c32e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800c330:	f7f7 fc50 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800c334:	e7cd      	b.n	800c2d2 <HAL_TIMEx_PWMN_Stop_DMA+0x22>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800c336:	6802      	ldr	r2, [r0, #0]
 800c338:	68d3      	ldr	r3, [r2, #12]
 800c33a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c33e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800c340:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 800c342:	f7f7 fc47 	bl	8003bd4 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 800c346:	e7c4      	b.n	800c2d2 <HAL_TIMEx_PWMN_Stop_DMA+0x22>
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c348:	2d04      	cmp	r5, #4
 800c34a:	d006      	beq.n	800c35a <HAL_TIMEx_PWMN_Stop_DMA+0xaa>
 800c34c:	2d08      	cmp	r5, #8
 800c34e:	d009      	beq.n	800c364 <HAL_TIMEx_PWMN_Stop_DMA+0xb4>
 800c350:	2301      	movs	r3, #1
 800c352:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800c356:	2000      	movs	r0, #0
 800c358:	e7e3      	b.n	800c322 <HAL_TIMEx_PWMN_Stop_DMA+0x72>
 800c35a:	2301      	movs	r3, #1
 800c35c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c360:	2000      	movs	r0, #0
 800c362:	e7de      	b.n	800c322 <HAL_TIMEx_PWMN_Stop_DMA+0x72>
 800c364:	2301      	movs	r3, #1
 800c366:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800c36a:	2000      	movs	r0, #0
 800c36c:	e7d9      	b.n	800c322 <HAL_TIMEx_PWMN_Stop_DMA+0x72>
  switch (Channel)
 800c36e:	2001      	movs	r0, #1
 800c370:	e7d7      	b.n	800c322 <HAL_TIMEx_PWMN_Stop_DMA+0x72>

0800c372 <HAL_TIMEx_OnePulseN_Start>:
{
 800c372:	b538      	push	{r3, r4, r5, lr}
 800c374:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c376:	468e      	mov	lr, r1
 800c378:	b9c1      	cbnz	r1, 800c3ac <HAL_TIMEx_OnePulseN_Start+0x3a>
 800c37a:	2504      	movs	r5, #4
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c37c:	f894 003e 	ldrb.w	r0, [r4, #62]	@ 0x3e
 800c380:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c382:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800c386:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c388:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800c38c:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c38e:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
 800c392:	fa5f fc8c 	uxtb.w	ip, ip
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c396:	2801      	cmp	r0, #1
 800c398:	d124      	bne.n	800c3e4 <HAL_TIMEx_OnePulseN_Start+0x72>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c39a:	2b01      	cmp	r3, #1
 800c39c:	d123      	bne.n	800c3e6 <HAL_TIMEx_OnePulseN_Start+0x74>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c39e:	2a01      	cmp	r2, #1
 800c3a0:	d122      	bne.n	800c3e8 <HAL_TIMEx_OnePulseN_Start+0x76>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c3a2:	f1bc 0f01 	cmp.w	ip, #1
 800c3a6:	d003      	beq.n	800c3b0 <HAL_TIMEx_OnePulseN_Start+0x3e>
    return HAL_ERROR;
 800c3a8:	4610      	mov	r0, r2
 800c3aa:	e01c      	b.n	800c3e6 <HAL_TIMEx_OnePulseN_Start+0x74>
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c3ac:	2500      	movs	r5, #0
 800c3ae:	e7e5      	b.n	800c37c <HAL_TIMEx_OnePulseN_Start+0xa>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3b0:	2302      	movs	r3, #2
 800c3b2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3b6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3ba:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c3be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800c3c2:	2204      	movs	r2, #4
 800c3c4:	4671      	mov	r1, lr
 800c3c6:	6820      	ldr	r0, [r4, #0]
 800c3c8:	f7fe ff3c 	bl	800b244 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 800c3cc:	2201      	movs	r2, #1
 800c3ce:	4629      	mov	r1, r5
 800c3d0:	6820      	ldr	r0, [r4, #0]
 800c3d2:	f7fd f842 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800c3d6:	6822      	ldr	r2, [r4, #0]
 800c3d8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c3da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c3de:	6453      	str	r3, [r2, #68]	@ 0x44
  return HAL_OK;
 800c3e0:	2000      	movs	r0, #0
 800c3e2:	e000      	b.n	800c3e6 <HAL_TIMEx_OnePulseN_Start+0x74>
    return HAL_ERROR;
 800c3e4:	2001      	movs	r0, #1
}
 800c3e6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	e7fc      	b.n	800c3e6 <HAL_TIMEx_OnePulseN_Start+0x74>

0800c3ec <HAL_TIMEx_OnePulseN_Stop>:
{
 800c3ec:	b538      	push	{r3, r4, r5, lr}
 800c3ee:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c3f0:	2900      	cmp	r1, #0
 800c3f2:	d132      	bne.n	800c45a <HAL_TIMEx_OnePulseN_Stop+0x6e>
 800c3f4:	2504      	movs	r5, #4
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800c3f6:	2200      	movs	r2, #0
 800c3f8:	6820      	ldr	r0, [r4, #0]
 800c3fa:	f7fe ff23 	bl	800b244 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 800c3fe:	2200      	movs	r2, #0
 800c400:	4629      	mov	r1, r5
 800c402:	6820      	ldr	r0, [r4, #0]
 800c404:	f7fd f829 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800c408:	6823      	ldr	r3, [r4, #0]
 800c40a:	6a19      	ldr	r1, [r3, #32]
 800c40c:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c410:	4211      	tst	r1, r2
 800c412:	d108      	bne.n	800c426 <HAL_TIMEx_OnePulseN_Stop+0x3a>
 800c414:	6a19      	ldr	r1, [r3, #32]
 800c416:	f240 4244 	movw	r2, #1092	@ 0x444
 800c41a:	4211      	tst	r1, r2
 800c41c:	d103      	bne.n	800c426 <HAL_TIMEx_OnePulseN_Stop+0x3a>
 800c41e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c420:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c424:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800c426:	6823      	ldr	r3, [r4, #0]
 800c428:	6a19      	ldr	r1, [r3, #32]
 800c42a:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c42e:	4211      	tst	r1, r2
 800c430:	d108      	bne.n	800c444 <HAL_TIMEx_OnePulseN_Stop+0x58>
 800c432:	6a19      	ldr	r1, [r3, #32]
 800c434:	f240 4244 	movw	r2, #1092	@ 0x444
 800c438:	4211      	tst	r1, r2
 800c43a:	d103      	bne.n	800c444 <HAL_TIMEx_OnePulseN_Stop+0x58>
 800c43c:	681a      	ldr	r2, [r3, #0]
 800c43e:	f022 0201 	bic.w	r2, r2, #1
 800c442:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c444:	2301      	movs	r3, #1
 800c446:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c44a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c44e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c452:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800c456:	2000      	movs	r0, #0
 800c458:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c45a:	2500      	movs	r5, #0
 800c45c:	e7cb      	b.n	800c3f6 <HAL_TIMEx_OnePulseN_Stop+0xa>

0800c45e <HAL_TIMEx_OnePulseN_Start_IT>:
{
 800c45e:	b538      	push	{r3, r4, r5, lr}
 800c460:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c462:	468e      	mov	lr, r1
 800c464:	b9c1      	cbnz	r1, 800c498 <HAL_TIMEx_OnePulseN_Start_IT+0x3a>
 800c466:	2504      	movs	r5, #4
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800c468:	f894 003e 	ldrb.w	r0, [r4, #62]	@ 0x3e
 800c46c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800c46e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800c472:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800c474:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800c478:	b2d2      	uxtb	r2, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800c47a:	f894 c043 	ldrb.w	ip, [r4, #67]	@ 0x43
 800c47e:	fa5f fc8c 	uxtb.w	ip, ip
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c482:	2801      	cmp	r0, #1
 800c484:	d12e      	bne.n	800c4e4 <HAL_TIMEx_OnePulseN_Start_IT+0x86>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c486:	2b01      	cmp	r3, #1
 800c488:	d12d      	bne.n	800c4e6 <HAL_TIMEx_OnePulseN_Start_IT+0x88>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c48a:	2a01      	cmp	r2, #1
 800c48c:	d12c      	bne.n	800c4e8 <HAL_TIMEx_OnePulseN_Start_IT+0x8a>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c48e:	f1bc 0f01 	cmp.w	ip, #1
 800c492:	d003      	beq.n	800c49c <HAL_TIMEx_OnePulseN_Start_IT+0x3e>
    return HAL_ERROR;
 800c494:	4610      	mov	r0, r2
 800c496:	e026      	b.n	800c4e6 <HAL_TIMEx_OnePulseN_Start_IT+0x88>
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c498:	2500      	movs	r5, #0
 800c49a:	e7e5      	b.n	800c468 <HAL_TIMEx_OnePulseN_Start_IT+0xa>
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c49c:	2302      	movs	r3, #2
 800c49e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4a2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4a6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c4aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c4ae:	6822      	ldr	r2, [r4, #0]
 800c4b0:	68d3      	ldr	r3, [r2, #12]
 800c4b2:	f043 0302 	orr.w	r3, r3, #2
 800c4b6:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c4b8:	6822      	ldr	r2, [r4, #0]
 800c4ba:	68d3      	ldr	r3, [r2, #12]
 800c4bc:	f043 0304 	orr.w	r3, r3, #4
 800c4c0:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800c4c2:	2204      	movs	r2, #4
 800c4c4:	4671      	mov	r1, lr
 800c4c6:	6820      	ldr	r0, [r4, #0]
 800c4c8:	f7fe febc 	bl	800b244 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 800c4cc:	2201      	movs	r2, #1
 800c4ce:	4629      	mov	r1, r5
 800c4d0:	6820      	ldr	r0, [r4, #0]
 800c4d2:	f7fc ffc2 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800c4d6:	6822      	ldr	r2, [r4, #0]
 800c4d8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c4da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4de:	6453      	str	r3, [r2, #68]	@ 0x44
  return HAL_OK;
 800c4e0:	2000      	movs	r0, #0
 800c4e2:	e000      	b.n	800c4e6 <HAL_TIMEx_OnePulseN_Start_IT+0x88>
    return HAL_ERROR;
 800c4e4:	2001      	movs	r0, #1
}
 800c4e6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	e7fc      	b.n	800c4e6 <HAL_TIMEx_OnePulseN_Start_IT+0x88>

0800c4ec <HAL_TIMEx_OnePulseN_Stop_IT>:
{
 800c4ec:	b538      	push	{r3, r4, r5, lr}
 800c4ee:	4604      	mov	r4, r0
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c4f0:	2900      	cmp	r1, #0
 800c4f2:	d13c      	bne.n	800c56e <HAL_TIMEx_OnePulseN_Stop_IT+0x82>
 800c4f4:	2504      	movs	r5, #4
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800c4f6:	6822      	ldr	r2, [r4, #0]
 800c4f8:	68d3      	ldr	r3, [r2, #12]
 800c4fa:	f023 0302 	bic.w	r3, r3, #2
 800c4fe:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c500:	6822      	ldr	r2, [r4, #0]
 800c502:	68d3      	ldr	r3, [r2, #12]
 800c504:	f023 0304 	bic.w	r3, r3, #4
 800c508:	60d3      	str	r3, [r2, #12]
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800c50a:	2200      	movs	r2, #0
 800c50c:	6820      	ldr	r0, [r4, #0]
 800c50e:	f7fe fe99 	bl	800b244 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 800c512:	2200      	movs	r2, #0
 800c514:	4629      	mov	r1, r5
 800c516:	6820      	ldr	r0, [r4, #0]
 800c518:	f7fc ff9f 	bl	800945a <TIM_CCxChannelCmd>
  __HAL_TIM_MOE_DISABLE(htim);
 800c51c:	6823      	ldr	r3, [r4, #0]
 800c51e:	6a19      	ldr	r1, [r3, #32]
 800c520:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c524:	4211      	tst	r1, r2
 800c526:	d108      	bne.n	800c53a <HAL_TIMEx_OnePulseN_Stop_IT+0x4e>
 800c528:	6a19      	ldr	r1, [r3, #32]
 800c52a:	f240 4244 	movw	r2, #1092	@ 0x444
 800c52e:	4211      	tst	r1, r2
 800c530:	d103      	bne.n	800c53a <HAL_TIMEx_OnePulseN_Stop_IT+0x4e>
 800c532:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c534:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c538:	645a      	str	r2, [r3, #68]	@ 0x44
  __HAL_TIM_DISABLE(htim);
 800c53a:	6823      	ldr	r3, [r4, #0]
 800c53c:	6a19      	ldr	r1, [r3, #32]
 800c53e:	f241 1211 	movw	r2, #4369	@ 0x1111
 800c542:	4211      	tst	r1, r2
 800c544:	d108      	bne.n	800c558 <HAL_TIMEx_OnePulseN_Stop_IT+0x6c>
 800c546:	6a19      	ldr	r1, [r3, #32]
 800c548:	f240 4244 	movw	r2, #1092	@ 0x444
 800c54c:	4211      	tst	r1, r2
 800c54e:	d103      	bne.n	800c558 <HAL_TIMEx_OnePulseN_Stop_IT+0x6c>
 800c550:	681a      	ldr	r2, [r3, #0]
 800c552:	f022 0201 	bic.w	r2, r2, #1
 800c556:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c558:	2301      	movs	r3, #1
 800c55a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c55e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c562:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c566:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
}
 800c56a:	2000      	movs	r0, #0
 800c56c:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800c56e:	2500      	movs	r5, #0
 800c570:	e7c1      	b.n	800c4f6 <HAL_TIMEx_OnePulseN_Stop_IT+0xa>

0800c572 <HAL_TIMEx_ConfigCommutEvent>:
{
 800c572:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800c574:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800c578:	2801      	cmp	r0, #1
 800c57a:	d032      	beq.n	800c5e2 <HAL_TIMEx_ConfigCommutEvent+0x70>
{
 800c57c:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800c57e:	2001      	movs	r0, #1
 800c580:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800c584:	2920      	cmp	r1, #32
 800c586:	d003      	beq.n	800c590 <HAL_TIMEx_ConfigCommutEvent+0x1e>
 800c588:	d828      	bhi.n	800c5dc <HAL_TIMEx_ConfigCommutEvent+0x6a>
 800c58a:	b109      	cbz	r1, 800c590 <HAL_TIMEx_ConfigCommutEvent+0x1e>
 800c58c:	2910      	cmp	r1, #16
 800c58e:	d108      	bne.n	800c5a2 <HAL_TIMEx_ConfigCommutEvent+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800c590:	681c      	ldr	r4, [r3, #0]
 800c592:	68a0      	ldr	r0, [r4, #8]
 800c594:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
 800c598:	60a0      	str	r0, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800c59a:	681c      	ldr	r4, [r3, #0]
 800c59c:	68a0      	ldr	r0, [r4, #8]
 800c59e:	4301      	orrs	r1, r0
 800c5a0:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800c5a2:	6818      	ldr	r0, [r3, #0]
 800c5a4:	6841      	ldr	r1, [r0, #4]
 800c5a6:	f041 0101 	orr.w	r1, r1, #1
 800c5aa:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800c5ac:	6818      	ldr	r0, [r3, #0]
 800c5ae:	6841      	ldr	r1, [r0, #4]
 800c5b0:	f021 0104 	bic.w	r1, r1, #4
 800c5b4:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 |= CommutationSource;
 800c5b6:	6818      	ldr	r0, [r3, #0]
 800c5b8:	6841      	ldr	r1, [r0, #4]
 800c5ba:	430a      	orrs	r2, r1
 800c5bc:	6042      	str	r2, [r0, #4]
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 800c5be:	6819      	ldr	r1, [r3, #0]
 800c5c0:	68ca      	ldr	r2, [r1, #12]
 800c5c2:	f022 0220 	bic.w	r2, r2, #32
 800c5c6:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800c5c8:	6819      	ldr	r1, [r3, #0]
 800c5ca:	68ca      	ldr	r2, [r1, #12]
 800c5cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c5d0:	60ca      	str	r2, [r1, #12]
  __HAL_UNLOCK(htim);
 800c5d2:	2000      	movs	r0, #0
 800c5d4:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800c5d8:	bc10      	pop	{r4}
 800c5da:	4770      	bx	lr
 800c5dc:	2930      	cmp	r1, #48	@ 0x30
 800c5de:	d1e0      	bne.n	800c5a2 <HAL_TIMEx_ConfigCommutEvent+0x30>
 800c5e0:	e7d6      	b.n	800c590 <HAL_TIMEx_ConfigCommutEvent+0x1e>
  __HAL_LOCK(htim);
 800c5e2:	2002      	movs	r0, #2
}
 800c5e4:	4770      	bx	lr

0800c5e6 <HAL_TIMEx_ConfigCommutEvent_IT>:
{
 800c5e6:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800c5e8:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800c5ec:	2801      	cmp	r0, #1
 800c5ee:	d032      	beq.n	800c656 <HAL_TIMEx_ConfigCommutEvent_IT+0x70>
{
 800c5f0:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800c5f2:	2001      	movs	r0, #1
 800c5f4:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800c5f8:	2920      	cmp	r1, #32
 800c5fa:	d003      	beq.n	800c604 <HAL_TIMEx_ConfigCommutEvent_IT+0x1e>
 800c5fc:	d828      	bhi.n	800c650 <HAL_TIMEx_ConfigCommutEvent_IT+0x6a>
 800c5fe:	b109      	cbz	r1, 800c604 <HAL_TIMEx_ConfigCommutEvent_IT+0x1e>
 800c600:	2910      	cmp	r1, #16
 800c602:	d108      	bne.n	800c616 <HAL_TIMEx_ConfigCommutEvent_IT+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800c604:	681c      	ldr	r4, [r3, #0]
 800c606:	68a0      	ldr	r0, [r4, #8]
 800c608:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
 800c60c:	60a0      	str	r0, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800c60e:	681c      	ldr	r4, [r3, #0]
 800c610:	68a0      	ldr	r0, [r4, #8]
 800c612:	4301      	orrs	r1, r0
 800c614:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800c616:	6818      	ldr	r0, [r3, #0]
 800c618:	6841      	ldr	r1, [r0, #4]
 800c61a:	f041 0101 	orr.w	r1, r1, #1
 800c61e:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800c620:	6818      	ldr	r0, [r3, #0]
 800c622:	6841      	ldr	r1, [r0, #4]
 800c624:	f021 0104 	bic.w	r1, r1, #4
 800c628:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 |= CommutationSource;
 800c62a:	6818      	ldr	r0, [r3, #0]
 800c62c:	6841      	ldr	r1, [r0, #4]
 800c62e:	430a      	orrs	r2, r1
 800c630:	6042      	str	r2, [r0, #4]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800c632:	6819      	ldr	r1, [r3, #0]
 800c634:	68ca      	ldr	r2, [r1, #12]
 800c636:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c63a:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 800c63c:	6819      	ldr	r1, [r3, #0]
 800c63e:	68ca      	ldr	r2, [r1, #12]
 800c640:	f042 0220 	orr.w	r2, r2, #32
 800c644:	60ca      	str	r2, [r1, #12]
  __HAL_UNLOCK(htim);
 800c646:	2000      	movs	r0, #0
 800c648:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800c64c:	bc10      	pop	{r4}
 800c64e:	4770      	bx	lr
 800c650:	2930      	cmp	r1, #48	@ 0x30
 800c652:	d1e0      	bne.n	800c616 <HAL_TIMEx_ConfigCommutEvent_IT+0x30>
 800c654:	e7d6      	b.n	800c604 <HAL_TIMEx_ConfigCommutEvent_IT+0x1e>
  __HAL_LOCK(htim);
 800c656:	2002      	movs	r0, #2
}
 800c658:	4770      	bx	lr
	...

0800c65c <HAL_TIMEx_ConfigCommutEvent_DMA>:
{
 800c65c:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800c65e:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800c662:	2801      	cmp	r0, #1
 800c664:	d03b      	beq.n	800c6de <HAL_TIMEx_ConfigCommutEvent_DMA+0x82>
{
 800c666:	b410      	push	{r4}
  __HAL_LOCK(htim);
 800c668:	2001      	movs	r0, #1
 800c66a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800c66e:	2920      	cmp	r1, #32
 800c670:	d003      	beq.n	800c67a <HAL_TIMEx_ConfigCommutEvent_DMA+0x1e>
 800c672:	d831      	bhi.n	800c6d8 <HAL_TIMEx_ConfigCommutEvent_DMA+0x7c>
 800c674:	b109      	cbz	r1, 800c67a <HAL_TIMEx_ConfigCommutEvent_DMA+0x1e>
 800c676:	2910      	cmp	r1, #16
 800c678:	d108      	bne.n	800c68c <HAL_TIMEx_ConfigCommutEvent_DMA+0x30>
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800c67a:	681c      	ldr	r4, [r3, #0]
 800c67c:	68a0      	ldr	r0, [r4, #8]
 800c67e:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
 800c682:	60a0      	str	r0, [r4, #8]
    htim->Instance->SMCR |= InputTrigger;
 800c684:	681c      	ldr	r4, [r3, #0]
 800c686:	68a0      	ldr	r0, [r4, #8]
 800c688:	4301      	orrs	r1, r0
 800c68a:	60a1      	str	r1, [r4, #8]
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800c68c:	6818      	ldr	r0, [r3, #0]
 800c68e:	6841      	ldr	r1, [r0, #4]
 800c690:	f041 0101 	orr.w	r1, r1, #1
 800c694:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800c696:	6818      	ldr	r0, [r3, #0]
 800c698:	6841      	ldr	r1, [r0, #4]
 800c69a:	f021 0104 	bic.w	r1, r1, #4
 800c69e:	6041      	str	r1, [r0, #4]
  htim->Instance->CR2 |= CommutationSource;
 800c6a0:	6818      	ldr	r0, [r3, #0]
 800c6a2:	6841      	ldr	r1, [r0, #4]
 800c6a4:	430a      	orrs	r2, r1
 800c6a6:	6042      	str	r2, [r0, #4]
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 800c6a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c6aa:	490e      	ldr	r1, [pc, #56]	@ (800c6e4 <HAL_TIMEx_ConfigCommutEvent_DMA+0x88>)
 800c6ac:	6291      	str	r1, [r2, #40]	@ 0x28
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
 800c6ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c6b0:	490d      	ldr	r1, [pc, #52]	@ (800c6e8 <HAL_TIMEx_ConfigCommutEvent_DMA+0x8c>)
 800c6b2:	62d1      	str	r1, [r2, #44]	@ 0x2c
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 800c6b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c6b6:	490d      	ldr	r1, [pc, #52]	@ (800c6ec <HAL_TIMEx_ConfigCommutEvent_DMA+0x90>)
 800c6b8:	6311      	str	r1, [r2, #48]	@ 0x30
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 800c6ba:	6819      	ldr	r1, [r3, #0]
 800c6bc:	68ca      	ldr	r2, [r1, #12]
 800c6be:	f022 0220 	bic.w	r2, r2, #32
 800c6c2:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 800c6c4:	6819      	ldr	r1, [r3, #0]
 800c6c6:	68ca      	ldr	r2, [r1, #12]
 800c6c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c6cc:	60ca      	str	r2, [r1, #12]
  __HAL_UNLOCK(htim);
 800c6ce:	2000      	movs	r0, #0
 800c6d0:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800c6d4:	bc10      	pop	{r4}
 800c6d6:	4770      	bx	lr
 800c6d8:	2930      	cmp	r1, #48	@ 0x30
 800c6da:	d1d7      	bne.n	800c68c <HAL_TIMEx_ConfigCommutEvent_DMA+0x30>
 800c6dc:	e7cd      	b.n	800c67a <HAL_TIMEx_ConfigCommutEvent_DMA+0x1e>
  __HAL_LOCK(htim);
 800c6de:	2002      	movs	r0, #2
}
 800c6e0:	4770      	bx	lr
 800c6e2:	bf00      	nop
 800c6e4:	0800c7c5 	.word	0x0800c7c5
 800c6e8:	0800c7d7 	.word	0x0800c7d7
 800c6ec:	08008941 	.word	0x08008941

0800c6f0 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800c6f0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 800c6f4:	2a01      	cmp	r2, #1
 800c6f6:	d034      	beq.n	800c762 <HAL_TIMEx_MasterConfigSynchronization+0x72>
{
 800c6f8:	b410      	push	{r4}
 800c6fa:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800c6fc:	2201      	movs	r2, #1
 800c6fe:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800c702:	2202      	movs	r2, #2
 800c704:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 800c708:	6802      	ldr	r2, [r0, #0]
 800c70a:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800c70c:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800c70e:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c712:	6808      	ldr	r0, [r1, #0]
 800c714:	ea40 000c 	orr.w	r0, r0, ip
  htim->Instance->CR2 = tmpcr2;
 800c718:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c71a:	681a      	ldr	r2, [r3, #0]
 800c71c:	4812      	ldr	r0, [pc, #72]	@ (800c768 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 800c71e:	4282      	cmp	r2, r0
 800c720:	d012      	beq.n	800c748 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c722:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 800c726:	4282      	cmp	r2, r0
 800c728:	d00e      	beq.n	800c748 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c72a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800c72e:	d00b      	beq.n	800c748 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c730:	f5a0 3098 	sub.w	r0, r0, #77824	@ 0x13000
 800c734:	4282      	cmp	r2, r0
 800c736:	d007      	beq.n	800c748 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c738:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800c73c:	4282      	cmp	r2, r0
 800c73e:	d003      	beq.n	800c748 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800c740:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800c744:	4282      	cmp	r2, r0
 800c746:	d104      	bne.n	800c752 <HAL_TIMEx_MasterConfigSynchronization+0x62>
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c748:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c74c:	6849      	ldr	r1, [r1, #4]
 800c74e:	4321      	orrs	r1, r4
    htim->Instance->SMCR = tmpsmcr;
 800c750:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 800c752:	2201      	movs	r2, #1
 800c754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800c758:	2000      	movs	r0, #0
 800c75a:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800c75e:	bc10      	pop	{r4}
 800c760:	4770      	bx	lr
  __HAL_LOCK(htim);
 800c762:	2002      	movs	r0, #2
}
 800c764:	4770      	bx	lr
 800c766:	bf00      	nop
 800c768:	40012c00 	.word	0x40012c00

0800c76c <HAL_TIMEx_ConfigBreakDeadTime>:
{
 800c76c:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 800c76e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800c772:	2b01      	cmp	r3, #1
 800c774:	d021      	beq.n	800c7ba <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 800c776:	2301      	movs	r3, #1
 800c778:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c77c:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c77e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c782:	6888      	ldr	r0, [r1, #8]
 800c784:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c786:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c78a:	6848      	ldr	r0, [r1, #4]
 800c78c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c78e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c792:	6808      	ldr	r0, [r1, #0]
 800c794:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c796:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c79a:	6908      	ldr	r0, [r1, #16]
 800c79c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c79e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c7a2:	6948      	ldr	r0, [r1, #20]
 800c7a4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c7a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c7aa:	69c9      	ldr	r1, [r1, #28]
 800c7ac:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 800c7ae:	6811      	ldr	r1, [r2, #0]
 800c7b0:	644b      	str	r3, [r1, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 800c7b2:	2000      	movs	r0, #0
 800c7b4:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  return HAL_OK;
 800c7b8:	4770      	bx	lr
  __HAL_LOCK(htim);
 800c7ba:	2002      	movs	r0, #2
}
 800c7bc:	4770      	bx	lr

0800c7be <HAL_TIMEx_RemapConfig>:
}
 800c7be:	2000      	movs	r0, #0
 800c7c0:	4770      	bx	lr

0800c7c2 <HAL_TIMEx_CommutCallback>:
}
 800c7c2:	4770      	bx	lr

0800c7c4 <TIMEx_DMACommutationCplt>:
{
 800c7c4:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c7c6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  htim->State = HAL_TIM_STATE_READY;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIMEx_CommutCallback(htim);
 800c7ce:	f7ff fff8 	bl	800c7c2 <HAL_TIMEx_CommutCallback>
}
 800c7d2:	bd08      	pop	{r3, pc}

0800c7d4 <HAL_TIMEx_CommutHalfCpltCallback>:
}
 800c7d4:	4770      	bx	lr

0800c7d6 <TIMEx_DMACommutationHalfCplt>:
{
 800c7d6:	b508      	push	{r3, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c7d8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  htim->State = HAL_TIM_STATE_READY;
 800c7da:	2301      	movs	r3, #1
 800c7dc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  HAL_TIMEx_CommutHalfCpltCallback(htim);
 800c7e0:	f7ff fff8 	bl	800c7d4 <HAL_TIMEx_CommutHalfCpltCallback>
}
 800c7e4:	bd08      	pop	{r3, pc}

0800c7e6 <HAL_TIMEx_BreakCallback>:
}
 800c7e6:	4770      	bx	lr

0800c7e8 <HAL_TIMEx_HallSensor_GetState>:
  return htim->State;
 800c7e8:	f890 003d 	ldrb.w	r0, [r0, #61]	@ 0x3d
}
 800c7ec:	4770      	bx	lr

0800c7ee <HAL_TIMEx_GetChannelNState>:
  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
 800c7ee:	b919      	cbnz	r1, 800c7f8 <HAL_TIMEx_GetChannelNState+0xa>
 800c7f0:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
 800c7f4:	b2c0      	uxtb	r0, r0
 800c7f6:	4770      	bx	lr
 800c7f8:	2904      	cmp	r1, #4
 800c7fa:	d005      	beq.n	800c808 <HAL_TIMEx_GetChannelNState+0x1a>
 800c7fc:	2908      	cmp	r1, #8
 800c7fe:	d007      	beq.n	800c810 <HAL_TIMEx_GetChannelNState+0x22>
 800c800:	f890 0045 	ldrb.w	r0, [r0, #69]	@ 0x45
 800c804:	b2c0      	uxtb	r0, r0
}
 800c806:	4770      	bx	lr
  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
 800c808:	f890 0043 	ldrb.w	r0, [r0, #67]	@ 0x43
 800c80c:	b2c0      	uxtb	r0, r0
 800c80e:	4770      	bx	lr
 800c810:	f890 0044 	ldrb.w	r0, [r0, #68]	@ 0x44
 800c814:	b2c0      	uxtb	r0, r0
 800c816:	4770      	bx	lr

0800c818 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c818:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c81a:	f102 030c 	add.w	r3, r2, #12
 800c81e:	e853 3f00 	ldrex	r3, [r3]
 800c822:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c826:	320c      	adds	r2, #12
 800c828:	e842 3100 	strex	r1, r3, [r2]
 800c82c:	2900      	cmp	r1, #0
 800c82e:	d1f3      	bne.n	800c818 <UART_EndTxTransfer>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c830:	2320      	movs	r3, #32
 800c832:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
}
 800c836:	4770      	bx	lr

0800c838 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c838:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c83a:	f102 030c 	add.w	r3, r2, #12
 800c83e:	e853 3f00 	ldrex	r3, [r3]
 800c842:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c846:	320c      	adds	r2, #12
 800c848:	e842 3100 	strex	r1, r3, [r2]
 800c84c:	2900      	cmp	r1, #0
 800c84e:	d1f3      	bne.n	800c838 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c850:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c852:	f102 0314 	add.w	r3, r2, #20
 800c856:	e853 3f00 	ldrex	r3, [r3]
 800c85a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c85e:	3214      	adds	r2, #20
 800c860:	e842 3100 	strex	r1, r3, [r2]
 800c864:	2900      	cmp	r1, #0
 800c866:	d1f3      	bne.n	800c850 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c868:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c86a:	2b01      	cmp	r3, #1
 800c86c:	d005      	beq.n	800c87a <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c86e:	2320      	movs	r3, #32
 800c870:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c874:	2300      	movs	r3, #0
 800c876:	6303      	str	r3, [r0, #48]	@ 0x30
}
 800c878:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c87a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c87c:	f102 030c 	add.w	r3, r2, #12
 800c880:	e853 3f00 	ldrex	r3, [r3]
 800c884:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c888:	320c      	adds	r2, #12
 800c88a:	e842 3100 	strex	r1, r3, [r2]
 800c88e:	2900      	cmp	r1, #0
 800c890:	d1f3      	bne.n	800c87a <UART_EndRxTransfer+0x42>
 800c892:	e7ec      	b.n	800c86e <UART_EndRxTransfer+0x36>

0800c894 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c894:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800c898:	b2db      	uxtb	r3, r3
 800c89a:	2b21      	cmp	r3, #33	@ 0x21
 800c89c:	d001      	beq.n	800c8a2 <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800c89e:	2002      	movs	r0, #2
  }
}
 800c8a0:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c8a2:	6883      	ldr	r3, [r0, #8]
 800c8a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c8a8:	d017      	beq.n	800c8da <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c8aa:	6a03      	ldr	r3, [r0, #32]
 800c8ac:	1c5a      	adds	r2, r3, #1
 800c8ae:	6202      	str	r2, [r0, #32]
 800c8b0:	781a      	ldrb	r2, [r3, #0]
 800c8b2:	6803      	ldr	r3, [r0, #0]
 800c8b4:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 800c8b6:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800c8b8:	b29b      	uxth	r3, r3
 800c8ba:	3b01      	subs	r3, #1
 800c8bc:	b29b      	uxth	r3, r3
 800c8be:	84c3      	strh	r3, [r0, #38]	@ 0x26
 800c8c0:	b94b      	cbnz	r3, 800c8d6 <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c8c2:	6802      	ldr	r2, [r0, #0]
 800c8c4:	68d3      	ldr	r3, [r2, #12]
 800c8c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c8ca:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c8cc:	6802      	ldr	r2, [r0, #0]
 800c8ce:	68d3      	ldr	r3, [r2, #12]
 800c8d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8d4:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 800c8d6:	2000      	movs	r0, #0
 800c8d8:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c8da:	6903      	ldr	r3, [r0, #16]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d1e4      	bne.n	800c8aa <UART_Transmit_IT+0x16>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c8e0:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c8e2:	881b      	ldrh	r3, [r3, #0]
 800c8e4:	6802      	ldr	r2, [r0, #0]
 800c8e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8ea:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 800c8ec:	6a03      	ldr	r3, [r0, #32]
 800c8ee:	3302      	adds	r3, #2
 800c8f0:	6203      	str	r3, [r0, #32]
 800c8f2:	e7e0      	b.n	800c8b6 <UART_Transmit_IT+0x22>

0800c8f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c8f4:	b510      	push	{r4, lr}
 800c8f6:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c8f8:	6802      	ldr	r2, [r0, #0]
 800c8fa:	6913      	ldr	r3, [r2, #16]
 800c8fc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800c900:	68c1      	ldr	r1, [r0, #12]
 800c902:	430b      	orrs	r3, r1
 800c904:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800c906:	6883      	ldr	r3, [r0, #8]
 800c908:	6902      	ldr	r2, [r0, #16]
 800c90a:	4313      	orrs	r3, r2
 800c90c:	6942      	ldr	r2, [r0, #20]
 800c90e:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 800c910:	6801      	ldr	r1, [r0, #0]
 800c912:	68cb      	ldr	r3, [r1, #12]
 800c914:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800c918:	f023 030c 	bic.w	r3, r3, #12
 800c91c:	4313      	orrs	r3, r2
 800c91e:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c920:	6802      	ldr	r2, [r0, #0]
 800c922:	6953      	ldr	r3, [r2, #20]
 800c924:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c928:	6981      	ldr	r1, [r0, #24]
 800c92a:	430b      	orrs	r3, r1
 800c92c:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 800c92e:	6802      	ldr	r2, [r0, #0]
 800c930:	4b13      	ldr	r3, [pc, #76]	@ (800c980 <UART_SetConfig+0x8c>)
 800c932:	429a      	cmp	r2, r3
 800c934:	d020      	beq.n	800c978 <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800c936:	f7f9 fae3 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 800c93a:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c93c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800c940:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800c944:	6863      	ldr	r3, [r4, #4]
 800c946:	009b      	lsls	r3, r3, #2
 800c948:	fbb2 f2f3 	udiv	r2, r2, r3
 800c94c:	480d      	ldr	r0, [pc, #52]	@ (800c984 <UART_SetConfig+0x90>)
 800c94e:	fba0 3102 	umull	r3, r1, r0, r2
 800c952:	0949      	lsrs	r1, r1, #5
 800c954:	2364      	movs	r3, #100	@ 0x64
 800c956:	fb03 2311 	mls	r3, r3, r1, r2
 800c95a:	011b      	lsls	r3, r3, #4
 800c95c:	3332      	adds	r3, #50	@ 0x32
 800c95e:	fba0 0303 	umull	r0, r3, r0, r3
 800c962:	095b      	lsrs	r3, r3, #5
 800c964:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800c968:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800c96c:	f003 030f 	and.w	r3, r3, #15
 800c970:	6821      	ldr	r1, [r4, #0]
 800c972:	4413      	add	r3, r2
 800c974:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 800c976:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 800c978:	f7f9 fad2 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 800c97c:	4602      	mov	r2, r0
 800c97e:	e7dd      	b.n	800c93c <UART_SetConfig+0x48>
 800c980:	40013800 	.word	0x40013800
 800c984:	51eb851f 	.word	0x51eb851f

0800c988 <UART_WaitOnFlagUntilTimeout>:
{
 800c988:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c98c:	b083      	sub	sp, #12
 800c98e:	4605      	mov	r5, r0
 800c990:	460e      	mov	r6, r1
 800c992:	4617      	mov	r7, r2
 800c994:	4699      	mov	r9, r3
 800c996:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c99a:	682b      	ldr	r3, [r5, #0]
 800c99c:	681c      	ldr	r4, [r3, #0]
 800c99e:	ea36 0404 	bics.w	r4, r6, r4
 800c9a2:	bf0c      	ite	eq
 800c9a4:	2401      	moveq	r4, #1
 800c9a6:	2400      	movne	r4, #0
 800c9a8:	42bc      	cmp	r4, r7
 800c9aa:	d128      	bne.n	800c9fe <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 800c9ac:	f1b8 3fff 	cmp.w	r8, #4294967295
 800c9b0:	d0f3      	beq.n	800c99a <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c9b2:	f7f6 fe03 	bl	80035bc <HAL_GetTick>
 800c9b6:	eba0 0009 	sub.w	r0, r0, r9
 800c9ba:	4540      	cmp	r0, r8
 800c9bc:	d823      	bhi.n	800ca06 <UART_WaitOnFlagUntilTimeout+0x7e>
 800c9be:	f1b8 0f00 	cmp.w	r8, #0
 800c9c2:	d022      	beq.n	800ca0a <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c9c4:	682b      	ldr	r3, [r5, #0]
 800c9c6:	68da      	ldr	r2, [r3, #12]
 800c9c8:	f012 0f04 	tst.w	r2, #4
 800c9cc:	d0e5      	beq.n	800c99a <UART_WaitOnFlagUntilTimeout+0x12>
 800c9ce:	2e80      	cmp	r6, #128	@ 0x80
 800c9d0:	d0e3      	beq.n	800c99a <UART_WaitOnFlagUntilTimeout+0x12>
 800c9d2:	2e40      	cmp	r6, #64	@ 0x40
 800c9d4:	d0e1      	beq.n	800c99a <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c9d6:	681a      	ldr	r2, [r3, #0]
 800c9d8:	f012 0f08 	tst.w	r2, #8
 800c9dc:	d0dd      	beq.n	800c99a <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 800c9de:	2400      	movs	r4, #0
 800c9e0:	9401      	str	r4, [sp, #4]
 800c9e2:	681a      	ldr	r2, [r3, #0]
 800c9e4:	9201      	str	r2, [sp, #4]
 800c9e6:	685b      	ldr	r3, [r3, #4]
 800c9e8:	9301      	str	r3, [sp, #4]
 800c9ea:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 800c9ec:	4628      	mov	r0, r5
 800c9ee:	f7ff ff23 	bl	800c838 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c9f2:	2308      	movs	r3, #8
 800c9f4:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 800c9f6:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 800c9fa:	2001      	movs	r0, #1
 800c9fc:	e000      	b.n	800ca00 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 800c9fe:	2000      	movs	r0, #0
}
 800ca00:	b003      	add	sp, #12
 800ca02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800ca06:	2003      	movs	r0, #3
 800ca08:	e7fa      	b.n	800ca00 <UART_WaitOnFlagUntilTimeout+0x78>
 800ca0a:	2003      	movs	r0, #3
 800ca0c:	e7f8      	b.n	800ca00 <UART_WaitOnFlagUntilTimeout+0x78>
}
 800ca0e:	4770      	bx	lr

0800ca10 <HAL_UART_Init>:
  if (huart == NULL)
 800ca10:	b360      	cbz	r0, 800ca6c <HAL_UART_Init+0x5c>
{
 800ca12:	b510      	push	{r4, lr}
 800ca14:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800ca16:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800ca1a:	b313      	cbz	r3, 800ca62 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 800ca1c:	2324      	movs	r3, #36	@ 0x24
 800ca1e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800ca22:	6822      	ldr	r2, [r4, #0]
 800ca24:	68d3      	ldr	r3, [r2, #12]
 800ca26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ca2a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800ca2c:	4620      	mov	r0, r4
 800ca2e:	f7ff ff61 	bl	800c8f4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ca32:	6822      	ldr	r2, [r4, #0]
 800ca34:	6913      	ldr	r3, [r2, #16]
 800ca36:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800ca3a:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ca3c:	6822      	ldr	r2, [r4, #0]
 800ca3e:	6953      	ldr	r3, [r2, #20]
 800ca40:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800ca44:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800ca46:	6822      	ldr	r2, [r4, #0]
 800ca48:	68d3      	ldr	r3, [r2, #12]
 800ca4a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800ca4e:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca50:	2000      	movs	r0, #0
 800ca52:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800ca54:	2320      	movs	r3, #32
 800ca56:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800ca5a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca5e:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800ca60:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800ca62:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800ca66:	f7f6 fc8f 	bl	8003388 <HAL_UART_MspInit>
 800ca6a:	e7d7      	b.n	800ca1c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800ca6c:	2001      	movs	r0, #1
}
 800ca6e:	4770      	bx	lr

0800ca70 <HAL_HalfDuplex_Init>:
  if (huart == NULL)
 800ca70:	2800      	cmp	r0, #0
 800ca72:	d031      	beq.n	800cad8 <HAL_HalfDuplex_Init+0x68>
{
 800ca74:	b510      	push	{r4, lr}
 800ca76:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800ca78:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800ca7c:	b33b      	cbz	r3, 800cace <HAL_HalfDuplex_Init+0x5e>
  huart->gState = HAL_UART_STATE_BUSY;
 800ca7e:	2324      	movs	r3, #36	@ 0x24
 800ca80:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800ca84:	6822      	ldr	r2, [r4, #0]
 800ca86:	68d3      	ldr	r3, [r2, #12]
 800ca88:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ca8c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800ca8e:	4620      	mov	r0, r4
 800ca90:	f7ff ff30 	bl	800c8f4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ca94:	6822      	ldr	r2, [r4, #0]
 800ca96:	6913      	ldr	r3, [r2, #16]
 800ca98:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800ca9c:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800ca9e:	6822      	ldr	r2, [r4, #0]
 800caa0:	6953      	ldr	r3, [r2, #20]
 800caa2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800caa6:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800caa8:	6822      	ldr	r2, [r4, #0]
 800caaa:	6953      	ldr	r3, [r2, #20]
 800caac:	f043 0308 	orr.w	r3, r3, #8
 800cab0:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800cab2:	6822      	ldr	r2, [r4, #0]
 800cab4:	68d3      	ldr	r3, [r2, #12]
 800cab6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800caba:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cabc:	2000      	movs	r0, #0
 800cabe:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cac0:	2320      	movs	r3, #32
 800cac2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cac6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800caca:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800cacc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800cace:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800cad2:	f7f6 fc59 	bl	8003388 <HAL_UART_MspInit>
 800cad6:	e7d2      	b.n	800ca7e <HAL_HalfDuplex_Init+0xe>
    return HAL_ERROR;
 800cad8:	2001      	movs	r0, #1
}
 800cada:	4770      	bx	lr

0800cadc <HAL_LIN_Init>:
  if (huart == NULL)
 800cadc:	2800      	cmp	r0, #0
 800cade:	d03c      	beq.n	800cb5a <HAL_LIN_Init+0x7e>
{
 800cae0:	b538      	push	{r3, r4, r5, lr}
 800cae2:	460d      	mov	r5, r1
 800cae4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800cae6:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800caea:	2b00      	cmp	r3, #0
 800caec:	d030      	beq.n	800cb50 <HAL_LIN_Init+0x74>
  huart->gState = HAL_UART_STATE_BUSY;
 800caee:	2324      	movs	r3, #36	@ 0x24
 800caf0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800caf4:	6822      	ldr	r2, [r4, #0]
 800caf6:	68d3      	ldr	r3, [r2, #12]
 800caf8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cafc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800cafe:	4620      	mov	r0, r4
 800cb00:	f7ff fef8 	bl	800c8f4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 800cb04:	6822      	ldr	r2, [r4, #0]
 800cb06:	6913      	ldr	r3, [r2, #16]
 800cb08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cb0c:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800cb0e:	6822      	ldr	r2, [r4, #0]
 800cb10:	6953      	ldr	r3, [r2, #20]
 800cb12:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800cb16:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800cb18:	6822      	ldr	r2, [r4, #0]
 800cb1a:	6913      	ldr	r3, [r2, #16]
 800cb1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cb20:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 800cb22:	6822      	ldr	r2, [r4, #0]
 800cb24:	6913      	ldr	r3, [r2, #16]
 800cb26:	f023 0320 	bic.w	r3, r3, #32
 800cb2a:	6113      	str	r3, [r2, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 800cb2c:	6822      	ldr	r2, [r4, #0]
 800cb2e:	6913      	ldr	r3, [r2, #16]
 800cb30:	432b      	orrs	r3, r5
 800cb32:	6113      	str	r3, [r2, #16]
  __HAL_UART_ENABLE(huart);
 800cb34:	6822      	ldr	r2, [r4, #0]
 800cb36:	68d3      	ldr	r3, [r2, #12]
 800cb38:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800cb3c:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb3e:	2000      	movs	r0, #0
 800cb40:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cb42:	2320      	movs	r3, #32
 800cb44:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cb48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb4c:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800cb4e:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 800cb50:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800cb54:	f7f6 fc18 	bl	8003388 <HAL_UART_MspInit>
 800cb58:	e7c9      	b.n	800caee <HAL_LIN_Init+0x12>
    return HAL_ERROR;
 800cb5a:	2001      	movs	r0, #1
}
 800cb5c:	4770      	bx	lr

0800cb5e <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 800cb5e:	2800      	cmp	r0, #0
 800cb60:	d041      	beq.n	800cbe6 <HAL_MultiProcessor_Init+0x88>
{
 800cb62:	b570      	push	{r4, r5, r6, lr}
 800cb64:	460d      	mov	r5, r1
 800cb66:	4616      	mov	r6, r2
 800cb68:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800cb6a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d034      	beq.n	800cbdc <HAL_MultiProcessor_Init+0x7e>
  huart->gState = HAL_UART_STATE_BUSY;
 800cb72:	2324      	movs	r3, #36	@ 0x24
 800cb74:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800cb78:	6822      	ldr	r2, [r4, #0]
 800cb7a:	68d3      	ldr	r3, [r2, #12]
 800cb7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cb80:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800cb82:	4620      	mov	r0, r4
 800cb84:	f7ff feb6 	bl	800c8f4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cb88:	6822      	ldr	r2, [r4, #0]
 800cb8a:	6913      	ldr	r3, [r2, #16]
 800cb8c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800cb90:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cb92:	6822      	ldr	r2, [r4, #0]
 800cb94:	6953      	ldr	r3, [r2, #20]
 800cb96:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800cb9a:	6153      	str	r3, [r2, #20]
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 800cb9c:	6822      	ldr	r2, [r4, #0]
 800cb9e:	6913      	ldr	r3, [r2, #16]
 800cba0:	f023 030f 	bic.w	r3, r3, #15
 800cba4:	6113      	str	r3, [r2, #16]
  SET_BIT(huart->Instance->CR2, Address);
 800cba6:	6823      	ldr	r3, [r4, #0]
 800cba8:	691a      	ldr	r2, [r3, #16]
 800cbaa:	4315      	orrs	r5, r2
 800cbac:	611d      	str	r5, [r3, #16]
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 800cbae:	6822      	ldr	r2, [r4, #0]
 800cbb0:	68d3      	ldr	r3, [r2, #12]
 800cbb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cbb6:	60d3      	str	r3, [r2, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 800cbb8:	6822      	ldr	r2, [r4, #0]
 800cbba:	68d3      	ldr	r3, [r2, #12]
 800cbbc:	4333      	orrs	r3, r6
 800cbbe:	60d3      	str	r3, [r2, #12]
  __HAL_UART_ENABLE(huart);
 800cbc0:	6822      	ldr	r2, [r4, #0]
 800cbc2:	68d3      	ldr	r3, [r2, #12]
 800cbc4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800cbc8:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbca:	2000      	movs	r0, #0
 800cbcc:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800cbce:	2320      	movs	r3, #32
 800cbd0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800cbd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cbd8:	6360      	str	r0, [r4, #52]	@ 0x34
}
 800cbda:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 800cbdc:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800cbe0:	f7f6 fbd2 	bl	8003388 <HAL_UART_MspInit>
 800cbe4:	e7c5      	b.n	800cb72 <HAL_MultiProcessor_Init+0x14>
    return HAL_ERROR;
 800cbe6:	2001      	movs	r0, #1
}
 800cbe8:	4770      	bx	lr
}
 800cbea:	4770      	bx	lr

0800cbec <HAL_UART_DeInit>:
  if (huart == NULL)
 800cbec:	b1b0      	cbz	r0, 800cc1c <HAL_UART_DeInit+0x30>
{
 800cbee:	b510      	push	{r4, lr}
 800cbf0:	4604      	mov	r4, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800cbf2:	2324      	movs	r3, #36	@ 0x24
 800cbf4:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 800cbf8:	6802      	ldr	r2, [r0, #0]
 800cbfa:	68d3      	ldr	r3, [r2, #12]
 800cbfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cc00:	60d3      	str	r3, [r2, #12]
  HAL_UART_MspDeInit(huart);
 800cc02:	f7f6 fc3d 	bl	8003480 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc06:	2000      	movs	r0, #0
 800cc08:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800cc0a:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800cc0e:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc12:	6320      	str	r0, [r4, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cc14:	6360      	str	r0, [r4, #52]	@ 0x34
  __HAL_UNLOCK(huart);
 800cc16:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
}
 800cc1a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800cc1c:	2001      	movs	r0, #1
}
 800cc1e:	4770      	bx	lr

0800cc20 <HAL_UART_Transmit>:
{
 800cc20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc24:	b082      	sub	sp, #8
 800cc26:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800cc28:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cc2c:	b2db      	uxtb	r3, r3
 800cc2e:	2b20      	cmp	r3, #32
 800cc30:	d156      	bne.n	800cce0 <HAL_UART_Transmit+0xc0>
 800cc32:	4604      	mov	r4, r0
 800cc34:	460d      	mov	r5, r1
 800cc36:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800cc38:	2900      	cmp	r1, #0
 800cc3a:	d055      	beq.n	800cce8 <HAL_UART_Transmit+0xc8>
 800cc3c:	b90a      	cbnz	r2, 800cc42 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 800cc3e:	2001      	movs	r0, #1
 800cc40:	e04f      	b.n	800cce2 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc42:	2300      	movs	r3, #0
 800cc44:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cc46:	2321      	movs	r3, #33	@ 0x21
 800cc48:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 800cc4c:	f7f6 fcb6 	bl	80035bc <HAL_GetTick>
 800cc50:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 800cc52:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 800cc56:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc5a:	68a3      	ldr	r3, [r4, #8]
 800cc5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cc60:	d002      	beq.n	800cc68 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 800cc62:	f04f 0800 	mov.w	r8, #0
 800cc66:	e014      	b.n	800cc92 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc68:	6923      	ldr	r3, [r4, #16]
 800cc6a:	b32b      	cbz	r3, 800ccb8 <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 800cc6c:	f04f 0800 	mov.w	r8, #0
 800cc70:	e00f      	b.n	800cc92 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 800cc72:	2320      	movs	r3, #32
 800cc74:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 800cc78:	2003      	movs	r0, #3
 800cc7a:	e032      	b.n	800cce2 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cc7c:	f838 3b02 	ldrh.w	r3, [r8], #2
 800cc80:	6822      	ldr	r2, [r4, #0]
 800cc82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc86:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 800cc88:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800cc8a:	b292      	uxth	r2, r2
 800cc8c:	3a01      	subs	r2, #1
 800cc8e:	b292      	uxth	r2, r2
 800cc90:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800cc92:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 800cc94:	b29b      	uxth	r3, r3
 800cc96:	b193      	cbz	r3, 800ccbe <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cc98:	9600      	str	r6, [sp, #0]
 800cc9a:	463b      	mov	r3, r7
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	2180      	movs	r1, #128	@ 0x80
 800cca0:	4620      	mov	r0, r4
 800cca2:	f7ff fe71 	bl	800c988 <UART_WaitOnFlagUntilTimeout>
 800cca6:	2800      	cmp	r0, #0
 800cca8:	d1e3      	bne.n	800cc72 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 800ccaa:	2d00      	cmp	r5, #0
 800ccac:	d0e6      	beq.n	800cc7c <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ccae:	f815 2b01 	ldrb.w	r2, [r5], #1
 800ccb2:	6823      	ldr	r3, [r4, #0]
 800ccb4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ccb6:	e7e7      	b.n	800cc88 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800ccb8:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800ccba:	2500      	movs	r5, #0
 800ccbc:	e7e9      	b.n	800cc92 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ccbe:	9600      	str	r6, [sp, #0]
 800ccc0:	463b      	mov	r3, r7
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	2140      	movs	r1, #64	@ 0x40
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	f7ff fe5e 	bl	800c988 <UART_WaitOnFlagUntilTimeout>
 800cccc:	b918      	cbnz	r0, 800ccd6 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 800ccce:	2320      	movs	r3, #32
 800ccd0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 800ccd4:	e005      	b.n	800cce2 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 800ccd6:	2320      	movs	r3, #32
 800ccd8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 800ccdc:	2003      	movs	r0, #3
 800ccde:	e000      	b.n	800cce2 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 800cce0:	2002      	movs	r0, #2
}
 800cce2:	b002      	add	sp, #8
 800cce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800cce8:	2001      	movs	r0, #1
 800ccea:	e7fa      	b.n	800cce2 <HAL_UART_Transmit+0xc2>

0800ccec <HAL_UART_Receive>:
{
 800ccec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccf0:	b082      	sub	sp, #8
 800ccf2:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800ccf4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800ccf8:	b2db      	uxtb	r3, r3
 800ccfa:	2b20      	cmp	r3, #32
 800ccfc:	d159      	bne.n	800cdb2 <HAL_UART_Receive+0xc6>
 800ccfe:	4604      	mov	r4, r0
 800cd00:	460d      	mov	r5, r1
 800cd02:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800cd04:	2900      	cmp	r1, #0
 800cd06:	d058      	beq.n	800cdba <HAL_UART_Receive+0xce>
 800cd08:	b90a      	cbnz	r2, 800cd0e <HAL_UART_Receive+0x22>
      return  HAL_ERROR;
 800cd0a:	2001      	movs	r0, #1
 800cd0c:	e052      	b.n	800cdb4 <HAL_UART_Receive+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cd12:	2222      	movs	r2, #34	@ 0x22
 800cd14:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd18:	6303      	str	r3, [r0, #48]	@ 0x30
    tickstart = HAL_GetTick();
 800cd1a:	f7f6 fc4f 	bl	80035bc <HAL_GetTick>
 800cd1e:	4607      	mov	r7, r0
    huart->RxXferSize = Size;
 800cd20:	f8a4 802c 	strh.w	r8, [r4, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800cd24:	f8a4 802e 	strh.w	r8, [r4, #46]	@ 0x2e
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cd28:	68a3      	ldr	r3, [r4, #8]
 800cd2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd2e:	d002      	beq.n	800cd36 <HAL_UART_Receive+0x4a>
      pdata16bits = NULL;
 800cd30:	f04f 0800 	mov.w	r8, #0
 800cd34:	e01c      	b.n	800cd70 <HAL_UART_Receive+0x84>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cd36:	6923      	ldr	r3, [r4, #16]
 800cd38:	b113      	cbz	r3, 800cd40 <HAL_UART_Receive+0x54>
      pdata16bits = NULL;
 800cd3a:	f04f 0800 	mov.w	r8, #0
 800cd3e:	e017      	b.n	800cd70 <HAL_UART_Receive+0x84>
      pdata16bits = (uint16_t *) pData;
 800cd40:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800cd42:	2500      	movs	r5, #0
 800cd44:	e014      	b.n	800cd70 <HAL_UART_Receive+0x84>
        huart->RxState = HAL_UART_STATE_READY;
 800cd46:	2320      	movs	r3, #32
 800cd48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        return HAL_TIMEOUT;
 800cd4c:	2003      	movs	r0, #3
 800cd4e:	e031      	b.n	800cdb4 <HAL_UART_Receive+0xc8>
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800cd50:	6823      	ldr	r3, [r4, #0]
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd58:	f828 3b02 	strh.w	r3, [r8], #2
        pdata16bits++;
 800cd5c:	e003      	b.n	800cd66 <HAL_UART_Receive+0x7a>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cd5e:	6823      	ldr	r3, [r4, #0]
 800cd60:	685b      	ldr	r3, [r3, #4]
 800cd62:	702b      	strb	r3, [r5, #0]
        pdata8bits++;
 800cd64:	3501      	adds	r5, #1
      huart->RxXferCount--;
 800cd66:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800cd68:	b292      	uxth	r2, r2
 800cd6a:	3a01      	subs	r2, #1
 800cd6c:	b292      	uxth	r2, r2
 800cd6e:	85e2      	strh	r2, [r4, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800cd70:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800cd72:	b29b      	uxth	r3, r3
 800cd74:	b1c3      	cbz	r3, 800cda8 <HAL_UART_Receive+0xbc>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800cd76:	9600      	str	r6, [sp, #0]
 800cd78:	463b      	mov	r3, r7
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	2120      	movs	r1, #32
 800cd7e:	4620      	mov	r0, r4
 800cd80:	f7ff fe02 	bl	800c988 <UART_WaitOnFlagUntilTimeout>
 800cd84:	2800      	cmp	r0, #0
 800cd86:	d1de      	bne.n	800cd46 <HAL_UART_Receive+0x5a>
      if (pdata8bits == NULL)
 800cd88:	2d00      	cmp	r5, #0
 800cd8a:	d0e1      	beq.n	800cd50 <HAL_UART_Receive+0x64>
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800cd8c:	68a3      	ldr	r3, [r4, #8]
 800cd8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cd92:	d0e4      	beq.n	800cd5e <HAL_UART_Receive+0x72>
 800cd94:	b913      	cbnz	r3, 800cd9c <HAL_UART_Receive+0xb0>
 800cd96:	6923      	ldr	r3, [r4, #16]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d0e0      	beq.n	800cd5e <HAL_UART_Receive+0x72>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cd9c:	6823      	ldr	r3, [r4, #0]
 800cd9e:	685b      	ldr	r3, [r3, #4]
 800cda0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cda4:	702b      	strb	r3, [r5, #0]
 800cda6:	e7dd      	b.n	800cd64 <HAL_UART_Receive+0x78>
    huart->RxState = HAL_UART_STATE_READY;
 800cda8:	2320      	movs	r3, #32
 800cdaa:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    return HAL_OK;
 800cdae:	2000      	movs	r0, #0
 800cdb0:	e000      	b.n	800cdb4 <HAL_UART_Receive+0xc8>
    return HAL_BUSY;
 800cdb2:	2002      	movs	r0, #2
}
 800cdb4:	b002      	add	sp, #8
 800cdb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800cdba:	2001      	movs	r0, #1
 800cdbc:	e7fa      	b.n	800cdb4 <HAL_UART_Receive+0xc8>

0800cdbe <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 800cdbe:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cdc2:	b2db      	uxtb	r3, r3
 800cdc4:	2b20      	cmp	r3, #32
 800cdc6:	d110      	bne.n	800cdea <HAL_UART_Transmit_IT+0x2c>
    if ((pData == NULL) || (Size == 0U))
 800cdc8:	b189      	cbz	r1, 800cdee <HAL_UART_Transmit_IT+0x30>
 800cdca:	b192      	cbz	r2, 800cdf2 <HAL_UART_Transmit_IT+0x34>
    huart->pTxBuffPtr = pData;
 800cdcc:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 800cdce:	8482      	strh	r2, [r0, #36]	@ 0x24
    huart->TxXferCount = Size;
 800cdd0:	84c2      	strh	r2, [r0, #38]	@ 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cdd6:	2221      	movs	r2, #33	@ 0x21
 800cdd8:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800cddc:	6801      	ldr	r1, [r0, #0]
 800cdde:	68ca      	ldr	r2, [r1, #12]
 800cde0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cde4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 800cde6:	4618      	mov	r0, r3
 800cde8:	4770      	bx	lr
    return HAL_BUSY;
 800cdea:	2002      	movs	r0, #2
 800cdec:	4770      	bx	lr
      return HAL_ERROR;
 800cdee:	2001      	movs	r0, #1
 800cdf0:	4770      	bx	lr
 800cdf2:	2001      	movs	r0, #1
}
 800cdf4:	4770      	bx	lr
	...

0800cdf8 <HAL_UART_Transmit_DMA>:
{
 800cdf8:	b538      	push	{r3, r4, r5, lr}
 800cdfa:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800cdfc:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800ce00:	b2d2      	uxtb	r2, r2
 800ce02:	2a20      	cmp	r2, #32
 800ce04:	d12f      	bne.n	800ce66 <HAL_UART_Transmit_DMA+0x6e>
 800ce06:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800ce08:	2900      	cmp	r1, #0
 800ce0a:	d02e      	beq.n	800ce6a <HAL_UART_Transmit_DMA+0x72>
 800ce0c:	b90b      	cbnz	r3, 800ce12 <HAL_UART_Transmit_DMA+0x1a>
      return HAL_ERROR;
 800ce0e:	2001      	movs	r0, #1
}
 800ce10:	bd38      	pop	{r3, r4, r5, pc}
    huart->pTxBuffPtr = pData;
 800ce12:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 800ce14:	8483      	strh	r3, [r0, #36]	@ 0x24
    huart->TxXferCount = Size;
 800ce16:	84c3      	strh	r3, [r0, #38]	@ 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce18:	2200      	movs	r2, #0
 800ce1a:	6442      	str	r2, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ce1c:	2021      	movs	r0, #33	@ 0x21
 800ce1e:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ce22:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800ce24:	4d12      	ldr	r5, [pc, #72]	@ (800ce70 <HAL_UART_Transmit_DMA+0x78>)
 800ce26:	6285      	str	r5, [r0, #40]	@ 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ce28:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800ce2a:	4d12      	ldr	r5, [pc, #72]	@ (800ce74 <HAL_UART_Transmit_DMA+0x7c>)
 800ce2c:	62c5      	str	r5, [r0, #44]	@ 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ce2e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800ce30:	4d11      	ldr	r5, [pc, #68]	@ (800ce78 <HAL_UART_Transmit_DMA+0x80>)
 800ce32:	6305      	str	r5, [r0, #48]	@ 0x30
    huart->hdmatx->XferAbortCallback = NULL;
 800ce34:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800ce36:	6342      	str	r2, [r0, #52]	@ 0x34
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800ce38:	6822      	ldr	r2, [r4, #0]
 800ce3a:	3204      	adds	r2, #4
 800ce3c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800ce3e:	f7f6 fe6a 	bl	8003b16 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800ce42:	6823      	ldr	r3, [r4, #0]
 800ce44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ce48:	601a      	str	r2, [r3, #0]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ce4a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce4c:	f102 0314 	add.w	r3, r2, #20
 800ce50:	e853 3f00 	ldrex	r3, [r3]
 800ce54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce58:	3214      	adds	r2, #20
 800ce5a:	e842 3100 	strex	r1, r3, [r2]
 800ce5e:	2900      	cmp	r1, #0
 800ce60:	d1f3      	bne.n	800ce4a <HAL_UART_Transmit_DMA+0x52>
    return HAL_OK;
 800ce62:	2000      	movs	r0, #0
 800ce64:	e7d4      	b.n	800ce10 <HAL_UART_Transmit_DMA+0x18>
    return HAL_BUSY;
 800ce66:	2002      	movs	r0, #2
 800ce68:	e7d2      	b.n	800ce10 <HAL_UART_Transmit_DMA+0x18>
      return HAL_ERROR;
 800ce6a:	2001      	movs	r0, #1
 800ce6c:	e7d0      	b.n	800ce10 <HAL_UART_Transmit_DMA+0x18>
 800ce6e:	bf00      	nop
 800ce70:	0800d355 	.word	0x0800d355
 800ce74:	0800d3bd 	.word	0x0800d3bd
 800ce78:	0800d3cd 	.word	0x0800d3cd

0800ce7c <HAL_UART_DMAPause>:
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ce7c:	6803      	ldr	r3, [r0, #0]
 800ce7e:	695a      	ldr	r2, [r3, #20]
 800ce80:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ce84:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800ce88:	b2db      	uxtb	r3, r3
 800ce8a:	2b21      	cmp	r3, #33	@ 0x21
 800ce8c:	d00a      	beq.n	800cea4 <HAL_UART_DMAPause+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ce8e:	6803      	ldr	r3, [r0, #0]
 800ce90:	695a      	ldr	r2, [r3, #20]
 800ce92:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ce96:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800ce9a:	b2db      	uxtb	r3, r3
 800ce9c:	2b22      	cmp	r3, #34	@ 0x22
 800ce9e:	d010      	beq.n	800cec2 <HAL_UART_DMAPause+0x46>
}
 800cea0:	2000      	movs	r0, #0
 800cea2:	4770      	bx	lr
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800cea4:	2a00      	cmp	r2, #0
 800cea6:	d0f2      	beq.n	800ce8e <HAL_UART_DMAPause+0x12>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cea8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceaa:	f102 0314 	add.w	r3, r2, #20
 800ceae:	e853 3f00 	ldrex	r3, [r3]
 800ceb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ceb6:	3214      	adds	r2, #20
 800ceb8:	e842 3100 	strex	r1, r3, [r2]
 800cebc:	2900      	cmp	r1, #0
 800cebe:	d1f3      	bne.n	800cea8 <HAL_UART_DMAPause+0x2c>
 800cec0:	e7e5      	b.n	800ce8e <HAL_UART_DMAPause+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800cec2:	2a00      	cmp	r2, #0
 800cec4:	d0ec      	beq.n	800cea0 <HAL_UART_DMAPause+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cec6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cec8:	f102 030c 	add.w	r3, r2, #12
 800cecc:	e853 3f00 	ldrex	r3, [r3]
 800ced0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ced4:	320c      	adds	r2, #12
 800ced6:	e842 3100 	strex	r1, r3, [r2]
 800ceda:	2900      	cmp	r1, #0
 800cedc:	d1f3      	bne.n	800cec6 <HAL_UART_DMAPause+0x4a>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cede:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cee0:	f102 0314 	add.w	r3, r2, #20
 800cee4:	e853 3f00 	ldrex	r3, [r3]
 800cee8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ceec:	3214      	adds	r2, #20
 800ceee:	e842 3100 	strex	r1, r3, [r2]
 800cef2:	2900      	cmp	r1, #0
 800cef4:	d1f3      	bne.n	800cede <HAL_UART_DMAPause+0x62>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cef6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cef8:	f102 0314 	add.w	r3, r2, #20
 800cefc:	e853 3f00 	ldrex	r3, [r3]
 800cf00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf04:	3214      	adds	r2, #20
 800cf06:	e842 3100 	strex	r1, r3, [r2]
 800cf0a:	2900      	cmp	r1, #0
 800cf0c:	d1f3      	bne.n	800cef6 <HAL_UART_DMAPause+0x7a>
 800cf0e:	e7c7      	b.n	800cea0 <HAL_UART_DMAPause+0x24>

0800cf10 <HAL_UART_DMAResume>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800cf10:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cf14:	b2db      	uxtb	r3, r3
 800cf16:	2b21      	cmp	r3, #33	@ 0x21
 800cf18:	d006      	beq.n	800cf28 <HAL_UART_DMAResume+0x18>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cf1a:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800cf1e:	b2db      	uxtb	r3, r3
 800cf20:	2b22      	cmp	r3, #34	@ 0x22
 800cf22:	d00e      	beq.n	800cf42 <HAL_UART_DMAResume+0x32>
}
 800cf24:	2000      	movs	r0, #0
 800cf26:	4770      	bx	lr
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cf28:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf2a:	f102 0314 	add.w	r3, r2, #20
 800cf2e:	e853 3f00 	ldrex	r3, [r3]
 800cf32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf36:	3214      	adds	r2, #20
 800cf38:	e842 3100 	strex	r1, r3, [r2]
 800cf3c:	2900      	cmp	r1, #0
 800cf3e:	d1f3      	bne.n	800cf28 <HAL_UART_DMAResume+0x18>
 800cf40:	e7eb      	b.n	800cf1a <HAL_UART_DMAResume+0xa>
{
 800cf42:	b082      	sub	sp, #8
    __HAL_UART_CLEAR_OREFLAG(huart);
 800cf44:	2300      	movs	r3, #0
 800cf46:	9301      	str	r3, [sp, #4]
 800cf48:	6803      	ldr	r3, [r0, #0]
 800cf4a:	681a      	ldr	r2, [r3, #0]
 800cf4c:	9201      	str	r2, [sp, #4]
 800cf4e:	685b      	ldr	r3, [r3, #4]
 800cf50:	9301      	str	r3, [sp, #4]
 800cf52:	9b01      	ldr	r3, [sp, #4]
    if (huart->Init.Parity != UART_PARITY_NONE)
 800cf54:	6903      	ldr	r3, [r0, #16]
 800cf56:	b15b      	cbz	r3, 800cf70 <HAL_UART_DMAResume+0x60>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf58:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf5a:	f102 030c 	add.w	r3, r2, #12
 800cf5e:	e853 3f00 	ldrex	r3, [r3]
 800cf62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf66:	320c      	adds	r2, #12
 800cf68:	e842 3100 	strex	r1, r3, [r2]
 800cf6c:	2900      	cmp	r1, #0
 800cf6e:	d1f3      	bne.n	800cf58 <HAL_UART_DMAResume+0x48>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf70:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf72:	f102 0314 	add.w	r3, r2, #20
 800cf76:	e853 3f00 	ldrex	r3, [r3]
 800cf7a:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf7e:	3214      	adds	r2, #20
 800cf80:	e842 3100 	strex	r1, r3, [r2]
 800cf84:	2900      	cmp	r1, #0
 800cf86:	d1f3      	bne.n	800cf70 <HAL_UART_DMAResume+0x60>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf88:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf8a:	f102 0314 	add.w	r3, r2, #20
 800cf8e:	e853 3f00 	ldrex	r3, [r3]
 800cf92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf96:	3214      	adds	r2, #20
 800cf98:	e842 3100 	strex	r1, r3, [r2]
 800cf9c:	2900      	cmp	r1, #0
 800cf9e:	d1f3      	bne.n	800cf88 <HAL_UART_DMAResume+0x78>
}
 800cfa0:	2000      	movs	r0, #0
 800cfa2:	b002      	add	sp, #8
 800cfa4:	4770      	bx	lr

0800cfa6 <HAL_UART_DMAStop>:
{
 800cfa6:	b510      	push	{r4, lr}
 800cfa8:	4604      	mov	r4, r0
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800cfaa:	6803      	ldr	r3, [r0, #0]
 800cfac:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800cfae:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800cfb2:	b2db      	uxtb	r3, r3
 800cfb4:	2b21      	cmp	r3, #33	@ 0x21
 800cfb6:	d00a      	beq.n	800cfce <HAL_UART_DMAStop+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800cfb8:	6823      	ldr	r3, [r4, #0]
 800cfba:	695a      	ldr	r2, [r3, #20]
 800cfbc:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800cfc0:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800cfc4:	b2db      	uxtb	r3, r3
 800cfc6:	2b22      	cmp	r3, #34	@ 0x22
 800cfc8:	d019      	beq.n	800cffe <HAL_UART_DMAStop+0x58>
}
 800cfca:	2000      	movs	r0, #0
 800cfcc:	bd10      	pop	{r4, pc}
 800cfce:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800cfd2:	2a00      	cmp	r2, #0
 800cfd4:	d0f0      	beq.n	800cfb8 <HAL_UART_DMAStop+0x12>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cfd6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfd8:	f102 0314 	add.w	r3, r2, #20
 800cfdc:	e853 3f00 	ldrex	r3, [r3]
 800cfe0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfe4:	3214      	adds	r2, #20
 800cfe6:	e842 3100 	strex	r1, r3, [r2]
 800cfea:	2900      	cmp	r1, #0
 800cfec:	d1f3      	bne.n	800cfd6 <HAL_UART_DMAStop+0x30>
    if (huart->hdmatx != NULL)
 800cfee:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800cff0:	b108      	cbz	r0, 800cff6 <HAL_UART_DMAStop+0x50>
      HAL_DMA_Abort(huart->hdmatx);
 800cff2:	f7f6 fdcb 	bl	8003b8c <HAL_DMA_Abort>
    UART_EndTxTransfer(huart);
 800cff6:	4620      	mov	r0, r4
 800cff8:	f7ff fc0e 	bl	800c818 <UART_EndTxTransfer>
 800cffc:	e7dc      	b.n	800cfb8 <HAL_UART_DMAStop+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800cffe:	2a00      	cmp	r2, #0
 800d000:	d0e3      	beq.n	800cfca <HAL_UART_DMAStop+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d002:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d004:	f102 0314 	add.w	r3, r2, #20
 800d008:	e853 3f00 	ldrex	r3, [r3]
 800d00c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d010:	3214      	adds	r2, #20
 800d012:	e842 3100 	strex	r1, r3, [r2]
 800d016:	2900      	cmp	r1, #0
 800d018:	d1f3      	bne.n	800d002 <HAL_UART_DMAStop+0x5c>
    if (huart->hdmarx != NULL)
 800d01a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d01c:	b108      	cbz	r0, 800d022 <HAL_UART_DMAStop+0x7c>
      HAL_DMA_Abort(huart->hdmarx);
 800d01e:	f7f6 fdb5 	bl	8003b8c <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 800d022:	4620      	mov	r0, r4
 800d024:	f7ff fc08 	bl	800c838 <UART_EndRxTransfer>
 800d028:	e7cf      	b.n	800cfca <HAL_UART_DMAStop+0x24>

0800d02a <HAL_UARTEx_ReceiveToIdle>:
{
 800d02a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d02e:	b083      	sub	sp, #12
 800d030:	461e      	mov	r6, r3
 800d032:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
  if (huart->RxState == HAL_UART_STATE_READY)
 800d034:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d038:	b2db      	uxtb	r3, r3
 800d03a:	2b20      	cmp	r3, #32
 800d03c:	d17f      	bne.n	800d13e <HAL_UARTEx_ReceiveToIdle+0x114>
 800d03e:	4604      	mov	r4, r0
 800d040:	460d      	mov	r5, r1
 800d042:	4691      	mov	r9, r2
    if ((pData == NULL) || (Size == 0U))
 800d044:	2900      	cmp	r1, #0
 800d046:	d07e      	beq.n	800d146 <HAL_UARTEx_ReceiveToIdle+0x11c>
 800d048:	b90a      	cbnz	r2, 800d04e <HAL_UARTEx_ReceiveToIdle+0x24>
      return  HAL_ERROR;
 800d04a:	2001      	movs	r0, #1
 800d04c:	e078      	b.n	800d140 <HAL_UARTEx_ReceiveToIdle+0x116>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d04e:	2300      	movs	r3, #0
 800d050:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d052:	2222      	movs	r2, #34	@ 0x22
 800d054:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800d058:	2201      	movs	r2, #1
 800d05a:	6302      	str	r2, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d05c:	6343      	str	r3, [r0, #52]	@ 0x34
    tickstart = HAL_GetTick();
 800d05e:	f7f6 faad 	bl	80035bc <HAL_GetTick>
 800d062:	4680      	mov	r8, r0
    huart->RxXferSize  = Size;
 800d064:	f8a4 902c 	strh.w	r9, [r4, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800d068:	f8a4 902e 	strh.w	r9, [r4, #46]	@ 0x2e
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d06c:	68a3      	ldr	r3, [r4, #8]
 800d06e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d072:	d004      	beq.n	800d07e <HAL_UARTEx_ReceiveToIdle+0x54>
      pdata16bits = NULL;
 800d074:	f04f 0900 	mov.w	r9, #0
    *RxLen = 0U;
 800d078:	2300      	movs	r3, #0
 800d07a:	8033      	strh	r3, [r6, #0]
    while (huart->RxXferCount > 0U)
 800d07c:	e022      	b.n	800d0c4 <HAL_UARTEx_ReceiveToIdle+0x9a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d07e:	6923      	ldr	r3, [r4, #16]
 800d080:	b113      	cbz	r3, 800d088 <HAL_UARTEx_ReceiveToIdle+0x5e>
      pdata16bits = NULL;
 800d082:	f04f 0900 	mov.w	r9, #0
 800d086:	e7f7      	b.n	800d078 <HAL_UARTEx_ReceiveToIdle+0x4e>
      pdata16bits = (uint16_t *) pData;
 800d088:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 800d08a:	2500      	movs	r5, #0
 800d08c:	e7f4      	b.n	800d078 <HAL_UARTEx_ReceiveToIdle+0x4e>
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d08e:	2302      	movs	r3, #2
 800d090:	6363      	str	r3, [r4, #52]	@ 0x34
          huart->RxState = HAL_UART_STATE_READY;
 800d092:	2320      	movs	r3, #32
 800d094:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          return HAL_OK;
 800d098:	2000      	movs	r0, #0
 800d09a:	e051      	b.n	800d140 <HAL_UARTEx_ReceiveToIdle+0x116>
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d09c:	6853      	ldr	r3, [r2, #4]
 800d09e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0a2:	f829 3b02 	strh.w	r3, [r9], #2
          pdata16bits++;
 800d0a6:	e002      	b.n	800d0ae <HAL_UARTEx_ReceiveToIdle+0x84>
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d0a8:	6853      	ldr	r3, [r2, #4]
 800d0aa:	702b      	strb	r3, [r5, #0]
          pdata8bits++;
 800d0ac:	3501      	adds	r5, #1
        *RxLen += 1U;
 800d0ae:	8833      	ldrh	r3, [r6, #0]
 800d0b0:	3301      	adds	r3, #1
 800d0b2:	8033      	strh	r3, [r6, #0]
        huart->RxXferCount--;
 800d0b4:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800d0b6:	b29b      	uxth	r3, r3
 800d0b8:	3b01      	subs	r3, #1
 800d0ba:	b29b      	uxth	r3, r3
 800d0bc:	85e3      	strh	r3, [r4, #46]	@ 0x2e
      if (Timeout != HAL_MAX_DELAY)
 800d0be:	f1b7 3fff 	cmp.w	r7, #4294967295
 800d0c2:	d125      	bne.n	800d110 <HAL_UARTEx_ReceiveToIdle+0xe6>
    while (huart->RxXferCount > 0U)
 800d0c4:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800d0c6:	b292      	uxth	r2, r2
 800d0c8:	2a00      	cmp	r2, #0
 800d0ca:	d02e      	beq.n	800d12a <HAL_UARTEx_ReceiveToIdle+0x100>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d0cc:	6822      	ldr	r2, [r4, #0]
 800d0ce:	6813      	ldr	r3, [r2, #0]
 800d0d0:	f013 0f10 	tst.w	r3, #16
 800d0d4:	d009      	beq.n	800d0ea <HAL_UARTEx_ReceiveToIdle+0xc0>
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	9301      	str	r3, [sp, #4]
 800d0da:	6813      	ldr	r3, [r2, #0]
 800d0dc:	9301      	str	r3, [sp, #4]
 800d0de:	6853      	ldr	r3, [r2, #4]
 800d0e0:	9301      	str	r3, [sp, #4]
 800d0e2:	9b01      	ldr	r3, [sp, #4]
        if (*RxLen > 0U)
 800d0e4:	8833      	ldrh	r3, [r6, #0]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d1d1      	bne.n	800d08e <HAL_UARTEx_ReceiveToIdle+0x64>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 800d0ea:	6813      	ldr	r3, [r2, #0]
 800d0ec:	f013 0f20 	tst.w	r3, #32
 800d0f0:	d0e5      	beq.n	800d0be <HAL_UARTEx_ReceiveToIdle+0x94>
        if (pdata8bits == NULL)
 800d0f2:	2d00      	cmp	r5, #0
 800d0f4:	d0d2      	beq.n	800d09c <HAL_UARTEx_ReceiveToIdle+0x72>
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d0f6:	68a3      	ldr	r3, [r4, #8]
 800d0f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d0fc:	d0d4      	beq.n	800d0a8 <HAL_UARTEx_ReceiveToIdle+0x7e>
 800d0fe:	b913      	cbnz	r3, 800d106 <HAL_UARTEx_ReceiveToIdle+0xdc>
 800d100:	6923      	ldr	r3, [r4, #16]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d0d0      	beq.n	800d0a8 <HAL_UARTEx_ReceiveToIdle+0x7e>
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d106:	6853      	ldr	r3, [r2, #4]
 800d108:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d10c:	702b      	strb	r3, [r5, #0]
 800d10e:	e7cd      	b.n	800d0ac <HAL_UARTEx_ReceiveToIdle+0x82>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800d110:	f7f6 fa54 	bl	80035bc <HAL_GetTick>
 800d114:	eba0 0008 	sub.w	r0, r0, r8
 800d118:	42b8      	cmp	r0, r7
 800d11a:	d801      	bhi.n	800d120 <HAL_UARTEx_ReceiveToIdle+0xf6>
 800d11c:	2f00      	cmp	r7, #0
 800d11e:	d1d1      	bne.n	800d0c4 <HAL_UARTEx_ReceiveToIdle+0x9a>
          huart->RxState = HAL_UART_STATE_READY;
 800d120:	2320      	movs	r3, #32
 800d122:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          return HAL_TIMEOUT;
 800d126:	2003      	movs	r0, #3
 800d128:	e00a      	b.n	800d140 <HAL_UARTEx_ReceiveToIdle+0x116>
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 800d12a:	8da3      	ldrh	r3, [r4, #44]	@ 0x2c
 800d12c:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800d12e:	b292      	uxth	r2, r2
 800d130:	1a9b      	subs	r3, r3, r2
 800d132:	8033      	strh	r3, [r6, #0]
    huart->RxState = HAL_UART_STATE_READY;
 800d134:	2320      	movs	r3, #32
 800d136:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    return HAL_OK;
 800d13a:	2000      	movs	r0, #0
 800d13c:	e000      	b.n	800d140 <HAL_UARTEx_ReceiveToIdle+0x116>
    return HAL_BUSY;
 800d13e:	2002      	movs	r0, #2
}
 800d140:	b003      	add	sp, #12
 800d142:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 800d146:	2001      	movs	r0, #1
 800d148:	e7fa      	b.n	800d140 <HAL_UARTEx_ReceiveToIdle+0x116>

0800d14a <HAL_UARTEx_GetRxEventType>:
  return(huart->RxEventType);
 800d14a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
}
 800d14c:	4770      	bx	lr

0800d14e <HAL_UART_Abort>:
{
 800d14e:	b510      	push	{r4, lr}
 800d150:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800d152:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d154:	f102 030c 	add.w	r3, r2, #12
 800d158:	e853 3f00 	ldrex	r3, [r3]
 800d15c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d160:	320c      	adds	r2, #12
 800d162:	e842 3100 	strex	r1, r3, [r2]
 800d166:	2900      	cmp	r1, #0
 800d168:	d1f3      	bne.n	800d152 <HAL_UART_Abort+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d16a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d16c:	f102 0314 	add.w	r3, r2, #20
 800d170:	e853 3f00 	ldrex	r3, [r3]
 800d174:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d178:	3214      	adds	r2, #20
 800d17a:	e842 3100 	strex	r1, r3, [r2]
 800d17e:	2900      	cmp	r1, #0
 800d180:	d1f3      	bne.n	800d16a <HAL_UART_Abort+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d182:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d184:	2b01      	cmp	r3, #1
 800d186:	d03c      	beq.n	800d202 <HAL_UART_Abort+0xb4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d188:	6823      	ldr	r3, [r4, #0]
 800d18a:	695b      	ldr	r3, [r3, #20]
 800d18c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d190:	d013      	beq.n	800d1ba <HAL_UART_Abort+0x6c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d192:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d194:	f102 0314 	add.w	r3, r2, #20
 800d198:	e853 3f00 	ldrex	r3, [r3]
 800d19c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1a0:	3214      	adds	r2, #20
 800d1a2:	e842 3100 	strex	r1, r3, [r2]
 800d1a6:	2900      	cmp	r1, #0
 800d1a8:	d1f3      	bne.n	800d192 <HAL_UART_Abort+0x44>
    if (huart->hdmatx != NULL)
 800d1aa:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d1ac:	b12b      	cbz	r3, 800d1ba <HAL_UART_Abort+0x6c>
      huart->hdmatx->XferAbortCallback = NULL;
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d1b2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d1b4:	f7f6 fcea 	bl	8003b8c <HAL_DMA_Abort>
 800d1b8:	bb80      	cbnz	r0, 800d21c <HAL_UART_Abort+0xce>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d1ba:	6823      	ldr	r3, [r4, #0]
 800d1bc:	695b      	ldr	r3, [r3, #20]
 800d1be:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d1c2:	d013      	beq.n	800d1ec <HAL_UART_Abort+0x9e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d1c4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1c6:	f102 0314 	add.w	r3, r2, #20
 800d1ca:	e853 3f00 	ldrex	r3, [r3]
 800d1ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1d2:	3214      	adds	r2, #20
 800d1d4:	e842 3100 	strex	r1, r3, [r2]
 800d1d8:	2900      	cmp	r1, #0
 800d1da:	d1f3      	bne.n	800d1c4 <HAL_UART_Abort+0x76>
    if (huart->hdmarx != NULL)
 800d1dc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d1de:	b12b      	cbz	r3, 800d1ec <HAL_UART_Abort+0x9e>
      huart->hdmarx->XferAbortCallback = NULL;
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d1e4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d1e6:	f7f6 fcd1 	bl	8003b8c <HAL_DMA_Abort>
 800d1ea:	bb00      	cbnz	r0, 800d22e <HAL_UART_Abort+0xe0>
  huart->TxXferCount = 0x00U;
 800d1ec:	2000      	movs	r0, #0
 800d1ee:	84e0      	strh	r0, [r4, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800d1f0:	85e0      	strh	r0, [r4, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d1f2:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_READY;
 800d1f4:	2320      	movs	r3, #32
 800d1f6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800d1fa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d1fe:	6320      	str	r0, [r4, #48]	@ 0x30
}
 800d200:	bd10      	pop	{r4, pc}
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d202:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d204:	f102 030c 	add.w	r3, r2, #12
 800d208:	e853 3f00 	ldrex	r3, [r3]
 800d20c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d210:	320c      	adds	r2, #12
 800d212:	e842 3100 	strex	r1, r3, [r2]
 800d216:	2900      	cmp	r1, #0
 800d218:	d1f3      	bne.n	800d202 <HAL_UART_Abort+0xb4>
 800d21a:	e7b5      	b.n	800d188 <HAL_UART_Abort+0x3a>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d21c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d21e:	f7f7 fa02 	bl	8004626 <HAL_DMA_GetError>
 800d222:	2820      	cmp	r0, #32
 800d224:	d1c9      	bne.n	800d1ba <HAL_UART_Abort+0x6c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d226:	2310      	movs	r3, #16
 800d228:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d22a:	2003      	movs	r0, #3
 800d22c:	e7e8      	b.n	800d200 <HAL_UART_Abort+0xb2>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d22e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d230:	f7f7 f9f9 	bl	8004626 <HAL_DMA_GetError>
 800d234:	2820      	cmp	r0, #32
 800d236:	d1d9      	bne.n	800d1ec <HAL_UART_Abort+0x9e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d238:	2310      	movs	r3, #16
 800d23a:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d23c:	2003      	movs	r0, #3
 800d23e:	e7df      	b.n	800d200 <HAL_UART_Abort+0xb2>

0800d240 <HAL_UART_AbortTransmit>:
{
 800d240:	b510      	push	{r4, lr}
 800d242:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d244:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d246:	f102 030c 	add.w	r3, r2, #12
 800d24a:	e853 3f00 	ldrex	r3, [r3]
 800d24e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d252:	320c      	adds	r2, #12
 800d254:	e842 3100 	strex	r1, r3, [r2]
 800d258:	2900      	cmp	r1, #0
 800d25a:	d1f3      	bne.n	800d244 <HAL_UART_AbortTransmit+0x4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d25c:	6823      	ldr	r3, [r4, #0]
 800d25e:	695b      	ldr	r3, [r3, #20]
 800d260:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d264:	d013      	beq.n	800d28e <HAL_UART_AbortTransmit+0x4e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d266:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d268:	f102 0314 	add.w	r3, r2, #20
 800d26c:	e853 3f00 	ldrex	r3, [r3]
 800d270:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d274:	3214      	adds	r2, #20
 800d276:	e842 3100 	strex	r1, r3, [r2]
 800d27a:	2900      	cmp	r1, #0
 800d27c:	d1f3      	bne.n	800d266 <HAL_UART_AbortTransmit+0x26>
    if (huart->hdmatx != NULL)
 800d27e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d280:	b12b      	cbz	r3, 800d28e <HAL_UART_AbortTransmit+0x4e>
      huart->hdmatx->XferAbortCallback = NULL;
 800d282:	2200      	movs	r2, #0
 800d284:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d286:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d288:	f7f6 fc80 	bl	8003b8c <HAL_DMA_Abort>
 800d28c:	b928      	cbnz	r0, 800d29a <HAL_UART_AbortTransmit+0x5a>
  huart->TxXferCount = 0x00U;
 800d28e:	2000      	movs	r0, #0
 800d290:	84e0      	strh	r0, [r4, #38]	@ 0x26
  huart->gState = HAL_UART_STATE_READY;
 800d292:	2320      	movs	r3, #32
 800d294:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 800d298:	bd10      	pop	{r4, pc}
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d29a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d29c:	f7f7 f9c3 	bl	8004626 <HAL_DMA_GetError>
 800d2a0:	2820      	cmp	r0, #32
 800d2a2:	d1f4      	bne.n	800d28e <HAL_UART_AbortTransmit+0x4e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d2a4:	2310      	movs	r3, #16
 800d2a6:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d2a8:	2003      	movs	r0, #3
 800d2aa:	e7f5      	b.n	800d298 <HAL_UART_AbortTransmit+0x58>

0800d2ac <HAL_UART_AbortReceive>:
{
 800d2ac:	b510      	push	{r4, lr}
 800d2ae:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d2b0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2b2:	f102 030c 	add.w	r3, r2, #12
 800d2b6:	e853 3f00 	ldrex	r3, [r3]
 800d2ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2be:	320c      	adds	r2, #12
 800d2c0:	e842 3100 	strex	r1, r3, [r2]
 800d2c4:	2900      	cmp	r1, #0
 800d2c6:	d1f3      	bne.n	800d2b0 <HAL_UART_AbortReceive+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2c8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2ca:	f102 0314 	add.w	r3, r2, #20
 800d2ce:	e853 3f00 	ldrex	r3, [r3]
 800d2d2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2d6:	3214      	adds	r2, #20
 800d2d8:	e842 3100 	strex	r1, r3, [r2]
 800d2dc:	2900      	cmp	r1, #0
 800d2de:	d1f3      	bne.n	800d2c8 <HAL_UART_AbortReceive+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2e0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d2e2:	2b01      	cmp	r3, #1
 800d2e4:	d01f      	beq.n	800d326 <HAL_UART_AbortReceive+0x7a>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d2e6:	6823      	ldr	r3, [r4, #0]
 800d2e8:	695b      	ldr	r3, [r3, #20]
 800d2ea:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d2ee:	d013      	beq.n	800d318 <HAL_UART_AbortReceive+0x6c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d2f0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2f2:	f102 0314 	add.w	r3, r2, #20
 800d2f6:	e853 3f00 	ldrex	r3, [r3]
 800d2fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2fe:	3214      	adds	r2, #20
 800d300:	e842 3100 	strex	r1, r3, [r2]
 800d304:	2900      	cmp	r1, #0
 800d306:	d1f3      	bne.n	800d2f0 <HAL_UART_AbortReceive+0x44>
    if (huart->hdmarx != NULL)
 800d308:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d30a:	b12b      	cbz	r3, 800d318 <HAL_UART_AbortReceive+0x6c>
      huart->hdmarx->XferAbortCallback = NULL;
 800d30c:	2200      	movs	r2, #0
 800d30e:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d310:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d312:	f7f6 fc3b 	bl	8003b8c <HAL_DMA_Abort>
 800d316:	b998      	cbnz	r0, 800d340 <HAL_UART_AbortReceive+0x94>
  huart->RxXferCount = 0x00U;
 800d318:	2000      	movs	r0, #0
 800d31a:	85e0      	strh	r0, [r4, #46]	@ 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 800d31c:	2320      	movs	r3, #32
 800d31e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d322:	6320      	str	r0, [r4, #48]	@ 0x30
}
 800d324:	bd10      	pop	{r4, pc}
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d326:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d328:	f102 030c 	add.w	r3, r2, #12
 800d32c:	e853 3f00 	ldrex	r3, [r3]
 800d330:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d334:	320c      	adds	r2, #12
 800d336:	e842 3100 	strex	r1, r3, [r2]
 800d33a:	2900      	cmp	r1, #0
 800d33c:	d1f3      	bne.n	800d326 <HAL_UART_AbortReceive+0x7a>
 800d33e:	e7d2      	b.n	800d2e6 <HAL_UART_AbortReceive+0x3a>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d340:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d342:	f7f7 f970 	bl	8004626 <HAL_DMA_GetError>
 800d346:	2820      	cmp	r0, #32
 800d348:	d1e6      	bne.n	800d318 <HAL_UART_AbortReceive+0x6c>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d34a:	2310      	movs	r3, #16
 800d34c:	6463      	str	r3, [r4, #68]	@ 0x44
          return HAL_TIMEOUT;
 800d34e:	2003      	movs	r0, #3
 800d350:	e7e8      	b.n	800d324 <HAL_UART_AbortReceive+0x78>

0800d352 <HAL_UART_TxCpltCallback>:
}
 800d352:	4770      	bx	lr

0800d354 <UART_DMATransmitCplt>:
{
 800d354:	b508      	push	{r3, lr}
 800d356:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d358:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	f013 0f20 	tst.w	r3, #32
 800d362:	d11a      	bne.n	800d39a <UART_DMATransmitCplt+0x46>
    huart->TxXferCount = 0x00U;
 800d364:	2300      	movs	r3, #0
 800d366:	84c3      	strh	r3, [r0, #38]	@ 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d368:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d36a:	f102 0314 	add.w	r3, r2, #20
 800d36e:	e853 3f00 	ldrex	r3, [r3]
 800d372:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d376:	3214      	adds	r2, #20
 800d378:	e842 3100 	strex	r1, r3, [r2]
 800d37c:	2900      	cmp	r1, #0
 800d37e:	d1f3      	bne.n	800d368 <UART_DMATransmitCplt+0x14>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d380:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d382:	f102 030c 	add.w	r3, r2, #12
 800d386:	e853 3f00 	ldrex	r3, [r3]
 800d38a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d38e:	320c      	adds	r2, #12
 800d390:	e842 3100 	strex	r1, r3, [r2]
 800d394:	2900      	cmp	r1, #0
 800d396:	d1f3      	bne.n	800d380 <UART_DMATransmitCplt+0x2c>
}
 800d398:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800d39a:	f7ff ffda 	bl	800d352 <HAL_UART_TxCpltCallback>
}
 800d39e:	e7fb      	b.n	800d398 <UART_DMATransmitCplt+0x44>

0800d3a0 <UART_EndTransmit_IT>:
{
 800d3a0:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d3a2:	6801      	ldr	r1, [r0, #0]
 800d3a4:	68ca      	ldr	r2, [r1, #12]
 800d3a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d3aa:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 800d3ac:	2220      	movs	r2, #32
 800d3ae:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 800d3b2:	f7ff ffce 	bl	800d352 <HAL_UART_TxCpltCallback>
}
 800d3b6:	2000      	movs	r0, #0
 800d3b8:	bd08      	pop	{r3, pc}

0800d3ba <HAL_UART_TxHalfCpltCallback>:
}
 800d3ba:	4770      	bx	lr

0800d3bc <UART_DMATxHalfCplt>:
{
 800d3bc:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800d3be:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800d3c0:	f7ff fffb 	bl	800d3ba <HAL_UART_TxHalfCpltCallback>
}
 800d3c4:	bd08      	pop	{r3, pc}
}
 800d3c6:	4770      	bx	lr

0800d3c8 <HAL_UART_RxHalfCpltCallback>:
}
 800d3c8:	4770      	bx	lr

0800d3ca <HAL_UART_ErrorCallback>:
}
 800d3ca:	4770      	bx	lr

0800d3cc <UART_DMAError>:
{
 800d3cc:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d3ce:	6a44      	ldr	r4, [r0, #36]	@ 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d3d0:	6823      	ldr	r3, [r4, #0]
 800d3d2:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d3d4:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800d3d8:	b2db      	uxtb	r3, r3
 800d3da:	2b21      	cmp	r3, #33	@ 0x21
 800d3dc:	d010      	beq.n	800d400 <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d3de:	6823      	ldr	r3, [r4, #0]
 800d3e0:	695a      	ldr	r2, [r3, #20]
 800d3e2:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d3e6:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800d3ea:	b2db      	uxtb	r3, r3
 800d3ec:	2b22      	cmp	r3, #34	@ 0x22
 800d3ee:	d011      	beq.n	800d414 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d3f0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800d3f2:	f043 0310 	orr.w	r3, r3, #16
 800d3f6:	6463      	str	r3, [r4, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 800d3f8:	4620      	mov	r0, r4
 800d3fa:	f7ff ffe6 	bl	800d3ca <HAL_UART_ErrorCallback>
}
 800d3fe:	bd10      	pop	{r4, pc}
 800d400:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d404:	2a00      	cmp	r2, #0
 800d406:	d0ea      	beq.n	800d3de <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 800d408:	2300      	movs	r3, #0
 800d40a:	84e3      	strh	r3, [r4, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800d40c:	4620      	mov	r0, r4
 800d40e:	f7ff fa03 	bl	800c818 <UART_EndTxTransfer>
 800d412:	e7e4      	b.n	800d3de <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d414:	2a00      	cmp	r2, #0
 800d416:	d0eb      	beq.n	800d3f0 <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 800d418:	2300      	movs	r3, #0
 800d41a:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800d41c:	4620      	mov	r0, r4
 800d41e:	f7ff fa0b 	bl	800c838 <UART_EndRxTransfer>
 800d422:	e7e5      	b.n	800d3f0 <UART_DMAError+0x24>

0800d424 <UART_DMAAbortOnError>:
{
 800d424:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d426:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 800d428:	2300      	movs	r3, #0
 800d42a:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800d42c:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 800d42e:	f7ff ffcc 	bl	800d3ca <HAL_UART_ErrorCallback>
}
 800d432:	bd08      	pop	{r3, pc}

0800d434 <HAL_UART_AbortCpltCallback>:
}
 800d434:	4770      	bx	lr
	...

0800d438 <HAL_UART_Abort_IT>:
{
 800d438:	b538      	push	{r3, r4, r5, lr}
 800d43a:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800d43c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d43e:	f102 030c 	add.w	r3, r2, #12
 800d442:	e853 3f00 	ldrex	r3, [r3]
 800d446:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d44a:	320c      	adds	r2, #12
 800d44c:	e842 3100 	strex	r1, r3, [r2]
 800d450:	2900      	cmp	r1, #0
 800d452:	d1f3      	bne.n	800d43c <HAL_UART_Abort_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d454:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d456:	f102 0314 	add.w	r3, r2, #20
 800d45a:	e853 3f00 	ldrex	r3, [r3]
 800d45e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d462:	3214      	adds	r2, #20
 800d464:	e842 3100 	strex	r1, r3, [r2]
 800d468:	2900      	cmp	r1, #0
 800d46a:	d1f3      	bne.n	800d454 <HAL_UART_Abort_IT+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d46c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d46e:	2b01      	cmp	r3, #1
 800d470:	d02e      	beq.n	800d4d0 <HAL_UART_Abort_IT+0x98>
  if (huart->hdmatx != NULL)
 800d472:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d474:	b133      	cbz	r3, 800d484 <HAL_UART_Abort_IT+0x4c>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d476:	6822      	ldr	r2, [r4, #0]
 800d478:	6952      	ldr	r2, [r2, #20]
 800d47a:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800d47e:	d034      	beq.n	800d4ea <HAL_UART_Abort_IT+0xb2>
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800d480:	4a34      	ldr	r2, [pc, #208]	@ (800d554 <HAL_UART_Abort_IT+0x11c>)
 800d482:	635a      	str	r2, [r3, #52]	@ 0x34
  if (huart->hdmarx != NULL)
 800d484:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d486:	b133      	cbz	r3, 800d496 <HAL_UART_Abort_IT+0x5e>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d488:	6822      	ldr	r2, [r4, #0]
 800d48a:	6952      	ldr	r2, [r2, #20]
 800d48c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800d490:	d02e      	beq.n	800d4f0 <HAL_UART_Abort_IT+0xb8>
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 800d492:	4a31      	ldr	r2, [pc, #196]	@ (800d558 <HAL_UART_Abort_IT+0x120>)
 800d494:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d496:	6823      	ldr	r3, [r4, #0]
 800d498:	695b      	ldr	r3, [r3, #20]
 800d49a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d49e:	d02a      	beq.n	800d4f6 <HAL_UART_Abort_IT+0xbe>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d4a0:	6821      	ldr	r1, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4a2:	f101 0314 	add.w	r3, r1, #20
 800d4a6:	e853 3f00 	ldrex	r3, [r3]
 800d4aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4ae:	3114      	adds	r1, #20
 800d4b0:	e841 3200 	strex	r2, r3, [r1]
 800d4b4:	4615      	mov	r5, r2
 800d4b6:	2a00      	cmp	r2, #0
 800d4b8:	d1f2      	bne.n	800d4a0 <HAL_UART_Abort_IT+0x68>
    if (huart->hdmatx != NULL)
 800d4ba:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d4bc:	2800      	cmp	r0, #0
 800d4be:	d042      	beq.n	800d546 <HAL_UART_Abort_IT+0x10e>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800d4c0:	f7f6 fb88 	bl	8003bd4 <HAL_DMA_Abort_IT>
 800d4c4:	b1c0      	cbz	r0, 800d4f8 <HAL_UART_Abort_IT+0xc0>
        huart->hdmatx->XferAbortCallback = NULL;
 800d4c6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	635a      	str	r2, [r3, #52]	@ 0x34
  uint32_t AbortCplt = 0x01U;
 800d4cc:	2501      	movs	r5, #1
 800d4ce:	e013      	b.n	800d4f8 <HAL_UART_Abort_IT+0xc0>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d4d0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4d2:	f102 030c 	add.w	r3, r2, #12
 800d4d6:	e853 3f00 	ldrex	r3, [r3]
 800d4da:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4de:	320c      	adds	r2, #12
 800d4e0:	e842 3100 	strex	r1, r3, [r2]
 800d4e4:	2900      	cmp	r1, #0
 800d4e6:	d1f3      	bne.n	800d4d0 <HAL_UART_Abort_IT+0x98>
 800d4e8:	e7c3      	b.n	800d472 <HAL_UART_Abort_IT+0x3a>
      huart->hdmatx->XferAbortCallback = NULL;
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	635a      	str	r2, [r3, #52]	@ 0x34
 800d4ee:	e7c9      	b.n	800d484 <HAL_UART_Abort_IT+0x4c>
      huart->hdmarx->XferAbortCallback = NULL;
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	635a      	str	r2, [r3, #52]	@ 0x34
 800d4f4:	e7cf      	b.n	800d496 <HAL_UART_Abort_IT+0x5e>
  uint32_t AbortCplt = 0x01U;
 800d4f6:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d4f8:	6823      	ldr	r3, [r4, #0]
 800d4fa:	695b      	ldr	r3, [r3, #20]
 800d4fc:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d500:	d023      	beq.n	800d54a <HAL_UART_Abort_IT+0x112>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d502:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d504:	f102 0314 	add.w	r3, r2, #20
 800d508:	e853 3f00 	ldrex	r3, [r3]
 800d50c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d510:	3214      	adds	r2, #20
 800d512:	e842 3100 	strex	r1, r3, [r2]
 800d516:	2900      	cmp	r1, #0
 800d518:	d1f3      	bne.n	800d502 <HAL_UART_Abort_IT+0xca>
    if (huart->hdmarx != NULL)
 800d51a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d51c:	b1a8      	cbz	r0, 800d54a <HAL_UART_Abort_IT+0x112>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d51e:	f7f6 fb59 	bl	8003bd4 <HAL_DMA_Abort_IT>
 800d522:	b1a0      	cbz	r0, 800d54e <HAL_UART_Abort_IT+0x116>
        huart->hdmarx->XferAbortCallback = NULL;
 800d524:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d526:	2200      	movs	r2, #0
 800d528:	635a      	str	r2, [r3, #52]	@ 0x34
    huart->TxXferCount = 0x00U;
 800d52a:	2300      	movs	r3, #0
 800d52c:	84e3      	strh	r3, [r4, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 800d52e:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d530:	6463      	str	r3, [r4, #68]	@ 0x44
    huart->gState  = HAL_UART_STATE_READY;
 800d532:	2220      	movs	r2, #32
 800d534:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 800d538:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d53c:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_UART_AbortCpltCallback(huart);
 800d53e:	4620      	mov	r0, r4
 800d540:	f7ff ff78 	bl	800d434 <HAL_UART_AbortCpltCallback>
 800d544:	e003      	b.n	800d54e <HAL_UART_Abort_IT+0x116>
  uint32_t AbortCplt = 0x01U;
 800d546:	2501      	movs	r5, #1
 800d548:	e7d6      	b.n	800d4f8 <HAL_UART_Abort_IT+0xc0>
  if (AbortCplt == 0x01U)
 800d54a:	2d01      	cmp	r5, #1
 800d54c:	d0ed      	beq.n	800d52a <HAL_UART_Abort_IT+0xf2>
}
 800d54e:	2000      	movs	r0, #0
 800d550:	bd38      	pop	{r3, r4, r5, pc}
 800d552:	bf00      	nop
 800d554:	0800d589 	.word	0x0800d589
 800d558:	0800d55d 	.word	0x0800d55d

0800d55c <UART_DMARxAbortCallback>:
{
 800d55c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d55e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->hdmarx->XferAbortCallback = NULL;
 800d560:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d562:	2200      	movs	r2, #0
 800d564:	635a      	str	r2, [r3, #52]	@ 0x34
  if (huart->hdmatx != NULL)
 800d566:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d568:	b10b      	cbz	r3, 800d56e <UART_DMARxAbortCallback+0x12>
    if (huart->hdmatx->XferAbortCallback != NULL)
 800d56a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d56c:	b95b      	cbnz	r3, 800d586 <UART_DMARxAbortCallback+0x2a>
  huart->TxXferCount = 0x00U;
 800d56e:	2300      	movs	r3, #0
 800d570:	84c3      	strh	r3, [r0, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800d572:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d574:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->gState  = HAL_UART_STATE_READY;
 800d576:	2220      	movs	r2, #32
 800d578:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d57c:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d580:	6303      	str	r3, [r0, #48]	@ 0x30
  HAL_UART_AbortCpltCallback(huart);
 800d582:	f7ff ff57 	bl	800d434 <HAL_UART_AbortCpltCallback>
}
 800d586:	bd08      	pop	{r3, pc}

0800d588 <UART_DMATxAbortCallback>:
{
 800d588:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d58a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->hdmatx->XferAbortCallback = NULL;
 800d58c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800d58e:	2200      	movs	r2, #0
 800d590:	635a      	str	r2, [r3, #52]	@ 0x34
  if (huart->hdmarx != NULL)
 800d592:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d594:	b10b      	cbz	r3, 800d59a <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 800d596:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d598:	b95b      	cbnz	r3, 800d5b2 <UART_DMATxAbortCallback+0x2a>
  huart->TxXferCount = 0x00U;
 800d59a:	2300      	movs	r3, #0
 800d59c:	84c3      	strh	r3, [r0, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800d59e:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5a0:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->gState  = HAL_UART_STATE_READY;
 800d5a2:	2220      	movs	r2, #32
 800d5a4:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800d5a8:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5ac:	6303      	str	r3, [r0, #48]	@ 0x30
  HAL_UART_AbortCpltCallback(huart);
 800d5ae:	f7ff ff41 	bl	800d434 <HAL_UART_AbortCpltCallback>
}
 800d5b2:	bd08      	pop	{r3, pc}

0800d5b4 <HAL_UART_AbortTransmitCpltCallback>:
}
 800d5b4:	4770      	bx	lr
	...

0800d5b8 <HAL_UART_AbortTransmit_IT>:
{
 800d5b8:	b510      	push	{r4, lr}
 800d5ba:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d5bc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5be:	f102 030c 	add.w	r3, r2, #12
 800d5c2:	e853 3f00 	ldrex	r3, [r3]
 800d5c6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5ca:	320c      	adds	r2, #12
 800d5cc:	e842 3100 	strex	r1, r3, [r2]
 800d5d0:	2900      	cmp	r1, #0
 800d5d2:	d1f3      	bne.n	800d5bc <HAL_UART_AbortTransmit_IT+0x4>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d5d4:	6823      	ldr	r3, [r4, #0]
 800d5d6:	695b      	ldr	r3, [r3, #20]
 800d5d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d5dc:	d020      	beq.n	800d620 <HAL_UART_AbortTransmit_IT+0x68>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d5de:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5e0:	f102 0314 	add.w	r3, r2, #20
 800d5e4:	e853 3f00 	ldrex	r3, [r3]
 800d5e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5ec:	3214      	adds	r2, #20
 800d5ee:	e842 3100 	strex	r1, r3, [r2]
 800d5f2:	2900      	cmp	r1, #0
 800d5f4:	d1f3      	bne.n	800d5de <HAL_UART_AbortTransmit_IT+0x26>
    if (huart->hdmatx != NULL)
 800d5f6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d5f8:	b14b      	cbz	r3, 800d60e <HAL_UART_AbortTransmit_IT+0x56>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800d5fa:	4a0e      	ldr	r2, [pc, #56]	@ (800d634 <HAL_UART_AbortTransmit_IT+0x7c>)
 800d5fc:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800d5fe:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d600:	f7f6 fae8 	bl	8003bd4 <HAL_DMA_Abort_IT>
 800d604:	b1a0      	cbz	r0, 800d630 <HAL_UART_AbortTransmit_IT+0x78>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800d606:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800d608:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d60a:	4798      	blx	r3
 800d60c:	e010      	b.n	800d630 <HAL_UART_AbortTransmit_IT+0x78>
      huart->TxXferCount = 0x00U;
 800d60e:	2300      	movs	r3, #0
 800d610:	84e3      	strh	r3, [r4, #38]	@ 0x26
      huart->gState = HAL_UART_STATE_READY;
 800d612:	2320      	movs	r3, #32
 800d614:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      HAL_UART_AbortTransmitCpltCallback(huart);
 800d618:	4620      	mov	r0, r4
 800d61a:	f7ff ffcb 	bl	800d5b4 <HAL_UART_AbortTransmitCpltCallback>
 800d61e:	e007      	b.n	800d630 <HAL_UART_AbortTransmit_IT+0x78>
    huart->TxXferCount = 0x00U;
 800d620:	2300      	movs	r3, #0
 800d622:	84e3      	strh	r3, [r4, #38]	@ 0x26
    huart->gState = HAL_UART_STATE_READY;
 800d624:	2320      	movs	r3, #32
 800d626:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    HAL_UART_AbortTransmitCpltCallback(huart);
 800d62a:	4620      	mov	r0, r4
 800d62c:	f7ff ffc2 	bl	800d5b4 <HAL_UART_AbortTransmitCpltCallback>
}
 800d630:	2000      	movs	r0, #0
 800d632:	bd10      	pop	{r4, pc}
 800d634:	0800d639 	.word	0x0800d639

0800d638 <UART_DMATxOnlyAbortCallback>:
{
 800d638:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d63a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->TxXferCount = 0x00U;
 800d63c:	2300      	movs	r3, #0
 800d63e:	84c3      	strh	r3, [r0, #38]	@ 0x26
  huart->gState = HAL_UART_STATE_READY;
 800d640:	2320      	movs	r3, #32
 800d642:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  HAL_UART_AbortTransmitCpltCallback(huart);
 800d646:	f7ff ffb5 	bl	800d5b4 <HAL_UART_AbortTransmitCpltCallback>
}
 800d64a:	bd08      	pop	{r3, pc}

0800d64c <HAL_UART_AbortReceiveCpltCallback>:
}
 800d64c:	4770      	bx	lr
	...

0800d650 <HAL_UART_AbortReceive_IT>:
{
 800d650:	b510      	push	{r4, lr}
 800d652:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d654:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d656:	f102 030c 	add.w	r3, r2, #12
 800d65a:	e853 3f00 	ldrex	r3, [r3]
 800d65e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d662:	320c      	adds	r2, #12
 800d664:	e842 3100 	strex	r1, r3, [r2]
 800d668:	2900      	cmp	r1, #0
 800d66a:	d1f3      	bne.n	800d654 <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d66c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d66e:	f102 0314 	add.w	r3, r2, #20
 800d672:	e853 3f00 	ldrex	r3, [r3]
 800d676:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d67a:	3214      	adds	r2, #20
 800d67c:	e842 3100 	strex	r1, r3, [r2]
 800d680:	2900      	cmp	r1, #0
 800d682:	d1f3      	bne.n	800d66c <HAL_UART_AbortReceive_IT+0x1c>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d684:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800d686:	2b01      	cmp	r3, #1
 800d688:	d01c      	beq.n	800d6c4 <HAL_UART_AbortReceive_IT+0x74>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d68a:	6823      	ldr	r3, [r4, #0]
 800d68c:	695b      	ldr	r3, [r3, #20]
 800d68e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d692:	d02e      	beq.n	800d6f2 <HAL_UART_AbortReceive_IT+0xa2>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d694:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d696:	f102 0314 	add.w	r3, r2, #20
 800d69a:	e853 3f00 	ldrex	r3, [r3]
 800d69e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6a2:	3214      	adds	r2, #20
 800d6a4:	e842 3100 	strex	r1, r3, [r2]
 800d6a8:	2900      	cmp	r1, #0
 800d6aa:	d1f3      	bne.n	800d694 <HAL_UART_AbortReceive_IT+0x44>
    if (huart->hdmarx != NULL)
 800d6ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d6ae:	b1b3      	cbz	r3, 800d6de <HAL_UART_AbortReceive_IT+0x8e>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800d6b0:	4a15      	ldr	r2, [pc, #84]	@ (800d708 <HAL_UART_AbortReceive_IT+0xb8>)
 800d6b2:	635a      	str	r2, [r3, #52]	@ 0x34
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d6b4:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d6b6:	f7f6 fa8d 	bl	8003bd4 <HAL_DMA_Abort_IT>
 800d6ba:	b318      	cbz	r0, 800d704 <HAL_UART_AbortReceive_IT+0xb4>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d6bc:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d6be:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d6c0:	4798      	blx	r3
 800d6c2:	e01f      	b.n	800d704 <HAL_UART_AbortReceive_IT+0xb4>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d6c4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6c6:	f102 030c 	add.w	r3, r2, #12
 800d6ca:	e853 3f00 	ldrex	r3, [r3]
 800d6ce:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6d2:	320c      	adds	r2, #12
 800d6d4:	e842 3100 	strex	r1, r3, [r2]
 800d6d8:	2900      	cmp	r1, #0
 800d6da:	d1f3      	bne.n	800d6c4 <HAL_UART_AbortReceive_IT+0x74>
 800d6dc:	e7d5      	b.n	800d68a <HAL_UART_AbortReceive_IT+0x3a>
      huart->RxXferCount = 0x00U;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	85e3      	strh	r3, [r4, #46]	@ 0x2e
      huart->RxState = HAL_UART_STATE_READY;
 800d6e2:	2220      	movs	r2, #32
 800d6e4:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6e8:	6323      	str	r3, [r4, #48]	@ 0x30
      HAL_UART_AbortReceiveCpltCallback(huart);
 800d6ea:	4620      	mov	r0, r4
 800d6ec:	f7ff ffae 	bl	800d64c <HAL_UART_AbortReceiveCpltCallback>
 800d6f0:	e008      	b.n	800d704 <HAL_UART_AbortReceive_IT+0xb4>
    huart->RxXferCount = 0x00U;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    huart->RxState = HAL_UART_STATE_READY;
 800d6f6:	2220      	movs	r2, #32
 800d6f8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6fc:	6323      	str	r3, [r4, #48]	@ 0x30
    HAL_UART_AbortReceiveCpltCallback(huart);
 800d6fe:	4620      	mov	r0, r4
 800d700:	f7ff ffa4 	bl	800d64c <HAL_UART_AbortReceiveCpltCallback>
}
 800d704:	2000      	movs	r0, #0
 800d706:	bd10      	pop	{r4, pc}
 800d708:	0800d70d 	.word	0x0800d70d

0800d70c <UART_DMARxOnlyAbortCallback>:
{
 800d70c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d70e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 800d710:	2300      	movs	r3, #0
 800d712:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->RxState = HAL_UART_STATE_READY;
 800d714:	2220      	movs	r2, #32
 800d716:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d71a:	6303      	str	r3, [r0, #48]	@ 0x30
  HAL_UART_AbortReceiveCpltCallback(huart);
 800d71c:	f7ff ff96 	bl	800d64c <HAL_UART_AbortReceiveCpltCallback>
}
 800d720:	bd08      	pop	{r3, pc}

0800d722 <HAL_UARTEx_RxEventCallback>:
}
 800d722:	4770      	bx	lr

0800d724 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d724:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800d728:	b2db      	uxtb	r3, r3
 800d72a:	2b22      	cmp	r3, #34	@ 0x22
 800d72c:	d169      	bne.n	800d802 <UART_Receive_IT+0xde>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d72e:	6883      	ldr	r3, [r0, #8]
 800d730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d734:	d04f      	beq.n	800d7d6 <UART_Receive_IT+0xb2>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d736:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d738:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d73c:	d004      	beq.n	800d748 <UART_Receive_IT+0x24>
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d156      	bne.n	800d7f0 <UART_Receive_IT+0xcc>
 800d742:	6903      	ldr	r3, [r0, #16]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d153      	bne.n	800d7f0 <UART_Receive_IT+0xcc>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d748:	6803      	ldr	r3, [r0, #0]
 800d74a:	685b      	ldr	r3, [r3, #4]
 800d74c:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 800d74e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800d750:	3301      	adds	r3, #1
 800d752:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 800d754:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 800d756:	b29b      	uxth	r3, r3
 800d758:	3b01      	subs	r3, #1
 800d75a:	b29b      	uxth	r3, r3
 800d75c:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d151      	bne.n	800d806 <UART_Receive_IT+0xe2>
{
 800d762:	b500      	push	{lr}
 800d764:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d766:	6802      	ldr	r2, [r0, #0]
 800d768:	68d3      	ldr	r3, [r2, #12]
 800d76a:	f023 0320 	bic.w	r3, r3, #32
 800d76e:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d770:	6802      	ldr	r2, [r0, #0]
 800d772:	68d3      	ldr	r3, [r2, #12]
 800d774:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d778:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d77a:	6802      	ldr	r2, [r0, #0]
 800d77c:	6953      	ldr	r3, [r2, #20]
 800d77e:	f023 0301 	bic.w	r3, r3, #1
 800d782:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800d784:	2320      	movs	r3, #32
 800d786:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d78a:	2300      	movs	r3, #0
 800d78c:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d78e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800d790:	2b01      	cmp	r3, #1
 800d792:	d133      	bne.n	800d7fc <UART_Receive_IT+0xd8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d794:	2300      	movs	r3, #0
 800d796:	6303      	str	r3, [r0, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d798:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d79a:	f102 030c 	add.w	r3, r2, #12
 800d79e:	e853 3f00 	ldrex	r3, [r3]
 800d7a2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7a6:	320c      	adds	r2, #12
 800d7a8:	e842 3100 	strex	r1, r3, [r2]
 800d7ac:	2900      	cmp	r1, #0
 800d7ae:	d1f3      	bne.n	800d798 <UART_Receive_IT+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800d7b0:	6803      	ldr	r3, [r0, #0]
 800d7b2:	681a      	ldr	r2, [r3, #0]
 800d7b4:	f012 0f10 	tst.w	r2, #16
 800d7b8:	d006      	beq.n	800d7c8 <UART_Receive_IT+0xa4>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d7ba:	2200      	movs	r2, #0
 800d7bc:	9201      	str	r2, [sp, #4]
 800d7be:	681a      	ldr	r2, [r3, #0]
 800d7c0:	9201      	str	r2, [sp, #4]
 800d7c2:	685b      	ldr	r3, [r3, #4]
 800d7c4:	9301      	str	r3, [sp, #4]
 800d7c6:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d7c8:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800d7ca:	f7ff ffaa 	bl	800d722 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 800d7ce:	2000      	movs	r0, #0
}
 800d7d0:	b003      	add	sp, #12
 800d7d2:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d7d6:	6902      	ldr	r2, [r0, #16]
 800d7d8:	2a00      	cmp	r2, #0
 800d7da:	d1ac      	bne.n	800d736 <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d7dc:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d7de:	6803      	ldr	r3, [r0, #0]
 800d7e0:	685b      	ldr	r3, [r3, #4]
 800d7e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7e6:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800d7e8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800d7ea:	3302      	adds	r3, #2
 800d7ec:	6283      	str	r3, [r0, #40]	@ 0x28
 800d7ee:	e7b1      	b.n	800d754 <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d7f0:	6803      	ldr	r3, [r0, #0]
 800d7f2:	685b      	ldr	r3, [r3, #4]
 800d7f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d7f8:	7013      	strb	r3, [r2, #0]
 800d7fa:	e7a8      	b.n	800d74e <UART_Receive_IT+0x2a>
        HAL_UART_RxCpltCallback(huart);
 800d7fc:	f7f4 ff60 	bl	80026c0 <HAL_UART_RxCpltCallback>
 800d800:	e7e5      	b.n	800d7ce <UART_Receive_IT+0xaa>
    return HAL_BUSY;
 800d802:	2002      	movs	r0, #2
 800d804:	4770      	bx	lr
    return HAL_OK;
 800d806:	2000      	movs	r0, #0
}
 800d808:	4770      	bx	lr
	...

0800d80c <HAL_UART_IRQHandler>:
{
 800d80c:	b510      	push	{r4, lr}
 800d80e:	b082      	sub	sp, #8
 800d810:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d812:	6802      	ldr	r2, [r0, #0]
 800d814:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d816:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d818:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 800d81a:	f013 0f0f 	tst.w	r3, #15
 800d81e:	d109      	bne.n	800d834 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d820:	f013 0f20 	tst.w	r3, #32
 800d824:	d00c      	beq.n	800d840 <HAL_UART_IRQHandler+0x34>
 800d826:	f010 0f20 	tst.w	r0, #32
 800d82a:	d009      	beq.n	800d840 <HAL_UART_IRQHandler+0x34>
      UART_Receive_IT(huart);
 800d82c:	4620      	mov	r0, r4
 800d82e:	f7ff ff79 	bl	800d724 <UART_Receive_IT>
      return;
 800d832:	e016      	b.n	800d862 <HAL_UART_IRQHandler+0x56>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800d834:	f011 0101 	ands.w	r1, r1, #1
 800d838:	d115      	bne.n	800d866 <HAL_UART_IRQHandler+0x5a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d83a:	f410 7f90 	tst.w	r0, #288	@ 0x120
 800d83e:	d112      	bne.n	800d866 <HAL_UART_IRQHandler+0x5a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d840:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d842:	2901      	cmp	r1, #1
 800d844:	d079      	beq.n	800d93a <HAL_UART_IRQHandler+0x12e>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d846:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d84a:	d003      	beq.n	800d854 <HAL_UART_IRQHandler+0x48>
 800d84c:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800d850:	f040 8113 	bne.w	800da7a <HAL_UART_IRQHandler+0x26e>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d854:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d858:	d003      	beq.n	800d862 <HAL_UART_IRQHandler+0x56>
 800d85a:	f010 0f40 	tst.w	r0, #64	@ 0x40
 800d85e:	f040 8110 	bne.w	800da82 <HAL_UART_IRQHandler+0x276>
}
 800d862:	b002      	add	sp, #8
 800d864:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d866:	f013 0f01 	tst.w	r3, #1
 800d86a:	d006      	beq.n	800d87a <HAL_UART_IRQHandler+0x6e>
 800d86c:	f410 7f80 	tst.w	r0, #256	@ 0x100
 800d870:	d003      	beq.n	800d87a <HAL_UART_IRQHandler+0x6e>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d872:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800d874:	f042 0201 	orr.w	r2, r2, #1
 800d878:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d87a:	f013 0f04 	tst.w	r3, #4
 800d87e:	d004      	beq.n	800d88a <HAL_UART_IRQHandler+0x7e>
 800d880:	b119      	cbz	r1, 800d88a <HAL_UART_IRQHandler+0x7e>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d882:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800d884:	f042 0202 	orr.w	r2, r2, #2
 800d888:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d88a:	f013 0f02 	tst.w	r3, #2
 800d88e:	d004      	beq.n	800d89a <HAL_UART_IRQHandler+0x8e>
 800d890:	b119      	cbz	r1, 800d89a <HAL_UART_IRQHandler+0x8e>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d892:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800d894:	f042 0204 	orr.w	r2, r2, #4
 800d898:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800d89a:	f013 0f08 	tst.w	r3, #8
 800d89e:	d007      	beq.n	800d8b0 <HAL_UART_IRQHandler+0xa4>
 800d8a0:	f010 0f20 	tst.w	r0, #32
 800d8a4:	d100      	bne.n	800d8a8 <HAL_UART_IRQHandler+0x9c>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800d8a6:	b119      	cbz	r1, 800d8b0 <HAL_UART_IRQHandler+0xa4>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d8a8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800d8aa:	f042 0208 	orr.w	r2, r2, #8
 800d8ae:	6462      	str	r2, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d8b0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800d8b2:	2a00      	cmp	r2, #0
 800d8b4:	d0d5      	beq.n	800d862 <HAL_UART_IRQHandler+0x56>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d8b6:	f013 0f20 	tst.w	r3, #32
 800d8ba:	d002      	beq.n	800d8c2 <HAL_UART_IRQHandler+0xb6>
 800d8bc:	f010 0f20 	tst.w	r0, #32
 800d8c0:	d129      	bne.n	800d916 <HAL_UART_IRQHandler+0x10a>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d8c2:	6823      	ldr	r3, [r4, #0]
 800d8c4:	695b      	ldr	r3, [r3, #20]
 800d8c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d8ca:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800d8cc:	f012 0f08 	tst.w	r2, #8
 800d8d0:	d100      	bne.n	800d8d4 <HAL_UART_IRQHandler+0xc8>
 800d8d2:	b363      	cbz	r3, 800d92e <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 800d8d4:	4620      	mov	r0, r4
 800d8d6:	f7fe ffaf 	bl	800c838 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d8da:	6823      	ldr	r3, [r4, #0]
 800d8dc:	695b      	ldr	r3, [r3, #20]
 800d8de:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d8e2:	d020      	beq.n	800d926 <HAL_UART_IRQHandler+0x11a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8e4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8e6:	f102 0314 	add.w	r3, r2, #20
 800d8ea:	e853 3f00 	ldrex	r3, [r3]
 800d8ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8f2:	3214      	adds	r2, #20
 800d8f4:	e842 3100 	strex	r1, r3, [r2]
 800d8f8:	2900      	cmp	r1, #0
 800d8fa:	d1f3      	bne.n	800d8e4 <HAL_UART_IRQHandler+0xd8>
          if (huart->hdmarx != NULL)
 800d8fc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d8fe:	b173      	cbz	r3, 800d91e <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d900:	4a62      	ldr	r2, [pc, #392]	@ (800da8c <HAL_UART_IRQHandler+0x280>)
 800d902:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d904:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d906:	f7f6 f965 	bl	8003bd4 <HAL_DMA_Abort_IT>
 800d90a:	2800      	cmp	r0, #0
 800d90c:	d0a9      	beq.n	800d862 <HAL_UART_IRQHandler+0x56>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d90e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d910:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d912:	4798      	blx	r3
 800d914:	e7a5      	b.n	800d862 <HAL_UART_IRQHandler+0x56>
        UART_Receive_IT(huart);
 800d916:	4620      	mov	r0, r4
 800d918:	f7ff ff04 	bl	800d724 <UART_Receive_IT>
 800d91c:	e7d1      	b.n	800d8c2 <HAL_UART_IRQHandler+0xb6>
            HAL_UART_ErrorCallback(huart);
 800d91e:	4620      	mov	r0, r4
 800d920:	f7ff fd53 	bl	800d3ca <HAL_UART_ErrorCallback>
 800d924:	e79d      	b.n	800d862 <HAL_UART_IRQHandler+0x56>
          HAL_UART_ErrorCallback(huart);
 800d926:	4620      	mov	r0, r4
 800d928:	f7ff fd4f 	bl	800d3ca <HAL_UART_ErrorCallback>
 800d92c:	e799      	b.n	800d862 <HAL_UART_IRQHandler+0x56>
        HAL_UART_ErrorCallback(huart);
 800d92e:	4620      	mov	r0, r4
 800d930:	f7ff fd4b 	bl	800d3ca <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d934:	2300      	movs	r3, #0
 800d936:	6463      	str	r3, [r4, #68]	@ 0x44
    return;
 800d938:	e793      	b.n	800d862 <HAL_UART_IRQHandler+0x56>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800d93a:	f013 0f10 	tst.w	r3, #16
 800d93e:	d082      	beq.n	800d846 <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800d940:	f010 0f10 	tst.w	r0, #16
 800d944:	f43f af7f 	beq.w	800d846 <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d948:	2300      	movs	r3, #0
 800d94a:	9301      	str	r3, [sp, #4]
 800d94c:	6813      	ldr	r3, [r2, #0]
 800d94e:	9301      	str	r3, [sp, #4]
 800d950:	6853      	ldr	r3, [r2, #4]
 800d952:	9301      	str	r3, [sp, #4]
 800d954:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d956:	6953      	ldr	r3, [r2, #20]
 800d958:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800d95c:	d051      	beq.n	800da02 <HAL_UART_IRQHandler+0x1f6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d95e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800d960:	6813      	ldr	r3, [r2, #0]
 800d962:	685b      	ldr	r3, [r3, #4]
 800d964:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800d966:	2b00      	cmp	r3, #0
 800d968:	f43f af7b 	beq.w	800d862 <HAL_UART_IRQHandler+0x56>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d96c:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800d96e:	4299      	cmp	r1, r3
 800d970:	f67f af77 	bls.w	800d862 <HAL_UART_IRQHandler+0x56>
        huart->RxXferCount = nb_remaining_rx_data;
 800d974:	85e3      	strh	r3, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d976:	6993      	ldr	r3, [r2, #24]
 800d978:	2b20      	cmp	r3, #32
 800d97a:	d037      	beq.n	800d9ec <HAL_UART_IRQHandler+0x1e0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d97c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d97e:	f102 030c 	add.w	r3, r2, #12
 800d982:	e853 3f00 	ldrex	r3, [r3]
 800d986:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d98a:	320c      	adds	r2, #12
 800d98c:	e842 3100 	strex	r1, r3, [r2]
 800d990:	2900      	cmp	r1, #0
 800d992:	d1f3      	bne.n	800d97c <HAL_UART_IRQHandler+0x170>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d994:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d996:	f102 0314 	add.w	r3, r2, #20
 800d99a:	e853 3f00 	ldrex	r3, [r3]
 800d99e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9a2:	3214      	adds	r2, #20
 800d9a4:	e842 3100 	strex	r1, r3, [r2]
 800d9a8:	2900      	cmp	r1, #0
 800d9aa:	d1f3      	bne.n	800d994 <HAL_UART_IRQHandler+0x188>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d9ac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9ae:	f102 0314 	add.w	r3, r2, #20
 800d9b2:	e853 3f00 	ldrex	r3, [r3]
 800d9b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9ba:	3214      	adds	r2, #20
 800d9bc:	e842 3100 	strex	r1, r3, [r2]
 800d9c0:	2900      	cmp	r1, #0
 800d9c2:	d1f3      	bne.n	800d9ac <HAL_UART_IRQHandler+0x1a0>
          huart->RxState = HAL_UART_STATE_READY;
 800d9c4:	2320      	movs	r3, #32
 800d9c6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	6323      	str	r3, [r4, #48]	@ 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d9ce:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9d0:	f102 030c 	add.w	r3, r2, #12
 800d9d4:	e853 3f00 	ldrex	r3, [r3]
 800d9d8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9dc:	320c      	adds	r2, #12
 800d9de:	e842 3100 	strex	r1, r3, [r2]
 800d9e2:	2900      	cmp	r1, #0
 800d9e4:	d1f3      	bne.n	800d9ce <HAL_UART_IRQHandler+0x1c2>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d9e6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800d9e8:	f7f6 f8d0 	bl	8003b8c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d9ec:	2302      	movs	r3, #2
 800d9ee:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d9f0:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800d9f2:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800d9f4:	b29b      	uxth	r3, r3
 800d9f6:	1ac9      	subs	r1, r1, r3
 800d9f8:	b289      	uxth	r1, r1
 800d9fa:	4620      	mov	r0, r4
 800d9fc:	f7ff fe91 	bl	800d722 <HAL_UARTEx_RxEventCallback>
      return;
 800da00:	e72f      	b.n	800d862 <HAL_UART_IRQHandler+0x56>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800da02:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800da04:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800da06:	b29b      	uxth	r3, r3
 800da08:	1ac9      	subs	r1, r1, r3
 800da0a:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800da0c:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800da0e:	b29b      	uxth	r3, r3
 800da10:	2b00      	cmp	r3, #0
 800da12:	f43f af26 	beq.w	800d862 <HAL_UART_IRQHandler+0x56>
          && (nb_rx_data > 0U))
 800da16:	2900      	cmp	r1, #0
 800da18:	f43f af23 	beq.w	800d862 <HAL_UART_IRQHandler+0x56>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800da1c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da1e:	f102 030c 	add.w	r3, r2, #12
 800da22:	e853 3f00 	ldrex	r3, [r3]
 800da26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da2a:	320c      	adds	r2, #12
 800da2c:	e842 3000 	strex	r0, r3, [r2]
 800da30:	2800      	cmp	r0, #0
 800da32:	d1f3      	bne.n	800da1c <HAL_UART_IRQHandler+0x210>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da34:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da36:	f102 0314 	add.w	r3, r2, #20
 800da3a:	e853 3f00 	ldrex	r3, [r3]
 800da3e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da42:	3214      	adds	r2, #20
 800da44:	e842 3000 	strex	r0, r3, [r2]
 800da48:	2800      	cmp	r0, #0
 800da4a:	d1f3      	bne.n	800da34 <HAL_UART_IRQHandler+0x228>
        huart->RxState = HAL_UART_STATE_READY;
 800da4c:	2320      	movs	r3, #32
 800da4e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da52:	2300      	movs	r3, #0
 800da54:	6323      	str	r3, [r4, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da56:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da58:	f102 030c 	add.w	r3, r2, #12
 800da5c:	e853 3f00 	ldrex	r3, [r3]
 800da60:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da64:	320c      	adds	r2, #12
 800da66:	e842 3000 	strex	r0, r3, [r2]
 800da6a:	2800      	cmp	r0, #0
 800da6c:	d1f3      	bne.n	800da56 <HAL_UART_IRQHandler+0x24a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800da6e:	2302      	movs	r3, #2
 800da70:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800da72:	4620      	mov	r0, r4
 800da74:	f7ff fe55 	bl	800d722 <HAL_UARTEx_RxEventCallback>
      return;
 800da78:	e6f3      	b.n	800d862 <HAL_UART_IRQHandler+0x56>
    UART_Transmit_IT(huart);
 800da7a:	4620      	mov	r0, r4
 800da7c:	f7fe ff0a 	bl	800c894 <UART_Transmit_IT>
    return;
 800da80:	e6ef      	b.n	800d862 <HAL_UART_IRQHandler+0x56>
    UART_EndTransmit_IT(huart);
 800da82:	4620      	mov	r0, r4
 800da84:	f7ff fc8c 	bl	800d3a0 <UART_EndTransmit_IT>
    return;
 800da88:	e6eb      	b.n	800d862 <HAL_UART_IRQHandler+0x56>
 800da8a:	bf00      	nop
 800da8c:	0800d425 	.word	0x0800d425

0800da90 <UART_DMARxHalfCplt>:
{
 800da90:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800da92:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800da94:	2301      	movs	r3, #1
 800da96:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da98:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800da9a:	2b01      	cmp	r3, #1
 800da9c:	d002      	beq.n	800daa4 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 800da9e:	f7ff fc93 	bl	800d3c8 <HAL_UART_RxHalfCpltCallback>
}
 800daa2:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800daa4:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800daa6:	0849      	lsrs	r1, r1, #1
 800daa8:	f7ff fe3b 	bl	800d722 <HAL_UARTEx_RxEventCallback>
 800daac:	e7f9      	b.n	800daa2 <UART_DMARxHalfCplt+0x12>

0800daae <UART_DMAReceiveCplt>:
{
 800daae:	b508      	push	{r3, lr}
 800dab0:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dab2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	f013 0f20 	tst.w	r3, #32
 800dabc:	d12b      	bne.n	800db16 <UART_DMAReceiveCplt+0x68>
    huart->RxXferCount = 0U;
 800dabe:	2300      	movs	r3, #0
 800dac0:	85c3      	strh	r3, [r0, #46]	@ 0x2e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dac2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dac4:	f102 030c 	add.w	r3, r2, #12
 800dac8:	e853 3f00 	ldrex	r3, [r3]
 800dacc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dad0:	320c      	adds	r2, #12
 800dad2:	e842 3100 	strex	r1, r3, [r2]
 800dad6:	2900      	cmp	r1, #0
 800dad8:	d1f3      	bne.n	800dac2 <UART_DMAReceiveCplt+0x14>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dada:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dadc:	f102 0314 	add.w	r3, r2, #20
 800dae0:	e853 3f00 	ldrex	r3, [r3]
 800dae4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dae8:	3214      	adds	r2, #20
 800daea:	e842 3100 	strex	r1, r3, [r2]
 800daee:	2900      	cmp	r1, #0
 800daf0:	d1f3      	bne.n	800dada <UART_DMAReceiveCplt+0x2c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800daf2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daf4:	f102 0314 	add.w	r3, r2, #20
 800daf8:	e853 3f00 	ldrex	r3, [r3]
 800dafc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db00:	3214      	adds	r2, #20
 800db02:	e842 3100 	strex	r1, r3, [r2]
 800db06:	2900      	cmp	r1, #0
 800db08:	d1f3      	bne.n	800daf2 <UART_DMAReceiveCplt+0x44>
    huart->RxState = HAL_UART_STATE_READY;
 800db0a:	2320      	movs	r3, #32
 800db0c:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db10:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800db12:	2b01      	cmp	r3, #1
 800db14:	d007      	beq.n	800db26 <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800db16:	2300      	movs	r3, #0
 800db18:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db1a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800db1c:	2b01      	cmp	r3, #1
 800db1e:	d00f      	beq.n	800db40 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 800db20:	f7f4 fdce 	bl	80026c0 <HAL_UART_RxCpltCallback>
}
 800db24:	bd08      	pop	{r3, pc}
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db26:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db28:	f102 030c 	add.w	r3, r2, #12
 800db2c:	e853 3f00 	ldrex	r3, [r3]
 800db30:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db34:	320c      	adds	r2, #12
 800db36:	e842 3100 	strex	r1, r3, [r2]
 800db3a:	2900      	cmp	r1, #0
 800db3c:	d1f3      	bne.n	800db26 <UART_DMAReceiveCplt+0x78>
 800db3e:	e7ea      	b.n	800db16 <UART_DMAReceiveCplt+0x68>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db40:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800db42:	f7ff fdee 	bl	800d722 <HAL_UARTEx_RxEventCallback>
 800db46:	e7ed      	b.n	800db24 <UART_DMAReceiveCplt+0x76>

0800db48 <HAL_LIN_SendBreak>:
  __HAL_LOCK(huart);
 800db48:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800db4c:	2b01      	cmp	r3, #1
 800db4e:	d019      	beq.n	800db84 <HAL_LIN_SendBreak+0x3c>
 800db50:	2301      	movs	r3, #1
 800db52:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800db56:	2324      	movs	r3, #36	@ 0x24
 800db58:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800db5c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db5e:	f102 030c 	add.w	r3, r2, #12
 800db62:	e853 3f00 	ldrex	r3, [r3]
 800db66:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db6a:	320c      	adds	r2, #12
 800db6c:	e842 3100 	strex	r1, r3, [r2]
 800db70:	2900      	cmp	r1, #0
 800db72:	d1f3      	bne.n	800db5c <HAL_LIN_SendBreak+0x14>
  huart->gState = HAL_UART_STATE_READY;
 800db74:	2320      	movs	r3, #32
 800db76:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UNLOCK(huart);
 800db7a:	2300      	movs	r3, #0
 800db7c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800db80:	4618      	mov	r0, r3
 800db82:	4770      	bx	lr
  __HAL_LOCK(huart);
 800db84:	2002      	movs	r0, #2
}
 800db86:	4770      	bx	lr

0800db88 <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_LOCK(huart);
 800db88:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800db8c:	2b01      	cmp	r3, #1
 800db8e:	d01a      	beq.n	800dbc6 <HAL_MultiProcessor_EnterMuteMode+0x3e>
 800db90:	2301      	movs	r3, #1
 800db92:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800db96:	2324      	movs	r3, #36	@ 0x24
 800db98:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800db9c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db9e:	f102 030c 	add.w	r3, r2, #12
 800dba2:	e853 3f00 	ldrex	r3, [r3]
 800dba6:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbaa:	320c      	adds	r2, #12
 800dbac:	e842 3100 	strex	r1, r3, [r2]
 800dbb0:	2900      	cmp	r1, #0
 800dbb2:	d1f3      	bne.n	800db9c <HAL_MultiProcessor_EnterMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 800dbb4:	2320      	movs	r3, #32
 800dbb6:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dbba:	2300      	movs	r3, #0
 800dbbc:	6343      	str	r3, [r0, #52]	@ 0x34
  __HAL_UNLOCK(huart);
 800dbbe:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800dbc2:	4618      	mov	r0, r3
 800dbc4:	4770      	bx	lr
  __HAL_LOCK(huart);
 800dbc6:	2002      	movs	r0, #2
}
 800dbc8:	4770      	bx	lr

0800dbca <HAL_MultiProcessor_ExitMuteMode>:
  __HAL_LOCK(huart);
 800dbca:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800dbce:	2b01      	cmp	r3, #1
 800dbd0:	d01a      	beq.n	800dc08 <HAL_MultiProcessor_ExitMuteMode+0x3e>
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800dbd8:	2324      	movs	r3, #36	@ 0x24
 800dbda:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800dbde:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbe0:	f102 030c 	add.w	r3, r2, #12
 800dbe4:	e853 3f00 	ldrex	r3, [r3]
 800dbe8:	f023 0302 	bic.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbec:	320c      	adds	r2, #12
 800dbee:	e842 3100 	strex	r1, r3, [r2]
 800dbf2:	2900      	cmp	r1, #0
 800dbf4:	d1f3      	bne.n	800dbde <HAL_MultiProcessor_ExitMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 800dbf6:	2320      	movs	r3, #32
 800dbf8:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	6343      	str	r3, [r0, #52]	@ 0x34
  __HAL_UNLOCK(huart);
 800dc00:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800dc04:	4618      	mov	r0, r3
 800dc06:	4770      	bx	lr
  __HAL_LOCK(huart);
 800dc08:	2002      	movs	r0, #2
}
 800dc0a:	4770      	bx	lr

0800dc0c <HAL_HalfDuplex_EnableTransmitter>:
  __HAL_LOCK(huart);
 800dc0c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800dc10:	2b01      	cmp	r3, #1
 800dc12:	d014      	beq.n	800dc3e <HAL_HalfDuplex_EnableTransmitter+0x32>
 800dc14:	2301      	movs	r3, #1
 800dc16:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800dc1a:	2324      	movs	r3, #36	@ 0x24
 800dc1c:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  tmpreg = huart->Instance->CR1;
 800dc20:	6802      	ldr	r2, [r0, #0]
 800dc22:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800dc24:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_TE;
 800dc28:	f043 0308 	orr.w	r3, r3, #8
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800dc2c:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800dc2e:	2320      	movs	r3, #32
 800dc30:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UNLOCK(huart);
 800dc34:	2300      	movs	r3, #0
 800dc36:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	4770      	bx	lr
  __HAL_LOCK(huart);
 800dc3e:	2002      	movs	r0, #2
}
 800dc40:	4770      	bx	lr

0800dc42 <HAL_HalfDuplex_EnableReceiver>:
  __HAL_LOCK(huart);
 800dc42:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800dc46:	2b01      	cmp	r3, #1
 800dc48:	d014      	beq.n	800dc74 <HAL_HalfDuplex_EnableReceiver+0x32>
 800dc4a:	2301      	movs	r3, #1
 800dc4c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_BUSY;
 800dc50:	2324      	movs	r3, #36	@ 0x24
 800dc52:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  tmpreg = huart->Instance->CR1;
 800dc56:	6802      	ldr	r2, [r0, #0]
 800dc58:	68d3      	ldr	r3, [r2, #12]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800dc5a:	f023 030c 	bic.w	r3, r3, #12
  tmpreg |= (uint32_t)USART_CR1_RE;
 800dc5e:	f043 0304 	orr.w	r3, r3, #4
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800dc62:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 800dc64:	2320      	movs	r3, #32
 800dc66:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
  __HAL_UNLOCK(huart);
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  return HAL_OK;
 800dc70:	4618      	mov	r0, r3
 800dc72:	4770      	bx	lr
  __HAL_LOCK(huart);
 800dc74:	2002      	movs	r0, #2
}
 800dc76:	4770      	bx	lr

0800dc78 <HAL_UART_GetState>:
  temp1 = huart->gState;
 800dc78:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
  temp2 = huart->RxState;
 800dc7c:	f890 0042 	ldrb.w	r0, [r0, #66]	@ 0x42
}
 800dc80:	4318      	orrs	r0, r3
 800dc82:	4770      	bx	lr

0800dc84 <HAL_UART_GetError>:
  return huart->ErrorCode;
 800dc84:	6c40      	ldr	r0, [r0, #68]	@ 0x44
}
 800dc86:	4770      	bx	lr

0800dc88 <UART_Start_Receive_IT>:
  huart->pRxBuffPtr = pData;
 800dc88:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxXferSize = Size;
 800dc8a:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800dc8c:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc8e:	2300      	movs	r3, #0
 800dc90:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800dc92:	2322      	movs	r3, #34	@ 0x22
 800dc94:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  if (huart->Init.Parity != UART_PARITY_NONE)
 800dc98:	6903      	ldr	r3, [r0, #16]
 800dc9a:	b123      	cbz	r3, 800dca6 <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800dc9c:	6802      	ldr	r2, [r0, #0]
 800dc9e:	68d3      	ldr	r3, [r2, #12]
 800dca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dca4:	60d3      	str	r3, [r2, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800dca6:	6802      	ldr	r2, [r0, #0]
 800dca8:	6953      	ldr	r3, [r2, #20]
 800dcaa:	f043 0301 	orr.w	r3, r3, #1
 800dcae:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800dcb0:	6802      	ldr	r2, [r0, #0]
 800dcb2:	68d3      	ldr	r3, [r2, #12]
 800dcb4:	f043 0320 	orr.w	r3, r3, #32
 800dcb8:	60d3      	str	r3, [r2, #12]
}
 800dcba:	2000      	movs	r0, #0
 800dcbc:	4770      	bx	lr

0800dcbe <HAL_UART_Receive_IT>:
{
 800dcbe:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800dcc0:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800dcc4:	b2db      	uxtb	r3, r3
 800dcc6:	2b20      	cmp	r3, #32
 800dcc8:	d108      	bne.n	800dcdc <HAL_UART_Receive_IT+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800dcca:	b149      	cbz	r1, 800dce0 <HAL_UART_Receive_IT+0x22>
 800dccc:	b90a      	cbnz	r2, 800dcd2 <HAL_UART_Receive_IT+0x14>
      return HAL_ERROR;
 800dcce:	2001      	movs	r0, #1
}
 800dcd0:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	6303      	str	r3, [r0, #48]	@ 0x30
    return (UART_Start_Receive_IT(huart, pData, Size));
 800dcd6:	f7ff ffd7 	bl	800dc88 <UART_Start_Receive_IT>
 800dcda:	e7f9      	b.n	800dcd0 <HAL_UART_Receive_IT+0x12>
    return HAL_BUSY;
 800dcdc:	2002      	movs	r0, #2
 800dcde:	e7f7      	b.n	800dcd0 <HAL_UART_Receive_IT+0x12>
      return HAL_ERROR;
 800dce0:	2001      	movs	r0, #1
 800dce2:	e7f5      	b.n	800dcd0 <HAL_UART_Receive_IT+0x12>

0800dce4 <HAL_UARTEx_ReceiveToIdle_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800dce4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800dce8:	b2db      	uxtb	r3, r3
 800dcea:	2b20      	cmp	r3, #32
 800dcec:	d129      	bne.n	800dd42 <HAL_UARTEx_ReceiveToIdle_IT+0x5e>
{
 800dcee:	b510      	push	{r4, lr}
 800dcf0:	b082      	sub	sp, #8
 800dcf2:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800dcf4:	b339      	cbz	r1, 800dd46 <HAL_UARTEx_ReceiveToIdle_IT+0x62>
 800dcf6:	b912      	cbnz	r2, 800dcfe <HAL_UARTEx_ReceiveToIdle_IT+0x1a>
      return HAL_ERROR;
 800dcf8:	2001      	movs	r0, #1
}
 800dcfa:	b002      	add	sp, #8
 800dcfc:	bd10      	pop	{r4, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800dcfe:	2301      	movs	r3, #1
 800dd00:	6303      	str	r3, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dd02:	2300      	movs	r3, #0
 800dd04:	6343      	str	r3, [r0, #52]	@ 0x34
    status =  UART_Start_Receive_IT(huart, pData, Size);
 800dd06:	f7ff ffbf 	bl	800dc88 <UART_Start_Receive_IT>
    if (status == HAL_OK)
 800dd0a:	2800      	cmp	r0, #0
 800dd0c:	d1f5      	bne.n	800dcfa <HAL_UARTEx_ReceiveToIdle_IT+0x16>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd0e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800dd10:	2b01      	cmp	r3, #1
 800dd12:	d001      	beq.n	800dd18 <HAL_UARTEx_ReceiveToIdle_IT+0x34>
        status = HAL_ERROR;
 800dd14:	2001      	movs	r0, #1
    return status;
 800dd16:	e7f0      	b.n	800dcfa <HAL_UARTEx_ReceiveToIdle_IT+0x16>
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800dd18:	2300      	movs	r3, #0
 800dd1a:	9301      	str	r3, [sp, #4]
 800dd1c:	6823      	ldr	r3, [r4, #0]
 800dd1e:	681a      	ldr	r2, [r3, #0]
 800dd20:	9201      	str	r2, [sp, #4]
 800dd22:	685b      	ldr	r3, [r3, #4]
 800dd24:	9301      	str	r3, [sp, #4]
 800dd26:	9b01      	ldr	r3, [sp, #4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd28:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd2a:	f102 030c 	add.w	r3, r2, #12
 800dd2e:	e853 3f00 	ldrex	r3, [r3]
 800dd32:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd36:	320c      	adds	r2, #12
 800dd38:	e842 3100 	strex	r1, r3, [r2]
 800dd3c:	2900      	cmp	r1, #0
 800dd3e:	d1f3      	bne.n	800dd28 <HAL_UARTEx_ReceiveToIdle_IT+0x44>
 800dd40:	e7db      	b.n	800dcfa <HAL_UARTEx_ReceiveToIdle_IT+0x16>
    return HAL_BUSY;
 800dd42:	2002      	movs	r0, #2
}
 800dd44:	4770      	bx	lr
      return HAL_ERROR;
 800dd46:	2001      	movs	r0, #1
 800dd48:	e7d7      	b.n	800dcfa <HAL_UARTEx_ReceiveToIdle_IT+0x16>
	...

0800dd4c <UART_Start_Receive_DMA>:
{
 800dd4c:	b530      	push	{r4, r5, lr}
 800dd4e:	b083      	sub	sp, #12
 800dd50:	4604      	mov	r4, r0
 800dd52:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 800dd54:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxXferSize = Size;
 800dd56:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd58:	2500      	movs	r5, #0
 800dd5a:	6445      	str	r5, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800dd5c:	2222      	movs	r2, #34	@ 0x22
 800dd5e:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800dd62:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dd64:	481f      	ldr	r0, [pc, #124]	@ (800dde4 <UART_Start_Receive_DMA+0x98>)
 800dd66:	6290      	str	r0, [r2, #40]	@ 0x28
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800dd68:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800dd6a:	481f      	ldr	r0, [pc, #124]	@ (800dde8 <UART_Start_Receive_DMA+0x9c>)
 800dd6c:	62d0      	str	r0, [r2, #44]	@ 0x2c
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800dd6e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800dd70:	481e      	ldr	r0, [pc, #120]	@ (800ddec <UART_Start_Receive_DMA+0xa0>)
 800dd72:	6310      	str	r0, [r2, #48]	@ 0x30
  huart->hdmarx->XferAbortCallback = NULL;
 800dd74:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800dd76:	6355      	str	r5, [r2, #52]	@ 0x34
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800dd78:	6820      	ldr	r0, [r4, #0]
 800dd7a:	460a      	mov	r2, r1
 800dd7c:	1d01      	adds	r1, r0, #4
 800dd7e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800dd80:	f7f5 fec9 	bl	8003b16 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 800dd84:	9501      	str	r5, [sp, #4]
 800dd86:	6823      	ldr	r3, [r4, #0]
 800dd88:	681a      	ldr	r2, [r3, #0]
 800dd8a:	9201      	str	r2, [sp, #4]
 800dd8c:	685b      	ldr	r3, [r3, #4]
 800dd8e:	9301      	str	r3, [sp, #4]
 800dd90:	9b01      	ldr	r3, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 800dd92:	6923      	ldr	r3, [r4, #16]
 800dd94:	b15b      	cbz	r3, 800ddae <UART_Start_Receive_DMA+0x62>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dd96:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd98:	f102 030c 	add.w	r3, r2, #12
 800dd9c:	e853 3f00 	ldrex	r3, [r3]
 800dda0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dda4:	320c      	adds	r2, #12
 800dda6:	e842 3100 	strex	r1, r3, [r2]
 800ddaa:	2900      	cmp	r1, #0
 800ddac:	d1f3      	bne.n	800dd96 <UART_Start_Receive_DMA+0x4a>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ddae:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddb0:	f102 0314 	add.w	r3, r2, #20
 800ddb4:	e853 3f00 	ldrex	r3, [r3]
 800ddb8:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddbc:	3214      	adds	r2, #20
 800ddbe:	e842 3100 	strex	r1, r3, [r2]
 800ddc2:	2900      	cmp	r1, #0
 800ddc4:	d1f3      	bne.n	800ddae <UART_Start_Receive_DMA+0x62>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ddc6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddc8:	f102 0314 	add.w	r3, r2, #20
 800ddcc:	e853 3f00 	ldrex	r3, [r3]
 800ddd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddd4:	3214      	adds	r2, #20
 800ddd6:	e842 3100 	strex	r1, r3, [r2]
 800ddda:	2900      	cmp	r1, #0
 800dddc:	d1f3      	bne.n	800ddc6 <UART_Start_Receive_DMA+0x7a>
}
 800ddde:	2000      	movs	r0, #0
 800dde0:	b003      	add	sp, #12
 800dde2:	bd30      	pop	{r4, r5, pc}
 800dde4:	0800daaf 	.word	0x0800daaf
 800dde8:	0800da91 	.word	0x0800da91
 800ddec:	0800d3cd 	.word	0x0800d3cd

0800ddf0 <HAL_UART_Receive_DMA>:
{
 800ddf0:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800ddf2:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800ddf6:	b2db      	uxtb	r3, r3
 800ddf8:	2b20      	cmp	r3, #32
 800ddfa:	d108      	bne.n	800de0e <HAL_UART_Receive_DMA+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800ddfc:	b149      	cbz	r1, 800de12 <HAL_UART_Receive_DMA+0x22>
 800ddfe:	b90a      	cbnz	r2, 800de04 <HAL_UART_Receive_DMA+0x14>
      return HAL_ERROR;
 800de00:	2001      	movs	r0, #1
}
 800de02:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de04:	2300      	movs	r3, #0
 800de06:	6303      	str	r3, [r0, #48]	@ 0x30
    return (UART_Start_Receive_DMA(huart, pData, Size));
 800de08:	f7ff ffa0 	bl	800dd4c <UART_Start_Receive_DMA>
 800de0c:	e7f9      	b.n	800de02 <HAL_UART_Receive_DMA+0x12>
    return HAL_BUSY;
 800de0e:	2002      	movs	r0, #2
 800de10:	e7f7      	b.n	800de02 <HAL_UART_Receive_DMA+0x12>
      return HAL_ERROR;
 800de12:	2001      	movs	r0, #1
 800de14:	e7f5      	b.n	800de02 <HAL_UART_Receive_DMA+0x12>

0800de16 <HAL_UARTEx_ReceiveToIdle_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800de16:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800de1a:	b2db      	uxtb	r3, r3
 800de1c:	2b20      	cmp	r3, #32
 800de1e:	d127      	bne.n	800de70 <HAL_UARTEx_ReceiveToIdle_DMA+0x5a>
{
 800de20:	b510      	push	{r4, lr}
 800de22:	b082      	sub	sp, #8
 800de24:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 800de26:	b329      	cbz	r1, 800de74 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800de28:	b912      	cbnz	r2, 800de30 <HAL_UARTEx_ReceiveToIdle_DMA+0x1a>
      return HAL_ERROR;
 800de2a:	2001      	movs	r0, #1
}
 800de2c:	b002      	add	sp, #8
 800de2e:	bd10      	pop	{r4, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800de30:	2301      	movs	r3, #1
 800de32:	6303      	str	r3, [r0, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800de34:	2300      	movs	r3, #0
 800de36:	6343      	str	r3, [r0, #52]	@ 0x34
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800de38:	f7ff ff88 	bl	800dd4c <UART_Start_Receive_DMA>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800de3c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d001      	beq.n	800de46 <HAL_UARTEx_ReceiveToIdle_DMA+0x30>
      status = HAL_ERROR;
 800de42:	2001      	movs	r0, #1
    return status;
 800de44:	e7f2      	b.n	800de2c <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800de46:	2300      	movs	r3, #0
 800de48:	9301      	str	r3, [sp, #4]
 800de4a:	6823      	ldr	r3, [r4, #0]
 800de4c:	681a      	ldr	r2, [r3, #0]
 800de4e:	9201      	str	r2, [sp, #4]
 800de50:	685b      	ldr	r3, [r3, #4]
 800de52:	9301      	str	r3, [sp, #4]
 800de54:	9b01      	ldr	r3, [sp, #4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de56:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de58:	f102 030c 	add.w	r3, r2, #12
 800de5c:	e853 3f00 	ldrex	r3, [r3]
 800de60:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de64:	320c      	adds	r2, #12
 800de66:	e842 3100 	strex	r1, r3, [r2]
 800de6a:	2900      	cmp	r1, #0
 800de6c:	d1f3      	bne.n	800de56 <HAL_UARTEx_ReceiveToIdle_DMA+0x40>
 800de6e:	e7dd      	b.n	800de2c <HAL_UARTEx_ReceiveToIdle_DMA+0x16>
    return HAL_BUSY;
 800de70:	2002      	movs	r0, #2
}
 800de72:	4770      	bx	lr
      return HAL_ERROR;
 800de74:	2001      	movs	r0, #1
 800de76:	e7d9      	b.n	800de2c <HAL_UARTEx_ReceiveToIdle_DMA+0x16>

0800de78 <atoi>:
 800de78:	220a      	movs	r2, #10
 800de7a:	2100      	movs	r1, #0
 800de7c:	f000 b89c 	b.w	800dfb8 <strtol>

0800de80 <_atoi_r>:
 800de80:	230a      	movs	r3, #10
 800de82:	2200      	movs	r2, #0
 800de84:	f000 b88c 	b.w	800dfa0 <_strtol_r>

0800de88 <exit>:
 800de88:	b508      	push	{r3, lr}
 800de8a:	4b06      	ldr	r3, [pc, #24]	@ (800dea4 <exit+0x1c>)
 800de8c:	4604      	mov	r4, r0
 800de8e:	b113      	cbz	r3, 800de96 <exit+0xe>
 800de90:	2100      	movs	r1, #0
 800de92:	f3af 8000 	nop.w
 800de96:	4b04      	ldr	r3, [pc, #16]	@ (800dea8 <exit+0x20>)
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	b103      	cbz	r3, 800de9e <exit+0x16>
 800de9c:	4798      	blx	r3
 800de9e:	4620      	mov	r0, r4
 800dea0:	f7f4 fdfd 	bl	8002a9e <_exit>
 800dea4:	00000000 	.word	0x00000000
 800dea8:	20000828 	.word	0x20000828

0800deac <_strtol_l.isra.0>:
 800deac:	2b24      	cmp	r3, #36	@ 0x24
 800deae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800deb2:	4686      	mov	lr, r0
 800deb4:	4690      	mov	r8, r2
 800deb6:	d801      	bhi.n	800debc <_strtol_l.isra.0+0x10>
 800deb8:	2b01      	cmp	r3, #1
 800deba:	d106      	bne.n	800deca <_strtol_l.isra.0+0x1e>
 800debc:	f001 f8fc 	bl	800f0b8 <__errno>
 800dec0:	2316      	movs	r3, #22
 800dec2:	6003      	str	r3, [r0, #0]
 800dec4:	2000      	movs	r0, #0
 800dec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800deca:	460d      	mov	r5, r1
 800decc:	4833      	ldr	r0, [pc, #204]	@ (800df9c <_strtol_l.isra.0+0xf0>)
 800dece:	462a      	mov	r2, r5
 800ded0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ded4:	5d06      	ldrb	r6, [r0, r4]
 800ded6:	f016 0608 	ands.w	r6, r6, #8
 800deda:	d1f8      	bne.n	800dece <_strtol_l.isra.0+0x22>
 800dedc:	2c2d      	cmp	r4, #45	@ 0x2d
 800dede:	d110      	bne.n	800df02 <_strtol_l.isra.0+0x56>
 800dee0:	2601      	movs	r6, #1
 800dee2:	782c      	ldrb	r4, [r5, #0]
 800dee4:	1c95      	adds	r5, r2, #2
 800dee6:	f033 0210 	bics.w	r2, r3, #16
 800deea:	d115      	bne.n	800df18 <_strtol_l.isra.0+0x6c>
 800deec:	2c30      	cmp	r4, #48	@ 0x30
 800deee:	d10d      	bne.n	800df0c <_strtol_l.isra.0+0x60>
 800def0:	782a      	ldrb	r2, [r5, #0]
 800def2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800def6:	2a58      	cmp	r2, #88	@ 0x58
 800def8:	d108      	bne.n	800df0c <_strtol_l.isra.0+0x60>
 800defa:	786c      	ldrb	r4, [r5, #1]
 800defc:	3502      	adds	r5, #2
 800defe:	2310      	movs	r3, #16
 800df00:	e00a      	b.n	800df18 <_strtol_l.isra.0+0x6c>
 800df02:	2c2b      	cmp	r4, #43	@ 0x2b
 800df04:	bf04      	itt	eq
 800df06:	782c      	ldrbeq	r4, [r5, #0]
 800df08:	1c95      	addeq	r5, r2, #2
 800df0a:	e7ec      	b.n	800dee6 <_strtol_l.isra.0+0x3a>
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d1f6      	bne.n	800defe <_strtol_l.isra.0+0x52>
 800df10:	2c30      	cmp	r4, #48	@ 0x30
 800df12:	bf14      	ite	ne
 800df14:	230a      	movne	r3, #10
 800df16:	2308      	moveq	r3, #8
 800df18:	2200      	movs	r2, #0
 800df1a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800df1e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800df22:	fbbc f9f3 	udiv	r9, ip, r3
 800df26:	4610      	mov	r0, r2
 800df28:	fb03 ca19 	mls	sl, r3, r9, ip
 800df2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800df30:	2f09      	cmp	r7, #9
 800df32:	d80f      	bhi.n	800df54 <_strtol_l.isra.0+0xa8>
 800df34:	463c      	mov	r4, r7
 800df36:	42a3      	cmp	r3, r4
 800df38:	dd1b      	ble.n	800df72 <_strtol_l.isra.0+0xc6>
 800df3a:	1c57      	adds	r7, r2, #1
 800df3c:	d007      	beq.n	800df4e <_strtol_l.isra.0+0xa2>
 800df3e:	4581      	cmp	r9, r0
 800df40:	d314      	bcc.n	800df6c <_strtol_l.isra.0+0xc0>
 800df42:	d101      	bne.n	800df48 <_strtol_l.isra.0+0x9c>
 800df44:	45a2      	cmp	sl, r4
 800df46:	db11      	blt.n	800df6c <_strtol_l.isra.0+0xc0>
 800df48:	2201      	movs	r2, #1
 800df4a:	fb00 4003 	mla	r0, r0, r3, r4
 800df4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800df52:	e7eb      	b.n	800df2c <_strtol_l.isra.0+0x80>
 800df54:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800df58:	2f19      	cmp	r7, #25
 800df5a:	d801      	bhi.n	800df60 <_strtol_l.isra.0+0xb4>
 800df5c:	3c37      	subs	r4, #55	@ 0x37
 800df5e:	e7ea      	b.n	800df36 <_strtol_l.isra.0+0x8a>
 800df60:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800df64:	2f19      	cmp	r7, #25
 800df66:	d804      	bhi.n	800df72 <_strtol_l.isra.0+0xc6>
 800df68:	3c57      	subs	r4, #87	@ 0x57
 800df6a:	e7e4      	b.n	800df36 <_strtol_l.isra.0+0x8a>
 800df6c:	f04f 32ff 	mov.w	r2, #4294967295
 800df70:	e7ed      	b.n	800df4e <_strtol_l.isra.0+0xa2>
 800df72:	1c53      	adds	r3, r2, #1
 800df74:	d108      	bne.n	800df88 <_strtol_l.isra.0+0xdc>
 800df76:	2322      	movs	r3, #34	@ 0x22
 800df78:	4660      	mov	r0, ip
 800df7a:	f8ce 3000 	str.w	r3, [lr]
 800df7e:	f1b8 0f00 	cmp.w	r8, #0
 800df82:	d0a0      	beq.n	800dec6 <_strtol_l.isra.0+0x1a>
 800df84:	1e69      	subs	r1, r5, #1
 800df86:	e006      	b.n	800df96 <_strtol_l.isra.0+0xea>
 800df88:	b106      	cbz	r6, 800df8c <_strtol_l.isra.0+0xe0>
 800df8a:	4240      	negs	r0, r0
 800df8c:	f1b8 0f00 	cmp.w	r8, #0
 800df90:	d099      	beq.n	800dec6 <_strtol_l.isra.0+0x1a>
 800df92:	2a00      	cmp	r2, #0
 800df94:	d1f6      	bne.n	800df84 <_strtol_l.isra.0+0xd8>
 800df96:	f8c8 1000 	str.w	r1, [r8]
 800df9a:	e794      	b.n	800dec6 <_strtol_l.isra.0+0x1a>
 800df9c:	080123cd 	.word	0x080123cd

0800dfa0 <_strtol_r>:
 800dfa0:	f7ff bf84 	b.w	800deac <_strtol_l.isra.0>

0800dfa4 <strtol_l>:
 800dfa4:	4613      	mov	r3, r2
 800dfa6:	460a      	mov	r2, r1
 800dfa8:	4601      	mov	r1, r0
 800dfaa:	4802      	ldr	r0, [pc, #8]	@ (800dfb4 <strtol_l+0x10>)
 800dfac:	6800      	ldr	r0, [r0, #0]
 800dfae:	f7ff bf7d 	b.w	800deac <_strtol_l.isra.0>
 800dfb2:	bf00      	nop
 800dfb4:	20000028 	.word	0x20000028

0800dfb8 <strtol>:
 800dfb8:	4613      	mov	r3, r2
 800dfba:	460a      	mov	r2, r1
 800dfbc:	4601      	mov	r1, r0
 800dfbe:	4802      	ldr	r0, [pc, #8]	@ (800dfc8 <strtol+0x10>)
 800dfc0:	6800      	ldr	r0, [r0, #0]
 800dfc2:	f7ff bf73 	b.w	800deac <_strtol_l.isra.0>
 800dfc6:	bf00      	nop
 800dfc8:	20000028 	.word	0x20000028

0800dfcc <__cvt>:
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfd2:	461d      	mov	r5, r3
 800dfd4:	bfbb      	ittet	lt
 800dfd6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800dfda:	461d      	movlt	r5, r3
 800dfdc:	2300      	movge	r3, #0
 800dfde:	232d      	movlt	r3, #45	@ 0x2d
 800dfe0:	b088      	sub	sp, #32
 800dfe2:	4614      	mov	r4, r2
 800dfe4:	bfb8      	it	lt
 800dfe6:	4614      	movlt	r4, r2
 800dfe8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dfea:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800dfec:	7013      	strb	r3, [r2, #0]
 800dfee:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dff0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800dff4:	f023 0820 	bic.w	r8, r3, #32
 800dff8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dffc:	d005      	beq.n	800e00a <__cvt+0x3e>
 800dffe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e002:	d100      	bne.n	800e006 <__cvt+0x3a>
 800e004:	3601      	adds	r6, #1
 800e006:	2302      	movs	r3, #2
 800e008:	e000      	b.n	800e00c <__cvt+0x40>
 800e00a:	2303      	movs	r3, #3
 800e00c:	aa07      	add	r2, sp, #28
 800e00e:	9204      	str	r2, [sp, #16]
 800e010:	aa06      	add	r2, sp, #24
 800e012:	e9cd a202 	strd	sl, r2, [sp, #8]
 800e016:	e9cd 3600 	strd	r3, r6, [sp]
 800e01a:	4622      	mov	r2, r4
 800e01c:	462b      	mov	r3, r5
 800e01e:	f001 f917 	bl	800f250 <_dtoa_r>
 800e022:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e026:	4607      	mov	r7, r0
 800e028:	d119      	bne.n	800e05e <__cvt+0x92>
 800e02a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e02c:	07db      	lsls	r3, r3, #31
 800e02e:	d50e      	bpl.n	800e04e <__cvt+0x82>
 800e030:	eb00 0906 	add.w	r9, r0, r6
 800e034:	2200      	movs	r2, #0
 800e036:	2300      	movs	r3, #0
 800e038:	4620      	mov	r0, r4
 800e03a:	4629      	mov	r1, r5
 800e03c:	f7f2 ff50 	bl	8000ee0 <__aeabi_dcmpeq>
 800e040:	b108      	cbz	r0, 800e046 <__cvt+0x7a>
 800e042:	f8cd 901c 	str.w	r9, [sp, #28]
 800e046:	2230      	movs	r2, #48	@ 0x30
 800e048:	9b07      	ldr	r3, [sp, #28]
 800e04a:	454b      	cmp	r3, r9
 800e04c:	d31e      	bcc.n	800e08c <__cvt+0xc0>
 800e04e:	4638      	mov	r0, r7
 800e050:	9b07      	ldr	r3, [sp, #28]
 800e052:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e054:	1bdb      	subs	r3, r3, r7
 800e056:	6013      	str	r3, [r2, #0]
 800e058:	b008      	add	sp, #32
 800e05a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e05e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e062:	eb00 0906 	add.w	r9, r0, r6
 800e066:	d1e5      	bne.n	800e034 <__cvt+0x68>
 800e068:	7803      	ldrb	r3, [r0, #0]
 800e06a:	2b30      	cmp	r3, #48	@ 0x30
 800e06c:	d10a      	bne.n	800e084 <__cvt+0xb8>
 800e06e:	2200      	movs	r2, #0
 800e070:	2300      	movs	r3, #0
 800e072:	4620      	mov	r0, r4
 800e074:	4629      	mov	r1, r5
 800e076:	f7f2 ff33 	bl	8000ee0 <__aeabi_dcmpeq>
 800e07a:	b918      	cbnz	r0, 800e084 <__cvt+0xb8>
 800e07c:	f1c6 0601 	rsb	r6, r6, #1
 800e080:	f8ca 6000 	str.w	r6, [sl]
 800e084:	f8da 3000 	ldr.w	r3, [sl]
 800e088:	4499      	add	r9, r3
 800e08a:	e7d3      	b.n	800e034 <__cvt+0x68>
 800e08c:	1c59      	adds	r1, r3, #1
 800e08e:	9107      	str	r1, [sp, #28]
 800e090:	701a      	strb	r2, [r3, #0]
 800e092:	e7d9      	b.n	800e048 <__cvt+0x7c>

0800e094 <__exponent>:
 800e094:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e096:	2900      	cmp	r1, #0
 800e098:	bfb6      	itet	lt
 800e09a:	232d      	movlt	r3, #45	@ 0x2d
 800e09c:	232b      	movge	r3, #43	@ 0x2b
 800e09e:	4249      	neglt	r1, r1
 800e0a0:	2909      	cmp	r1, #9
 800e0a2:	7002      	strb	r2, [r0, #0]
 800e0a4:	7043      	strb	r3, [r0, #1]
 800e0a6:	dd29      	ble.n	800e0fc <__exponent+0x68>
 800e0a8:	f10d 0307 	add.w	r3, sp, #7
 800e0ac:	461d      	mov	r5, r3
 800e0ae:	270a      	movs	r7, #10
 800e0b0:	fbb1 f6f7 	udiv	r6, r1, r7
 800e0b4:	461a      	mov	r2, r3
 800e0b6:	fb07 1416 	mls	r4, r7, r6, r1
 800e0ba:	3430      	adds	r4, #48	@ 0x30
 800e0bc:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e0c0:	460c      	mov	r4, r1
 800e0c2:	2c63      	cmp	r4, #99	@ 0x63
 800e0c4:	4631      	mov	r1, r6
 800e0c6:	f103 33ff 	add.w	r3, r3, #4294967295
 800e0ca:	dcf1      	bgt.n	800e0b0 <__exponent+0x1c>
 800e0cc:	3130      	adds	r1, #48	@ 0x30
 800e0ce:	1e94      	subs	r4, r2, #2
 800e0d0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e0d4:	4623      	mov	r3, r4
 800e0d6:	1c41      	adds	r1, r0, #1
 800e0d8:	42ab      	cmp	r3, r5
 800e0da:	d30a      	bcc.n	800e0f2 <__exponent+0x5e>
 800e0dc:	f10d 0309 	add.w	r3, sp, #9
 800e0e0:	1a9b      	subs	r3, r3, r2
 800e0e2:	42ac      	cmp	r4, r5
 800e0e4:	bf88      	it	hi
 800e0e6:	2300      	movhi	r3, #0
 800e0e8:	3302      	adds	r3, #2
 800e0ea:	4403      	add	r3, r0
 800e0ec:	1a18      	subs	r0, r3, r0
 800e0ee:	b003      	add	sp, #12
 800e0f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0f2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e0f6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e0fa:	e7ed      	b.n	800e0d8 <__exponent+0x44>
 800e0fc:	2330      	movs	r3, #48	@ 0x30
 800e0fe:	3130      	adds	r1, #48	@ 0x30
 800e100:	7083      	strb	r3, [r0, #2]
 800e102:	70c1      	strb	r1, [r0, #3]
 800e104:	1d03      	adds	r3, r0, #4
 800e106:	e7f1      	b.n	800e0ec <__exponent+0x58>

0800e108 <_printf_float>:
 800e108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e10c:	b091      	sub	sp, #68	@ 0x44
 800e10e:	460c      	mov	r4, r1
 800e110:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800e114:	4616      	mov	r6, r2
 800e116:	461f      	mov	r7, r3
 800e118:	4605      	mov	r5, r0
 800e11a:	f000 ff21 	bl	800ef60 <_localeconv_r>
 800e11e:	6803      	ldr	r3, [r0, #0]
 800e120:	4618      	mov	r0, r3
 800e122:	9308      	str	r3, [sp, #32]
 800e124:	f7f2 f8d2 	bl	80002cc <strlen>
 800e128:	2300      	movs	r3, #0
 800e12a:	930e      	str	r3, [sp, #56]	@ 0x38
 800e12c:	f8d8 3000 	ldr.w	r3, [r8]
 800e130:	9009      	str	r0, [sp, #36]	@ 0x24
 800e132:	3307      	adds	r3, #7
 800e134:	f023 0307 	bic.w	r3, r3, #7
 800e138:	f103 0208 	add.w	r2, r3, #8
 800e13c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e140:	f8d4 b000 	ldr.w	fp, [r4]
 800e144:	f8c8 2000 	str.w	r2, [r8]
 800e148:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e14c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e150:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e152:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800e156:	f04f 32ff 	mov.w	r2, #4294967295
 800e15a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e15e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e162:	4b9c      	ldr	r3, [pc, #624]	@ (800e3d4 <_printf_float+0x2cc>)
 800e164:	f7f2 feee 	bl	8000f44 <__aeabi_dcmpun>
 800e168:	bb70      	cbnz	r0, 800e1c8 <_printf_float+0xc0>
 800e16a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e16e:	f04f 32ff 	mov.w	r2, #4294967295
 800e172:	4b98      	ldr	r3, [pc, #608]	@ (800e3d4 <_printf_float+0x2cc>)
 800e174:	f7f2 fec8 	bl	8000f08 <__aeabi_dcmple>
 800e178:	bb30      	cbnz	r0, 800e1c8 <_printf_float+0xc0>
 800e17a:	2200      	movs	r2, #0
 800e17c:	2300      	movs	r3, #0
 800e17e:	4640      	mov	r0, r8
 800e180:	4649      	mov	r1, r9
 800e182:	f7f2 feb7 	bl	8000ef4 <__aeabi_dcmplt>
 800e186:	b110      	cbz	r0, 800e18e <_printf_float+0x86>
 800e188:	232d      	movs	r3, #45	@ 0x2d
 800e18a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e18e:	4a92      	ldr	r2, [pc, #584]	@ (800e3d8 <_printf_float+0x2d0>)
 800e190:	4b92      	ldr	r3, [pc, #584]	@ (800e3dc <_printf_float+0x2d4>)
 800e192:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e196:	bf8c      	ite	hi
 800e198:	4690      	movhi	r8, r2
 800e19a:	4698      	movls	r8, r3
 800e19c:	2303      	movs	r3, #3
 800e19e:	f04f 0900 	mov.w	r9, #0
 800e1a2:	6123      	str	r3, [r4, #16]
 800e1a4:	f02b 0304 	bic.w	r3, fp, #4
 800e1a8:	6023      	str	r3, [r4, #0]
 800e1aa:	4633      	mov	r3, r6
 800e1ac:	4621      	mov	r1, r4
 800e1ae:	4628      	mov	r0, r5
 800e1b0:	9700      	str	r7, [sp, #0]
 800e1b2:	aa0f      	add	r2, sp, #60	@ 0x3c
 800e1b4:	f000 f9d4 	bl	800e560 <_printf_common>
 800e1b8:	3001      	adds	r0, #1
 800e1ba:	f040 8090 	bne.w	800e2de <_printf_float+0x1d6>
 800e1be:	f04f 30ff 	mov.w	r0, #4294967295
 800e1c2:	b011      	add	sp, #68	@ 0x44
 800e1c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1c8:	4642      	mov	r2, r8
 800e1ca:	464b      	mov	r3, r9
 800e1cc:	4640      	mov	r0, r8
 800e1ce:	4649      	mov	r1, r9
 800e1d0:	f7f2 feb8 	bl	8000f44 <__aeabi_dcmpun>
 800e1d4:	b148      	cbz	r0, 800e1ea <_printf_float+0xe2>
 800e1d6:	464b      	mov	r3, r9
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	bfb8      	it	lt
 800e1dc:	232d      	movlt	r3, #45	@ 0x2d
 800e1de:	4a80      	ldr	r2, [pc, #512]	@ (800e3e0 <_printf_float+0x2d8>)
 800e1e0:	bfb8      	it	lt
 800e1e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e1e6:	4b7f      	ldr	r3, [pc, #508]	@ (800e3e4 <_printf_float+0x2dc>)
 800e1e8:	e7d3      	b.n	800e192 <_printf_float+0x8a>
 800e1ea:	6863      	ldr	r3, [r4, #4]
 800e1ec:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800e1f0:	1c5a      	adds	r2, r3, #1
 800e1f2:	d13f      	bne.n	800e274 <_printf_float+0x16c>
 800e1f4:	2306      	movs	r3, #6
 800e1f6:	6063      	str	r3, [r4, #4]
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800e1fe:	6023      	str	r3, [r4, #0]
 800e200:	9206      	str	r2, [sp, #24]
 800e202:	aa0e      	add	r2, sp, #56	@ 0x38
 800e204:	e9cd a204 	strd	sl, r2, [sp, #16]
 800e208:	aa0d      	add	r2, sp, #52	@ 0x34
 800e20a:	9203      	str	r2, [sp, #12]
 800e20c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800e210:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e214:	6863      	ldr	r3, [r4, #4]
 800e216:	4642      	mov	r2, r8
 800e218:	9300      	str	r3, [sp, #0]
 800e21a:	4628      	mov	r0, r5
 800e21c:	464b      	mov	r3, r9
 800e21e:	910a      	str	r1, [sp, #40]	@ 0x28
 800e220:	f7ff fed4 	bl	800dfcc <__cvt>
 800e224:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e226:	4680      	mov	r8, r0
 800e228:	2947      	cmp	r1, #71	@ 0x47
 800e22a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e22c:	d128      	bne.n	800e280 <_printf_float+0x178>
 800e22e:	1cc8      	adds	r0, r1, #3
 800e230:	db02      	blt.n	800e238 <_printf_float+0x130>
 800e232:	6863      	ldr	r3, [r4, #4]
 800e234:	4299      	cmp	r1, r3
 800e236:	dd40      	ble.n	800e2ba <_printf_float+0x1b2>
 800e238:	f1aa 0a02 	sub.w	sl, sl, #2
 800e23c:	fa5f fa8a 	uxtb.w	sl, sl
 800e240:	4652      	mov	r2, sl
 800e242:	3901      	subs	r1, #1
 800e244:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e248:	910d      	str	r1, [sp, #52]	@ 0x34
 800e24a:	f7ff ff23 	bl	800e094 <__exponent>
 800e24e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e250:	4681      	mov	r9, r0
 800e252:	1813      	adds	r3, r2, r0
 800e254:	2a01      	cmp	r2, #1
 800e256:	6123      	str	r3, [r4, #16]
 800e258:	dc02      	bgt.n	800e260 <_printf_float+0x158>
 800e25a:	6822      	ldr	r2, [r4, #0]
 800e25c:	07d2      	lsls	r2, r2, #31
 800e25e:	d501      	bpl.n	800e264 <_printf_float+0x15c>
 800e260:	3301      	adds	r3, #1
 800e262:	6123      	str	r3, [r4, #16]
 800e264:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d09e      	beq.n	800e1aa <_printf_float+0xa2>
 800e26c:	232d      	movs	r3, #45	@ 0x2d
 800e26e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e272:	e79a      	b.n	800e1aa <_printf_float+0xa2>
 800e274:	2947      	cmp	r1, #71	@ 0x47
 800e276:	d1bf      	bne.n	800e1f8 <_printf_float+0xf0>
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d1bd      	bne.n	800e1f8 <_printf_float+0xf0>
 800e27c:	2301      	movs	r3, #1
 800e27e:	e7ba      	b.n	800e1f6 <_printf_float+0xee>
 800e280:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e284:	d9dc      	bls.n	800e240 <_printf_float+0x138>
 800e286:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e28a:	d118      	bne.n	800e2be <_printf_float+0x1b6>
 800e28c:	2900      	cmp	r1, #0
 800e28e:	6863      	ldr	r3, [r4, #4]
 800e290:	dd0b      	ble.n	800e2aa <_printf_float+0x1a2>
 800e292:	6121      	str	r1, [r4, #16]
 800e294:	b913      	cbnz	r3, 800e29c <_printf_float+0x194>
 800e296:	6822      	ldr	r2, [r4, #0]
 800e298:	07d0      	lsls	r0, r2, #31
 800e29a:	d502      	bpl.n	800e2a2 <_printf_float+0x19a>
 800e29c:	3301      	adds	r3, #1
 800e29e:	440b      	add	r3, r1
 800e2a0:	6123      	str	r3, [r4, #16]
 800e2a2:	f04f 0900 	mov.w	r9, #0
 800e2a6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e2a8:	e7dc      	b.n	800e264 <_printf_float+0x15c>
 800e2aa:	b913      	cbnz	r3, 800e2b2 <_printf_float+0x1aa>
 800e2ac:	6822      	ldr	r2, [r4, #0]
 800e2ae:	07d2      	lsls	r2, r2, #31
 800e2b0:	d501      	bpl.n	800e2b6 <_printf_float+0x1ae>
 800e2b2:	3302      	adds	r3, #2
 800e2b4:	e7f4      	b.n	800e2a0 <_printf_float+0x198>
 800e2b6:	2301      	movs	r3, #1
 800e2b8:	e7f2      	b.n	800e2a0 <_printf_float+0x198>
 800e2ba:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e2be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e2c0:	4299      	cmp	r1, r3
 800e2c2:	db05      	blt.n	800e2d0 <_printf_float+0x1c8>
 800e2c4:	6823      	ldr	r3, [r4, #0]
 800e2c6:	6121      	str	r1, [r4, #16]
 800e2c8:	07d8      	lsls	r0, r3, #31
 800e2ca:	d5ea      	bpl.n	800e2a2 <_printf_float+0x19a>
 800e2cc:	1c4b      	adds	r3, r1, #1
 800e2ce:	e7e7      	b.n	800e2a0 <_printf_float+0x198>
 800e2d0:	2900      	cmp	r1, #0
 800e2d2:	bfcc      	ite	gt
 800e2d4:	2201      	movgt	r2, #1
 800e2d6:	f1c1 0202 	rsble	r2, r1, #2
 800e2da:	4413      	add	r3, r2
 800e2dc:	e7e0      	b.n	800e2a0 <_printf_float+0x198>
 800e2de:	6823      	ldr	r3, [r4, #0]
 800e2e0:	055a      	lsls	r2, r3, #21
 800e2e2:	d407      	bmi.n	800e2f4 <_printf_float+0x1ec>
 800e2e4:	6923      	ldr	r3, [r4, #16]
 800e2e6:	4642      	mov	r2, r8
 800e2e8:	4631      	mov	r1, r6
 800e2ea:	4628      	mov	r0, r5
 800e2ec:	47b8      	blx	r7
 800e2ee:	3001      	adds	r0, #1
 800e2f0:	d12b      	bne.n	800e34a <_printf_float+0x242>
 800e2f2:	e764      	b.n	800e1be <_printf_float+0xb6>
 800e2f4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e2f8:	f240 80dc 	bls.w	800e4b4 <_printf_float+0x3ac>
 800e2fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e300:	2200      	movs	r2, #0
 800e302:	2300      	movs	r3, #0
 800e304:	f7f2 fdec 	bl	8000ee0 <__aeabi_dcmpeq>
 800e308:	2800      	cmp	r0, #0
 800e30a:	d033      	beq.n	800e374 <_printf_float+0x26c>
 800e30c:	2301      	movs	r3, #1
 800e30e:	4631      	mov	r1, r6
 800e310:	4628      	mov	r0, r5
 800e312:	4a35      	ldr	r2, [pc, #212]	@ (800e3e8 <_printf_float+0x2e0>)
 800e314:	47b8      	blx	r7
 800e316:	3001      	adds	r0, #1
 800e318:	f43f af51 	beq.w	800e1be <_printf_float+0xb6>
 800e31c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800e320:	4543      	cmp	r3, r8
 800e322:	db02      	blt.n	800e32a <_printf_float+0x222>
 800e324:	6823      	ldr	r3, [r4, #0]
 800e326:	07d8      	lsls	r0, r3, #31
 800e328:	d50f      	bpl.n	800e34a <_printf_float+0x242>
 800e32a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e32e:	4631      	mov	r1, r6
 800e330:	4628      	mov	r0, r5
 800e332:	47b8      	blx	r7
 800e334:	3001      	adds	r0, #1
 800e336:	f43f af42 	beq.w	800e1be <_printf_float+0xb6>
 800e33a:	f04f 0900 	mov.w	r9, #0
 800e33e:	f108 38ff 	add.w	r8, r8, #4294967295
 800e342:	f104 0a1a 	add.w	sl, r4, #26
 800e346:	45c8      	cmp	r8, r9
 800e348:	dc09      	bgt.n	800e35e <_printf_float+0x256>
 800e34a:	6823      	ldr	r3, [r4, #0]
 800e34c:	079b      	lsls	r3, r3, #30
 800e34e:	f100 8102 	bmi.w	800e556 <_printf_float+0x44e>
 800e352:	68e0      	ldr	r0, [r4, #12]
 800e354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e356:	4298      	cmp	r0, r3
 800e358:	bfb8      	it	lt
 800e35a:	4618      	movlt	r0, r3
 800e35c:	e731      	b.n	800e1c2 <_printf_float+0xba>
 800e35e:	2301      	movs	r3, #1
 800e360:	4652      	mov	r2, sl
 800e362:	4631      	mov	r1, r6
 800e364:	4628      	mov	r0, r5
 800e366:	47b8      	blx	r7
 800e368:	3001      	adds	r0, #1
 800e36a:	f43f af28 	beq.w	800e1be <_printf_float+0xb6>
 800e36e:	f109 0901 	add.w	r9, r9, #1
 800e372:	e7e8      	b.n	800e346 <_printf_float+0x23e>
 800e374:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e376:	2b00      	cmp	r3, #0
 800e378:	dc38      	bgt.n	800e3ec <_printf_float+0x2e4>
 800e37a:	2301      	movs	r3, #1
 800e37c:	4631      	mov	r1, r6
 800e37e:	4628      	mov	r0, r5
 800e380:	4a19      	ldr	r2, [pc, #100]	@ (800e3e8 <_printf_float+0x2e0>)
 800e382:	47b8      	blx	r7
 800e384:	3001      	adds	r0, #1
 800e386:	f43f af1a 	beq.w	800e1be <_printf_float+0xb6>
 800e38a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800e38e:	ea59 0303 	orrs.w	r3, r9, r3
 800e392:	d102      	bne.n	800e39a <_printf_float+0x292>
 800e394:	6823      	ldr	r3, [r4, #0]
 800e396:	07d9      	lsls	r1, r3, #31
 800e398:	d5d7      	bpl.n	800e34a <_printf_float+0x242>
 800e39a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e39e:	4631      	mov	r1, r6
 800e3a0:	4628      	mov	r0, r5
 800e3a2:	47b8      	blx	r7
 800e3a4:	3001      	adds	r0, #1
 800e3a6:	f43f af0a 	beq.w	800e1be <_printf_float+0xb6>
 800e3aa:	f04f 0a00 	mov.w	sl, #0
 800e3ae:	f104 0b1a 	add.w	fp, r4, #26
 800e3b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e3b4:	425b      	negs	r3, r3
 800e3b6:	4553      	cmp	r3, sl
 800e3b8:	dc01      	bgt.n	800e3be <_printf_float+0x2b6>
 800e3ba:	464b      	mov	r3, r9
 800e3bc:	e793      	b.n	800e2e6 <_printf_float+0x1de>
 800e3be:	2301      	movs	r3, #1
 800e3c0:	465a      	mov	r2, fp
 800e3c2:	4631      	mov	r1, r6
 800e3c4:	4628      	mov	r0, r5
 800e3c6:	47b8      	blx	r7
 800e3c8:	3001      	adds	r0, #1
 800e3ca:	f43f aef8 	beq.w	800e1be <_printf_float+0xb6>
 800e3ce:	f10a 0a01 	add.w	sl, sl, #1
 800e3d2:	e7ee      	b.n	800e3b2 <_printf_float+0x2aa>
 800e3d4:	7fefffff 	.word	0x7fefffff
 800e3d8:	080124d1 	.word	0x080124d1
 800e3dc:	080124cd 	.word	0x080124cd
 800e3e0:	080124d9 	.word	0x080124d9
 800e3e4:	080124d5 	.word	0x080124d5
 800e3e8:	0801260c 	.word	0x0801260c
 800e3ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e3ee:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800e3f2:	4553      	cmp	r3, sl
 800e3f4:	bfa8      	it	ge
 800e3f6:	4653      	movge	r3, sl
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	4699      	mov	r9, r3
 800e3fc:	dc36      	bgt.n	800e46c <_printf_float+0x364>
 800e3fe:	f04f 0b00 	mov.w	fp, #0
 800e402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e406:	f104 021a 	add.w	r2, r4, #26
 800e40a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800e40c:	930a      	str	r3, [sp, #40]	@ 0x28
 800e40e:	eba3 0309 	sub.w	r3, r3, r9
 800e412:	455b      	cmp	r3, fp
 800e414:	dc31      	bgt.n	800e47a <_printf_float+0x372>
 800e416:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e418:	459a      	cmp	sl, r3
 800e41a:	dc3a      	bgt.n	800e492 <_printf_float+0x38a>
 800e41c:	6823      	ldr	r3, [r4, #0]
 800e41e:	07da      	lsls	r2, r3, #31
 800e420:	d437      	bmi.n	800e492 <_printf_float+0x38a>
 800e422:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e424:	ebaa 0903 	sub.w	r9, sl, r3
 800e428:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e42a:	ebaa 0303 	sub.w	r3, sl, r3
 800e42e:	4599      	cmp	r9, r3
 800e430:	bfa8      	it	ge
 800e432:	4699      	movge	r9, r3
 800e434:	f1b9 0f00 	cmp.w	r9, #0
 800e438:	dc33      	bgt.n	800e4a2 <_printf_float+0x39a>
 800e43a:	f04f 0800 	mov.w	r8, #0
 800e43e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e442:	f104 0b1a 	add.w	fp, r4, #26
 800e446:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e448:	ebaa 0303 	sub.w	r3, sl, r3
 800e44c:	eba3 0309 	sub.w	r3, r3, r9
 800e450:	4543      	cmp	r3, r8
 800e452:	f77f af7a 	ble.w	800e34a <_printf_float+0x242>
 800e456:	2301      	movs	r3, #1
 800e458:	465a      	mov	r2, fp
 800e45a:	4631      	mov	r1, r6
 800e45c:	4628      	mov	r0, r5
 800e45e:	47b8      	blx	r7
 800e460:	3001      	adds	r0, #1
 800e462:	f43f aeac 	beq.w	800e1be <_printf_float+0xb6>
 800e466:	f108 0801 	add.w	r8, r8, #1
 800e46a:	e7ec      	b.n	800e446 <_printf_float+0x33e>
 800e46c:	4642      	mov	r2, r8
 800e46e:	4631      	mov	r1, r6
 800e470:	4628      	mov	r0, r5
 800e472:	47b8      	blx	r7
 800e474:	3001      	adds	r0, #1
 800e476:	d1c2      	bne.n	800e3fe <_printf_float+0x2f6>
 800e478:	e6a1      	b.n	800e1be <_printf_float+0xb6>
 800e47a:	2301      	movs	r3, #1
 800e47c:	4631      	mov	r1, r6
 800e47e:	4628      	mov	r0, r5
 800e480:	920a      	str	r2, [sp, #40]	@ 0x28
 800e482:	47b8      	blx	r7
 800e484:	3001      	adds	r0, #1
 800e486:	f43f ae9a 	beq.w	800e1be <_printf_float+0xb6>
 800e48a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e48c:	f10b 0b01 	add.w	fp, fp, #1
 800e490:	e7bb      	b.n	800e40a <_printf_float+0x302>
 800e492:	4631      	mov	r1, r6
 800e494:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e498:	4628      	mov	r0, r5
 800e49a:	47b8      	blx	r7
 800e49c:	3001      	adds	r0, #1
 800e49e:	d1c0      	bne.n	800e422 <_printf_float+0x31a>
 800e4a0:	e68d      	b.n	800e1be <_printf_float+0xb6>
 800e4a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e4a4:	464b      	mov	r3, r9
 800e4a6:	4631      	mov	r1, r6
 800e4a8:	4628      	mov	r0, r5
 800e4aa:	4442      	add	r2, r8
 800e4ac:	47b8      	blx	r7
 800e4ae:	3001      	adds	r0, #1
 800e4b0:	d1c3      	bne.n	800e43a <_printf_float+0x332>
 800e4b2:	e684      	b.n	800e1be <_printf_float+0xb6>
 800e4b4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800e4b8:	f1ba 0f01 	cmp.w	sl, #1
 800e4bc:	dc01      	bgt.n	800e4c2 <_printf_float+0x3ba>
 800e4be:	07db      	lsls	r3, r3, #31
 800e4c0:	d536      	bpl.n	800e530 <_printf_float+0x428>
 800e4c2:	2301      	movs	r3, #1
 800e4c4:	4642      	mov	r2, r8
 800e4c6:	4631      	mov	r1, r6
 800e4c8:	4628      	mov	r0, r5
 800e4ca:	47b8      	blx	r7
 800e4cc:	3001      	adds	r0, #1
 800e4ce:	f43f ae76 	beq.w	800e1be <_printf_float+0xb6>
 800e4d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e4d6:	4631      	mov	r1, r6
 800e4d8:	4628      	mov	r0, r5
 800e4da:	47b8      	blx	r7
 800e4dc:	3001      	adds	r0, #1
 800e4de:	f43f ae6e 	beq.w	800e1be <_printf_float+0xb6>
 800e4e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e4ee:	f7f2 fcf7 	bl	8000ee0 <__aeabi_dcmpeq>
 800e4f2:	b9c0      	cbnz	r0, 800e526 <_printf_float+0x41e>
 800e4f4:	4653      	mov	r3, sl
 800e4f6:	f108 0201 	add.w	r2, r8, #1
 800e4fa:	4631      	mov	r1, r6
 800e4fc:	4628      	mov	r0, r5
 800e4fe:	47b8      	blx	r7
 800e500:	3001      	adds	r0, #1
 800e502:	d10c      	bne.n	800e51e <_printf_float+0x416>
 800e504:	e65b      	b.n	800e1be <_printf_float+0xb6>
 800e506:	2301      	movs	r3, #1
 800e508:	465a      	mov	r2, fp
 800e50a:	4631      	mov	r1, r6
 800e50c:	4628      	mov	r0, r5
 800e50e:	47b8      	blx	r7
 800e510:	3001      	adds	r0, #1
 800e512:	f43f ae54 	beq.w	800e1be <_printf_float+0xb6>
 800e516:	f108 0801 	add.w	r8, r8, #1
 800e51a:	45d0      	cmp	r8, sl
 800e51c:	dbf3      	blt.n	800e506 <_printf_float+0x3fe>
 800e51e:	464b      	mov	r3, r9
 800e520:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e524:	e6e0      	b.n	800e2e8 <_printf_float+0x1e0>
 800e526:	f04f 0800 	mov.w	r8, #0
 800e52a:	f104 0b1a 	add.w	fp, r4, #26
 800e52e:	e7f4      	b.n	800e51a <_printf_float+0x412>
 800e530:	2301      	movs	r3, #1
 800e532:	4642      	mov	r2, r8
 800e534:	e7e1      	b.n	800e4fa <_printf_float+0x3f2>
 800e536:	2301      	movs	r3, #1
 800e538:	464a      	mov	r2, r9
 800e53a:	4631      	mov	r1, r6
 800e53c:	4628      	mov	r0, r5
 800e53e:	47b8      	blx	r7
 800e540:	3001      	adds	r0, #1
 800e542:	f43f ae3c 	beq.w	800e1be <_printf_float+0xb6>
 800e546:	f108 0801 	add.w	r8, r8, #1
 800e54a:	68e3      	ldr	r3, [r4, #12]
 800e54c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e54e:	1a5b      	subs	r3, r3, r1
 800e550:	4543      	cmp	r3, r8
 800e552:	dcf0      	bgt.n	800e536 <_printf_float+0x42e>
 800e554:	e6fd      	b.n	800e352 <_printf_float+0x24a>
 800e556:	f04f 0800 	mov.w	r8, #0
 800e55a:	f104 0919 	add.w	r9, r4, #25
 800e55e:	e7f4      	b.n	800e54a <_printf_float+0x442>

0800e560 <_printf_common>:
 800e560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e564:	4616      	mov	r6, r2
 800e566:	4698      	mov	r8, r3
 800e568:	688a      	ldr	r2, [r1, #8]
 800e56a:	690b      	ldr	r3, [r1, #16]
 800e56c:	4607      	mov	r7, r0
 800e56e:	4293      	cmp	r3, r2
 800e570:	bfb8      	it	lt
 800e572:	4613      	movlt	r3, r2
 800e574:	6033      	str	r3, [r6, #0]
 800e576:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e57a:	460c      	mov	r4, r1
 800e57c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e580:	b10a      	cbz	r2, 800e586 <_printf_common+0x26>
 800e582:	3301      	adds	r3, #1
 800e584:	6033      	str	r3, [r6, #0]
 800e586:	6823      	ldr	r3, [r4, #0]
 800e588:	0699      	lsls	r1, r3, #26
 800e58a:	bf42      	ittt	mi
 800e58c:	6833      	ldrmi	r3, [r6, #0]
 800e58e:	3302      	addmi	r3, #2
 800e590:	6033      	strmi	r3, [r6, #0]
 800e592:	6825      	ldr	r5, [r4, #0]
 800e594:	f015 0506 	ands.w	r5, r5, #6
 800e598:	d106      	bne.n	800e5a8 <_printf_common+0x48>
 800e59a:	f104 0a19 	add.w	sl, r4, #25
 800e59e:	68e3      	ldr	r3, [r4, #12]
 800e5a0:	6832      	ldr	r2, [r6, #0]
 800e5a2:	1a9b      	subs	r3, r3, r2
 800e5a4:	42ab      	cmp	r3, r5
 800e5a6:	dc2b      	bgt.n	800e600 <_printf_common+0xa0>
 800e5a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e5ac:	6822      	ldr	r2, [r4, #0]
 800e5ae:	3b00      	subs	r3, #0
 800e5b0:	bf18      	it	ne
 800e5b2:	2301      	movne	r3, #1
 800e5b4:	0692      	lsls	r2, r2, #26
 800e5b6:	d430      	bmi.n	800e61a <_printf_common+0xba>
 800e5b8:	4641      	mov	r1, r8
 800e5ba:	4638      	mov	r0, r7
 800e5bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e5c0:	47c8      	blx	r9
 800e5c2:	3001      	adds	r0, #1
 800e5c4:	d023      	beq.n	800e60e <_printf_common+0xae>
 800e5c6:	6823      	ldr	r3, [r4, #0]
 800e5c8:	6922      	ldr	r2, [r4, #16]
 800e5ca:	f003 0306 	and.w	r3, r3, #6
 800e5ce:	2b04      	cmp	r3, #4
 800e5d0:	bf14      	ite	ne
 800e5d2:	2500      	movne	r5, #0
 800e5d4:	6833      	ldreq	r3, [r6, #0]
 800e5d6:	f04f 0600 	mov.w	r6, #0
 800e5da:	bf08      	it	eq
 800e5dc:	68e5      	ldreq	r5, [r4, #12]
 800e5de:	f104 041a 	add.w	r4, r4, #26
 800e5e2:	bf08      	it	eq
 800e5e4:	1aed      	subeq	r5, r5, r3
 800e5e6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800e5ea:	bf08      	it	eq
 800e5ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e5f0:	4293      	cmp	r3, r2
 800e5f2:	bfc4      	itt	gt
 800e5f4:	1a9b      	subgt	r3, r3, r2
 800e5f6:	18ed      	addgt	r5, r5, r3
 800e5f8:	42b5      	cmp	r5, r6
 800e5fa:	d11a      	bne.n	800e632 <_printf_common+0xd2>
 800e5fc:	2000      	movs	r0, #0
 800e5fe:	e008      	b.n	800e612 <_printf_common+0xb2>
 800e600:	2301      	movs	r3, #1
 800e602:	4652      	mov	r2, sl
 800e604:	4641      	mov	r1, r8
 800e606:	4638      	mov	r0, r7
 800e608:	47c8      	blx	r9
 800e60a:	3001      	adds	r0, #1
 800e60c:	d103      	bne.n	800e616 <_printf_common+0xb6>
 800e60e:	f04f 30ff 	mov.w	r0, #4294967295
 800e612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e616:	3501      	adds	r5, #1
 800e618:	e7c1      	b.n	800e59e <_printf_common+0x3e>
 800e61a:	2030      	movs	r0, #48	@ 0x30
 800e61c:	18e1      	adds	r1, r4, r3
 800e61e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e622:	1c5a      	adds	r2, r3, #1
 800e624:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e628:	4422      	add	r2, r4
 800e62a:	3302      	adds	r3, #2
 800e62c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e630:	e7c2      	b.n	800e5b8 <_printf_common+0x58>
 800e632:	2301      	movs	r3, #1
 800e634:	4622      	mov	r2, r4
 800e636:	4641      	mov	r1, r8
 800e638:	4638      	mov	r0, r7
 800e63a:	47c8      	blx	r9
 800e63c:	3001      	adds	r0, #1
 800e63e:	d0e6      	beq.n	800e60e <_printf_common+0xae>
 800e640:	3601      	adds	r6, #1
 800e642:	e7d9      	b.n	800e5f8 <_printf_common+0x98>

0800e644 <_printf_i>:
 800e644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e648:	7e0f      	ldrb	r7, [r1, #24]
 800e64a:	4691      	mov	r9, r2
 800e64c:	2f78      	cmp	r7, #120	@ 0x78
 800e64e:	4680      	mov	r8, r0
 800e650:	460c      	mov	r4, r1
 800e652:	469a      	mov	sl, r3
 800e654:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e656:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e65a:	d807      	bhi.n	800e66c <_printf_i+0x28>
 800e65c:	2f62      	cmp	r7, #98	@ 0x62
 800e65e:	d80a      	bhi.n	800e676 <_printf_i+0x32>
 800e660:	2f00      	cmp	r7, #0
 800e662:	f000 80d1 	beq.w	800e808 <_printf_i+0x1c4>
 800e666:	2f58      	cmp	r7, #88	@ 0x58
 800e668:	f000 80b8 	beq.w	800e7dc <_printf_i+0x198>
 800e66c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e670:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e674:	e03a      	b.n	800e6ec <_printf_i+0xa8>
 800e676:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e67a:	2b15      	cmp	r3, #21
 800e67c:	d8f6      	bhi.n	800e66c <_printf_i+0x28>
 800e67e:	a101      	add	r1, pc, #4	@ (adr r1, 800e684 <_printf_i+0x40>)
 800e680:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e684:	0800e6dd 	.word	0x0800e6dd
 800e688:	0800e6f1 	.word	0x0800e6f1
 800e68c:	0800e66d 	.word	0x0800e66d
 800e690:	0800e66d 	.word	0x0800e66d
 800e694:	0800e66d 	.word	0x0800e66d
 800e698:	0800e66d 	.word	0x0800e66d
 800e69c:	0800e6f1 	.word	0x0800e6f1
 800e6a0:	0800e66d 	.word	0x0800e66d
 800e6a4:	0800e66d 	.word	0x0800e66d
 800e6a8:	0800e66d 	.word	0x0800e66d
 800e6ac:	0800e66d 	.word	0x0800e66d
 800e6b0:	0800e7ef 	.word	0x0800e7ef
 800e6b4:	0800e71b 	.word	0x0800e71b
 800e6b8:	0800e7a9 	.word	0x0800e7a9
 800e6bc:	0800e66d 	.word	0x0800e66d
 800e6c0:	0800e66d 	.word	0x0800e66d
 800e6c4:	0800e811 	.word	0x0800e811
 800e6c8:	0800e66d 	.word	0x0800e66d
 800e6cc:	0800e71b 	.word	0x0800e71b
 800e6d0:	0800e66d 	.word	0x0800e66d
 800e6d4:	0800e66d 	.word	0x0800e66d
 800e6d8:	0800e7b1 	.word	0x0800e7b1
 800e6dc:	6833      	ldr	r3, [r6, #0]
 800e6de:	1d1a      	adds	r2, r3, #4
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	6032      	str	r2, [r6, #0]
 800e6e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e6e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	e09c      	b.n	800e82a <_printf_i+0x1e6>
 800e6f0:	6833      	ldr	r3, [r6, #0]
 800e6f2:	6820      	ldr	r0, [r4, #0]
 800e6f4:	1d19      	adds	r1, r3, #4
 800e6f6:	6031      	str	r1, [r6, #0]
 800e6f8:	0606      	lsls	r6, r0, #24
 800e6fa:	d501      	bpl.n	800e700 <_printf_i+0xbc>
 800e6fc:	681d      	ldr	r5, [r3, #0]
 800e6fe:	e003      	b.n	800e708 <_printf_i+0xc4>
 800e700:	0645      	lsls	r5, r0, #25
 800e702:	d5fb      	bpl.n	800e6fc <_printf_i+0xb8>
 800e704:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e708:	2d00      	cmp	r5, #0
 800e70a:	da03      	bge.n	800e714 <_printf_i+0xd0>
 800e70c:	232d      	movs	r3, #45	@ 0x2d
 800e70e:	426d      	negs	r5, r5
 800e710:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e714:	230a      	movs	r3, #10
 800e716:	4858      	ldr	r0, [pc, #352]	@ (800e878 <_printf_i+0x234>)
 800e718:	e011      	b.n	800e73e <_printf_i+0xfa>
 800e71a:	6821      	ldr	r1, [r4, #0]
 800e71c:	6833      	ldr	r3, [r6, #0]
 800e71e:	0608      	lsls	r0, r1, #24
 800e720:	f853 5b04 	ldr.w	r5, [r3], #4
 800e724:	d402      	bmi.n	800e72c <_printf_i+0xe8>
 800e726:	0649      	lsls	r1, r1, #25
 800e728:	bf48      	it	mi
 800e72a:	b2ad      	uxthmi	r5, r5
 800e72c:	2f6f      	cmp	r7, #111	@ 0x6f
 800e72e:	6033      	str	r3, [r6, #0]
 800e730:	bf14      	ite	ne
 800e732:	230a      	movne	r3, #10
 800e734:	2308      	moveq	r3, #8
 800e736:	4850      	ldr	r0, [pc, #320]	@ (800e878 <_printf_i+0x234>)
 800e738:	2100      	movs	r1, #0
 800e73a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e73e:	6866      	ldr	r6, [r4, #4]
 800e740:	2e00      	cmp	r6, #0
 800e742:	60a6      	str	r6, [r4, #8]
 800e744:	db05      	blt.n	800e752 <_printf_i+0x10e>
 800e746:	6821      	ldr	r1, [r4, #0]
 800e748:	432e      	orrs	r6, r5
 800e74a:	f021 0104 	bic.w	r1, r1, #4
 800e74e:	6021      	str	r1, [r4, #0]
 800e750:	d04b      	beq.n	800e7ea <_printf_i+0x1a6>
 800e752:	4616      	mov	r6, r2
 800e754:	fbb5 f1f3 	udiv	r1, r5, r3
 800e758:	fb03 5711 	mls	r7, r3, r1, r5
 800e75c:	5dc7      	ldrb	r7, [r0, r7]
 800e75e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e762:	462f      	mov	r7, r5
 800e764:	42bb      	cmp	r3, r7
 800e766:	460d      	mov	r5, r1
 800e768:	d9f4      	bls.n	800e754 <_printf_i+0x110>
 800e76a:	2b08      	cmp	r3, #8
 800e76c:	d10b      	bne.n	800e786 <_printf_i+0x142>
 800e76e:	6823      	ldr	r3, [r4, #0]
 800e770:	07df      	lsls	r7, r3, #31
 800e772:	d508      	bpl.n	800e786 <_printf_i+0x142>
 800e774:	6923      	ldr	r3, [r4, #16]
 800e776:	6861      	ldr	r1, [r4, #4]
 800e778:	4299      	cmp	r1, r3
 800e77a:	bfde      	ittt	le
 800e77c:	2330      	movle	r3, #48	@ 0x30
 800e77e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e782:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e786:	1b92      	subs	r2, r2, r6
 800e788:	6122      	str	r2, [r4, #16]
 800e78a:	464b      	mov	r3, r9
 800e78c:	4621      	mov	r1, r4
 800e78e:	4640      	mov	r0, r8
 800e790:	f8cd a000 	str.w	sl, [sp]
 800e794:	aa03      	add	r2, sp, #12
 800e796:	f7ff fee3 	bl	800e560 <_printf_common>
 800e79a:	3001      	adds	r0, #1
 800e79c:	d14a      	bne.n	800e834 <_printf_i+0x1f0>
 800e79e:	f04f 30ff 	mov.w	r0, #4294967295
 800e7a2:	b004      	add	sp, #16
 800e7a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7a8:	6823      	ldr	r3, [r4, #0]
 800e7aa:	f043 0320 	orr.w	r3, r3, #32
 800e7ae:	6023      	str	r3, [r4, #0]
 800e7b0:	2778      	movs	r7, #120	@ 0x78
 800e7b2:	4832      	ldr	r0, [pc, #200]	@ (800e87c <_printf_i+0x238>)
 800e7b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e7b8:	6823      	ldr	r3, [r4, #0]
 800e7ba:	6831      	ldr	r1, [r6, #0]
 800e7bc:	061f      	lsls	r7, r3, #24
 800e7be:	f851 5b04 	ldr.w	r5, [r1], #4
 800e7c2:	d402      	bmi.n	800e7ca <_printf_i+0x186>
 800e7c4:	065f      	lsls	r7, r3, #25
 800e7c6:	bf48      	it	mi
 800e7c8:	b2ad      	uxthmi	r5, r5
 800e7ca:	6031      	str	r1, [r6, #0]
 800e7cc:	07d9      	lsls	r1, r3, #31
 800e7ce:	bf44      	itt	mi
 800e7d0:	f043 0320 	orrmi.w	r3, r3, #32
 800e7d4:	6023      	strmi	r3, [r4, #0]
 800e7d6:	b11d      	cbz	r5, 800e7e0 <_printf_i+0x19c>
 800e7d8:	2310      	movs	r3, #16
 800e7da:	e7ad      	b.n	800e738 <_printf_i+0xf4>
 800e7dc:	4826      	ldr	r0, [pc, #152]	@ (800e878 <_printf_i+0x234>)
 800e7de:	e7e9      	b.n	800e7b4 <_printf_i+0x170>
 800e7e0:	6823      	ldr	r3, [r4, #0]
 800e7e2:	f023 0320 	bic.w	r3, r3, #32
 800e7e6:	6023      	str	r3, [r4, #0]
 800e7e8:	e7f6      	b.n	800e7d8 <_printf_i+0x194>
 800e7ea:	4616      	mov	r6, r2
 800e7ec:	e7bd      	b.n	800e76a <_printf_i+0x126>
 800e7ee:	6833      	ldr	r3, [r6, #0]
 800e7f0:	6825      	ldr	r5, [r4, #0]
 800e7f2:	1d18      	adds	r0, r3, #4
 800e7f4:	6961      	ldr	r1, [r4, #20]
 800e7f6:	6030      	str	r0, [r6, #0]
 800e7f8:	062e      	lsls	r6, r5, #24
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	d501      	bpl.n	800e802 <_printf_i+0x1be>
 800e7fe:	6019      	str	r1, [r3, #0]
 800e800:	e002      	b.n	800e808 <_printf_i+0x1c4>
 800e802:	0668      	lsls	r0, r5, #25
 800e804:	d5fb      	bpl.n	800e7fe <_printf_i+0x1ba>
 800e806:	8019      	strh	r1, [r3, #0]
 800e808:	2300      	movs	r3, #0
 800e80a:	4616      	mov	r6, r2
 800e80c:	6123      	str	r3, [r4, #16]
 800e80e:	e7bc      	b.n	800e78a <_printf_i+0x146>
 800e810:	6833      	ldr	r3, [r6, #0]
 800e812:	2100      	movs	r1, #0
 800e814:	1d1a      	adds	r2, r3, #4
 800e816:	6032      	str	r2, [r6, #0]
 800e818:	681e      	ldr	r6, [r3, #0]
 800e81a:	6862      	ldr	r2, [r4, #4]
 800e81c:	4630      	mov	r0, r6
 800e81e:	f000 fc81 	bl	800f124 <memchr>
 800e822:	b108      	cbz	r0, 800e828 <_printf_i+0x1e4>
 800e824:	1b80      	subs	r0, r0, r6
 800e826:	6060      	str	r0, [r4, #4]
 800e828:	6863      	ldr	r3, [r4, #4]
 800e82a:	6123      	str	r3, [r4, #16]
 800e82c:	2300      	movs	r3, #0
 800e82e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e832:	e7aa      	b.n	800e78a <_printf_i+0x146>
 800e834:	4632      	mov	r2, r6
 800e836:	4649      	mov	r1, r9
 800e838:	4640      	mov	r0, r8
 800e83a:	6923      	ldr	r3, [r4, #16]
 800e83c:	47d0      	blx	sl
 800e83e:	3001      	adds	r0, #1
 800e840:	d0ad      	beq.n	800e79e <_printf_i+0x15a>
 800e842:	6823      	ldr	r3, [r4, #0]
 800e844:	079b      	lsls	r3, r3, #30
 800e846:	d413      	bmi.n	800e870 <_printf_i+0x22c>
 800e848:	68e0      	ldr	r0, [r4, #12]
 800e84a:	9b03      	ldr	r3, [sp, #12]
 800e84c:	4298      	cmp	r0, r3
 800e84e:	bfb8      	it	lt
 800e850:	4618      	movlt	r0, r3
 800e852:	e7a6      	b.n	800e7a2 <_printf_i+0x15e>
 800e854:	2301      	movs	r3, #1
 800e856:	4632      	mov	r2, r6
 800e858:	4649      	mov	r1, r9
 800e85a:	4640      	mov	r0, r8
 800e85c:	47d0      	blx	sl
 800e85e:	3001      	adds	r0, #1
 800e860:	d09d      	beq.n	800e79e <_printf_i+0x15a>
 800e862:	3501      	adds	r5, #1
 800e864:	68e3      	ldr	r3, [r4, #12]
 800e866:	9903      	ldr	r1, [sp, #12]
 800e868:	1a5b      	subs	r3, r3, r1
 800e86a:	42ab      	cmp	r3, r5
 800e86c:	dcf2      	bgt.n	800e854 <_printf_i+0x210>
 800e86e:	e7eb      	b.n	800e848 <_printf_i+0x204>
 800e870:	2500      	movs	r5, #0
 800e872:	f104 0619 	add.w	r6, r4, #25
 800e876:	e7f5      	b.n	800e864 <_printf_i+0x220>
 800e878:	080124dd 	.word	0x080124dd
 800e87c:	080124ee 	.word	0x080124ee

0800e880 <std>:
 800e880:	2300      	movs	r3, #0
 800e882:	b510      	push	{r4, lr}
 800e884:	4604      	mov	r4, r0
 800e886:	e9c0 3300 	strd	r3, r3, [r0]
 800e88a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e88e:	6083      	str	r3, [r0, #8]
 800e890:	8181      	strh	r1, [r0, #12]
 800e892:	6643      	str	r3, [r0, #100]	@ 0x64
 800e894:	81c2      	strh	r2, [r0, #14]
 800e896:	6183      	str	r3, [r0, #24]
 800e898:	4619      	mov	r1, r3
 800e89a:	2208      	movs	r2, #8
 800e89c:	305c      	adds	r0, #92	@ 0x5c
 800e89e:	f000 fb55 	bl	800ef4c <memset>
 800e8a2:	4b0d      	ldr	r3, [pc, #52]	@ (800e8d8 <std+0x58>)
 800e8a4:	6224      	str	r4, [r4, #32]
 800e8a6:	6263      	str	r3, [r4, #36]	@ 0x24
 800e8a8:	4b0c      	ldr	r3, [pc, #48]	@ (800e8dc <std+0x5c>)
 800e8aa:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e8ac:	4b0c      	ldr	r3, [pc, #48]	@ (800e8e0 <std+0x60>)
 800e8ae:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e8b0:	4b0c      	ldr	r3, [pc, #48]	@ (800e8e4 <std+0x64>)
 800e8b2:	6323      	str	r3, [r4, #48]	@ 0x30
 800e8b4:	4b0c      	ldr	r3, [pc, #48]	@ (800e8e8 <std+0x68>)
 800e8b6:	429c      	cmp	r4, r3
 800e8b8:	d006      	beq.n	800e8c8 <std+0x48>
 800e8ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e8be:	4294      	cmp	r4, r2
 800e8c0:	d002      	beq.n	800e8c8 <std+0x48>
 800e8c2:	33d0      	adds	r3, #208	@ 0xd0
 800e8c4:	429c      	cmp	r4, r3
 800e8c6:	d105      	bne.n	800e8d4 <std+0x54>
 800e8c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e8cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8d0:	f000 bc1d 	b.w	800f10e <__retarget_lock_init_recursive>
 800e8d4:	bd10      	pop	{r4, pc}
 800e8d6:	bf00      	nop
 800e8d8:	0800ed89 	.word	0x0800ed89
 800e8dc:	0800edaf 	.word	0x0800edaf
 800e8e0:	0800ede7 	.word	0x0800ede7
 800e8e4:	0800ee0b 	.word	0x0800ee0b
 800e8e8:	200006f0 	.word	0x200006f0

0800e8ec <stdio_exit_handler>:
 800e8ec:	4a02      	ldr	r2, [pc, #8]	@ (800e8f8 <stdio_exit_handler+0xc>)
 800e8ee:	4903      	ldr	r1, [pc, #12]	@ (800e8fc <stdio_exit_handler+0x10>)
 800e8f0:	4803      	ldr	r0, [pc, #12]	@ (800e900 <stdio_exit_handler+0x14>)
 800e8f2:	f000 b8ef 	b.w	800ead4 <_fwalk_sglue>
 800e8f6:	bf00      	nop
 800e8f8:	2000001c 	.word	0x2000001c
 800e8fc:	08011705 	.word	0x08011705
 800e900:	2000002c 	.word	0x2000002c

0800e904 <cleanup_stdio>:
 800e904:	6841      	ldr	r1, [r0, #4]
 800e906:	4b0c      	ldr	r3, [pc, #48]	@ (800e938 <cleanup_stdio+0x34>)
 800e908:	b510      	push	{r4, lr}
 800e90a:	4299      	cmp	r1, r3
 800e90c:	4604      	mov	r4, r0
 800e90e:	d001      	beq.n	800e914 <cleanup_stdio+0x10>
 800e910:	f002 fef8 	bl	8011704 <_fflush_r>
 800e914:	68a1      	ldr	r1, [r4, #8]
 800e916:	4b09      	ldr	r3, [pc, #36]	@ (800e93c <cleanup_stdio+0x38>)
 800e918:	4299      	cmp	r1, r3
 800e91a:	d002      	beq.n	800e922 <cleanup_stdio+0x1e>
 800e91c:	4620      	mov	r0, r4
 800e91e:	f002 fef1 	bl	8011704 <_fflush_r>
 800e922:	68e1      	ldr	r1, [r4, #12]
 800e924:	4b06      	ldr	r3, [pc, #24]	@ (800e940 <cleanup_stdio+0x3c>)
 800e926:	4299      	cmp	r1, r3
 800e928:	d004      	beq.n	800e934 <cleanup_stdio+0x30>
 800e92a:	4620      	mov	r0, r4
 800e92c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e930:	f002 bee8 	b.w	8011704 <_fflush_r>
 800e934:	bd10      	pop	{r4, pc}
 800e936:	bf00      	nop
 800e938:	200006f0 	.word	0x200006f0
 800e93c:	20000758 	.word	0x20000758
 800e940:	200007c0 	.word	0x200007c0

0800e944 <__fp_lock>:
 800e944:	b508      	push	{r3, lr}
 800e946:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800e948:	07da      	lsls	r2, r3, #31
 800e94a:	d405      	bmi.n	800e958 <__fp_lock+0x14>
 800e94c:	898b      	ldrh	r3, [r1, #12]
 800e94e:	059b      	lsls	r3, r3, #22
 800e950:	d402      	bmi.n	800e958 <__fp_lock+0x14>
 800e952:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 800e954:	f000 fbdf 	bl	800f116 <__retarget_lock_acquire_recursive>
 800e958:	2000      	movs	r0, #0
 800e95a:	bd08      	pop	{r3, pc}

0800e95c <__fp_unlock>:
 800e95c:	b508      	push	{r3, lr}
 800e95e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800e960:	07da      	lsls	r2, r3, #31
 800e962:	d405      	bmi.n	800e970 <__fp_unlock+0x14>
 800e964:	898b      	ldrh	r3, [r1, #12]
 800e966:	059b      	lsls	r3, r3, #22
 800e968:	d402      	bmi.n	800e970 <__fp_unlock+0x14>
 800e96a:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 800e96c:	f000 fbd9 	bl	800f122 <__retarget_lock_release_recursive>
 800e970:	2000      	movs	r0, #0
 800e972:	bd08      	pop	{r3, pc}

0800e974 <global_stdio_init.part.0>:
 800e974:	b510      	push	{r4, lr}
 800e976:	4b0b      	ldr	r3, [pc, #44]	@ (800e9a4 <global_stdio_init.part.0+0x30>)
 800e978:	4c0b      	ldr	r4, [pc, #44]	@ (800e9a8 <global_stdio_init.part.0+0x34>)
 800e97a:	4a0c      	ldr	r2, [pc, #48]	@ (800e9ac <global_stdio_init.part.0+0x38>)
 800e97c:	4620      	mov	r0, r4
 800e97e:	601a      	str	r2, [r3, #0]
 800e980:	2104      	movs	r1, #4
 800e982:	2200      	movs	r2, #0
 800e984:	f7ff ff7c 	bl	800e880 <std>
 800e988:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e98c:	2201      	movs	r2, #1
 800e98e:	2109      	movs	r1, #9
 800e990:	f7ff ff76 	bl	800e880 <std>
 800e994:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e998:	2202      	movs	r2, #2
 800e99a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e99e:	2112      	movs	r1, #18
 800e9a0:	f7ff bf6e 	b.w	800e880 <std>
 800e9a4:	20000828 	.word	0x20000828
 800e9a8:	200006f0 	.word	0x200006f0
 800e9ac:	0800e8ed 	.word	0x0800e8ed

0800e9b0 <__sfp_lock_acquire>:
 800e9b0:	4801      	ldr	r0, [pc, #4]	@ (800e9b8 <__sfp_lock_acquire+0x8>)
 800e9b2:	f000 bbb0 	b.w	800f116 <__retarget_lock_acquire_recursive>
 800e9b6:	bf00      	nop
 800e9b8:	20000837 	.word	0x20000837

0800e9bc <__sfp_lock_release>:
 800e9bc:	4801      	ldr	r0, [pc, #4]	@ (800e9c4 <__sfp_lock_release+0x8>)
 800e9be:	f000 bbb0 	b.w	800f122 <__retarget_lock_release_recursive>
 800e9c2:	bf00      	nop
 800e9c4:	20000837 	.word	0x20000837

0800e9c8 <__sfp>:
 800e9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ca:	4607      	mov	r7, r0
 800e9cc:	f7ff fff0 	bl	800e9b0 <__sfp_lock_acquire>
 800e9d0:	4b23      	ldr	r3, [pc, #140]	@ (800ea60 <__sfp+0x98>)
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	b90b      	cbnz	r3, 800e9da <__sfp+0x12>
 800e9d6:	f7ff ffcd 	bl	800e974 <global_stdio_init.part.0>
 800e9da:	4e22      	ldr	r6, [pc, #136]	@ (800ea64 <__sfp+0x9c>)
 800e9dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e9e0:	3b01      	subs	r3, #1
 800e9e2:	d50f      	bpl.n	800ea04 <__sfp+0x3c>
 800e9e4:	6835      	ldr	r5, [r6, #0]
 800e9e6:	2d00      	cmp	r5, #0
 800e9e8:	d137      	bne.n	800ea5a <__sfp+0x92>
 800e9ea:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800e9ee:	4638      	mov	r0, r7
 800e9f0:	f001 fa7c 	bl	800feec <_malloc_r>
 800e9f4:	4604      	mov	r4, r0
 800e9f6:	bb28      	cbnz	r0, 800ea44 <__sfp+0x7c>
 800e9f8:	6030      	str	r0, [r6, #0]
 800e9fa:	f7ff ffdf 	bl	800e9bc <__sfp_lock_release>
 800e9fe:	230c      	movs	r3, #12
 800ea00:	603b      	str	r3, [r7, #0]
 800ea02:	e01b      	b.n	800ea3c <__sfp+0x74>
 800ea04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ea08:	b9d5      	cbnz	r5, 800ea40 <__sfp+0x78>
 800ea0a:	4b17      	ldr	r3, [pc, #92]	@ (800ea68 <__sfp+0xa0>)
 800ea0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ea10:	60e3      	str	r3, [r4, #12]
 800ea12:	6665      	str	r5, [r4, #100]	@ 0x64
 800ea14:	f000 fb7b 	bl	800f10e <__retarget_lock_init_recursive>
 800ea18:	f7ff ffd0 	bl	800e9bc <__sfp_lock_release>
 800ea1c:	2208      	movs	r2, #8
 800ea1e:	4629      	mov	r1, r5
 800ea20:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ea24:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ea28:	6025      	str	r5, [r4, #0]
 800ea2a:	61a5      	str	r5, [r4, #24]
 800ea2c:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
 800ea30:	f000 fa8c 	bl	800ef4c <memset>
 800ea34:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800ea38:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
 800ea3c:	4620      	mov	r0, r4
 800ea3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea40:	3468      	adds	r4, #104	@ 0x68
 800ea42:	e7cd      	b.n	800e9e0 <__sfp+0x18>
 800ea44:	2304      	movs	r3, #4
 800ea46:	6005      	str	r5, [r0, #0]
 800ea48:	6043      	str	r3, [r0, #4]
 800ea4a:	300c      	adds	r0, #12
 800ea4c:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 800ea50:	4629      	mov	r1, r5
 800ea52:	60a0      	str	r0, [r4, #8]
 800ea54:	f000 fa7a 	bl	800ef4c <memset>
 800ea58:	6034      	str	r4, [r6, #0]
 800ea5a:	6836      	ldr	r6, [r6, #0]
 800ea5c:	e7be      	b.n	800e9dc <__sfp+0x14>
 800ea5e:	bf00      	nop
 800ea60:	20000828 	.word	0x20000828
 800ea64:	2000001c 	.word	0x2000001c
 800ea68:	ffff0001 	.word	0xffff0001

0800ea6c <__sinit>:
 800ea6c:	b510      	push	{r4, lr}
 800ea6e:	4604      	mov	r4, r0
 800ea70:	f7ff ff9e 	bl	800e9b0 <__sfp_lock_acquire>
 800ea74:	6a23      	ldr	r3, [r4, #32]
 800ea76:	b11b      	cbz	r3, 800ea80 <__sinit+0x14>
 800ea78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea7c:	f7ff bf9e 	b.w	800e9bc <__sfp_lock_release>
 800ea80:	4b04      	ldr	r3, [pc, #16]	@ (800ea94 <__sinit+0x28>)
 800ea82:	6223      	str	r3, [r4, #32]
 800ea84:	4b04      	ldr	r3, [pc, #16]	@ (800ea98 <__sinit+0x2c>)
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d1f5      	bne.n	800ea78 <__sinit+0xc>
 800ea8c:	f7ff ff72 	bl	800e974 <global_stdio_init.part.0>
 800ea90:	e7f2      	b.n	800ea78 <__sinit+0xc>
 800ea92:	bf00      	nop
 800ea94:	0800e905 	.word	0x0800e905
 800ea98:	20000828 	.word	0x20000828

0800ea9c <__fp_lock_all>:
 800ea9c:	b508      	push	{r3, lr}
 800ea9e:	f7ff ff87 	bl	800e9b0 <__sfp_lock_acquire>
 800eaa2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800eaa6:	2000      	movs	r0, #0
 800eaa8:	4a01      	ldr	r2, [pc, #4]	@ (800eab0 <__fp_lock_all+0x14>)
 800eaaa:	4902      	ldr	r1, [pc, #8]	@ (800eab4 <__fp_lock_all+0x18>)
 800eaac:	f000 b812 	b.w	800ead4 <_fwalk_sglue>
 800eab0:	2000001c 	.word	0x2000001c
 800eab4:	0800e945 	.word	0x0800e945

0800eab8 <__fp_unlock_all>:
 800eab8:	b508      	push	{r3, lr}
 800eaba:	2000      	movs	r0, #0
 800eabc:	4a03      	ldr	r2, [pc, #12]	@ (800eacc <__fp_unlock_all+0x14>)
 800eabe:	4904      	ldr	r1, [pc, #16]	@ (800ead0 <__fp_unlock_all+0x18>)
 800eac0:	f000 f808 	bl	800ead4 <_fwalk_sglue>
 800eac4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800eac8:	f7ff bf78 	b.w	800e9bc <__sfp_lock_release>
 800eacc:	2000001c 	.word	0x2000001c
 800ead0:	0800e95d 	.word	0x0800e95d

0800ead4 <_fwalk_sglue>:
 800ead4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ead8:	4607      	mov	r7, r0
 800eada:	4688      	mov	r8, r1
 800eadc:	4614      	mov	r4, r2
 800eade:	2600      	movs	r6, #0
 800eae0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800eae4:	f1b9 0901 	subs.w	r9, r9, #1
 800eae8:	d505      	bpl.n	800eaf6 <_fwalk_sglue+0x22>
 800eaea:	6824      	ldr	r4, [r4, #0]
 800eaec:	2c00      	cmp	r4, #0
 800eaee:	d1f7      	bne.n	800eae0 <_fwalk_sglue+0xc>
 800eaf0:	4630      	mov	r0, r6
 800eaf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eaf6:	89ab      	ldrh	r3, [r5, #12]
 800eaf8:	2b01      	cmp	r3, #1
 800eafa:	d907      	bls.n	800eb0c <_fwalk_sglue+0x38>
 800eafc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eb00:	3301      	adds	r3, #1
 800eb02:	d003      	beq.n	800eb0c <_fwalk_sglue+0x38>
 800eb04:	4629      	mov	r1, r5
 800eb06:	4638      	mov	r0, r7
 800eb08:	47c0      	blx	r8
 800eb0a:	4306      	orrs	r6, r0
 800eb0c:	3568      	adds	r5, #104	@ 0x68
 800eb0e:	e7e9      	b.n	800eae4 <_fwalk_sglue+0x10>

0800eb10 <_iprintf_r>:
 800eb10:	b40e      	push	{r1, r2, r3}
 800eb12:	b503      	push	{r0, r1, lr}
 800eb14:	ab03      	add	r3, sp, #12
 800eb16:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb1a:	6881      	ldr	r1, [r0, #8]
 800eb1c:	9301      	str	r3, [sp, #4]
 800eb1e:	f002 fb03 	bl	8011128 <_vfiprintf_r>
 800eb22:	b002      	add	sp, #8
 800eb24:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb28:	b003      	add	sp, #12
 800eb2a:	4770      	bx	lr

0800eb2c <iprintf>:
 800eb2c:	b40f      	push	{r0, r1, r2, r3}
 800eb2e:	b507      	push	{r0, r1, r2, lr}
 800eb30:	4906      	ldr	r1, [pc, #24]	@ (800eb4c <iprintf+0x20>)
 800eb32:	ab04      	add	r3, sp, #16
 800eb34:	6808      	ldr	r0, [r1, #0]
 800eb36:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb3a:	6881      	ldr	r1, [r0, #8]
 800eb3c:	9301      	str	r3, [sp, #4]
 800eb3e:	f002 faf3 	bl	8011128 <_vfiprintf_r>
 800eb42:	b003      	add	sp, #12
 800eb44:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb48:	b004      	add	sp, #16
 800eb4a:	4770      	bx	lr
 800eb4c:	20000028 	.word	0x20000028

0800eb50 <_puts_r>:
 800eb50:	6a03      	ldr	r3, [r0, #32]
 800eb52:	b570      	push	{r4, r5, r6, lr}
 800eb54:	4605      	mov	r5, r0
 800eb56:	460e      	mov	r6, r1
 800eb58:	6884      	ldr	r4, [r0, #8]
 800eb5a:	b90b      	cbnz	r3, 800eb60 <_puts_r+0x10>
 800eb5c:	f7ff ff86 	bl	800ea6c <__sinit>
 800eb60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb62:	07db      	lsls	r3, r3, #31
 800eb64:	d405      	bmi.n	800eb72 <_puts_r+0x22>
 800eb66:	89a3      	ldrh	r3, [r4, #12]
 800eb68:	0598      	lsls	r0, r3, #22
 800eb6a:	d402      	bmi.n	800eb72 <_puts_r+0x22>
 800eb6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb6e:	f000 fad2 	bl	800f116 <__retarget_lock_acquire_recursive>
 800eb72:	89a3      	ldrh	r3, [r4, #12]
 800eb74:	0719      	lsls	r1, r3, #28
 800eb76:	d502      	bpl.n	800eb7e <_puts_r+0x2e>
 800eb78:	6923      	ldr	r3, [r4, #16]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d135      	bne.n	800ebea <_puts_r+0x9a>
 800eb7e:	4621      	mov	r1, r4
 800eb80:	4628      	mov	r0, r5
 800eb82:	f000 f98d 	bl	800eea0 <__swsetup_r>
 800eb86:	b380      	cbz	r0, 800ebea <_puts_r+0x9a>
 800eb88:	f04f 35ff 	mov.w	r5, #4294967295
 800eb8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb8e:	07da      	lsls	r2, r3, #31
 800eb90:	d405      	bmi.n	800eb9e <_puts_r+0x4e>
 800eb92:	89a3      	ldrh	r3, [r4, #12]
 800eb94:	059b      	lsls	r3, r3, #22
 800eb96:	d402      	bmi.n	800eb9e <_puts_r+0x4e>
 800eb98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb9a:	f000 fac2 	bl	800f122 <__retarget_lock_release_recursive>
 800eb9e:	4628      	mov	r0, r5
 800eba0:	bd70      	pop	{r4, r5, r6, pc}
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	da04      	bge.n	800ebb0 <_puts_r+0x60>
 800eba6:	69a2      	ldr	r2, [r4, #24]
 800eba8:	429a      	cmp	r2, r3
 800ebaa:	dc17      	bgt.n	800ebdc <_puts_r+0x8c>
 800ebac:	290a      	cmp	r1, #10
 800ebae:	d015      	beq.n	800ebdc <_puts_r+0x8c>
 800ebb0:	6823      	ldr	r3, [r4, #0]
 800ebb2:	1c5a      	adds	r2, r3, #1
 800ebb4:	6022      	str	r2, [r4, #0]
 800ebb6:	7019      	strb	r1, [r3, #0]
 800ebb8:	68a3      	ldr	r3, [r4, #8]
 800ebba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ebbe:	3b01      	subs	r3, #1
 800ebc0:	60a3      	str	r3, [r4, #8]
 800ebc2:	2900      	cmp	r1, #0
 800ebc4:	d1ed      	bne.n	800eba2 <_puts_r+0x52>
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	da11      	bge.n	800ebee <_puts_r+0x9e>
 800ebca:	4622      	mov	r2, r4
 800ebcc:	210a      	movs	r1, #10
 800ebce:	4628      	mov	r0, r5
 800ebd0:	f000 f91f 	bl	800ee12 <__swbuf_r>
 800ebd4:	3001      	adds	r0, #1
 800ebd6:	d0d7      	beq.n	800eb88 <_puts_r+0x38>
 800ebd8:	250a      	movs	r5, #10
 800ebda:	e7d7      	b.n	800eb8c <_puts_r+0x3c>
 800ebdc:	4622      	mov	r2, r4
 800ebde:	4628      	mov	r0, r5
 800ebe0:	f000 f917 	bl	800ee12 <__swbuf_r>
 800ebe4:	3001      	adds	r0, #1
 800ebe6:	d1e7      	bne.n	800ebb8 <_puts_r+0x68>
 800ebe8:	e7ce      	b.n	800eb88 <_puts_r+0x38>
 800ebea:	3e01      	subs	r6, #1
 800ebec:	e7e4      	b.n	800ebb8 <_puts_r+0x68>
 800ebee:	6823      	ldr	r3, [r4, #0]
 800ebf0:	1c5a      	adds	r2, r3, #1
 800ebf2:	6022      	str	r2, [r4, #0]
 800ebf4:	220a      	movs	r2, #10
 800ebf6:	701a      	strb	r2, [r3, #0]
 800ebf8:	e7ee      	b.n	800ebd8 <_puts_r+0x88>
	...

0800ebfc <puts>:
 800ebfc:	4b02      	ldr	r3, [pc, #8]	@ (800ec08 <puts+0xc>)
 800ebfe:	4601      	mov	r1, r0
 800ec00:	6818      	ldr	r0, [r3, #0]
 800ec02:	f7ff bfa5 	b.w	800eb50 <_puts_r>
 800ec06:	bf00      	nop
 800ec08:	20000028 	.word	0x20000028

0800ec0c <_sniprintf_r>:
 800ec0c:	b408      	push	{r3}
 800ec0e:	b530      	push	{r4, r5, lr}
 800ec10:	1e14      	subs	r4, r2, #0
 800ec12:	4605      	mov	r5, r0
 800ec14:	b09c      	sub	sp, #112	@ 0x70
 800ec16:	da08      	bge.n	800ec2a <_sniprintf_r+0x1e>
 800ec18:	238b      	movs	r3, #139	@ 0x8b
 800ec1a:	6003      	str	r3, [r0, #0]
 800ec1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec20:	b01c      	add	sp, #112	@ 0x70
 800ec22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ec26:	b001      	add	sp, #4
 800ec28:	4770      	bx	lr
 800ec2a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ec2e:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ec32:	f04f 0300 	mov.w	r3, #0
 800ec36:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ec38:	bf0c      	ite	eq
 800ec3a:	4623      	moveq	r3, r4
 800ec3c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ec40:	9304      	str	r3, [sp, #16]
 800ec42:	9307      	str	r3, [sp, #28]
 800ec44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ec48:	9102      	str	r1, [sp, #8]
 800ec4a:	9106      	str	r1, [sp, #24]
 800ec4c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ec50:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800ec52:	ab20      	add	r3, sp, #128	@ 0x80
 800ec54:	a902      	add	r1, sp, #8
 800ec56:	9301      	str	r3, [sp, #4]
 800ec58:	f001 ff68 	bl	8010b2c <_svfiprintf_r>
 800ec5c:	1c43      	adds	r3, r0, #1
 800ec5e:	bfbc      	itt	lt
 800ec60:	238b      	movlt	r3, #139	@ 0x8b
 800ec62:	602b      	strlt	r3, [r5, #0]
 800ec64:	2c00      	cmp	r4, #0
 800ec66:	d0db      	beq.n	800ec20 <_sniprintf_r+0x14>
 800ec68:	2200      	movs	r2, #0
 800ec6a:	9b02      	ldr	r3, [sp, #8]
 800ec6c:	701a      	strb	r2, [r3, #0]
 800ec6e:	e7d7      	b.n	800ec20 <_sniprintf_r+0x14>

0800ec70 <sniprintf>:
 800ec70:	b40c      	push	{r2, r3}
 800ec72:	b530      	push	{r4, r5, lr}
 800ec74:	4b18      	ldr	r3, [pc, #96]	@ (800ecd8 <sniprintf+0x68>)
 800ec76:	1e0c      	subs	r4, r1, #0
 800ec78:	681d      	ldr	r5, [r3, #0]
 800ec7a:	b09d      	sub	sp, #116	@ 0x74
 800ec7c:	da08      	bge.n	800ec90 <sniprintf+0x20>
 800ec7e:	238b      	movs	r3, #139	@ 0x8b
 800ec80:	f04f 30ff 	mov.w	r0, #4294967295
 800ec84:	602b      	str	r3, [r5, #0]
 800ec86:	b01d      	add	sp, #116	@ 0x74
 800ec88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ec8c:	b002      	add	sp, #8
 800ec8e:	4770      	bx	lr
 800ec90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ec94:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ec98:	f04f 0300 	mov.w	r3, #0
 800ec9c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ec9e:	bf0c      	ite	eq
 800eca0:	4623      	moveq	r3, r4
 800eca2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800eca6:	9304      	str	r3, [sp, #16]
 800eca8:	9307      	str	r3, [sp, #28]
 800ecaa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ecae:	9002      	str	r0, [sp, #8]
 800ecb0:	9006      	str	r0, [sp, #24]
 800ecb2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ecb6:	4628      	mov	r0, r5
 800ecb8:	ab21      	add	r3, sp, #132	@ 0x84
 800ecba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ecbc:	a902      	add	r1, sp, #8
 800ecbe:	9301      	str	r3, [sp, #4]
 800ecc0:	f001 ff34 	bl	8010b2c <_svfiprintf_r>
 800ecc4:	1c43      	adds	r3, r0, #1
 800ecc6:	bfbc      	itt	lt
 800ecc8:	238b      	movlt	r3, #139	@ 0x8b
 800ecca:	602b      	strlt	r3, [r5, #0]
 800eccc:	2c00      	cmp	r4, #0
 800ecce:	d0da      	beq.n	800ec86 <sniprintf+0x16>
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	9b02      	ldr	r3, [sp, #8]
 800ecd4:	701a      	strb	r2, [r3, #0]
 800ecd6:	e7d6      	b.n	800ec86 <sniprintf+0x16>
 800ecd8:	20000028 	.word	0x20000028

0800ecdc <siscanf>:
 800ecdc:	b40e      	push	{r1, r2, r3}
 800ecde:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800ece2:	b570      	push	{r4, r5, r6, lr}
 800ece4:	2500      	movs	r5, #0
 800ece6:	b09d      	sub	sp, #116	@ 0x74
 800ece8:	ac21      	add	r4, sp, #132	@ 0x84
 800ecea:	f854 6b04 	ldr.w	r6, [r4], #4
 800ecee:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ecf2:	951b      	str	r5, [sp, #108]	@ 0x6c
 800ecf4:	9002      	str	r0, [sp, #8]
 800ecf6:	9006      	str	r0, [sp, #24]
 800ecf8:	f7f1 fae8 	bl	80002cc <strlen>
 800ecfc:	4b0b      	ldr	r3, [pc, #44]	@ (800ed2c <siscanf+0x50>)
 800ecfe:	9003      	str	r0, [sp, #12]
 800ed00:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ed02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ed06:	9007      	str	r0, [sp, #28]
 800ed08:	4809      	ldr	r0, [pc, #36]	@ (800ed30 <siscanf+0x54>)
 800ed0a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ed0e:	4632      	mov	r2, r6
 800ed10:	4623      	mov	r3, r4
 800ed12:	a902      	add	r1, sp, #8
 800ed14:	6800      	ldr	r0, [r0, #0]
 800ed16:	950f      	str	r5, [sp, #60]	@ 0x3c
 800ed18:	9514      	str	r5, [sp, #80]	@ 0x50
 800ed1a:	9401      	str	r4, [sp, #4]
 800ed1c:	f002 f85c 	bl	8010dd8 <__ssvfiscanf_r>
 800ed20:	b01d      	add	sp, #116	@ 0x74
 800ed22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ed26:	b003      	add	sp, #12
 800ed28:	4770      	bx	lr
 800ed2a:	bf00      	nop
 800ed2c:	0800edab 	.word	0x0800edab
 800ed30:	20000028 	.word	0x20000028

0800ed34 <_siscanf_r>:
 800ed34:	b40c      	push	{r2, r3}
 800ed36:	f44f 7301 	mov.w	r3, #516	@ 0x204
 800ed3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed3c:	2600      	movs	r6, #0
 800ed3e:	b09d      	sub	sp, #116	@ 0x74
 800ed40:	ac22      	add	r4, sp, #136	@ 0x88
 800ed42:	4605      	mov	r5, r0
 800ed44:	4608      	mov	r0, r1
 800ed46:	f854 7b04 	ldr.w	r7, [r4], #4
 800ed4a:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ed4e:	9102      	str	r1, [sp, #8]
 800ed50:	9106      	str	r1, [sp, #24]
 800ed52:	961b      	str	r6, [sp, #108]	@ 0x6c
 800ed54:	f7f1 faba 	bl	80002cc <strlen>
 800ed58:	4b0a      	ldr	r3, [pc, #40]	@ (800ed84 <_siscanf_r+0x50>)
 800ed5a:	9003      	str	r0, [sp, #12]
 800ed5c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ed5e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ed62:	9007      	str	r0, [sp, #28]
 800ed64:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ed68:	463a      	mov	r2, r7
 800ed6a:	4623      	mov	r3, r4
 800ed6c:	4628      	mov	r0, r5
 800ed6e:	a902      	add	r1, sp, #8
 800ed70:	960f      	str	r6, [sp, #60]	@ 0x3c
 800ed72:	9614      	str	r6, [sp, #80]	@ 0x50
 800ed74:	9401      	str	r4, [sp, #4]
 800ed76:	f002 f82f 	bl	8010dd8 <__ssvfiscanf_r>
 800ed7a:	b01d      	add	sp, #116	@ 0x74
 800ed7c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800ed80:	b002      	add	sp, #8
 800ed82:	4770      	bx	lr
 800ed84:	0800edab 	.word	0x0800edab

0800ed88 <__sread>:
 800ed88:	b510      	push	{r4, lr}
 800ed8a:	460c      	mov	r4, r1
 800ed8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed90:	f000 f96e 	bl	800f070 <_read_r>
 800ed94:	2800      	cmp	r0, #0
 800ed96:	bfab      	itete	ge
 800ed98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ed9a:	89a3      	ldrhlt	r3, [r4, #12]
 800ed9c:	181b      	addge	r3, r3, r0
 800ed9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800eda2:	bfac      	ite	ge
 800eda4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800eda6:	81a3      	strhlt	r3, [r4, #12]
 800eda8:	bd10      	pop	{r4, pc}

0800edaa <__seofread>:
 800edaa:	2000      	movs	r0, #0
 800edac:	4770      	bx	lr

0800edae <__swrite>:
 800edae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edb2:	461f      	mov	r7, r3
 800edb4:	898b      	ldrh	r3, [r1, #12]
 800edb6:	4605      	mov	r5, r0
 800edb8:	05db      	lsls	r3, r3, #23
 800edba:	460c      	mov	r4, r1
 800edbc:	4616      	mov	r6, r2
 800edbe:	d505      	bpl.n	800edcc <__swrite+0x1e>
 800edc0:	2302      	movs	r3, #2
 800edc2:	2200      	movs	r2, #0
 800edc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edc8:	f000 f940 	bl	800f04c <_lseek_r>
 800edcc:	89a3      	ldrh	r3, [r4, #12]
 800edce:	4632      	mov	r2, r6
 800edd0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800edd4:	81a3      	strh	r3, [r4, #12]
 800edd6:	4628      	mov	r0, r5
 800edd8:	463b      	mov	r3, r7
 800edda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800edde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ede2:	f000 b957 	b.w	800f094 <_write_r>

0800ede6 <__sseek>:
 800ede6:	b510      	push	{r4, lr}
 800ede8:	460c      	mov	r4, r1
 800edea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edee:	f000 f92d 	bl	800f04c <_lseek_r>
 800edf2:	1c43      	adds	r3, r0, #1
 800edf4:	89a3      	ldrh	r3, [r4, #12]
 800edf6:	bf15      	itete	ne
 800edf8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800edfa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800edfe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ee02:	81a3      	strheq	r3, [r4, #12]
 800ee04:	bf18      	it	ne
 800ee06:	81a3      	strhne	r3, [r4, #12]
 800ee08:	bd10      	pop	{r4, pc}

0800ee0a <__sclose>:
 800ee0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee0e:	f000 b8af 	b.w	800ef70 <_close_r>

0800ee12 <__swbuf_r>:
 800ee12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee14:	460e      	mov	r6, r1
 800ee16:	4614      	mov	r4, r2
 800ee18:	4605      	mov	r5, r0
 800ee1a:	b118      	cbz	r0, 800ee24 <__swbuf_r+0x12>
 800ee1c:	6a03      	ldr	r3, [r0, #32]
 800ee1e:	b90b      	cbnz	r3, 800ee24 <__swbuf_r+0x12>
 800ee20:	f7ff fe24 	bl	800ea6c <__sinit>
 800ee24:	69a3      	ldr	r3, [r4, #24]
 800ee26:	60a3      	str	r3, [r4, #8]
 800ee28:	89a3      	ldrh	r3, [r4, #12]
 800ee2a:	071a      	lsls	r2, r3, #28
 800ee2c:	d501      	bpl.n	800ee32 <__swbuf_r+0x20>
 800ee2e:	6923      	ldr	r3, [r4, #16]
 800ee30:	b943      	cbnz	r3, 800ee44 <__swbuf_r+0x32>
 800ee32:	4621      	mov	r1, r4
 800ee34:	4628      	mov	r0, r5
 800ee36:	f000 f833 	bl	800eea0 <__swsetup_r>
 800ee3a:	b118      	cbz	r0, 800ee44 <__swbuf_r+0x32>
 800ee3c:	f04f 37ff 	mov.w	r7, #4294967295
 800ee40:	4638      	mov	r0, r7
 800ee42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee44:	6823      	ldr	r3, [r4, #0]
 800ee46:	6922      	ldr	r2, [r4, #16]
 800ee48:	b2f6      	uxtb	r6, r6
 800ee4a:	1a98      	subs	r0, r3, r2
 800ee4c:	6963      	ldr	r3, [r4, #20]
 800ee4e:	4637      	mov	r7, r6
 800ee50:	4283      	cmp	r3, r0
 800ee52:	dc05      	bgt.n	800ee60 <__swbuf_r+0x4e>
 800ee54:	4621      	mov	r1, r4
 800ee56:	4628      	mov	r0, r5
 800ee58:	f002 fc54 	bl	8011704 <_fflush_r>
 800ee5c:	2800      	cmp	r0, #0
 800ee5e:	d1ed      	bne.n	800ee3c <__swbuf_r+0x2a>
 800ee60:	68a3      	ldr	r3, [r4, #8]
 800ee62:	3b01      	subs	r3, #1
 800ee64:	60a3      	str	r3, [r4, #8]
 800ee66:	6823      	ldr	r3, [r4, #0]
 800ee68:	1c5a      	adds	r2, r3, #1
 800ee6a:	6022      	str	r2, [r4, #0]
 800ee6c:	701e      	strb	r6, [r3, #0]
 800ee6e:	6962      	ldr	r2, [r4, #20]
 800ee70:	1c43      	adds	r3, r0, #1
 800ee72:	429a      	cmp	r2, r3
 800ee74:	d004      	beq.n	800ee80 <__swbuf_r+0x6e>
 800ee76:	89a3      	ldrh	r3, [r4, #12]
 800ee78:	07db      	lsls	r3, r3, #31
 800ee7a:	d5e1      	bpl.n	800ee40 <__swbuf_r+0x2e>
 800ee7c:	2e0a      	cmp	r6, #10
 800ee7e:	d1df      	bne.n	800ee40 <__swbuf_r+0x2e>
 800ee80:	4621      	mov	r1, r4
 800ee82:	4628      	mov	r0, r5
 800ee84:	f002 fc3e 	bl	8011704 <_fflush_r>
 800ee88:	2800      	cmp	r0, #0
 800ee8a:	d0d9      	beq.n	800ee40 <__swbuf_r+0x2e>
 800ee8c:	e7d6      	b.n	800ee3c <__swbuf_r+0x2a>
	...

0800ee90 <__swbuf>:
 800ee90:	4b02      	ldr	r3, [pc, #8]	@ (800ee9c <__swbuf+0xc>)
 800ee92:	460a      	mov	r2, r1
 800ee94:	4601      	mov	r1, r0
 800ee96:	6818      	ldr	r0, [r3, #0]
 800ee98:	f7ff bfbb 	b.w	800ee12 <__swbuf_r>
 800ee9c:	20000028 	.word	0x20000028

0800eea0 <__swsetup_r>:
 800eea0:	b538      	push	{r3, r4, r5, lr}
 800eea2:	4b29      	ldr	r3, [pc, #164]	@ (800ef48 <__swsetup_r+0xa8>)
 800eea4:	4605      	mov	r5, r0
 800eea6:	6818      	ldr	r0, [r3, #0]
 800eea8:	460c      	mov	r4, r1
 800eeaa:	b118      	cbz	r0, 800eeb4 <__swsetup_r+0x14>
 800eeac:	6a03      	ldr	r3, [r0, #32]
 800eeae:	b90b      	cbnz	r3, 800eeb4 <__swsetup_r+0x14>
 800eeb0:	f7ff fddc 	bl	800ea6c <__sinit>
 800eeb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eeb8:	0719      	lsls	r1, r3, #28
 800eeba:	d422      	bmi.n	800ef02 <__swsetup_r+0x62>
 800eebc:	06da      	lsls	r2, r3, #27
 800eebe:	d407      	bmi.n	800eed0 <__swsetup_r+0x30>
 800eec0:	2209      	movs	r2, #9
 800eec2:	602a      	str	r2, [r5, #0]
 800eec4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eec8:	f04f 30ff 	mov.w	r0, #4294967295
 800eecc:	81a3      	strh	r3, [r4, #12]
 800eece:	e033      	b.n	800ef38 <__swsetup_r+0x98>
 800eed0:	0758      	lsls	r0, r3, #29
 800eed2:	d512      	bpl.n	800eefa <__swsetup_r+0x5a>
 800eed4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eed6:	b141      	cbz	r1, 800eeea <__swsetup_r+0x4a>
 800eed8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eedc:	4299      	cmp	r1, r3
 800eede:	d002      	beq.n	800eee6 <__swsetup_r+0x46>
 800eee0:	4628      	mov	r0, r5
 800eee2:	f000 ff89 	bl	800fdf8 <_free_r>
 800eee6:	2300      	movs	r3, #0
 800eee8:	6363      	str	r3, [r4, #52]	@ 0x34
 800eeea:	89a3      	ldrh	r3, [r4, #12]
 800eeec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eef0:	81a3      	strh	r3, [r4, #12]
 800eef2:	2300      	movs	r3, #0
 800eef4:	6063      	str	r3, [r4, #4]
 800eef6:	6923      	ldr	r3, [r4, #16]
 800eef8:	6023      	str	r3, [r4, #0]
 800eefa:	89a3      	ldrh	r3, [r4, #12]
 800eefc:	f043 0308 	orr.w	r3, r3, #8
 800ef00:	81a3      	strh	r3, [r4, #12]
 800ef02:	6923      	ldr	r3, [r4, #16]
 800ef04:	b94b      	cbnz	r3, 800ef1a <__swsetup_r+0x7a>
 800ef06:	89a3      	ldrh	r3, [r4, #12]
 800ef08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ef0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef10:	d003      	beq.n	800ef1a <__swsetup_r+0x7a>
 800ef12:	4621      	mov	r1, r4
 800ef14:	4628      	mov	r0, r5
 800ef16:	f002 fda2 	bl	8011a5e <__smakebuf_r>
 800ef1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef1e:	f013 0201 	ands.w	r2, r3, #1
 800ef22:	d00a      	beq.n	800ef3a <__swsetup_r+0x9a>
 800ef24:	2200      	movs	r2, #0
 800ef26:	60a2      	str	r2, [r4, #8]
 800ef28:	6962      	ldr	r2, [r4, #20]
 800ef2a:	4252      	negs	r2, r2
 800ef2c:	61a2      	str	r2, [r4, #24]
 800ef2e:	6922      	ldr	r2, [r4, #16]
 800ef30:	b942      	cbnz	r2, 800ef44 <__swsetup_r+0xa4>
 800ef32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ef36:	d1c5      	bne.n	800eec4 <__swsetup_r+0x24>
 800ef38:	bd38      	pop	{r3, r4, r5, pc}
 800ef3a:	0799      	lsls	r1, r3, #30
 800ef3c:	bf58      	it	pl
 800ef3e:	6962      	ldrpl	r2, [r4, #20]
 800ef40:	60a2      	str	r2, [r4, #8]
 800ef42:	e7f4      	b.n	800ef2e <__swsetup_r+0x8e>
 800ef44:	2000      	movs	r0, #0
 800ef46:	e7f7      	b.n	800ef38 <__swsetup_r+0x98>
 800ef48:	20000028 	.word	0x20000028

0800ef4c <memset>:
 800ef4c:	4603      	mov	r3, r0
 800ef4e:	4402      	add	r2, r0
 800ef50:	4293      	cmp	r3, r2
 800ef52:	d100      	bne.n	800ef56 <memset+0xa>
 800ef54:	4770      	bx	lr
 800ef56:	f803 1b01 	strb.w	r1, [r3], #1
 800ef5a:	e7f9      	b.n	800ef50 <memset+0x4>

0800ef5c <__localeconv_l>:
 800ef5c:	30f0      	adds	r0, #240	@ 0xf0
 800ef5e:	4770      	bx	lr

0800ef60 <_localeconv_r>:
 800ef60:	4800      	ldr	r0, [pc, #0]	@ (800ef64 <_localeconv_r+0x4>)
 800ef62:	4770      	bx	lr
 800ef64:	20000168 	.word	0x20000168

0800ef68 <localeconv>:
 800ef68:	4800      	ldr	r0, [pc, #0]	@ (800ef6c <localeconv+0x4>)
 800ef6a:	4770      	bx	lr
 800ef6c:	20000168 	.word	0x20000168

0800ef70 <_close_r>:
 800ef70:	b538      	push	{r3, r4, r5, lr}
 800ef72:	2300      	movs	r3, #0
 800ef74:	4d05      	ldr	r5, [pc, #20]	@ (800ef8c <_close_r+0x1c>)
 800ef76:	4604      	mov	r4, r0
 800ef78:	4608      	mov	r0, r1
 800ef7a:	602b      	str	r3, [r5, #0]
 800ef7c:	f7f3 fdb3 	bl	8002ae6 <_close>
 800ef80:	1c43      	adds	r3, r0, #1
 800ef82:	d102      	bne.n	800ef8a <_close_r+0x1a>
 800ef84:	682b      	ldr	r3, [r5, #0]
 800ef86:	b103      	cbz	r3, 800ef8a <_close_r+0x1a>
 800ef88:	6023      	str	r3, [r4, #0]
 800ef8a:	bd38      	pop	{r3, r4, r5, pc}
 800ef8c:	2000082c 	.word	0x2000082c

0800ef90 <_reclaim_reent>:
 800ef90:	4b2d      	ldr	r3, [pc, #180]	@ (800f048 <_reclaim_reent+0xb8>)
 800ef92:	b570      	push	{r4, r5, r6, lr}
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	4604      	mov	r4, r0
 800ef98:	4283      	cmp	r3, r0
 800ef9a:	d053      	beq.n	800f044 <_reclaim_reent+0xb4>
 800ef9c:	69c3      	ldr	r3, [r0, #28]
 800ef9e:	b31b      	cbz	r3, 800efe8 <_reclaim_reent+0x58>
 800efa0:	68db      	ldr	r3, [r3, #12]
 800efa2:	b163      	cbz	r3, 800efbe <_reclaim_reent+0x2e>
 800efa4:	2500      	movs	r5, #0
 800efa6:	69e3      	ldr	r3, [r4, #28]
 800efa8:	68db      	ldr	r3, [r3, #12]
 800efaa:	5959      	ldr	r1, [r3, r5]
 800efac:	b9b1      	cbnz	r1, 800efdc <_reclaim_reent+0x4c>
 800efae:	3504      	adds	r5, #4
 800efb0:	2d80      	cmp	r5, #128	@ 0x80
 800efb2:	d1f8      	bne.n	800efa6 <_reclaim_reent+0x16>
 800efb4:	69e3      	ldr	r3, [r4, #28]
 800efb6:	4620      	mov	r0, r4
 800efb8:	68d9      	ldr	r1, [r3, #12]
 800efba:	f000 ff1d 	bl	800fdf8 <_free_r>
 800efbe:	69e3      	ldr	r3, [r4, #28]
 800efc0:	6819      	ldr	r1, [r3, #0]
 800efc2:	b111      	cbz	r1, 800efca <_reclaim_reent+0x3a>
 800efc4:	4620      	mov	r0, r4
 800efc6:	f000 ff17 	bl	800fdf8 <_free_r>
 800efca:	69e3      	ldr	r3, [r4, #28]
 800efcc:	689d      	ldr	r5, [r3, #8]
 800efce:	b15d      	cbz	r5, 800efe8 <_reclaim_reent+0x58>
 800efd0:	4629      	mov	r1, r5
 800efd2:	4620      	mov	r0, r4
 800efd4:	682d      	ldr	r5, [r5, #0]
 800efd6:	f000 ff0f 	bl	800fdf8 <_free_r>
 800efda:	e7f8      	b.n	800efce <_reclaim_reent+0x3e>
 800efdc:	680e      	ldr	r6, [r1, #0]
 800efde:	4620      	mov	r0, r4
 800efe0:	f000 ff0a 	bl	800fdf8 <_free_r>
 800efe4:	4631      	mov	r1, r6
 800efe6:	e7e1      	b.n	800efac <_reclaim_reent+0x1c>
 800efe8:	6961      	ldr	r1, [r4, #20]
 800efea:	b111      	cbz	r1, 800eff2 <_reclaim_reent+0x62>
 800efec:	4620      	mov	r0, r4
 800efee:	f000 ff03 	bl	800fdf8 <_free_r>
 800eff2:	69e1      	ldr	r1, [r4, #28]
 800eff4:	b111      	cbz	r1, 800effc <_reclaim_reent+0x6c>
 800eff6:	4620      	mov	r0, r4
 800eff8:	f000 fefe 	bl	800fdf8 <_free_r>
 800effc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800effe:	b111      	cbz	r1, 800f006 <_reclaim_reent+0x76>
 800f000:	4620      	mov	r0, r4
 800f002:	f000 fef9 	bl	800fdf8 <_free_r>
 800f006:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f008:	b111      	cbz	r1, 800f010 <_reclaim_reent+0x80>
 800f00a:	4620      	mov	r0, r4
 800f00c:	f000 fef4 	bl	800fdf8 <_free_r>
 800f010:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800f012:	b111      	cbz	r1, 800f01a <_reclaim_reent+0x8a>
 800f014:	4620      	mov	r0, r4
 800f016:	f000 feef 	bl	800fdf8 <_free_r>
 800f01a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800f01c:	b111      	cbz	r1, 800f024 <_reclaim_reent+0x94>
 800f01e:	4620      	mov	r0, r4
 800f020:	f000 feea 	bl	800fdf8 <_free_r>
 800f024:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800f026:	b111      	cbz	r1, 800f02e <_reclaim_reent+0x9e>
 800f028:	4620      	mov	r0, r4
 800f02a:	f000 fee5 	bl	800fdf8 <_free_r>
 800f02e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f030:	b111      	cbz	r1, 800f038 <_reclaim_reent+0xa8>
 800f032:	4620      	mov	r0, r4
 800f034:	f000 fee0 	bl	800fdf8 <_free_r>
 800f038:	6a23      	ldr	r3, [r4, #32]
 800f03a:	b11b      	cbz	r3, 800f044 <_reclaim_reent+0xb4>
 800f03c:	4620      	mov	r0, r4
 800f03e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f042:	4718      	bx	r3
 800f044:	bd70      	pop	{r4, r5, r6, pc}
 800f046:	bf00      	nop
 800f048:	20000028 	.word	0x20000028

0800f04c <_lseek_r>:
 800f04c:	b538      	push	{r3, r4, r5, lr}
 800f04e:	4604      	mov	r4, r0
 800f050:	4608      	mov	r0, r1
 800f052:	4611      	mov	r1, r2
 800f054:	2200      	movs	r2, #0
 800f056:	4d05      	ldr	r5, [pc, #20]	@ (800f06c <_lseek_r+0x20>)
 800f058:	602a      	str	r2, [r5, #0]
 800f05a:	461a      	mov	r2, r3
 800f05c:	f7f3 fd4d 	bl	8002afa <_lseek>
 800f060:	1c43      	adds	r3, r0, #1
 800f062:	d102      	bne.n	800f06a <_lseek_r+0x1e>
 800f064:	682b      	ldr	r3, [r5, #0]
 800f066:	b103      	cbz	r3, 800f06a <_lseek_r+0x1e>
 800f068:	6023      	str	r3, [r4, #0]
 800f06a:	bd38      	pop	{r3, r4, r5, pc}
 800f06c:	2000082c 	.word	0x2000082c

0800f070 <_read_r>:
 800f070:	b538      	push	{r3, r4, r5, lr}
 800f072:	4604      	mov	r4, r0
 800f074:	4608      	mov	r0, r1
 800f076:	4611      	mov	r1, r2
 800f078:	2200      	movs	r2, #0
 800f07a:	4d05      	ldr	r5, [pc, #20]	@ (800f090 <_read_r+0x20>)
 800f07c:	602a      	str	r2, [r5, #0]
 800f07e:	461a      	mov	r2, r3
 800f080:	f7f3 fd13 	bl	8002aaa <_read>
 800f084:	1c43      	adds	r3, r0, #1
 800f086:	d102      	bne.n	800f08e <_read_r+0x1e>
 800f088:	682b      	ldr	r3, [r5, #0]
 800f08a:	b103      	cbz	r3, 800f08e <_read_r+0x1e>
 800f08c:	6023      	str	r3, [r4, #0]
 800f08e:	bd38      	pop	{r3, r4, r5, pc}
 800f090:	2000082c 	.word	0x2000082c

0800f094 <_write_r>:
 800f094:	b538      	push	{r3, r4, r5, lr}
 800f096:	4604      	mov	r4, r0
 800f098:	4608      	mov	r0, r1
 800f09a:	4611      	mov	r1, r2
 800f09c:	2200      	movs	r2, #0
 800f09e:	4d05      	ldr	r5, [pc, #20]	@ (800f0b4 <_write_r+0x20>)
 800f0a0:	602a      	str	r2, [r5, #0]
 800f0a2:	461a      	mov	r2, r3
 800f0a4:	f7f3 fd11 	bl	8002aca <_write>
 800f0a8:	1c43      	adds	r3, r0, #1
 800f0aa:	d102      	bne.n	800f0b2 <_write_r+0x1e>
 800f0ac:	682b      	ldr	r3, [r5, #0]
 800f0ae:	b103      	cbz	r3, 800f0b2 <_write_r+0x1e>
 800f0b0:	6023      	str	r3, [r4, #0]
 800f0b2:	bd38      	pop	{r3, r4, r5, pc}
 800f0b4:	2000082c 	.word	0x2000082c

0800f0b8 <__errno>:
 800f0b8:	4b01      	ldr	r3, [pc, #4]	@ (800f0c0 <__errno+0x8>)
 800f0ba:	6818      	ldr	r0, [r3, #0]
 800f0bc:	4770      	bx	lr
 800f0be:	bf00      	nop
 800f0c0:	20000028 	.word	0x20000028

0800f0c4 <__libc_init_array>:
 800f0c4:	b570      	push	{r4, r5, r6, lr}
 800f0c6:	2600      	movs	r6, #0
 800f0c8:	4d0c      	ldr	r5, [pc, #48]	@ (800f0fc <__libc_init_array+0x38>)
 800f0ca:	4c0d      	ldr	r4, [pc, #52]	@ (800f100 <__libc_init_array+0x3c>)
 800f0cc:	1b64      	subs	r4, r4, r5
 800f0ce:	10a4      	asrs	r4, r4, #2
 800f0d0:	42a6      	cmp	r6, r4
 800f0d2:	d109      	bne.n	800f0e8 <__libc_init_array+0x24>
 800f0d4:	f003 f88a 	bl	80121ec <_init>
 800f0d8:	2600      	movs	r6, #0
 800f0da:	4d0a      	ldr	r5, [pc, #40]	@ (800f104 <__libc_init_array+0x40>)
 800f0dc:	4c0a      	ldr	r4, [pc, #40]	@ (800f108 <__libc_init_array+0x44>)
 800f0de:	1b64      	subs	r4, r4, r5
 800f0e0:	10a4      	asrs	r4, r4, #2
 800f0e2:	42a6      	cmp	r6, r4
 800f0e4:	d105      	bne.n	800f0f2 <__libc_init_array+0x2e>
 800f0e6:	bd70      	pop	{r4, r5, r6, pc}
 800f0e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0ec:	4798      	blx	r3
 800f0ee:	3601      	adds	r6, #1
 800f0f0:	e7ee      	b.n	800f0d0 <__libc_init_array+0xc>
 800f0f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0f6:	4798      	blx	r3
 800f0f8:	3601      	adds	r6, #1
 800f0fa:	e7f2      	b.n	800f0e2 <__libc_init_array+0x1e>
 800f0fc:	08012788 	.word	0x08012788
 800f100:	08012788 	.word	0x08012788
 800f104:	08012788 	.word	0x08012788
 800f108:	0801278c 	.word	0x0801278c

0800f10c <__retarget_lock_init>:
 800f10c:	4770      	bx	lr

0800f10e <__retarget_lock_init_recursive>:
 800f10e:	4770      	bx	lr

0800f110 <__retarget_lock_close>:
 800f110:	4770      	bx	lr

0800f112 <__retarget_lock_close_recursive>:
 800f112:	4770      	bx	lr

0800f114 <__retarget_lock_acquire>:
 800f114:	4770      	bx	lr

0800f116 <__retarget_lock_acquire_recursive>:
 800f116:	4770      	bx	lr

0800f118 <__retarget_lock_try_acquire>:
 800f118:	2001      	movs	r0, #1
 800f11a:	4770      	bx	lr

0800f11c <__retarget_lock_try_acquire_recursive>:
 800f11c:	2001      	movs	r0, #1
 800f11e:	4770      	bx	lr

0800f120 <__retarget_lock_release>:
 800f120:	4770      	bx	lr

0800f122 <__retarget_lock_release_recursive>:
 800f122:	4770      	bx	lr

0800f124 <memchr>:
 800f124:	4603      	mov	r3, r0
 800f126:	b510      	push	{r4, lr}
 800f128:	b2c9      	uxtb	r1, r1
 800f12a:	4402      	add	r2, r0
 800f12c:	4293      	cmp	r3, r2
 800f12e:	4618      	mov	r0, r3
 800f130:	d101      	bne.n	800f136 <memchr+0x12>
 800f132:	2000      	movs	r0, #0
 800f134:	e003      	b.n	800f13e <memchr+0x1a>
 800f136:	7804      	ldrb	r4, [r0, #0]
 800f138:	3301      	adds	r3, #1
 800f13a:	428c      	cmp	r4, r1
 800f13c:	d1f6      	bne.n	800f12c <memchr+0x8>
 800f13e:	bd10      	pop	{r4, pc}

0800f140 <quorem>:
 800f140:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f144:	6903      	ldr	r3, [r0, #16]
 800f146:	690c      	ldr	r4, [r1, #16]
 800f148:	4607      	mov	r7, r0
 800f14a:	42a3      	cmp	r3, r4
 800f14c:	db7e      	blt.n	800f24c <quorem+0x10c>
 800f14e:	3c01      	subs	r4, #1
 800f150:	00a3      	lsls	r3, r4, #2
 800f152:	f100 0514 	add.w	r5, r0, #20
 800f156:	f101 0814 	add.w	r8, r1, #20
 800f15a:	9300      	str	r3, [sp, #0]
 800f15c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f160:	9301      	str	r3, [sp, #4]
 800f162:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f166:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f16a:	3301      	adds	r3, #1
 800f16c:	429a      	cmp	r2, r3
 800f16e:	fbb2 f6f3 	udiv	r6, r2, r3
 800f172:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f176:	d32e      	bcc.n	800f1d6 <quorem+0x96>
 800f178:	f04f 0a00 	mov.w	sl, #0
 800f17c:	46c4      	mov	ip, r8
 800f17e:	46ae      	mov	lr, r5
 800f180:	46d3      	mov	fp, sl
 800f182:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f186:	b298      	uxth	r0, r3
 800f188:	fb06 a000 	mla	r0, r6, r0, sl
 800f18c:	0c1b      	lsrs	r3, r3, #16
 800f18e:	0c02      	lsrs	r2, r0, #16
 800f190:	fb06 2303 	mla	r3, r6, r3, r2
 800f194:	f8de 2000 	ldr.w	r2, [lr]
 800f198:	b280      	uxth	r0, r0
 800f19a:	b292      	uxth	r2, r2
 800f19c:	1a12      	subs	r2, r2, r0
 800f19e:	445a      	add	r2, fp
 800f1a0:	f8de 0000 	ldr.w	r0, [lr]
 800f1a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f1a8:	b29b      	uxth	r3, r3
 800f1aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f1ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f1b2:	b292      	uxth	r2, r2
 800f1b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f1b8:	45e1      	cmp	r9, ip
 800f1ba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f1be:	f84e 2b04 	str.w	r2, [lr], #4
 800f1c2:	d2de      	bcs.n	800f182 <quorem+0x42>
 800f1c4:	9b00      	ldr	r3, [sp, #0]
 800f1c6:	58eb      	ldr	r3, [r5, r3]
 800f1c8:	b92b      	cbnz	r3, 800f1d6 <quorem+0x96>
 800f1ca:	9b01      	ldr	r3, [sp, #4]
 800f1cc:	3b04      	subs	r3, #4
 800f1ce:	429d      	cmp	r5, r3
 800f1d0:	461a      	mov	r2, r3
 800f1d2:	d32f      	bcc.n	800f234 <quorem+0xf4>
 800f1d4:	613c      	str	r4, [r7, #16]
 800f1d6:	4638      	mov	r0, r7
 800f1d8:	f001 f9d0 	bl	801057c <__mcmp>
 800f1dc:	2800      	cmp	r0, #0
 800f1de:	db25      	blt.n	800f22c <quorem+0xec>
 800f1e0:	4629      	mov	r1, r5
 800f1e2:	2000      	movs	r0, #0
 800f1e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800f1e8:	f8d1 c000 	ldr.w	ip, [r1]
 800f1ec:	fa1f fe82 	uxth.w	lr, r2
 800f1f0:	fa1f f38c 	uxth.w	r3, ip
 800f1f4:	eba3 030e 	sub.w	r3, r3, lr
 800f1f8:	4403      	add	r3, r0
 800f1fa:	0c12      	lsrs	r2, r2, #16
 800f1fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f200:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f204:	b29b      	uxth	r3, r3
 800f206:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f20a:	45c1      	cmp	r9, r8
 800f20c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f210:	f841 3b04 	str.w	r3, [r1], #4
 800f214:	d2e6      	bcs.n	800f1e4 <quorem+0xa4>
 800f216:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f21a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f21e:	b922      	cbnz	r2, 800f22a <quorem+0xea>
 800f220:	3b04      	subs	r3, #4
 800f222:	429d      	cmp	r5, r3
 800f224:	461a      	mov	r2, r3
 800f226:	d30b      	bcc.n	800f240 <quorem+0x100>
 800f228:	613c      	str	r4, [r7, #16]
 800f22a:	3601      	adds	r6, #1
 800f22c:	4630      	mov	r0, r6
 800f22e:	b003      	add	sp, #12
 800f230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f234:	6812      	ldr	r2, [r2, #0]
 800f236:	3b04      	subs	r3, #4
 800f238:	2a00      	cmp	r2, #0
 800f23a:	d1cb      	bne.n	800f1d4 <quorem+0x94>
 800f23c:	3c01      	subs	r4, #1
 800f23e:	e7c6      	b.n	800f1ce <quorem+0x8e>
 800f240:	6812      	ldr	r2, [r2, #0]
 800f242:	3b04      	subs	r3, #4
 800f244:	2a00      	cmp	r2, #0
 800f246:	d1ef      	bne.n	800f228 <quorem+0xe8>
 800f248:	3c01      	subs	r4, #1
 800f24a:	e7ea      	b.n	800f222 <quorem+0xe2>
 800f24c:	2000      	movs	r0, #0
 800f24e:	e7ee      	b.n	800f22e <quorem+0xee>

0800f250 <_dtoa_r>:
 800f250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f254:	4614      	mov	r4, r2
 800f256:	461d      	mov	r5, r3
 800f258:	69c7      	ldr	r7, [r0, #28]
 800f25a:	b097      	sub	sp, #92	@ 0x5c
 800f25c:	4681      	mov	r9, r0
 800f25e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f262:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800f264:	b97f      	cbnz	r7, 800f286 <_dtoa_r+0x36>
 800f266:	2010      	movs	r0, #16
 800f268:	f000 fe0e 	bl	800fe88 <malloc>
 800f26c:	4602      	mov	r2, r0
 800f26e:	f8c9 001c 	str.w	r0, [r9, #28]
 800f272:	b920      	cbnz	r0, 800f27e <_dtoa_r+0x2e>
 800f274:	21ef      	movs	r1, #239	@ 0xef
 800f276:	4bac      	ldr	r3, [pc, #688]	@ (800f528 <_dtoa_r+0x2d8>)
 800f278:	48ac      	ldr	r0, [pc, #688]	@ (800f52c <_dtoa_r+0x2dc>)
 800f27a:	f002 fdab 	bl	8011dd4 <__assert_func>
 800f27e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f282:	6007      	str	r7, [r0, #0]
 800f284:	60c7      	str	r7, [r0, #12]
 800f286:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f28a:	6819      	ldr	r1, [r3, #0]
 800f28c:	b159      	cbz	r1, 800f2a6 <_dtoa_r+0x56>
 800f28e:	685a      	ldr	r2, [r3, #4]
 800f290:	2301      	movs	r3, #1
 800f292:	4093      	lsls	r3, r2
 800f294:	604a      	str	r2, [r1, #4]
 800f296:	608b      	str	r3, [r1, #8]
 800f298:	4648      	mov	r0, r9
 800f29a:	f000 fef3 	bl	8010084 <_Bfree>
 800f29e:	2200      	movs	r2, #0
 800f2a0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f2a4:	601a      	str	r2, [r3, #0]
 800f2a6:	1e2b      	subs	r3, r5, #0
 800f2a8:	bfaf      	iteee	ge
 800f2aa:	2300      	movge	r3, #0
 800f2ac:	2201      	movlt	r2, #1
 800f2ae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f2b2:	9307      	strlt	r3, [sp, #28]
 800f2b4:	bfa8      	it	ge
 800f2b6:	6033      	strge	r3, [r6, #0]
 800f2b8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800f2bc:	4b9c      	ldr	r3, [pc, #624]	@ (800f530 <_dtoa_r+0x2e0>)
 800f2be:	bfb8      	it	lt
 800f2c0:	6032      	strlt	r2, [r6, #0]
 800f2c2:	ea33 0308 	bics.w	r3, r3, r8
 800f2c6:	d112      	bne.n	800f2ee <_dtoa_r+0x9e>
 800f2c8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f2cc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800f2ce:	6013      	str	r3, [r2, #0]
 800f2d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f2d4:	4323      	orrs	r3, r4
 800f2d6:	f000 855e 	beq.w	800fd96 <_dtoa_r+0xb46>
 800f2da:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f2dc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800f534 <_dtoa_r+0x2e4>
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	f000 8560 	beq.w	800fda6 <_dtoa_r+0xb56>
 800f2e6:	f10a 0303 	add.w	r3, sl, #3
 800f2ea:	f000 bd5a 	b.w	800fda2 <_dtoa_r+0xb52>
 800f2ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f2f2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f2f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	2300      	movs	r3, #0
 800f2fe:	f7f1 fdef 	bl	8000ee0 <__aeabi_dcmpeq>
 800f302:	4607      	mov	r7, r0
 800f304:	b158      	cbz	r0, 800f31e <_dtoa_r+0xce>
 800f306:	2301      	movs	r3, #1
 800f308:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800f30a:	6013      	str	r3, [r2, #0]
 800f30c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f30e:	b113      	cbz	r3, 800f316 <_dtoa_r+0xc6>
 800f310:	4b89      	ldr	r3, [pc, #548]	@ (800f538 <_dtoa_r+0x2e8>)
 800f312:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800f314:	6013      	str	r3, [r2, #0]
 800f316:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800f53c <_dtoa_r+0x2ec>
 800f31a:	f000 bd44 	b.w	800fda6 <_dtoa_r+0xb56>
 800f31e:	ab14      	add	r3, sp, #80	@ 0x50
 800f320:	9301      	str	r3, [sp, #4]
 800f322:	ab15      	add	r3, sp, #84	@ 0x54
 800f324:	9300      	str	r3, [sp, #0]
 800f326:	4648      	mov	r0, r9
 800f328:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f32c:	f001 fa3e 	bl	80107ac <__d2b>
 800f330:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800f334:	9003      	str	r0, [sp, #12]
 800f336:	2e00      	cmp	r6, #0
 800f338:	d078      	beq.n	800f42c <_dtoa_r+0x1dc>
 800f33a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f33e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f340:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f344:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f348:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f34c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f350:	9712      	str	r7, [sp, #72]	@ 0x48
 800f352:	4619      	mov	r1, r3
 800f354:	2200      	movs	r2, #0
 800f356:	4b7a      	ldr	r3, [pc, #488]	@ (800f540 <_dtoa_r+0x2f0>)
 800f358:	f7f1 f9a2 	bl	80006a0 <__aeabi_dsub>
 800f35c:	a36c      	add	r3, pc, #432	@ (adr r3, 800f510 <_dtoa_r+0x2c0>)
 800f35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f362:	f7f1 fb55 	bl	8000a10 <__aeabi_dmul>
 800f366:	a36c      	add	r3, pc, #432	@ (adr r3, 800f518 <_dtoa_r+0x2c8>)
 800f368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f36c:	f7f1 f99a 	bl	80006a4 <__adddf3>
 800f370:	4604      	mov	r4, r0
 800f372:	4630      	mov	r0, r6
 800f374:	460d      	mov	r5, r1
 800f376:	f7f1 fae1 	bl	800093c <__aeabi_i2d>
 800f37a:	a369      	add	r3, pc, #420	@ (adr r3, 800f520 <_dtoa_r+0x2d0>)
 800f37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f380:	f7f1 fb46 	bl	8000a10 <__aeabi_dmul>
 800f384:	4602      	mov	r2, r0
 800f386:	460b      	mov	r3, r1
 800f388:	4620      	mov	r0, r4
 800f38a:	4629      	mov	r1, r5
 800f38c:	f7f1 f98a 	bl	80006a4 <__adddf3>
 800f390:	4604      	mov	r4, r0
 800f392:	460d      	mov	r5, r1
 800f394:	f7f1 fdec 	bl	8000f70 <__aeabi_d2iz>
 800f398:	2200      	movs	r2, #0
 800f39a:	4607      	mov	r7, r0
 800f39c:	2300      	movs	r3, #0
 800f39e:	4620      	mov	r0, r4
 800f3a0:	4629      	mov	r1, r5
 800f3a2:	f7f1 fda7 	bl	8000ef4 <__aeabi_dcmplt>
 800f3a6:	b140      	cbz	r0, 800f3ba <_dtoa_r+0x16a>
 800f3a8:	4638      	mov	r0, r7
 800f3aa:	f7f1 fac7 	bl	800093c <__aeabi_i2d>
 800f3ae:	4622      	mov	r2, r4
 800f3b0:	462b      	mov	r3, r5
 800f3b2:	f7f1 fd95 	bl	8000ee0 <__aeabi_dcmpeq>
 800f3b6:	b900      	cbnz	r0, 800f3ba <_dtoa_r+0x16a>
 800f3b8:	3f01      	subs	r7, #1
 800f3ba:	2f16      	cmp	r7, #22
 800f3bc:	d854      	bhi.n	800f468 <_dtoa_r+0x218>
 800f3be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f3c2:	4b60      	ldr	r3, [pc, #384]	@ (800f544 <_dtoa_r+0x2f4>)
 800f3c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3cc:	f7f1 fd92 	bl	8000ef4 <__aeabi_dcmplt>
 800f3d0:	2800      	cmp	r0, #0
 800f3d2:	d04b      	beq.n	800f46c <_dtoa_r+0x21c>
 800f3d4:	2300      	movs	r3, #0
 800f3d6:	3f01      	subs	r7, #1
 800f3d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f3da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f3dc:	1b9b      	subs	r3, r3, r6
 800f3de:	1e5a      	subs	r2, r3, #1
 800f3e0:	bf49      	itett	mi
 800f3e2:	f1c3 0301 	rsbmi	r3, r3, #1
 800f3e6:	2300      	movpl	r3, #0
 800f3e8:	9304      	strmi	r3, [sp, #16]
 800f3ea:	2300      	movmi	r3, #0
 800f3ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800f3ee:	bf54      	ite	pl
 800f3f0:	9304      	strpl	r3, [sp, #16]
 800f3f2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800f3f4:	2f00      	cmp	r7, #0
 800f3f6:	db3b      	blt.n	800f470 <_dtoa_r+0x220>
 800f3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3fa:	970e      	str	r7, [sp, #56]	@ 0x38
 800f3fc:	443b      	add	r3, r7
 800f3fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800f400:	2300      	movs	r3, #0
 800f402:	930a      	str	r3, [sp, #40]	@ 0x28
 800f404:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f406:	2b09      	cmp	r3, #9
 800f408:	d865      	bhi.n	800f4d6 <_dtoa_r+0x286>
 800f40a:	2b05      	cmp	r3, #5
 800f40c:	bfc4      	itt	gt
 800f40e:	3b04      	subgt	r3, #4
 800f410:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800f412:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800f414:	bfc8      	it	gt
 800f416:	2400      	movgt	r4, #0
 800f418:	f1a3 0302 	sub.w	r3, r3, #2
 800f41c:	bfd8      	it	le
 800f41e:	2401      	movle	r4, #1
 800f420:	2b03      	cmp	r3, #3
 800f422:	d864      	bhi.n	800f4ee <_dtoa_r+0x29e>
 800f424:	e8df f003 	tbb	[pc, r3]
 800f428:	2c385553 	.word	0x2c385553
 800f42c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f430:	441e      	add	r6, r3
 800f432:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f436:	2b20      	cmp	r3, #32
 800f438:	bfc1      	itttt	gt
 800f43a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f43e:	fa08 f803 	lslgt.w	r8, r8, r3
 800f442:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f446:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f44a:	bfd6      	itet	le
 800f44c:	f1c3 0320 	rsble	r3, r3, #32
 800f450:	ea48 0003 	orrgt.w	r0, r8, r3
 800f454:	fa04 f003 	lslle.w	r0, r4, r3
 800f458:	f7f1 fa60 	bl	800091c <__aeabi_ui2d>
 800f45c:	2201      	movs	r2, #1
 800f45e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f462:	3e01      	subs	r6, #1
 800f464:	9212      	str	r2, [sp, #72]	@ 0x48
 800f466:	e774      	b.n	800f352 <_dtoa_r+0x102>
 800f468:	2301      	movs	r3, #1
 800f46a:	e7b5      	b.n	800f3d8 <_dtoa_r+0x188>
 800f46c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800f46e:	e7b4      	b.n	800f3da <_dtoa_r+0x18a>
 800f470:	9b04      	ldr	r3, [sp, #16]
 800f472:	1bdb      	subs	r3, r3, r7
 800f474:	9304      	str	r3, [sp, #16]
 800f476:	427b      	negs	r3, r7
 800f478:	930a      	str	r3, [sp, #40]	@ 0x28
 800f47a:	2300      	movs	r3, #0
 800f47c:	930e      	str	r3, [sp, #56]	@ 0x38
 800f47e:	e7c1      	b.n	800f404 <_dtoa_r+0x1b4>
 800f480:	2301      	movs	r3, #1
 800f482:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f484:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f486:	eb07 0b03 	add.w	fp, r7, r3
 800f48a:	f10b 0301 	add.w	r3, fp, #1
 800f48e:	2b01      	cmp	r3, #1
 800f490:	9308      	str	r3, [sp, #32]
 800f492:	bfb8      	it	lt
 800f494:	2301      	movlt	r3, #1
 800f496:	e006      	b.n	800f4a6 <_dtoa_r+0x256>
 800f498:	2301      	movs	r3, #1
 800f49a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f49c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	dd28      	ble.n	800f4f4 <_dtoa_r+0x2a4>
 800f4a2:	469b      	mov	fp, r3
 800f4a4:	9308      	str	r3, [sp, #32]
 800f4a6:	2100      	movs	r1, #0
 800f4a8:	2204      	movs	r2, #4
 800f4aa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f4ae:	f102 0514 	add.w	r5, r2, #20
 800f4b2:	429d      	cmp	r5, r3
 800f4b4:	d926      	bls.n	800f504 <_dtoa_r+0x2b4>
 800f4b6:	6041      	str	r1, [r0, #4]
 800f4b8:	4648      	mov	r0, r9
 800f4ba:	f000 fda3 	bl	8010004 <_Balloc>
 800f4be:	4682      	mov	sl, r0
 800f4c0:	2800      	cmp	r0, #0
 800f4c2:	d143      	bne.n	800f54c <_dtoa_r+0x2fc>
 800f4c4:	4602      	mov	r2, r0
 800f4c6:	f240 11af 	movw	r1, #431	@ 0x1af
 800f4ca:	4b1f      	ldr	r3, [pc, #124]	@ (800f548 <_dtoa_r+0x2f8>)
 800f4cc:	e6d4      	b.n	800f278 <_dtoa_r+0x28>
 800f4ce:	2300      	movs	r3, #0
 800f4d0:	e7e3      	b.n	800f49a <_dtoa_r+0x24a>
 800f4d2:	2300      	movs	r3, #0
 800f4d4:	e7d5      	b.n	800f482 <_dtoa_r+0x232>
 800f4d6:	2401      	movs	r4, #1
 800f4d8:	2300      	movs	r3, #0
 800f4da:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f4dc:	9320      	str	r3, [sp, #128]	@ 0x80
 800f4de:	f04f 3bff 	mov.w	fp, #4294967295
 800f4e2:	2200      	movs	r2, #0
 800f4e4:	2312      	movs	r3, #18
 800f4e6:	f8cd b020 	str.w	fp, [sp, #32]
 800f4ea:	9221      	str	r2, [sp, #132]	@ 0x84
 800f4ec:	e7db      	b.n	800f4a6 <_dtoa_r+0x256>
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f4f2:	e7f4      	b.n	800f4de <_dtoa_r+0x28e>
 800f4f4:	f04f 0b01 	mov.w	fp, #1
 800f4f8:	465b      	mov	r3, fp
 800f4fa:	f8cd b020 	str.w	fp, [sp, #32]
 800f4fe:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800f502:	e7d0      	b.n	800f4a6 <_dtoa_r+0x256>
 800f504:	3101      	adds	r1, #1
 800f506:	0052      	lsls	r2, r2, #1
 800f508:	e7d1      	b.n	800f4ae <_dtoa_r+0x25e>
 800f50a:	bf00      	nop
 800f50c:	f3af 8000 	nop.w
 800f510:	636f4361 	.word	0x636f4361
 800f514:	3fd287a7 	.word	0x3fd287a7
 800f518:	8b60c8b3 	.word	0x8b60c8b3
 800f51c:	3fc68a28 	.word	0x3fc68a28
 800f520:	509f79fb 	.word	0x509f79fb
 800f524:	3fd34413 	.word	0x3fd34413
 800f528:	0801250c 	.word	0x0801250c
 800f52c:	08012523 	.word	0x08012523
 800f530:	7ff00000 	.word	0x7ff00000
 800f534:	08012508 	.word	0x08012508
 800f538:	0801260d 	.word	0x0801260d
 800f53c:	0801260c 	.word	0x0801260c
 800f540:	3ff80000 	.word	0x3ff80000
 800f544:	080126b8 	.word	0x080126b8
 800f548:	0801257b 	.word	0x0801257b
 800f54c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f550:	6018      	str	r0, [r3, #0]
 800f552:	9b08      	ldr	r3, [sp, #32]
 800f554:	2b0e      	cmp	r3, #14
 800f556:	f200 80a1 	bhi.w	800f69c <_dtoa_r+0x44c>
 800f55a:	2c00      	cmp	r4, #0
 800f55c:	f000 809e 	beq.w	800f69c <_dtoa_r+0x44c>
 800f560:	2f00      	cmp	r7, #0
 800f562:	dd33      	ble.n	800f5cc <_dtoa_r+0x37c>
 800f564:	4b9c      	ldr	r3, [pc, #624]	@ (800f7d8 <_dtoa_r+0x588>)
 800f566:	f007 020f 	and.w	r2, r7, #15
 800f56a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f56e:	05f8      	lsls	r0, r7, #23
 800f570:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f574:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800f578:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f57c:	d516      	bpl.n	800f5ac <_dtoa_r+0x35c>
 800f57e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f582:	4b96      	ldr	r3, [pc, #600]	@ (800f7dc <_dtoa_r+0x58c>)
 800f584:	2603      	movs	r6, #3
 800f586:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f58a:	f7f1 fb6b 	bl	8000c64 <__aeabi_ddiv>
 800f58e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f592:	f004 040f 	and.w	r4, r4, #15
 800f596:	4d91      	ldr	r5, [pc, #580]	@ (800f7dc <_dtoa_r+0x58c>)
 800f598:	b954      	cbnz	r4, 800f5b0 <_dtoa_r+0x360>
 800f59a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f59e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5a2:	f7f1 fb5f 	bl	8000c64 <__aeabi_ddiv>
 800f5a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f5aa:	e028      	b.n	800f5fe <_dtoa_r+0x3ae>
 800f5ac:	2602      	movs	r6, #2
 800f5ae:	e7f2      	b.n	800f596 <_dtoa_r+0x346>
 800f5b0:	07e1      	lsls	r1, r4, #31
 800f5b2:	d508      	bpl.n	800f5c6 <_dtoa_r+0x376>
 800f5b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f5b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f5bc:	f7f1 fa28 	bl	8000a10 <__aeabi_dmul>
 800f5c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f5c4:	3601      	adds	r6, #1
 800f5c6:	1064      	asrs	r4, r4, #1
 800f5c8:	3508      	adds	r5, #8
 800f5ca:	e7e5      	b.n	800f598 <_dtoa_r+0x348>
 800f5cc:	f000 80af 	beq.w	800f72e <_dtoa_r+0x4de>
 800f5d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f5d4:	427c      	negs	r4, r7
 800f5d6:	4b80      	ldr	r3, [pc, #512]	@ (800f7d8 <_dtoa_r+0x588>)
 800f5d8:	f004 020f 	and.w	r2, r4, #15
 800f5dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e4:	f7f1 fa14 	bl	8000a10 <__aeabi_dmul>
 800f5e8:	2602      	movs	r6, #2
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f5f0:	4d7a      	ldr	r5, [pc, #488]	@ (800f7dc <_dtoa_r+0x58c>)
 800f5f2:	1124      	asrs	r4, r4, #4
 800f5f4:	2c00      	cmp	r4, #0
 800f5f6:	f040 808f 	bne.w	800f718 <_dtoa_r+0x4c8>
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d1d3      	bne.n	800f5a6 <_dtoa_r+0x356>
 800f5fe:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800f602:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f604:	2b00      	cmp	r3, #0
 800f606:	f000 8094 	beq.w	800f732 <_dtoa_r+0x4e2>
 800f60a:	2200      	movs	r2, #0
 800f60c:	4620      	mov	r0, r4
 800f60e:	4629      	mov	r1, r5
 800f610:	4b73      	ldr	r3, [pc, #460]	@ (800f7e0 <_dtoa_r+0x590>)
 800f612:	f7f1 fc6f 	bl	8000ef4 <__aeabi_dcmplt>
 800f616:	2800      	cmp	r0, #0
 800f618:	f000 808b 	beq.w	800f732 <_dtoa_r+0x4e2>
 800f61c:	9b08      	ldr	r3, [sp, #32]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	f000 8087 	beq.w	800f732 <_dtoa_r+0x4e2>
 800f624:	f1bb 0f00 	cmp.w	fp, #0
 800f628:	dd34      	ble.n	800f694 <_dtoa_r+0x444>
 800f62a:	4620      	mov	r0, r4
 800f62c:	2200      	movs	r2, #0
 800f62e:	4629      	mov	r1, r5
 800f630:	4b6c      	ldr	r3, [pc, #432]	@ (800f7e4 <_dtoa_r+0x594>)
 800f632:	f7f1 f9ed 	bl	8000a10 <__aeabi_dmul>
 800f636:	465c      	mov	r4, fp
 800f638:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f63c:	f107 38ff 	add.w	r8, r7, #4294967295
 800f640:	3601      	adds	r6, #1
 800f642:	4630      	mov	r0, r6
 800f644:	f7f1 f97a 	bl	800093c <__aeabi_i2d>
 800f648:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f64c:	f7f1 f9e0 	bl	8000a10 <__aeabi_dmul>
 800f650:	2200      	movs	r2, #0
 800f652:	4b65      	ldr	r3, [pc, #404]	@ (800f7e8 <_dtoa_r+0x598>)
 800f654:	f7f1 f826 	bl	80006a4 <__adddf3>
 800f658:	4605      	mov	r5, r0
 800f65a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f65e:	2c00      	cmp	r4, #0
 800f660:	d16a      	bne.n	800f738 <_dtoa_r+0x4e8>
 800f662:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f666:	2200      	movs	r2, #0
 800f668:	4b60      	ldr	r3, [pc, #384]	@ (800f7ec <_dtoa_r+0x59c>)
 800f66a:	f7f1 f819 	bl	80006a0 <__aeabi_dsub>
 800f66e:	4602      	mov	r2, r0
 800f670:	460b      	mov	r3, r1
 800f672:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f676:	462a      	mov	r2, r5
 800f678:	4633      	mov	r3, r6
 800f67a:	f7f1 fc59 	bl	8000f30 <__aeabi_dcmpgt>
 800f67e:	2800      	cmp	r0, #0
 800f680:	f040 8298 	bne.w	800fbb4 <_dtoa_r+0x964>
 800f684:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f688:	462a      	mov	r2, r5
 800f68a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f68e:	f7f1 fc31 	bl	8000ef4 <__aeabi_dcmplt>
 800f692:	bb38      	cbnz	r0, 800f6e4 <_dtoa_r+0x494>
 800f694:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800f698:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800f69c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	f2c0 8157 	blt.w	800f952 <_dtoa_r+0x702>
 800f6a4:	2f0e      	cmp	r7, #14
 800f6a6:	f300 8154 	bgt.w	800f952 <_dtoa_r+0x702>
 800f6aa:	4b4b      	ldr	r3, [pc, #300]	@ (800f7d8 <_dtoa_r+0x588>)
 800f6ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f6b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f6b4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f6b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	f280 80e5 	bge.w	800f88a <_dtoa_r+0x63a>
 800f6c0:	9b08      	ldr	r3, [sp, #32]
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	f300 80e1 	bgt.w	800f88a <_dtoa_r+0x63a>
 800f6c8:	d10c      	bne.n	800f6e4 <_dtoa_r+0x494>
 800f6ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	4b46      	ldr	r3, [pc, #280]	@ (800f7ec <_dtoa_r+0x59c>)
 800f6d2:	f7f1 f99d 	bl	8000a10 <__aeabi_dmul>
 800f6d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f6da:	f7f1 fc1f 	bl	8000f1c <__aeabi_dcmpge>
 800f6de:	2800      	cmp	r0, #0
 800f6e0:	f000 8266 	beq.w	800fbb0 <_dtoa_r+0x960>
 800f6e4:	2400      	movs	r4, #0
 800f6e6:	4625      	mov	r5, r4
 800f6e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f6ea:	4656      	mov	r6, sl
 800f6ec:	ea6f 0803 	mvn.w	r8, r3
 800f6f0:	2700      	movs	r7, #0
 800f6f2:	4621      	mov	r1, r4
 800f6f4:	4648      	mov	r0, r9
 800f6f6:	f000 fcc5 	bl	8010084 <_Bfree>
 800f6fa:	2d00      	cmp	r5, #0
 800f6fc:	f000 80bd 	beq.w	800f87a <_dtoa_r+0x62a>
 800f700:	b12f      	cbz	r7, 800f70e <_dtoa_r+0x4be>
 800f702:	42af      	cmp	r7, r5
 800f704:	d003      	beq.n	800f70e <_dtoa_r+0x4be>
 800f706:	4639      	mov	r1, r7
 800f708:	4648      	mov	r0, r9
 800f70a:	f000 fcbb 	bl	8010084 <_Bfree>
 800f70e:	4629      	mov	r1, r5
 800f710:	4648      	mov	r0, r9
 800f712:	f000 fcb7 	bl	8010084 <_Bfree>
 800f716:	e0b0      	b.n	800f87a <_dtoa_r+0x62a>
 800f718:	07e2      	lsls	r2, r4, #31
 800f71a:	d505      	bpl.n	800f728 <_dtoa_r+0x4d8>
 800f71c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f720:	f7f1 f976 	bl	8000a10 <__aeabi_dmul>
 800f724:	2301      	movs	r3, #1
 800f726:	3601      	adds	r6, #1
 800f728:	1064      	asrs	r4, r4, #1
 800f72a:	3508      	adds	r5, #8
 800f72c:	e762      	b.n	800f5f4 <_dtoa_r+0x3a4>
 800f72e:	2602      	movs	r6, #2
 800f730:	e765      	b.n	800f5fe <_dtoa_r+0x3ae>
 800f732:	46b8      	mov	r8, r7
 800f734:	9c08      	ldr	r4, [sp, #32]
 800f736:	e784      	b.n	800f642 <_dtoa_r+0x3f2>
 800f738:	4b27      	ldr	r3, [pc, #156]	@ (800f7d8 <_dtoa_r+0x588>)
 800f73a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f73c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f740:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f744:	4454      	add	r4, sl
 800f746:	2900      	cmp	r1, #0
 800f748:	d054      	beq.n	800f7f4 <_dtoa_r+0x5a4>
 800f74a:	2000      	movs	r0, #0
 800f74c:	4928      	ldr	r1, [pc, #160]	@ (800f7f0 <_dtoa_r+0x5a0>)
 800f74e:	f7f1 fa89 	bl	8000c64 <__aeabi_ddiv>
 800f752:	4633      	mov	r3, r6
 800f754:	462a      	mov	r2, r5
 800f756:	f7f0 ffa3 	bl	80006a0 <__aeabi_dsub>
 800f75a:	4656      	mov	r6, sl
 800f75c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f760:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f764:	f7f1 fc04 	bl	8000f70 <__aeabi_d2iz>
 800f768:	4605      	mov	r5, r0
 800f76a:	f7f1 f8e7 	bl	800093c <__aeabi_i2d>
 800f76e:	4602      	mov	r2, r0
 800f770:	460b      	mov	r3, r1
 800f772:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f776:	f7f0 ff93 	bl	80006a0 <__aeabi_dsub>
 800f77a:	4602      	mov	r2, r0
 800f77c:	460b      	mov	r3, r1
 800f77e:	3530      	adds	r5, #48	@ 0x30
 800f780:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f784:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f788:	f806 5b01 	strb.w	r5, [r6], #1
 800f78c:	f7f1 fbb2 	bl	8000ef4 <__aeabi_dcmplt>
 800f790:	2800      	cmp	r0, #0
 800f792:	d172      	bne.n	800f87a <_dtoa_r+0x62a>
 800f794:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f798:	2000      	movs	r0, #0
 800f79a:	4911      	ldr	r1, [pc, #68]	@ (800f7e0 <_dtoa_r+0x590>)
 800f79c:	f7f0 ff80 	bl	80006a0 <__aeabi_dsub>
 800f7a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f7a4:	f7f1 fba6 	bl	8000ef4 <__aeabi_dcmplt>
 800f7a8:	2800      	cmp	r0, #0
 800f7aa:	f040 80b4 	bne.w	800f916 <_dtoa_r+0x6c6>
 800f7ae:	42a6      	cmp	r6, r4
 800f7b0:	f43f af70 	beq.w	800f694 <_dtoa_r+0x444>
 800f7b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	4b0a      	ldr	r3, [pc, #40]	@ (800f7e4 <_dtoa_r+0x594>)
 800f7bc:	f7f1 f928 	bl	8000a10 <__aeabi_dmul>
 800f7c0:	2200      	movs	r2, #0
 800f7c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f7c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f7ca:	4b06      	ldr	r3, [pc, #24]	@ (800f7e4 <_dtoa_r+0x594>)
 800f7cc:	f7f1 f920 	bl	8000a10 <__aeabi_dmul>
 800f7d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f7d4:	e7c4      	b.n	800f760 <_dtoa_r+0x510>
 800f7d6:	bf00      	nop
 800f7d8:	080126b8 	.word	0x080126b8
 800f7dc:	08012690 	.word	0x08012690
 800f7e0:	3ff00000 	.word	0x3ff00000
 800f7e4:	40240000 	.word	0x40240000
 800f7e8:	401c0000 	.word	0x401c0000
 800f7ec:	40140000 	.word	0x40140000
 800f7f0:	3fe00000 	.word	0x3fe00000
 800f7f4:	4631      	mov	r1, r6
 800f7f6:	4628      	mov	r0, r5
 800f7f8:	f7f1 f90a 	bl	8000a10 <__aeabi_dmul>
 800f7fc:	4656      	mov	r6, sl
 800f7fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f802:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f804:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f808:	f7f1 fbb2 	bl	8000f70 <__aeabi_d2iz>
 800f80c:	4605      	mov	r5, r0
 800f80e:	f7f1 f895 	bl	800093c <__aeabi_i2d>
 800f812:	4602      	mov	r2, r0
 800f814:	460b      	mov	r3, r1
 800f816:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f81a:	f7f0 ff41 	bl	80006a0 <__aeabi_dsub>
 800f81e:	4602      	mov	r2, r0
 800f820:	460b      	mov	r3, r1
 800f822:	3530      	adds	r5, #48	@ 0x30
 800f824:	f806 5b01 	strb.w	r5, [r6], #1
 800f828:	42a6      	cmp	r6, r4
 800f82a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f82e:	f04f 0200 	mov.w	r2, #0
 800f832:	d124      	bne.n	800f87e <_dtoa_r+0x62e>
 800f834:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f838:	4bae      	ldr	r3, [pc, #696]	@ (800faf4 <_dtoa_r+0x8a4>)
 800f83a:	f7f0 ff33 	bl	80006a4 <__adddf3>
 800f83e:	4602      	mov	r2, r0
 800f840:	460b      	mov	r3, r1
 800f842:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f846:	f7f1 fb73 	bl	8000f30 <__aeabi_dcmpgt>
 800f84a:	2800      	cmp	r0, #0
 800f84c:	d163      	bne.n	800f916 <_dtoa_r+0x6c6>
 800f84e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f852:	2000      	movs	r0, #0
 800f854:	49a7      	ldr	r1, [pc, #668]	@ (800faf4 <_dtoa_r+0x8a4>)
 800f856:	f7f0 ff23 	bl	80006a0 <__aeabi_dsub>
 800f85a:	4602      	mov	r2, r0
 800f85c:	460b      	mov	r3, r1
 800f85e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f862:	f7f1 fb47 	bl	8000ef4 <__aeabi_dcmplt>
 800f866:	2800      	cmp	r0, #0
 800f868:	f43f af14 	beq.w	800f694 <_dtoa_r+0x444>
 800f86c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f86e:	1e73      	subs	r3, r6, #1
 800f870:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f872:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f876:	2b30      	cmp	r3, #48	@ 0x30
 800f878:	d0f8      	beq.n	800f86c <_dtoa_r+0x61c>
 800f87a:	4647      	mov	r7, r8
 800f87c:	e03b      	b.n	800f8f6 <_dtoa_r+0x6a6>
 800f87e:	4b9e      	ldr	r3, [pc, #632]	@ (800faf8 <_dtoa_r+0x8a8>)
 800f880:	f7f1 f8c6 	bl	8000a10 <__aeabi_dmul>
 800f884:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f888:	e7bc      	b.n	800f804 <_dtoa_r+0x5b4>
 800f88a:	4656      	mov	r6, sl
 800f88c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800f890:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f894:	4620      	mov	r0, r4
 800f896:	4629      	mov	r1, r5
 800f898:	f7f1 f9e4 	bl	8000c64 <__aeabi_ddiv>
 800f89c:	f7f1 fb68 	bl	8000f70 <__aeabi_d2iz>
 800f8a0:	4680      	mov	r8, r0
 800f8a2:	f7f1 f84b 	bl	800093c <__aeabi_i2d>
 800f8a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f8aa:	f7f1 f8b1 	bl	8000a10 <__aeabi_dmul>
 800f8ae:	4602      	mov	r2, r0
 800f8b0:	460b      	mov	r3, r1
 800f8b2:	4620      	mov	r0, r4
 800f8b4:	4629      	mov	r1, r5
 800f8b6:	f7f0 fef3 	bl	80006a0 <__aeabi_dsub>
 800f8ba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f8be:	9d08      	ldr	r5, [sp, #32]
 800f8c0:	f806 4b01 	strb.w	r4, [r6], #1
 800f8c4:	eba6 040a 	sub.w	r4, r6, sl
 800f8c8:	42a5      	cmp	r5, r4
 800f8ca:	4602      	mov	r2, r0
 800f8cc:	460b      	mov	r3, r1
 800f8ce:	d133      	bne.n	800f938 <_dtoa_r+0x6e8>
 800f8d0:	f7f0 fee8 	bl	80006a4 <__adddf3>
 800f8d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f8d8:	4604      	mov	r4, r0
 800f8da:	460d      	mov	r5, r1
 800f8dc:	f7f1 fb28 	bl	8000f30 <__aeabi_dcmpgt>
 800f8e0:	b9c0      	cbnz	r0, 800f914 <_dtoa_r+0x6c4>
 800f8e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f8e6:	4620      	mov	r0, r4
 800f8e8:	4629      	mov	r1, r5
 800f8ea:	f7f1 faf9 	bl	8000ee0 <__aeabi_dcmpeq>
 800f8ee:	b110      	cbz	r0, 800f8f6 <_dtoa_r+0x6a6>
 800f8f0:	f018 0f01 	tst.w	r8, #1
 800f8f4:	d10e      	bne.n	800f914 <_dtoa_r+0x6c4>
 800f8f6:	4648      	mov	r0, r9
 800f8f8:	9903      	ldr	r1, [sp, #12]
 800f8fa:	f000 fbc3 	bl	8010084 <_Bfree>
 800f8fe:	2300      	movs	r3, #0
 800f900:	7033      	strb	r3, [r6, #0]
 800f902:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800f904:	3701      	adds	r7, #1
 800f906:	601f      	str	r7, [r3, #0]
 800f908:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	f000 824b 	beq.w	800fda6 <_dtoa_r+0xb56>
 800f910:	601e      	str	r6, [r3, #0]
 800f912:	e248      	b.n	800fda6 <_dtoa_r+0xb56>
 800f914:	46b8      	mov	r8, r7
 800f916:	4633      	mov	r3, r6
 800f918:	461e      	mov	r6, r3
 800f91a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f91e:	2a39      	cmp	r2, #57	@ 0x39
 800f920:	d106      	bne.n	800f930 <_dtoa_r+0x6e0>
 800f922:	459a      	cmp	sl, r3
 800f924:	d1f8      	bne.n	800f918 <_dtoa_r+0x6c8>
 800f926:	2230      	movs	r2, #48	@ 0x30
 800f928:	f108 0801 	add.w	r8, r8, #1
 800f92c:	f88a 2000 	strb.w	r2, [sl]
 800f930:	781a      	ldrb	r2, [r3, #0]
 800f932:	3201      	adds	r2, #1
 800f934:	701a      	strb	r2, [r3, #0]
 800f936:	e7a0      	b.n	800f87a <_dtoa_r+0x62a>
 800f938:	2200      	movs	r2, #0
 800f93a:	4b6f      	ldr	r3, [pc, #444]	@ (800faf8 <_dtoa_r+0x8a8>)
 800f93c:	f7f1 f868 	bl	8000a10 <__aeabi_dmul>
 800f940:	2200      	movs	r2, #0
 800f942:	2300      	movs	r3, #0
 800f944:	4604      	mov	r4, r0
 800f946:	460d      	mov	r5, r1
 800f948:	f7f1 faca 	bl	8000ee0 <__aeabi_dcmpeq>
 800f94c:	2800      	cmp	r0, #0
 800f94e:	d09f      	beq.n	800f890 <_dtoa_r+0x640>
 800f950:	e7d1      	b.n	800f8f6 <_dtoa_r+0x6a6>
 800f952:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f954:	2a00      	cmp	r2, #0
 800f956:	f000 80ea 	beq.w	800fb2e <_dtoa_r+0x8de>
 800f95a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f95c:	2a01      	cmp	r2, #1
 800f95e:	f300 80cd 	bgt.w	800fafc <_dtoa_r+0x8ac>
 800f962:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f964:	2a00      	cmp	r2, #0
 800f966:	f000 80c1 	beq.w	800faec <_dtoa_r+0x89c>
 800f96a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f96e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f970:	9e04      	ldr	r6, [sp, #16]
 800f972:	9a04      	ldr	r2, [sp, #16]
 800f974:	2101      	movs	r1, #1
 800f976:	441a      	add	r2, r3
 800f978:	9204      	str	r2, [sp, #16]
 800f97a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f97c:	4648      	mov	r0, r9
 800f97e:	441a      	add	r2, r3
 800f980:	9209      	str	r2, [sp, #36]	@ 0x24
 800f982:	f000 fc7d 	bl	8010280 <__i2b>
 800f986:	4605      	mov	r5, r0
 800f988:	b166      	cbz	r6, 800f9a4 <_dtoa_r+0x754>
 800f98a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	dd09      	ble.n	800f9a4 <_dtoa_r+0x754>
 800f990:	42b3      	cmp	r3, r6
 800f992:	bfa8      	it	ge
 800f994:	4633      	movge	r3, r6
 800f996:	9a04      	ldr	r2, [sp, #16]
 800f998:	1af6      	subs	r6, r6, r3
 800f99a:	1ad2      	subs	r2, r2, r3
 800f99c:	9204      	str	r2, [sp, #16]
 800f99e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f9a0:	1ad3      	subs	r3, r2, r3
 800f9a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f9a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9a6:	b30b      	cbz	r3, 800f9ec <_dtoa_r+0x79c>
 800f9a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	f000 80c6 	beq.w	800fb3c <_dtoa_r+0x8ec>
 800f9b0:	2c00      	cmp	r4, #0
 800f9b2:	f000 80c0 	beq.w	800fb36 <_dtoa_r+0x8e6>
 800f9b6:	4629      	mov	r1, r5
 800f9b8:	4622      	mov	r2, r4
 800f9ba:	4648      	mov	r0, r9
 800f9bc:	f000 fd18 	bl	80103f0 <__pow5mult>
 800f9c0:	9a03      	ldr	r2, [sp, #12]
 800f9c2:	4601      	mov	r1, r0
 800f9c4:	4605      	mov	r5, r0
 800f9c6:	4648      	mov	r0, r9
 800f9c8:	f000 fc70 	bl	80102ac <__multiply>
 800f9cc:	9903      	ldr	r1, [sp, #12]
 800f9ce:	4680      	mov	r8, r0
 800f9d0:	4648      	mov	r0, r9
 800f9d2:	f000 fb57 	bl	8010084 <_Bfree>
 800f9d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9d8:	1b1b      	subs	r3, r3, r4
 800f9da:	930a      	str	r3, [sp, #40]	@ 0x28
 800f9dc:	f000 80b1 	beq.w	800fb42 <_dtoa_r+0x8f2>
 800f9e0:	4641      	mov	r1, r8
 800f9e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f9e4:	4648      	mov	r0, r9
 800f9e6:	f000 fd03 	bl	80103f0 <__pow5mult>
 800f9ea:	9003      	str	r0, [sp, #12]
 800f9ec:	2101      	movs	r1, #1
 800f9ee:	4648      	mov	r0, r9
 800f9f0:	f000 fc46 	bl	8010280 <__i2b>
 800f9f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f9f6:	4604      	mov	r4, r0
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	f000 81d8 	beq.w	800fdae <_dtoa_r+0xb5e>
 800f9fe:	461a      	mov	r2, r3
 800fa00:	4601      	mov	r1, r0
 800fa02:	4648      	mov	r0, r9
 800fa04:	f000 fcf4 	bl	80103f0 <__pow5mult>
 800fa08:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fa0a:	4604      	mov	r4, r0
 800fa0c:	2b01      	cmp	r3, #1
 800fa0e:	f300 809f 	bgt.w	800fb50 <_dtoa_r+0x900>
 800fa12:	9b06      	ldr	r3, [sp, #24]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	f040 8097 	bne.w	800fb48 <_dtoa_r+0x8f8>
 800fa1a:	9b07      	ldr	r3, [sp, #28]
 800fa1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	f040 8093 	bne.w	800fb4c <_dtoa_r+0x8fc>
 800fa26:	9b07      	ldr	r3, [sp, #28]
 800fa28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fa2c:	0d1b      	lsrs	r3, r3, #20
 800fa2e:	051b      	lsls	r3, r3, #20
 800fa30:	b133      	cbz	r3, 800fa40 <_dtoa_r+0x7f0>
 800fa32:	9b04      	ldr	r3, [sp, #16]
 800fa34:	3301      	adds	r3, #1
 800fa36:	9304      	str	r3, [sp, #16]
 800fa38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa3a:	3301      	adds	r3, #1
 800fa3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa3e:	2301      	movs	r3, #1
 800fa40:	930a      	str	r3, [sp, #40]	@ 0x28
 800fa42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	f000 81b8 	beq.w	800fdba <_dtoa_r+0xb6a>
 800fa4a:	6923      	ldr	r3, [r4, #16]
 800fa4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fa50:	6918      	ldr	r0, [r3, #16]
 800fa52:	f000 fbc9 	bl	80101e8 <__hi0bits>
 800fa56:	f1c0 0020 	rsb	r0, r0, #32
 800fa5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa5c:	4418      	add	r0, r3
 800fa5e:	f010 001f 	ands.w	r0, r0, #31
 800fa62:	f000 8082 	beq.w	800fb6a <_dtoa_r+0x91a>
 800fa66:	f1c0 0320 	rsb	r3, r0, #32
 800fa6a:	2b04      	cmp	r3, #4
 800fa6c:	dd73      	ble.n	800fb56 <_dtoa_r+0x906>
 800fa6e:	9b04      	ldr	r3, [sp, #16]
 800fa70:	f1c0 001c 	rsb	r0, r0, #28
 800fa74:	4403      	add	r3, r0
 800fa76:	9304      	str	r3, [sp, #16]
 800fa78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa7a:	4406      	add	r6, r0
 800fa7c:	4403      	add	r3, r0
 800fa7e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa80:	9b04      	ldr	r3, [sp, #16]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	dd05      	ble.n	800fa92 <_dtoa_r+0x842>
 800fa86:	461a      	mov	r2, r3
 800fa88:	4648      	mov	r0, r9
 800fa8a:	9903      	ldr	r1, [sp, #12]
 800fa8c:	f000 fd0a 	bl	80104a4 <__lshift>
 800fa90:	9003      	str	r0, [sp, #12]
 800fa92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa94:	2b00      	cmp	r3, #0
 800fa96:	dd05      	ble.n	800faa4 <_dtoa_r+0x854>
 800fa98:	4621      	mov	r1, r4
 800fa9a:	461a      	mov	r2, r3
 800fa9c:	4648      	mov	r0, r9
 800fa9e:	f000 fd01 	bl	80104a4 <__lshift>
 800faa2:	4604      	mov	r4, r0
 800faa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d061      	beq.n	800fb6e <_dtoa_r+0x91e>
 800faaa:	4621      	mov	r1, r4
 800faac:	9803      	ldr	r0, [sp, #12]
 800faae:	f000 fd65 	bl	801057c <__mcmp>
 800fab2:	2800      	cmp	r0, #0
 800fab4:	da5b      	bge.n	800fb6e <_dtoa_r+0x91e>
 800fab6:	2300      	movs	r3, #0
 800fab8:	220a      	movs	r2, #10
 800faba:	4648      	mov	r0, r9
 800fabc:	9903      	ldr	r1, [sp, #12]
 800fabe:	f000 fb03 	bl	80100c8 <__multadd>
 800fac2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fac4:	f107 38ff 	add.w	r8, r7, #4294967295
 800fac8:	9003      	str	r0, [sp, #12]
 800faca:	2b00      	cmp	r3, #0
 800facc:	f000 8177 	beq.w	800fdbe <_dtoa_r+0xb6e>
 800fad0:	4629      	mov	r1, r5
 800fad2:	2300      	movs	r3, #0
 800fad4:	220a      	movs	r2, #10
 800fad6:	4648      	mov	r0, r9
 800fad8:	f000 faf6 	bl	80100c8 <__multadd>
 800fadc:	f1bb 0f00 	cmp.w	fp, #0
 800fae0:	4605      	mov	r5, r0
 800fae2:	dc6f      	bgt.n	800fbc4 <_dtoa_r+0x974>
 800fae4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fae6:	2b02      	cmp	r3, #2
 800fae8:	dc49      	bgt.n	800fb7e <_dtoa_r+0x92e>
 800faea:	e06b      	b.n	800fbc4 <_dtoa_r+0x974>
 800faec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800faee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800faf2:	e73c      	b.n	800f96e <_dtoa_r+0x71e>
 800faf4:	3fe00000 	.word	0x3fe00000
 800faf8:	40240000 	.word	0x40240000
 800fafc:	9b08      	ldr	r3, [sp, #32]
 800fafe:	1e5c      	subs	r4, r3, #1
 800fb00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb02:	42a3      	cmp	r3, r4
 800fb04:	db09      	blt.n	800fb1a <_dtoa_r+0x8ca>
 800fb06:	1b1c      	subs	r4, r3, r4
 800fb08:	9b08      	ldr	r3, [sp, #32]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	f6bf af30 	bge.w	800f970 <_dtoa_r+0x720>
 800fb10:	9b04      	ldr	r3, [sp, #16]
 800fb12:	9a08      	ldr	r2, [sp, #32]
 800fb14:	1a9e      	subs	r6, r3, r2
 800fb16:	2300      	movs	r3, #0
 800fb18:	e72b      	b.n	800f972 <_dtoa_r+0x722>
 800fb1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fb1e:	1ae3      	subs	r3, r4, r3
 800fb20:	441a      	add	r2, r3
 800fb22:	940a      	str	r4, [sp, #40]	@ 0x28
 800fb24:	9e04      	ldr	r6, [sp, #16]
 800fb26:	2400      	movs	r4, #0
 800fb28:	9b08      	ldr	r3, [sp, #32]
 800fb2a:	920e      	str	r2, [sp, #56]	@ 0x38
 800fb2c:	e721      	b.n	800f972 <_dtoa_r+0x722>
 800fb2e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fb30:	9e04      	ldr	r6, [sp, #16]
 800fb32:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800fb34:	e728      	b.n	800f988 <_dtoa_r+0x738>
 800fb36:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800fb3a:	e751      	b.n	800f9e0 <_dtoa_r+0x790>
 800fb3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fb3e:	9903      	ldr	r1, [sp, #12]
 800fb40:	e750      	b.n	800f9e4 <_dtoa_r+0x794>
 800fb42:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb46:	e751      	b.n	800f9ec <_dtoa_r+0x79c>
 800fb48:	2300      	movs	r3, #0
 800fb4a:	e779      	b.n	800fa40 <_dtoa_r+0x7f0>
 800fb4c:	9b06      	ldr	r3, [sp, #24]
 800fb4e:	e777      	b.n	800fa40 <_dtoa_r+0x7f0>
 800fb50:	2300      	movs	r3, #0
 800fb52:	930a      	str	r3, [sp, #40]	@ 0x28
 800fb54:	e779      	b.n	800fa4a <_dtoa_r+0x7fa>
 800fb56:	d093      	beq.n	800fa80 <_dtoa_r+0x830>
 800fb58:	9a04      	ldr	r2, [sp, #16]
 800fb5a:	331c      	adds	r3, #28
 800fb5c:	441a      	add	r2, r3
 800fb5e:	9204      	str	r2, [sp, #16]
 800fb60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb62:	441e      	add	r6, r3
 800fb64:	441a      	add	r2, r3
 800fb66:	9209      	str	r2, [sp, #36]	@ 0x24
 800fb68:	e78a      	b.n	800fa80 <_dtoa_r+0x830>
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	e7f4      	b.n	800fb58 <_dtoa_r+0x908>
 800fb6e:	9b08      	ldr	r3, [sp, #32]
 800fb70:	46b8      	mov	r8, r7
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	dc20      	bgt.n	800fbb8 <_dtoa_r+0x968>
 800fb76:	469b      	mov	fp, r3
 800fb78:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fb7a:	2b02      	cmp	r3, #2
 800fb7c:	dd1e      	ble.n	800fbbc <_dtoa_r+0x96c>
 800fb7e:	f1bb 0f00 	cmp.w	fp, #0
 800fb82:	f47f adb1 	bne.w	800f6e8 <_dtoa_r+0x498>
 800fb86:	4621      	mov	r1, r4
 800fb88:	465b      	mov	r3, fp
 800fb8a:	2205      	movs	r2, #5
 800fb8c:	4648      	mov	r0, r9
 800fb8e:	f000 fa9b 	bl	80100c8 <__multadd>
 800fb92:	4601      	mov	r1, r0
 800fb94:	4604      	mov	r4, r0
 800fb96:	9803      	ldr	r0, [sp, #12]
 800fb98:	f000 fcf0 	bl	801057c <__mcmp>
 800fb9c:	2800      	cmp	r0, #0
 800fb9e:	f77f ada3 	ble.w	800f6e8 <_dtoa_r+0x498>
 800fba2:	4656      	mov	r6, sl
 800fba4:	2331      	movs	r3, #49	@ 0x31
 800fba6:	f108 0801 	add.w	r8, r8, #1
 800fbaa:	f806 3b01 	strb.w	r3, [r6], #1
 800fbae:	e59f      	b.n	800f6f0 <_dtoa_r+0x4a0>
 800fbb0:	46b8      	mov	r8, r7
 800fbb2:	9c08      	ldr	r4, [sp, #32]
 800fbb4:	4625      	mov	r5, r4
 800fbb6:	e7f4      	b.n	800fba2 <_dtoa_r+0x952>
 800fbb8:	f8dd b020 	ldr.w	fp, [sp, #32]
 800fbbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	f000 8101 	beq.w	800fdc6 <_dtoa_r+0xb76>
 800fbc4:	2e00      	cmp	r6, #0
 800fbc6:	dd05      	ble.n	800fbd4 <_dtoa_r+0x984>
 800fbc8:	4629      	mov	r1, r5
 800fbca:	4632      	mov	r2, r6
 800fbcc:	4648      	mov	r0, r9
 800fbce:	f000 fc69 	bl	80104a4 <__lshift>
 800fbd2:	4605      	mov	r5, r0
 800fbd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d05c      	beq.n	800fc94 <_dtoa_r+0xa44>
 800fbda:	4648      	mov	r0, r9
 800fbdc:	6869      	ldr	r1, [r5, #4]
 800fbde:	f000 fa11 	bl	8010004 <_Balloc>
 800fbe2:	4606      	mov	r6, r0
 800fbe4:	b928      	cbnz	r0, 800fbf2 <_dtoa_r+0x9a2>
 800fbe6:	4602      	mov	r2, r0
 800fbe8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fbec:	4b80      	ldr	r3, [pc, #512]	@ (800fdf0 <_dtoa_r+0xba0>)
 800fbee:	f7ff bb43 	b.w	800f278 <_dtoa_r+0x28>
 800fbf2:	692a      	ldr	r2, [r5, #16]
 800fbf4:	f105 010c 	add.w	r1, r5, #12
 800fbf8:	3202      	adds	r2, #2
 800fbfa:	0092      	lsls	r2, r2, #2
 800fbfc:	300c      	adds	r0, #12
 800fbfe:	f002 f8db 	bl	8011db8 <memcpy>
 800fc02:	2201      	movs	r2, #1
 800fc04:	4631      	mov	r1, r6
 800fc06:	4648      	mov	r0, r9
 800fc08:	f000 fc4c 	bl	80104a4 <__lshift>
 800fc0c:	462f      	mov	r7, r5
 800fc0e:	4605      	mov	r5, r0
 800fc10:	f10a 0301 	add.w	r3, sl, #1
 800fc14:	9304      	str	r3, [sp, #16]
 800fc16:	eb0a 030b 	add.w	r3, sl, fp
 800fc1a:	930a      	str	r3, [sp, #40]	@ 0x28
 800fc1c:	9b06      	ldr	r3, [sp, #24]
 800fc1e:	f003 0301 	and.w	r3, r3, #1
 800fc22:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc24:	9b04      	ldr	r3, [sp, #16]
 800fc26:	4621      	mov	r1, r4
 800fc28:	9803      	ldr	r0, [sp, #12]
 800fc2a:	f103 3bff 	add.w	fp, r3, #4294967295
 800fc2e:	f7ff fa87 	bl	800f140 <quorem>
 800fc32:	4603      	mov	r3, r0
 800fc34:	4639      	mov	r1, r7
 800fc36:	3330      	adds	r3, #48	@ 0x30
 800fc38:	9006      	str	r0, [sp, #24]
 800fc3a:	9803      	ldr	r0, [sp, #12]
 800fc3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fc3e:	f000 fc9d 	bl	801057c <__mcmp>
 800fc42:	462a      	mov	r2, r5
 800fc44:	9008      	str	r0, [sp, #32]
 800fc46:	4621      	mov	r1, r4
 800fc48:	4648      	mov	r0, r9
 800fc4a:	f000 fcb3 	bl	80105b4 <__mdiff>
 800fc4e:	68c2      	ldr	r2, [r0, #12]
 800fc50:	4606      	mov	r6, r0
 800fc52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc54:	bb02      	cbnz	r2, 800fc98 <_dtoa_r+0xa48>
 800fc56:	4601      	mov	r1, r0
 800fc58:	9803      	ldr	r0, [sp, #12]
 800fc5a:	f000 fc8f 	bl	801057c <__mcmp>
 800fc5e:	4602      	mov	r2, r0
 800fc60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc62:	4631      	mov	r1, r6
 800fc64:	4648      	mov	r0, r9
 800fc66:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800fc6a:	f000 fa0b 	bl	8010084 <_Bfree>
 800fc6e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fc70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fc72:	9e04      	ldr	r6, [sp, #16]
 800fc74:	ea42 0103 	orr.w	r1, r2, r3
 800fc78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc7a:	4319      	orrs	r1, r3
 800fc7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc7e:	d10d      	bne.n	800fc9c <_dtoa_r+0xa4c>
 800fc80:	2b39      	cmp	r3, #57	@ 0x39
 800fc82:	d027      	beq.n	800fcd4 <_dtoa_r+0xa84>
 800fc84:	9a08      	ldr	r2, [sp, #32]
 800fc86:	2a00      	cmp	r2, #0
 800fc88:	dd01      	ble.n	800fc8e <_dtoa_r+0xa3e>
 800fc8a:	9b06      	ldr	r3, [sp, #24]
 800fc8c:	3331      	adds	r3, #49	@ 0x31
 800fc8e:	f88b 3000 	strb.w	r3, [fp]
 800fc92:	e52e      	b.n	800f6f2 <_dtoa_r+0x4a2>
 800fc94:	4628      	mov	r0, r5
 800fc96:	e7b9      	b.n	800fc0c <_dtoa_r+0x9bc>
 800fc98:	2201      	movs	r2, #1
 800fc9a:	e7e2      	b.n	800fc62 <_dtoa_r+0xa12>
 800fc9c:	9908      	ldr	r1, [sp, #32]
 800fc9e:	2900      	cmp	r1, #0
 800fca0:	db04      	blt.n	800fcac <_dtoa_r+0xa5c>
 800fca2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800fca4:	4301      	orrs	r1, r0
 800fca6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fca8:	4301      	orrs	r1, r0
 800fcaa:	d120      	bne.n	800fcee <_dtoa_r+0xa9e>
 800fcac:	2a00      	cmp	r2, #0
 800fcae:	ddee      	ble.n	800fc8e <_dtoa_r+0xa3e>
 800fcb0:	2201      	movs	r2, #1
 800fcb2:	9903      	ldr	r1, [sp, #12]
 800fcb4:	4648      	mov	r0, r9
 800fcb6:	9304      	str	r3, [sp, #16]
 800fcb8:	f000 fbf4 	bl	80104a4 <__lshift>
 800fcbc:	4621      	mov	r1, r4
 800fcbe:	9003      	str	r0, [sp, #12]
 800fcc0:	f000 fc5c 	bl	801057c <__mcmp>
 800fcc4:	2800      	cmp	r0, #0
 800fcc6:	9b04      	ldr	r3, [sp, #16]
 800fcc8:	dc02      	bgt.n	800fcd0 <_dtoa_r+0xa80>
 800fcca:	d1e0      	bne.n	800fc8e <_dtoa_r+0xa3e>
 800fccc:	07da      	lsls	r2, r3, #31
 800fcce:	d5de      	bpl.n	800fc8e <_dtoa_r+0xa3e>
 800fcd0:	2b39      	cmp	r3, #57	@ 0x39
 800fcd2:	d1da      	bne.n	800fc8a <_dtoa_r+0xa3a>
 800fcd4:	2339      	movs	r3, #57	@ 0x39
 800fcd6:	f88b 3000 	strb.w	r3, [fp]
 800fcda:	4633      	mov	r3, r6
 800fcdc:	461e      	mov	r6, r3
 800fcde:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800fce2:	3b01      	subs	r3, #1
 800fce4:	2a39      	cmp	r2, #57	@ 0x39
 800fce6:	d04e      	beq.n	800fd86 <_dtoa_r+0xb36>
 800fce8:	3201      	adds	r2, #1
 800fcea:	701a      	strb	r2, [r3, #0]
 800fcec:	e501      	b.n	800f6f2 <_dtoa_r+0x4a2>
 800fcee:	2a00      	cmp	r2, #0
 800fcf0:	dd03      	ble.n	800fcfa <_dtoa_r+0xaaa>
 800fcf2:	2b39      	cmp	r3, #57	@ 0x39
 800fcf4:	d0ee      	beq.n	800fcd4 <_dtoa_r+0xa84>
 800fcf6:	3301      	adds	r3, #1
 800fcf8:	e7c9      	b.n	800fc8e <_dtoa_r+0xa3e>
 800fcfa:	9a04      	ldr	r2, [sp, #16]
 800fcfc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fcfe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fd02:	428a      	cmp	r2, r1
 800fd04:	d028      	beq.n	800fd58 <_dtoa_r+0xb08>
 800fd06:	2300      	movs	r3, #0
 800fd08:	220a      	movs	r2, #10
 800fd0a:	9903      	ldr	r1, [sp, #12]
 800fd0c:	4648      	mov	r0, r9
 800fd0e:	f000 f9db 	bl	80100c8 <__multadd>
 800fd12:	42af      	cmp	r7, r5
 800fd14:	9003      	str	r0, [sp, #12]
 800fd16:	f04f 0300 	mov.w	r3, #0
 800fd1a:	f04f 020a 	mov.w	r2, #10
 800fd1e:	4639      	mov	r1, r7
 800fd20:	4648      	mov	r0, r9
 800fd22:	d107      	bne.n	800fd34 <_dtoa_r+0xae4>
 800fd24:	f000 f9d0 	bl	80100c8 <__multadd>
 800fd28:	4607      	mov	r7, r0
 800fd2a:	4605      	mov	r5, r0
 800fd2c:	9b04      	ldr	r3, [sp, #16]
 800fd2e:	3301      	adds	r3, #1
 800fd30:	9304      	str	r3, [sp, #16]
 800fd32:	e777      	b.n	800fc24 <_dtoa_r+0x9d4>
 800fd34:	f000 f9c8 	bl	80100c8 <__multadd>
 800fd38:	4629      	mov	r1, r5
 800fd3a:	4607      	mov	r7, r0
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	220a      	movs	r2, #10
 800fd40:	4648      	mov	r0, r9
 800fd42:	f000 f9c1 	bl	80100c8 <__multadd>
 800fd46:	4605      	mov	r5, r0
 800fd48:	e7f0      	b.n	800fd2c <_dtoa_r+0xadc>
 800fd4a:	f1bb 0f00 	cmp.w	fp, #0
 800fd4e:	bfcc      	ite	gt
 800fd50:	465e      	movgt	r6, fp
 800fd52:	2601      	movle	r6, #1
 800fd54:	2700      	movs	r7, #0
 800fd56:	4456      	add	r6, sl
 800fd58:	2201      	movs	r2, #1
 800fd5a:	9903      	ldr	r1, [sp, #12]
 800fd5c:	4648      	mov	r0, r9
 800fd5e:	9304      	str	r3, [sp, #16]
 800fd60:	f000 fba0 	bl	80104a4 <__lshift>
 800fd64:	4621      	mov	r1, r4
 800fd66:	9003      	str	r0, [sp, #12]
 800fd68:	f000 fc08 	bl	801057c <__mcmp>
 800fd6c:	2800      	cmp	r0, #0
 800fd6e:	dcb4      	bgt.n	800fcda <_dtoa_r+0xa8a>
 800fd70:	d102      	bne.n	800fd78 <_dtoa_r+0xb28>
 800fd72:	9b04      	ldr	r3, [sp, #16]
 800fd74:	07db      	lsls	r3, r3, #31
 800fd76:	d4b0      	bmi.n	800fcda <_dtoa_r+0xa8a>
 800fd78:	4633      	mov	r3, r6
 800fd7a:	461e      	mov	r6, r3
 800fd7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fd80:	2a30      	cmp	r2, #48	@ 0x30
 800fd82:	d0fa      	beq.n	800fd7a <_dtoa_r+0xb2a>
 800fd84:	e4b5      	b.n	800f6f2 <_dtoa_r+0x4a2>
 800fd86:	459a      	cmp	sl, r3
 800fd88:	d1a8      	bne.n	800fcdc <_dtoa_r+0xa8c>
 800fd8a:	2331      	movs	r3, #49	@ 0x31
 800fd8c:	f108 0801 	add.w	r8, r8, #1
 800fd90:	f88a 3000 	strb.w	r3, [sl]
 800fd94:	e4ad      	b.n	800f6f2 <_dtoa_r+0x4a2>
 800fd96:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800fd98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800fdf4 <_dtoa_r+0xba4>
 800fd9c:	b11b      	cbz	r3, 800fda6 <_dtoa_r+0xb56>
 800fd9e:	f10a 0308 	add.w	r3, sl, #8
 800fda2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800fda4:	6013      	str	r3, [r2, #0]
 800fda6:	4650      	mov	r0, sl
 800fda8:	b017      	add	sp, #92	@ 0x5c
 800fdaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800fdb0:	2b01      	cmp	r3, #1
 800fdb2:	f77f ae2e 	ble.w	800fa12 <_dtoa_r+0x7c2>
 800fdb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fdb8:	930a      	str	r3, [sp, #40]	@ 0x28
 800fdba:	2001      	movs	r0, #1
 800fdbc:	e64d      	b.n	800fa5a <_dtoa_r+0x80a>
 800fdbe:	f1bb 0f00 	cmp.w	fp, #0
 800fdc2:	f77f aed9 	ble.w	800fb78 <_dtoa_r+0x928>
 800fdc6:	4656      	mov	r6, sl
 800fdc8:	4621      	mov	r1, r4
 800fdca:	9803      	ldr	r0, [sp, #12]
 800fdcc:	f7ff f9b8 	bl	800f140 <quorem>
 800fdd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800fdd4:	f806 3b01 	strb.w	r3, [r6], #1
 800fdd8:	eba6 020a 	sub.w	r2, r6, sl
 800fddc:	4593      	cmp	fp, r2
 800fdde:	ddb4      	ble.n	800fd4a <_dtoa_r+0xafa>
 800fde0:	2300      	movs	r3, #0
 800fde2:	220a      	movs	r2, #10
 800fde4:	4648      	mov	r0, r9
 800fde6:	9903      	ldr	r1, [sp, #12]
 800fde8:	f000 f96e 	bl	80100c8 <__multadd>
 800fdec:	9003      	str	r0, [sp, #12]
 800fdee:	e7eb      	b.n	800fdc8 <_dtoa_r+0xb78>
 800fdf0:	0801257b 	.word	0x0801257b
 800fdf4:	080124ff 	.word	0x080124ff

0800fdf8 <_free_r>:
 800fdf8:	b538      	push	{r3, r4, r5, lr}
 800fdfa:	4605      	mov	r5, r0
 800fdfc:	2900      	cmp	r1, #0
 800fdfe:	d040      	beq.n	800fe82 <_free_r+0x8a>
 800fe00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe04:	1f0c      	subs	r4, r1, #4
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	bfb8      	it	lt
 800fe0a:	18e4      	addlt	r4, r4, r3
 800fe0c:	f000 f8ee 	bl	800ffec <__malloc_lock>
 800fe10:	4a1c      	ldr	r2, [pc, #112]	@ (800fe84 <_free_r+0x8c>)
 800fe12:	6813      	ldr	r3, [r2, #0]
 800fe14:	b933      	cbnz	r3, 800fe24 <_free_r+0x2c>
 800fe16:	6063      	str	r3, [r4, #4]
 800fe18:	6014      	str	r4, [r2, #0]
 800fe1a:	4628      	mov	r0, r5
 800fe1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fe20:	f000 b8ea 	b.w	800fff8 <__malloc_unlock>
 800fe24:	42a3      	cmp	r3, r4
 800fe26:	d908      	bls.n	800fe3a <_free_r+0x42>
 800fe28:	6820      	ldr	r0, [r4, #0]
 800fe2a:	1821      	adds	r1, r4, r0
 800fe2c:	428b      	cmp	r3, r1
 800fe2e:	bf01      	itttt	eq
 800fe30:	6819      	ldreq	r1, [r3, #0]
 800fe32:	685b      	ldreq	r3, [r3, #4]
 800fe34:	1809      	addeq	r1, r1, r0
 800fe36:	6021      	streq	r1, [r4, #0]
 800fe38:	e7ed      	b.n	800fe16 <_free_r+0x1e>
 800fe3a:	461a      	mov	r2, r3
 800fe3c:	685b      	ldr	r3, [r3, #4]
 800fe3e:	b10b      	cbz	r3, 800fe44 <_free_r+0x4c>
 800fe40:	42a3      	cmp	r3, r4
 800fe42:	d9fa      	bls.n	800fe3a <_free_r+0x42>
 800fe44:	6811      	ldr	r1, [r2, #0]
 800fe46:	1850      	adds	r0, r2, r1
 800fe48:	42a0      	cmp	r0, r4
 800fe4a:	d10b      	bne.n	800fe64 <_free_r+0x6c>
 800fe4c:	6820      	ldr	r0, [r4, #0]
 800fe4e:	4401      	add	r1, r0
 800fe50:	1850      	adds	r0, r2, r1
 800fe52:	4283      	cmp	r3, r0
 800fe54:	6011      	str	r1, [r2, #0]
 800fe56:	d1e0      	bne.n	800fe1a <_free_r+0x22>
 800fe58:	6818      	ldr	r0, [r3, #0]
 800fe5a:	685b      	ldr	r3, [r3, #4]
 800fe5c:	4408      	add	r0, r1
 800fe5e:	6010      	str	r0, [r2, #0]
 800fe60:	6053      	str	r3, [r2, #4]
 800fe62:	e7da      	b.n	800fe1a <_free_r+0x22>
 800fe64:	d902      	bls.n	800fe6c <_free_r+0x74>
 800fe66:	230c      	movs	r3, #12
 800fe68:	602b      	str	r3, [r5, #0]
 800fe6a:	e7d6      	b.n	800fe1a <_free_r+0x22>
 800fe6c:	6820      	ldr	r0, [r4, #0]
 800fe6e:	1821      	adds	r1, r4, r0
 800fe70:	428b      	cmp	r3, r1
 800fe72:	bf01      	itttt	eq
 800fe74:	6819      	ldreq	r1, [r3, #0]
 800fe76:	685b      	ldreq	r3, [r3, #4]
 800fe78:	1809      	addeq	r1, r1, r0
 800fe7a:	6021      	streq	r1, [r4, #0]
 800fe7c:	6063      	str	r3, [r4, #4]
 800fe7e:	6054      	str	r4, [r2, #4]
 800fe80:	e7cb      	b.n	800fe1a <_free_r+0x22>
 800fe82:	bd38      	pop	{r3, r4, r5, pc}
 800fe84:	2000083c 	.word	0x2000083c

0800fe88 <malloc>:
 800fe88:	4b02      	ldr	r3, [pc, #8]	@ (800fe94 <malloc+0xc>)
 800fe8a:	4601      	mov	r1, r0
 800fe8c:	6818      	ldr	r0, [r3, #0]
 800fe8e:	f000 b82d 	b.w	800feec <_malloc_r>
 800fe92:	bf00      	nop
 800fe94:	20000028 	.word	0x20000028

0800fe98 <free>:
 800fe98:	4b02      	ldr	r3, [pc, #8]	@ (800fea4 <free+0xc>)
 800fe9a:	4601      	mov	r1, r0
 800fe9c:	6818      	ldr	r0, [r3, #0]
 800fe9e:	f7ff bfab 	b.w	800fdf8 <_free_r>
 800fea2:	bf00      	nop
 800fea4:	20000028 	.word	0x20000028

0800fea8 <sbrk_aligned>:
 800fea8:	b570      	push	{r4, r5, r6, lr}
 800feaa:	4e0f      	ldr	r6, [pc, #60]	@ (800fee8 <sbrk_aligned+0x40>)
 800feac:	460c      	mov	r4, r1
 800feae:	6831      	ldr	r1, [r6, #0]
 800feb0:	4605      	mov	r5, r0
 800feb2:	b911      	cbnz	r1, 800feba <sbrk_aligned+0x12>
 800feb4:	f001 ff70 	bl	8011d98 <_sbrk_r>
 800feb8:	6030      	str	r0, [r6, #0]
 800feba:	4621      	mov	r1, r4
 800febc:	4628      	mov	r0, r5
 800febe:	f001 ff6b 	bl	8011d98 <_sbrk_r>
 800fec2:	1c43      	adds	r3, r0, #1
 800fec4:	d103      	bne.n	800fece <sbrk_aligned+0x26>
 800fec6:	f04f 34ff 	mov.w	r4, #4294967295
 800feca:	4620      	mov	r0, r4
 800fecc:	bd70      	pop	{r4, r5, r6, pc}
 800fece:	1cc4      	adds	r4, r0, #3
 800fed0:	f024 0403 	bic.w	r4, r4, #3
 800fed4:	42a0      	cmp	r0, r4
 800fed6:	d0f8      	beq.n	800feca <sbrk_aligned+0x22>
 800fed8:	1a21      	subs	r1, r4, r0
 800feda:	4628      	mov	r0, r5
 800fedc:	f001 ff5c 	bl	8011d98 <_sbrk_r>
 800fee0:	3001      	adds	r0, #1
 800fee2:	d1f2      	bne.n	800feca <sbrk_aligned+0x22>
 800fee4:	e7ef      	b.n	800fec6 <sbrk_aligned+0x1e>
 800fee6:	bf00      	nop
 800fee8:	20000838 	.word	0x20000838

0800feec <_malloc_r>:
 800feec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fef0:	1ccd      	adds	r5, r1, #3
 800fef2:	f025 0503 	bic.w	r5, r5, #3
 800fef6:	3508      	adds	r5, #8
 800fef8:	2d0c      	cmp	r5, #12
 800fefa:	bf38      	it	cc
 800fefc:	250c      	movcc	r5, #12
 800fefe:	2d00      	cmp	r5, #0
 800ff00:	4606      	mov	r6, r0
 800ff02:	db01      	blt.n	800ff08 <_malloc_r+0x1c>
 800ff04:	42a9      	cmp	r1, r5
 800ff06:	d904      	bls.n	800ff12 <_malloc_r+0x26>
 800ff08:	230c      	movs	r3, #12
 800ff0a:	6033      	str	r3, [r6, #0]
 800ff0c:	2000      	movs	r0, #0
 800ff0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ffe8 <_malloc_r+0xfc>
 800ff16:	f000 f869 	bl	800ffec <__malloc_lock>
 800ff1a:	f8d8 3000 	ldr.w	r3, [r8]
 800ff1e:	461c      	mov	r4, r3
 800ff20:	bb44      	cbnz	r4, 800ff74 <_malloc_r+0x88>
 800ff22:	4629      	mov	r1, r5
 800ff24:	4630      	mov	r0, r6
 800ff26:	f7ff ffbf 	bl	800fea8 <sbrk_aligned>
 800ff2a:	1c43      	adds	r3, r0, #1
 800ff2c:	4604      	mov	r4, r0
 800ff2e:	d158      	bne.n	800ffe2 <_malloc_r+0xf6>
 800ff30:	f8d8 4000 	ldr.w	r4, [r8]
 800ff34:	4627      	mov	r7, r4
 800ff36:	2f00      	cmp	r7, #0
 800ff38:	d143      	bne.n	800ffc2 <_malloc_r+0xd6>
 800ff3a:	2c00      	cmp	r4, #0
 800ff3c:	d04b      	beq.n	800ffd6 <_malloc_r+0xea>
 800ff3e:	6823      	ldr	r3, [r4, #0]
 800ff40:	4639      	mov	r1, r7
 800ff42:	4630      	mov	r0, r6
 800ff44:	eb04 0903 	add.w	r9, r4, r3
 800ff48:	f001 ff26 	bl	8011d98 <_sbrk_r>
 800ff4c:	4581      	cmp	r9, r0
 800ff4e:	d142      	bne.n	800ffd6 <_malloc_r+0xea>
 800ff50:	6821      	ldr	r1, [r4, #0]
 800ff52:	4630      	mov	r0, r6
 800ff54:	1a6d      	subs	r5, r5, r1
 800ff56:	4629      	mov	r1, r5
 800ff58:	f7ff ffa6 	bl	800fea8 <sbrk_aligned>
 800ff5c:	3001      	adds	r0, #1
 800ff5e:	d03a      	beq.n	800ffd6 <_malloc_r+0xea>
 800ff60:	6823      	ldr	r3, [r4, #0]
 800ff62:	442b      	add	r3, r5
 800ff64:	6023      	str	r3, [r4, #0]
 800ff66:	f8d8 3000 	ldr.w	r3, [r8]
 800ff6a:	685a      	ldr	r2, [r3, #4]
 800ff6c:	bb62      	cbnz	r2, 800ffc8 <_malloc_r+0xdc>
 800ff6e:	f8c8 7000 	str.w	r7, [r8]
 800ff72:	e00f      	b.n	800ff94 <_malloc_r+0xa8>
 800ff74:	6822      	ldr	r2, [r4, #0]
 800ff76:	1b52      	subs	r2, r2, r5
 800ff78:	d420      	bmi.n	800ffbc <_malloc_r+0xd0>
 800ff7a:	2a0b      	cmp	r2, #11
 800ff7c:	d917      	bls.n	800ffae <_malloc_r+0xc2>
 800ff7e:	1961      	adds	r1, r4, r5
 800ff80:	42a3      	cmp	r3, r4
 800ff82:	6025      	str	r5, [r4, #0]
 800ff84:	bf18      	it	ne
 800ff86:	6059      	strne	r1, [r3, #4]
 800ff88:	6863      	ldr	r3, [r4, #4]
 800ff8a:	bf08      	it	eq
 800ff8c:	f8c8 1000 	streq.w	r1, [r8]
 800ff90:	5162      	str	r2, [r4, r5]
 800ff92:	604b      	str	r3, [r1, #4]
 800ff94:	4630      	mov	r0, r6
 800ff96:	f000 f82f 	bl	800fff8 <__malloc_unlock>
 800ff9a:	f104 000b 	add.w	r0, r4, #11
 800ff9e:	1d23      	adds	r3, r4, #4
 800ffa0:	f020 0007 	bic.w	r0, r0, #7
 800ffa4:	1ac2      	subs	r2, r0, r3
 800ffa6:	bf1c      	itt	ne
 800ffa8:	1a1b      	subne	r3, r3, r0
 800ffaa:	50a3      	strne	r3, [r4, r2]
 800ffac:	e7af      	b.n	800ff0e <_malloc_r+0x22>
 800ffae:	6862      	ldr	r2, [r4, #4]
 800ffb0:	42a3      	cmp	r3, r4
 800ffb2:	bf0c      	ite	eq
 800ffb4:	f8c8 2000 	streq.w	r2, [r8]
 800ffb8:	605a      	strne	r2, [r3, #4]
 800ffba:	e7eb      	b.n	800ff94 <_malloc_r+0xa8>
 800ffbc:	4623      	mov	r3, r4
 800ffbe:	6864      	ldr	r4, [r4, #4]
 800ffc0:	e7ae      	b.n	800ff20 <_malloc_r+0x34>
 800ffc2:	463c      	mov	r4, r7
 800ffc4:	687f      	ldr	r7, [r7, #4]
 800ffc6:	e7b6      	b.n	800ff36 <_malloc_r+0x4a>
 800ffc8:	461a      	mov	r2, r3
 800ffca:	685b      	ldr	r3, [r3, #4]
 800ffcc:	42a3      	cmp	r3, r4
 800ffce:	d1fb      	bne.n	800ffc8 <_malloc_r+0xdc>
 800ffd0:	2300      	movs	r3, #0
 800ffd2:	6053      	str	r3, [r2, #4]
 800ffd4:	e7de      	b.n	800ff94 <_malloc_r+0xa8>
 800ffd6:	230c      	movs	r3, #12
 800ffd8:	4630      	mov	r0, r6
 800ffda:	6033      	str	r3, [r6, #0]
 800ffdc:	f000 f80c 	bl	800fff8 <__malloc_unlock>
 800ffe0:	e794      	b.n	800ff0c <_malloc_r+0x20>
 800ffe2:	6005      	str	r5, [r0, #0]
 800ffe4:	e7d6      	b.n	800ff94 <_malloc_r+0xa8>
 800ffe6:	bf00      	nop
 800ffe8:	2000083c 	.word	0x2000083c

0800ffec <__malloc_lock>:
 800ffec:	4801      	ldr	r0, [pc, #4]	@ (800fff4 <__malloc_lock+0x8>)
 800ffee:	f7ff b892 	b.w	800f116 <__retarget_lock_acquire_recursive>
 800fff2:	bf00      	nop
 800fff4:	20000834 	.word	0x20000834

0800fff8 <__malloc_unlock>:
 800fff8:	4801      	ldr	r0, [pc, #4]	@ (8010000 <__malloc_unlock+0x8>)
 800fffa:	f7ff b892 	b.w	800f122 <__retarget_lock_release_recursive>
 800fffe:	bf00      	nop
 8010000:	20000834 	.word	0x20000834

08010004 <_Balloc>:
 8010004:	b570      	push	{r4, r5, r6, lr}
 8010006:	69c6      	ldr	r6, [r0, #28]
 8010008:	4604      	mov	r4, r0
 801000a:	460d      	mov	r5, r1
 801000c:	b976      	cbnz	r6, 801002c <_Balloc+0x28>
 801000e:	2010      	movs	r0, #16
 8010010:	f7ff ff3a 	bl	800fe88 <malloc>
 8010014:	4602      	mov	r2, r0
 8010016:	61e0      	str	r0, [r4, #28]
 8010018:	b920      	cbnz	r0, 8010024 <_Balloc+0x20>
 801001a:	216b      	movs	r1, #107	@ 0x6b
 801001c:	4b17      	ldr	r3, [pc, #92]	@ (801007c <_Balloc+0x78>)
 801001e:	4818      	ldr	r0, [pc, #96]	@ (8010080 <_Balloc+0x7c>)
 8010020:	f001 fed8 	bl	8011dd4 <__assert_func>
 8010024:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010028:	6006      	str	r6, [r0, #0]
 801002a:	60c6      	str	r6, [r0, #12]
 801002c:	69e6      	ldr	r6, [r4, #28]
 801002e:	68f3      	ldr	r3, [r6, #12]
 8010030:	b183      	cbz	r3, 8010054 <_Balloc+0x50>
 8010032:	69e3      	ldr	r3, [r4, #28]
 8010034:	68db      	ldr	r3, [r3, #12]
 8010036:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801003a:	b9b8      	cbnz	r0, 801006c <_Balloc+0x68>
 801003c:	2101      	movs	r1, #1
 801003e:	fa01 f605 	lsl.w	r6, r1, r5
 8010042:	1d72      	adds	r2, r6, #5
 8010044:	4620      	mov	r0, r4
 8010046:	0092      	lsls	r2, r2, #2
 8010048:	f001 fee7 	bl	8011e1a <_calloc_r>
 801004c:	b160      	cbz	r0, 8010068 <_Balloc+0x64>
 801004e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010052:	e00e      	b.n	8010072 <_Balloc+0x6e>
 8010054:	2221      	movs	r2, #33	@ 0x21
 8010056:	2104      	movs	r1, #4
 8010058:	4620      	mov	r0, r4
 801005a:	f001 fede 	bl	8011e1a <_calloc_r>
 801005e:	69e3      	ldr	r3, [r4, #28]
 8010060:	60f0      	str	r0, [r6, #12]
 8010062:	68db      	ldr	r3, [r3, #12]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d1e4      	bne.n	8010032 <_Balloc+0x2e>
 8010068:	2000      	movs	r0, #0
 801006a:	bd70      	pop	{r4, r5, r6, pc}
 801006c:	6802      	ldr	r2, [r0, #0]
 801006e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010072:	2300      	movs	r3, #0
 8010074:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010078:	e7f7      	b.n	801006a <_Balloc+0x66>
 801007a:	bf00      	nop
 801007c:	0801250c 	.word	0x0801250c
 8010080:	0801258c 	.word	0x0801258c

08010084 <_Bfree>:
 8010084:	b570      	push	{r4, r5, r6, lr}
 8010086:	69c6      	ldr	r6, [r0, #28]
 8010088:	4605      	mov	r5, r0
 801008a:	460c      	mov	r4, r1
 801008c:	b976      	cbnz	r6, 80100ac <_Bfree+0x28>
 801008e:	2010      	movs	r0, #16
 8010090:	f7ff fefa 	bl	800fe88 <malloc>
 8010094:	4602      	mov	r2, r0
 8010096:	61e8      	str	r0, [r5, #28]
 8010098:	b920      	cbnz	r0, 80100a4 <_Bfree+0x20>
 801009a:	218f      	movs	r1, #143	@ 0x8f
 801009c:	4b08      	ldr	r3, [pc, #32]	@ (80100c0 <_Bfree+0x3c>)
 801009e:	4809      	ldr	r0, [pc, #36]	@ (80100c4 <_Bfree+0x40>)
 80100a0:	f001 fe98 	bl	8011dd4 <__assert_func>
 80100a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80100a8:	6006      	str	r6, [r0, #0]
 80100aa:	60c6      	str	r6, [r0, #12]
 80100ac:	b13c      	cbz	r4, 80100be <_Bfree+0x3a>
 80100ae:	69eb      	ldr	r3, [r5, #28]
 80100b0:	6862      	ldr	r2, [r4, #4]
 80100b2:	68db      	ldr	r3, [r3, #12]
 80100b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80100b8:	6021      	str	r1, [r4, #0]
 80100ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80100be:	bd70      	pop	{r4, r5, r6, pc}
 80100c0:	0801250c 	.word	0x0801250c
 80100c4:	0801258c 	.word	0x0801258c

080100c8 <__multadd>:
 80100c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100cc:	4607      	mov	r7, r0
 80100ce:	460c      	mov	r4, r1
 80100d0:	461e      	mov	r6, r3
 80100d2:	2000      	movs	r0, #0
 80100d4:	690d      	ldr	r5, [r1, #16]
 80100d6:	f101 0c14 	add.w	ip, r1, #20
 80100da:	f8dc 3000 	ldr.w	r3, [ip]
 80100de:	3001      	adds	r0, #1
 80100e0:	b299      	uxth	r1, r3
 80100e2:	fb02 6101 	mla	r1, r2, r1, r6
 80100e6:	0c1e      	lsrs	r6, r3, #16
 80100e8:	0c0b      	lsrs	r3, r1, #16
 80100ea:	fb02 3306 	mla	r3, r2, r6, r3
 80100ee:	b289      	uxth	r1, r1
 80100f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80100f4:	4285      	cmp	r5, r0
 80100f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80100fa:	f84c 1b04 	str.w	r1, [ip], #4
 80100fe:	dcec      	bgt.n	80100da <__multadd+0x12>
 8010100:	b30e      	cbz	r6, 8010146 <__multadd+0x7e>
 8010102:	68a3      	ldr	r3, [r4, #8]
 8010104:	42ab      	cmp	r3, r5
 8010106:	dc19      	bgt.n	801013c <__multadd+0x74>
 8010108:	6861      	ldr	r1, [r4, #4]
 801010a:	4638      	mov	r0, r7
 801010c:	3101      	adds	r1, #1
 801010e:	f7ff ff79 	bl	8010004 <_Balloc>
 8010112:	4680      	mov	r8, r0
 8010114:	b928      	cbnz	r0, 8010122 <__multadd+0x5a>
 8010116:	4602      	mov	r2, r0
 8010118:	21ba      	movs	r1, #186	@ 0xba
 801011a:	4b0c      	ldr	r3, [pc, #48]	@ (801014c <__multadd+0x84>)
 801011c:	480c      	ldr	r0, [pc, #48]	@ (8010150 <__multadd+0x88>)
 801011e:	f001 fe59 	bl	8011dd4 <__assert_func>
 8010122:	6922      	ldr	r2, [r4, #16]
 8010124:	f104 010c 	add.w	r1, r4, #12
 8010128:	3202      	adds	r2, #2
 801012a:	0092      	lsls	r2, r2, #2
 801012c:	300c      	adds	r0, #12
 801012e:	f001 fe43 	bl	8011db8 <memcpy>
 8010132:	4621      	mov	r1, r4
 8010134:	4638      	mov	r0, r7
 8010136:	f7ff ffa5 	bl	8010084 <_Bfree>
 801013a:	4644      	mov	r4, r8
 801013c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010140:	3501      	adds	r5, #1
 8010142:	615e      	str	r6, [r3, #20]
 8010144:	6125      	str	r5, [r4, #16]
 8010146:	4620      	mov	r0, r4
 8010148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801014c:	0801257b 	.word	0x0801257b
 8010150:	0801258c 	.word	0x0801258c

08010154 <__s2b>:
 8010154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010158:	4615      	mov	r5, r2
 801015a:	2209      	movs	r2, #9
 801015c:	461f      	mov	r7, r3
 801015e:	3308      	adds	r3, #8
 8010160:	460c      	mov	r4, r1
 8010162:	fb93 f3f2 	sdiv	r3, r3, r2
 8010166:	4606      	mov	r6, r0
 8010168:	2201      	movs	r2, #1
 801016a:	2100      	movs	r1, #0
 801016c:	429a      	cmp	r2, r3
 801016e:	db09      	blt.n	8010184 <__s2b+0x30>
 8010170:	4630      	mov	r0, r6
 8010172:	f7ff ff47 	bl	8010004 <_Balloc>
 8010176:	b940      	cbnz	r0, 801018a <__s2b+0x36>
 8010178:	4602      	mov	r2, r0
 801017a:	21d3      	movs	r1, #211	@ 0xd3
 801017c:	4b18      	ldr	r3, [pc, #96]	@ (80101e0 <__s2b+0x8c>)
 801017e:	4819      	ldr	r0, [pc, #100]	@ (80101e4 <__s2b+0x90>)
 8010180:	f001 fe28 	bl	8011dd4 <__assert_func>
 8010184:	0052      	lsls	r2, r2, #1
 8010186:	3101      	adds	r1, #1
 8010188:	e7f0      	b.n	801016c <__s2b+0x18>
 801018a:	9b08      	ldr	r3, [sp, #32]
 801018c:	2d09      	cmp	r5, #9
 801018e:	6143      	str	r3, [r0, #20]
 8010190:	f04f 0301 	mov.w	r3, #1
 8010194:	6103      	str	r3, [r0, #16]
 8010196:	dd16      	ble.n	80101c6 <__s2b+0x72>
 8010198:	f104 0909 	add.w	r9, r4, #9
 801019c:	46c8      	mov	r8, r9
 801019e:	442c      	add	r4, r5
 80101a0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80101a4:	4601      	mov	r1, r0
 80101a6:	220a      	movs	r2, #10
 80101a8:	4630      	mov	r0, r6
 80101aa:	3b30      	subs	r3, #48	@ 0x30
 80101ac:	f7ff ff8c 	bl	80100c8 <__multadd>
 80101b0:	45a0      	cmp	r8, r4
 80101b2:	d1f5      	bne.n	80101a0 <__s2b+0x4c>
 80101b4:	f1a5 0408 	sub.w	r4, r5, #8
 80101b8:	444c      	add	r4, r9
 80101ba:	1b2d      	subs	r5, r5, r4
 80101bc:	1963      	adds	r3, r4, r5
 80101be:	42bb      	cmp	r3, r7
 80101c0:	db04      	blt.n	80101cc <__s2b+0x78>
 80101c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80101c6:	2509      	movs	r5, #9
 80101c8:	340a      	adds	r4, #10
 80101ca:	e7f6      	b.n	80101ba <__s2b+0x66>
 80101cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80101d0:	4601      	mov	r1, r0
 80101d2:	220a      	movs	r2, #10
 80101d4:	4630      	mov	r0, r6
 80101d6:	3b30      	subs	r3, #48	@ 0x30
 80101d8:	f7ff ff76 	bl	80100c8 <__multadd>
 80101dc:	e7ee      	b.n	80101bc <__s2b+0x68>
 80101de:	bf00      	nop
 80101e0:	0801257b 	.word	0x0801257b
 80101e4:	0801258c 	.word	0x0801258c

080101e8 <__hi0bits>:
 80101e8:	4603      	mov	r3, r0
 80101ea:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80101ee:	bf3a      	itte	cc
 80101f0:	0403      	lslcc	r3, r0, #16
 80101f2:	2010      	movcc	r0, #16
 80101f4:	2000      	movcs	r0, #0
 80101f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80101fa:	bf3c      	itt	cc
 80101fc:	021b      	lslcc	r3, r3, #8
 80101fe:	3008      	addcc	r0, #8
 8010200:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010204:	bf3c      	itt	cc
 8010206:	011b      	lslcc	r3, r3, #4
 8010208:	3004      	addcc	r0, #4
 801020a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801020e:	bf3c      	itt	cc
 8010210:	009b      	lslcc	r3, r3, #2
 8010212:	3002      	addcc	r0, #2
 8010214:	2b00      	cmp	r3, #0
 8010216:	db05      	blt.n	8010224 <__hi0bits+0x3c>
 8010218:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801021c:	f100 0001 	add.w	r0, r0, #1
 8010220:	bf08      	it	eq
 8010222:	2020      	moveq	r0, #32
 8010224:	4770      	bx	lr

08010226 <__lo0bits>:
 8010226:	6803      	ldr	r3, [r0, #0]
 8010228:	4602      	mov	r2, r0
 801022a:	f013 0007 	ands.w	r0, r3, #7
 801022e:	d00b      	beq.n	8010248 <__lo0bits+0x22>
 8010230:	07d9      	lsls	r1, r3, #31
 8010232:	d421      	bmi.n	8010278 <__lo0bits+0x52>
 8010234:	0798      	lsls	r0, r3, #30
 8010236:	bf49      	itett	mi
 8010238:	085b      	lsrmi	r3, r3, #1
 801023a:	089b      	lsrpl	r3, r3, #2
 801023c:	2001      	movmi	r0, #1
 801023e:	6013      	strmi	r3, [r2, #0]
 8010240:	bf5c      	itt	pl
 8010242:	2002      	movpl	r0, #2
 8010244:	6013      	strpl	r3, [r2, #0]
 8010246:	4770      	bx	lr
 8010248:	b299      	uxth	r1, r3
 801024a:	b909      	cbnz	r1, 8010250 <__lo0bits+0x2a>
 801024c:	2010      	movs	r0, #16
 801024e:	0c1b      	lsrs	r3, r3, #16
 8010250:	b2d9      	uxtb	r1, r3
 8010252:	b909      	cbnz	r1, 8010258 <__lo0bits+0x32>
 8010254:	3008      	adds	r0, #8
 8010256:	0a1b      	lsrs	r3, r3, #8
 8010258:	0719      	lsls	r1, r3, #28
 801025a:	bf04      	itt	eq
 801025c:	091b      	lsreq	r3, r3, #4
 801025e:	3004      	addeq	r0, #4
 8010260:	0799      	lsls	r1, r3, #30
 8010262:	bf04      	itt	eq
 8010264:	089b      	lsreq	r3, r3, #2
 8010266:	3002      	addeq	r0, #2
 8010268:	07d9      	lsls	r1, r3, #31
 801026a:	d403      	bmi.n	8010274 <__lo0bits+0x4e>
 801026c:	085b      	lsrs	r3, r3, #1
 801026e:	f100 0001 	add.w	r0, r0, #1
 8010272:	d003      	beq.n	801027c <__lo0bits+0x56>
 8010274:	6013      	str	r3, [r2, #0]
 8010276:	4770      	bx	lr
 8010278:	2000      	movs	r0, #0
 801027a:	4770      	bx	lr
 801027c:	2020      	movs	r0, #32
 801027e:	4770      	bx	lr

08010280 <__i2b>:
 8010280:	b510      	push	{r4, lr}
 8010282:	460c      	mov	r4, r1
 8010284:	2101      	movs	r1, #1
 8010286:	f7ff febd 	bl	8010004 <_Balloc>
 801028a:	4602      	mov	r2, r0
 801028c:	b928      	cbnz	r0, 801029a <__i2b+0x1a>
 801028e:	f240 1145 	movw	r1, #325	@ 0x145
 8010292:	4b04      	ldr	r3, [pc, #16]	@ (80102a4 <__i2b+0x24>)
 8010294:	4804      	ldr	r0, [pc, #16]	@ (80102a8 <__i2b+0x28>)
 8010296:	f001 fd9d 	bl	8011dd4 <__assert_func>
 801029a:	2301      	movs	r3, #1
 801029c:	6144      	str	r4, [r0, #20]
 801029e:	6103      	str	r3, [r0, #16]
 80102a0:	bd10      	pop	{r4, pc}
 80102a2:	bf00      	nop
 80102a4:	0801257b 	.word	0x0801257b
 80102a8:	0801258c 	.word	0x0801258c

080102ac <__multiply>:
 80102ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102b0:	4617      	mov	r7, r2
 80102b2:	690a      	ldr	r2, [r1, #16]
 80102b4:	693b      	ldr	r3, [r7, #16]
 80102b6:	4689      	mov	r9, r1
 80102b8:	429a      	cmp	r2, r3
 80102ba:	bfa2      	ittt	ge
 80102bc:	463b      	movge	r3, r7
 80102be:	460f      	movge	r7, r1
 80102c0:	4699      	movge	r9, r3
 80102c2:	693d      	ldr	r5, [r7, #16]
 80102c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80102c8:	68bb      	ldr	r3, [r7, #8]
 80102ca:	6879      	ldr	r1, [r7, #4]
 80102cc:	eb05 060a 	add.w	r6, r5, sl
 80102d0:	42b3      	cmp	r3, r6
 80102d2:	b085      	sub	sp, #20
 80102d4:	bfb8      	it	lt
 80102d6:	3101      	addlt	r1, #1
 80102d8:	f7ff fe94 	bl	8010004 <_Balloc>
 80102dc:	b930      	cbnz	r0, 80102ec <__multiply+0x40>
 80102de:	4602      	mov	r2, r0
 80102e0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80102e4:	4b40      	ldr	r3, [pc, #256]	@ (80103e8 <__multiply+0x13c>)
 80102e6:	4841      	ldr	r0, [pc, #260]	@ (80103ec <__multiply+0x140>)
 80102e8:	f001 fd74 	bl	8011dd4 <__assert_func>
 80102ec:	f100 0414 	add.w	r4, r0, #20
 80102f0:	4623      	mov	r3, r4
 80102f2:	2200      	movs	r2, #0
 80102f4:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80102f8:	4573      	cmp	r3, lr
 80102fa:	d320      	bcc.n	801033e <__multiply+0x92>
 80102fc:	f107 0814 	add.w	r8, r7, #20
 8010300:	f109 0114 	add.w	r1, r9, #20
 8010304:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010308:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801030c:	9302      	str	r3, [sp, #8]
 801030e:	1beb      	subs	r3, r5, r7
 8010310:	3b15      	subs	r3, #21
 8010312:	f023 0303 	bic.w	r3, r3, #3
 8010316:	3304      	adds	r3, #4
 8010318:	3715      	adds	r7, #21
 801031a:	42bd      	cmp	r5, r7
 801031c:	bf38      	it	cc
 801031e:	2304      	movcc	r3, #4
 8010320:	9301      	str	r3, [sp, #4]
 8010322:	9b02      	ldr	r3, [sp, #8]
 8010324:	9103      	str	r1, [sp, #12]
 8010326:	428b      	cmp	r3, r1
 8010328:	d80c      	bhi.n	8010344 <__multiply+0x98>
 801032a:	2e00      	cmp	r6, #0
 801032c:	dd03      	ble.n	8010336 <__multiply+0x8a>
 801032e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010332:	2b00      	cmp	r3, #0
 8010334:	d055      	beq.n	80103e2 <__multiply+0x136>
 8010336:	6106      	str	r6, [r0, #16]
 8010338:	b005      	add	sp, #20
 801033a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801033e:	f843 2b04 	str.w	r2, [r3], #4
 8010342:	e7d9      	b.n	80102f8 <__multiply+0x4c>
 8010344:	f8b1 a000 	ldrh.w	sl, [r1]
 8010348:	f1ba 0f00 	cmp.w	sl, #0
 801034c:	d01f      	beq.n	801038e <__multiply+0xe2>
 801034e:	46c4      	mov	ip, r8
 8010350:	46a1      	mov	r9, r4
 8010352:	2700      	movs	r7, #0
 8010354:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010358:	f8d9 3000 	ldr.w	r3, [r9]
 801035c:	fa1f fb82 	uxth.w	fp, r2
 8010360:	b29b      	uxth	r3, r3
 8010362:	fb0a 330b 	mla	r3, sl, fp, r3
 8010366:	443b      	add	r3, r7
 8010368:	f8d9 7000 	ldr.w	r7, [r9]
 801036c:	0c12      	lsrs	r2, r2, #16
 801036e:	0c3f      	lsrs	r7, r7, #16
 8010370:	fb0a 7202 	mla	r2, sl, r2, r7
 8010374:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010378:	b29b      	uxth	r3, r3
 801037a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801037e:	4565      	cmp	r5, ip
 8010380:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010384:	f849 3b04 	str.w	r3, [r9], #4
 8010388:	d8e4      	bhi.n	8010354 <__multiply+0xa8>
 801038a:	9b01      	ldr	r3, [sp, #4]
 801038c:	50e7      	str	r7, [r4, r3]
 801038e:	9b03      	ldr	r3, [sp, #12]
 8010390:	3104      	adds	r1, #4
 8010392:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010396:	f1b9 0f00 	cmp.w	r9, #0
 801039a:	d020      	beq.n	80103de <__multiply+0x132>
 801039c:	4647      	mov	r7, r8
 801039e:	46a4      	mov	ip, r4
 80103a0:	f04f 0a00 	mov.w	sl, #0
 80103a4:	6823      	ldr	r3, [r4, #0]
 80103a6:	f8b7 b000 	ldrh.w	fp, [r7]
 80103aa:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80103ae:	b29b      	uxth	r3, r3
 80103b0:	fb09 220b 	mla	r2, r9, fp, r2
 80103b4:	4452      	add	r2, sl
 80103b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80103ba:	f84c 3b04 	str.w	r3, [ip], #4
 80103be:	f857 3b04 	ldr.w	r3, [r7], #4
 80103c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80103c6:	f8bc 3000 	ldrh.w	r3, [ip]
 80103ca:	42bd      	cmp	r5, r7
 80103cc:	fb09 330a 	mla	r3, r9, sl, r3
 80103d0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80103d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80103d8:	d8e5      	bhi.n	80103a6 <__multiply+0xfa>
 80103da:	9a01      	ldr	r2, [sp, #4]
 80103dc:	50a3      	str	r3, [r4, r2]
 80103de:	3404      	adds	r4, #4
 80103e0:	e79f      	b.n	8010322 <__multiply+0x76>
 80103e2:	3e01      	subs	r6, #1
 80103e4:	e7a1      	b.n	801032a <__multiply+0x7e>
 80103e6:	bf00      	nop
 80103e8:	0801257b 	.word	0x0801257b
 80103ec:	0801258c 	.word	0x0801258c

080103f0 <__pow5mult>:
 80103f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80103f4:	4615      	mov	r5, r2
 80103f6:	f012 0203 	ands.w	r2, r2, #3
 80103fa:	4607      	mov	r7, r0
 80103fc:	460e      	mov	r6, r1
 80103fe:	d007      	beq.n	8010410 <__pow5mult+0x20>
 8010400:	4c25      	ldr	r4, [pc, #148]	@ (8010498 <__pow5mult+0xa8>)
 8010402:	3a01      	subs	r2, #1
 8010404:	2300      	movs	r3, #0
 8010406:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801040a:	f7ff fe5d 	bl	80100c8 <__multadd>
 801040e:	4606      	mov	r6, r0
 8010410:	10ad      	asrs	r5, r5, #2
 8010412:	d03d      	beq.n	8010490 <__pow5mult+0xa0>
 8010414:	69fc      	ldr	r4, [r7, #28]
 8010416:	b97c      	cbnz	r4, 8010438 <__pow5mult+0x48>
 8010418:	2010      	movs	r0, #16
 801041a:	f7ff fd35 	bl	800fe88 <malloc>
 801041e:	4602      	mov	r2, r0
 8010420:	61f8      	str	r0, [r7, #28]
 8010422:	b928      	cbnz	r0, 8010430 <__pow5mult+0x40>
 8010424:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010428:	4b1c      	ldr	r3, [pc, #112]	@ (801049c <__pow5mult+0xac>)
 801042a:	481d      	ldr	r0, [pc, #116]	@ (80104a0 <__pow5mult+0xb0>)
 801042c:	f001 fcd2 	bl	8011dd4 <__assert_func>
 8010430:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010434:	6004      	str	r4, [r0, #0]
 8010436:	60c4      	str	r4, [r0, #12]
 8010438:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801043c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010440:	b94c      	cbnz	r4, 8010456 <__pow5mult+0x66>
 8010442:	f240 2171 	movw	r1, #625	@ 0x271
 8010446:	4638      	mov	r0, r7
 8010448:	f7ff ff1a 	bl	8010280 <__i2b>
 801044c:	2300      	movs	r3, #0
 801044e:	4604      	mov	r4, r0
 8010450:	f8c8 0008 	str.w	r0, [r8, #8]
 8010454:	6003      	str	r3, [r0, #0]
 8010456:	f04f 0900 	mov.w	r9, #0
 801045a:	07eb      	lsls	r3, r5, #31
 801045c:	d50a      	bpl.n	8010474 <__pow5mult+0x84>
 801045e:	4631      	mov	r1, r6
 8010460:	4622      	mov	r2, r4
 8010462:	4638      	mov	r0, r7
 8010464:	f7ff ff22 	bl	80102ac <__multiply>
 8010468:	4680      	mov	r8, r0
 801046a:	4631      	mov	r1, r6
 801046c:	4638      	mov	r0, r7
 801046e:	f7ff fe09 	bl	8010084 <_Bfree>
 8010472:	4646      	mov	r6, r8
 8010474:	106d      	asrs	r5, r5, #1
 8010476:	d00b      	beq.n	8010490 <__pow5mult+0xa0>
 8010478:	6820      	ldr	r0, [r4, #0]
 801047a:	b938      	cbnz	r0, 801048c <__pow5mult+0x9c>
 801047c:	4622      	mov	r2, r4
 801047e:	4621      	mov	r1, r4
 8010480:	4638      	mov	r0, r7
 8010482:	f7ff ff13 	bl	80102ac <__multiply>
 8010486:	6020      	str	r0, [r4, #0]
 8010488:	f8c0 9000 	str.w	r9, [r0]
 801048c:	4604      	mov	r4, r0
 801048e:	e7e4      	b.n	801045a <__pow5mult+0x6a>
 8010490:	4630      	mov	r0, r6
 8010492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010496:	bf00      	nop
 8010498:	08012658 	.word	0x08012658
 801049c:	0801250c 	.word	0x0801250c
 80104a0:	0801258c 	.word	0x0801258c

080104a4 <__lshift>:
 80104a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104a8:	460c      	mov	r4, r1
 80104aa:	4607      	mov	r7, r0
 80104ac:	4691      	mov	r9, r2
 80104ae:	6923      	ldr	r3, [r4, #16]
 80104b0:	6849      	ldr	r1, [r1, #4]
 80104b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80104b6:	68a3      	ldr	r3, [r4, #8]
 80104b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80104bc:	f108 0601 	add.w	r6, r8, #1
 80104c0:	42b3      	cmp	r3, r6
 80104c2:	db0b      	blt.n	80104dc <__lshift+0x38>
 80104c4:	4638      	mov	r0, r7
 80104c6:	f7ff fd9d 	bl	8010004 <_Balloc>
 80104ca:	4605      	mov	r5, r0
 80104cc:	b948      	cbnz	r0, 80104e2 <__lshift+0x3e>
 80104ce:	4602      	mov	r2, r0
 80104d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80104d4:	4b27      	ldr	r3, [pc, #156]	@ (8010574 <__lshift+0xd0>)
 80104d6:	4828      	ldr	r0, [pc, #160]	@ (8010578 <__lshift+0xd4>)
 80104d8:	f001 fc7c 	bl	8011dd4 <__assert_func>
 80104dc:	3101      	adds	r1, #1
 80104de:	005b      	lsls	r3, r3, #1
 80104e0:	e7ee      	b.n	80104c0 <__lshift+0x1c>
 80104e2:	2300      	movs	r3, #0
 80104e4:	f100 0114 	add.w	r1, r0, #20
 80104e8:	f100 0210 	add.w	r2, r0, #16
 80104ec:	4618      	mov	r0, r3
 80104ee:	4553      	cmp	r3, sl
 80104f0:	db33      	blt.n	801055a <__lshift+0xb6>
 80104f2:	6920      	ldr	r0, [r4, #16]
 80104f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80104f8:	f104 0314 	add.w	r3, r4, #20
 80104fc:	f019 091f 	ands.w	r9, r9, #31
 8010500:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010504:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010508:	d02b      	beq.n	8010562 <__lshift+0xbe>
 801050a:	468a      	mov	sl, r1
 801050c:	2200      	movs	r2, #0
 801050e:	f1c9 0e20 	rsb	lr, r9, #32
 8010512:	6818      	ldr	r0, [r3, #0]
 8010514:	fa00 f009 	lsl.w	r0, r0, r9
 8010518:	4310      	orrs	r0, r2
 801051a:	f84a 0b04 	str.w	r0, [sl], #4
 801051e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010522:	459c      	cmp	ip, r3
 8010524:	fa22 f20e 	lsr.w	r2, r2, lr
 8010528:	d8f3      	bhi.n	8010512 <__lshift+0x6e>
 801052a:	ebac 0304 	sub.w	r3, ip, r4
 801052e:	3b15      	subs	r3, #21
 8010530:	f023 0303 	bic.w	r3, r3, #3
 8010534:	3304      	adds	r3, #4
 8010536:	f104 0015 	add.w	r0, r4, #21
 801053a:	4560      	cmp	r0, ip
 801053c:	bf88      	it	hi
 801053e:	2304      	movhi	r3, #4
 8010540:	50ca      	str	r2, [r1, r3]
 8010542:	b10a      	cbz	r2, 8010548 <__lshift+0xa4>
 8010544:	f108 0602 	add.w	r6, r8, #2
 8010548:	3e01      	subs	r6, #1
 801054a:	4638      	mov	r0, r7
 801054c:	4621      	mov	r1, r4
 801054e:	612e      	str	r6, [r5, #16]
 8010550:	f7ff fd98 	bl	8010084 <_Bfree>
 8010554:	4628      	mov	r0, r5
 8010556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801055a:	f842 0f04 	str.w	r0, [r2, #4]!
 801055e:	3301      	adds	r3, #1
 8010560:	e7c5      	b.n	80104ee <__lshift+0x4a>
 8010562:	3904      	subs	r1, #4
 8010564:	f853 2b04 	ldr.w	r2, [r3], #4
 8010568:	459c      	cmp	ip, r3
 801056a:	f841 2f04 	str.w	r2, [r1, #4]!
 801056e:	d8f9      	bhi.n	8010564 <__lshift+0xc0>
 8010570:	e7ea      	b.n	8010548 <__lshift+0xa4>
 8010572:	bf00      	nop
 8010574:	0801257b 	.word	0x0801257b
 8010578:	0801258c 	.word	0x0801258c

0801057c <__mcmp>:
 801057c:	4603      	mov	r3, r0
 801057e:	690a      	ldr	r2, [r1, #16]
 8010580:	6900      	ldr	r0, [r0, #16]
 8010582:	b530      	push	{r4, r5, lr}
 8010584:	1a80      	subs	r0, r0, r2
 8010586:	d10e      	bne.n	80105a6 <__mcmp+0x2a>
 8010588:	3314      	adds	r3, #20
 801058a:	3114      	adds	r1, #20
 801058c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010590:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010594:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010598:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801059c:	4295      	cmp	r5, r2
 801059e:	d003      	beq.n	80105a8 <__mcmp+0x2c>
 80105a0:	d205      	bcs.n	80105ae <__mcmp+0x32>
 80105a2:	f04f 30ff 	mov.w	r0, #4294967295
 80105a6:	bd30      	pop	{r4, r5, pc}
 80105a8:	42a3      	cmp	r3, r4
 80105aa:	d3f3      	bcc.n	8010594 <__mcmp+0x18>
 80105ac:	e7fb      	b.n	80105a6 <__mcmp+0x2a>
 80105ae:	2001      	movs	r0, #1
 80105b0:	e7f9      	b.n	80105a6 <__mcmp+0x2a>
	...

080105b4 <__mdiff>:
 80105b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105b8:	4689      	mov	r9, r1
 80105ba:	4606      	mov	r6, r0
 80105bc:	4611      	mov	r1, r2
 80105be:	4648      	mov	r0, r9
 80105c0:	4614      	mov	r4, r2
 80105c2:	f7ff ffdb 	bl	801057c <__mcmp>
 80105c6:	1e05      	subs	r5, r0, #0
 80105c8:	d112      	bne.n	80105f0 <__mdiff+0x3c>
 80105ca:	4629      	mov	r1, r5
 80105cc:	4630      	mov	r0, r6
 80105ce:	f7ff fd19 	bl	8010004 <_Balloc>
 80105d2:	4602      	mov	r2, r0
 80105d4:	b928      	cbnz	r0, 80105e2 <__mdiff+0x2e>
 80105d6:	f240 2137 	movw	r1, #567	@ 0x237
 80105da:	4b3e      	ldr	r3, [pc, #248]	@ (80106d4 <__mdiff+0x120>)
 80105dc:	483e      	ldr	r0, [pc, #248]	@ (80106d8 <__mdiff+0x124>)
 80105de:	f001 fbf9 	bl	8011dd4 <__assert_func>
 80105e2:	2301      	movs	r3, #1
 80105e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80105e8:	4610      	mov	r0, r2
 80105ea:	b003      	add	sp, #12
 80105ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105f0:	bfbc      	itt	lt
 80105f2:	464b      	movlt	r3, r9
 80105f4:	46a1      	movlt	r9, r4
 80105f6:	4630      	mov	r0, r6
 80105f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80105fc:	bfba      	itte	lt
 80105fe:	461c      	movlt	r4, r3
 8010600:	2501      	movlt	r5, #1
 8010602:	2500      	movge	r5, #0
 8010604:	f7ff fcfe 	bl	8010004 <_Balloc>
 8010608:	4602      	mov	r2, r0
 801060a:	b918      	cbnz	r0, 8010614 <__mdiff+0x60>
 801060c:	f240 2145 	movw	r1, #581	@ 0x245
 8010610:	4b30      	ldr	r3, [pc, #192]	@ (80106d4 <__mdiff+0x120>)
 8010612:	e7e3      	b.n	80105dc <__mdiff+0x28>
 8010614:	f100 0b14 	add.w	fp, r0, #20
 8010618:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801061c:	f109 0310 	add.w	r3, r9, #16
 8010620:	60c5      	str	r5, [r0, #12]
 8010622:	f04f 0c00 	mov.w	ip, #0
 8010626:	f109 0514 	add.w	r5, r9, #20
 801062a:	46d9      	mov	r9, fp
 801062c:	6926      	ldr	r6, [r4, #16]
 801062e:	f104 0e14 	add.w	lr, r4, #20
 8010632:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010636:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801063a:	9301      	str	r3, [sp, #4]
 801063c:	9b01      	ldr	r3, [sp, #4]
 801063e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010642:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010646:	b281      	uxth	r1, r0
 8010648:	9301      	str	r3, [sp, #4]
 801064a:	fa1f f38a 	uxth.w	r3, sl
 801064e:	1a5b      	subs	r3, r3, r1
 8010650:	0c00      	lsrs	r0, r0, #16
 8010652:	4463      	add	r3, ip
 8010654:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010658:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801065c:	b29b      	uxth	r3, r3
 801065e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010662:	4576      	cmp	r6, lr
 8010664:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010668:	f849 3b04 	str.w	r3, [r9], #4
 801066c:	d8e6      	bhi.n	801063c <__mdiff+0x88>
 801066e:	1b33      	subs	r3, r6, r4
 8010670:	3b15      	subs	r3, #21
 8010672:	f023 0303 	bic.w	r3, r3, #3
 8010676:	3415      	adds	r4, #21
 8010678:	3304      	adds	r3, #4
 801067a:	42a6      	cmp	r6, r4
 801067c:	bf38      	it	cc
 801067e:	2304      	movcc	r3, #4
 8010680:	441d      	add	r5, r3
 8010682:	445b      	add	r3, fp
 8010684:	461e      	mov	r6, r3
 8010686:	462c      	mov	r4, r5
 8010688:	4544      	cmp	r4, r8
 801068a:	d30e      	bcc.n	80106aa <__mdiff+0xf6>
 801068c:	f108 0103 	add.w	r1, r8, #3
 8010690:	1b49      	subs	r1, r1, r5
 8010692:	f021 0103 	bic.w	r1, r1, #3
 8010696:	3d03      	subs	r5, #3
 8010698:	45a8      	cmp	r8, r5
 801069a:	bf38      	it	cc
 801069c:	2100      	movcc	r1, #0
 801069e:	440b      	add	r3, r1
 80106a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80106a4:	b199      	cbz	r1, 80106ce <__mdiff+0x11a>
 80106a6:	6117      	str	r7, [r2, #16]
 80106a8:	e79e      	b.n	80105e8 <__mdiff+0x34>
 80106aa:	46e6      	mov	lr, ip
 80106ac:	f854 1b04 	ldr.w	r1, [r4], #4
 80106b0:	fa1f fc81 	uxth.w	ip, r1
 80106b4:	44f4      	add	ip, lr
 80106b6:	0c08      	lsrs	r0, r1, #16
 80106b8:	4471      	add	r1, lr
 80106ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80106be:	b289      	uxth	r1, r1
 80106c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80106c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80106c8:	f846 1b04 	str.w	r1, [r6], #4
 80106cc:	e7dc      	b.n	8010688 <__mdiff+0xd4>
 80106ce:	3f01      	subs	r7, #1
 80106d0:	e7e6      	b.n	80106a0 <__mdiff+0xec>
 80106d2:	bf00      	nop
 80106d4:	0801257b 	.word	0x0801257b
 80106d8:	0801258c 	.word	0x0801258c

080106dc <__ulp>:
 80106dc:	4b0e      	ldr	r3, [pc, #56]	@ (8010718 <__ulp+0x3c>)
 80106de:	400b      	ands	r3, r1
 80106e0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	dc08      	bgt.n	80106fa <__ulp+0x1e>
 80106e8:	425b      	negs	r3, r3
 80106ea:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80106ee:	ea4f 5223 	mov.w	r2, r3, asr #20
 80106f2:	da04      	bge.n	80106fe <__ulp+0x22>
 80106f4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80106f8:	4113      	asrs	r3, r2
 80106fa:	2200      	movs	r2, #0
 80106fc:	e008      	b.n	8010710 <__ulp+0x34>
 80106fe:	f1a2 0314 	sub.w	r3, r2, #20
 8010702:	2b1e      	cmp	r3, #30
 8010704:	bfd6      	itet	le
 8010706:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801070a:	2201      	movgt	r2, #1
 801070c:	40da      	lsrle	r2, r3
 801070e:	2300      	movs	r3, #0
 8010710:	4619      	mov	r1, r3
 8010712:	4610      	mov	r0, r2
 8010714:	4770      	bx	lr
 8010716:	bf00      	nop
 8010718:	7ff00000 	.word	0x7ff00000

0801071c <__b2d>:
 801071c:	6902      	ldr	r2, [r0, #16]
 801071e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010720:	f100 0614 	add.w	r6, r0, #20
 8010724:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8010728:	f852 4c04 	ldr.w	r4, [r2, #-4]
 801072c:	4f1e      	ldr	r7, [pc, #120]	@ (80107a8 <__b2d+0x8c>)
 801072e:	4620      	mov	r0, r4
 8010730:	f7ff fd5a 	bl	80101e8 <__hi0bits>
 8010734:	4603      	mov	r3, r0
 8010736:	f1c0 0020 	rsb	r0, r0, #32
 801073a:	2b0a      	cmp	r3, #10
 801073c:	f1a2 0504 	sub.w	r5, r2, #4
 8010740:	6008      	str	r0, [r1, #0]
 8010742:	dc12      	bgt.n	801076a <__b2d+0x4e>
 8010744:	42ae      	cmp	r6, r5
 8010746:	bf2c      	ite	cs
 8010748:	2200      	movcs	r2, #0
 801074a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 801074e:	f1c3 0c0b 	rsb	ip, r3, #11
 8010752:	3315      	adds	r3, #21
 8010754:	fa24 fe0c 	lsr.w	lr, r4, ip
 8010758:	fa04 f303 	lsl.w	r3, r4, r3
 801075c:	fa22 f20c 	lsr.w	r2, r2, ip
 8010760:	ea4e 0107 	orr.w	r1, lr, r7
 8010764:	431a      	orrs	r2, r3
 8010766:	4610      	mov	r0, r2
 8010768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801076a:	42ae      	cmp	r6, r5
 801076c:	bf36      	itet	cc
 801076e:	f1a2 0508 	subcc.w	r5, r2, #8
 8010772:	2200      	movcs	r2, #0
 8010774:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8010778:	3b0b      	subs	r3, #11
 801077a:	d012      	beq.n	80107a2 <__b2d+0x86>
 801077c:	f1c3 0720 	rsb	r7, r3, #32
 8010780:	fa22 f107 	lsr.w	r1, r2, r7
 8010784:	409c      	lsls	r4, r3
 8010786:	430c      	orrs	r4, r1
 8010788:	42b5      	cmp	r5, r6
 801078a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 801078e:	bf94      	ite	ls
 8010790:	2400      	movls	r4, #0
 8010792:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8010796:	409a      	lsls	r2, r3
 8010798:	40fc      	lsrs	r4, r7
 801079a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801079e:	4322      	orrs	r2, r4
 80107a0:	e7e1      	b.n	8010766 <__b2d+0x4a>
 80107a2:	ea44 0107 	orr.w	r1, r4, r7
 80107a6:	e7de      	b.n	8010766 <__b2d+0x4a>
 80107a8:	3ff00000 	.word	0x3ff00000

080107ac <__d2b>:
 80107ac:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80107b0:	2101      	movs	r1, #1
 80107b2:	4690      	mov	r8, r2
 80107b4:	4699      	mov	r9, r3
 80107b6:	9e08      	ldr	r6, [sp, #32]
 80107b8:	f7ff fc24 	bl	8010004 <_Balloc>
 80107bc:	4604      	mov	r4, r0
 80107be:	b930      	cbnz	r0, 80107ce <__d2b+0x22>
 80107c0:	4602      	mov	r2, r0
 80107c2:	f240 310f 	movw	r1, #783	@ 0x30f
 80107c6:	4b23      	ldr	r3, [pc, #140]	@ (8010854 <__d2b+0xa8>)
 80107c8:	4823      	ldr	r0, [pc, #140]	@ (8010858 <__d2b+0xac>)
 80107ca:	f001 fb03 	bl	8011dd4 <__assert_func>
 80107ce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80107d2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80107d6:	b10d      	cbz	r5, 80107dc <__d2b+0x30>
 80107d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80107dc:	9301      	str	r3, [sp, #4]
 80107de:	f1b8 0300 	subs.w	r3, r8, #0
 80107e2:	d024      	beq.n	801082e <__d2b+0x82>
 80107e4:	4668      	mov	r0, sp
 80107e6:	9300      	str	r3, [sp, #0]
 80107e8:	f7ff fd1d 	bl	8010226 <__lo0bits>
 80107ec:	e9dd 1200 	ldrd	r1, r2, [sp]
 80107f0:	b1d8      	cbz	r0, 801082a <__d2b+0x7e>
 80107f2:	f1c0 0320 	rsb	r3, r0, #32
 80107f6:	fa02 f303 	lsl.w	r3, r2, r3
 80107fa:	430b      	orrs	r3, r1
 80107fc:	40c2      	lsrs	r2, r0
 80107fe:	6163      	str	r3, [r4, #20]
 8010800:	9201      	str	r2, [sp, #4]
 8010802:	9b01      	ldr	r3, [sp, #4]
 8010804:	2b00      	cmp	r3, #0
 8010806:	bf0c      	ite	eq
 8010808:	2201      	moveq	r2, #1
 801080a:	2202      	movne	r2, #2
 801080c:	61a3      	str	r3, [r4, #24]
 801080e:	6122      	str	r2, [r4, #16]
 8010810:	b1ad      	cbz	r5, 801083e <__d2b+0x92>
 8010812:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010816:	4405      	add	r5, r0
 8010818:	6035      	str	r5, [r6, #0]
 801081a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801081e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010820:	6018      	str	r0, [r3, #0]
 8010822:	4620      	mov	r0, r4
 8010824:	b002      	add	sp, #8
 8010826:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 801082a:	6161      	str	r1, [r4, #20]
 801082c:	e7e9      	b.n	8010802 <__d2b+0x56>
 801082e:	a801      	add	r0, sp, #4
 8010830:	f7ff fcf9 	bl	8010226 <__lo0bits>
 8010834:	9b01      	ldr	r3, [sp, #4]
 8010836:	2201      	movs	r2, #1
 8010838:	6163      	str	r3, [r4, #20]
 801083a:	3020      	adds	r0, #32
 801083c:	e7e7      	b.n	801080e <__d2b+0x62>
 801083e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010842:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010846:	6030      	str	r0, [r6, #0]
 8010848:	6918      	ldr	r0, [r3, #16]
 801084a:	f7ff fccd 	bl	80101e8 <__hi0bits>
 801084e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010852:	e7e4      	b.n	801081e <__d2b+0x72>
 8010854:	0801257b 	.word	0x0801257b
 8010858:	0801258c 	.word	0x0801258c

0801085c <__ratio>:
 801085c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010860:	b085      	sub	sp, #20
 8010862:	e9cd 1000 	strd	r1, r0, [sp]
 8010866:	a902      	add	r1, sp, #8
 8010868:	f7ff ff58 	bl	801071c <__b2d>
 801086c:	468b      	mov	fp, r1
 801086e:	4606      	mov	r6, r0
 8010870:	460f      	mov	r7, r1
 8010872:	9800      	ldr	r0, [sp, #0]
 8010874:	a903      	add	r1, sp, #12
 8010876:	f7ff ff51 	bl	801071c <__b2d>
 801087a:	460d      	mov	r5, r1
 801087c:	9b01      	ldr	r3, [sp, #4]
 801087e:	4689      	mov	r9, r1
 8010880:	6919      	ldr	r1, [r3, #16]
 8010882:	9b00      	ldr	r3, [sp, #0]
 8010884:	4604      	mov	r4, r0
 8010886:	691b      	ldr	r3, [r3, #16]
 8010888:	4630      	mov	r0, r6
 801088a:	1ac9      	subs	r1, r1, r3
 801088c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010890:	1a9b      	subs	r3, r3, r2
 8010892:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010896:	2b00      	cmp	r3, #0
 8010898:	bfcd      	iteet	gt
 801089a:	463a      	movgt	r2, r7
 801089c:	462a      	movle	r2, r5
 801089e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80108a2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80108a6:	bfd8      	it	le
 80108a8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80108ac:	464b      	mov	r3, r9
 80108ae:	4622      	mov	r2, r4
 80108b0:	4659      	mov	r1, fp
 80108b2:	f7f0 f9d7 	bl	8000c64 <__aeabi_ddiv>
 80108b6:	b005      	add	sp, #20
 80108b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080108bc <_mprec_log10>:
 80108bc:	2817      	cmp	r0, #23
 80108be:	b5d0      	push	{r4, r6, r7, lr}
 80108c0:	4604      	mov	r4, r0
 80108c2:	dc05      	bgt.n	80108d0 <_mprec_log10+0x14>
 80108c4:	4b08      	ldr	r3, [pc, #32]	@ (80108e8 <_mprec_log10+0x2c>)
 80108c6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80108ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80108ce:	bdd0      	pop	{r4, r6, r7, pc}
 80108d0:	2000      	movs	r0, #0
 80108d2:	2600      	movs	r6, #0
 80108d4:	4905      	ldr	r1, [pc, #20]	@ (80108ec <_mprec_log10+0x30>)
 80108d6:	4f06      	ldr	r7, [pc, #24]	@ (80108f0 <_mprec_log10+0x34>)
 80108d8:	4632      	mov	r2, r6
 80108da:	463b      	mov	r3, r7
 80108dc:	f7f0 f898 	bl	8000a10 <__aeabi_dmul>
 80108e0:	3c01      	subs	r4, #1
 80108e2:	d1f9      	bne.n	80108d8 <_mprec_log10+0x1c>
 80108e4:	e7f3      	b.n	80108ce <_mprec_log10+0x12>
 80108e6:	bf00      	nop
 80108e8:	080126b8 	.word	0x080126b8
 80108ec:	3ff00000 	.word	0x3ff00000
 80108f0:	40240000 	.word	0x40240000

080108f4 <__copybits>:
 80108f4:	3901      	subs	r1, #1
 80108f6:	b570      	push	{r4, r5, r6, lr}
 80108f8:	1149      	asrs	r1, r1, #5
 80108fa:	6914      	ldr	r4, [r2, #16]
 80108fc:	3101      	adds	r1, #1
 80108fe:	f102 0314 	add.w	r3, r2, #20
 8010902:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010906:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801090a:	1f05      	subs	r5, r0, #4
 801090c:	42a3      	cmp	r3, r4
 801090e:	d30c      	bcc.n	801092a <__copybits+0x36>
 8010910:	1aa3      	subs	r3, r4, r2
 8010912:	3b11      	subs	r3, #17
 8010914:	f023 0303 	bic.w	r3, r3, #3
 8010918:	3211      	adds	r2, #17
 801091a:	42a2      	cmp	r2, r4
 801091c:	bf88      	it	hi
 801091e:	2300      	movhi	r3, #0
 8010920:	4418      	add	r0, r3
 8010922:	2300      	movs	r3, #0
 8010924:	4288      	cmp	r0, r1
 8010926:	d305      	bcc.n	8010934 <__copybits+0x40>
 8010928:	bd70      	pop	{r4, r5, r6, pc}
 801092a:	f853 6b04 	ldr.w	r6, [r3], #4
 801092e:	f845 6f04 	str.w	r6, [r5, #4]!
 8010932:	e7eb      	b.n	801090c <__copybits+0x18>
 8010934:	f840 3b04 	str.w	r3, [r0], #4
 8010938:	e7f4      	b.n	8010924 <__copybits+0x30>

0801093a <__any_on>:
 801093a:	f100 0214 	add.w	r2, r0, #20
 801093e:	6900      	ldr	r0, [r0, #16]
 8010940:	114b      	asrs	r3, r1, #5
 8010942:	4298      	cmp	r0, r3
 8010944:	b510      	push	{r4, lr}
 8010946:	db11      	blt.n	801096c <__any_on+0x32>
 8010948:	dd0a      	ble.n	8010960 <__any_on+0x26>
 801094a:	f011 011f 	ands.w	r1, r1, #31
 801094e:	d007      	beq.n	8010960 <__any_on+0x26>
 8010950:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010954:	fa24 f001 	lsr.w	r0, r4, r1
 8010958:	fa00 f101 	lsl.w	r1, r0, r1
 801095c:	428c      	cmp	r4, r1
 801095e:	d10b      	bne.n	8010978 <__any_on+0x3e>
 8010960:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010964:	4293      	cmp	r3, r2
 8010966:	d803      	bhi.n	8010970 <__any_on+0x36>
 8010968:	2000      	movs	r0, #0
 801096a:	bd10      	pop	{r4, pc}
 801096c:	4603      	mov	r3, r0
 801096e:	e7f7      	b.n	8010960 <__any_on+0x26>
 8010970:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010974:	2900      	cmp	r1, #0
 8010976:	d0f5      	beq.n	8010964 <__any_on+0x2a>
 8010978:	2001      	movs	r0, #1
 801097a:	e7f6      	b.n	801096a <__any_on+0x30>

0801097c <__ssputs_r>:
 801097c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010980:	461f      	mov	r7, r3
 8010982:	688e      	ldr	r6, [r1, #8]
 8010984:	4682      	mov	sl, r0
 8010986:	42be      	cmp	r6, r7
 8010988:	460c      	mov	r4, r1
 801098a:	4690      	mov	r8, r2
 801098c:	680b      	ldr	r3, [r1, #0]
 801098e:	d82d      	bhi.n	80109ec <__ssputs_r+0x70>
 8010990:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010994:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010998:	d026      	beq.n	80109e8 <__ssputs_r+0x6c>
 801099a:	6965      	ldr	r5, [r4, #20]
 801099c:	6909      	ldr	r1, [r1, #16]
 801099e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80109a2:	eba3 0901 	sub.w	r9, r3, r1
 80109a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80109aa:	1c7b      	adds	r3, r7, #1
 80109ac:	444b      	add	r3, r9
 80109ae:	106d      	asrs	r5, r5, #1
 80109b0:	429d      	cmp	r5, r3
 80109b2:	bf38      	it	cc
 80109b4:	461d      	movcc	r5, r3
 80109b6:	0553      	lsls	r3, r2, #21
 80109b8:	d527      	bpl.n	8010a0a <__ssputs_r+0x8e>
 80109ba:	4629      	mov	r1, r5
 80109bc:	f7ff fa96 	bl	800feec <_malloc_r>
 80109c0:	4606      	mov	r6, r0
 80109c2:	b360      	cbz	r0, 8010a1e <__ssputs_r+0xa2>
 80109c4:	464a      	mov	r2, r9
 80109c6:	6921      	ldr	r1, [r4, #16]
 80109c8:	f001 f9f6 	bl	8011db8 <memcpy>
 80109cc:	89a3      	ldrh	r3, [r4, #12]
 80109ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80109d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80109d6:	81a3      	strh	r3, [r4, #12]
 80109d8:	6126      	str	r6, [r4, #16]
 80109da:	444e      	add	r6, r9
 80109dc:	6026      	str	r6, [r4, #0]
 80109de:	463e      	mov	r6, r7
 80109e0:	6165      	str	r5, [r4, #20]
 80109e2:	eba5 0509 	sub.w	r5, r5, r9
 80109e6:	60a5      	str	r5, [r4, #8]
 80109e8:	42be      	cmp	r6, r7
 80109ea:	d900      	bls.n	80109ee <__ssputs_r+0x72>
 80109ec:	463e      	mov	r6, r7
 80109ee:	4632      	mov	r2, r6
 80109f0:	4641      	mov	r1, r8
 80109f2:	6820      	ldr	r0, [r4, #0]
 80109f4:	f001 f968 	bl	8011cc8 <memmove>
 80109f8:	2000      	movs	r0, #0
 80109fa:	68a3      	ldr	r3, [r4, #8]
 80109fc:	1b9b      	subs	r3, r3, r6
 80109fe:	60a3      	str	r3, [r4, #8]
 8010a00:	6823      	ldr	r3, [r4, #0]
 8010a02:	4433      	add	r3, r6
 8010a04:	6023      	str	r3, [r4, #0]
 8010a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a0a:	462a      	mov	r2, r5
 8010a0c:	f001 fa36 	bl	8011e7c <_realloc_r>
 8010a10:	4606      	mov	r6, r0
 8010a12:	2800      	cmp	r0, #0
 8010a14:	d1e0      	bne.n	80109d8 <__ssputs_r+0x5c>
 8010a16:	4650      	mov	r0, sl
 8010a18:	6921      	ldr	r1, [r4, #16]
 8010a1a:	f7ff f9ed 	bl	800fdf8 <_free_r>
 8010a1e:	230c      	movs	r3, #12
 8010a20:	f8ca 3000 	str.w	r3, [sl]
 8010a24:	89a3      	ldrh	r3, [r4, #12]
 8010a26:	f04f 30ff 	mov.w	r0, #4294967295
 8010a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a2e:	81a3      	strh	r3, [r4, #12]
 8010a30:	e7e9      	b.n	8010a06 <__ssputs_r+0x8a>

08010a32 <__ssprint_r>:
 8010a32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a36:	6893      	ldr	r3, [r2, #8]
 8010a38:	460c      	mov	r4, r1
 8010a3a:	4617      	mov	r7, r2
 8010a3c:	f8d2 b000 	ldr.w	fp, [r2]
 8010a40:	9001      	str	r0, [sp, #4]
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d157      	bne.n	8010af6 <__ssprint_r+0xc4>
 8010a46:	2000      	movs	r0, #0
 8010a48:	2300      	movs	r3, #0
 8010a4a:	607b      	str	r3, [r7, #4]
 8010a4c:	b003      	add	sp, #12
 8010a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a52:	e9db a800 	ldrd	sl, r8, [fp]
 8010a56:	f10b 0b08 	add.w	fp, fp, #8
 8010a5a:	68a6      	ldr	r6, [r4, #8]
 8010a5c:	6820      	ldr	r0, [r4, #0]
 8010a5e:	f1b8 0f00 	cmp.w	r8, #0
 8010a62:	d0f6      	beq.n	8010a52 <__ssprint_r+0x20>
 8010a64:	45b0      	cmp	r8, r6
 8010a66:	d32e      	bcc.n	8010ac6 <__ssprint_r+0x94>
 8010a68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010a6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010a70:	d02c      	beq.n	8010acc <__ssprint_r+0x9a>
 8010a72:	6921      	ldr	r1, [r4, #16]
 8010a74:	6965      	ldr	r5, [r4, #20]
 8010a76:	eba0 0901 	sub.w	r9, r0, r1
 8010a7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010a7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010a82:	f109 0001 	add.w	r0, r9, #1
 8010a86:	106d      	asrs	r5, r5, #1
 8010a88:	4440      	add	r0, r8
 8010a8a:	4285      	cmp	r5, r0
 8010a8c:	bf38      	it	cc
 8010a8e:	4605      	movcc	r5, r0
 8010a90:	0553      	lsls	r3, r2, #21
 8010a92:	d534      	bpl.n	8010afe <__ssprint_r+0xcc>
 8010a94:	4629      	mov	r1, r5
 8010a96:	9801      	ldr	r0, [sp, #4]
 8010a98:	f7ff fa28 	bl	800feec <_malloc_r>
 8010a9c:	4606      	mov	r6, r0
 8010a9e:	2800      	cmp	r0, #0
 8010aa0:	d038      	beq.n	8010b14 <__ssprint_r+0xe2>
 8010aa2:	464a      	mov	r2, r9
 8010aa4:	6921      	ldr	r1, [r4, #16]
 8010aa6:	f001 f987 	bl	8011db8 <memcpy>
 8010aaa:	89a2      	ldrh	r2, [r4, #12]
 8010aac:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8010ab0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8010ab4:	81a2      	strh	r2, [r4, #12]
 8010ab6:	6126      	str	r6, [r4, #16]
 8010ab8:	444e      	add	r6, r9
 8010aba:	6026      	str	r6, [r4, #0]
 8010abc:	4646      	mov	r6, r8
 8010abe:	6165      	str	r5, [r4, #20]
 8010ac0:	eba5 0509 	sub.w	r5, r5, r9
 8010ac4:	60a5      	str	r5, [r4, #8]
 8010ac6:	4546      	cmp	r6, r8
 8010ac8:	bf28      	it	cs
 8010aca:	4646      	movcs	r6, r8
 8010acc:	4632      	mov	r2, r6
 8010ace:	4651      	mov	r1, sl
 8010ad0:	6820      	ldr	r0, [r4, #0]
 8010ad2:	f001 f8f9 	bl	8011cc8 <memmove>
 8010ad6:	68a2      	ldr	r2, [r4, #8]
 8010ad8:	44c2      	add	sl, r8
 8010ada:	1b92      	subs	r2, r2, r6
 8010adc:	60a2      	str	r2, [r4, #8]
 8010ade:	6822      	ldr	r2, [r4, #0]
 8010ae0:	4432      	add	r2, r6
 8010ae2:	6022      	str	r2, [r4, #0]
 8010ae4:	68ba      	ldr	r2, [r7, #8]
 8010ae6:	eba2 0308 	sub.w	r3, r2, r8
 8010aea:	60bb      	str	r3, [r7, #8]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d0aa      	beq.n	8010a46 <__ssprint_r+0x14>
 8010af0:	f04f 0800 	mov.w	r8, #0
 8010af4:	e7b1      	b.n	8010a5a <__ssprint_r+0x28>
 8010af6:	f04f 0a00 	mov.w	sl, #0
 8010afa:	46d0      	mov	r8, sl
 8010afc:	e7ad      	b.n	8010a5a <__ssprint_r+0x28>
 8010afe:	462a      	mov	r2, r5
 8010b00:	9801      	ldr	r0, [sp, #4]
 8010b02:	f001 f9bb 	bl	8011e7c <_realloc_r>
 8010b06:	4606      	mov	r6, r0
 8010b08:	2800      	cmp	r0, #0
 8010b0a:	d1d4      	bne.n	8010ab6 <__ssprint_r+0x84>
 8010b0c:	6921      	ldr	r1, [r4, #16]
 8010b0e:	9801      	ldr	r0, [sp, #4]
 8010b10:	f7ff f972 	bl	800fdf8 <_free_r>
 8010b14:	230c      	movs	r3, #12
 8010b16:	9a01      	ldr	r2, [sp, #4]
 8010b18:	f04f 30ff 	mov.w	r0, #4294967295
 8010b1c:	6013      	str	r3, [r2, #0]
 8010b1e:	89a3      	ldrh	r3, [r4, #12]
 8010b20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010b24:	81a3      	strh	r3, [r4, #12]
 8010b26:	2300      	movs	r3, #0
 8010b28:	60bb      	str	r3, [r7, #8]
 8010b2a:	e78d      	b.n	8010a48 <__ssprint_r+0x16>

08010b2c <_svfiprintf_r>:
 8010b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b30:	4698      	mov	r8, r3
 8010b32:	898b      	ldrh	r3, [r1, #12]
 8010b34:	4607      	mov	r7, r0
 8010b36:	061b      	lsls	r3, r3, #24
 8010b38:	460d      	mov	r5, r1
 8010b3a:	4614      	mov	r4, r2
 8010b3c:	b09d      	sub	sp, #116	@ 0x74
 8010b3e:	d510      	bpl.n	8010b62 <_svfiprintf_r+0x36>
 8010b40:	690b      	ldr	r3, [r1, #16]
 8010b42:	b973      	cbnz	r3, 8010b62 <_svfiprintf_r+0x36>
 8010b44:	2140      	movs	r1, #64	@ 0x40
 8010b46:	f7ff f9d1 	bl	800feec <_malloc_r>
 8010b4a:	6028      	str	r0, [r5, #0]
 8010b4c:	6128      	str	r0, [r5, #16]
 8010b4e:	b930      	cbnz	r0, 8010b5e <_svfiprintf_r+0x32>
 8010b50:	230c      	movs	r3, #12
 8010b52:	603b      	str	r3, [r7, #0]
 8010b54:	f04f 30ff 	mov.w	r0, #4294967295
 8010b58:	b01d      	add	sp, #116	@ 0x74
 8010b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b5e:	2340      	movs	r3, #64	@ 0x40
 8010b60:	616b      	str	r3, [r5, #20]
 8010b62:	2300      	movs	r3, #0
 8010b64:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b66:	2320      	movs	r3, #32
 8010b68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010b6c:	2330      	movs	r3, #48	@ 0x30
 8010b6e:	f04f 0901 	mov.w	r9, #1
 8010b72:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b76:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8010d10 <_svfiprintf_r+0x1e4>
 8010b7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010b7e:	4623      	mov	r3, r4
 8010b80:	469a      	mov	sl, r3
 8010b82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010b86:	b10a      	cbz	r2, 8010b8c <_svfiprintf_r+0x60>
 8010b88:	2a25      	cmp	r2, #37	@ 0x25
 8010b8a:	d1f9      	bne.n	8010b80 <_svfiprintf_r+0x54>
 8010b8c:	ebba 0b04 	subs.w	fp, sl, r4
 8010b90:	d00b      	beq.n	8010baa <_svfiprintf_r+0x7e>
 8010b92:	465b      	mov	r3, fp
 8010b94:	4622      	mov	r2, r4
 8010b96:	4629      	mov	r1, r5
 8010b98:	4638      	mov	r0, r7
 8010b9a:	f7ff feef 	bl	801097c <__ssputs_r>
 8010b9e:	3001      	adds	r0, #1
 8010ba0:	f000 80a7 	beq.w	8010cf2 <_svfiprintf_r+0x1c6>
 8010ba4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ba6:	445a      	add	r2, fp
 8010ba8:	9209      	str	r2, [sp, #36]	@ 0x24
 8010baa:	f89a 3000 	ldrb.w	r3, [sl]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	f000 809f 	beq.w	8010cf2 <_svfiprintf_r+0x1c6>
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8010bba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010bbe:	f10a 0a01 	add.w	sl, sl, #1
 8010bc2:	9304      	str	r3, [sp, #16]
 8010bc4:	9307      	str	r3, [sp, #28]
 8010bc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010bca:	931a      	str	r3, [sp, #104]	@ 0x68
 8010bcc:	4654      	mov	r4, sl
 8010bce:	2205      	movs	r2, #5
 8010bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bd4:	484e      	ldr	r0, [pc, #312]	@ (8010d10 <_svfiprintf_r+0x1e4>)
 8010bd6:	f7fe faa5 	bl	800f124 <memchr>
 8010bda:	9a04      	ldr	r2, [sp, #16]
 8010bdc:	b9d8      	cbnz	r0, 8010c16 <_svfiprintf_r+0xea>
 8010bde:	06d0      	lsls	r0, r2, #27
 8010be0:	bf44      	itt	mi
 8010be2:	2320      	movmi	r3, #32
 8010be4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010be8:	0711      	lsls	r1, r2, #28
 8010bea:	bf44      	itt	mi
 8010bec:	232b      	movmi	r3, #43	@ 0x2b
 8010bee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010bf2:	f89a 3000 	ldrb.w	r3, [sl]
 8010bf6:	2b2a      	cmp	r3, #42	@ 0x2a
 8010bf8:	d015      	beq.n	8010c26 <_svfiprintf_r+0xfa>
 8010bfa:	4654      	mov	r4, sl
 8010bfc:	2000      	movs	r0, #0
 8010bfe:	f04f 0c0a 	mov.w	ip, #10
 8010c02:	9a07      	ldr	r2, [sp, #28]
 8010c04:	4621      	mov	r1, r4
 8010c06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c0a:	3b30      	subs	r3, #48	@ 0x30
 8010c0c:	2b09      	cmp	r3, #9
 8010c0e:	d94b      	bls.n	8010ca8 <_svfiprintf_r+0x17c>
 8010c10:	b1b0      	cbz	r0, 8010c40 <_svfiprintf_r+0x114>
 8010c12:	9207      	str	r2, [sp, #28]
 8010c14:	e014      	b.n	8010c40 <_svfiprintf_r+0x114>
 8010c16:	eba0 0308 	sub.w	r3, r0, r8
 8010c1a:	fa09 f303 	lsl.w	r3, r9, r3
 8010c1e:	4313      	orrs	r3, r2
 8010c20:	46a2      	mov	sl, r4
 8010c22:	9304      	str	r3, [sp, #16]
 8010c24:	e7d2      	b.n	8010bcc <_svfiprintf_r+0xa0>
 8010c26:	9b03      	ldr	r3, [sp, #12]
 8010c28:	1d19      	adds	r1, r3, #4
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	9103      	str	r1, [sp, #12]
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	bfbb      	ittet	lt
 8010c32:	425b      	neglt	r3, r3
 8010c34:	f042 0202 	orrlt.w	r2, r2, #2
 8010c38:	9307      	strge	r3, [sp, #28]
 8010c3a:	9307      	strlt	r3, [sp, #28]
 8010c3c:	bfb8      	it	lt
 8010c3e:	9204      	strlt	r2, [sp, #16]
 8010c40:	7823      	ldrb	r3, [r4, #0]
 8010c42:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c44:	d10a      	bne.n	8010c5c <_svfiprintf_r+0x130>
 8010c46:	7863      	ldrb	r3, [r4, #1]
 8010c48:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c4a:	d132      	bne.n	8010cb2 <_svfiprintf_r+0x186>
 8010c4c:	9b03      	ldr	r3, [sp, #12]
 8010c4e:	3402      	adds	r4, #2
 8010c50:	1d1a      	adds	r2, r3, #4
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	9203      	str	r2, [sp, #12]
 8010c56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010c5a:	9305      	str	r3, [sp, #20]
 8010c5c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8010d14 <_svfiprintf_r+0x1e8>
 8010c60:	2203      	movs	r2, #3
 8010c62:	4650      	mov	r0, sl
 8010c64:	7821      	ldrb	r1, [r4, #0]
 8010c66:	f7fe fa5d 	bl	800f124 <memchr>
 8010c6a:	b138      	cbz	r0, 8010c7c <_svfiprintf_r+0x150>
 8010c6c:	2240      	movs	r2, #64	@ 0x40
 8010c6e:	9b04      	ldr	r3, [sp, #16]
 8010c70:	eba0 000a 	sub.w	r0, r0, sl
 8010c74:	4082      	lsls	r2, r0
 8010c76:	4313      	orrs	r3, r2
 8010c78:	3401      	adds	r4, #1
 8010c7a:	9304      	str	r3, [sp, #16]
 8010c7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c80:	2206      	movs	r2, #6
 8010c82:	4825      	ldr	r0, [pc, #148]	@ (8010d18 <_svfiprintf_r+0x1ec>)
 8010c84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010c88:	f7fe fa4c 	bl	800f124 <memchr>
 8010c8c:	2800      	cmp	r0, #0
 8010c8e:	d036      	beq.n	8010cfe <_svfiprintf_r+0x1d2>
 8010c90:	4b22      	ldr	r3, [pc, #136]	@ (8010d1c <_svfiprintf_r+0x1f0>)
 8010c92:	bb1b      	cbnz	r3, 8010cdc <_svfiprintf_r+0x1b0>
 8010c94:	9b03      	ldr	r3, [sp, #12]
 8010c96:	3307      	adds	r3, #7
 8010c98:	f023 0307 	bic.w	r3, r3, #7
 8010c9c:	3308      	adds	r3, #8
 8010c9e:	9303      	str	r3, [sp, #12]
 8010ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ca2:	4433      	add	r3, r6
 8010ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ca6:	e76a      	b.n	8010b7e <_svfiprintf_r+0x52>
 8010ca8:	460c      	mov	r4, r1
 8010caa:	2001      	movs	r0, #1
 8010cac:	fb0c 3202 	mla	r2, ip, r2, r3
 8010cb0:	e7a8      	b.n	8010c04 <_svfiprintf_r+0xd8>
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	f04f 0c0a 	mov.w	ip, #10
 8010cb8:	4619      	mov	r1, r3
 8010cba:	3401      	adds	r4, #1
 8010cbc:	9305      	str	r3, [sp, #20]
 8010cbe:	4620      	mov	r0, r4
 8010cc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010cc4:	3a30      	subs	r2, #48	@ 0x30
 8010cc6:	2a09      	cmp	r2, #9
 8010cc8:	d903      	bls.n	8010cd2 <_svfiprintf_r+0x1a6>
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d0c6      	beq.n	8010c5c <_svfiprintf_r+0x130>
 8010cce:	9105      	str	r1, [sp, #20]
 8010cd0:	e7c4      	b.n	8010c5c <_svfiprintf_r+0x130>
 8010cd2:	4604      	mov	r4, r0
 8010cd4:	2301      	movs	r3, #1
 8010cd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8010cda:	e7f0      	b.n	8010cbe <_svfiprintf_r+0x192>
 8010cdc:	ab03      	add	r3, sp, #12
 8010cde:	9300      	str	r3, [sp, #0]
 8010ce0:	462a      	mov	r2, r5
 8010ce2:	4638      	mov	r0, r7
 8010ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8010d20 <_svfiprintf_r+0x1f4>)
 8010ce6:	a904      	add	r1, sp, #16
 8010ce8:	f7fd fa0e 	bl	800e108 <_printf_float>
 8010cec:	1c42      	adds	r2, r0, #1
 8010cee:	4606      	mov	r6, r0
 8010cf0:	d1d6      	bne.n	8010ca0 <_svfiprintf_r+0x174>
 8010cf2:	89ab      	ldrh	r3, [r5, #12]
 8010cf4:	065b      	lsls	r3, r3, #25
 8010cf6:	f53f af2d 	bmi.w	8010b54 <_svfiprintf_r+0x28>
 8010cfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010cfc:	e72c      	b.n	8010b58 <_svfiprintf_r+0x2c>
 8010cfe:	ab03      	add	r3, sp, #12
 8010d00:	9300      	str	r3, [sp, #0]
 8010d02:	462a      	mov	r2, r5
 8010d04:	4638      	mov	r0, r7
 8010d06:	4b06      	ldr	r3, [pc, #24]	@ (8010d20 <_svfiprintf_r+0x1f4>)
 8010d08:	a904      	add	r1, sp, #16
 8010d0a:	f7fd fc9b 	bl	800e644 <_printf_i>
 8010d0e:	e7ed      	b.n	8010cec <_svfiprintf_r+0x1c0>
 8010d10:	080125e5 	.word	0x080125e5
 8010d14:	080125eb 	.word	0x080125eb
 8010d18:	080125ef 	.word	0x080125ef
 8010d1c:	0800e109 	.word	0x0800e109
 8010d20:	0801097d 	.word	0x0801097d

08010d24 <_sungetc_r>:
 8010d24:	b538      	push	{r3, r4, r5, lr}
 8010d26:	1c4b      	adds	r3, r1, #1
 8010d28:	4614      	mov	r4, r2
 8010d2a:	d103      	bne.n	8010d34 <_sungetc_r+0x10>
 8010d2c:	f04f 35ff 	mov.w	r5, #4294967295
 8010d30:	4628      	mov	r0, r5
 8010d32:	bd38      	pop	{r3, r4, r5, pc}
 8010d34:	8993      	ldrh	r3, [r2, #12]
 8010d36:	b2cd      	uxtb	r5, r1
 8010d38:	f023 0320 	bic.w	r3, r3, #32
 8010d3c:	8193      	strh	r3, [r2, #12]
 8010d3e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010d40:	6852      	ldr	r2, [r2, #4]
 8010d42:	b18b      	cbz	r3, 8010d68 <_sungetc_r+0x44>
 8010d44:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8010d46:	4293      	cmp	r3, r2
 8010d48:	dd08      	ble.n	8010d5c <_sungetc_r+0x38>
 8010d4a:	6823      	ldr	r3, [r4, #0]
 8010d4c:	1e5a      	subs	r2, r3, #1
 8010d4e:	6022      	str	r2, [r4, #0]
 8010d50:	f803 5c01 	strb.w	r5, [r3, #-1]
 8010d54:	6863      	ldr	r3, [r4, #4]
 8010d56:	3301      	adds	r3, #1
 8010d58:	6063      	str	r3, [r4, #4]
 8010d5a:	e7e9      	b.n	8010d30 <_sungetc_r+0xc>
 8010d5c:	4621      	mov	r1, r4
 8010d5e:	f000 fef3 	bl	8011b48 <__submore>
 8010d62:	2800      	cmp	r0, #0
 8010d64:	d0f1      	beq.n	8010d4a <_sungetc_r+0x26>
 8010d66:	e7e1      	b.n	8010d2c <_sungetc_r+0x8>
 8010d68:	6921      	ldr	r1, [r4, #16]
 8010d6a:	6823      	ldr	r3, [r4, #0]
 8010d6c:	b151      	cbz	r1, 8010d84 <_sungetc_r+0x60>
 8010d6e:	4299      	cmp	r1, r3
 8010d70:	d208      	bcs.n	8010d84 <_sungetc_r+0x60>
 8010d72:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8010d76:	42a9      	cmp	r1, r5
 8010d78:	d104      	bne.n	8010d84 <_sungetc_r+0x60>
 8010d7a:	3b01      	subs	r3, #1
 8010d7c:	3201      	adds	r2, #1
 8010d7e:	6023      	str	r3, [r4, #0]
 8010d80:	6062      	str	r2, [r4, #4]
 8010d82:	e7d5      	b.n	8010d30 <_sungetc_r+0xc>
 8010d84:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8010d88:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010d8c:	6363      	str	r3, [r4, #52]	@ 0x34
 8010d8e:	2303      	movs	r3, #3
 8010d90:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010d92:	4623      	mov	r3, r4
 8010d94:	f803 5f46 	strb.w	r5, [r3, #70]!
 8010d98:	6023      	str	r3, [r4, #0]
 8010d9a:	2301      	movs	r3, #1
 8010d9c:	e7dc      	b.n	8010d58 <_sungetc_r+0x34>

08010d9e <__ssrefill_r>:
 8010d9e:	b510      	push	{r4, lr}
 8010da0:	460c      	mov	r4, r1
 8010da2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010da4:	b169      	cbz	r1, 8010dc2 <__ssrefill_r+0x24>
 8010da6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010daa:	4299      	cmp	r1, r3
 8010dac:	d001      	beq.n	8010db2 <__ssrefill_r+0x14>
 8010dae:	f7ff f823 	bl	800fdf8 <_free_r>
 8010db2:	2000      	movs	r0, #0
 8010db4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010db6:	6360      	str	r0, [r4, #52]	@ 0x34
 8010db8:	6063      	str	r3, [r4, #4]
 8010dba:	b113      	cbz	r3, 8010dc2 <__ssrefill_r+0x24>
 8010dbc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8010dbe:	6023      	str	r3, [r4, #0]
 8010dc0:	bd10      	pop	{r4, pc}
 8010dc2:	6923      	ldr	r3, [r4, #16]
 8010dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8010dc8:	6023      	str	r3, [r4, #0]
 8010dca:	2300      	movs	r3, #0
 8010dcc:	6063      	str	r3, [r4, #4]
 8010dce:	89a3      	ldrh	r3, [r4, #12]
 8010dd0:	f043 0320 	orr.w	r3, r3, #32
 8010dd4:	81a3      	strh	r3, [r4, #12]
 8010dd6:	e7f3      	b.n	8010dc0 <__ssrefill_r+0x22>

08010dd8 <__ssvfiscanf_r>:
 8010dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ddc:	460c      	mov	r4, r1
 8010dde:	2100      	movs	r1, #0
 8010de0:	4606      	mov	r6, r0
 8010de2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8010de6:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8010dea:	49ab      	ldr	r1, [pc, #684]	@ (8011098 <__ssvfiscanf_r+0x2c0>)
 8010dec:	f10d 0804 	add.w	r8, sp, #4
 8010df0:	91a0      	str	r1, [sp, #640]	@ 0x280
 8010df2:	49aa      	ldr	r1, [pc, #680]	@ (801109c <__ssvfiscanf_r+0x2c4>)
 8010df4:	4faa      	ldr	r7, [pc, #680]	@ (80110a0 <__ssvfiscanf_r+0x2c8>)
 8010df6:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8010dfa:	91a1      	str	r1, [sp, #644]	@ 0x284
 8010dfc:	9300      	str	r3, [sp, #0]
 8010dfe:	f892 9000 	ldrb.w	r9, [r2]
 8010e02:	f1b9 0f00 	cmp.w	r9, #0
 8010e06:	f000 8159 	beq.w	80110bc <__ssvfiscanf_r+0x2e4>
 8010e0a:	f817 3009 	ldrb.w	r3, [r7, r9]
 8010e0e:	1c55      	adds	r5, r2, #1
 8010e10:	f013 0308 	ands.w	r3, r3, #8
 8010e14:	d019      	beq.n	8010e4a <__ssvfiscanf_r+0x72>
 8010e16:	6863      	ldr	r3, [r4, #4]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	dd0f      	ble.n	8010e3c <__ssvfiscanf_r+0x64>
 8010e1c:	6823      	ldr	r3, [r4, #0]
 8010e1e:	781a      	ldrb	r2, [r3, #0]
 8010e20:	5cba      	ldrb	r2, [r7, r2]
 8010e22:	0712      	lsls	r2, r2, #28
 8010e24:	d401      	bmi.n	8010e2a <__ssvfiscanf_r+0x52>
 8010e26:	462a      	mov	r2, r5
 8010e28:	e7e9      	b.n	8010dfe <__ssvfiscanf_r+0x26>
 8010e2a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8010e2c:	3301      	adds	r3, #1
 8010e2e:	3201      	adds	r2, #1
 8010e30:	9245      	str	r2, [sp, #276]	@ 0x114
 8010e32:	6862      	ldr	r2, [r4, #4]
 8010e34:	6023      	str	r3, [r4, #0]
 8010e36:	3a01      	subs	r2, #1
 8010e38:	6062      	str	r2, [r4, #4]
 8010e3a:	e7ec      	b.n	8010e16 <__ssvfiscanf_r+0x3e>
 8010e3c:	4621      	mov	r1, r4
 8010e3e:	4630      	mov	r0, r6
 8010e40:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010e42:	4798      	blx	r3
 8010e44:	2800      	cmp	r0, #0
 8010e46:	d0e9      	beq.n	8010e1c <__ssvfiscanf_r+0x44>
 8010e48:	e7ed      	b.n	8010e26 <__ssvfiscanf_r+0x4e>
 8010e4a:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8010e4e:	f040 8086 	bne.w	8010f5e <__ssvfiscanf_r+0x186>
 8010e52:	9341      	str	r3, [sp, #260]	@ 0x104
 8010e54:	9343      	str	r3, [sp, #268]	@ 0x10c
 8010e56:	7853      	ldrb	r3, [r2, #1]
 8010e58:	2b2a      	cmp	r3, #42	@ 0x2a
 8010e5a:	bf04      	itt	eq
 8010e5c:	2310      	moveq	r3, #16
 8010e5e:	1c95      	addeq	r5, r2, #2
 8010e60:	f04f 020a 	mov.w	r2, #10
 8010e64:	bf08      	it	eq
 8010e66:	9341      	streq	r3, [sp, #260]	@ 0x104
 8010e68:	46aa      	mov	sl, r5
 8010e6a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8010e6e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8010e72:	2b09      	cmp	r3, #9
 8010e74:	d91e      	bls.n	8010eb4 <__ssvfiscanf_r+0xdc>
 8010e76:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 80110a4 <__ssvfiscanf_r+0x2cc>
 8010e7a:	2203      	movs	r2, #3
 8010e7c:	4658      	mov	r0, fp
 8010e7e:	f7fe f951 	bl	800f124 <memchr>
 8010e82:	b138      	cbz	r0, 8010e94 <__ssvfiscanf_r+0xbc>
 8010e84:	2301      	movs	r3, #1
 8010e86:	4655      	mov	r5, sl
 8010e88:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010e8a:	eba0 000b 	sub.w	r0, r0, fp
 8010e8e:	4083      	lsls	r3, r0
 8010e90:	4313      	orrs	r3, r2
 8010e92:	9341      	str	r3, [sp, #260]	@ 0x104
 8010e94:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010e98:	2b78      	cmp	r3, #120	@ 0x78
 8010e9a:	d806      	bhi.n	8010eaa <__ssvfiscanf_r+0xd2>
 8010e9c:	2b57      	cmp	r3, #87	@ 0x57
 8010e9e:	d810      	bhi.n	8010ec2 <__ssvfiscanf_r+0xea>
 8010ea0:	2b25      	cmp	r3, #37	@ 0x25
 8010ea2:	d05c      	beq.n	8010f5e <__ssvfiscanf_r+0x186>
 8010ea4:	d856      	bhi.n	8010f54 <__ssvfiscanf_r+0x17c>
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d074      	beq.n	8010f94 <__ssvfiscanf_r+0x1bc>
 8010eaa:	2303      	movs	r3, #3
 8010eac:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010eae:	230a      	movs	r3, #10
 8010eb0:	9342      	str	r3, [sp, #264]	@ 0x108
 8010eb2:	e087      	b.n	8010fc4 <__ssvfiscanf_r+0x1ec>
 8010eb4:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8010eb6:	4655      	mov	r5, sl
 8010eb8:	fb02 1103 	mla	r1, r2, r3, r1
 8010ebc:	3930      	subs	r1, #48	@ 0x30
 8010ebe:	9143      	str	r1, [sp, #268]	@ 0x10c
 8010ec0:	e7d2      	b.n	8010e68 <__ssvfiscanf_r+0x90>
 8010ec2:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8010ec6:	2a20      	cmp	r2, #32
 8010ec8:	d8ef      	bhi.n	8010eaa <__ssvfiscanf_r+0xd2>
 8010eca:	a101      	add	r1, pc, #4	@ (adr r1, 8010ed0 <__ssvfiscanf_r+0xf8>)
 8010ecc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010ed0:	08010fa3 	.word	0x08010fa3
 8010ed4:	08010eab 	.word	0x08010eab
 8010ed8:	08010eab 	.word	0x08010eab
 8010edc:	08010ffd 	.word	0x08010ffd
 8010ee0:	08010eab 	.word	0x08010eab
 8010ee4:	08010eab 	.word	0x08010eab
 8010ee8:	08010eab 	.word	0x08010eab
 8010eec:	08010eab 	.word	0x08010eab
 8010ef0:	08010eab 	.word	0x08010eab
 8010ef4:	08010eab 	.word	0x08010eab
 8010ef8:	08010eab 	.word	0x08010eab
 8010efc:	08011013 	.word	0x08011013
 8010f00:	08010ff9 	.word	0x08010ff9
 8010f04:	08010f5b 	.word	0x08010f5b
 8010f08:	08010f5b 	.word	0x08010f5b
 8010f0c:	08010f5b 	.word	0x08010f5b
 8010f10:	08010eab 	.word	0x08010eab
 8010f14:	08010fb5 	.word	0x08010fb5
 8010f18:	08010eab 	.word	0x08010eab
 8010f1c:	08010eab 	.word	0x08010eab
 8010f20:	08010eab 	.word	0x08010eab
 8010f24:	08010eab 	.word	0x08010eab
 8010f28:	08011023 	.word	0x08011023
 8010f2c:	08010fbd 	.word	0x08010fbd
 8010f30:	08010f9b 	.word	0x08010f9b
 8010f34:	08010eab 	.word	0x08010eab
 8010f38:	08010eab 	.word	0x08010eab
 8010f3c:	0801101f 	.word	0x0801101f
 8010f40:	08010eab 	.word	0x08010eab
 8010f44:	08010ff9 	.word	0x08010ff9
 8010f48:	08010eab 	.word	0x08010eab
 8010f4c:	08010eab 	.word	0x08010eab
 8010f50:	08010fa3 	.word	0x08010fa3
 8010f54:	3b45      	subs	r3, #69	@ 0x45
 8010f56:	2b02      	cmp	r3, #2
 8010f58:	d8a7      	bhi.n	8010eaa <__ssvfiscanf_r+0xd2>
 8010f5a:	2305      	movs	r3, #5
 8010f5c:	e031      	b.n	8010fc2 <__ssvfiscanf_r+0x1ea>
 8010f5e:	6863      	ldr	r3, [r4, #4]
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	dd0d      	ble.n	8010f80 <__ssvfiscanf_r+0x1a8>
 8010f64:	6823      	ldr	r3, [r4, #0]
 8010f66:	781a      	ldrb	r2, [r3, #0]
 8010f68:	454a      	cmp	r2, r9
 8010f6a:	f040 80a7 	bne.w	80110bc <__ssvfiscanf_r+0x2e4>
 8010f6e:	3301      	adds	r3, #1
 8010f70:	6862      	ldr	r2, [r4, #4]
 8010f72:	6023      	str	r3, [r4, #0]
 8010f74:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8010f76:	3a01      	subs	r2, #1
 8010f78:	3301      	adds	r3, #1
 8010f7a:	6062      	str	r2, [r4, #4]
 8010f7c:	9345      	str	r3, [sp, #276]	@ 0x114
 8010f7e:	e752      	b.n	8010e26 <__ssvfiscanf_r+0x4e>
 8010f80:	4621      	mov	r1, r4
 8010f82:	4630      	mov	r0, r6
 8010f84:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010f86:	4798      	blx	r3
 8010f88:	2800      	cmp	r0, #0
 8010f8a:	d0eb      	beq.n	8010f64 <__ssvfiscanf_r+0x18c>
 8010f8c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8010f8e:	2800      	cmp	r0, #0
 8010f90:	f040 808c 	bne.w	80110ac <__ssvfiscanf_r+0x2d4>
 8010f94:	f04f 30ff 	mov.w	r0, #4294967295
 8010f98:	e08c      	b.n	80110b4 <__ssvfiscanf_r+0x2dc>
 8010f9a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010f9c:	f042 0220 	orr.w	r2, r2, #32
 8010fa0:	9241      	str	r2, [sp, #260]	@ 0x104
 8010fa2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010fa4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010fa8:	9241      	str	r2, [sp, #260]	@ 0x104
 8010faa:	2210      	movs	r2, #16
 8010fac:	2b6e      	cmp	r3, #110	@ 0x6e
 8010fae:	9242      	str	r2, [sp, #264]	@ 0x108
 8010fb0:	d902      	bls.n	8010fb8 <__ssvfiscanf_r+0x1e0>
 8010fb2:	e005      	b.n	8010fc0 <__ssvfiscanf_r+0x1e8>
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	9342      	str	r3, [sp, #264]	@ 0x108
 8010fb8:	2303      	movs	r3, #3
 8010fba:	e002      	b.n	8010fc2 <__ssvfiscanf_r+0x1ea>
 8010fbc:	2308      	movs	r3, #8
 8010fbe:	9342      	str	r3, [sp, #264]	@ 0x108
 8010fc0:	2304      	movs	r3, #4
 8010fc2:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010fc4:	6863      	ldr	r3, [r4, #4]
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	dd39      	ble.n	801103e <__ssvfiscanf_r+0x266>
 8010fca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8010fcc:	0659      	lsls	r1, r3, #25
 8010fce:	d404      	bmi.n	8010fda <__ssvfiscanf_r+0x202>
 8010fd0:	6823      	ldr	r3, [r4, #0]
 8010fd2:	781a      	ldrb	r2, [r3, #0]
 8010fd4:	5cba      	ldrb	r2, [r7, r2]
 8010fd6:	0712      	lsls	r2, r2, #28
 8010fd8:	d438      	bmi.n	801104c <__ssvfiscanf_r+0x274>
 8010fda:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8010fdc:	2b02      	cmp	r3, #2
 8010fde:	dc47      	bgt.n	8011070 <__ssvfiscanf_r+0x298>
 8010fe0:	466b      	mov	r3, sp
 8010fe2:	4622      	mov	r2, r4
 8010fe4:	4630      	mov	r0, r6
 8010fe6:	a941      	add	r1, sp, #260	@ 0x104
 8010fe8:	f000 f9c0 	bl	801136c <_scanf_chars>
 8010fec:	2801      	cmp	r0, #1
 8010fee:	d065      	beq.n	80110bc <__ssvfiscanf_r+0x2e4>
 8010ff0:	2802      	cmp	r0, #2
 8010ff2:	f47f af18 	bne.w	8010e26 <__ssvfiscanf_r+0x4e>
 8010ff6:	e7c9      	b.n	8010f8c <__ssvfiscanf_r+0x1b4>
 8010ff8:	220a      	movs	r2, #10
 8010ffa:	e7d7      	b.n	8010fac <__ssvfiscanf_r+0x1d4>
 8010ffc:	4629      	mov	r1, r5
 8010ffe:	4640      	mov	r0, r8
 8011000:	f000 fd69 	bl	8011ad6 <__sccl>
 8011004:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011006:	4605      	mov	r5, r0
 8011008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801100c:	9341      	str	r3, [sp, #260]	@ 0x104
 801100e:	2301      	movs	r3, #1
 8011010:	e7d7      	b.n	8010fc2 <__ssvfiscanf_r+0x1ea>
 8011012:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011018:	9341      	str	r3, [sp, #260]	@ 0x104
 801101a:	2300      	movs	r3, #0
 801101c:	e7d1      	b.n	8010fc2 <__ssvfiscanf_r+0x1ea>
 801101e:	2302      	movs	r3, #2
 8011020:	e7cf      	b.n	8010fc2 <__ssvfiscanf_r+0x1ea>
 8011022:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8011024:	06c3      	lsls	r3, r0, #27
 8011026:	f53f aefe 	bmi.w	8010e26 <__ssvfiscanf_r+0x4e>
 801102a:	9b00      	ldr	r3, [sp, #0]
 801102c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801102e:	1d19      	adds	r1, r3, #4
 8011030:	9100      	str	r1, [sp, #0]
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	07c0      	lsls	r0, r0, #31
 8011036:	bf4c      	ite	mi
 8011038:	801a      	strhmi	r2, [r3, #0]
 801103a:	601a      	strpl	r2, [r3, #0]
 801103c:	e6f3      	b.n	8010e26 <__ssvfiscanf_r+0x4e>
 801103e:	4621      	mov	r1, r4
 8011040:	4630      	mov	r0, r6
 8011042:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011044:	4798      	blx	r3
 8011046:	2800      	cmp	r0, #0
 8011048:	d0bf      	beq.n	8010fca <__ssvfiscanf_r+0x1f2>
 801104a:	e79f      	b.n	8010f8c <__ssvfiscanf_r+0x1b4>
 801104c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801104e:	3201      	adds	r2, #1
 8011050:	9245      	str	r2, [sp, #276]	@ 0x114
 8011052:	6862      	ldr	r2, [r4, #4]
 8011054:	3a01      	subs	r2, #1
 8011056:	2a00      	cmp	r2, #0
 8011058:	6062      	str	r2, [r4, #4]
 801105a:	dd02      	ble.n	8011062 <__ssvfiscanf_r+0x28a>
 801105c:	3301      	adds	r3, #1
 801105e:	6023      	str	r3, [r4, #0]
 8011060:	e7b6      	b.n	8010fd0 <__ssvfiscanf_r+0x1f8>
 8011062:	4621      	mov	r1, r4
 8011064:	4630      	mov	r0, r6
 8011066:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011068:	4798      	blx	r3
 801106a:	2800      	cmp	r0, #0
 801106c:	d0b0      	beq.n	8010fd0 <__ssvfiscanf_r+0x1f8>
 801106e:	e78d      	b.n	8010f8c <__ssvfiscanf_r+0x1b4>
 8011070:	2b04      	cmp	r3, #4
 8011072:	dc06      	bgt.n	8011082 <__ssvfiscanf_r+0x2aa>
 8011074:	466b      	mov	r3, sp
 8011076:	4622      	mov	r2, r4
 8011078:	4630      	mov	r0, r6
 801107a:	a941      	add	r1, sp, #260	@ 0x104
 801107c:	f000 f9d0 	bl	8011420 <_scanf_i>
 8011080:	e7b4      	b.n	8010fec <__ssvfiscanf_r+0x214>
 8011082:	4b09      	ldr	r3, [pc, #36]	@ (80110a8 <__ssvfiscanf_r+0x2d0>)
 8011084:	2b00      	cmp	r3, #0
 8011086:	f43f aece 	beq.w	8010e26 <__ssvfiscanf_r+0x4e>
 801108a:	466b      	mov	r3, sp
 801108c:	4622      	mov	r2, r4
 801108e:	4630      	mov	r0, r6
 8011090:	a941      	add	r1, sp, #260	@ 0x104
 8011092:	f3af 8000 	nop.w
 8011096:	e7a9      	b.n	8010fec <__ssvfiscanf_r+0x214>
 8011098:	08010d25 	.word	0x08010d25
 801109c:	08010d9f 	.word	0x08010d9f
 80110a0:	080123cd 	.word	0x080123cd
 80110a4:	080125eb 	.word	0x080125eb
 80110a8:	00000000 	.word	0x00000000
 80110ac:	89a3      	ldrh	r3, [r4, #12]
 80110ae:	065b      	lsls	r3, r3, #25
 80110b0:	f53f af70 	bmi.w	8010f94 <__ssvfiscanf_r+0x1bc>
 80110b4:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80110b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110bc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80110be:	e7f9      	b.n	80110b4 <__ssvfiscanf_r+0x2dc>

080110c0 <__sfputc_r>:
 80110c0:	6893      	ldr	r3, [r2, #8]
 80110c2:	b410      	push	{r4}
 80110c4:	3b01      	subs	r3, #1
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	6093      	str	r3, [r2, #8]
 80110ca:	da07      	bge.n	80110dc <__sfputc_r+0x1c>
 80110cc:	6994      	ldr	r4, [r2, #24]
 80110ce:	42a3      	cmp	r3, r4
 80110d0:	db01      	blt.n	80110d6 <__sfputc_r+0x16>
 80110d2:	290a      	cmp	r1, #10
 80110d4:	d102      	bne.n	80110dc <__sfputc_r+0x1c>
 80110d6:	bc10      	pop	{r4}
 80110d8:	f7fd be9b 	b.w	800ee12 <__swbuf_r>
 80110dc:	6813      	ldr	r3, [r2, #0]
 80110de:	1c58      	adds	r0, r3, #1
 80110e0:	6010      	str	r0, [r2, #0]
 80110e2:	7019      	strb	r1, [r3, #0]
 80110e4:	4608      	mov	r0, r1
 80110e6:	bc10      	pop	{r4}
 80110e8:	4770      	bx	lr

080110ea <__sfputs_r>:
 80110ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110ec:	4606      	mov	r6, r0
 80110ee:	460f      	mov	r7, r1
 80110f0:	4614      	mov	r4, r2
 80110f2:	18d5      	adds	r5, r2, r3
 80110f4:	42ac      	cmp	r4, r5
 80110f6:	d101      	bne.n	80110fc <__sfputs_r+0x12>
 80110f8:	2000      	movs	r0, #0
 80110fa:	e007      	b.n	801110c <__sfputs_r+0x22>
 80110fc:	463a      	mov	r2, r7
 80110fe:	4630      	mov	r0, r6
 8011100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011104:	f7ff ffdc 	bl	80110c0 <__sfputc_r>
 8011108:	1c43      	adds	r3, r0, #1
 801110a:	d1f3      	bne.n	80110f4 <__sfputs_r+0xa>
 801110c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801110e <__sprint_r>:
 801110e:	6893      	ldr	r3, [r2, #8]
 8011110:	b510      	push	{r4, lr}
 8011112:	4614      	mov	r4, r2
 8011114:	b133      	cbz	r3, 8011124 <__sprint_r+0x16>
 8011116:	f000 fb31 	bl	801177c <__sfvwrite_r>
 801111a:	2300      	movs	r3, #0
 801111c:	60a3      	str	r3, [r4, #8]
 801111e:	2300      	movs	r3, #0
 8011120:	6063      	str	r3, [r4, #4]
 8011122:	bd10      	pop	{r4, pc}
 8011124:	4618      	mov	r0, r3
 8011126:	e7fa      	b.n	801111e <__sprint_r+0x10>

08011128 <_vfiprintf_r>:
 8011128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801112c:	460d      	mov	r5, r1
 801112e:	4614      	mov	r4, r2
 8011130:	4698      	mov	r8, r3
 8011132:	4606      	mov	r6, r0
 8011134:	b09d      	sub	sp, #116	@ 0x74
 8011136:	b118      	cbz	r0, 8011140 <_vfiprintf_r+0x18>
 8011138:	6a03      	ldr	r3, [r0, #32]
 801113a:	b90b      	cbnz	r3, 8011140 <_vfiprintf_r+0x18>
 801113c:	f7fd fc96 	bl	800ea6c <__sinit>
 8011140:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011142:	07d9      	lsls	r1, r3, #31
 8011144:	d405      	bmi.n	8011152 <_vfiprintf_r+0x2a>
 8011146:	89ab      	ldrh	r3, [r5, #12]
 8011148:	059a      	lsls	r2, r3, #22
 801114a:	d402      	bmi.n	8011152 <_vfiprintf_r+0x2a>
 801114c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801114e:	f7fd ffe2 	bl	800f116 <__retarget_lock_acquire_recursive>
 8011152:	89ab      	ldrh	r3, [r5, #12]
 8011154:	071b      	lsls	r3, r3, #28
 8011156:	d501      	bpl.n	801115c <_vfiprintf_r+0x34>
 8011158:	692b      	ldr	r3, [r5, #16]
 801115a:	b99b      	cbnz	r3, 8011184 <_vfiprintf_r+0x5c>
 801115c:	4629      	mov	r1, r5
 801115e:	4630      	mov	r0, r6
 8011160:	f7fd fe9e 	bl	800eea0 <__swsetup_r>
 8011164:	b170      	cbz	r0, 8011184 <_vfiprintf_r+0x5c>
 8011166:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011168:	07dc      	lsls	r4, r3, #31
 801116a:	d504      	bpl.n	8011176 <_vfiprintf_r+0x4e>
 801116c:	f04f 30ff 	mov.w	r0, #4294967295
 8011170:	b01d      	add	sp, #116	@ 0x74
 8011172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011176:	89ab      	ldrh	r3, [r5, #12]
 8011178:	0598      	lsls	r0, r3, #22
 801117a:	d4f7      	bmi.n	801116c <_vfiprintf_r+0x44>
 801117c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801117e:	f7fd ffd0 	bl	800f122 <__retarget_lock_release_recursive>
 8011182:	e7f3      	b.n	801116c <_vfiprintf_r+0x44>
 8011184:	2300      	movs	r3, #0
 8011186:	9309      	str	r3, [sp, #36]	@ 0x24
 8011188:	2320      	movs	r3, #32
 801118a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801118e:	2330      	movs	r3, #48	@ 0x30
 8011190:	f04f 0901 	mov.w	r9, #1
 8011194:	f8cd 800c 	str.w	r8, [sp, #12]
 8011198:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8011344 <_vfiprintf_r+0x21c>
 801119c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80111a0:	4623      	mov	r3, r4
 80111a2:	469a      	mov	sl, r3
 80111a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80111a8:	b10a      	cbz	r2, 80111ae <_vfiprintf_r+0x86>
 80111aa:	2a25      	cmp	r2, #37	@ 0x25
 80111ac:	d1f9      	bne.n	80111a2 <_vfiprintf_r+0x7a>
 80111ae:	ebba 0b04 	subs.w	fp, sl, r4
 80111b2:	d00b      	beq.n	80111cc <_vfiprintf_r+0xa4>
 80111b4:	465b      	mov	r3, fp
 80111b6:	4622      	mov	r2, r4
 80111b8:	4629      	mov	r1, r5
 80111ba:	4630      	mov	r0, r6
 80111bc:	f7ff ff95 	bl	80110ea <__sfputs_r>
 80111c0:	3001      	adds	r0, #1
 80111c2:	f000 80a7 	beq.w	8011314 <_vfiprintf_r+0x1ec>
 80111c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80111c8:	445a      	add	r2, fp
 80111ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80111cc:	f89a 3000 	ldrb.w	r3, [sl]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	f000 809f 	beq.w	8011314 <_vfiprintf_r+0x1ec>
 80111d6:	2300      	movs	r3, #0
 80111d8:	f04f 32ff 	mov.w	r2, #4294967295
 80111dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80111e0:	f10a 0a01 	add.w	sl, sl, #1
 80111e4:	9304      	str	r3, [sp, #16]
 80111e6:	9307      	str	r3, [sp, #28]
 80111e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80111ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80111ee:	4654      	mov	r4, sl
 80111f0:	2205      	movs	r2, #5
 80111f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111f6:	4853      	ldr	r0, [pc, #332]	@ (8011344 <_vfiprintf_r+0x21c>)
 80111f8:	f7fd ff94 	bl	800f124 <memchr>
 80111fc:	9a04      	ldr	r2, [sp, #16]
 80111fe:	b9d8      	cbnz	r0, 8011238 <_vfiprintf_r+0x110>
 8011200:	06d1      	lsls	r1, r2, #27
 8011202:	bf44      	itt	mi
 8011204:	2320      	movmi	r3, #32
 8011206:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801120a:	0713      	lsls	r3, r2, #28
 801120c:	bf44      	itt	mi
 801120e:	232b      	movmi	r3, #43	@ 0x2b
 8011210:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011214:	f89a 3000 	ldrb.w	r3, [sl]
 8011218:	2b2a      	cmp	r3, #42	@ 0x2a
 801121a:	d015      	beq.n	8011248 <_vfiprintf_r+0x120>
 801121c:	4654      	mov	r4, sl
 801121e:	2000      	movs	r0, #0
 8011220:	f04f 0c0a 	mov.w	ip, #10
 8011224:	9a07      	ldr	r2, [sp, #28]
 8011226:	4621      	mov	r1, r4
 8011228:	f811 3b01 	ldrb.w	r3, [r1], #1
 801122c:	3b30      	subs	r3, #48	@ 0x30
 801122e:	2b09      	cmp	r3, #9
 8011230:	d94b      	bls.n	80112ca <_vfiprintf_r+0x1a2>
 8011232:	b1b0      	cbz	r0, 8011262 <_vfiprintf_r+0x13a>
 8011234:	9207      	str	r2, [sp, #28]
 8011236:	e014      	b.n	8011262 <_vfiprintf_r+0x13a>
 8011238:	eba0 0308 	sub.w	r3, r0, r8
 801123c:	fa09 f303 	lsl.w	r3, r9, r3
 8011240:	4313      	orrs	r3, r2
 8011242:	46a2      	mov	sl, r4
 8011244:	9304      	str	r3, [sp, #16]
 8011246:	e7d2      	b.n	80111ee <_vfiprintf_r+0xc6>
 8011248:	9b03      	ldr	r3, [sp, #12]
 801124a:	1d19      	adds	r1, r3, #4
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	9103      	str	r1, [sp, #12]
 8011250:	2b00      	cmp	r3, #0
 8011252:	bfbb      	ittet	lt
 8011254:	425b      	neglt	r3, r3
 8011256:	f042 0202 	orrlt.w	r2, r2, #2
 801125a:	9307      	strge	r3, [sp, #28]
 801125c:	9307      	strlt	r3, [sp, #28]
 801125e:	bfb8      	it	lt
 8011260:	9204      	strlt	r2, [sp, #16]
 8011262:	7823      	ldrb	r3, [r4, #0]
 8011264:	2b2e      	cmp	r3, #46	@ 0x2e
 8011266:	d10a      	bne.n	801127e <_vfiprintf_r+0x156>
 8011268:	7863      	ldrb	r3, [r4, #1]
 801126a:	2b2a      	cmp	r3, #42	@ 0x2a
 801126c:	d132      	bne.n	80112d4 <_vfiprintf_r+0x1ac>
 801126e:	9b03      	ldr	r3, [sp, #12]
 8011270:	3402      	adds	r4, #2
 8011272:	1d1a      	adds	r2, r3, #4
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	9203      	str	r2, [sp, #12]
 8011278:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801127c:	9305      	str	r3, [sp, #20]
 801127e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8011348 <_vfiprintf_r+0x220>
 8011282:	2203      	movs	r2, #3
 8011284:	4650      	mov	r0, sl
 8011286:	7821      	ldrb	r1, [r4, #0]
 8011288:	f7fd ff4c 	bl	800f124 <memchr>
 801128c:	b138      	cbz	r0, 801129e <_vfiprintf_r+0x176>
 801128e:	2240      	movs	r2, #64	@ 0x40
 8011290:	9b04      	ldr	r3, [sp, #16]
 8011292:	eba0 000a 	sub.w	r0, r0, sl
 8011296:	4082      	lsls	r2, r0
 8011298:	4313      	orrs	r3, r2
 801129a:	3401      	adds	r4, #1
 801129c:	9304      	str	r3, [sp, #16]
 801129e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112a2:	2206      	movs	r2, #6
 80112a4:	4829      	ldr	r0, [pc, #164]	@ (801134c <_vfiprintf_r+0x224>)
 80112a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80112aa:	f7fd ff3b 	bl	800f124 <memchr>
 80112ae:	2800      	cmp	r0, #0
 80112b0:	d03f      	beq.n	8011332 <_vfiprintf_r+0x20a>
 80112b2:	4b27      	ldr	r3, [pc, #156]	@ (8011350 <_vfiprintf_r+0x228>)
 80112b4:	bb1b      	cbnz	r3, 80112fe <_vfiprintf_r+0x1d6>
 80112b6:	9b03      	ldr	r3, [sp, #12]
 80112b8:	3307      	adds	r3, #7
 80112ba:	f023 0307 	bic.w	r3, r3, #7
 80112be:	3308      	adds	r3, #8
 80112c0:	9303      	str	r3, [sp, #12]
 80112c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112c4:	443b      	add	r3, r7
 80112c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80112c8:	e76a      	b.n	80111a0 <_vfiprintf_r+0x78>
 80112ca:	460c      	mov	r4, r1
 80112cc:	2001      	movs	r0, #1
 80112ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80112d2:	e7a8      	b.n	8011226 <_vfiprintf_r+0xfe>
 80112d4:	2300      	movs	r3, #0
 80112d6:	f04f 0c0a 	mov.w	ip, #10
 80112da:	4619      	mov	r1, r3
 80112dc:	3401      	adds	r4, #1
 80112de:	9305      	str	r3, [sp, #20]
 80112e0:	4620      	mov	r0, r4
 80112e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80112e6:	3a30      	subs	r2, #48	@ 0x30
 80112e8:	2a09      	cmp	r2, #9
 80112ea:	d903      	bls.n	80112f4 <_vfiprintf_r+0x1cc>
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d0c6      	beq.n	801127e <_vfiprintf_r+0x156>
 80112f0:	9105      	str	r1, [sp, #20]
 80112f2:	e7c4      	b.n	801127e <_vfiprintf_r+0x156>
 80112f4:	4604      	mov	r4, r0
 80112f6:	2301      	movs	r3, #1
 80112f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80112fc:	e7f0      	b.n	80112e0 <_vfiprintf_r+0x1b8>
 80112fe:	ab03      	add	r3, sp, #12
 8011300:	9300      	str	r3, [sp, #0]
 8011302:	462a      	mov	r2, r5
 8011304:	4630      	mov	r0, r6
 8011306:	4b13      	ldr	r3, [pc, #76]	@ (8011354 <_vfiprintf_r+0x22c>)
 8011308:	a904      	add	r1, sp, #16
 801130a:	f7fc fefd 	bl	800e108 <_printf_float>
 801130e:	4607      	mov	r7, r0
 8011310:	1c78      	adds	r0, r7, #1
 8011312:	d1d6      	bne.n	80112c2 <_vfiprintf_r+0x19a>
 8011314:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011316:	07d9      	lsls	r1, r3, #31
 8011318:	d405      	bmi.n	8011326 <_vfiprintf_r+0x1fe>
 801131a:	89ab      	ldrh	r3, [r5, #12]
 801131c:	059a      	lsls	r2, r3, #22
 801131e:	d402      	bmi.n	8011326 <_vfiprintf_r+0x1fe>
 8011320:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011322:	f7fd fefe 	bl	800f122 <__retarget_lock_release_recursive>
 8011326:	89ab      	ldrh	r3, [r5, #12]
 8011328:	065b      	lsls	r3, r3, #25
 801132a:	f53f af1f 	bmi.w	801116c <_vfiprintf_r+0x44>
 801132e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011330:	e71e      	b.n	8011170 <_vfiprintf_r+0x48>
 8011332:	ab03      	add	r3, sp, #12
 8011334:	9300      	str	r3, [sp, #0]
 8011336:	462a      	mov	r2, r5
 8011338:	4630      	mov	r0, r6
 801133a:	4b06      	ldr	r3, [pc, #24]	@ (8011354 <_vfiprintf_r+0x22c>)
 801133c:	a904      	add	r1, sp, #16
 801133e:	f7fd f981 	bl	800e644 <_printf_i>
 8011342:	e7e4      	b.n	801130e <_vfiprintf_r+0x1e6>
 8011344:	080125e5 	.word	0x080125e5
 8011348:	080125eb 	.word	0x080125eb
 801134c:	080125ef 	.word	0x080125ef
 8011350:	0800e109 	.word	0x0800e109
 8011354:	080110eb 	.word	0x080110eb

08011358 <vfiprintf>:
 8011358:	4613      	mov	r3, r2
 801135a:	460a      	mov	r2, r1
 801135c:	4601      	mov	r1, r0
 801135e:	4802      	ldr	r0, [pc, #8]	@ (8011368 <vfiprintf+0x10>)
 8011360:	6800      	ldr	r0, [r0, #0]
 8011362:	f7ff bee1 	b.w	8011128 <_vfiprintf_r>
 8011366:	bf00      	nop
 8011368:	20000028 	.word	0x20000028

0801136c <_scanf_chars>:
 801136c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011370:	4615      	mov	r5, r2
 8011372:	688a      	ldr	r2, [r1, #8]
 8011374:	4680      	mov	r8, r0
 8011376:	460c      	mov	r4, r1
 8011378:	b932      	cbnz	r2, 8011388 <_scanf_chars+0x1c>
 801137a:	698a      	ldr	r2, [r1, #24]
 801137c:	2a00      	cmp	r2, #0
 801137e:	bf14      	ite	ne
 8011380:	f04f 32ff 	movne.w	r2, #4294967295
 8011384:	2201      	moveq	r2, #1
 8011386:	608a      	str	r2, [r1, #8]
 8011388:	2700      	movs	r7, #0
 801138a:	6822      	ldr	r2, [r4, #0]
 801138c:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 801141c <_scanf_chars+0xb0>
 8011390:	06d1      	lsls	r1, r2, #27
 8011392:	bf5f      	itttt	pl
 8011394:	681a      	ldrpl	r2, [r3, #0]
 8011396:	1d11      	addpl	r1, r2, #4
 8011398:	6019      	strpl	r1, [r3, #0]
 801139a:	6816      	ldrpl	r6, [r2, #0]
 801139c:	69a0      	ldr	r0, [r4, #24]
 801139e:	b188      	cbz	r0, 80113c4 <_scanf_chars+0x58>
 80113a0:	2801      	cmp	r0, #1
 80113a2:	d107      	bne.n	80113b4 <_scanf_chars+0x48>
 80113a4:	682b      	ldr	r3, [r5, #0]
 80113a6:	781a      	ldrb	r2, [r3, #0]
 80113a8:	6963      	ldr	r3, [r4, #20]
 80113aa:	5c9b      	ldrb	r3, [r3, r2]
 80113ac:	b953      	cbnz	r3, 80113c4 <_scanf_chars+0x58>
 80113ae:	2f00      	cmp	r7, #0
 80113b0:	d031      	beq.n	8011416 <_scanf_chars+0xaa>
 80113b2:	e022      	b.n	80113fa <_scanf_chars+0x8e>
 80113b4:	2802      	cmp	r0, #2
 80113b6:	d120      	bne.n	80113fa <_scanf_chars+0x8e>
 80113b8:	682b      	ldr	r3, [r5, #0]
 80113ba:	781b      	ldrb	r3, [r3, #0]
 80113bc:	f819 3003 	ldrb.w	r3, [r9, r3]
 80113c0:	071b      	lsls	r3, r3, #28
 80113c2:	d41a      	bmi.n	80113fa <_scanf_chars+0x8e>
 80113c4:	6823      	ldr	r3, [r4, #0]
 80113c6:	3701      	adds	r7, #1
 80113c8:	06da      	lsls	r2, r3, #27
 80113ca:	bf5e      	ittt	pl
 80113cc:	682b      	ldrpl	r3, [r5, #0]
 80113ce:	781b      	ldrbpl	r3, [r3, #0]
 80113d0:	f806 3b01 	strbpl.w	r3, [r6], #1
 80113d4:	682a      	ldr	r2, [r5, #0]
 80113d6:	686b      	ldr	r3, [r5, #4]
 80113d8:	3201      	adds	r2, #1
 80113da:	602a      	str	r2, [r5, #0]
 80113dc:	68a2      	ldr	r2, [r4, #8]
 80113de:	3b01      	subs	r3, #1
 80113e0:	3a01      	subs	r2, #1
 80113e2:	606b      	str	r3, [r5, #4]
 80113e4:	60a2      	str	r2, [r4, #8]
 80113e6:	b142      	cbz	r2, 80113fa <_scanf_chars+0x8e>
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	dcd7      	bgt.n	801139c <_scanf_chars+0x30>
 80113ec:	4629      	mov	r1, r5
 80113ee:	4640      	mov	r0, r8
 80113f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80113f4:	4798      	blx	r3
 80113f6:	2800      	cmp	r0, #0
 80113f8:	d0d0      	beq.n	801139c <_scanf_chars+0x30>
 80113fa:	6823      	ldr	r3, [r4, #0]
 80113fc:	f013 0310 	ands.w	r3, r3, #16
 8011400:	d105      	bne.n	801140e <_scanf_chars+0xa2>
 8011402:	68e2      	ldr	r2, [r4, #12]
 8011404:	3201      	adds	r2, #1
 8011406:	60e2      	str	r2, [r4, #12]
 8011408:	69a2      	ldr	r2, [r4, #24]
 801140a:	b102      	cbz	r2, 801140e <_scanf_chars+0xa2>
 801140c:	7033      	strb	r3, [r6, #0]
 801140e:	2000      	movs	r0, #0
 8011410:	6923      	ldr	r3, [r4, #16]
 8011412:	443b      	add	r3, r7
 8011414:	6123      	str	r3, [r4, #16]
 8011416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801141a:	bf00      	nop
 801141c:	080123cd 	.word	0x080123cd

08011420 <_scanf_i>:
 8011420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011424:	460c      	mov	r4, r1
 8011426:	4698      	mov	r8, r3
 8011428:	4b72      	ldr	r3, [pc, #456]	@ (80115f4 <_scanf_i+0x1d4>)
 801142a:	b087      	sub	sp, #28
 801142c:	4682      	mov	sl, r0
 801142e:	4616      	mov	r6, r2
 8011430:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011434:	ab03      	add	r3, sp, #12
 8011436:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801143a:	4b6f      	ldr	r3, [pc, #444]	@ (80115f8 <_scanf_i+0x1d8>)
 801143c:	69a1      	ldr	r1, [r4, #24]
 801143e:	4a6f      	ldr	r2, [pc, #444]	@ (80115fc <_scanf_i+0x1dc>)
 8011440:	4627      	mov	r7, r4
 8011442:	2903      	cmp	r1, #3
 8011444:	bf08      	it	eq
 8011446:	461a      	moveq	r2, r3
 8011448:	68a3      	ldr	r3, [r4, #8]
 801144a:	9201      	str	r2, [sp, #4]
 801144c:	1e5a      	subs	r2, r3, #1
 801144e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011452:	bf81      	itttt	hi
 8011454:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011458:	eb03 0905 	addhi.w	r9, r3, r5
 801145c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011460:	60a3      	strhi	r3, [r4, #8]
 8011462:	f857 3b1c 	ldr.w	r3, [r7], #28
 8011466:	bf98      	it	ls
 8011468:	f04f 0900 	movls.w	r9, #0
 801146c:	463d      	mov	r5, r7
 801146e:	f04f 0b00 	mov.w	fp, #0
 8011472:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8011476:	6023      	str	r3, [r4, #0]
 8011478:	6831      	ldr	r1, [r6, #0]
 801147a:	ab03      	add	r3, sp, #12
 801147c:	2202      	movs	r2, #2
 801147e:	7809      	ldrb	r1, [r1, #0]
 8011480:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8011484:	f7fd fe4e 	bl	800f124 <memchr>
 8011488:	b328      	cbz	r0, 80114d6 <_scanf_i+0xb6>
 801148a:	f1bb 0f01 	cmp.w	fp, #1
 801148e:	d159      	bne.n	8011544 <_scanf_i+0x124>
 8011490:	6862      	ldr	r2, [r4, #4]
 8011492:	b92a      	cbnz	r2, 80114a0 <_scanf_i+0x80>
 8011494:	2108      	movs	r1, #8
 8011496:	6822      	ldr	r2, [r4, #0]
 8011498:	6061      	str	r1, [r4, #4]
 801149a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801149e:	6022      	str	r2, [r4, #0]
 80114a0:	6822      	ldr	r2, [r4, #0]
 80114a2:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80114a6:	6022      	str	r2, [r4, #0]
 80114a8:	68a2      	ldr	r2, [r4, #8]
 80114aa:	1e51      	subs	r1, r2, #1
 80114ac:	60a1      	str	r1, [r4, #8]
 80114ae:	b192      	cbz	r2, 80114d6 <_scanf_i+0xb6>
 80114b0:	6832      	ldr	r2, [r6, #0]
 80114b2:	1c51      	adds	r1, r2, #1
 80114b4:	6031      	str	r1, [r6, #0]
 80114b6:	7812      	ldrb	r2, [r2, #0]
 80114b8:	f805 2b01 	strb.w	r2, [r5], #1
 80114bc:	6872      	ldr	r2, [r6, #4]
 80114be:	3a01      	subs	r2, #1
 80114c0:	2a00      	cmp	r2, #0
 80114c2:	6072      	str	r2, [r6, #4]
 80114c4:	dc07      	bgt.n	80114d6 <_scanf_i+0xb6>
 80114c6:	4631      	mov	r1, r6
 80114c8:	4650      	mov	r0, sl
 80114ca:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80114ce:	4790      	blx	r2
 80114d0:	2800      	cmp	r0, #0
 80114d2:	f040 8085 	bne.w	80115e0 <_scanf_i+0x1c0>
 80114d6:	f10b 0b01 	add.w	fp, fp, #1
 80114da:	f1bb 0f03 	cmp.w	fp, #3
 80114de:	d1cb      	bne.n	8011478 <_scanf_i+0x58>
 80114e0:	6863      	ldr	r3, [r4, #4]
 80114e2:	b90b      	cbnz	r3, 80114e8 <_scanf_i+0xc8>
 80114e4:	230a      	movs	r3, #10
 80114e6:	6063      	str	r3, [r4, #4]
 80114e8:	6863      	ldr	r3, [r4, #4]
 80114ea:	4945      	ldr	r1, [pc, #276]	@ (8011600 <_scanf_i+0x1e0>)
 80114ec:	6960      	ldr	r0, [r4, #20]
 80114ee:	1ac9      	subs	r1, r1, r3
 80114f0:	f000 faf1 	bl	8011ad6 <__sccl>
 80114f4:	f04f 0b00 	mov.w	fp, #0
 80114f8:	68a3      	ldr	r3, [r4, #8]
 80114fa:	6822      	ldr	r2, [r4, #0]
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d03d      	beq.n	801157c <_scanf_i+0x15c>
 8011500:	6831      	ldr	r1, [r6, #0]
 8011502:	6960      	ldr	r0, [r4, #20]
 8011504:	f891 c000 	ldrb.w	ip, [r1]
 8011508:	f810 000c 	ldrb.w	r0, [r0, ip]
 801150c:	2800      	cmp	r0, #0
 801150e:	d035      	beq.n	801157c <_scanf_i+0x15c>
 8011510:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8011514:	d124      	bne.n	8011560 <_scanf_i+0x140>
 8011516:	0510      	lsls	r0, r2, #20
 8011518:	d522      	bpl.n	8011560 <_scanf_i+0x140>
 801151a:	f10b 0b01 	add.w	fp, fp, #1
 801151e:	f1b9 0f00 	cmp.w	r9, #0
 8011522:	d003      	beq.n	801152c <_scanf_i+0x10c>
 8011524:	3301      	adds	r3, #1
 8011526:	f109 39ff 	add.w	r9, r9, #4294967295
 801152a:	60a3      	str	r3, [r4, #8]
 801152c:	6873      	ldr	r3, [r6, #4]
 801152e:	3b01      	subs	r3, #1
 8011530:	2b00      	cmp	r3, #0
 8011532:	6073      	str	r3, [r6, #4]
 8011534:	dd1b      	ble.n	801156e <_scanf_i+0x14e>
 8011536:	6833      	ldr	r3, [r6, #0]
 8011538:	3301      	adds	r3, #1
 801153a:	6033      	str	r3, [r6, #0]
 801153c:	68a3      	ldr	r3, [r4, #8]
 801153e:	3b01      	subs	r3, #1
 8011540:	60a3      	str	r3, [r4, #8]
 8011542:	e7d9      	b.n	80114f8 <_scanf_i+0xd8>
 8011544:	f1bb 0f02 	cmp.w	fp, #2
 8011548:	d1ae      	bne.n	80114a8 <_scanf_i+0x88>
 801154a:	6822      	ldr	r2, [r4, #0]
 801154c:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8011550:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8011554:	d1c4      	bne.n	80114e0 <_scanf_i+0xc0>
 8011556:	2110      	movs	r1, #16
 8011558:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801155c:	6061      	str	r1, [r4, #4]
 801155e:	e7a2      	b.n	80114a6 <_scanf_i+0x86>
 8011560:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8011564:	6022      	str	r2, [r4, #0]
 8011566:	780b      	ldrb	r3, [r1, #0]
 8011568:	f805 3b01 	strb.w	r3, [r5], #1
 801156c:	e7de      	b.n	801152c <_scanf_i+0x10c>
 801156e:	4631      	mov	r1, r6
 8011570:	4650      	mov	r0, sl
 8011572:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011576:	4798      	blx	r3
 8011578:	2800      	cmp	r0, #0
 801157a:	d0df      	beq.n	801153c <_scanf_i+0x11c>
 801157c:	6823      	ldr	r3, [r4, #0]
 801157e:	05d9      	lsls	r1, r3, #23
 8011580:	d50d      	bpl.n	801159e <_scanf_i+0x17e>
 8011582:	42bd      	cmp	r5, r7
 8011584:	d909      	bls.n	801159a <_scanf_i+0x17a>
 8011586:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801158a:	4632      	mov	r2, r6
 801158c:	4650      	mov	r0, sl
 801158e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011592:	f105 39ff 	add.w	r9, r5, #4294967295
 8011596:	4798      	blx	r3
 8011598:	464d      	mov	r5, r9
 801159a:	42bd      	cmp	r5, r7
 801159c:	d028      	beq.n	80115f0 <_scanf_i+0x1d0>
 801159e:	6822      	ldr	r2, [r4, #0]
 80115a0:	f012 0210 	ands.w	r2, r2, #16
 80115a4:	d113      	bne.n	80115ce <_scanf_i+0x1ae>
 80115a6:	702a      	strb	r2, [r5, #0]
 80115a8:	4639      	mov	r1, r7
 80115aa:	6863      	ldr	r3, [r4, #4]
 80115ac:	4650      	mov	r0, sl
 80115ae:	9e01      	ldr	r6, [sp, #4]
 80115b0:	47b0      	blx	r6
 80115b2:	f8d8 3000 	ldr.w	r3, [r8]
 80115b6:	6821      	ldr	r1, [r4, #0]
 80115b8:	1d1a      	adds	r2, r3, #4
 80115ba:	f8c8 2000 	str.w	r2, [r8]
 80115be:	f011 0f20 	tst.w	r1, #32
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	d00f      	beq.n	80115e6 <_scanf_i+0x1c6>
 80115c6:	6018      	str	r0, [r3, #0]
 80115c8:	68e3      	ldr	r3, [r4, #12]
 80115ca:	3301      	adds	r3, #1
 80115cc:	60e3      	str	r3, [r4, #12]
 80115ce:	2000      	movs	r0, #0
 80115d0:	6923      	ldr	r3, [r4, #16]
 80115d2:	1bed      	subs	r5, r5, r7
 80115d4:	445d      	add	r5, fp
 80115d6:	442b      	add	r3, r5
 80115d8:	6123      	str	r3, [r4, #16]
 80115da:	b007      	add	sp, #28
 80115dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115e0:	f04f 0b00 	mov.w	fp, #0
 80115e4:	e7ca      	b.n	801157c <_scanf_i+0x15c>
 80115e6:	07ca      	lsls	r2, r1, #31
 80115e8:	bf4c      	ite	mi
 80115ea:	8018      	strhmi	r0, [r3, #0]
 80115ec:	6018      	strpl	r0, [r3, #0]
 80115ee:	e7eb      	b.n	80115c8 <_scanf_i+0x1a8>
 80115f0:	2001      	movs	r0, #1
 80115f2:	e7f2      	b.n	80115da <_scanf_i+0x1ba>
 80115f4:	0801222c 	.word	0x0801222c
 80115f8:	0800dfa1 	.word	0x0800dfa1
 80115fc:	08011fb5 	.word	0x08011fb5
 8011600:	08012606 	.word	0x08012606

08011604 <__sflush_r>:
 8011604:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801160a:	0716      	lsls	r6, r2, #28
 801160c:	4605      	mov	r5, r0
 801160e:	460c      	mov	r4, r1
 8011610:	d454      	bmi.n	80116bc <__sflush_r+0xb8>
 8011612:	684b      	ldr	r3, [r1, #4]
 8011614:	2b00      	cmp	r3, #0
 8011616:	dc02      	bgt.n	801161e <__sflush_r+0x1a>
 8011618:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801161a:	2b00      	cmp	r3, #0
 801161c:	dd48      	ble.n	80116b0 <__sflush_r+0xac>
 801161e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011620:	2e00      	cmp	r6, #0
 8011622:	d045      	beq.n	80116b0 <__sflush_r+0xac>
 8011624:	2300      	movs	r3, #0
 8011626:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801162a:	682f      	ldr	r7, [r5, #0]
 801162c:	6a21      	ldr	r1, [r4, #32]
 801162e:	602b      	str	r3, [r5, #0]
 8011630:	d030      	beq.n	8011694 <__sflush_r+0x90>
 8011632:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011634:	89a3      	ldrh	r3, [r4, #12]
 8011636:	0759      	lsls	r1, r3, #29
 8011638:	d505      	bpl.n	8011646 <__sflush_r+0x42>
 801163a:	6863      	ldr	r3, [r4, #4]
 801163c:	1ad2      	subs	r2, r2, r3
 801163e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011640:	b10b      	cbz	r3, 8011646 <__sflush_r+0x42>
 8011642:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011644:	1ad2      	subs	r2, r2, r3
 8011646:	2300      	movs	r3, #0
 8011648:	4628      	mov	r0, r5
 801164a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801164c:	6a21      	ldr	r1, [r4, #32]
 801164e:	47b0      	blx	r6
 8011650:	1c43      	adds	r3, r0, #1
 8011652:	89a3      	ldrh	r3, [r4, #12]
 8011654:	d106      	bne.n	8011664 <__sflush_r+0x60>
 8011656:	6829      	ldr	r1, [r5, #0]
 8011658:	291d      	cmp	r1, #29
 801165a:	d82b      	bhi.n	80116b4 <__sflush_r+0xb0>
 801165c:	4a28      	ldr	r2, [pc, #160]	@ (8011700 <__sflush_r+0xfc>)
 801165e:	40ca      	lsrs	r2, r1
 8011660:	07d6      	lsls	r6, r2, #31
 8011662:	d527      	bpl.n	80116b4 <__sflush_r+0xb0>
 8011664:	2200      	movs	r2, #0
 8011666:	6062      	str	r2, [r4, #4]
 8011668:	6922      	ldr	r2, [r4, #16]
 801166a:	04d9      	lsls	r1, r3, #19
 801166c:	6022      	str	r2, [r4, #0]
 801166e:	d504      	bpl.n	801167a <__sflush_r+0x76>
 8011670:	1c42      	adds	r2, r0, #1
 8011672:	d101      	bne.n	8011678 <__sflush_r+0x74>
 8011674:	682b      	ldr	r3, [r5, #0]
 8011676:	b903      	cbnz	r3, 801167a <__sflush_r+0x76>
 8011678:	6560      	str	r0, [r4, #84]	@ 0x54
 801167a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801167c:	602f      	str	r7, [r5, #0]
 801167e:	b1b9      	cbz	r1, 80116b0 <__sflush_r+0xac>
 8011680:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011684:	4299      	cmp	r1, r3
 8011686:	d002      	beq.n	801168e <__sflush_r+0x8a>
 8011688:	4628      	mov	r0, r5
 801168a:	f7fe fbb5 	bl	800fdf8 <_free_r>
 801168e:	2300      	movs	r3, #0
 8011690:	6363      	str	r3, [r4, #52]	@ 0x34
 8011692:	e00d      	b.n	80116b0 <__sflush_r+0xac>
 8011694:	2301      	movs	r3, #1
 8011696:	4628      	mov	r0, r5
 8011698:	47b0      	blx	r6
 801169a:	4602      	mov	r2, r0
 801169c:	1c50      	adds	r0, r2, #1
 801169e:	d1c9      	bne.n	8011634 <__sflush_r+0x30>
 80116a0:	682b      	ldr	r3, [r5, #0]
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d0c6      	beq.n	8011634 <__sflush_r+0x30>
 80116a6:	2b1d      	cmp	r3, #29
 80116a8:	d001      	beq.n	80116ae <__sflush_r+0xaa>
 80116aa:	2b16      	cmp	r3, #22
 80116ac:	d11d      	bne.n	80116ea <__sflush_r+0xe6>
 80116ae:	602f      	str	r7, [r5, #0]
 80116b0:	2000      	movs	r0, #0
 80116b2:	e021      	b.n	80116f8 <__sflush_r+0xf4>
 80116b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80116b8:	b21b      	sxth	r3, r3
 80116ba:	e01a      	b.n	80116f2 <__sflush_r+0xee>
 80116bc:	690f      	ldr	r7, [r1, #16]
 80116be:	2f00      	cmp	r7, #0
 80116c0:	d0f6      	beq.n	80116b0 <__sflush_r+0xac>
 80116c2:	0793      	lsls	r3, r2, #30
 80116c4:	bf18      	it	ne
 80116c6:	2300      	movne	r3, #0
 80116c8:	680e      	ldr	r6, [r1, #0]
 80116ca:	bf08      	it	eq
 80116cc:	694b      	ldreq	r3, [r1, #20]
 80116ce:	1bf6      	subs	r6, r6, r7
 80116d0:	600f      	str	r7, [r1, #0]
 80116d2:	608b      	str	r3, [r1, #8]
 80116d4:	2e00      	cmp	r6, #0
 80116d6:	ddeb      	ble.n	80116b0 <__sflush_r+0xac>
 80116d8:	4633      	mov	r3, r6
 80116da:	463a      	mov	r2, r7
 80116dc:	4628      	mov	r0, r5
 80116de:	6a21      	ldr	r1, [r4, #32]
 80116e0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80116e4:	47e0      	blx	ip
 80116e6:	2800      	cmp	r0, #0
 80116e8:	dc07      	bgt.n	80116fa <__sflush_r+0xf6>
 80116ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80116ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80116f2:	f04f 30ff 	mov.w	r0, #4294967295
 80116f6:	81a3      	strh	r3, [r4, #12]
 80116f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80116fa:	4407      	add	r7, r0
 80116fc:	1a36      	subs	r6, r6, r0
 80116fe:	e7e9      	b.n	80116d4 <__sflush_r+0xd0>
 8011700:	20400001 	.word	0x20400001

08011704 <_fflush_r>:
 8011704:	b538      	push	{r3, r4, r5, lr}
 8011706:	690b      	ldr	r3, [r1, #16]
 8011708:	4605      	mov	r5, r0
 801170a:	460c      	mov	r4, r1
 801170c:	b913      	cbnz	r3, 8011714 <_fflush_r+0x10>
 801170e:	2500      	movs	r5, #0
 8011710:	4628      	mov	r0, r5
 8011712:	bd38      	pop	{r3, r4, r5, pc}
 8011714:	b118      	cbz	r0, 801171e <_fflush_r+0x1a>
 8011716:	6a03      	ldr	r3, [r0, #32]
 8011718:	b90b      	cbnz	r3, 801171e <_fflush_r+0x1a>
 801171a:	f7fd f9a7 	bl	800ea6c <__sinit>
 801171e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011722:	2b00      	cmp	r3, #0
 8011724:	d0f3      	beq.n	801170e <_fflush_r+0xa>
 8011726:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011728:	07d0      	lsls	r0, r2, #31
 801172a:	d404      	bmi.n	8011736 <_fflush_r+0x32>
 801172c:	0599      	lsls	r1, r3, #22
 801172e:	d402      	bmi.n	8011736 <_fflush_r+0x32>
 8011730:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011732:	f7fd fcf0 	bl	800f116 <__retarget_lock_acquire_recursive>
 8011736:	4628      	mov	r0, r5
 8011738:	4621      	mov	r1, r4
 801173a:	f7ff ff63 	bl	8011604 <__sflush_r>
 801173e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011740:	4605      	mov	r5, r0
 8011742:	07da      	lsls	r2, r3, #31
 8011744:	d4e4      	bmi.n	8011710 <_fflush_r+0xc>
 8011746:	89a3      	ldrh	r3, [r4, #12]
 8011748:	059b      	lsls	r3, r3, #22
 801174a:	d4e1      	bmi.n	8011710 <_fflush_r+0xc>
 801174c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801174e:	f7fd fce8 	bl	800f122 <__retarget_lock_release_recursive>
 8011752:	e7dd      	b.n	8011710 <_fflush_r+0xc>

08011754 <fflush>:
 8011754:	4601      	mov	r1, r0
 8011756:	b920      	cbnz	r0, 8011762 <fflush+0xe>
 8011758:	4a04      	ldr	r2, [pc, #16]	@ (801176c <fflush+0x18>)
 801175a:	4905      	ldr	r1, [pc, #20]	@ (8011770 <fflush+0x1c>)
 801175c:	4805      	ldr	r0, [pc, #20]	@ (8011774 <fflush+0x20>)
 801175e:	f7fd b9b9 	b.w	800ead4 <_fwalk_sglue>
 8011762:	4b05      	ldr	r3, [pc, #20]	@ (8011778 <fflush+0x24>)
 8011764:	6818      	ldr	r0, [r3, #0]
 8011766:	f7ff bfcd 	b.w	8011704 <_fflush_r>
 801176a:	bf00      	nop
 801176c:	2000001c 	.word	0x2000001c
 8011770:	08011705 	.word	0x08011705
 8011774:	2000002c 	.word	0x2000002c
 8011778:	20000028 	.word	0x20000028

0801177c <__sfvwrite_r>:
 801177c:	6893      	ldr	r3, [r2, #8]
 801177e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011782:	4606      	mov	r6, r0
 8011784:	460c      	mov	r4, r1
 8011786:	4691      	mov	r9, r2
 8011788:	b91b      	cbnz	r3, 8011792 <__sfvwrite_r+0x16>
 801178a:	2000      	movs	r0, #0
 801178c:	b003      	add	sp, #12
 801178e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011792:	898b      	ldrh	r3, [r1, #12]
 8011794:	0718      	lsls	r0, r3, #28
 8011796:	d550      	bpl.n	801183a <__sfvwrite_r+0xbe>
 8011798:	690b      	ldr	r3, [r1, #16]
 801179a:	2b00      	cmp	r3, #0
 801179c:	d04d      	beq.n	801183a <__sfvwrite_r+0xbe>
 801179e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80117a2:	f8d9 8000 	ldr.w	r8, [r9]
 80117a6:	f013 0702 	ands.w	r7, r3, #2
 80117aa:	d16b      	bne.n	8011884 <__sfvwrite_r+0x108>
 80117ac:	f013 0301 	ands.w	r3, r3, #1
 80117b0:	f000 809c 	beq.w	80118ec <__sfvwrite_r+0x170>
 80117b4:	4638      	mov	r0, r7
 80117b6:	46ba      	mov	sl, r7
 80117b8:	46bb      	mov	fp, r7
 80117ba:	f1bb 0f00 	cmp.w	fp, #0
 80117be:	f000 8103 	beq.w	80119c8 <__sfvwrite_r+0x24c>
 80117c2:	b950      	cbnz	r0, 80117da <__sfvwrite_r+0x5e>
 80117c4:	465a      	mov	r2, fp
 80117c6:	210a      	movs	r1, #10
 80117c8:	4650      	mov	r0, sl
 80117ca:	f7fd fcab 	bl	800f124 <memchr>
 80117ce:	2800      	cmp	r0, #0
 80117d0:	f000 8100 	beq.w	80119d4 <__sfvwrite_r+0x258>
 80117d4:	3001      	adds	r0, #1
 80117d6:	eba0 070a 	sub.w	r7, r0, sl
 80117da:	6820      	ldr	r0, [r4, #0]
 80117dc:	6921      	ldr	r1, [r4, #16]
 80117de:	455f      	cmp	r7, fp
 80117e0:	463a      	mov	r2, r7
 80117e2:	bf28      	it	cs
 80117e4:	465a      	movcs	r2, fp
 80117e6:	4288      	cmp	r0, r1
 80117e8:	68a5      	ldr	r5, [r4, #8]
 80117ea:	6963      	ldr	r3, [r4, #20]
 80117ec:	f240 80f5 	bls.w	80119da <__sfvwrite_r+0x25e>
 80117f0:	441d      	add	r5, r3
 80117f2:	42aa      	cmp	r2, r5
 80117f4:	f340 80f1 	ble.w	80119da <__sfvwrite_r+0x25e>
 80117f8:	4651      	mov	r1, sl
 80117fa:	462a      	mov	r2, r5
 80117fc:	f000 fa64 	bl	8011cc8 <memmove>
 8011800:	6823      	ldr	r3, [r4, #0]
 8011802:	4621      	mov	r1, r4
 8011804:	442b      	add	r3, r5
 8011806:	4630      	mov	r0, r6
 8011808:	6023      	str	r3, [r4, #0]
 801180a:	f7ff ff7b 	bl	8011704 <_fflush_r>
 801180e:	2800      	cmp	r0, #0
 8011810:	d167      	bne.n	80118e2 <__sfvwrite_r+0x166>
 8011812:	1b7f      	subs	r7, r7, r5
 8011814:	f040 80f9 	bne.w	8011a0a <__sfvwrite_r+0x28e>
 8011818:	4621      	mov	r1, r4
 801181a:	4630      	mov	r0, r6
 801181c:	f7ff ff72 	bl	8011704 <_fflush_r>
 8011820:	2800      	cmp	r0, #0
 8011822:	d15e      	bne.n	80118e2 <__sfvwrite_r+0x166>
 8011824:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8011828:	44aa      	add	sl, r5
 801182a:	1b5b      	subs	r3, r3, r5
 801182c:	ebab 0b05 	sub.w	fp, fp, r5
 8011830:	f8c9 3008 	str.w	r3, [r9, #8]
 8011834:	2b00      	cmp	r3, #0
 8011836:	d1c0      	bne.n	80117ba <__sfvwrite_r+0x3e>
 8011838:	e7a7      	b.n	801178a <__sfvwrite_r+0xe>
 801183a:	4621      	mov	r1, r4
 801183c:	4630      	mov	r0, r6
 801183e:	f7fd fb2f 	bl	800eea0 <__swsetup_r>
 8011842:	2800      	cmp	r0, #0
 8011844:	d0ab      	beq.n	801179e <__sfvwrite_r+0x22>
 8011846:	f04f 30ff 	mov.w	r0, #4294967295
 801184a:	e79f      	b.n	801178c <__sfvwrite_r+0x10>
 801184c:	e9d8 a500 	ldrd	sl, r5, [r8]
 8011850:	f108 0808 	add.w	r8, r8, #8
 8011854:	f8d4 b028 	ldr.w	fp, [r4, #40]	@ 0x28
 8011858:	6a21      	ldr	r1, [r4, #32]
 801185a:	2d00      	cmp	r5, #0
 801185c:	d0f6      	beq.n	801184c <__sfvwrite_r+0xd0>
 801185e:	42bd      	cmp	r5, r7
 8011860:	462b      	mov	r3, r5
 8011862:	4652      	mov	r2, sl
 8011864:	bf28      	it	cs
 8011866:	463b      	movcs	r3, r7
 8011868:	4630      	mov	r0, r6
 801186a:	47d8      	blx	fp
 801186c:	2800      	cmp	r0, #0
 801186e:	dd38      	ble.n	80118e2 <__sfvwrite_r+0x166>
 8011870:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8011874:	4482      	add	sl, r0
 8011876:	1a1b      	subs	r3, r3, r0
 8011878:	1a2d      	subs	r5, r5, r0
 801187a:	f8c9 3008 	str.w	r3, [r9, #8]
 801187e:	2b00      	cmp	r3, #0
 8011880:	d1e8      	bne.n	8011854 <__sfvwrite_r+0xd8>
 8011882:	e782      	b.n	801178a <__sfvwrite_r+0xe>
 8011884:	f04f 0a00 	mov.w	sl, #0
 8011888:	4f61      	ldr	r7, [pc, #388]	@ (8011a10 <__sfvwrite_r+0x294>)
 801188a:	4655      	mov	r5, sl
 801188c:	e7e2      	b.n	8011854 <__sfvwrite_r+0xd8>
 801188e:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8011892:	f108 0808 	add.w	r8, r8, #8
 8011896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801189a:	6820      	ldr	r0, [r4, #0]
 801189c:	68a2      	ldr	r2, [r4, #8]
 801189e:	f1ba 0f00 	cmp.w	sl, #0
 80118a2:	d0f4      	beq.n	801188e <__sfvwrite_r+0x112>
 80118a4:	0599      	lsls	r1, r3, #22
 80118a6:	d563      	bpl.n	8011970 <__sfvwrite_r+0x1f4>
 80118a8:	4552      	cmp	r2, sl
 80118aa:	d836      	bhi.n	801191a <__sfvwrite_r+0x19e>
 80118ac:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 80118b0:	d033      	beq.n	801191a <__sfvwrite_r+0x19e>
 80118b2:	6921      	ldr	r1, [r4, #16]
 80118b4:	6965      	ldr	r5, [r4, #20]
 80118b6:	eba0 0b01 	sub.w	fp, r0, r1
 80118ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80118be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80118c2:	f10b 0201 	add.w	r2, fp, #1
 80118c6:	106d      	asrs	r5, r5, #1
 80118c8:	4452      	add	r2, sl
 80118ca:	4295      	cmp	r5, r2
 80118cc:	bf38      	it	cc
 80118ce:	4615      	movcc	r5, r2
 80118d0:	055b      	lsls	r3, r3, #21
 80118d2:	d53d      	bpl.n	8011950 <__sfvwrite_r+0x1d4>
 80118d4:	4629      	mov	r1, r5
 80118d6:	4630      	mov	r0, r6
 80118d8:	f7fe fb08 	bl	800feec <_malloc_r>
 80118dc:	b948      	cbnz	r0, 80118f2 <__sfvwrite_r+0x176>
 80118de:	230c      	movs	r3, #12
 80118e0:	6033      	str	r3, [r6, #0]
 80118e2:	89a3      	ldrh	r3, [r4, #12]
 80118e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80118e8:	81a3      	strh	r3, [r4, #12]
 80118ea:	e7ac      	b.n	8011846 <__sfvwrite_r+0xca>
 80118ec:	461f      	mov	r7, r3
 80118ee:	469a      	mov	sl, r3
 80118f0:	e7d1      	b.n	8011896 <__sfvwrite_r+0x11a>
 80118f2:	465a      	mov	r2, fp
 80118f4:	6921      	ldr	r1, [r4, #16]
 80118f6:	9001      	str	r0, [sp, #4]
 80118f8:	f000 fa5e 	bl	8011db8 <memcpy>
 80118fc:	89a2      	ldrh	r2, [r4, #12]
 80118fe:	9b01      	ldr	r3, [sp, #4]
 8011900:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 8011904:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8011908:	81a2      	strh	r2, [r4, #12]
 801190a:	4652      	mov	r2, sl
 801190c:	6123      	str	r3, [r4, #16]
 801190e:	6165      	str	r5, [r4, #20]
 8011910:	445b      	add	r3, fp
 8011912:	eba5 050b 	sub.w	r5, r5, fp
 8011916:	6023      	str	r3, [r4, #0]
 8011918:	60a5      	str	r5, [r4, #8]
 801191a:	4552      	cmp	r2, sl
 801191c:	bf28      	it	cs
 801191e:	4652      	movcs	r2, sl
 8011920:	4655      	mov	r5, sl
 8011922:	4639      	mov	r1, r7
 8011924:	6820      	ldr	r0, [r4, #0]
 8011926:	9201      	str	r2, [sp, #4]
 8011928:	f000 f9ce 	bl	8011cc8 <memmove>
 801192c:	68a3      	ldr	r3, [r4, #8]
 801192e:	9a01      	ldr	r2, [sp, #4]
 8011930:	1a9b      	subs	r3, r3, r2
 8011932:	60a3      	str	r3, [r4, #8]
 8011934:	6823      	ldr	r3, [r4, #0]
 8011936:	4413      	add	r3, r2
 8011938:	6023      	str	r3, [r4, #0]
 801193a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801193e:	442f      	add	r7, r5
 8011940:	1b5b      	subs	r3, r3, r5
 8011942:	ebaa 0a05 	sub.w	sl, sl, r5
 8011946:	f8c9 3008 	str.w	r3, [r9, #8]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d1a3      	bne.n	8011896 <__sfvwrite_r+0x11a>
 801194e:	e71c      	b.n	801178a <__sfvwrite_r+0xe>
 8011950:	462a      	mov	r2, r5
 8011952:	4630      	mov	r0, r6
 8011954:	f000 fa92 	bl	8011e7c <_realloc_r>
 8011958:	4603      	mov	r3, r0
 801195a:	2800      	cmp	r0, #0
 801195c:	d1d5      	bne.n	801190a <__sfvwrite_r+0x18e>
 801195e:	4630      	mov	r0, r6
 8011960:	6921      	ldr	r1, [r4, #16]
 8011962:	f7fe fa49 	bl	800fdf8 <_free_r>
 8011966:	89a3      	ldrh	r3, [r4, #12]
 8011968:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801196c:	81a3      	strh	r3, [r4, #12]
 801196e:	e7b6      	b.n	80118de <__sfvwrite_r+0x162>
 8011970:	6923      	ldr	r3, [r4, #16]
 8011972:	4283      	cmp	r3, r0
 8011974:	d302      	bcc.n	801197c <__sfvwrite_r+0x200>
 8011976:	6961      	ldr	r1, [r4, #20]
 8011978:	4551      	cmp	r1, sl
 801197a:	d915      	bls.n	80119a8 <__sfvwrite_r+0x22c>
 801197c:	4552      	cmp	r2, sl
 801197e:	bf28      	it	cs
 8011980:	4652      	movcs	r2, sl
 8011982:	4615      	mov	r5, r2
 8011984:	4639      	mov	r1, r7
 8011986:	f000 f99f 	bl	8011cc8 <memmove>
 801198a:	68a3      	ldr	r3, [r4, #8]
 801198c:	6822      	ldr	r2, [r4, #0]
 801198e:	1b5b      	subs	r3, r3, r5
 8011990:	442a      	add	r2, r5
 8011992:	60a3      	str	r3, [r4, #8]
 8011994:	6022      	str	r2, [r4, #0]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d1cf      	bne.n	801193a <__sfvwrite_r+0x1be>
 801199a:	4621      	mov	r1, r4
 801199c:	4630      	mov	r0, r6
 801199e:	f7ff feb1 	bl	8011704 <_fflush_r>
 80119a2:	2800      	cmp	r0, #0
 80119a4:	d0c9      	beq.n	801193a <__sfvwrite_r+0x1be>
 80119a6:	e79c      	b.n	80118e2 <__sfvwrite_r+0x166>
 80119a8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80119ac:	4553      	cmp	r3, sl
 80119ae:	bf28      	it	cs
 80119b0:	4653      	movcs	r3, sl
 80119b2:	fb93 f3f1 	sdiv	r3, r3, r1
 80119b6:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80119b8:	434b      	muls	r3, r1
 80119ba:	463a      	mov	r2, r7
 80119bc:	4630      	mov	r0, r6
 80119be:	6a21      	ldr	r1, [r4, #32]
 80119c0:	47a8      	blx	r5
 80119c2:	1e05      	subs	r5, r0, #0
 80119c4:	dcb9      	bgt.n	801193a <__sfvwrite_r+0x1be>
 80119c6:	e78c      	b.n	80118e2 <__sfvwrite_r+0x166>
 80119c8:	e9d8 ab00 	ldrd	sl, fp, [r8]
 80119cc:	2000      	movs	r0, #0
 80119ce:	f108 0808 	add.w	r8, r8, #8
 80119d2:	e6f2      	b.n	80117ba <__sfvwrite_r+0x3e>
 80119d4:	f10b 0701 	add.w	r7, fp, #1
 80119d8:	e6ff      	b.n	80117da <__sfvwrite_r+0x5e>
 80119da:	4293      	cmp	r3, r2
 80119dc:	dc08      	bgt.n	80119f0 <__sfvwrite_r+0x274>
 80119de:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80119e0:	4652      	mov	r2, sl
 80119e2:	4630      	mov	r0, r6
 80119e4:	6a21      	ldr	r1, [r4, #32]
 80119e6:	47a8      	blx	r5
 80119e8:	1e05      	subs	r5, r0, #0
 80119ea:	f73f af12 	bgt.w	8011812 <__sfvwrite_r+0x96>
 80119ee:	e778      	b.n	80118e2 <__sfvwrite_r+0x166>
 80119f0:	4651      	mov	r1, sl
 80119f2:	9201      	str	r2, [sp, #4]
 80119f4:	f000 f968 	bl	8011cc8 <memmove>
 80119f8:	9a01      	ldr	r2, [sp, #4]
 80119fa:	68a3      	ldr	r3, [r4, #8]
 80119fc:	4615      	mov	r5, r2
 80119fe:	1a9b      	subs	r3, r3, r2
 8011a00:	60a3      	str	r3, [r4, #8]
 8011a02:	6823      	ldr	r3, [r4, #0]
 8011a04:	4413      	add	r3, r2
 8011a06:	6023      	str	r3, [r4, #0]
 8011a08:	e703      	b.n	8011812 <__sfvwrite_r+0x96>
 8011a0a:	2001      	movs	r0, #1
 8011a0c:	e70a      	b.n	8011824 <__sfvwrite_r+0xa8>
 8011a0e:	bf00      	nop
 8011a10:	7ffffc00 	.word	0x7ffffc00

08011a14 <__swhatbuf_r>:
 8011a14:	b570      	push	{r4, r5, r6, lr}
 8011a16:	460c      	mov	r4, r1
 8011a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011a1c:	4615      	mov	r5, r2
 8011a1e:	2900      	cmp	r1, #0
 8011a20:	461e      	mov	r6, r3
 8011a22:	b096      	sub	sp, #88	@ 0x58
 8011a24:	da0c      	bge.n	8011a40 <__swhatbuf_r+0x2c>
 8011a26:	89a3      	ldrh	r3, [r4, #12]
 8011a28:	2100      	movs	r1, #0
 8011a2a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011a2e:	bf14      	ite	ne
 8011a30:	2340      	movne	r3, #64	@ 0x40
 8011a32:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011a36:	2000      	movs	r0, #0
 8011a38:	6031      	str	r1, [r6, #0]
 8011a3a:	602b      	str	r3, [r5, #0]
 8011a3c:	b016      	add	sp, #88	@ 0x58
 8011a3e:	bd70      	pop	{r4, r5, r6, pc}
 8011a40:	466a      	mov	r2, sp
 8011a42:	f000 f987 	bl	8011d54 <_fstat_r>
 8011a46:	2800      	cmp	r0, #0
 8011a48:	dbed      	blt.n	8011a26 <__swhatbuf_r+0x12>
 8011a4a:	9901      	ldr	r1, [sp, #4]
 8011a4c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011a50:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011a54:	4259      	negs	r1, r3
 8011a56:	4159      	adcs	r1, r3
 8011a58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011a5c:	e7eb      	b.n	8011a36 <__swhatbuf_r+0x22>

08011a5e <__smakebuf_r>:
 8011a5e:	898b      	ldrh	r3, [r1, #12]
 8011a60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011a62:	079d      	lsls	r5, r3, #30
 8011a64:	4606      	mov	r6, r0
 8011a66:	460c      	mov	r4, r1
 8011a68:	d507      	bpl.n	8011a7a <__smakebuf_r+0x1c>
 8011a6a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011a6e:	6023      	str	r3, [r4, #0]
 8011a70:	6123      	str	r3, [r4, #16]
 8011a72:	2301      	movs	r3, #1
 8011a74:	6163      	str	r3, [r4, #20]
 8011a76:	b003      	add	sp, #12
 8011a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a7a:	466a      	mov	r2, sp
 8011a7c:	ab01      	add	r3, sp, #4
 8011a7e:	f7ff ffc9 	bl	8011a14 <__swhatbuf_r>
 8011a82:	9f00      	ldr	r7, [sp, #0]
 8011a84:	4605      	mov	r5, r0
 8011a86:	4639      	mov	r1, r7
 8011a88:	4630      	mov	r0, r6
 8011a8a:	f7fe fa2f 	bl	800feec <_malloc_r>
 8011a8e:	b948      	cbnz	r0, 8011aa4 <__smakebuf_r+0x46>
 8011a90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a94:	059a      	lsls	r2, r3, #22
 8011a96:	d4ee      	bmi.n	8011a76 <__smakebuf_r+0x18>
 8011a98:	f023 0303 	bic.w	r3, r3, #3
 8011a9c:	f043 0302 	orr.w	r3, r3, #2
 8011aa0:	81a3      	strh	r3, [r4, #12]
 8011aa2:	e7e2      	b.n	8011a6a <__smakebuf_r+0xc>
 8011aa4:	89a3      	ldrh	r3, [r4, #12]
 8011aa6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011aaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011aae:	81a3      	strh	r3, [r4, #12]
 8011ab0:	9b01      	ldr	r3, [sp, #4]
 8011ab2:	6020      	str	r0, [r4, #0]
 8011ab4:	b15b      	cbz	r3, 8011ace <__smakebuf_r+0x70>
 8011ab6:	4630      	mov	r0, r6
 8011ab8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011abc:	f000 f95c 	bl	8011d78 <_isatty_r>
 8011ac0:	b128      	cbz	r0, 8011ace <__smakebuf_r+0x70>
 8011ac2:	89a3      	ldrh	r3, [r4, #12]
 8011ac4:	f023 0303 	bic.w	r3, r3, #3
 8011ac8:	f043 0301 	orr.w	r3, r3, #1
 8011acc:	81a3      	strh	r3, [r4, #12]
 8011ace:	89a3      	ldrh	r3, [r4, #12]
 8011ad0:	431d      	orrs	r5, r3
 8011ad2:	81a5      	strh	r5, [r4, #12]
 8011ad4:	e7cf      	b.n	8011a76 <__smakebuf_r+0x18>

08011ad6 <__sccl>:
 8011ad6:	b570      	push	{r4, r5, r6, lr}
 8011ad8:	780b      	ldrb	r3, [r1, #0]
 8011ada:	4604      	mov	r4, r0
 8011adc:	2b5e      	cmp	r3, #94	@ 0x5e
 8011ade:	bf0b      	itete	eq
 8011ae0:	784b      	ldrbeq	r3, [r1, #1]
 8011ae2:	1c4a      	addne	r2, r1, #1
 8011ae4:	1c8a      	addeq	r2, r1, #2
 8011ae6:	2100      	movne	r1, #0
 8011ae8:	bf08      	it	eq
 8011aea:	2101      	moveq	r1, #1
 8011aec:	3801      	subs	r0, #1
 8011aee:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8011af2:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011af6:	42a8      	cmp	r0, r5
 8011af8:	d1fb      	bne.n	8011af2 <__sccl+0x1c>
 8011afa:	b90b      	cbnz	r3, 8011b00 <__sccl+0x2a>
 8011afc:	1e50      	subs	r0, r2, #1
 8011afe:	bd70      	pop	{r4, r5, r6, pc}
 8011b00:	f081 0101 	eor.w	r1, r1, #1
 8011b04:	4610      	mov	r0, r2
 8011b06:	54e1      	strb	r1, [r4, r3]
 8011b08:	4602      	mov	r2, r0
 8011b0a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011b0e:	2d2d      	cmp	r5, #45	@ 0x2d
 8011b10:	d005      	beq.n	8011b1e <__sccl+0x48>
 8011b12:	2d5d      	cmp	r5, #93	@ 0x5d
 8011b14:	d016      	beq.n	8011b44 <__sccl+0x6e>
 8011b16:	2d00      	cmp	r5, #0
 8011b18:	d0f1      	beq.n	8011afe <__sccl+0x28>
 8011b1a:	462b      	mov	r3, r5
 8011b1c:	e7f2      	b.n	8011b04 <__sccl+0x2e>
 8011b1e:	7846      	ldrb	r6, [r0, #1]
 8011b20:	2e5d      	cmp	r6, #93	@ 0x5d
 8011b22:	d0fa      	beq.n	8011b1a <__sccl+0x44>
 8011b24:	42b3      	cmp	r3, r6
 8011b26:	dcf8      	bgt.n	8011b1a <__sccl+0x44>
 8011b28:	461a      	mov	r2, r3
 8011b2a:	3002      	adds	r0, #2
 8011b2c:	3201      	adds	r2, #1
 8011b2e:	4296      	cmp	r6, r2
 8011b30:	54a1      	strb	r1, [r4, r2]
 8011b32:	dcfb      	bgt.n	8011b2c <__sccl+0x56>
 8011b34:	1af2      	subs	r2, r6, r3
 8011b36:	3a01      	subs	r2, #1
 8011b38:	42b3      	cmp	r3, r6
 8011b3a:	bfa8      	it	ge
 8011b3c:	2200      	movge	r2, #0
 8011b3e:	1c5d      	adds	r5, r3, #1
 8011b40:	18ab      	adds	r3, r5, r2
 8011b42:	e7e1      	b.n	8011b08 <__sccl+0x32>
 8011b44:	4610      	mov	r0, r2
 8011b46:	e7da      	b.n	8011afe <__sccl+0x28>

08011b48 <__submore>:
 8011b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b4c:	460c      	mov	r4, r1
 8011b4e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011b50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011b54:	4299      	cmp	r1, r3
 8011b56:	d11b      	bne.n	8011b90 <__submore+0x48>
 8011b58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8011b5c:	f7fe f9c6 	bl	800feec <_malloc_r>
 8011b60:	b918      	cbnz	r0, 8011b6a <__submore+0x22>
 8011b62:	f04f 30ff 	mov.w	r0, #4294967295
 8011b66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011b6e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8011b70:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8011b74:	6360      	str	r0, [r4, #52]	@ 0x34
 8011b76:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8011b7a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8011b7e:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8011b82:	7043      	strb	r3, [r0, #1]
 8011b84:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8011b88:	7003      	strb	r3, [r0, #0]
 8011b8a:	6020      	str	r0, [r4, #0]
 8011b8c:	2000      	movs	r0, #0
 8011b8e:	e7ea      	b.n	8011b66 <__submore+0x1e>
 8011b90:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8011b92:	0077      	lsls	r7, r6, #1
 8011b94:	463a      	mov	r2, r7
 8011b96:	f000 f971 	bl	8011e7c <_realloc_r>
 8011b9a:	4605      	mov	r5, r0
 8011b9c:	2800      	cmp	r0, #0
 8011b9e:	d0e0      	beq.n	8011b62 <__submore+0x1a>
 8011ba0:	eb00 0806 	add.w	r8, r0, r6
 8011ba4:	4601      	mov	r1, r0
 8011ba6:	4632      	mov	r2, r6
 8011ba8:	4640      	mov	r0, r8
 8011baa:	f000 f905 	bl	8011db8 <memcpy>
 8011bae:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8011bb2:	f8c4 8000 	str.w	r8, [r4]
 8011bb6:	e7e9      	b.n	8011b8c <__submore+0x44>

08011bb8 <_ungetc_r>:
 8011bb8:	b570      	push	{r4, r5, r6, lr}
 8011bba:	460d      	mov	r5, r1
 8011bbc:	1c69      	adds	r1, r5, #1
 8011bbe:	4606      	mov	r6, r0
 8011bc0:	4614      	mov	r4, r2
 8011bc2:	d01e      	beq.n	8011c02 <_ungetc_r+0x4a>
 8011bc4:	b118      	cbz	r0, 8011bce <_ungetc_r+0x16>
 8011bc6:	6a03      	ldr	r3, [r0, #32]
 8011bc8:	b90b      	cbnz	r3, 8011bce <_ungetc_r+0x16>
 8011bca:	f7fc ff4f 	bl	800ea6c <__sinit>
 8011bce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011bd0:	07da      	lsls	r2, r3, #31
 8011bd2:	d405      	bmi.n	8011be0 <_ungetc_r+0x28>
 8011bd4:	89a3      	ldrh	r3, [r4, #12]
 8011bd6:	059b      	lsls	r3, r3, #22
 8011bd8:	d402      	bmi.n	8011be0 <_ungetc_r+0x28>
 8011bda:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011bdc:	f7fd fa9b 	bl	800f116 <__retarget_lock_acquire_recursive>
 8011be0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011be4:	f023 0220 	bic.w	r2, r3, #32
 8011be8:	0758      	lsls	r0, r3, #29
 8011bea:	81a2      	strh	r2, [r4, #12]
 8011bec:	d422      	bmi.n	8011c34 <_ungetc_r+0x7c>
 8011bee:	06d9      	lsls	r1, r3, #27
 8011bf0:	d40a      	bmi.n	8011c08 <_ungetc_r+0x50>
 8011bf2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011bf4:	07d2      	lsls	r2, r2, #31
 8011bf6:	d404      	bmi.n	8011c02 <_ungetc_r+0x4a>
 8011bf8:	0599      	lsls	r1, r3, #22
 8011bfa:	d402      	bmi.n	8011c02 <_ungetc_r+0x4a>
 8011bfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011bfe:	f7fd fa90 	bl	800f122 <__retarget_lock_release_recursive>
 8011c02:	f04f 35ff 	mov.w	r5, #4294967295
 8011c06:	e046      	b.n	8011c96 <_ungetc_r+0xde>
 8011c08:	071b      	lsls	r3, r3, #28
 8011c0a:	d50f      	bpl.n	8011c2c <_ungetc_r+0x74>
 8011c0c:	4621      	mov	r1, r4
 8011c0e:	4630      	mov	r0, r6
 8011c10:	f7ff fd78 	bl	8011704 <_fflush_r>
 8011c14:	b120      	cbz	r0, 8011c20 <_ungetc_r+0x68>
 8011c16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011c18:	07d8      	lsls	r0, r3, #31
 8011c1a:	d4f2      	bmi.n	8011c02 <_ungetc_r+0x4a>
 8011c1c:	89a3      	ldrh	r3, [r4, #12]
 8011c1e:	e7eb      	b.n	8011bf8 <_ungetc_r+0x40>
 8011c20:	89a3      	ldrh	r3, [r4, #12]
 8011c22:	60a0      	str	r0, [r4, #8]
 8011c24:	f023 0308 	bic.w	r3, r3, #8
 8011c28:	81a3      	strh	r3, [r4, #12]
 8011c2a:	61a0      	str	r0, [r4, #24]
 8011c2c:	89a3      	ldrh	r3, [r4, #12]
 8011c2e:	f043 0304 	orr.w	r3, r3, #4
 8011c32:	81a3      	strh	r3, [r4, #12]
 8011c34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011c36:	6862      	ldr	r2, [r4, #4]
 8011c38:	b2ed      	uxtb	r5, r5
 8011c3a:	b1d3      	cbz	r3, 8011c72 <_ungetc_r+0xba>
 8011c3c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8011c3e:	4293      	cmp	r3, r2
 8011c40:	dc05      	bgt.n	8011c4e <_ungetc_r+0x96>
 8011c42:	4621      	mov	r1, r4
 8011c44:	4630      	mov	r0, r6
 8011c46:	f7ff ff7f 	bl	8011b48 <__submore>
 8011c4a:	2800      	cmp	r0, #0
 8011c4c:	d1e3      	bne.n	8011c16 <_ungetc_r+0x5e>
 8011c4e:	6823      	ldr	r3, [r4, #0]
 8011c50:	1e5a      	subs	r2, r3, #1
 8011c52:	6022      	str	r2, [r4, #0]
 8011c54:	f803 5c01 	strb.w	r5, [r3, #-1]
 8011c58:	6863      	ldr	r3, [r4, #4]
 8011c5a:	3301      	adds	r3, #1
 8011c5c:	6063      	str	r3, [r4, #4]
 8011c5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011c60:	07da      	lsls	r2, r3, #31
 8011c62:	d418      	bmi.n	8011c96 <_ungetc_r+0xde>
 8011c64:	89a3      	ldrh	r3, [r4, #12]
 8011c66:	059b      	lsls	r3, r3, #22
 8011c68:	d415      	bmi.n	8011c96 <_ungetc_r+0xde>
 8011c6a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011c6c:	f7fd fa59 	bl	800f122 <__retarget_lock_release_recursive>
 8011c70:	e011      	b.n	8011c96 <_ungetc_r+0xde>
 8011c72:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8011c74:	6920      	ldr	r0, [r4, #16]
 8011c76:	6823      	ldr	r3, [r4, #0]
 8011c78:	f001 0101 	and.w	r1, r1, #1
 8011c7c:	b168      	cbz	r0, 8011c9a <_ungetc_r+0xe2>
 8011c7e:	4298      	cmp	r0, r3
 8011c80:	d20b      	bcs.n	8011c9a <_ungetc_r+0xe2>
 8011c82:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8011c86:	42a8      	cmp	r0, r5
 8011c88:	d107      	bne.n	8011c9a <_ungetc_r+0xe2>
 8011c8a:	3b01      	subs	r3, #1
 8011c8c:	3201      	adds	r2, #1
 8011c8e:	6023      	str	r3, [r4, #0]
 8011c90:	6062      	str	r2, [r4, #4]
 8011c92:	2900      	cmp	r1, #0
 8011c94:	d0e6      	beq.n	8011c64 <_ungetc_r+0xac>
 8011c96:	4628      	mov	r0, r5
 8011c98:	bd70      	pop	{r4, r5, r6, pc}
 8011c9a:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8011c9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011ca2:	6363      	str	r3, [r4, #52]	@ 0x34
 8011ca4:	2303      	movs	r3, #3
 8011ca6:	63a3      	str	r3, [r4, #56]	@ 0x38
 8011ca8:	4623      	mov	r3, r4
 8011caa:	f803 5f46 	strb.w	r5, [r3, #70]!
 8011cae:	6023      	str	r3, [r4, #0]
 8011cb0:	2301      	movs	r3, #1
 8011cb2:	6063      	str	r3, [r4, #4]
 8011cb4:	e7ed      	b.n	8011c92 <_ungetc_r+0xda>
	...

08011cb8 <ungetc>:
 8011cb8:	4b02      	ldr	r3, [pc, #8]	@ (8011cc4 <ungetc+0xc>)
 8011cba:	460a      	mov	r2, r1
 8011cbc:	4601      	mov	r1, r0
 8011cbe:	6818      	ldr	r0, [r3, #0]
 8011cc0:	f7ff bf7a 	b.w	8011bb8 <_ungetc_r>
 8011cc4:	20000028 	.word	0x20000028

08011cc8 <memmove>:
 8011cc8:	4288      	cmp	r0, r1
 8011cca:	b510      	push	{r4, lr}
 8011ccc:	eb01 0402 	add.w	r4, r1, r2
 8011cd0:	d902      	bls.n	8011cd8 <memmove+0x10>
 8011cd2:	4284      	cmp	r4, r0
 8011cd4:	4623      	mov	r3, r4
 8011cd6:	d807      	bhi.n	8011ce8 <memmove+0x20>
 8011cd8:	1e43      	subs	r3, r0, #1
 8011cda:	42a1      	cmp	r1, r4
 8011cdc:	d008      	beq.n	8011cf0 <memmove+0x28>
 8011cde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011ce2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011ce6:	e7f8      	b.n	8011cda <memmove+0x12>
 8011ce8:	4601      	mov	r1, r0
 8011cea:	4402      	add	r2, r0
 8011cec:	428a      	cmp	r2, r1
 8011cee:	d100      	bne.n	8011cf2 <memmove+0x2a>
 8011cf0:	bd10      	pop	{r4, pc}
 8011cf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011cf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011cfa:	e7f7      	b.n	8011cec <memmove+0x24>

08011cfc <_setlocale_r>:
 8011cfc:	b510      	push	{r4, lr}
 8011cfe:	4614      	mov	r4, r2
 8011d00:	b122      	cbz	r2, 8011d0c <_setlocale_r+0x10>
 8011d02:	4610      	mov	r0, r2
 8011d04:	4909      	ldr	r1, [pc, #36]	@ (8011d2c <_setlocale_r+0x30>)
 8011d06:	f7ee fad7 	bl	80002b8 <strcmp>
 8011d0a:	b908      	cbnz	r0, 8011d10 <_setlocale_r+0x14>
 8011d0c:	4808      	ldr	r0, [pc, #32]	@ (8011d30 <_setlocale_r+0x34>)
 8011d0e:	bd10      	pop	{r4, pc}
 8011d10:	4620      	mov	r0, r4
 8011d12:	4907      	ldr	r1, [pc, #28]	@ (8011d30 <_setlocale_r+0x34>)
 8011d14:	f7ee fad0 	bl	80002b8 <strcmp>
 8011d18:	2800      	cmp	r0, #0
 8011d1a:	d0f7      	beq.n	8011d0c <_setlocale_r+0x10>
 8011d1c:	4620      	mov	r0, r4
 8011d1e:	4905      	ldr	r1, [pc, #20]	@ (8011d34 <_setlocale_r+0x38>)
 8011d20:	f7ee faca 	bl	80002b8 <strcmp>
 8011d24:	2800      	cmp	r0, #0
 8011d26:	d0f1      	beq.n	8011d0c <_setlocale_r+0x10>
 8011d28:	2000      	movs	r0, #0
 8011d2a:	e7f0      	b.n	8011d0e <_setlocale_r+0x12>
 8011d2c:	08012613 	.word	0x08012613
 8011d30:	08012611 	.word	0x08012611
 8011d34:	08012656 	.word	0x08012656

08011d38 <__locale_mb_cur_max>:
 8011d38:	4b01      	ldr	r3, [pc, #4]	@ (8011d40 <__locale_mb_cur_max+0x8>)
 8011d3a:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 8011d3e:	4770      	bx	lr
 8011d40:	20000078 	.word	0x20000078

08011d44 <setlocale>:
 8011d44:	4b02      	ldr	r3, [pc, #8]	@ (8011d50 <setlocale+0xc>)
 8011d46:	460a      	mov	r2, r1
 8011d48:	4601      	mov	r1, r0
 8011d4a:	6818      	ldr	r0, [r3, #0]
 8011d4c:	f7ff bfd6 	b.w	8011cfc <_setlocale_r>
 8011d50:	20000028 	.word	0x20000028

08011d54 <_fstat_r>:
 8011d54:	b538      	push	{r3, r4, r5, lr}
 8011d56:	2300      	movs	r3, #0
 8011d58:	4d06      	ldr	r5, [pc, #24]	@ (8011d74 <_fstat_r+0x20>)
 8011d5a:	4604      	mov	r4, r0
 8011d5c:	4608      	mov	r0, r1
 8011d5e:	4611      	mov	r1, r2
 8011d60:	602b      	str	r3, [r5, #0]
 8011d62:	f7f0 fec3 	bl	8002aec <_fstat>
 8011d66:	1c43      	adds	r3, r0, #1
 8011d68:	d102      	bne.n	8011d70 <_fstat_r+0x1c>
 8011d6a:	682b      	ldr	r3, [r5, #0]
 8011d6c:	b103      	cbz	r3, 8011d70 <_fstat_r+0x1c>
 8011d6e:	6023      	str	r3, [r4, #0]
 8011d70:	bd38      	pop	{r3, r4, r5, pc}
 8011d72:	bf00      	nop
 8011d74:	2000082c 	.word	0x2000082c

08011d78 <_isatty_r>:
 8011d78:	b538      	push	{r3, r4, r5, lr}
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	4d05      	ldr	r5, [pc, #20]	@ (8011d94 <_isatty_r+0x1c>)
 8011d7e:	4604      	mov	r4, r0
 8011d80:	4608      	mov	r0, r1
 8011d82:	602b      	str	r3, [r5, #0]
 8011d84:	f7f0 feb7 	bl	8002af6 <_isatty>
 8011d88:	1c43      	adds	r3, r0, #1
 8011d8a:	d102      	bne.n	8011d92 <_isatty_r+0x1a>
 8011d8c:	682b      	ldr	r3, [r5, #0]
 8011d8e:	b103      	cbz	r3, 8011d92 <_isatty_r+0x1a>
 8011d90:	6023      	str	r3, [r4, #0]
 8011d92:	bd38      	pop	{r3, r4, r5, pc}
 8011d94:	2000082c 	.word	0x2000082c

08011d98 <_sbrk_r>:
 8011d98:	b538      	push	{r3, r4, r5, lr}
 8011d9a:	2300      	movs	r3, #0
 8011d9c:	4d05      	ldr	r5, [pc, #20]	@ (8011db4 <_sbrk_r+0x1c>)
 8011d9e:	4604      	mov	r4, r0
 8011da0:	4608      	mov	r0, r1
 8011da2:	602b      	str	r3, [r5, #0]
 8011da4:	f7f0 fee0 	bl	8002b68 <_sbrk>
 8011da8:	1c43      	adds	r3, r0, #1
 8011daa:	d102      	bne.n	8011db2 <_sbrk_r+0x1a>
 8011dac:	682b      	ldr	r3, [r5, #0]
 8011dae:	b103      	cbz	r3, 8011db2 <_sbrk_r+0x1a>
 8011db0:	6023      	str	r3, [r4, #0]
 8011db2:	bd38      	pop	{r3, r4, r5, pc}
 8011db4:	2000082c 	.word	0x2000082c

08011db8 <memcpy>:
 8011db8:	440a      	add	r2, r1
 8011dba:	4291      	cmp	r1, r2
 8011dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8011dc0:	d100      	bne.n	8011dc4 <memcpy+0xc>
 8011dc2:	4770      	bx	lr
 8011dc4:	b510      	push	{r4, lr}
 8011dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011dca:	4291      	cmp	r1, r2
 8011dcc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011dd0:	d1f9      	bne.n	8011dc6 <memcpy+0xe>
 8011dd2:	bd10      	pop	{r4, pc}

08011dd4 <__assert_func>:
 8011dd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011dd6:	4614      	mov	r4, r2
 8011dd8:	461a      	mov	r2, r3
 8011dda:	4b09      	ldr	r3, [pc, #36]	@ (8011e00 <__assert_func+0x2c>)
 8011ddc:	4605      	mov	r5, r0
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	68d8      	ldr	r0, [r3, #12]
 8011de2:	b14c      	cbz	r4, 8011df8 <__assert_func+0x24>
 8011de4:	4b07      	ldr	r3, [pc, #28]	@ (8011e04 <__assert_func+0x30>)
 8011de6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011dea:	9100      	str	r1, [sp, #0]
 8011dec:	462b      	mov	r3, r5
 8011dee:	4906      	ldr	r1, [pc, #24]	@ (8011e08 <__assert_func+0x34>)
 8011df0:	f000 f91a 	bl	8012028 <fiprintf>
 8011df4:	f000 f92a 	bl	801204c <abort>
 8011df8:	4b04      	ldr	r3, [pc, #16]	@ (8011e0c <__assert_func+0x38>)
 8011dfa:	461c      	mov	r4, r3
 8011dfc:	e7f3      	b.n	8011de6 <__assert_func+0x12>
 8011dfe:	bf00      	nop
 8011e00:	20000028 	.word	0x20000028
 8011e04:	0801261b 	.word	0x0801261b
 8011e08:	08012628 	.word	0x08012628
 8011e0c:	08012656 	.word	0x08012656

08011e10 <__assert>:
 8011e10:	b508      	push	{r3, lr}
 8011e12:	4613      	mov	r3, r2
 8011e14:	2200      	movs	r2, #0
 8011e16:	f7ff ffdd 	bl	8011dd4 <__assert_func>

08011e1a <_calloc_r>:
 8011e1a:	b570      	push	{r4, r5, r6, lr}
 8011e1c:	fba1 5402 	umull	r5, r4, r1, r2
 8011e20:	b934      	cbnz	r4, 8011e30 <_calloc_r+0x16>
 8011e22:	4629      	mov	r1, r5
 8011e24:	f7fe f862 	bl	800feec <_malloc_r>
 8011e28:	4606      	mov	r6, r0
 8011e2a:	b928      	cbnz	r0, 8011e38 <_calloc_r+0x1e>
 8011e2c:	4630      	mov	r0, r6
 8011e2e:	bd70      	pop	{r4, r5, r6, pc}
 8011e30:	220c      	movs	r2, #12
 8011e32:	2600      	movs	r6, #0
 8011e34:	6002      	str	r2, [r0, #0]
 8011e36:	e7f9      	b.n	8011e2c <_calloc_r+0x12>
 8011e38:	462a      	mov	r2, r5
 8011e3a:	4621      	mov	r1, r4
 8011e3c:	f7fd f886 	bl	800ef4c <memset>
 8011e40:	e7f4      	b.n	8011e2c <_calloc_r+0x12>
	...

08011e44 <_mbtowc_r>:
 8011e44:	b410      	push	{r4}
 8011e46:	4c03      	ldr	r4, [pc, #12]	@ (8011e54 <_mbtowc_r+0x10>)
 8011e48:	f8d4 40e4 	ldr.w	r4, [r4, #228]	@ 0xe4
 8011e4c:	46a4      	mov	ip, r4
 8011e4e:	bc10      	pop	{r4}
 8011e50:	4760      	bx	ip
 8011e52:	bf00      	nop
 8011e54:	20000078 	.word	0x20000078

08011e58 <__ascii_mbtowc>:
 8011e58:	b082      	sub	sp, #8
 8011e5a:	b901      	cbnz	r1, 8011e5e <__ascii_mbtowc+0x6>
 8011e5c:	a901      	add	r1, sp, #4
 8011e5e:	b142      	cbz	r2, 8011e72 <__ascii_mbtowc+0x1a>
 8011e60:	b14b      	cbz	r3, 8011e76 <__ascii_mbtowc+0x1e>
 8011e62:	7813      	ldrb	r3, [r2, #0]
 8011e64:	600b      	str	r3, [r1, #0]
 8011e66:	7812      	ldrb	r2, [r2, #0]
 8011e68:	1e10      	subs	r0, r2, #0
 8011e6a:	bf18      	it	ne
 8011e6c:	2001      	movne	r0, #1
 8011e6e:	b002      	add	sp, #8
 8011e70:	4770      	bx	lr
 8011e72:	4610      	mov	r0, r2
 8011e74:	e7fb      	b.n	8011e6e <__ascii_mbtowc+0x16>
 8011e76:	f06f 0001 	mvn.w	r0, #1
 8011e7a:	e7f8      	b.n	8011e6e <__ascii_mbtowc+0x16>

08011e7c <_realloc_r>:
 8011e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e80:	4607      	mov	r7, r0
 8011e82:	4614      	mov	r4, r2
 8011e84:	460d      	mov	r5, r1
 8011e86:	b921      	cbnz	r1, 8011e92 <_realloc_r+0x16>
 8011e88:	4611      	mov	r1, r2
 8011e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011e8e:	f7fe b82d 	b.w	800feec <_malloc_r>
 8011e92:	b92a      	cbnz	r2, 8011ea0 <_realloc_r+0x24>
 8011e94:	f7fd ffb0 	bl	800fdf8 <_free_r>
 8011e98:	4625      	mov	r5, r4
 8011e9a:	4628      	mov	r0, r5
 8011e9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ea0:	f000 f8db 	bl	801205a <_malloc_usable_size_r>
 8011ea4:	4284      	cmp	r4, r0
 8011ea6:	4606      	mov	r6, r0
 8011ea8:	d802      	bhi.n	8011eb0 <_realloc_r+0x34>
 8011eaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011eae:	d8f4      	bhi.n	8011e9a <_realloc_r+0x1e>
 8011eb0:	4621      	mov	r1, r4
 8011eb2:	4638      	mov	r0, r7
 8011eb4:	f7fe f81a 	bl	800feec <_malloc_r>
 8011eb8:	4680      	mov	r8, r0
 8011eba:	b908      	cbnz	r0, 8011ec0 <_realloc_r+0x44>
 8011ebc:	4645      	mov	r5, r8
 8011ebe:	e7ec      	b.n	8011e9a <_realloc_r+0x1e>
 8011ec0:	42b4      	cmp	r4, r6
 8011ec2:	4622      	mov	r2, r4
 8011ec4:	4629      	mov	r1, r5
 8011ec6:	bf28      	it	cs
 8011ec8:	4632      	movcs	r2, r6
 8011eca:	f7ff ff75 	bl	8011db8 <memcpy>
 8011ece:	4629      	mov	r1, r5
 8011ed0:	4638      	mov	r0, r7
 8011ed2:	f7fd ff91 	bl	800fdf8 <_free_r>
 8011ed6:	e7f1      	b.n	8011ebc <_realloc_r+0x40>

08011ed8 <_strtoul_l.isra.0>:
 8011ed8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011edc:	4686      	mov	lr, r0
 8011ede:	460d      	mov	r5, r1
 8011ee0:	4e33      	ldr	r6, [pc, #204]	@ (8011fb0 <_strtoul_l.isra.0+0xd8>)
 8011ee2:	4628      	mov	r0, r5
 8011ee4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011ee8:	5d37      	ldrb	r7, [r6, r4]
 8011eea:	f017 0708 	ands.w	r7, r7, #8
 8011eee:	d1f8      	bne.n	8011ee2 <_strtoul_l.isra.0+0xa>
 8011ef0:	2c2d      	cmp	r4, #45	@ 0x2d
 8011ef2:	d110      	bne.n	8011f16 <_strtoul_l.isra.0+0x3e>
 8011ef4:	2701      	movs	r7, #1
 8011ef6:	782c      	ldrb	r4, [r5, #0]
 8011ef8:	1c85      	adds	r5, r0, #2
 8011efa:	f033 0010 	bics.w	r0, r3, #16
 8011efe:	d115      	bne.n	8011f2c <_strtoul_l.isra.0+0x54>
 8011f00:	2c30      	cmp	r4, #48	@ 0x30
 8011f02:	d10d      	bne.n	8011f20 <_strtoul_l.isra.0+0x48>
 8011f04:	7828      	ldrb	r0, [r5, #0]
 8011f06:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8011f0a:	2858      	cmp	r0, #88	@ 0x58
 8011f0c:	d108      	bne.n	8011f20 <_strtoul_l.isra.0+0x48>
 8011f0e:	786c      	ldrb	r4, [r5, #1]
 8011f10:	3502      	adds	r5, #2
 8011f12:	2310      	movs	r3, #16
 8011f14:	e00a      	b.n	8011f2c <_strtoul_l.isra.0+0x54>
 8011f16:	2c2b      	cmp	r4, #43	@ 0x2b
 8011f18:	bf04      	itt	eq
 8011f1a:	782c      	ldrbeq	r4, [r5, #0]
 8011f1c:	1c85      	addeq	r5, r0, #2
 8011f1e:	e7ec      	b.n	8011efa <_strtoul_l.isra.0+0x22>
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d1f6      	bne.n	8011f12 <_strtoul_l.isra.0+0x3a>
 8011f24:	2c30      	cmp	r4, #48	@ 0x30
 8011f26:	bf14      	ite	ne
 8011f28:	230a      	movne	r3, #10
 8011f2a:	2308      	moveq	r3, #8
 8011f2c:	f04f 38ff 	mov.w	r8, #4294967295
 8011f30:	fbb8 f8f3 	udiv	r8, r8, r3
 8011f34:	2600      	movs	r6, #0
 8011f36:	fb03 f908 	mul.w	r9, r3, r8
 8011f3a:	4630      	mov	r0, r6
 8011f3c:	ea6f 0909 	mvn.w	r9, r9
 8011f40:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8011f44:	f1bc 0f09 	cmp.w	ip, #9
 8011f48:	d810      	bhi.n	8011f6c <_strtoul_l.isra.0+0x94>
 8011f4a:	4664      	mov	r4, ip
 8011f4c:	42a3      	cmp	r3, r4
 8011f4e:	dd1e      	ble.n	8011f8e <_strtoul_l.isra.0+0xb6>
 8011f50:	f1b6 3fff 	cmp.w	r6, #4294967295
 8011f54:	d007      	beq.n	8011f66 <_strtoul_l.isra.0+0x8e>
 8011f56:	4580      	cmp	r8, r0
 8011f58:	d316      	bcc.n	8011f88 <_strtoul_l.isra.0+0xb0>
 8011f5a:	d101      	bne.n	8011f60 <_strtoul_l.isra.0+0x88>
 8011f5c:	45a1      	cmp	r9, r4
 8011f5e:	db13      	blt.n	8011f88 <_strtoul_l.isra.0+0xb0>
 8011f60:	2601      	movs	r6, #1
 8011f62:	fb00 4003 	mla	r0, r0, r3, r4
 8011f66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011f6a:	e7e9      	b.n	8011f40 <_strtoul_l.isra.0+0x68>
 8011f6c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8011f70:	f1bc 0f19 	cmp.w	ip, #25
 8011f74:	d801      	bhi.n	8011f7a <_strtoul_l.isra.0+0xa2>
 8011f76:	3c37      	subs	r4, #55	@ 0x37
 8011f78:	e7e8      	b.n	8011f4c <_strtoul_l.isra.0+0x74>
 8011f7a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8011f7e:	f1bc 0f19 	cmp.w	ip, #25
 8011f82:	d804      	bhi.n	8011f8e <_strtoul_l.isra.0+0xb6>
 8011f84:	3c57      	subs	r4, #87	@ 0x57
 8011f86:	e7e1      	b.n	8011f4c <_strtoul_l.isra.0+0x74>
 8011f88:	f04f 36ff 	mov.w	r6, #4294967295
 8011f8c:	e7eb      	b.n	8011f66 <_strtoul_l.isra.0+0x8e>
 8011f8e:	1c73      	adds	r3, r6, #1
 8011f90:	d106      	bne.n	8011fa0 <_strtoul_l.isra.0+0xc8>
 8011f92:	2322      	movs	r3, #34	@ 0x22
 8011f94:	4630      	mov	r0, r6
 8011f96:	f8ce 3000 	str.w	r3, [lr]
 8011f9a:	b932      	cbnz	r2, 8011faa <_strtoul_l.isra.0+0xd2>
 8011f9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011fa0:	b107      	cbz	r7, 8011fa4 <_strtoul_l.isra.0+0xcc>
 8011fa2:	4240      	negs	r0, r0
 8011fa4:	2a00      	cmp	r2, #0
 8011fa6:	d0f9      	beq.n	8011f9c <_strtoul_l.isra.0+0xc4>
 8011fa8:	b106      	cbz	r6, 8011fac <_strtoul_l.isra.0+0xd4>
 8011faa:	1e69      	subs	r1, r5, #1
 8011fac:	6011      	str	r1, [r2, #0]
 8011fae:	e7f5      	b.n	8011f9c <_strtoul_l.isra.0+0xc4>
 8011fb0:	080123cd 	.word	0x080123cd

08011fb4 <_strtoul_r>:
 8011fb4:	f7ff bf90 	b.w	8011ed8 <_strtoul_l.isra.0>

08011fb8 <strtoul_l>:
 8011fb8:	4613      	mov	r3, r2
 8011fba:	460a      	mov	r2, r1
 8011fbc:	4601      	mov	r1, r0
 8011fbe:	4802      	ldr	r0, [pc, #8]	@ (8011fc8 <strtoul_l+0x10>)
 8011fc0:	6800      	ldr	r0, [r0, #0]
 8011fc2:	f7ff bf89 	b.w	8011ed8 <_strtoul_l.isra.0>
 8011fc6:	bf00      	nop
 8011fc8:	20000028 	.word	0x20000028

08011fcc <strtoul>:
 8011fcc:	4613      	mov	r3, r2
 8011fce:	460a      	mov	r2, r1
 8011fd0:	4601      	mov	r1, r0
 8011fd2:	4802      	ldr	r0, [pc, #8]	@ (8011fdc <strtoul+0x10>)
 8011fd4:	6800      	ldr	r0, [r0, #0]
 8011fd6:	f7ff bf7f 	b.w	8011ed8 <_strtoul_l.isra.0>
 8011fda:	bf00      	nop
 8011fdc:	20000028 	.word	0x20000028

08011fe0 <_wctomb_r>:
 8011fe0:	b410      	push	{r4}
 8011fe2:	4c03      	ldr	r4, [pc, #12]	@ (8011ff0 <_wctomb_r+0x10>)
 8011fe4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	@ 0xe0
 8011fe8:	46a4      	mov	ip, r4
 8011fea:	bc10      	pop	{r4}
 8011fec:	4760      	bx	ip
 8011fee:	bf00      	nop
 8011ff0:	20000078 	.word	0x20000078

08011ff4 <__ascii_wctomb>:
 8011ff4:	4603      	mov	r3, r0
 8011ff6:	4608      	mov	r0, r1
 8011ff8:	b141      	cbz	r1, 801200c <__ascii_wctomb+0x18>
 8011ffa:	2aff      	cmp	r2, #255	@ 0xff
 8011ffc:	d904      	bls.n	8012008 <__ascii_wctomb+0x14>
 8011ffe:	228a      	movs	r2, #138	@ 0x8a
 8012000:	f04f 30ff 	mov.w	r0, #4294967295
 8012004:	601a      	str	r2, [r3, #0]
 8012006:	4770      	bx	lr
 8012008:	2001      	movs	r0, #1
 801200a:	700a      	strb	r2, [r1, #0]
 801200c:	4770      	bx	lr

0801200e <_fiprintf_r>:
 801200e:	b40c      	push	{r2, r3}
 8012010:	b507      	push	{r0, r1, r2, lr}
 8012012:	ab04      	add	r3, sp, #16
 8012014:	f853 2b04 	ldr.w	r2, [r3], #4
 8012018:	9301      	str	r3, [sp, #4]
 801201a:	f7ff f885 	bl	8011128 <_vfiprintf_r>
 801201e:	b003      	add	sp, #12
 8012020:	f85d eb04 	ldr.w	lr, [sp], #4
 8012024:	b002      	add	sp, #8
 8012026:	4770      	bx	lr

08012028 <fiprintf>:
 8012028:	b40e      	push	{r1, r2, r3}
 801202a:	b503      	push	{r0, r1, lr}
 801202c:	4601      	mov	r1, r0
 801202e:	ab03      	add	r3, sp, #12
 8012030:	4805      	ldr	r0, [pc, #20]	@ (8012048 <fiprintf+0x20>)
 8012032:	f853 2b04 	ldr.w	r2, [r3], #4
 8012036:	6800      	ldr	r0, [r0, #0]
 8012038:	9301      	str	r3, [sp, #4]
 801203a:	f7ff f875 	bl	8011128 <_vfiprintf_r>
 801203e:	b002      	add	sp, #8
 8012040:	f85d eb04 	ldr.w	lr, [sp], #4
 8012044:	b003      	add	sp, #12
 8012046:	4770      	bx	lr
 8012048:	20000028 	.word	0x20000028

0801204c <abort>:
 801204c:	2006      	movs	r0, #6
 801204e:	b508      	push	{r3, lr}
 8012050:	f000 f884 	bl	801215c <raise>
 8012054:	2001      	movs	r0, #1
 8012056:	f7f0 fd22 	bl	8002a9e <_exit>

0801205a <_malloc_usable_size_r>:
 801205a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801205e:	1f18      	subs	r0, r3, #4
 8012060:	2b00      	cmp	r3, #0
 8012062:	bfbc      	itt	lt
 8012064:	580b      	ldrlt	r3, [r1, r0]
 8012066:	18c0      	addlt	r0, r0, r3
 8012068:	4770      	bx	lr

0801206a <_init_signal_r>:
 801206a:	b538      	push	{r3, r4, r5, lr}
 801206c:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 801206e:	4604      	mov	r4, r0
 8012070:	b955      	cbnz	r5, 8012088 <_init_signal_r+0x1e>
 8012072:	2180      	movs	r1, #128	@ 0x80
 8012074:	f7fd ff3a 	bl	800feec <_malloc_r>
 8012078:	63e0      	str	r0, [r4, #60]	@ 0x3c
 801207a:	b138      	cbz	r0, 801208c <_init_signal_r+0x22>
 801207c:	1f03      	subs	r3, r0, #4
 801207e:	307c      	adds	r0, #124	@ 0x7c
 8012080:	f843 5f04 	str.w	r5, [r3, #4]!
 8012084:	4283      	cmp	r3, r0
 8012086:	d1fb      	bne.n	8012080 <_init_signal_r+0x16>
 8012088:	2000      	movs	r0, #0
 801208a:	bd38      	pop	{r3, r4, r5, pc}
 801208c:	f04f 30ff 	mov.w	r0, #4294967295
 8012090:	e7fb      	b.n	801208a <_init_signal_r+0x20>

08012092 <_signal_r>:
 8012092:	291f      	cmp	r1, #31
 8012094:	b570      	push	{r4, r5, r6, lr}
 8012096:	4604      	mov	r4, r0
 8012098:	460d      	mov	r5, r1
 801209a:	4616      	mov	r6, r2
 801209c:	d904      	bls.n	80120a8 <_signal_r+0x16>
 801209e:	2316      	movs	r3, #22
 80120a0:	6003      	str	r3, [r0, #0]
 80120a2:	f04f 30ff 	mov.w	r0, #4294967295
 80120a6:	e006      	b.n	80120b6 <_signal_r+0x24>
 80120a8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80120aa:	b12b      	cbz	r3, 80120b8 <_signal_r+0x26>
 80120ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80120ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80120b2:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
 80120b6:	bd70      	pop	{r4, r5, r6, pc}
 80120b8:	f7ff ffd7 	bl	801206a <_init_signal_r>
 80120bc:	2800      	cmp	r0, #0
 80120be:	d0f5      	beq.n	80120ac <_signal_r+0x1a>
 80120c0:	e7ef      	b.n	80120a2 <_signal_r+0x10>

080120c2 <_raise_r>:
 80120c2:	291f      	cmp	r1, #31
 80120c4:	b538      	push	{r3, r4, r5, lr}
 80120c6:	4605      	mov	r5, r0
 80120c8:	460c      	mov	r4, r1
 80120ca:	d904      	bls.n	80120d6 <_raise_r+0x14>
 80120cc:	2316      	movs	r3, #22
 80120ce:	6003      	str	r3, [r0, #0]
 80120d0:	f04f 30ff 	mov.w	r0, #4294967295
 80120d4:	bd38      	pop	{r3, r4, r5, pc}
 80120d6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80120d8:	b112      	cbz	r2, 80120e0 <_raise_r+0x1e>
 80120da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80120de:	b94b      	cbnz	r3, 80120f4 <_raise_r+0x32>
 80120e0:	4628      	mov	r0, r5
 80120e2:	f000 f86b 	bl	80121bc <_getpid_r>
 80120e6:	4622      	mov	r2, r4
 80120e8:	4601      	mov	r1, r0
 80120ea:	4628      	mov	r0, r5
 80120ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80120f0:	f000 b852 	b.w	8012198 <_kill_r>
 80120f4:	2b01      	cmp	r3, #1
 80120f6:	d00a      	beq.n	801210e <_raise_r+0x4c>
 80120f8:	1c59      	adds	r1, r3, #1
 80120fa:	d103      	bne.n	8012104 <_raise_r+0x42>
 80120fc:	2316      	movs	r3, #22
 80120fe:	6003      	str	r3, [r0, #0]
 8012100:	2001      	movs	r0, #1
 8012102:	e7e7      	b.n	80120d4 <_raise_r+0x12>
 8012104:	2100      	movs	r1, #0
 8012106:	4620      	mov	r0, r4
 8012108:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801210c:	4798      	blx	r3
 801210e:	2000      	movs	r0, #0
 8012110:	e7e0      	b.n	80120d4 <_raise_r+0x12>

08012112 <__sigtramp_r>:
 8012112:	291f      	cmp	r1, #31
 8012114:	b538      	push	{r3, r4, r5, lr}
 8012116:	4604      	mov	r4, r0
 8012118:	460d      	mov	r5, r1
 801211a:	d902      	bls.n	8012122 <__sigtramp_r+0x10>
 801211c:	f04f 30ff 	mov.w	r0, #4294967295
 8012120:	bd38      	pop	{r3, r4, r5, pc}
 8012122:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8012124:	b12b      	cbz	r3, 8012132 <__sigtramp_r+0x20>
 8012126:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8012128:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 801212c:	b933      	cbnz	r3, 801213c <__sigtramp_r+0x2a>
 801212e:	2001      	movs	r0, #1
 8012130:	e7f6      	b.n	8012120 <__sigtramp_r+0xe>
 8012132:	f7ff ff9a 	bl	801206a <_init_signal_r>
 8012136:	2800      	cmp	r0, #0
 8012138:	d0f5      	beq.n	8012126 <__sigtramp_r+0x14>
 801213a:	e7ef      	b.n	801211c <__sigtramp_r+0xa>
 801213c:	1c59      	adds	r1, r3, #1
 801213e:	d008      	beq.n	8012152 <__sigtramp_r+0x40>
 8012140:	2b01      	cmp	r3, #1
 8012142:	d008      	beq.n	8012156 <__sigtramp_r+0x44>
 8012144:	2400      	movs	r4, #0
 8012146:	4628      	mov	r0, r5
 8012148:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801214c:	4798      	blx	r3
 801214e:	4620      	mov	r0, r4
 8012150:	e7e6      	b.n	8012120 <__sigtramp_r+0xe>
 8012152:	2002      	movs	r0, #2
 8012154:	e7e4      	b.n	8012120 <__sigtramp_r+0xe>
 8012156:	2003      	movs	r0, #3
 8012158:	e7e2      	b.n	8012120 <__sigtramp_r+0xe>
	...

0801215c <raise>:
 801215c:	4b02      	ldr	r3, [pc, #8]	@ (8012168 <raise+0xc>)
 801215e:	4601      	mov	r1, r0
 8012160:	6818      	ldr	r0, [r3, #0]
 8012162:	f7ff bfae 	b.w	80120c2 <_raise_r>
 8012166:	bf00      	nop
 8012168:	20000028 	.word	0x20000028

0801216c <signal>:
 801216c:	4b02      	ldr	r3, [pc, #8]	@ (8012178 <signal+0xc>)
 801216e:	460a      	mov	r2, r1
 8012170:	4601      	mov	r1, r0
 8012172:	6818      	ldr	r0, [r3, #0]
 8012174:	f7ff bf8d 	b.w	8012092 <_signal_r>
 8012178:	20000028 	.word	0x20000028

0801217c <_init_signal>:
 801217c:	4b01      	ldr	r3, [pc, #4]	@ (8012184 <_init_signal+0x8>)
 801217e:	6818      	ldr	r0, [r3, #0]
 8012180:	f7ff bf73 	b.w	801206a <_init_signal_r>
 8012184:	20000028 	.word	0x20000028

08012188 <__sigtramp>:
 8012188:	4b02      	ldr	r3, [pc, #8]	@ (8012194 <__sigtramp+0xc>)
 801218a:	4601      	mov	r1, r0
 801218c:	6818      	ldr	r0, [r3, #0]
 801218e:	f7ff bfc0 	b.w	8012112 <__sigtramp_r>
 8012192:	bf00      	nop
 8012194:	20000028 	.word	0x20000028

08012198 <_kill_r>:
 8012198:	b538      	push	{r3, r4, r5, lr}
 801219a:	2300      	movs	r3, #0
 801219c:	4d06      	ldr	r5, [pc, #24]	@ (80121b8 <_kill_r+0x20>)
 801219e:	4604      	mov	r4, r0
 80121a0:	4608      	mov	r0, r1
 80121a2:	4611      	mov	r1, r2
 80121a4:	602b      	str	r3, [r5, #0]
 80121a6:	f7f0 fc72 	bl	8002a8e <_kill>
 80121aa:	1c43      	adds	r3, r0, #1
 80121ac:	d102      	bne.n	80121b4 <_kill_r+0x1c>
 80121ae:	682b      	ldr	r3, [r5, #0]
 80121b0:	b103      	cbz	r3, 80121b4 <_kill_r+0x1c>
 80121b2:	6023      	str	r3, [r4, #0]
 80121b4:	bd38      	pop	{r3, r4, r5, pc}
 80121b6:	bf00      	nop
 80121b8:	2000082c 	.word	0x2000082c

080121bc <_getpid_r>:
 80121bc:	f7f0 bc65 	b.w	8002a8a <_getpid>

080121c0 <__EH_FRAME_BEGIN__>:
 80121c0:	0010 0000 0000 0000 7a01 0052 7c02 010e     .........zR..|..
 80121d0:	0c1b 000d 0010 0000 0018 0000 e0f0 fffe     ................
 80121e0:	0010 0000 0000 0000                         ........

080121e8 <__FRAME_END__>:
 80121e8:	0000 0000                                   ....

080121ec <_init>:
 80121ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121ee:	bf00      	nop
 80121f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80121f2:	bc08      	pop	{r3}
 80121f4:	469e      	mov	lr, r3
 80121f6:	4770      	bx	lr

080121f8 <_fini>:
 80121f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121fa:	bf00      	nop
 80121fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80121fe:	bc08      	pop	{r3}
 8012200:	469e      	mov	lr, r3
 8012202:	4770      	bx	lr
