Quartus II Archive log --	D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.qarlog

Archive:	D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.qar
Date:		Tue Feb 03 12:41:16 2009
Quartus II		6.1 Build 201 11/27/2006 SJ Full Version

	=========== Files Selected: ===========
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/DDL_SOFT_RESET_MODULE.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/DDL_SOFT_RESET_MODULE.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/Generatore_Clock.bdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/Generatore_Clock.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/Generatore_Clock_Temp.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/L0_DELAY.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/L0_DELAY.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/L0_TO_COLUMN_GEN.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/L0_TO_COLUMN_GEN.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/LED_COUNTER.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/LED_COUNTER.vhd
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/LO_DELAY.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/PLL0.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/PLL0.ppf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/PLL0.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/PLL1.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/PLL1.ppf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/PLL1.vhd
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/TTCRX_RESETn_COUNTER.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/TTCRX_RESETn_COUNTER.vhd
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/TTCRX_SOFT_RESET_MODULE.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/TTCRX_SOFT_RESET_MODULE.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/TTCRX_SOFT_RESET_MODULE_1.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/TTCRX_SOFT_RESET_MODULE_1.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/TTC_COMMUNICATION.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/TTC_COMMUNICATION.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/alt_remote.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/alt_remote.inc
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/alt_remote.vhd
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/assignment_defaults.qdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/a_dpfifo_in01.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/a_dpfifo_rn01.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_00j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_0qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_0vi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_10j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_1qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_1si2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_1vi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_20j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_2613.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_2qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_30j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_3qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_3vi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_40j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_4913.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_4qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_4vi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_50j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_52j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_5913.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_5h03.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_5qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_5vi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_60j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_6qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_6vi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_70j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_72j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_7413.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_7qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_7vi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_80j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_8913.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_8nb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_8ne1.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_8qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_8vi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_90j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_92j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_9nb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_9qi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_9vi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_a0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_anb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_aqi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_avi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_b0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_b413.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_bnb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_bqi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_bvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_c0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_c313.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_ckb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_clc1.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_cnb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_cqi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_cvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_d0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_d2j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_d413.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_dnb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_dqi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_dvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_e0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_e913.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_ekb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_enb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_eqi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_evi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_f0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_f2j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_fnb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_fpi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_fvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_g0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_gnb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_gvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_h0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_ha13.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_hnb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_hpi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_hvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_i0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_i913.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_inb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_ivi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_j0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_jnb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_jpi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_jvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_k0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_k3e1.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_kkb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_knb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_kpi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_kvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_l0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_lvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_m0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_mpi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_mvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_n0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_na13.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_nvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_o0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_ob13.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_okb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_opi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_opl1.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_ovi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_p0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_p313.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_ppi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_pui2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_pvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_q0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_qb13.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_qpi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_qvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_r0j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_r1j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_r313.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_rpi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_rsb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_rui2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_rvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_s513.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_sg03.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_spi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_svi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_t313.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_t3e1.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_thq1.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_tpi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_tsb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_tui2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_tvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_u513.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_upi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_uvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_v1j2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_v313.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_vpi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_vri2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_vsb2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_vui2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/altsyncram_vvi2.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cmpr_40i.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cmpr_50i.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cmpr_60i.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cmpr_70i.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_04i.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_0oh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_0ph.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_1oh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_1ph.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_2oh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_2ph.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_3hi.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_4oh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_4ri.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_5ij.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_5oh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_5ri.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_6ij.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_6oh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_6ri.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_7ij.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_7oh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_7ri.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_8ij.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_8m7.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_8oh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_8pk.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_9hi.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_9oh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_aoh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_aqi.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_bhi.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_boh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_c8j.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_coh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_d5i.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_dnk.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_doh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_eoh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_foh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_gmh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_goh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_hoh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_im8.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_ioh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_jnk.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_joh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_kkb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_koh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_lnk.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_loh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_moh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_noh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_ooh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_opi.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_poh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_qn8.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_qoh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_roh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_slb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_soh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_tnh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_toh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_uii.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_unh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_uoh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_vnh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/cntr_voh.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/ddl_ctrlr.cbx.xml
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/ddl_ctrlr.sim.cvwf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/decode_3pa.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/decode_6pa.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/decode_bpa.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/decode_cpi.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/decode_tqe.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_0lb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_3lb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_4lb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_5lb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_6lb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_7lb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_8lb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_9lb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_alb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_blb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_clb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_dlb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_elb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_flb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_glb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_hlb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_ilb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_jlb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_klb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_llb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_mlb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_umb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/mux_vmb.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/rcb_ctrlr.qpf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/scfifo_fh01.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/scfifo_kh01.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/db/scfifo_oh01.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.acf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.asm.rpt
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.auto_signaltap_0.map.eqn
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.bdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.cdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.done
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.dpf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.fit.eqn
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.fit.rpt
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.fit.smsg
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.fit.summary
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.fld
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.flow.rpt
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.jdi
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.map
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.map.eqn
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.map.rpt
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.map.summary
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.merge.rpt
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.pin
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.ppl
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.qarlog
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.qsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.qws
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.sim.rpt
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.sld_hub_inst.map.eqn
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.tan.rpt
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.tan.summary
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.ttf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr.vwf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr_assignment_defaults.qdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr_data_transfer.qarlog
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr_epc.svf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr_loc.map
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_ctrlr_tmp_archive.qarlog
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_data_transfer_header.qarlog
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_fifo.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_fifo.inc
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddl_fifo.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddlctrlr.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/ddlctrlr.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/header.bsf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/header.tdf
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/pin.tcl
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/rcb3-28may.qarlog
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/rcb_ctrlr.qarlog
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/rcb_ctrlr.qws
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/rcb_ctrlr_tmp_archive.qarlog
D:/LAVORO/GINEVRA/Alice FPGA/PAOLO_24_11_2009/RCB_P2_21/undo_redo.txt
	======= Total: 331 files to archive =======

