[ START MERGED ]
n12208 warning_time_7__N_144
n14003 u_DS18B20Z/one_wire_N_632
u_uart_recv/n12211 rx_flag
u_uart_recv/n22003 u_uart_recv/uart_data_7__N_1456
u_uart_send/n38723 u_uart_send/uart_tx_busy
oled1/rst_n_in_N_1482 sys_rst_n_c
oled1/n37729 oled1/state_0
[ END MERGED ]
[ START CLIPPED ]
GND_net
VCC_net
key_3/cnt_3012_add_4_1/S0
key_3/cnt_3012_add_4_1/CI
key_3/cnt_3012_add_4_19/S1
key_3/cnt_3012_add_4_19/CO
oled1/divide_1Hz/cnt_p_3022_add_4_33/S1
oled1/divide_1Hz/cnt_p_3022_add_4_33/CO
oled1/divide_1Hz/add_24019_2/S1
oled1/divide_1Hz/add_24019_2/S0
oled1/divide_1Hz/add_24019_2/CI
oled1/divide_1Hz/add_24019_4/S1
oled1/divide_1Hz/add_24019_4/S0
oled1/divide_1Hz/add_24019_6/S1
oled1/divide_1Hz/add_24019_6/S0
oled1/divide_1Hz/add_24019_8/S1
oled1/divide_1Hz/add_24019_8/S0
oled1/divide_1Hz/add_24019_10/S1
oled1/divide_1Hz/add_24019_10/S0
oled1/divide_1Hz/add_24019_12/S1
oled1/divide_1Hz/add_24019_12/S0
oled1/divide_1Hz/add_24019_14/S1
oled1/divide_1Hz/add_24019_14/S0
oled1/divide_1Hz/add_24019_16/S1
oled1/divide_1Hz/add_24019_16/S0
oled1/divide_1Hz/add_24019_18/S1
oled1/divide_1Hz/add_24019_18/S0
oled1/divide_1Hz/add_24019_20/S1
oled1/divide_1Hz/add_24019_20/S0
oled1/divide_1Hz/add_24019_22/S1
oled1/divide_1Hz/add_24019_22/S0
oled1/divide_1Hz/add_24019_24/S1
oled1/divide_1Hz/add_24019_24/S0
oled1/divide_1Hz/add_24019_cout/S1
oled1/divide_1Hz/add_24019_cout/CO
oled1/divide_1Hz/cnt_p_3022_add_4_1/S0
oled1/divide_1Hz/cnt_p_3022_add_4_1/CI
oled1/num_3023_add_4_1/S0
oled1/num_3023_add_4_1/CI
oled1/num_3023_add_4_9/S1
oled1/num_3023_add_4_9/CO
oled1/add_57_1/S0
oled1/add_57_1/CI
oled1/add_57_17/S1
oled1/add_57_17/CO
oled1/add_131_1/S0
oled1/add_131_1/CI
oled1/sub_2302_add_2_1/S1
oled1/sub_2302_add_2_1/S0
oled1/sub_2302_add_2_1/CI
oled1/sub_2302_add_2_3/S1
oled1/sub_2302_add_2_3/S0
oled1/sub_2302_add_2_5/S1
oled1/sub_2302_add_2_5/S0
oled1/sub_2302_add_2_7/S1
oled1/sub_2302_add_2_7/S0
oled1/sub_2302_add_2_9/S1
oled1/sub_2302_add_2_9/S0
oled1/sub_2302_add_2_11/S1
oled1/sub_2302_add_2_11/S0
oled1/add_131_17/S1
oled1/add_131_17/CO
oled1/sub_2302_add_2_13/S1
oled1/sub_2302_add_2_13/S0
oled1/sub_2302_add_2_15/S1
oled1/sub_2302_add_2_15/S0
oled1/sub_2302_add_2_17/S0
oled1/sub_2302_add_2_17/CO
m_beep/time_cnt_3018_add_4_1/S0
m_beep/time_cnt_3018_add_4_1/CI
m_beep/time_cnt_3018_add_4_19/S1
m_beep/time_cnt_3018_add_4_19/CO
m_beep/add_1759_1/S0
m_beep/add_1759_1/CI
m_beep/add_1759_19/CO
u_DS18B20Z/add_48_1/S0
u_DS18B20Z/add_48_1/CI
u_DS18B20Z/add_48_21/S1
u_DS18B20Z/add_48_21/CO
u_DS18B20Z/sub_2301_add_2_1/S1
u_DS18B20Z/sub_2301_add_2_1/S0
u_DS18B20Z/sub_2301_add_2_1/CI
u_DS18B20Z/sub_2301_add_2_3/S1
u_DS18B20Z/sub_2301_add_2_3/S0
u_DS18B20Z/sub_2301_add_2_5/S1
u_DS18B20Z/sub_2301_add_2_5/S0
u_DS18B20Z/sub_2301_add_2_7/S1
u_DS18B20Z/sub_2301_add_2_7/S0
u_DS18B20Z/sub_2301_add_2_9/S1
u_DS18B20Z/sub_2301_add_2_9/S0
u_DS18B20Z/sub_2301_add_2_11/S1
u_DS18B20Z/sub_2301_add_2_11/S0
u_DS18B20Z/sub_2301_add_2_13/S1
u_DS18B20Z/sub_2301_add_2_13/S0
u_DS18B20Z/sub_2301_add_2_15/S1
u_DS18B20Z/sub_2301_add_2_15/S0
u_DS18B20Z/sub_2301_add_2_17/S1
u_DS18B20Z/sub_2301_add_2_17/S0
u_DS18B20Z/sub_2301_add_2_19/S1
u_DS18B20Z/sub_2301_add_2_19/S0
u_DS18B20Z/sub_2301_add_2_21/S0
u_DS18B20Z/sub_2301_add_2_21/CO
u_uart_send/clk_cnt_3015_add_4_1/S0
u_uart_send/clk_cnt_3015_add_4_1/CI
u_uart_send/clk_cnt_3015_add_4_17/S1
u_uart_send/clk_cnt_3015_add_4_17/CO
devide_1s/add_24018_2/S1
devide_1s/add_24018_2/S0
devide_1s/add_24018_2/CI
devide_1s/add_24018_4/S1
devide_1s/add_24018_4/S0
devide_1s/add_24018_6/S1
devide_1s/add_24018_6/S0
devide_1s/add_24018_8/S1
devide_1s/add_24018_8/S0
devide_1s/add_24018_10/S1
devide_1s/add_24018_10/S0
devide_1s/add_24018_12/S1
devide_1s/add_24018_12/S0
devide_1s/add_24018_14/S1
devide_1s/add_24018_14/S0
devide_1s/add_24018_16/S1
devide_1s/add_24018_16/S0
devide_1s/add_24018_18/S1
devide_1s/add_24018_18/S0
devide_1s/add_24018_20/S1
devide_1s/add_24018_20/S0
devide_1s/add_24018_22/S1
devide_1s/add_24018_22/S0
devide_1s/add_24018_24/S1
devide_1s/add_24018_24/S0
devide_1s/add_24018_cout/S1
devide_1s/add_24018_cout/CO
devide_1s/cnt_p_3009_add_4_1/S0
devide_1s/cnt_p_3009_add_4_1/CI
devide_1s/cnt_p_3009_add_4_33/S1
devide_1s/cnt_p_3009_add_4_33/CO
equal_3006_11/S1
equal_3006_11/S0
key_1/cnt_3010_add_4_19/S1
key_1/cnt_3010_add_4_19/CO
key_1/cnt_3010_add_4_1/S0
key_1/cnt_3010_add_4_1/CI
equal_3006_13/S1
equal_3006_13/S0
add_1757_1/S1
add_1757_1/S0
add_1757_1/CI
add_1757_9/CO
u_uart_recv/clk_cnt_3017_add_4_1/S0
u_uart_recv/clk_cnt_3017_add_4_1/CI
u_uart_recv/clk_cnt_3017_add_4_17/S1
u_uart_recv/clk_cnt_3017_add_4_17/CO
key_2/cnt_3011_add_4_1/S0
key_2/cnt_3011_add_4_1/CI
key_2/cnt_3011_add_4_19/S1
key_2/cnt_3011_add_4_19/CO
add_1730_1/S1
add_1730_1/S0
add_1730_1/CI
equal_3006_15/S1
equal_3006_15/S0
add_1730_9/CO
equal_3006_16/S0
equal_3006_16/CO
m_music_play/add_114_1/S0
m_music_play/add_114_1/CI
m_music_play/add_114_9/S1
m_music_play/add_114_9/CO
m_music_play/sub_2303_add_2_2/S1
m_music_play/sub_2303_add_2_2/S0
m_music_play/sub_2303_add_2_2/CI
m_music_play/sub_2303_add_2_4/S1
m_music_play/sub_2303_add_2_4/S0
m_music_play/sub_2303_add_2_6/S1
m_music_play/sub_2303_add_2_6/S0
m_music_play/sub_2303_add_2_8/S1
m_music_play/sub_2303_add_2_8/S0
m_music_play/sub_2303_add_2_10/S1
m_music_play/sub_2303_add_2_10/S0
m_music_play/music_cnt_3019_add_4_1/S0
m_music_play/music_cnt_3019_add_4_1/CI
m_music_play/sub_2303_add_2_12/S1
m_music_play/sub_2303_add_2_12/S0
m_music_play/sub_2303_add_2_14/S0
m_music_play/sub_2303_add_2_14/CO
m_music_play/music_cnt_3019_add_4_9/CO
m_music_play/cnt_delay_3020_add_4_1/S0
m_music_play/cnt_delay_3020_add_4_1/CI
m_music_play/cnt_delay_3020_add_4_17/S1
m_music_play/cnt_delay_3020_add_4_17/CO
m_music_play/clk_cnt_3021_add_4_1/S0
m_music_play/clk_cnt_3021_add_4_1/CI
m_music_play/clk_cnt_3021_add_4_17/S1
m_music_play/clk_cnt_3021_add_4_17/CO
add_1739_9/CO
equal_3006_0/S1
equal_3006_0/S0
equal_3006_0/CI
add_118_1/S0
add_118_1/CI
add_118_9/S1
add_118_9/CO
add_132_1/S0
add_132_1/CI
add_1748_9/CO
add_1748_1/S1
add_1748_1/S0
add_1748_1/CI
add_132_9/S1
add_132_9/CO
add_133_1/S0
add_133_1/CI
add_133_9/S1
add_133_9/CO
add_1721_1/S1
add_1721_1/S0
add_1721_1/CI
add_1739_1/S1
add_1739_1/S0
add_1739_1/CI
add_1721_9/CO
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.11.0.396.4 -- WARNING: Map write only section -- Sun Feb 21 21:09:53 2021

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "sw2" SITE "M8" ;
LOCATE COMP "sw1" SITE "M7" ;
LOCATE COMP "sys_rst_n" SITE "N14" ;
LOCATE COMP "sys_clk" SITE "C1" ;
LOCATE COMP "led" SITE "P9" ;
LOCATE COMP "oled_mosi" SITE "F12" ;
LOCATE COMP "oled_sck" SITE "E12" ;
LOCATE COMP "oled_dc" SITE "F13" ;
LOCATE COMP "oled_cs" SITE "F14" ;
LOCATE COMP "oled_res" SITE "G12" ;
LOCATE COMP "uart_txd" SITE "B8" ;
LOCATE COMP "beep" SITE "P8" ;
LOCATE COMP "uart_rxd" SITE "C8" ;
LOCATE COMP "one_wire" SITE "N7" ;
LOCATE COMP "key3" SITE "M14" ;
LOCATE COMP "key2" SITE "M13" ;
LOCATE COMP "key1" SITE "L14" ;
FREQUENCY PORT "sys_clk" 12.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
