# Design

allow module in module?

merge all modules and compile into one verilog file?

`#lang ...` ?
as a library?

allow embedded racket code to generate ast?