/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [32:0] _00_;
  reg [4:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [17:0] celloutsig_0_49z;
  wire [11:0] celloutsig_0_4z;
  reg [7:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [12:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~((celloutsig_0_32z[0] | celloutsig_0_8z) & (celloutsig_0_8z | celloutsig_0_32z[3]));
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 33'h000000000;
    else _00_ <= { celloutsig_0_29z[7:6], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_34z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_29z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_14z;
  assign celloutsig_0_10z = { celloutsig_0_2z[9:3], celloutsig_0_4z } / { 1'h1, celloutsig_0_4z[7:3], celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_19z[12:9] / { 1'h1, _01_[2:0] };
  assign celloutsig_0_25z = in_data[80:63] / { 1'h1, in_data[36:22], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_5z = celloutsig_1_3z[9:4] == { in_data[121:118], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[177:169] == celloutsig_1_3z[14:6];
  assign celloutsig_0_8z = { in_data[68:66], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } == { in_data[40:30], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[72:71], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } && celloutsig_0_2z[7:2];
  assign celloutsig_1_4z = { in_data[159:154], celloutsig_1_1z, celloutsig_1_1z } && { in_data[176:170], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z } && { in_data[37:35], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_0z[1:0], celloutsig_0_5z } && { celloutsig_0_4z[1:0], celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_12z[4:1], celloutsig_0_12z, celloutsig_0_0z, _01_, _01_, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_1z } && { celloutsig_0_10z[18:3], _01_, celloutsig_0_5z, _01_, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_3z = { celloutsig_0_2z[12:3], celloutsig_0_1z } && celloutsig_0_2z[11:1];
  assign celloutsig_1_1z = { in_data[116:114], celloutsig_1_0z } || { in_data[140:139], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_8z[9:1] || celloutsig_1_6z[12:4];
  assign celloutsig_0_1z = in_data[53:50] || in_data[32:29];
  assign celloutsig_0_17z = celloutsig_0_10z[12:3] || { celloutsig_0_13z[2:0], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_49z = - _00_[22:5];
  assign celloutsig_1_6z = - { in_data[170:159], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = - { celloutsig_0_10z[9], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_18z = - { celloutsig_0_14z[4], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_19z = - celloutsig_0_10z[14:1];
  assign celloutsig_0_2z = - { in_data[11:10], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_27z = - { celloutsig_0_25z[6:4], celloutsig_0_3z };
  assign celloutsig_1_8z = ~ { in_data[167:160], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_20z = ~ { celloutsig_0_18z[15:5], celloutsig_0_16z, celloutsig_0_14z, _01_ };
  assign celloutsig_0_32z = ~ { celloutsig_0_2z[12:7], celloutsig_0_27z };
  assign celloutsig_1_0z = | in_data[166:153];
  assign celloutsig_0_9z = | { in_data[15:13], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_19z = ^ { celloutsig_1_3z[14:13], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_4z = celloutsig_0_2z[12:1] >> in_data[41:30];
  assign celloutsig_1_9z = celloutsig_1_6z[13:7] >> { celloutsig_1_3z[15:10], celloutsig_1_5z };
  assign celloutsig_0_11z = celloutsig_0_10z[6:4] >> { celloutsig_0_0z[5:4], celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_9z } >> { celloutsig_0_4z[6:4], celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_20z[7:2], celloutsig_0_16z, celloutsig_0_6z } >> celloutsig_0_0z;
  assign celloutsig_0_0z = in_data[63:56] - in_data[72:65];
  assign celloutsig_1_3z = in_data[137:120] - { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_2z[7:5], celloutsig_0_7z, celloutsig_0_7z } - in_data[7:3];
  always_latch
    if (clkin_data[32]) celloutsig_0_50z = 8'h00;
    else if (clkin_data[96]) celloutsig_0_50z = { celloutsig_0_18z[4:3], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 13'h0000;
    else if (!clkin_data[128]) celloutsig_1_2z = { in_data[128:119], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[49:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
