module Register(Out,In,clk);
// I/O ports
output reg [3:0] Out;
input clk;
input [3:0]In;
always @( posedge clk)
begin
Out <= In;
end
endmodule
