Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 00:05:55 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_submodules/qmult/post_route_timing.rpt
| Design       : qmult
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
i_multiplicand[15]             o_result[0]                    inf           
i_multiplicand[15]             o_result[10]                   inf           
i_multiplicand[15]             o_result[11]                   inf           
i_multiplicand[15]             o_result[12]                   inf           
i_multiplicand[15]             o_result[13]                   inf           
i_multiplicand[15]             o_result[14]                   inf           
i_multiplicand[15]             o_result[15]                   inf           
i_multiplicand[15]             o_result[16]                   inf           
i_multiplicand[15]             o_result[17]                   inf           
i_multiplicand[15]             o_result[18]                   inf           
i_multiplicand[15]             o_result[19]                   inf           
i_multiplicand[15]             o_result[1]                    inf           
i_multiplicand[15]             o_result[20]                   inf           
i_multiplicand[15]             o_result[21]                   inf           
i_multiplicand[15]             o_result[22]                   inf           
i_multiplicand[15]             o_result[23]                   inf           
i_multiplicand[15]             o_result[24]                   inf           
i_multiplicand[15]             o_result[25]                   inf           
i_multiplicand[15]             o_result[26]                   inf           
i_multiplicand[15]             o_result[27]                   inf           
i_multiplicand[15]             o_result[28]                   inf           
i_multiplicand[15]             o_result[29]                   inf           
i_multiplicand[15]             o_result[2]                    inf           
i_multiplicand[15]             o_result[30]                   inf           
i_multiplicand[15]             o_result[31]                   inf           
i_multiplicand[15]             o_result[3]                    inf           
i_multiplicand[15]             o_result[4]                    inf           
i_multiplicand[15]             o_result[5]                    inf           
i_multiplicand[15]             o_result[6]                    inf           
i_multiplicand[15]             o_result[7]                    inf           
i_multiplicand[15]             o_result[8]                    inf           
i_multiplicand[15]             o_result[9]                    inf           



