// Seed: 3379351349
module module_0 (
    input tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    output wand id_3,
    input wand id_4,
    output tri0 id_5,
    output tri0 id_6
);
  assign id_3 = id_0;
  wire id_8, id_9;
endmodule
module module_1 #(
    parameter id_13 = 32'd4
) (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    output wand id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wand id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri id_10,
    output tri0 id_11,
    inout wor id_12,
    input wor _id_13,
    output tri id_14,
    output tri id_15,
    output uwire id_16,
    input tri1 id_17,
    input tri0 id_18,
    input tri0 id_19,
    input wand id_20,
    input wand id_21,
    input supply0 id_22,
    output wor id_23,
    output wor id_24,
    input tri0 id_25,
    input supply0 id_26,
    input tri id_27
);
  wire id_29;
  ;
  logic id_30;
  ;
  logic [1 : id_13] id_31;
  and primCall (
      id_1,
      id_7,
      id_22,
      id_5,
      id_25,
      id_21,
      id_8,
      id_31,
      id_10,
      id_20,
      id_19,
      id_18,
      id_27,
      id_12,
      id_30
  );
  module_0 modCall_1 (
      id_6,
      id_16,
      id_23,
      id_23,
      id_22,
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
