static inline unsigned long T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nreturn ( unsigned long ) V_2 -> V_3 - 1 + 4 ;\r\n}\r\nstatic void T_1\r\nF_2 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_8 = F_1 ( V_2 ) ;\r\nint V_9 = ( V_6 >> 16 ) & 0xf ;\r\nint V_10 = V_6 & 0xf ;\r\nunsigned long V_11 = ( V_9 == 15 ) ? V_8 : V_5 -> V_12 [ V_9 ] ;\r\nunsigned long V_13 = V_5 -> V_12 [ V_10 ] ;\r\nunsigned int V_14 ;\r\nif ( V_6 & 0x10 )\r\nV_14 = ( ( V_15 * ) V_11 ) [ V_13 ] ;\r\nelse\r\nV_14 = ( ( V_16 * ) V_11 ) [ V_13 ] ;\r\nV_5 -> V_17 = V_8 + 2 * V_14 ;\r\n}\r\nstatic void T_1\r\nF_3 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nint V_18 = ( V_6 >> 8 ) & 0xf ;\r\nunsigned long V_19 = 0xf8ff03df ;\r\nV_5 -> V_12 [ V_18 ] = V_5 -> V_20 & V_19 ;\r\n}\r\nstatic void T_1\r\nF_4 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_8 = F_1 ( V_2 ) ;\r\nlong V_21 = V_6 & 0x7ff ;\r\nV_21 += ( V_6 & 0x003f0000 ) >> 5 ;\r\nV_21 += ( V_6 & 0x00002000 ) << 4 ;\r\nV_21 += ( V_6 & 0x00000800 ) << 7 ;\r\nV_21 -= ( V_6 & 0x04000000 ) >> 7 ;\r\nV_5 -> V_17 = V_8 + ( V_21 * 2 ) ;\r\n}\r\nstatic enum V_22 T_1\r\nF_5 ( T_2 V_6 , struct V_23 * V_24 )\r\n{\r\nint V_25 = ( V_6 >> 22 ) & 0xf ;\r\nV_24 -> V_26 = V_27 [ V_25 ] ;\r\nV_24 -> V_28 = F_4 ;\r\nreturn V_29 ;\r\n}\r\nstatic void T_1\r\nF_6 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_8 = F_1 ( V_2 ) ;\r\nlong V_21 = V_6 & 0x7ff ;\r\nV_21 += ( V_6 & 0x03ff0000 ) >> 5 ;\r\nV_21 += ( V_6 & 0x00002000 ) << 9 ;\r\nV_21 += ( V_6 & 0x00000800 ) << 10 ;\r\nif ( V_6 & 0x04000000 )\r\nV_21 -= 0x00800000 ;\r\nelse\r\nV_21 ^= 0x00600000 ;\r\nif ( V_6 & ( 1 << 14 ) ) {\r\nV_5 -> V_30 = ( unsigned long ) V_2 -> V_3 + 4 ;\r\nif ( ! ( V_6 & ( 1 << 12 ) ) ) {\r\nV_5 -> V_20 &= ~ V_31 ;\r\nV_8 &= ~ 3 ;\r\n}\r\n}\r\nV_5 -> V_17 = V_8 + ( V_21 * 2 ) ;\r\n}\r\nstatic void T_1\r\nF_7 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_3 = F_1 ( V_2 ) & ~ 3 ;\r\nint V_32 = ( V_6 >> 12 ) & 0xf ;\r\nunsigned long V_33 ;\r\nlong V_21 = V_6 & 0xfff ;\r\nif ( V_6 & 0x00800000 )\r\nV_3 += V_21 ;\r\nelse\r\nV_3 -= V_21 ;\r\nif ( V_6 & 0x00400000 ) {\r\nV_33 = * ( unsigned long * ) V_3 ;\r\nif ( V_32 == 15 ) {\r\nF_8 ( V_33 , V_5 ) ;\r\nreturn;\r\n}\r\n} else if ( V_6 & 0x00200000 ) {\r\nif ( V_6 & 0x01000000 )\r\nV_33 = * ( V_34 * ) V_3 ;\r\nelse\r\nV_33 = * ( V_15 * ) V_3 ;\r\n} else {\r\nif ( V_6 & 0x01000000 )\r\nV_33 = * ( V_35 * ) V_3 ;\r\nelse\r\nV_33 = * ( V_16 * ) V_3 ;\r\n}\r\nV_5 -> V_12 [ V_32 ] = V_33 ;\r\n}\r\nstatic enum V_22 T_1\r\nF_9 ( T_2 V_6 , struct V_23 * V_24 )\r\n{\r\nenum V_22 V_36 = F_10 ( V_6 , V_24 ) ;\r\nV_6 = V_24 -> V_6 [ 0 ] ;\r\n( ( V_15 * ) V_24 -> V_6 ) [ 0 ] = V_6 >> 16 ;\r\n( ( V_15 * ) V_24 -> V_6 ) [ 1 ] = V_6 & 0xffff ;\r\nreturn V_36 ;\r\n}\r\nstatic void T_1\r\nF_11 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_8 = F_1 ( V_2 ) & ~ 3 ;\r\nint V_37 = ( V_6 >> 12 ) & 0xf ;\r\nint V_38 = ( V_6 >> 8 ) & 0xf ;\r\nint V_9 = ( V_6 >> 16 ) & 0xf ;\r\nregister unsigned long T_3 V_39 ( L_1 ) = V_5 -> V_12 [ V_37 ] ;\r\nregister unsigned long T_4 V_39 ( L_2 ) = V_5 -> V_12 [ V_38 ] ;\r\nregister unsigned long V_11 V_39 ( L_3 ) = ( V_9 == 15 ) ? V_8\r\n: V_5 -> V_12 [ V_9 ] ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rt1v), "=r" (rt2v), "=r" (rnv)\r\n: "0" (rt1v), "1" (rt2v), "2" (rnv), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( V_9 != 15 )\r\nV_5 -> V_12 [ V_9 ] = V_11 ;\r\nV_5 -> V_12 [ V_37 ] = T_3 ;\r\nV_5 -> V_12 [ V_38 ] = T_4 ;\r\n}\r\nstatic void T_1\r\nF_12 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nint V_32 = ( V_6 >> 12 ) & 0xf ;\r\nint V_9 = ( V_6 >> 16 ) & 0xf ;\r\nint V_10 = V_6 & 0xf ;\r\nregister unsigned long V_33 V_39 ( L_1 ) = V_5 -> V_12 [ V_32 ] ;\r\nregister unsigned long V_11 V_39 ( L_3 ) = V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long V_13 V_39 ( L_4 ) = V_5 -> V_12 [ V_10 ] ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rtv), "=r" (rnv)\r\n: "0" (rtv), "1" (rnv), "r" (rmv), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_9 ] = V_11 ;\r\nif ( V_32 == 15 )\r\nF_8 ( V_33 , V_5 ) ;\r\nelse\r\nV_5 -> V_12 [ V_32 ] = V_33 ;\r\n}\r\nstatic void T_1\r\nF_13 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nint V_18 = ( V_6 >> 8 ) & 0xf ;\r\nint V_9 = ( V_6 >> 16 ) & 0xf ;\r\nint V_10 = V_6 & 0xf ;\r\nregister unsigned long T_5 V_39 ( L_2 ) = V_5 -> V_12 [ V_18 ] ;\r\nregister unsigned long V_11 V_39 ( L_3 ) = V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long V_13 V_39 ( L_4 ) = V_5 -> V_12 [ V_10 ] ;\r\nunsigned long V_40 = V_5 -> V_20 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\n"blx %[fn] \n\t"\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdv), [cpsr] "=r" (cpsr)\r\n: "0" (rdv), "r" (rnv), "r" (rmv),\r\n"1" (cpsr), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_18 ] = T_5 ;\r\nV_5 -> V_20 = ( V_5 -> V_20 & ~ V_41 ) | ( V_40 & V_41 ) ;\r\n}\r\nstatic void T_1\r\nF_14 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_8 = F_1 ( V_2 ) ;\r\nint V_18 = ( V_6 >> 8 ) & 0xf ;\r\nregister unsigned long T_5 V_39 ( L_2 ) = V_5 -> V_12 [ V_18 ] ;\r\nregister unsigned long V_11 V_39 ( L_3 ) = V_8 & ~ 3 ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rdv)\r\n: "0" (rdv), "r" (rnv), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_18 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_15 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nint V_18 = ( V_6 >> 8 ) & 0xf ;\r\nint V_9 = ( V_6 >> 16 ) & 0xf ;\r\nregister unsigned long T_5 V_39 ( L_2 ) = V_5 -> V_12 [ V_18 ] ;\r\nregister unsigned long V_11 V_39 ( L_3 ) = V_5 -> V_12 [ V_9 ] ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rdv)\r\n: "0" (rdv), "r" (rnv), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_18 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_16 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nint V_42 = ( V_6 >> 12 ) & 0xf ;\r\nint V_43 = ( V_6 >> 8 ) & 0xf ;\r\nint V_9 = ( V_6 >> 16 ) & 0xf ;\r\nint V_10 = V_6 & 0xf ;\r\nregister unsigned long T_6 V_39 ( L_1 ) = V_5 -> V_12 [ V_42 ] ;\r\nregister unsigned long T_7 V_39 ( L_2 ) = V_5 -> V_12 [ V_43 ] ;\r\nregister unsigned long V_11 V_39 ( L_3 ) = V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long V_13 V_39 ( L_4 ) = V_5 -> V_12 [ V_10 ] ;\r\n__asm__ __volatile__ (\r\n"blx %[fn]"\r\n: "=r" (rdlov), "=r" (rdhiv)\r\n: "0" (rdlov), "1" (rdhiv), "r" (rnv), "r" (rmv),\r\n[fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_42 ] = T_6 ;\r\nV_5 -> V_12 [ V_43 ] = T_7 ;\r\n}\r\nstatic void T_1\r\nF_17 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_8 = F_1 ( V_2 ) ;\r\nint V_10 = ( V_6 >> 3 ) & 0xf ;\r\nunsigned long V_13 = ( V_10 == 15 ) ? V_8 : V_5 -> V_12 [ V_10 ] ;\r\nif ( V_6 & ( 1 << 7 ) )\r\nV_5 -> V_30 = ( unsigned long ) V_2 -> V_3 + 2 ;\r\nF_8 ( V_13 , V_5 ) ;\r\n}\r\nstatic void T_1\r\nF_18 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long * V_44 = ( unsigned long * ) ( F_1 ( V_2 ) & ~ 3 ) ;\r\nlong V_45 = V_6 & 0xff ;\r\nint V_32 = ( V_6 >> 8 ) & 0x7 ;\r\nV_5 -> V_12 [ V_32 ] = V_44 [ V_45 ] ;\r\n}\r\nstatic void T_1\r\nF_19 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long * V_44 = ( unsigned long * ) V_5 -> V_46 ;\r\nlong V_45 = V_6 & 0xff ;\r\nint V_32 = ( V_6 >> 8 ) & 0x7 ;\r\nif ( V_6 & 0x800 )\r\nV_5 -> V_12 [ V_32 ] = V_44 [ V_45 ] ;\r\nelse\r\nV_44 [ V_45 ] = V_5 -> V_12 [ V_32 ] ;\r\n}\r\nstatic void T_1\r\nF_20 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_44 = ( V_6 & 0x800 ) ? V_5 -> V_46\r\n: ( F_1 ( V_2 ) & ~ 3 ) ;\r\nlong V_21 = V_6 & 0xff ;\r\nint V_32 = ( V_6 >> 8 ) & 0x7 ;\r\nV_5 -> V_12 [ V_32 ] = V_44 + V_21 * 4 ;\r\n}\r\nstatic void T_1\r\nF_21 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nlong V_47 = V_6 & 0x7f ;\r\nif ( V_6 & 0x80 )\r\nV_5 -> V_46 -= V_47 * 4 ;\r\nelse\r\nV_5 -> V_46 += V_47 * 4 ;\r\n}\r\nstatic void T_1\r\nF_22 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nint V_9 = V_6 & 0x7 ;\r\nT_2 V_48 = V_5 -> V_12 [ V_9 ] ? V_6 : ~ V_6 ;\r\nif ( V_48 & 0x800 ) {\r\nlong V_49 = V_6 & 0x200 ;\r\nlong V_50 = V_6 & 0xf8 ;\r\nunsigned long V_8 = F_1 ( V_2 ) ;\r\nV_5 -> V_17 = V_8 + ( V_49 >> 3 ) + ( V_50 >> 2 ) ;\r\n}\r\n}\r\nstatic void T_1\r\nF_23 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_40 = V_5 -> V_20 ;\r\nV_40 &= ~ V_51 ;\r\nV_40 |= ( V_6 & 0xfc ) << 8 ;\r\nV_40 |= ( V_6 & 0x03 ) << 25 ;\r\nV_5 -> V_20 = V_40 ;\r\n}\r\nstatic void T_1\r\nF_24 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nV_5 -> V_17 += 2 ;\r\nF_23 ( V_2 , V_5 ) ;\r\n}\r\nstatic enum V_22 T_1\r\nF_25 ( T_2 V_6 , struct V_23 * V_24 )\r\n{\r\nV_24 -> V_52 = F_24 ;\r\nreturn V_29 ;\r\n}\r\nstatic void T_1\r\nF_26 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_8 = F_1 ( V_2 ) ;\r\nlong V_21 = V_6 & 0x7f ;\r\nV_21 -= V_6 & 0x80 ;\r\nV_5 -> V_17 = V_8 + ( V_21 * 2 ) ;\r\n}\r\nstatic enum V_22 T_1\r\nF_27 ( T_2 V_6 , struct V_23 * V_24 )\r\n{\r\nint V_25 = ( V_6 >> 8 ) & 0xf ;\r\nV_24 -> V_26 = V_27 [ V_25 ] ;\r\nV_24 -> V_28 = F_26 ;\r\nreturn V_29 ;\r\n}\r\nstatic void T_1\r\nF_28 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_8 = F_1 ( V_2 ) ;\r\nlong V_21 = V_6 & 0x3ff ;\r\nV_21 -= V_6 & 0x400 ;\r\nV_5 -> V_17 = V_8 + ( V_21 * 2 ) ;\r\n}\r\nstatic unsigned long T_1\r\nF_29 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_53 = V_5 -> V_20 ;\r\nunsigned long V_54 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[oldcpsr] \n\t"\r\n"ldmia %[regs], {r0-r7} \n\t"\r\n"blx %[fn] \n\t"\r\n"stmia %[regs], {r0-r7} \n\t"\r\n"mrs %[newcpsr], cpsr \n\t"\r\n: [newcpsr] "=r" (newcpsr)\r\n: [oldcpsr] "r" (oldcpsr), [regs] "r" (regs),\r\n[fn] "r" (p->ainsn.insn_fn)\r\n: "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",\r\n"lr", "memory", "cc"\r\n);\r\nreturn ( V_53 & ~ V_41 ) | ( V_54 & V_41 ) ;\r\n}\r\nstatic void T_1\r\nF_30 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nV_5 -> V_20 = F_29 ( V_2 , V_5 ) ;\r\n}\r\nstatic void T_1\r\nF_31 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_40 = F_29 ( V_2 , V_5 ) ;\r\nif ( ! F_32 ( V_40 ) )\r\nV_5 -> V_20 = V_40 ;\r\n}\r\nstatic void T_1\r\nF_33 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nT_2 V_6 = V_2 -> V_7 ;\r\nunsigned long V_8 = F_1 ( V_2 ) ;\r\nint V_55 = ( V_6 & 0x7 ) | ( ( V_6 & 0x80 ) >> 4 ) ;\r\nint V_10 = ( V_6 >> 3 ) & 0xf ;\r\nregister unsigned long T_8 V_39 ( L_2 ) ;\r\nregister unsigned long V_13 V_39 ( L_1 ) ;\r\nunsigned long V_40 = V_5 -> V_20 ;\r\nT_8 = ( V_55 == 15 ) ? V_8 : V_5 -> V_12 [ V_55 ] ;\r\nV_13 = ( V_10 == 15 ) ? V_8 : V_5 -> V_12 [ V_10 ] ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\n"blx %[fn] \n\t"\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdnv), [cpsr] "=r" (cpsr)\r\n: "0" (rdnv), "r" (rmv), "1" (cpsr), [fn] "r" (p->ainsn.insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( V_55 == 15 )\r\nT_8 &= ~ 1 ;\r\nV_5 -> V_12 [ V_55 ] = T_8 ;\r\nV_5 -> V_20 = ( V_5 -> V_20 & ~ V_41 ) | ( V_40 & V_41 ) ;\r\n}\r\nstatic enum V_22 T_1\r\nF_34 ( T_2 V_6 , struct V_23 * V_24 )\r\n{\r\nV_6 &= ~ 0x00ff ;\r\nV_6 |= 0x001 ;\r\n( ( V_15 * ) V_24 -> V_6 ) [ 0 ] = V_6 ;\r\nV_24 -> V_28 = F_33 ;\r\nreturn V_56 ;\r\n}\r\nstatic void T_1\r\nF_35 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\n__asm__ __volatile__ (\r\n"ldr r9, [%[regs], #13*4] \n\t"\r\n"ldr r8, [%[regs], #14*4] \n\t"\r\n"ldmia %[regs], {r0-r7} \n\t"\r\n"blx %[fn] \n\t"\r\n"str r9, [%[regs], #13*4] \n\t"\r\n:\r\n: [regs] "r" (regs), [fn] "r" (p->ainsn.insn_fn)\r\n: "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9",\r\n"lr", "memory", "cc"\r\n);\r\n}\r\nstatic enum V_22 T_1\r\nF_36 ( T_2 V_6 , struct V_23 * V_24 )\r\n{\r\n( ( V_15 * ) V_24 -> V_6 ) [ 0 ] = 0xe929 ;\r\n( ( V_15 * ) V_24 -> V_6 ) [ 1 ] = V_6 & 0x1ff ;\r\nV_24 -> V_28 = F_35 ;\r\nreturn V_56 ;\r\n}\r\nstatic void T_1\r\nF_37 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\n__asm__ __volatile__ (\r\n"ldr r9, [%[regs], #13*4] \n\t"\r\n"ldmia %[regs], {r0-r7} \n\t"\r\n"blx %[fn] \n\t"\r\n"stmia %[regs], {r0-r7} \n\t"\r\n"str r9, [%[regs], #13*4] \n\t"\r\n:\r\n: [regs] "r" (regs), [fn] "r" (p->ainsn.insn_fn)\r\n: "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r9",\r\n"lr", "memory", "cc"\r\n);\r\n}\r\nstatic void T_1\r\nF_38 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nregister unsigned long V_8 V_39 ( L_5 ) ;\r\n__asm__ __volatile__ (\r\n"ldr r9, [%[regs], #13*4] \n\t"\r\n"ldmia %[regs], {r0-r7} \n\t"\r\n"blx %[fn] \n\t"\r\n"stmia %[regs], {r0-r7} \n\t"\r\n"str r9, [%[regs], #13*4] \n\t"\r\n: "=r" (pc)\r\n: [regs] "r" (regs), [fn] "r" (p->ainsn.insn_fn)\r\n: "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r9",\r\n"lr", "memory", "cc"\r\n);\r\nF_8 ( V_8 , V_5 ) ;\r\n}\r\nstatic enum V_22 T_1\r\nF_39 ( T_2 V_6 , struct V_23 * V_24 )\r\n{\r\n( ( V_15 * ) V_24 -> V_6 ) [ 0 ] = 0xe8b9 ;\r\n( ( V_15 * ) V_24 -> V_6 ) [ 1 ] = V_6 & 0x1ff ;\r\nV_24 -> V_28 = V_6 & 0x100 ? F_38\r\n: F_37 ;\r\nreturn V_56 ;\r\n}\r\nstatic unsigned long T_1 F_40 ( unsigned long V_40 )\r\n{\r\nif ( F_41 ( F_32 ( V_40 ) ) )\r\nreturn V_27 [ F_42 ( V_40 ) ] ( V_40 ) ;\r\nreturn true ;\r\n}\r\nstatic void T_1 F_43 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nV_5 -> V_17 += 2 ;\r\nV_2 -> V_57 . V_28 ( V_2 , V_5 ) ;\r\nV_5 -> V_20 = F_44 ( V_5 -> V_20 ) ;\r\n}\r\nstatic void T_1 F_45 ( struct V_1 * V_2 , struct V_4 * V_5 )\r\n{\r\nV_5 -> V_17 += 4 ;\r\nV_2 -> V_57 . V_28 ( V_2 , V_5 ) ;\r\nV_5 -> V_20 = F_44 ( V_5 -> V_20 ) ;\r\n}\r\nenum V_22 T_1\r\nF_46 ( T_2 V_6 , struct V_23 * V_24 )\r\n{\r\nV_24 -> V_52 = F_43 ;\r\nV_24 -> V_26 = F_40 ;\r\nreturn F_47 ( V_6 , V_24 , V_58 , true ) ;\r\n}\r\nenum V_22 T_1\r\nF_48 ( T_2 V_6 , struct V_23 * V_24 )\r\n{\r\nV_24 -> V_52 = F_45 ;\r\nV_24 -> V_26 = F_40 ;\r\nreturn F_47 ( V_6 , V_24 , V_59 , true ) ;\r\n}
