#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bb92dd8930 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001bb92e6c090_0 .net "PC", 31 0, L_000001bb92ef0860;  1 drivers
v000001bb92e6d2b0_0 .net "cycles_consumed", 31 0, v000001bb92e6de90_0;  1 drivers
v000001bb92e6c590_0 .var "input_clk", 0 0;
v000001bb92e6c130_0 .var "rst", 0 0;
S_000001bb92c09f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001bb92dd8930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001bb92da8f00 .functor NOR 1, v000001bb92e6c590_0, v000001bb92e58d20_0, C4<0>, C4<0>;
L_000001bb92da8f70 .functor AND 1, v000001bb92e3f340_0, v000001bb92e3ef80_0, C4<1>, C4<1>;
L_000001bb92daa080 .functor AND 1, L_000001bb92da8f70, L_000001bb92e6c270, C4<1>, C4<1>;
L_000001bb92da9bb0 .functor AND 1, v000001bb92e2dda0_0, v000001bb92e2e160_0, C4<1>, C4<1>;
L_000001bb92daa0f0 .functor AND 1, L_000001bb92da9bb0, L_000001bb92e6c310, C4<1>, C4<1>;
L_000001bb92da9de0 .functor AND 1, v000001bb92e57060_0, v000001bb92e56ac0_0, C4<1>, C4<1>;
L_000001bb92daa1d0 .functor AND 1, L_000001bb92da9de0, L_000001bb92e6c450, C4<1>, C4<1>;
L_000001bb92da8800 .functor AND 1, v000001bb92e3f340_0, v000001bb92e3ef80_0, C4<1>, C4<1>;
L_000001bb92da8870 .functor AND 1, L_000001bb92da8800, L_000001bb92e6c9f0, C4<1>, C4<1>;
L_000001bb92da9210 .functor AND 1, v000001bb92e2dda0_0, v000001bb92e2e160_0, C4<1>, C4<1>;
L_000001bb92da99f0 .functor AND 1, L_000001bb92da9210, L_000001bb92e6ca90, C4<1>, C4<1>;
L_000001bb92da88e0 .functor AND 1, v000001bb92e57060_0, v000001bb92e56ac0_0, C4<1>, C4<1>;
L_000001bb92da8950 .functor AND 1, L_000001bb92da88e0, L_000001bb92e6cbd0, C4<1>, C4<1>;
L_000001bb92e75ef0 .functor NOT 1, L_000001bb92da8f00, C4<0>, C4<0>, C4<0>;
L_000001bb92e76890 .functor NOT 1, L_000001bb92da8f00, C4<0>, C4<0>, C4<0>;
L_000001bb92e8cca0 .functor NOT 1, L_000001bb92da8f00, C4<0>, C4<0>, C4<0>;
L_000001bb92e8cfb0 .functor NOT 1, L_000001bb92da8f00, C4<0>, C4<0>, C4<0>;
L_000001bb92e8d250 .functor NOT 1, L_000001bb92da8f00, C4<0>, C4<0>, C4<0>;
L_000001bb92ef0860 .functor BUFZ 32, v000001bb92e5c420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb92e58140_0 .net "EX1_ALU_OPER1", 31 0, L_000001bb92e76d60;  1 drivers
v000001bb92e56de0_0 .net "EX1_ALU_OPER2", 31 0, L_000001bb92e8c140;  1 drivers
v000001bb92e57ec0_0 .net "EX1_PC", 31 0, v000001bb92e40240_0;  1 drivers
v000001bb92e56f20_0 .net "EX1_PFC", 31 0, v000001bb92e41280_0;  1 drivers
v000001bb92e572e0_0 .net "EX1_PFC_to_IF", 31 0, L_000001bb92e6ad30;  1 drivers
v000001bb92e57420_0 .net "EX1_forward_to_B", 31 0, v000001bb92e41460_0;  1 drivers
v000001bb92e574c0_0 .net "EX1_is_beq", 0 0, v000001bb92e41640_0;  1 drivers
v000001bb92e57560_0 .net "EX1_is_bne", 0 0, v000001bb92e41500_0;  1 drivers
v000001bb92e5b0c0_0 .net "EX1_is_jal", 0 0, v000001bb92e416e0_0;  1 drivers
v000001bb92e59e00_0 .net "EX1_is_jr", 0 0, v000001bb92e41000_0;  1 drivers
v000001bb92e5b980_0 .net "EX1_is_oper2_immed", 0 0, v000001bb92e402e0_0;  1 drivers
v000001bb92e59400_0 .net "EX1_memread", 0 0, v000001bb92e41320_0;  1 drivers
v000001bb92e5b200_0 .net "EX1_memwrite", 0 0, v000001bb92e415a0_0;  1 drivers
v000001bb92e59fe0_0 .net "EX1_opcode", 11 0, v000001bb92e40380_0;  1 drivers
v000001bb92e5b3e0_0 .net "EX1_predicted", 0 0, v000001bb92e40420_0;  1 drivers
v000001bb92e5b020_0 .net "EX1_rd_ind", 4 0, v000001bb92e40a60_0;  1 drivers
v000001bb92e59cc0_0 .net "EX1_rd_indzero", 0 0, v000001bb92e404c0_0;  1 drivers
v000001bb92e59720_0 .net "EX1_regwrite", 0 0, v000001bb92e40560_0;  1 drivers
v000001bb92e5a580_0 .net "EX1_rs1", 31 0, v000001bb92e406a0_0;  1 drivers
v000001bb92e5a300_0 .net "EX1_rs1_ind", 4 0, v000001bb92e40740_0;  1 drivers
v000001bb92e5ba20_0 .net "EX1_rs2", 31 0, v000001bb92e40880_0;  1 drivers
v000001bb92e5aa80_0 .net "EX1_rs2_ind", 4 0, v000001bb92e40b00_0;  1 drivers
v000001bb92e5b700_0 .net "EX1_rs2_out", 31 0, L_000001bb92e8c1b0;  1 drivers
v000001bb92e5b8e0_0 .net "EX2_ALU_OPER1", 31 0, v000001bb92e3f3e0_0;  1 drivers
v000001bb92e59f40_0 .net "EX2_ALU_OPER2", 31 0, v000001bb92e3f480_0;  1 drivers
v000001bb92e597c0_0 .net "EX2_ALU_OUT", 31 0, L_000001bb92e69430;  1 drivers
v000001bb92e5aee0_0 .net "EX2_PC", 31 0, v000001bb92e3f0c0_0;  1 drivers
v000001bb92e5a620_0 .net "EX2_PFC_to_IF", 31 0, v000001bb92e3dfe0_0;  1 drivers
v000001bb92e59ea0_0 .net "EX2_forward_to_B", 31 0, v000001bb92e3ff20_0;  1 drivers
v000001bb92e5b520_0 .net "EX2_is_beq", 0 0, v000001bb92e3ea80_0;  1 drivers
v000001bb92e5b7a0_0 .net "EX2_is_bne", 0 0, v000001bb92e3dcc0_0;  1 drivers
v000001bb92e5a080_0 .net "EX2_is_jal", 0 0, v000001bb92e3e440_0;  1 drivers
v000001bb92e5a3a0_0 .net "EX2_is_jr", 0 0, v000001bb92e3dd60_0;  1 drivers
v000001bb92e59ae0_0 .net "EX2_is_oper2_immed", 0 0, v000001bb92e3f840_0;  1 drivers
v000001bb92e59900_0 .net "EX2_memread", 0 0, v000001bb92e3eb20_0;  1 drivers
v000001bb92e5ae40_0 .net "EX2_memwrite", 0 0, v000001bb92e3de00_0;  1 drivers
v000001bb92e592c0_0 .net "EX2_opcode", 11 0, v000001bb92e3e3a0_0;  1 drivers
v000001bb92e59360_0 .net "EX2_predicted", 0 0, v000001bb92e3f200_0;  1 drivers
v000001bb92e5b5c0_0 .net "EX2_rd_ind", 4 0, v000001bb92e3e4e0_0;  1 drivers
v000001bb92e5b660_0 .net "EX2_rd_indzero", 0 0, v000001bb92e3ef80_0;  1 drivers
v000001bb92e594a0_0 .net "EX2_regwrite", 0 0, v000001bb92e3f340_0;  1 drivers
v000001bb92e5a120_0 .net "EX2_rs1", 31 0, v000001bb92e3f520_0;  1 drivers
v000001bb92e5af80_0 .net "EX2_rs1_ind", 4 0, v000001bb92e3f5c0_0;  1 drivers
v000001bb92e5b840_0 .net "EX2_rs2_ind", 4 0, v000001bb92e3f700_0;  1 drivers
v000001bb92e59860_0 .net "EX2_rs2_out", 31 0, v000001bb92e3f7a0_0;  1 drivers
v000001bb92e5ada0_0 .net "ID_INST", 31 0, v000001bb92e454d0_0;  1 drivers
v000001bb92e5a1c0_0 .net "ID_PC", 31 0, v000001bb92e45d90_0;  1 drivers
v000001bb92e59540_0 .net "ID_PFC_to_EX", 31 0, L_000001bb92e6fe70;  1 drivers
v000001bb92e595e0_0 .net "ID_PFC_to_IF", 31 0, L_000001bb92e6e1b0;  1 drivers
v000001bb92e5a260_0 .net "ID_forward_to_B", 31 0, L_000001bb92e6ea70;  1 drivers
v000001bb92e599a0_0 .net "ID_is_beq", 0 0, L_000001bb92e6e9d0;  1 drivers
v000001bb92e59680_0 .net "ID_is_bne", 0 0, L_000001bb92e6ecf0;  1 drivers
v000001bb92e5a440_0 .net "ID_is_j", 0 0, L_000001bb92e70910;  1 drivers
v000001bb92e59a40_0 .net "ID_is_jal", 0 0, L_000001bb92e70f50;  1 drivers
v000001bb92e5b480_0 .net "ID_is_jr", 0 0, L_000001bb92e6ed90;  1 drivers
v000001bb92e59b80_0 .net "ID_is_oper2_immed", 0 0, L_000001bb92e763c0;  1 drivers
v000001bb92e5abc0_0 .net "ID_memread", 0 0, L_000001bb92e70eb0;  1 drivers
v000001bb92e59c20_0 .net "ID_memwrite", 0 0, L_000001bb92e709b0;  1 drivers
v000001bb92e59d60_0 .net "ID_opcode", 11 0, v000001bb92e5cba0_0;  1 drivers
v000001bb92e5b160_0 .net "ID_predicted", 0 0, v000001bb92e492b0_0;  1 drivers
v000001bb92e5a4e0_0 .net "ID_rd_ind", 4 0, v000001bb92e5d0a0_0;  1 drivers
v000001bb92e5a9e0_0 .net "ID_regwrite", 0 0, L_000001bb92e70e10;  1 drivers
v000001bb92e5a6c0_0 .net "ID_rs1", 31 0, v000001bb92e43db0_0;  1 drivers
v000001bb92e5a760_0 .net "ID_rs1_ind", 4 0, v000001bb92e5d640_0;  1 drivers
v000001bb92e5a800_0 .net "ID_rs2", 31 0, v000001bb92e42ff0_0;  1 drivers
v000001bb92e5a8a0_0 .net "ID_rs2_ind", 4 0, v000001bb92e5e180_0;  1 drivers
v000001bb92e5a940_0 .net "IF_INST", 31 0, L_000001bb92e76ba0;  1 drivers
v000001bb92e5b2a0_0 .net "IF_pc", 31 0, v000001bb92e5c420_0;  1 drivers
v000001bb92e5ab20_0 .net "MEM_ALU_OUT", 31 0, v000001bb92e2e200_0;  1 drivers
v000001bb92e5ac60_0 .net "MEM_Data_mem_out", 31 0, v000001bb92e585a0_0;  1 drivers
v000001bb92e5b340_0 .net "MEM_memread", 0 0, v000001bb92e2ef20_0;  1 drivers
v000001bb92e5ad00_0 .net "MEM_memwrite", 0 0, v000001bb92e2efc0_0;  1 drivers
v000001bb92e6dcb0_0 .net "MEM_opcode", 11 0, v000001bb92e2f600_0;  1 drivers
v000001bb92e6d710_0 .net "MEM_rd_ind", 4 0, v000001bb92e2f240_0;  1 drivers
v000001bb92e6d350_0 .net "MEM_rd_indzero", 0 0, v000001bb92e2e160_0;  1 drivers
v000001bb92e6df30_0 .net "MEM_regwrite", 0 0, v000001bb92e2dda0_0;  1 drivers
v000001bb92e6d030_0 .net "MEM_rs2", 31 0, v000001bb92e2fa60_0;  1 drivers
v000001bb92e6d490_0 .net "PC", 31 0, L_000001bb92ef0860;  alias, 1 drivers
v000001bb92e6c6d0_0 .net "STALL_ID1_FLUSH", 0 0, v000001bb92e489f0_0;  1 drivers
v000001bb92e6d670_0 .net "STALL_ID2_FLUSH", 0 0, v000001bb92e48d10_0;  1 drivers
v000001bb92e6c1d0_0 .net "STALL_IF_FLUSH", 0 0, v000001bb92e49df0_0;  1 drivers
v000001bb92e6d210_0 .net "WB_ALU_OUT", 31 0, v000001bb92e583c0_0;  1 drivers
v000001bb92e6dd50_0 .net "WB_Data_mem_out", 31 0, v000001bb92e59220_0;  1 drivers
v000001bb92e6c4f0_0 .net "WB_memread", 0 0, v000001bb92e58640_0;  1 drivers
v000001bb92e6cf90_0 .net "WB_rd_ind", 4 0, v000001bb92e58b40_0;  1 drivers
v000001bb92e6cb30_0 .net "WB_rd_indzero", 0 0, v000001bb92e56ac0_0;  1 drivers
v000001bb92e6ce50_0 .net "WB_regwrite", 0 0, v000001bb92e57060_0;  1 drivers
v000001bb92e6d850_0 .net "Wrong_prediction", 0 0, L_000001bb92e8d090;  1 drivers
v000001bb92e6beb0_0 .net *"_ivl_1", 0 0, L_000001bb92da8f70;  1 drivers
v000001bb92e6d7b0_0 .net *"_ivl_13", 0 0, L_000001bb92da9de0;  1 drivers
v000001bb92e6c630_0 .net *"_ivl_14", 0 0, L_000001bb92e6c450;  1 drivers
v000001bb92e6cd10_0 .net *"_ivl_19", 0 0, L_000001bb92da8800;  1 drivers
v000001bb92e6ddf0_0 .net *"_ivl_2", 0 0, L_000001bb92e6c270;  1 drivers
v000001bb92e6b9b0_0 .net *"_ivl_20", 0 0, L_000001bb92e6c9f0;  1 drivers
v000001bb92e6d8f0_0 .net *"_ivl_25", 0 0, L_000001bb92da9210;  1 drivers
v000001bb92e6d3f0_0 .net *"_ivl_26", 0 0, L_000001bb92e6ca90;  1 drivers
v000001bb92e6c770_0 .net *"_ivl_31", 0 0, L_000001bb92da88e0;  1 drivers
v000001bb92e6d990_0 .net *"_ivl_32", 0 0, L_000001bb92e6cbd0;  1 drivers
v000001bb92e6da30_0 .net *"_ivl_40", 31 0, L_000001bb92e70af0;  1 drivers
L_000001bb92e90c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e6cc70_0 .net *"_ivl_43", 26 0, L_000001bb92e90c58;  1 drivers
L_000001bb92e90ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e6ba50_0 .net/2u *"_ivl_44", 31 0, L_000001bb92e90ca0;  1 drivers
v000001bb92e6b870_0 .net *"_ivl_52", 31 0, L_000001bb92ee20b0;  1 drivers
L_000001bb92e90d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e6c3b0_0 .net *"_ivl_55", 26 0, L_000001bb92e90d30;  1 drivers
L_000001bb92e90d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e6dad0_0 .net/2u *"_ivl_56", 31 0, L_000001bb92e90d78;  1 drivers
v000001bb92e6cdb0_0 .net *"_ivl_7", 0 0, L_000001bb92da9bb0;  1 drivers
v000001bb92e6bd70_0 .net *"_ivl_8", 0 0, L_000001bb92e6c310;  1 drivers
v000001bb92e6d0d0_0 .net "alu_selA", 1 0, L_000001bb92e6c810;  1 drivers
v000001bb92e6cef0_0 .net "alu_selB", 1 0, L_000001bb92e6f830;  1 drivers
v000001bb92e6d170_0 .net "clk", 0 0, L_000001bb92da8f00;  1 drivers
v000001bb92e6de90_0 .var "cycles_consumed", 31 0;
v000001bb92e6dc10_0 .net "exhaz", 0 0, L_000001bb92daa0f0;  1 drivers
v000001bb92e6c8b0_0 .net "exhaz2", 0 0, L_000001bb92da99f0;  1 drivers
v000001bb92e6bf50_0 .net "hlt", 0 0, v000001bb92e58d20_0;  1 drivers
v000001bb92e6baf0_0 .net "idhaz", 0 0, L_000001bb92daa080;  1 drivers
v000001bb92e6db70_0 .net "idhaz2", 0 0, L_000001bb92da8870;  1 drivers
v000001bb92e6c950_0 .net "if_id_write", 0 0, v000001bb92e49e90_0;  1 drivers
v000001bb92e6dfd0_0 .net "input_clk", 0 0, v000001bb92e6c590_0;  1 drivers
v000001bb92e6d530_0 .net "is_branch_and_taken", 0 0, L_000001bb92e75a90;  1 drivers
v000001bb92e6b910_0 .net "memhaz", 0 0, L_000001bb92daa1d0;  1 drivers
v000001bb92e6bb90_0 .net "memhaz2", 0 0, L_000001bb92da8950;  1 drivers
v000001bb92e6bc30_0 .net "pc_src", 2 0, L_000001bb92e6eed0;  1 drivers
v000001bb92e6bcd0_0 .net "pc_write", 0 0, v000001bb92e4a250_0;  1 drivers
v000001bb92e6be10_0 .net "rst", 0 0, v000001bb92e6c130_0;  1 drivers
v000001bb92e6d5d0_0 .net "store_rs2_forward", 1 0, L_000001bb92e6e7f0;  1 drivers
v000001bb92e6bff0_0 .net "wdata_to_reg_file", 31 0, L_000001bb92e8d170;  1 drivers
E_000001bb92dc9ef0/0 .event negedge, v000001bb92e49210_0;
E_000001bb92dc9ef0/1 .event posedge, v000001bb92e2f9c0_0;
E_000001bb92dc9ef0 .event/or E_000001bb92dc9ef0/0, E_000001bb92dc9ef0/1;
L_000001bb92e6c270 .cmp/eq 5, v000001bb92e3e4e0_0, v000001bb92e40740_0;
L_000001bb92e6c310 .cmp/eq 5, v000001bb92e2f240_0, v000001bb92e40740_0;
L_000001bb92e6c450 .cmp/eq 5, v000001bb92e58b40_0, v000001bb92e40740_0;
L_000001bb92e6c9f0 .cmp/eq 5, v000001bb92e3e4e0_0, v000001bb92e40b00_0;
L_000001bb92e6ca90 .cmp/eq 5, v000001bb92e2f240_0, v000001bb92e40b00_0;
L_000001bb92e6cbd0 .cmp/eq 5, v000001bb92e58b40_0, v000001bb92e40b00_0;
L_000001bb92e70af0 .concat [ 5 27 0 0], v000001bb92e5d0a0_0, L_000001bb92e90c58;
L_000001bb92e70d70 .cmp/ne 32, L_000001bb92e70af0, L_000001bb92e90ca0;
L_000001bb92ee20b0 .concat [ 5 27 0 0], v000001bb92e3e4e0_0, L_000001bb92e90d30;
L_000001bb92ee16b0 .cmp/ne 32, L_000001bb92ee20b0, L_000001bb92e90d78;
S_000001bb92b8d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001bb92da86b0 .functor NOT 1, L_000001bb92daa0f0, C4<0>, C4<0>, C4<0>;
L_000001bb92da9c90 .functor AND 1, L_000001bb92daa1d0, L_000001bb92da86b0, C4<1>, C4<1>;
L_000001bb92da91a0 .functor OR 1, L_000001bb92daa080, L_000001bb92da9c90, C4<0>, C4<0>;
L_000001bb92da8790 .functor OR 1, L_000001bb92daa080, L_000001bb92daa0f0, C4<0>, C4<0>;
v000001bb92dc67e0_0 .net *"_ivl_12", 0 0, L_000001bb92da8790;  1 drivers
v000001bb92dc7a00_0 .net *"_ivl_2", 0 0, L_000001bb92da86b0;  1 drivers
v000001bb92dc7780_0 .net *"_ivl_5", 0 0, L_000001bb92da9c90;  1 drivers
v000001bb92dc75a0_0 .net *"_ivl_7", 0 0, L_000001bb92da91a0;  1 drivers
v000001bb92dc6e20_0 .net "alu_selA", 1 0, L_000001bb92e6c810;  alias, 1 drivers
v000001bb92dc8220_0 .net "exhaz", 0 0, L_000001bb92daa0f0;  alias, 1 drivers
v000001bb92dc8540_0 .net "idhaz", 0 0, L_000001bb92daa080;  alias, 1 drivers
v000001bb92dc70a0_0 .net "memhaz", 0 0, L_000001bb92daa1d0;  alias, 1 drivers
L_000001bb92e6c810 .concat8 [ 1 1 0 0], L_000001bb92da91a0, L_000001bb92da8790;
S_000001bb92b8d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001bb92da8aa0 .functor NOT 1, L_000001bb92da99f0, C4<0>, C4<0>, C4<0>;
L_000001bb92da8b10 .functor AND 1, L_000001bb92da8950, L_000001bb92da8aa0, C4<1>, C4<1>;
L_000001bb92da8b80 .functor OR 1, L_000001bb92da8870, L_000001bb92da8b10, C4<0>, C4<0>;
L_000001bb92da8cd0 .functor NOT 1, v000001bb92e402e0_0, C4<0>, C4<0>, C4<0>;
L_000001bb92da8d40 .functor AND 1, L_000001bb92da8b80, L_000001bb92da8cd0, C4<1>, C4<1>;
L_000001bb92da92f0 .functor OR 1, L_000001bb92da8870, L_000001bb92da99f0, C4<0>, C4<0>;
L_000001bb92da9360 .functor NOT 1, v000001bb92e402e0_0, C4<0>, C4<0>, C4<0>;
L_000001bb92da93d0 .functor AND 1, L_000001bb92da92f0, L_000001bb92da9360, C4<1>, C4<1>;
v000001bb92dc6b00_0 .net "EX1_is_oper2_immed", 0 0, v000001bb92e402e0_0;  alias, 1 drivers
v000001bb92dc78c0_0 .net *"_ivl_11", 0 0, L_000001bb92da8d40;  1 drivers
v000001bb92dc8400_0 .net *"_ivl_16", 0 0, L_000001bb92da92f0;  1 drivers
v000001bb92dc7000_0 .net *"_ivl_17", 0 0, L_000001bb92da9360;  1 drivers
v000001bb92dc6920_0 .net *"_ivl_2", 0 0, L_000001bb92da8aa0;  1 drivers
v000001bb92dc8360_0 .net *"_ivl_20", 0 0, L_000001bb92da93d0;  1 drivers
v000001bb92dc7b40_0 .net *"_ivl_5", 0 0, L_000001bb92da8b10;  1 drivers
v000001bb92dc84a0_0 .net *"_ivl_7", 0 0, L_000001bb92da8b80;  1 drivers
v000001bb92dc69c0_0 .net *"_ivl_8", 0 0, L_000001bb92da8cd0;  1 drivers
v000001bb92dc66a0_0 .net "alu_selB", 1 0, L_000001bb92e6f830;  alias, 1 drivers
v000001bb92dc7be0_0 .net "exhaz", 0 0, L_000001bb92da99f0;  alias, 1 drivers
v000001bb92dc7c80_0 .net "idhaz", 0 0, L_000001bb92da8870;  alias, 1 drivers
v000001bb92dc6c40_0 .net "memhaz", 0 0, L_000001bb92da8950;  alias, 1 drivers
L_000001bb92e6f830 .concat8 [ 1 1 0 0], L_000001bb92da8d40, L_000001bb92da93d0;
S_000001bb92b869c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001bb92daa470 .functor NOT 1, L_000001bb92da99f0, C4<0>, C4<0>, C4<0>;
L_000001bb92daa4e0 .functor AND 1, L_000001bb92da8950, L_000001bb92daa470, C4<1>, C4<1>;
L_000001bb92daa320 .functor OR 1, L_000001bb92da8870, L_000001bb92daa4e0, C4<0>, C4<0>;
L_000001bb92daa390 .functor OR 1, L_000001bb92da8870, L_000001bb92da99f0, C4<0>, C4<0>;
v000001bb92dc7280_0 .net *"_ivl_12", 0 0, L_000001bb92daa390;  1 drivers
v000001bb92dc6740_0 .net *"_ivl_2", 0 0, L_000001bb92daa470;  1 drivers
v000001bb92dc6ec0_0 .net *"_ivl_5", 0 0, L_000001bb92daa4e0;  1 drivers
v000001bb92dc6f60_0 .net *"_ivl_7", 0 0, L_000001bb92daa320;  1 drivers
v000001bb92dc7140_0 .net "exhaz", 0 0, L_000001bb92da99f0;  alias, 1 drivers
v000001bb92dc73c0_0 .net "idhaz", 0 0, L_000001bb92da8870;  alias, 1 drivers
v000001bb92d53250_0 .net "memhaz", 0 0, L_000001bb92da8950;  alias, 1 drivers
v000001bb92d528f0_0 .net "store_rs2_forward", 1 0, L_000001bb92e6e7f0;  alias, 1 drivers
L_000001bb92e6e7f0 .concat8 [ 1 1 0 0], L_000001bb92daa320, L_000001bb92daa390;
S_000001bb92b86b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001bb92d536b0_0 .net "EX_ALU_OUT", 31 0, L_000001bb92e69430;  alias, 1 drivers
v000001bb92d53c50_0 .net "EX_memread", 0 0, v000001bb92e3eb20_0;  alias, 1 drivers
v000001bb92d2e730_0 .net "EX_memwrite", 0 0, v000001bb92e3de00_0;  alias, 1 drivers
v000001bb92d2d470_0 .net "EX_opcode", 11 0, v000001bb92e3e3a0_0;  alias, 1 drivers
v000001bb92e2db20_0 .net "EX_rd_ind", 4 0, v000001bb92e3e4e0_0;  alias, 1 drivers
v000001bb92e2f1a0_0 .net "EX_rd_indzero", 0 0, L_000001bb92ee16b0;  1 drivers
v000001bb92e2fb00_0 .net "EX_regwrite", 0 0, v000001bb92e3f340_0;  alias, 1 drivers
v000001bb92e30140_0 .net "EX_rs2_out", 31 0, v000001bb92e3f7a0_0;  alias, 1 drivers
v000001bb92e2e200_0 .var "MEM_ALU_OUT", 31 0;
v000001bb92e2ef20_0 .var "MEM_memread", 0 0;
v000001bb92e2efc0_0 .var "MEM_memwrite", 0 0;
v000001bb92e2f600_0 .var "MEM_opcode", 11 0;
v000001bb92e2f240_0 .var "MEM_rd_ind", 4 0;
v000001bb92e2e160_0 .var "MEM_rd_indzero", 0 0;
v000001bb92e2dda0_0 .var "MEM_regwrite", 0 0;
v000001bb92e2fa60_0 .var "MEM_rs2", 31 0;
v000001bb92e2f920_0 .net "clk", 0 0, L_000001bb92e8cfb0;  1 drivers
v000001bb92e2f9c0_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
E_000001bb92dca6f0 .event posedge, v000001bb92e2f9c0_0, v000001bb92e2f920_0;
S_000001bb92bf9aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001bb92be1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92be14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92be1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92be1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92be1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92be15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92be15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92be1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92be1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92be1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92be16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92be16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92be1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92be1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92be17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92be17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92be1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92be1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92be1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92be18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92be18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92be1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92be1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92be1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92be19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb92e8bb20 .functor XOR 1, L_000001bb92e8bc00, v000001bb92e3f200_0, C4<0>, C4<0>;
L_000001bb92e8bc70 .functor NOT 1, L_000001bb92e8bb20, C4<0>, C4<0>, C4<0>;
L_000001bb92e8cf40 .functor OR 1, v000001bb92e6c130_0, L_000001bb92e8bc70, C4<0>, C4<0>;
L_000001bb92e8d090 .functor NOT 1, L_000001bb92e8cf40, C4<0>, C4<0>, C4<0>;
v000001bb92e33430_0 .net "ALU_OP", 3 0, v000001bb92e331b0_0;  1 drivers
v000001bb92e35870_0 .net "BranchDecision", 0 0, L_000001bb92e8bc00;  1 drivers
v000001bb92e35730_0 .net "CF", 0 0, v000001bb92e32fd0_0;  1 drivers
v000001bb92e34970_0 .net "EX_opcode", 11 0, v000001bb92e3e3a0_0;  alias, 1 drivers
v000001bb92e35690_0 .net "Wrong_prediction", 0 0, L_000001bb92e8d090;  alias, 1 drivers
v000001bb92e34c90_0 .net "ZF", 0 0, L_000001bb92e8bce0;  1 drivers
L_000001bb92e90ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bb92e357d0_0 .net/2u *"_ivl_0", 31 0, L_000001bb92e90ce8;  1 drivers
v000001bb92e35910_0 .net *"_ivl_11", 0 0, L_000001bb92e8cf40;  1 drivers
v000001bb92e348d0_0 .net *"_ivl_2", 31 0, L_000001bb92e6b190;  1 drivers
v000001bb92e35370_0 .net *"_ivl_6", 0 0, L_000001bb92e8bb20;  1 drivers
v000001bb92e359b0_0 .net *"_ivl_8", 0 0, L_000001bb92e8bc70;  1 drivers
v000001bb92e345b0_0 .net "alu_out", 31 0, L_000001bb92e69430;  alias, 1 drivers
v000001bb92e343d0_0 .net "alu_outw", 31 0, v000001bb92e33570_0;  1 drivers
v000001bb92e34a10_0 .net "is_beq", 0 0, v000001bb92e3ea80_0;  alias, 1 drivers
v000001bb92e355f0_0 .net "is_bne", 0 0, v000001bb92e3dcc0_0;  alias, 1 drivers
v000001bb92e34330_0 .net "is_jal", 0 0, v000001bb92e3e440_0;  alias, 1 drivers
v000001bb92e34bf0_0 .net "oper1", 31 0, v000001bb92e3f3e0_0;  alias, 1 drivers
v000001bb92e34790_0 .net "oper2", 31 0, v000001bb92e3f480_0;  alias, 1 drivers
v000001bb92e34d30_0 .net "pc", 31 0, v000001bb92e3f0c0_0;  alias, 1 drivers
v000001bb92e34470_0 .net "predicted", 0 0, v000001bb92e3f200_0;  alias, 1 drivers
v000001bb92e35410_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
L_000001bb92e6b190 .arith/sum 32, v000001bb92e3f0c0_0, L_000001bb92e90ce8;
L_000001bb92e69430 .functor MUXZ 32, v000001bb92e33570_0, L_000001bb92e6b190, v000001bb92e3e440_0, C4<>;
S_000001bb92bf9c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001bb92bf9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001bb92e8b730 .functor AND 1, v000001bb92e3ea80_0, L_000001bb92e8b6c0, C4<1>, C4<1>;
L_000001bb92e8b880 .functor NOT 1, L_000001bb92e8b6c0, C4<0>, C4<0>, C4<0>;
L_000001bb92e8b9d0 .functor AND 1, v000001bb92e3dcc0_0, L_000001bb92e8b880, C4<1>, C4<1>;
L_000001bb92e8bc00 .functor OR 1, L_000001bb92e8b730, L_000001bb92e8b9d0, C4<0>, C4<0>;
v000001bb92e31d10_0 .net "BranchDecision", 0 0, L_000001bb92e8bc00;  alias, 1 drivers
v000001bb92e328f0_0 .net *"_ivl_2", 0 0, L_000001bb92e8b880;  1 drivers
v000001bb92e31e50_0 .net "is_beq", 0 0, v000001bb92e3ea80_0;  alias, 1 drivers
v000001bb92e31ef0_0 .net "is_beq_taken", 0 0, L_000001bb92e8b730;  1 drivers
v000001bb92e32350_0 .net "is_bne", 0 0, v000001bb92e3dcc0_0;  alias, 1 drivers
v000001bb92e325d0_0 .net "is_bne_taken", 0 0, L_000001bb92e8b9d0;  1 drivers
v000001bb92e32df0_0 .net "is_eq", 0 0, L_000001bb92e8b6c0;  1 drivers
v000001bb92e323f0_0 .net "oper1", 31 0, v000001bb92e3f3e0_0;  alias, 1 drivers
v000001bb92e32670_0 .net "oper2", 31 0, v000001bb92e3f480_0;  alias, 1 drivers
S_000001bb92c40140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001bb92bf9c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001bb92e8bf10 .functor XOR 1, L_000001bb92e6b5f0, L_000001bb92e6b690, C4<0>, C4<0>;
L_000001bb92e8c060 .functor XOR 1, L_000001bb92e6b730, L_000001bb92e6b7d0, C4<0>, C4<0>;
L_000001bb92e8bf80 .functor XOR 1, L_000001bb92e69250, L_000001bb92e692f0, C4<0>, C4<0>;
L_000001bb92e8ce60 .functor XOR 1, L_000001bb92e69b10, L_000001bb92e694d0, C4<0>, C4<0>;
L_000001bb92e8cb50 .functor XOR 1, L_000001bb92e69390, L_000001bb92e696b0, C4<0>, C4<0>;
L_000001bb92e8bab0 .functor XOR 1, L_000001bb92e699d0, L_000001bb92e69c50, C4<0>, C4<0>;
L_000001bb92e8ca70 .functor XOR 1, L_000001bb92ee5530, L_000001bb92ee61b0, C4<0>, C4<0>;
L_000001bb92e8cae0 .functor XOR 1, L_000001bb92ee5f30, L_000001bb92ee5490, C4<0>, C4<0>;
L_000001bb92e8b650 .functor XOR 1, L_000001bb92ee7470, L_000001bb92ee5b70, C4<0>, C4<0>;
L_000001bb92e8b490 .functor XOR 1, L_000001bb92ee73d0, L_000001bb92ee7650, C4<0>, C4<0>;
L_000001bb92e8c3e0 .functor XOR 1, L_000001bb92ee5c10, L_000001bb92ee76f0, C4<0>, C4<0>;
L_000001bb92e8cd80 .functor XOR 1, L_000001bb92ee69d0, L_000001bb92ee6ed0, C4<0>, C4<0>;
L_000001bb92e8b5e0 .functor XOR 1, L_000001bb92ee67f0, L_000001bb92ee55d0, C4<0>, C4<0>;
L_000001bb92e8bdc0 .functor XOR 1, L_000001bb92ee5670, L_000001bb92ee6610, C4<0>, C4<0>;
L_000001bb92e8c450 .functor XOR 1, L_000001bb92ee6070, L_000001bb92ee5710, C4<0>, C4<0>;
L_000001bb92e8c0d0 .functor XOR 1, L_000001bb92ee5cb0, L_000001bb92ee5fd0, C4<0>, C4<0>;
L_000001bb92e8b420 .functor XOR 1, L_000001bb92ee6890, L_000001bb92ee5a30, C4<0>, C4<0>;
L_000001bb92e8be30 .functor XOR 1, L_000001bb92ee6a70, L_000001bb92ee5990, C4<0>, C4<0>;
L_000001bb92e8cbc0 .functor XOR 1, L_000001bb92ee5d50, L_000001bb92ee5850, C4<0>, C4<0>;
L_000001bb92e8c4c0 .functor XOR 1, L_000001bb92ee5170, L_000001bb92ee7290, C4<0>, C4<0>;
L_000001bb92e8b810 .functor XOR 1, L_000001bb92ee6110, L_000001bb92ee7150, C4<0>, C4<0>;
L_000001bb92e8c6f0 .functor XOR 1, L_000001bb92ee6930, L_000001bb92ee6430, C4<0>, C4<0>;
L_000001bb92e8c760 .functor XOR 1, L_000001bb92ee4f90, L_000001bb92ee6f70, C4<0>, C4<0>;
L_000001bb92e8cdf0 .functor XOR 1, L_000001bb92ee5df0, L_000001bb92ee64d0, C4<0>, C4<0>;
L_000001bb92e8ced0 .functor XOR 1, L_000001bb92ee5030, L_000001bb92ee71f0, C4<0>, C4<0>;
L_000001bb92e8c7d0 .functor XOR 1, L_000001bb92ee7010, L_000001bb92ee50d0, C4<0>, C4<0>;
L_000001bb92e8b500 .functor XOR 1, L_000001bb92ee70b0, L_000001bb92ee6250, C4<0>, C4<0>;
L_000001bb92e8c530 .functor XOR 1, L_000001bb92ee7510, L_000001bb92ee6570, C4<0>, C4<0>;
L_000001bb92e8c5a0 .functor XOR 1, L_000001bb92ee62f0, L_000001bb92ee66b0, C4<0>, C4<0>;
L_000001bb92e8b960 .functor XOR 1, L_000001bb92ee75b0, L_000001bb92ee57b0, C4<0>, C4<0>;
L_000001bb92e8c610 .functor XOR 1, L_000001bb92ee5e90, L_000001bb92ee5210, C4<0>, C4<0>;
L_000001bb92e8b570 .functor XOR 1, L_000001bb92ee6b10, L_000001bb92ee6bb0, C4<0>, C4<0>;
L_000001bb92e8b6c0/0/0 .functor OR 1, L_000001bb92ee5350, L_000001bb92ee7330, L_000001bb92ee6390, L_000001bb92ee5ad0;
L_000001bb92e8b6c0/0/4 .functor OR 1, L_000001bb92ee6750, L_000001bb92ee6c50, L_000001bb92ee6e30, L_000001bb92ee6cf0;
L_000001bb92e8b6c0/0/8 .functor OR 1, L_000001bb92ee6d90, L_000001bb92ee58f0, L_000001bb92ee53f0, L_000001bb92ee7c90;
L_000001bb92e8b6c0/0/12 .functor OR 1, L_000001bb92ee7d30, L_000001bb92ee7970, L_000001bb92ee78d0, L_000001bb92ee7dd0;
L_000001bb92e8b6c0/0/16 .functor OR 1, L_000001bb92ee7e70, L_000001bb92ee7790, L_000001bb92ee7b50, L_000001bb92ee7ab0;
L_000001bb92e8b6c0/0/20 .functor OR 1, L_000001bb92ee7bf0, L_000001bb92ee7a10, L_000001bb92ee7830, L_000001bb92ee0c10;
L_000001bb92e8b6c0/0/24 .functor OR 1, L_000001bb92ee0490, L_000001bb92ee1bb0, L_000001bb92ee1cf0, L_000001bb92ee0b70;
L_000001bb92e8b6c0/0/28 .functor OR 1, L_000001bb92edff90, L_000001bb92ee21f0, L_000001bb92ee0cb0, L_000001bb92ee0170;
L_000001bb92e8b6c0/1/0 .functor OR 1, L_000001bb92e8b6c0/0/0, L_000001bb92e8b6c0/0/4, L_000001bb92e8b6c0/0/8, L_000001bb92e8b6c0/0/12;
L_000001bb92e8b6c0/1/4 .functor OR 1, L_000001bb92e8b6c0/0/16, L_000001bb92e8b6c0/0/20, L_000001bb92e8b6c0/0/24, L_000001bb92e8b6c0/0/28;
L_000001bb92e8b6c0 .functor NOR 1, L_000001bb92e8b6c0/1/0, L_000001bb92e8b6c0/1/4, C4<0>, C4<0>;
v000001bb92e2df80_0 .net *"_ivl_0", 0 0, L_000001bb92e8bf10;  1 drivers
v000001bb92e2f2e0_0 .net *"_ivl_101", 0 0, L_000001bb92ee5a30;  1 drivers
v000001bb92e30280_0 .net *"_ivl_102", 0 0, L_000001bb92e8be30;  1 drivers
v000001bb92e2de40_0 .net *"_ivl_105", 0 0, L_000001bb92ee6a70;  1 drivers
v000001bb92e2e2a0_0 .net *"_ivl_107", 0 0, L_000001bb92ee5990;  1 drivers
v000001bb92e2fc40_0 .net *"_ivl_108", 0 0, L_000001bb92e8cbc0;  1 drivers
v000001bb92e2ea20_0 .net *"_ivl_11", 0 0, L_000001bb92e6b7d0;  1 drivers
v000001bb92e2e840_0 .net *"_ivl_111", 0 0, L_000001bb92ee5d50;  1 drivers
v000001bb92e2e520_0 .net *"_ivl_113", 0 0, L_000001bb92ee5850;  1 drivers
v000001bb92e2f060_0 .net *"_ivl_114", 0 0, L_000001bb92e8c4c0;  1 drivers
v000001bb92e2f740_0 .net *"_ivl_117", 0 0, L_000001bb92ee5170;  1 drivers
v000001bb92e2f100_0 .net *"_ivl_119", 0 0, L_000001bb92ee7290;  1 drivers
v000001bb92e2f380_0 .net *"_ivl_12", 0 0, L_000001bb92e8bf80;  1 drivers
v000001bb92e2e340_0 .net *"_ivl_120", 0 0, L_000001bb92e8b810;  1 drivers
v000001bb92e2e7a0_0 .net *"_ivl_123", 0 0, L_000001bb92ee6110;  1 drivers
v000001bb92e2e8e0_0 .net *"_ivl_125", 0 0, L_000001bb92ee7150;  1 drivers
v000001bb92e2f880_0 .net *"_ivl_126", 0 0, L_000001bb92e8c6f0;  1 drivers
v000001bb92e2dbc0_0 .net *"_ivl_129", 0 0, L_000001bb92ee6930;  1 drivers
v000001bb92e2eac0_0 .net *"_ivl_131", 0 0, L_000001bb92ee6430;  1 drivers
v000001bb92e2f6a0_0 .net *"_ivl_132", 0 0, L_000001bb92e8c760;  1 drivers
v000001bb92e2fba0_0 .net *"_ivl_135", 0 0, L_000001bb92ee4f90;  1 drivers
v000001bb92e2eb60_0 .net *"_ivl_137", 0 0, L_000001bb92ee6f70;  1 drivers
v000001bb92e2fce0_0 .net *"_ivl_138", 0 0, L_000001bb92e8cdf0;  1 drivers
v000001bb92e2fd80_0 .net *"_ivl_141", 0 0, L_000001bb92ee5df0;  1 drivers
v000001bb92e2fe20_0 .net *"_ivl_143", 0 0, L_000001bb92ee64d0;  1 drivers
v000001bb92e2ec00_0 .net *"_ivl_144", 0 0, L_000001bb92e8ced0;  1 drivers
v000001bb92e2f7e0_0 .net *"_ivl_147", 0 0, L_000001bb92ee5030;  1 drivers
v000001bb92e30000_0 .net *"_ivl_149", 0 0, L_000001bb92ee71f0;  1 drivers
v000001bb92e2e020_0 .net *"_ivl_15", 0 0, L_000001bb92e69250;  1 drivers
v000001bb92e2dc60_0 .net *"_ivl_150", 0 0, L_000001bb92e8c7d0;  1 drivers
v000001bb92e2e700_0 .net *"_ivl_153", 0 0, L_000001bb92ee7010;  1 drivers
v000001bb92e2fec0_0 .net *"_ivl_155", 0 0, L_000001bb92ee50d0;  1 drivers
v000001bb92e2eca0_0 .net *"_ivl_156", 0 0, L_000001bb92e8b500;  1 drivers
v000001bb92e2e3e0_0 .net *"_ivl_159", 0 0, L_000001bb92ee70b0;  1 drivers
v000001bb92e2ed40_0 .net *"_ivl_161", 0 0, L_000001bb92ee6250;  1 drivers
v000001bb92e2e480_0 .net *"_ivl_162", 0 0, L_000001bb92e8c530;  1 drivers
v000001bb92e2e5c0_0 .net *"_ivl_165", 0 0, L_000001bb92ee7510;  1 drivers
v000001bb92e2f4c0_0 .net *"_ivl_167", 0 0, L_000001bb92ee6570;  1 drivers
v000001bb92e2ff60_0 .net *"_ivl_168", 0 0, L_000001bb92e8c5a0;  1 drivers
v000001bb92e2dd00_0 .net *"_ivl_17", 0 0, L_000001bb92e692f0;  1 drivers
v000001bb92e2e660_0 .net *"_ivl_171", 0 0, L_000001bb92ee62f0;  1 drivers
v000001bb92e300a0_0 .net *"_ivl_173", 0 0, L_000001bb92ee66b0;  1 drivers
v000001bb92e2ede0_0 .net *"_ivl_174", 0 0, L_000001bb92e8b960;  1 drivers
v000001bb92e2dee0_0 .net *"_ivl_177", 0 0, L_000001bb92ee75b0;  1 drivers
v000001bb92e301e0_0 .net *"_ivl_179", 0 0, L_000001bb92ee57b0;  1 drivers
v000001bb92e2ee80_0 .net *"_ivl_18", 0 0, L_000001bb92e8ce60;  1 drivers
v000001bb92e2f420_0 .net *"_ivl_180", 0 0, L_000001bb92e8c610;  1 drivers
v000001bb92e2f560_0 .net *"_ivl_183", 0 0, L_000001bb92ee5e90;  1 drivers
v000001bb92e2e0c0_0 .net *"_ivl_185", 0 0, L_000001bb92ee5210;  1 drivers
v000001bb92e310e0_0 .net *"_ivl_186", 0 0, L_000001bb92e8b570;  1 drivers
v000001bb92e312c0_0 .net *"_ivl_190", 0 0, L_000001bb92ee6b10;  1 drivers
v000001bb92e31400_0 .net *"_ivl_192", 0 0, L_000001bb92ee6bb0;  1 drivers
v000001bb92e30f00_0 .net *"_ivl_194", 0 0, L_000001bb92ee5350;  1 drivers
v000001bb92e31360_0 .net *"_ivl_196", 0 0, L_000001bb92ee7330;  1 drivers
v000001bb92e31220_0 .net *"_ivl_198", 0 0, L_000001bb92ee6390;  1 drivers
v000001bb92e30dc0_0 .net *"_ivl_200", 0 0, L_000001bb92ee5ad0;  1 drivers
v000001bb92e31540_0 .net *"_ivl_202", 0 0, L_000001bb92ee6750;  1 drivers
v000001bb92e314a0_0 .net *"_ivl_204", 0 0, L_000001bb92ee6c50;  1 drivers
v000001bb92e30e60_0 .net *"_ivl_206", 0 0, L_000001bb92ee6e30;  1 drivers
v000001bb92e31860_0 .net *"_ivl_208", 0 0, L_000001bb92ee6cf0;  1 drivers
v000001bb92e317c0_0 .net *"_ivl_21", 0 0, L_000001bb92e69b10;  1 drivers
v000001bb92e315e0_0 .net *"_ivl_210", 0 0, L_000001bb92ee6d90;  1 drivers
v000001bb92e31680_0 .net *"_ivl_212", 0 0, L_000001bb92ee58f0;  1 drivers
v000001bb92e30820_0 .net *"_ivl_214", 0 0, L_000001bb92ee53f0;  1 drivers
v000001bb92e31720_0 .net *"_ivl_216", 0 0, L_000001bb92ee7c90;  1 drivers
v000001bb92e31180_0 .net *"_ivl_218", 0 0, L_000001bb92ee7d30;  1 drivers
v000001bb92e30320_0 .net *"_ivl_220", 0 0, L_000001bb92ee7970;  1 drivers
v000001bb92e30a00_0 .net *"_ivl_222", 0 0, L_000001bb92ee78d0;  1 drivers
v000001bb92e31900_0 .net *"_ivl_224", 0 0, L_000001bb92ee7dd0;  1 drivers
v000001bb92e319a0_0 .net *"_ivl_226", 0 0, L_000001bb92ee7e70;  1 drivers
v000001bb92e303c0_0 .net *"_ivl_228", 0 0, L_000001bb92ee7790;  1 drivers
v000001bb92e30fa0_0 .net *"_ivl_23", 0 0, L_000001bb92e694d0;  1 drivers
v000001bb92e30460_0 .net *"_ivl_230", 0 0, L_000001bb92ee7b50;  1 drivers
v000001bb92e30500_0 .net *"_ivl_232", 0 0, L_000001bb92ee7ab0;  1 drivers
v000001bb92e30c80_0 .net *"_ivl_234", 0 0, L_000001bb92ee7bf0;  1 drivers
v000001bb92e306e0_0 .net *"_ivl_236", 0 0, L_000001bb92ee7a10;  1 drivers
v000001bb92e305a0_0 .net *"_ivl_238", 0 0, L_000001bb92ee7830;  1 drivers
v000001bb92e30640_0 .net *"_ivl_24", 0 0, L_000001bb92e8cb50;  1 drivers
v000001bb92e30780_0 .net *"_ivl_240", 0 0, L_000001bb92ee0c10;  1 drivers
v000001bb92e308c0_0 .net *"_ivl_242", 0 0, L_000001bb92ee0490;  1 drivers
v000001bb92e30960_0 .net *"_ivl_244", 0 0, L_000001bb92ee1bb0;  1 drivers
v000001bb92e30aa0_0 .net *"_ivl_246", 0 0, L_000001bb92ee1cf0;  1 drivers
v000001bb92e30b40_0 .net *"_ivl_248", 0 0, L_000001bb92ee0b70;  1 drivers
v000001bb92e30be0_0 .net *"_ivl_250", 0 0, L_000001bb92edff90;  1 drivers
v000001bb92e30d20_0 .net *"_ivl_252", 0 0, L_000001bb92ee21f0;  1 drivers
v000001bb92e31040_0 .net *"_ivl_254", 0 0, L_000001bb92ee0cb0;  1 drivers
v000001bb92d52ad0_0 .net *"_ivl_256", 0 0, L_000001bb92ee0170;  1 drivers
v000001bb92e33390_0 .net *"_ivl_27", 0 0, L_000001bb92e69390;  1 drivers
v000001bb92e33610_0 .net *"_ivl_29", 0 0, L_000001bb92e696b0;  1 drivers
v000001bb92e336b0_0 .net *"_ivl_3", 0 0, L_000001bb92e6b5f0;  1 drivers
v000001bb92e33250_0 .net *"_ivl_30", 0 0, L_000001bb92e8bab0;  1 drivers
v000001bb92e32170_0 .net *"_ivl_33", 0 0, L_000001bb92e699d0;  1 drivers
v000001bb92e340b0_0 .net *"_ivl_35", 0 0, L_000001bb92e69c50;  1 drivers
v000001bb92e32210_0 .net *"_ivl_36", 0 0, L_000001bb92e8ca70;  1 drivers
v000001bb92e33750_0 .net *"_ivl_39", 0 0, L_000001bb92ee5530;  1 drivers
v000001bb92e32990_0 .net *"_ivl_41", 0 0, L_000001bb92ee61b0;  1 drivers
v000001bb92e31bd0_0 .net *"_ivl_42", 0 0, L_000001bb92e8cae0;  1 drivers
v000001bb92e341f0_0 .net *"_ivl_45", 0 0, L_000001bb92ee5f30;  1 drivers
v000001bb92e33890_0 .net *"_ivl_47", 0 0, L_000001bb92ee5490;  1 drivers
v000001bb92e32530_0 .net *"_ivl_48", 0 0, L_000001bb92e8b650;  1 drivers
v000001bb92e31f90_0 .net *"_ivl_5", 0 0, L_000001bb92e6b690;  1 drivers
v000001bb92e33d90_0 .net *"_ivl_51", 0 0, L_000001bb92ee7470;  1 drivers
v000001bb92e32490_0 .net *"_ivl_53", 0 0, L_000001bb92ee5b70;  1 drivers
v000001bb92e337f0_0 .net *"_ivl_54", 0 0, L_000001bb92e8b490;  1 drivers
v000001bb92e31db0_0 .net *"_ivl_57", 0 0, L_000001bb92ee73d0;  1 drivers
v000001bb92e322b0_0 .net *"_ivl_59", 0 0, L_000001bb92ee7650;  1 drivers
v000001bb92e320d0_0 .net *"_ivl_6", 0 0, L_000001bb92e8c060;  1 drivers
v000001bb92e33a70_0 .net *"_ivl_60", 0 0, L_000001bb92e8c3e0;  1 drivers
v000001bb92e33e30_0 .net *"_ivl_63", 0 0, L_000001bb92ee5c10;  1 drivers
v000001bb92e33ed0_0 .net *"_ivl_65", 0 0, L_000001bb92ee76f0;  1 drivers
v000001bb92e33b10_0 .net *"_ivl_66", 0 0, L_000001bb92e8cd80;  1 drivers
v000001bb92e32c10_0 .net *"_ivl_69", 0 0, L_000001bb92ee69d0;  1 drivers
v000001bb92e32a30_0 .net *"_ivl_71", 0 0, L_000001bb92ee6ed0;  1 drivers
v000001bb92e32850_0 .net *"_ivl_72", 0 0, L_000001bb92e8b5e0;  1 drivers
v000001bb92e33f70_0 .net *"_ivl_75", 0 0, L_000001bb92ee67f0;  1 drivers
v000001bb92e34150_0 .net *"_ivl_77", 0 0, L_000001bb92ee55d0;  1 drivers
v000001bb92e32ad0_0 .net *"_ivl_78", 0 0, L_000001bb92e8bdc0;  1 drivers
v000001bb92e33930_0 .net *"_ivl_81", 0 0, L_000001bb92ee5670;  1 drivers
v000001bb92e32e90_0 .net *"_ivl_83", 0 0, L_000001bb92ee6610;  1 drivers
v000001bb92e31b30_0 .net *"_ivl_84", 0 0, L_000001bb92e8c450;  1 drivers
v000001bb92e327b0_0 .net *"_ivl_87", 0 0, L_000001bb92ee6070;  1 drivers
v000001bb92e339d0_0 .net *"_ivl_89", 0 0, L_000001bb92ee5710;  1 drivers
v000001bb92e33bb0_0 .net *"_ivl_9", 0 0, L_000001bb92e6b730;  1 drivers
v000001bb92e32b70_0 .net *"_ivl_90", 0 0, L_000001bb92e8c0d0;  1 drivers
v000001bb92e33c50_0 .net *"_ivl_93", 0 0, L_000001bb92ee5cb0;  1 drivers
v000001bb92e34010_0 .net *"_ivl_95", 0 0, L_000001bb92ee5fd0;  1 drivers
v000001bb92e34290_0 .net *"_ivl_96", 0 0, L_000001bb92e8b420;  1 drivers
v000001bb92e32cb0_0 .net *"_ivl_99", 0 0, L_000001bb92ee6890;  1 drivers
v000001bb92e33cf0_0 .net "a", 31 0, v000001bb92e3f3e0_0;  alias, 1 drivers
v000001bb92e31c70_0 .net "b", 31 0, v000001bb92e3f480_0;  alias, 1 drivers
v000001bb92e32030_0 .net "out", 0 0, L_000001bb92e8b6c0;  alias, 1 drivers
v000001bb92e334d0_0 .net "temp", 31 0, L_000001bb92ee52b0;  1 drivers
L_000001bb92e6b5f0 .part v000001bb92e3f3e0_0, 0, 1;
L_000001bb92e6b690 .part v000001bb92e3f480_0, 0, 1;
L_000001bb92e6b730 .part v000001bb92e3f3e0_0, 1, 1;
L_000001bb92e6b7d0 .part v000001bb92e3f480_0, 1, 1;
L_000001bb92e69250 .part v000001bb92e3f3e0_0, 2, 1;
L_000001bb92e692f0 .part v000001bb92e3f480_0, 2, 1;
L_000001bb92e69b10 .part v000001bb92e3f3e0_0, 3, 1;
L_000001bb92e694d0 .part v000001bb92e3f480_0, 3, 1;
L_000001bb92e69390 .part v000001bb92e3f3e0_0, 4, 1;
L_000001bb92e696b0 .part v000001bb92e3f480_0, 4, 1;
L_000001bb92e699d0 .part v000001bb92e3f3e0_0, 5, 1;
L_000001bb92e69c50 .part v000001bb92e3f480_0, 5, 1;
L_000001bb92ee5530 .part v000001bb92e3f3e0_0, 6, 1;
L_000001bb92ee61b0 .part v000001bb92e3f480_0, 6, 1;
L_000001bb92ee5f30 .part v000001bb92e3f3e0_0, 7, 1;
L_000001bb92ee5490 .part v000001bb92e3f480_0, 7, 1;
L_000001bb92ee7470 .part v000001bb92e3f3e0_0, 8, 1;
L_000001bb92ee5b70 .part v000001bb92e3f480_0, 8, 1;
L_000001bb92ee73d0 .part v000001bb92e3f3e0_0, 9, 1;
L_000001bb92ee7650 .part v000001bb92e3f480_0, 9, 1;
L_000001bb92ee5c10 .part v000001bb92e3f3e0_0, 10, 1;
L_000001bb92ee76f0 .part v000001bb92e3f480_0, 10, 1;
L_000001bb92ee69d0 .part v000001bb92e3f3e0_0, 11, 1;
L_000001bb92ee6ed0 .part v000001bb92e3f480_0, 11, 1;
L_000001bb92ee67f0 .part v000001bb92e3f3e0_0, 12, 1;
L_000001bb92ee55d0 .part v000001bb92e3f480_0, 12, 1;
L_000001bb92ee5670 .part v000001bb92e3f3e0_0, 13, 1;
L_000001bb92ee6610 .part v000001bb92e3f480_0, 13, 1;
L_000001bb92ee6070 .part v000001bb92e3f3e0_0, 14, 1;
L_000001bb92ee5710 .part v000001bb92e3f480_0, 14, 1;
L_000001bb92ee5cb0 .part v000001bb92e3f3e0_0, 15, 1;
L_000001bb92ee5fd0 .part v000001bb92e3f480_0, 15, 1;
L_000001bb92ee6890 .part v000001bb92e3f3e0_0, 16, 1;
L_000001bb92ee5a30 .part v000001bb92e3f480_0, 16, 1;
L_000001bb92ee6a70 .part v000001bb92e3f3e0_0, 17, 1;
L_000001bb92ee5990 .part v000001bb92e3f480_0, 17, 1;
L_000001bb92ee5d50 .part v000001bb92e3f3e0_0, 18, 1;
L_000001bb92ee5850 .part v000001bb92e3f480_0, 18, 1;
L_000001bb92ee5170 .part v000001bb92e3f3e0_0, 19, 1;
L_000001bb92ee7290 .part v000001bb92e3f480_0, 19, 1;
L_000001bb92ee6110 .part v000001bb92e3f3e0_0, 20, 1;
L_000001bb92ee7150 .part v000001bb92e3f480_0, 20, 1;
L_000001bb92ee6930 .part v000001bb92e3f3e0_0, 21, 1;
L_000001bb92ee6430 .part v000001bb92e3f480_0, 21, 1;
L_000001bb92ee4f90 .part v000001bb92e3f3e0_0, 22, 1;
L_000001bb92ee6f70 .part v000001bb92e3f480_0, 22, 1;
L_000001bb92ee5df0 .part v000001bb92e3f3e0_0, 23, 1;
L_000001bb92ee64d0 .part v000001bb92e3f480_0, 23, 1;
L_000001bb92ee5030 .part v000001bb92e3f3e0_0, 24, 1;
L_000001bb92ee71f0 .part v000001bb92e3f480_0, 24, 1;
L_000001bb92ee7010 .part v000001bb92e3f3e0_0, 25, 1;
L_000001bb92ee50d0 .part v000001bb92e3f480_0, 25, 1;
L_000001bb92ee70b0 .part v000001bb92e3f3e0_0, 26, 1;
L_000001bb92ee6250 .part v000001bb92e3f480_0, 26, 1;
L_000001bb92ee7510 .part v000001bb92e3f3e0_0, 27, 1;
L_000001bb92ee6570 .part v000001bb92e3f480_0, 27, 1;
L_000001bb92ee62f0 .part v000001bb92e3f3e0_0, 28, 1;
L_000001bb92ee66b0 .part v000001bb92e3f480_0, 28, 1;
L_000001bb92ee75b0 .part v000001bb92e3f3e0_0, 29, 1;
L_000001bb92ee57b0 .part v000001bb92e3f480_0, 29, 1;
L_000001bb92ee5e90 .part v000001bb92e3f3e0_0, 30, 1;
L_000001bb92ee5210 .part v000001bb92e3f480_0, 30, 1;
LS_000001bb92ee52b0_0_0 .concat8 [ 1 1 1 1], L_000001bb92e8bf10, L_000001bb92e8c060, L_000001bb92e8bf80, L_000001bb92e8ce60;
LS_000001bb92ee52b0_0_4 .concat8 [ 1 1 1 1], L_000001bb92e8cb50, L_000001bb92e8bab0, L_000001bb92e8ca70, L_000001bb92e8cae0;
LS_000001bb92ee52b0_0_8 .concat8 [ 1 1 1 1], L_000001bb92e8b650, L_000001bb92e8b490, L_000001bb92e8c3e0, L_000001bb92e8cd80;
LS_000001bb92ee52b0_0_12 .concat8 [ 1 1 1 1], L_000001bb92e8b5e0, L_000001bb92e8bdc0, L_000001bb92e8c450, L_000001bb92e8c0d0;
LS_000001bb92ee52b0_0_16 .concat8 [ 1 1 1 1], L_000001bb92e8b420, L_000001bb92e8be30, L_000001bb92e8cbc0, L_000001bb92e8c4c0;
LS_000001bb92ee52b0_0_20 .concat8 [ 1 1 1 1], L_000001bb92e8b810, L_000001bb92e8c6f0, L_000001bb92e8c760, L_000001bb92e8cdf0;
LS_000001bb92ee52b0_0_24 .concat8 [ 1 1 1 1], L_000001bb92e8ced0, L_000001bb92e8c7d0, L_000001bb92e8b500, L_000001bb92e8c530;
LS_000001bb92ee52b0_0_28 .concat8 [ 1 1 1 1], L_000001bb92e8c5a0, L_000001bb92e8b960, L_000001bb92e8c610, L_000001bb92e8b570;
LS_000001bb92ee52b0_1_0 .concat8 [ 4 4 4 4], LS_000001bb92ee52b0_0_0, LS_000001bb92ee52b0_0_4, LS_000001bb92ee52b0_0_8, LS_000001bb92ee52b0_0_12;
LS_000001bb92ee52b0_1_4 .concat8 [ 4 4 4 4], LS_000001bb92ee52b0_0_16, LS_000001bb92ee52b0_0_20, LS_000001bb92ee52b0_0_24, LS_000001bb92ee52b0_0_28;
L_000001bb92ee52b0 .concat8 [ 16 16 0 0], LS_000001bb92ee52b0_1_0, LS_000001bb92ee52b0_1_4;
L_000001bb92ee6b10 .part v000001bb92e3f3e0_0, 31, 1;
L_000001bb92ee6bb0 .part v000001bb92e3f480_0, 31, 1;
L_000001bb92ee5350 .part L_000001bb92ee52b0, 0, 1;
L_000001bb92ee7330 .part L_000001bb92ee52b0, 1, 1;
L_000001bb92ee6390 .part L_000001bb92ee52b0, 2, 1;
L_000001bb92ee5ad0 .part L_000001bb92ee52b0, 3, 1;
L_000001bb92ee6750 .part L_000001bb92ee52b0, 4, 1;
L_000001bb92ee6c50 .part L_000001bb92ee52b0, 5, 1;
L_000001bb92ee6e30 .part L_000001bb92ee52b0, 6, 1;
L_000001bb92ee6cf0 .part L_000001bb92ee52b0, 7, 1;
L_000001bb92ee6d90 .part L_000001bb92ee52b0, 8, 1;
L_000001bb92ee58f0 .part L_000001bb92ee52b0, 9, 1;
L_000001bb92ee53f0 .part L_000001bb92ee52b0, 10, 1;
L_000001bb92ee7c90 .part L_000001bb92ee52b0, 11, 1;
L_000001bb92ee7d30 .part L_000001bb92ee52b0, 12, 1;
L_000001bb92ee7970 .part L_000001bb92ee52b0, 13, 1;
L_000001bb92ee78d0 .part L_000001bb92ee52b0, 14, 1;
L_000001bb92ee7dd0 .part L_000001bb92ee52b0, 15, 1;
L_000001bb92ee7e70 .part L_000001bb92ee52b0, 16, 1;
L_000001bb92ee7790 .part L_000001bb92ee52b0, 17, 1;
L_000001bb92ee7b50 .part L_000001bb92ee52b0, 18, 1;
L_000001bb92ee7ab0 .part L_000001bb92ee52b0, 19, 1;
L_000001bb92ee7bf0 .part L_000001bb92ee52b0, 20, 1;
L_000001bb92ee7a10 .part L_000001bb92ee52b0, 21, 1;
L_000001bb92ee7830 .part L_000001bb92ee52b0, 22, 1;
L_000001bb92ee0c10 .part L_000001bb92ee52b0, 23, 1;
L_000001bb92ee0490 .part L_000001bb92ee52b0, 24, 1;
L_000001bb92ee1bb0 .part L_000001bb92ee52b0, 25, 1;
L_000001bb92ee1cf0 .part L_000001bb92ee52b0, 26, 1;
L_000001bb92ee0b70 .part L_000001bb92ee52b0, 27, 1;
L_000001bb92edff90 .part L_000001bb92ee52b0, 28, 1;
L_000001bb92ee21f0 .part L_000001bb92ee52b0, 29, 1;
L_000001bb92ee0cb0 .part L_000001bb92ee52b0, 30, 1;
L_000001bb92ee0170 .part L_000001bb92ee52b0, 31, 1;
S_000001bb92c402d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001bb92bf9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001bb92dca770 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001bb92e8bce0 .functor NOT 1, L_000001bb92e6b230, C4<0>, C4<0>, C4<0>;
v000001bb92e32d50_0 .net "A", 31 0, v000001bb92e3f3e0_0;  alias, 1 drivers
v000001bb92e32710_0 .net "ALUOP", 3 0, v000001bb92e331b0_0;  alias, 1 drivers
v000001bb92e32f30_0 .net "B", 31 0, v000001bb92e3f480_0;  alias, 1 drivers
v000001bb92e32fd0_0 .var "CF", 0 0;
v000001bb92e33070_0 .net "ZF", 0 0, L_000001bb92e8bce0;  alias, 1 drivers
v000001bb92e33110_0 .net *"_ivl_1", 0 0, L_000001bb92e6b230;  1 drivers
v000001bb92e33570_0 .var "res", 31 0;
E_000001bb92dca9b0 .event anyedge, v000001bb92e32710_0, v000001bb92e33cf0_0, v000001bb92e31c70_0, v000001bb92e32fd0_0;
L_000001bb92e6b230 .reduce/or v000001bb92e33570_0;
S_000001bb92c3d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001bb92bf9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001bb92e362f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e36328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e36360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e36398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e363d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e36408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e36440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e36478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e364b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e364e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e36520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e36558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e36590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e365c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e36600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e36638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e36670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e366a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e366e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e36718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e36750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e36788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e367c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e367f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e36830 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb92e331b0_0 .var "ALU_OP", 3 0;
v000001bb92e332f0_0 .net "opcode", 11 0, v000001bb92e3e3a0_0;  alias, 1 drivers
E_000001bb92dc9bf0 .event anyedge, v000001bb92d2d470_0;
S_000001bb92c3da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001bb92e40920_0 .net "EX1_forward_to_B", 31 0, v000001bb92e41460_0;  alias, 1 drivers
v000001bb92e413c0_0 .net "EX_PFC", 31 0, v000001bb92e41280_0;  alias, 1 drivers
v000001bb92e410a0_0 .net "EX_PFC_to_IF", 31 0, L_000001bb92e6ad30;  alias, 1 drivers
v000001bb92e40ec0_0 .net "alu_selA", 1 0, L_000001bb92e6c810;  alias, 1 drivers
v000001bb92e41140_0 .net "alu_selB", 1 0, L_000001bb92e6f830;  alias, 1 drivers
v000001bb92e40600_0 .net "ex_haz", 31 0, v000001bb92e2e200_0;  alias, 1 drivers
v000001bb92e40ce0_0 .net "id_haz", 31 0, L_000001bb92e69430;  alias, 1 drivers
v000001bb92e411e0_0 .net "is_jr", 0 0, v000001bb92e41000_0;  alias, 1 drivers
v000001bb92e407e0_0 .net "mem_haz", 31 0, L_000001bb92e8d170;  alias, 1 drivers
v000001bb92e41780_0 .net "oper1", 31 0, L_000001bb92e76d60;  alias, 1 drivers
v000001bb92e40d80_0 .net "oper2", 31 0, L_000001bb92e8c140;  alias, 1 drivers
v000001bb92e40c40_0 .net "pc", 31 0, v000001bb92e40240_0;  alias, 1 drivers
v000001bb92e409c0_0 .net "rs1", 31 0, v000001bb92e406a0_0;  alias, 1 drivers
v000001bb92e40ba0_0 .net "rs2_in", 31 0, v000001bb92e40880_0;  alias, 1 drivers
v000001bb92e401a0_0 .net "rs2_out", 31 0, L_000001bb92e8c1b0;  alias, 1 drivers
v000001bb92e40100_0 .net "store_rs2_forward", 1 0, L_000001bb92e6e7f0;  alias, 1 drivers
L_000001bb92e6ad30 .functor MUXZ 32, v000001bb92e41280_0, L_000001bb92e76d60, v000001bb92e41000_0, C4<>;
S_000001bb92bf8200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001bb92c3da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bb92dca3f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bb92e76900 .functor NOT 1, L_000001bb92e69ed0, C4<0>, C4<0>, C4<0>;
L_000001bb92e76970 .functor NOT 1, L_000001bb92e6a650, C4<0>, C4<0>, C4<0>;
L_000001bb92e76a50 .functor NOT 1, L_000001bb92e69e30, C4<0>, C4<0>, C4<0>;
L_000001bb92e75860 .functor NOT 1, L_000001bb92e6ae70, C4<0>, C4<0>, C4<0>;
L_000001bb92e75470 .functor AND 32, L_000001bb92e75e10, v000001bb92e406a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e75550 .functor AND 32, L_000001bb92e75400, L_000001bb92e8d170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e75710 .functor OR 32, L_000001bb92e75470, L_000001bb92e75550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb92e75780 .functor AND 32, L_000001bb92e76ac0, v000001bb92e2e200_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e757f0 .functor OR 32, L_000001bb92e75710, L_000001bb92e75780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb92e76dd0 .functor AND 32, L_000001bb92e754e0, L_000001bb92e69430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e76d60 .functor OR 32, L_000001bb92e757f0, L_000001bb92e76dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb92e350f0_0 .net *"_ivl_1", 0 0, L_000001bb92e69ed0;  1 drivers
v000001bb92e35190_0 .net *"_ivl_13", 0 0, L_000001bb92e69e30;  1 drivers
v000001bb92e35230_0 .net *"_ivl_14", 0 0, L_000001bb92e76a50;  1 drivers
v000001bb92e352d0_0 .net *"_ivl_19", 0 0, L_000001bb92e6a0b0;  1 drivers
v000001bb92e354b0_0 .net *"_ivl_2", 0 0, L_000001bb92e76900;  1 drivers
v000001bb92e395a0_0 .net *"_ivl_23", 0 0, L_000001bb92e6a790;  1 drivers
v000001bb92e37a20_0 .net *"_ivl_27", 0 0, L_000001bb92e6ae70;  1 drivers
v000001bb92e37980_0 .net *"_ivl_28", 0 0, L_000001bb92e75860;  1 drivers
v000001bb92e39fa0_0 .net *"_ivl_33", 0 0, L_000001bb92e6a150;  1 drivers
v000001bb92e39140_0 .net *"_ivl_37", 0 0, L_000001bb92e69cf0;  1 drivers
v000001bb92e39a00_0 .net *"_ivl_40", 31 0, L_000001bb92e75470;  1 drivers
v000001bb92e389c0_0 .net *"_ivl_42", 31 0, L_000001bb92e75550;  1 drivers
v000001bb92e38100_0 .net *"_ivl_44", 31 0, L_000001bb92e75710;  1 drivers
v000001bb92e396e0_0 .net *"_ivl_46", 31 0, L_000001bb92e75780;  1 drivers
v000001bb92e381a0_0 .net *"_ivl_48", 31 0, L_000001bb92e757f0;  1 drivers
v000001bb92e39dc0_0 .net *"_ivl_50", 31 0, L_000001bb92e76dd0;  1 drivers
v000001bb92e391e0_0 .net *"_ivl_7", 0 0, L_000001bb92e6a650;  1 drivers
v000001bb92e37ac0_0 .net *"_ivl_8", 0 0, L_000001bb92e76970;  1 drivers
v000001bb92e38f60_0 .net "ina", 31 0, v000001bb92e406a0_0;  alias, 1 drivers
v000001bb92e38240_0 .net "inb", 31 0, L_000001bb92e8d170;  alias, 1 drivers
v000001bb92e39280_0 .net "inc", 31 0, v000001bb92e2e200_0;  alias, 1 drivers
v000001bb92e39780_0 .net "ind", 31 0, L_000001bb92e69430;  alias, 1 drivers
v000001bb92e39320_0 .net "out", 31 0, L_000001bb92e76d60;  alias, 1 drivers
v000001bb92e37b60_0 .net "s0", 31 0, L_000001bb92e75e10;  1 drivers
v000001bb92e393c0_0 .net "s1", 31 0, L_000001bb92e75400;  1 drivers
v000001bb92e38920_0 .net "s2", 31 0, L_000001bb92e76ac0;  1 drivers
v000001bb92e39500_0 .net "s3", 31 0, L_000001bb92e754e0;  1 drivers
v000001bb92e38740_0 .net "sel", 1 0, L_000001bb92e6c810;  alias, 1 drivers
L_000001bb92e69ed0 .part L_000001bb92e6c810, 1, 1;
LS_000001bb92e6a290_0_0 .concat [ 1 1 1 1], L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900;
LS_000001bb92e6a290_0_4 .concat [ 1 1 1 1], L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900;
LS_000001bb92e6a290_0_8 .concat [ 1 1 1 1], L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900;
LS_000001bb92e6a290_0_12 .concat [ 1 1 1 1], L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900;
LS_000001bb92e6a290_0_16 .concat [ 1 1 1 1], L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900;
LS_000001bb92e6a290_0_20 .concat [ 1 1 1 1], L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900;
LS_000001bb92e6a290_0_24 .concat [ 1 1 1 1], L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900;
LS_000001bb92e6a290_0_28 .concat [ 1 1 1 1], L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900, L_000001bb92e76900;
LS_000001bb92e6a290_1_0 .concat [ 4 4 4 4], LS_000001bb92e6a290_0_0, LS_000001bb92e6a290_0_4, LS_000001bb92e6a290_0_8, LS_000001bb92e6a290_0_12;
LS_000001bb92e6a290_1_4 .concat [ 4 4 4 4], LS_000001bb92e6a290_0_16, LS_000001bb92e6a290_0_20, LS_000001bb92e6a290_0_24, LS_000001bb92e6a290_0_28;
L_000001bb92e6a290 .concat [ 16 16 0 0], LS_000001bb92e6a290_1_0, LS_000001bb92e6a290_1_4;
L_000001bb92e6a650 .part L_000001bb92e6c810, 0, 1;
LS_000001bb92e6a510_0_0 .concat [ 1 1 1 1], L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970;
LS_000001bb92e6a510_0_4 .concat [ 1 1 1 1], L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970;
LS_000001bb92e6a510_0_8 .concat [ 1 1 1 1], L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970;
LS_000001bb92e6a510_0_12 .concat [ 1 1 1 1], L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970;
LS_000001bb92e6a510_0_16 .concat [ 1 1 1 1], L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970;
LS_000001bb92e6a510_0_20 .concat [ 1 1 1 1], L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970;
LS_000001bb92e6a510_0_24 .concat [ 1 1 1 1], L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970;
LS_000001bb92e6a510_0_28 .concat [ 1 1 1 1], L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970, L_000001bb92e76970;
LS_000001bb92e6a510_1_0 .concat [ 4 4 4 4], LS_000001bb92e6a510_0_0, LS_000001bb92e6a510_0_4, LS_000001bb92e6a510_0_8, LS_000001bb92e6a510_0_12;
LS_000001bb92e6a510_1_4 .concat [ 4 4 4 4], LS_000001bb92e6a510_0_16, LS_000001bb92e6a510_0_20, LS_000001bb92e6a510_0_24, LS_000001bb92e6a510_0_28;
L_000001bb92e6a510 .concat [ 16 16 0 0], LS_000001bb92e6a510_1_0, LS_000001bb92e6a510_1_4;
L_000001bb92e69e30 .part L_000001bb92e6c810, 1, 1;
LS_000001bb92e6b2d0_0_0 .concat [ 1 1 1 1], L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50;
LS_000001bb92e6b2d0_0_4 .concat [ 1 1 1 1], L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50;
LS_000001bb92e6b2d0_0_8 .concat [ 1 1 1 1], L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50;
LS_000001bb92e6b2d0_0_12 .concat [ 1 1 1 1], L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50;
LS_000001bb92e6b2d0_0_16 .concat [ 1 1 1 1], L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50;
LS_000001bb92e6b2d0_0_20 .concat [ 1 1 1 1], L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50;
LS_000001bb92e6b2d0_0_24 .concat [ 1 1 1 1], L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50;
LS_000001bb92e6b2d0_0_28 .concat [ 1 1 1 1], L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50, L_000001bb92e76a50;
LS_000001bb92e6b2d0_1_0 .concat [ 4 4 4 4], LS_000001bb92e6b2d0_0_0, LS_000001bb92e6b2d0_0_4, LS_000001bb92e6b2d0_0_8, LS_000001bb92e6b2d0_0_12;
LS_000001bb92e6b2d0_1_4 .concat [ 4 4 4 4], LS_000001bb92e6b2d0_0_16, LS_000001bb92e6b2d0_0_20, LS_000001bb92e6b2d0_0_24, LS_000001bb92e6b2d0_0_28;
L_000001bb92e6b2d0 .concat [ 16 16 0 0], LS_000001bb92e6b2d0_1_0, LS_000001bb92e6b2d0_1_4;
L_000001bb92e6a0b0 .part L_000001bb92e6c810, 0, 1;
LS_000001bb92e6af10_0_0 .concat [ 1 1 1 1], L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0;
LS_000001bb92e6af10_0_4 .concat [ 1 1 1 1], L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0;
LS_000001bb92e6af10_0_8 .concat [ 1 1 1 1], L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0;
LS_000001bb92e6af10_0_12 .concat [ 1 1 1 1], L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0;
LS_000001bb92e6af10_0_16 .concat [ 1 1 1 1], L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0;
LS_000001bb92e6af10_0_20 .concat [ 1 1 1 1], L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0;
LS_000001bb92e6af10_0_24 .concat [ 1 1 1 1], L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0;
LS_000001bb92e6af10_0_28 .concat [ 1 1 1 1], L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0, L_000001bb92e6a0b0;
LS_000001bb92e6af10_1_0 .concat [ 4 4 4 4], LS_000001bb92e6af10_0_0, LS_000001bb92e6af10_0_4, LS_000001bb92e6af10_0_8, LS_000001bb92e6af10_0_12;
LS_000001bb92e6af10_1_4 .concat [ 4 4 4 4], LS_000001bb92e6af10_0_16, LS_000001bb92e6af10_0_20, LS_000001bb92e6af10_0_24, LS_000001bb92e6af10_0_28;
L_000001bb92e6af10 .concat [ 16 16 0 0], LS_000001bb92e6af10_1_0, LS_000001bb92e6af10_1_4;
L_000001bb92e6a790 .part L_000001bb92e6c810, 1, 1;
LS_000001bb92e6a5b0_0_0 .concat [ 1 1 1 1], L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790;
LS_000001bb92e6a5b0_0_4 .concat [ 1 1 1 1], L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790;
LS_000001bb92e6a5b0_0_8 .concat [ 1 1 1 1], L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790;
LS_000001bb92e6a5b0_0_12 .concat [ 1 1 1 1], L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790;
LS_000001bb92e6a5b0_0_16 .concat [ 1 1 1 1], L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790;
LS_000001bb92e6a5b0_0_20 .concat [ 1 1 1 1], L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790;
LS_000001bb92e6a5b0_0_24 .concat [ 1 1 1 1], L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790;
LS_000001bb92e6a5b0_0_28 .concat [ 1 1 1 1], L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790, L_000001bb92e6a790;
LS_000001bb92e6a5b0_1_0 .concat [ 4 4 4 4], LS_000001bb92e6a5b0_0_0, LS_000001bb92e6a5b0_0_4, LS_000001bb92e6a5b0_0_8, LS_000001bb92e6a5b0_0_12;
LS_000001bb92e6a5b0_1_4 .concat [ 4 4 4 4], LS_000001bb92e6a5b0_0_16, LS_000001bb92e6a5b0_0_20, LS_000001bb92e6a5b0_0_24, LS_000001bb92e6a5b0_0_28;
L_000001bb92e6a5b0 .concat [ 16 16 0 0], LS_000001bb92e6a5b0_1_0, LS_000001bb92e6a5b0_1_4;
L_000001bb92e6ae70 .part L_000001bb92e6c810, 0, 1;
LS_000001bb92e69110_0_0 .concat [ 1 1 1 1], L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860;
LS_000001bb92e69110_0_4 .concat [ 1 1 1 1], L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860;
LS_000001bb92e69110_0_8 .concat [ 1 1 1 1], L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860;
LS_000001bb92e69110_0_12 .concat [ 1 1 1 1], L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860;
LS_000001bb92e69110_0_16 .concat [ 1 1 1 1], L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860;
LS_000001bb92e69110_0_20 .concat [ 1 1 1 1], L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860;
LS_000001bb92e69110_0_24 .concat [ 1 1 1 1], L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860;
LS_000001bb92e69110_0_28 .concat [ 1 1 1 1], L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860, L_000001bb92e75860;
LS_000001bb92e69110_1_0 .concat [ 4 4 4 4], LS_000001bb92e69110_0_0, LS_000001bb92e69110_0_4, LS_000001bb92e69110_0_8, LS_000001bb92e69110_0_12;
LS_000001bb92e69110_1_4 .concat [ 4 4 4 4], LS_000001bb92e69110_0_16, LS_000001bb92e69110_0_20, LS_000001bb92e69110_0_24, LS_000001bb92e69110_0_28;
L_000001bb92e69110 .concat [ 16 16 0 0], LS_000001bb92e69110_1_0, LS_000001bb92e69110_1_4;
L_000001bb92e6a150 .part L_000001bb92e6c810, 1, 1;
LS_000001bb92e69890_0_0 .concat [ 1 1 1 1], L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150;
LS_000001bb92e69890_0_4 .concat [ 1 1 1 1], L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150;
LS_000001bb92e69890_0_8 .concat [ 1 1 1 1], L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150;
LS_000001bb92e69890_0_12 .concat [ 1 1 1 1], L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150;
LS_000001bb92e69890_0_16 .concat [ 1 1 1 1], L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150;
LS_000001bb92e69890_0_20 .concat [ 1 1 1 1], L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150;
LS_000001bb92e69890_0_24 .concat [ 1 1 1 1], L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150;
LS_000001bb92e69890_0_28 .concat [ 1 1 1 1], L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150, L_000001bb92e6a150;
LS_000001bb92e69890_1_0 .concat [ 4 4 4 4], LS_000001bb92e69890_0_0, LS_000001bb92e69890_0_4, LS_000001bb92e69890_0_8, LS_000001bb92e69890_0_12;
LS_000001bb92e69890_1_4 .concat [ 4 4 4 4], LS_000001bb92e69890_0_16, LS_000001bb92e69890_0_20, LS_000001bb92e69890_0_24, LS_000001bb92e69890_0_28;
L_000001bb92e69890 .concat [ 16 16 0 0], LS_000001bb92e69890_1_0, LS_000001bb92e69890_1_4;
L_000001bb92e69cf0 .part L_000001bb92e6c810, 0, 1;
LS_000001bb92e69750_0_0 .concat [ 1 1 1 1], L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0;
LS_000001bb92e69750_0_4 .concat [ 1 1 1 1], L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0;
LS_000001bb92e69750_0_8 .concat [ 1 1 1 1], L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0;
LS_000001bb92e69750_0_12 .concat [ 1 1 1 1], L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0;
LS_000001bb92e69750_0_16 .concat [ 1 1 1 1], L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0;
LS_000001bb92e69750_0_20 .concat [ 1 1 1 1], L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0;
LS_000001bb92e69750_0_24 .concat [ 1 1 1 1], L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0;
LS_000001bb92e69750_0_28 .concat [ 1 1 1 1], L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0, L_000001bb92e69cf0;
LS_000001bb92e69750_1_0 .concat [ 4 4 4 4], LS_000001bb92e69750_0_0, LS_000001bb92e69750_0_4, LS_000001bb92e69750_0_8, LS_000001bb92e69750_0_12;
LS_000001bb92e69750_1_4 .concat [ 4 4 4 4], LS_000001bb92e69750_0_16, LS_000001bb92e69750_0_20, LS_000001bb92e69750_0_24, LS_000001bb92e69750_0_28;
L_000001bb92e69750 .concat [ 16 16 0 0], LS_000001bb92e69750_1_0, LS_000001bb92e69750_1_4;
S_000001bb92bf8390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bb92bf8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e75e10 .functor AND 32, L_000001bb92e6a290, L_000001bb92e6a510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e34dd0_0 .net "in1", 31 0, L_000001bb92e6a290;  1 drivers
v000001bb92e34510_0 .net "in2", 31 0, L_000001bb92e6a510;  1 drivers
v000001bb92e34650_0 .net "out", 31 0, L_000001bb92e75e10;  alias, 1 drivers
S_000001bb92c30940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bb92bf8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e75400 .functor AND 32, L_000001bb92e6b2d0, L_000001bb92e6af10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e35550_0 .net "in1", 31 0, L_000001bb92e6b2d0;  1 drivers
v000001bb92e346f0_0 .net "in2", 31 0, L_000001bb92e6af10;  1 drivers
v000001bb92e34830_0 .net "out", 31 0, L_000001bb92e75400;  alias, 1 drivers
S_000001bb92c30ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bb92bf8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e76ac0 .functor AND 32, L_000001bb92e6a5b0, L_000001bb92e69110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e34ab0_0 .net "in1", 31 0, L_000001bb92e6a5b0;  1 drivers
v000001bb92e34e70_0 .net "in2", 31 0, L_000001bb92e69110;  1 drivers
v000001bb92e34b50_0 .net "out", 31 0, L_000001bb92e76ac0;  alias, 1 drivers
S_000001bb92e37090 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bb92bf8200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e754e0 .functor AND 32, L_000001bb92e69890, L_000001bb92e69750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e34f10_0 .net "in1", 31 0, L_000001bb92e69890;  1 drivers
v000001bb92e34fb0_0 .net "in2", 31 0, L_000001bb92e69750;  1 drivers
v000001bb92e35050_0 .net "out", 31 0, L_000001bb92e754e0;  alias, 1 drivers
S_000001bb92e37220 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001bb92c3da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bb92dca1b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bb92e76cf0 .functor NOT 1, L_000001bb92e6aa10, C4<0>, C4<0>, C4<0>;
L_000001bb92e76f90 .functor NOT 1, L_000001bb92e69070, C4<0>, C4<0>, C4<0>;
L_000001bb92e76eb0 .functor NOT 1, L_000001bb92e6b370, C4<0>, C4<0>, C4<0>;
L_000001bb92da8a30 .functor NOT 1, L_000001bb92e69a70, C4<0>, C4<0>, C4<0>;
L_000001bb92e8c370 .functor AND 32, L_000001bb92e76e40, v000001bb92e41460_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8c290 .functor AND 32, L_000001bb92e76c80, L_000001bb92e8d170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8c840 .functor OR 32, L_000001bb92e8c370, L_000001bb92e8c290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb92e8cd10 .functor AND 32, L_000001bb92e76f20, v000001bb92e2e200_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8ca00 .functor OR 32, L_000001bb92e8c840, L_000001bb92e8cd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb92e8c8b0 .functor AND 32, L_000001bb92e8b7a0, L_000001bb92e69430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8c140 .functor OR 32, L_000001bb92e8ca00, L_000001bb92e8c8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb92e382e0_0 .net *"_ivl_1", 0 0, L_000001bb92e6aa10;  1 drivers
v000001bb92e3a040_0 .net *"_ivl_13", 0 0, L_000001bb92e6b370;  1 drivers
v000001bb92e37ca0_0 .net *"_ivl_14", 0 0, L_000001bb92e76eb0;  1 drivers
v000001bb92e39460_0 .net *"_ivl_19", 0 0, L_000001bb92e6b050;  1 drivers
v000001bb92e39c80_0 .net *"_ivl_2", 0 0, L_000001bb92e76cf0;  1 drivers
v000001bb92e38880_0 .net *"_ivl_23", 0 0, L_000001bb92e69610;  1 drivers
v000001bb92e398c0_0 .net *"_ivl_27", 0 0, L_000001bb92e69a70;  1 drivers
v000001bb92e38600_0 .net *"_ivl_28", 0 0, L_000001bb92da8a30;  1 drivers
v000001bb92e38e20_0 .net *"_ivl_33", 0 0, L_000001bb92e6a6f0;  1 drivers
v000001bb92e387e0_0 .net *"_ivl_37", 0 0, L_000001bb92e6a1f0;  1 drivers
v000001bb92e386a0_0 .net *"_ivl_40", 31 0, L_000001bb92e8c370;  1 drivers
v000001bb92e378e0_0 .net *"_ivl_42", 31 0, L_000001bb92e8c290;  1 drivers
v000001bb92e37d40_0 .net *"_ivl_44", 31 0, L_000001bb92e8c840;  1 drivers
v000001bb92e38a60_0 .net *"_ivl_46", 31 0, L_000001bb92e8cd10;  1 drivers
v000001bb92e39960_0 .net *"_ivl_48", 31 0, L_000001bb92e8ca00;  1 drivers
v000001bb92e38c40_0 .net *"_ivl_50", 31 0, L_000001bb92e8c8b0;  1 drivers
v000001bb92e37de0_0 .net *"_ivl_7", 0 0, L_000001bb92e69070;  1 drivers
v000001bb92e37e80_0 .net *"_ivl_8", 0 0, L_000001bb92e76f90;  1 drivers
v000001bb92e37f20_0 .net "ina", 31 0, v000001bb92e41460_0;  alias, 1 drivers
v000001bb92e38560_0 .net "inb", 31 0, L_000001bb92e8d170;  alias, 1 drivers
v000001bb92e37fc0_0 .net "inc", 31 0, v000001bb92e2e200_0;  alias, 1 drivers
v000001bb92e38b00_0 .net "ind", 31 0, L_000001bb92e69430;  alias, 1 drivers
v000001bb92e38060_0 .net "out", 31 0, L_000001bb92e8c140;  alias, 1 drivers
v000001bb92e38380_0 .net "s0", 31 0, L_000001bb92e76e40;  1 drivers
v000001bb92e38ce0_0 .net "s1", 31 0, L_000001bb92e76c80;  1 drivers
v000001bb92e38d80_0 .net "s2", 31 0, L_000001bb92e76f20;  1 drivers
v000001bb92e38ec0_0 .net "s3", 31 0, L_000001bb92e8b7a0;  1 drivers
v000001bb92e39000_0 .net "sel", 1 0, L_000001bb92e6f830;  alias, 1 drivers
L_000001bb92e6aa10 .part L_000001bb92e6f830, 1, 1;
LS_000001bb92e6b4b0_0_0 .concat [ 1 1 1 1], L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0;
LS_000001bb92e6b4b0_0_4 .concat [ 1 1 1 1], L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0;
LS_000001bb92e6b4b0_0_8 .concat [ 1 1 1 1], L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0;
LS_000001bb92e6b4b0_0_12 .concat [ 1 1 1 1], L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0;
LS_000001bb92e6b4b0_0_16 .concat [ 1 1 1 1], L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0;
LS_000001bb92e6b4b0_0_20 .concat [ 1 1 1 1], L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0;
LS_000001bb92e6b4b0_0_24 .concat [ 1 1 1 1], L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0;
LS_000001bb92e6b4b0_0_28 .concat [ 1 1 1 1], L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0, L_000001bb92e76cf0;
LS_000001bb92e6b4b0_1_0 .concat [ 4 4 4 4], LS_000001bb92e6b4b0_0_0, LS_000001bb92e6b4b0_0_4, LS_000001bb92e6b4b0_0_8, LS_000001bb92e6b4b0_0_12;
LS_000001bb92e6b4b0_1_4 .concat [ 4 4 4 4], LS_000001bb92e6b4b0_0_16, LS_000001bb92e6b4b0_0_20, LS_000001bb92e6b4b0_0_24, LS_000001bb92e6b4b0_0_28;
L_000001bb92e6b4b0 .concat [ 16 16 0 0], LS_000001bb92e6b4b0_1_0, LS_000001bb92e6b4b0_1_4;
L_000001bb92e69070 .part L_000001bb92e6f830, 0, 1;
LS_000001bb92e69930_0_0 .concat [ 1 1 1 1], L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90;
LS_000001bb92e69930_0_4 .concat [ 1 1 1 1], L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90;
LS_000001bb92e69930_0_8 .concat [ 1 1 1 1], L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90;
LS_000001bb92e69930_0_12 .concat [ 1 1 1 1], L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90;
LS_000001bb92e69930_0_16 .concat [ 1 1 1 1], L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90;
LS_000001bb92e69930_0_20 .concat [ 1 1 1 1], L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90;
LS_000001bb92e69930_0_24 .concat [ 1 1 1 1], L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90;
LS_000001bb92e69930_0_28 .concat [ 1 1 1 1], L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90, L_000001bb92e76f90;
LS_000001bb92e69930_1_0 .concat [ 4 4 4 4], LS_000001bb92e69930_0_0, LS_000001bb92e69930_0_4, LS_000001bb92e69930_0_8, LS_000001bb92e69930_0_12;
LS_000001bb92e69930_1_4 .concat [ 4 4 4 4], LS_000001bb92e69930_0_16, LS_000001bb92e69930_0_20, LS_000001bb92e69930_0_24, LS_000001bb92e69930_0_28;
L_000001bb92e69930 .concat [ 16 16 0 0], LS_000001bb92e69930_1_0, LS_000001bb92e69930_1_4;
L_000001bb92e6b370 .part L_000001bb92e6f830, 1, 1;
LS_000001bb92e6afb0_0_0 .concat [ 1 1 1 1], L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0;
LS_000001bb92e6afb0_0_4 .concat [ 1 1 1 1], L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0;
LS_000001bb92e6afb0_0_8 .concat [ 1 1 1 1], L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0;
LS_000001bb92e6afb0_0_12 .concat [ 1 1 1 1], L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0;
LS_000001bb92e6afb0_0_16 .concat [ 1 1 1 1], L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0;
LS_000001bb92e6afb0_0_20 .concat [ 1 1 1 1], L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0;
LS_000001bb92e6afb0_0_24 .concat [ 1 1 1 1], L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0;
LS_000001bb92e6afb0_0_28 .concat [ 1 1 1 1], L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0, L_000001bb92e76eb0;
LS_000001bb92e6afb0_1_0 .concat [ 4 4 4 4], LS_000001bb92e6afb0_0_0, LS_000001bb92e6afb0_0_4, LS_000001bb92e6afb0_0_8, LS_000001bb92e6afb0_0_12;
LS_000001bb92e6afb0_1_4 .concat [ 4 4 4 4], LS_000001bb92e6afb0_0_16, LS_000001bb92e6afb0_0_20, LS_000001bb92e6afb0_0_24, LS_000001bb92e6afb0_0_28;
L_000001bb92e6afb0 .concat [ 16 16 0 0], LS_000001bb92e6afb0_1_0, LS_000001bb92e6afb0_1_4;
L_000001bb92e6b050 .part L_000001bb92e6f830, 0, 1;
LS_000001bb92e6b410_0_0 .concat [ 1 1 1 1], L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050;
LS_000001bb92e6b410_0_4 .concat [ 1 1 1 1], L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050;
LS_000001bb92e6b410_0_8 .concat [ 1 1 1 1], L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050;
LS_000001bb92e6b410_0_12 .concat [ 1 1 1 1], L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050;
LS_000001bb92e6b410_0_16 .concat [ 1 1 1 1], L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050;
LS_000001bb92e6b410_0_20 .concat [ 1 1 1 1], L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050;
LS_000001bb92e6b410_0_24 .concat [ 1 1 1 1], L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050;
LS_000001bb92e6b410_0_28 .concat [ 1 1 1 1], L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050, L_000001bb92e6b050;
LS_000001bb92e6b410_1_0 .concat [ 4 4 4 4], LS_000001bb92e6b410_0_0, LS_000001bb92e6b410_0_4, LS_000001bb92e6b410_0_8, LS_000001bb92e6b410_0_12;
LS_000001bb92e6b410_1_4 .concat [ 4 4 4 4], LS_000001bb92e6b410_0_16, LS_000001bb92e6b410_0_20, LS_000001bb92e6b410_0_24, LS_000001bb92e6b410_0_28;
L_000001bb92e6b410 .concat [ 16 16 0 0], LS_000001bb92e6b410_1_0, LS_000001bb92e6b410_1_4;
L_000001bb92e69610 .part L_000001bb92e6f830, 1, 1;
LS_000001bb92e6a010_0_0 .concat [ 1 1 1 1], L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610;
LS_000001bb92e6a010_0_4 .concat [ 1 1 1 1], L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610;
LS_000001bb92e6a010_0_8 .concat [ 1 1 1 1], L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610;
LS_000001bb92e6a010_0_12 .concat [ 1 1 1 1], L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610;
LS_000001bb92e6a010_0_16 .concat [ 1 1 1 1], L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610;
LS_000001bb92e6a010_0_20 .concat [ 1 1 1 1], L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610;
LS_000001bb92e6a010_0_24 .concat [ 1 1 1 1], L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610;
LS_000001bb92e6a010_0_28 .concat [ 1 1 1 1], L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610, L_000001bb92e69610;
LS_000001bb92e6a010_1_0 .concat [ 4 4 4 4], LS_000001bb92e6a010_0_0, LS_000001bb92e6a010_0_4, LS_000001bb92e6a010_0_8, LS_000001bb92e6a010_0_12;
LS_000001bb92e6a010_1_4 .concat [ 4 4 4 4], LS_000001bb92e6a010_0_16, LS_000001bb92e6a010_0_20, LS_000001bb92e6a010_0_24, LS_000001bb92e6a010_0_28;
L_000001bb92e6a010 .concat [ 16 16 0 0], LS_000001bb92e6a010_1_0, LS_000001bb92e6a010_1_4;
L_000001bb92e69a70 .part L_000001bb92e6f830, 0, 1;
LS_000001bb92e69f70_0_0 .concat [ 1 1 1 1], L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30;
LS_000001bb92e69f70_0_4 .concat [ 1 1 1 1], L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30;
LS_000001bb92e69f70_0_8 .concat [ 1 1 1 1], L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30;
LS_000001bb92e69f70_0_12 .concat [ 1 1 1 1], L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30;
LS_000001bb92e69f70_0_16 .concat [ 1 1 1 1], L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30;
LS_000001bb92e69f70_0_20 .concat [ 1 1 1 1], L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30;
LS_000001bb92e69f70_0_24 .concat [ 1 1 1 1], L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30;
LS_000001bb92e69f70_0_28 .concat [ 1 1 1 1], L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30, L_000001bb92da8a30;
LS_000001bb92e69f70_1_0 .concat [ 4 4 4 4], LS_000001bb92e69f70_0_0, LS_000001bb92e69f70_0_4, LS_000001bb92e69f70_0_8, LS_000001bb92e69f70_0_12;
LS_000001bb92e69f70_1_4 .concat [ 4 4 4 4], LS_000001bb92e69f70_0_16, LS_000001bb92e69f70_0_20, LS_000001bb92e69f70_0_24, LS_000001bb92e69f70_0_28;
L_000001bb92e69f70 .concat [ 16 16 0 0], LS_000001bb92e69f70_1_0, LS_000001bb92e69f70_1_4;
L_000001bb92e6a6f0 .part L_000001bb92e6f830, 1, 1;
LS_000001bb92e69570_0_0 .concat [ 1 1 1 1], L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0;
LS_000001bb92e69570_0_4 .concat [ 1 1 1 1], L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0;
LS_000001bb92e69570_0_8 .concat [ 1 1 1 1], L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0;
LS_000001bb92e69570_0_12 .concat [ 1 1 1 1], L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0;
LS_000001bb92e69570_0_16 .concat [ 1 1 1 1], L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0;
LS_000001bb92e69570_0_20 .concat [ 1 1 1 1], L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0;
LS_000001bb92e69570_0_24 .concat [ 1 1 1 1], L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0;
LS_000001bb92e69570_0_28 .concat [ 1 1 1 1], L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0, L_000001bb92e6a6f0;
LS_000001bb92e69570_1_0 .concat [ 4 4 4 4], LS_000001bb92e69570_0_0, LS_000001bb92e69570_0_4, LS_000001bb92e69570_0_8, LS_000001bb92e69570_0_12;
LS_000001bb92e69570_1_4 .concat [ 4 4 4 4], LS_000001bb92e69570_0_16, LS_000001bb92e69570_0_20, LS_000001bb92e69570_0_24, LS_000001bb92e69570_0_28;
L_000001bb92e69570 .concat [ 16 16 0 0], LS_000001bb92e69570_1_0, LS_000001bb92e69570_1_4;
L_000001bb92e6a1f0 .part L_000001bb92e6f830, 0, 1;
LS_000001bb92e6aab0_0_0 .concat [ 1 1 1 1], L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0;
LS_000001bb92e6aab0_0_4 .concat [ 1 1 1 1], L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0;
LS_000001bb92e6aab0_0_8 .concat [ 1 1 1 1], L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0;
LS_000001bb92e6aab0_0_12 .concat [ 1 1 1 1], L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0;
LS_000001bb92e6aab0_0_16 .concat [ 1 1 1 1], L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0;
LS_000001bb92e6aab0_0_20 .concat [ 1 1 1 1], L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0;
LS_000001bb92e6aab0_0_24 .concat [ 1 1 1 1], L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0;
LS_000001bb92e6aab0_0_28 .concat [ 1 1 1 1], L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0, L_000001bb92e6a1f0;
LS_000001bb92e6aab0_1_0 .concat [ 4 4 4 4], LS_000001bb92e6aab0_0_0, LS_000001bb92e6aab0_0_4, LS_000001bb92e6aab0_0_8, LS_000001bb92e6aab0_0_12;
LS_000001bb92e6aab0_1_4 .concat [ 4 4 4 4], LS_000001bb92e6aab0_0_16, LS_000001bb92e6aab0_0_20, LS_000001bb92e6aab0_0_24, LS_000001bb92e6aab0_0_28;
L_000001bb92e6aab0 .concat [ 16 16 0 0], LS_000001bb92e6aab0_1_0, LS_000001bb92e6aab0_1_4;
S_000001bb92e373b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bb92e37220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e76e40 .functor AND 32, L_000001bb92e6b4b0, L_000001bb92e69930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e38ba0_0 .net "in1", 31 0, L_000001bb92e6b4b0;  1 drivers
v000001bb92e39d20_0 .net "in2", 31 0, L_000001bb92e69930;  1 drivers
v000001bb92e39aa0_0 .net "out", 31 0, L_000001bb92e76e40;  alias, 1 drivers
S_000001bb92e37540 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bb92e37220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e76c80 .functor AND 32, L_000001bb92e6afb0, L_000001bb92e6b410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e39e60_0 .net "in1", 31 0, L_000001bb92e6afb0;  1 drivers
v000001bb92e38420_0 .net "in2", 31 0, L_000001bb92e6b410;  1 drivers
v000001bb92e39b40_0 .net "out", 31 0, L_000001bb92e76c80;  alias, 1 drivers
S_000001bb92e376d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bb92e37220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e76f20 .functor AND 32, L_000001bb92e6a010, L_000001bb92e69f70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e39640_0 .net "in1", 31 0, L_000001bb92e6a010;  1 drivers
v000001bb92e384c0_0 .net "in2", 31 0, L_000001bb92e69f70;  1 drivers
v000001bb92e39f00_0 .net "out", 31 0, L_000001bb92e76f20;  alias, 1 drivers
S_000001bb92e368c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bb92e37220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e8b7a0 .functor AND 32, L_000001bb92e69570, L_000001bb92e6aab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e37c00_0 .net "in1", 31 0, L_000001bb92e69570;  1 drivers
v000001bb92e39be0_0 .net "in2", 31 0, L_000001bb92e6aab0;  1 drivers
v000001bb92e39820_0 .net "out", 31 0, L_000001bb92e8b7a0;  alias, 1 drivers
S_000001bb92e36a50 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001bb92c3da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bb92dca5b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bb92e8c920 .functor NOT 1, L_000001bb92e6b0f0, C4<0>, C4<0>, C4<0>;
L_000001bb92e8bd50 .functor NOT 1, L_000001bb92e6a3d0, C4<0>, C4<0>, C4<0>;
L_000001bb92e8ba40 .functor NOT 1, L_000001bb92e6add0, C4<0>, C4<0>, C4<0>;
L_000001bb92e8cc30 .functor NOT 1, L_000001bb92e69d90, C4<0>, C4<0>, C4<0>;
L_000001bb92e8c220 .functor AND 32, L_000001bb92e8b340, v000001bb92e40880_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8bea0 .functor AND 32, L_000001bb92e8b3b0, L_000001bb92e8d170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8c680 .functor OR 32, L_000001bb92e8c220, L_000001bb92e8bea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb92e8c300 .functor AND 32, L_000001bb92e8b8f0, v000001bb92e2e200_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8bff0 .functor OR 32, L_000001bb92e8c680, L_000001bb92e8c300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb92e8c990 .functor AND 32, L_000001bb92e8bb90, L_000001bb92e69430, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8c1b0 .functor OR 32, L_000001bb92e8bff0, L_000001bb92e8c990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb92e3a540_0 .net *"_ivl_1", 0 0, L_000001bb92e6b0f0;  1 drivers
v000001bb92e3a9a0_0 .net *"_ivl_13", 0 0, L_000001bb92e6add0;  1 drivers
v000001bb92e3a360_0 .net *"_ivl_14", 0 0, L_000001bb92e8ba40;  1 drivers
v000001bb92e3a720_0 .net *"_ivl_19", 0 0, L_000001bb92e6a8d0;  1 drivers
v000001bb92e3a7c0_0 .net *"_ivl_2", 0 0, L_000001bb92e8c920;  1 drivers
v000001bb92e3b080_0 .net *"_ivl_23", 0 0, L_000001bb92e691b0;  1 drivers
v000001bb92e3b300_0 .net *"_ivl_27", 0 0, L_000001bb92e69d90;  1 drivers
v000001bb92e3aa40_0 .net *"_ivl_28", 0 0, L_000001bb92e8cc30;  1 drivers
v000001bb92e3b440_0 .net *"_ivl_33", 0 0, L_000001bb92e69bb0;  1 drivers
v000001bb92e3ad60_0 .net *"_ivl_37", 0 0, L_000001bb92e6ac90;  1 drivers
v000001bb92e3a0e0_0 .net *"_ivl_40", 31 0, L_000001bb92e8c220;  1 drivers
v000001bb92e3a860_0 .net *"_ivl_42", 31 0, L_000001bb92e8bea0;  1 drivers
v000001bb92e3b760_0 .net *"_ivl_44", 31 0, L_000001bb92e8c680;  1 drivers
v000001bb92e3af40_0 .net *"_ivl_46", 31 0, L_000001bb92e8c300;  1 drivers
v000001bb92e3a5e0_0 .net *"_ivl_48", 31 0, L_000001bb92e8bff0;  1 drivers
v000001bb92e3afe0_0 .net *"_ivl_50", 31 0, L_000001bb92e8c990;  1 drivers
v000001bb92e3b6c0_0 .net *"_ivl_7", 0 0, L_000001bb92e6a3d0;  1 drivers
v000001bb92e3a180_0 .net *"_ivl_8", 0 0, L_000001bb92e8bd50;  1 drivers
v000001bb92e3ab80_0 .net "ina", 31 0, v000001bb92e40880_0;  alias, 1 drivers
v000001bb92e3aae0_0 .net "inb", 31 0, L_000001bb92e8d170;  alias, 1 drivers
v000001bb92e3b4e0_0 .net "inc", 31 0, v000001bb92e2e200_0;  alias, 1 drivers
v000001bb92e3b120_0 .net "ind", 31 0, L_000001bb92e69430;  alias, 1 drivers
v000001bb92e3a220_0 .net "out", 31 0, L_000001bb92e8c1b0;  alias, 1 drivers
v000001bb92e3ae00_0 .net "s0", 31 0, L_000001bb92e8b340;  1 drivers
v000001bb92e3a2c0_0 .net "s1", 31 0, L_000001bb92e8b3b0;  1 drivers
v000001bb92e3aea0_0 .net "s2", 31 0, L_000001bb92e8b8f0;  1 drivers
v000001bb92e40f60_0 .net "s3", 31 0, L_000001bb92e8bb90;  1 drivers
v000001bb92e40e20_0 .net "sel", 1 0, L_000001bb92e6e7f0;  alias, 1 drivers
L_000001bb92e6b0f0 .part L_000001bb92e6e7f0, 1, 1;
LS_000001bb92e6a330_0_0 .concat [ 1 1 1 1], L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920;
LS_000001bb92e6a330_0_4 .concat [ 1 1 1 1], L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920;
LS_000001bb92e6a330_0_8 .concat [ 1 1 1 1], L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920;
LS_000001bb92e6a330_0_12 .concat [ 1 1 1 1], L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920;
LS_000001bb92e6a330_0_16 .concat [ 1 1 1 1], L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920;
LS_000001bb92e6a330_0_20 .concat [ 1 1 1 1], L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920;
LS_000001bb92e6a330_0_24 .concat [ 1 1 1 1], L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920;
LS_000001bb92e6a330_0_28 .concat [ 1 1 1 1], L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920, L_000001bb92e8c920;
LS_000001bb92e6a330_1_0 .concat [ 4 4 4 4], LS_000001bb92e6a330_0_0, LS_000001bb92e6a330_0_4, LS_000001bb92e6a330_0_8, LS_000001bb92e6a330_0_12;
LS_000001bb92e6a330_1_4 .concat [ 4 4 4 4], LS_000001bb92e6a330_0_16, LS_000001bb92e6a330_0_20, LS_000001bb92e6a330_0_24, LS_000001bb92e6a330_0_28;
L_000001bb92e6a330 .concat [ 16 16 0 0], LS_000001bb92e6a330_1_0, LS_000001bb92e6a330_1_4;
L_000001bb92e6a3d0 .part L_000001bb92e6e7f0, 0, 1;
LS_000001bb92e6a470_0_0 .concat [ 1 1 1 1], L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50;
LS_000001bb92e6a470_0_4 .concat [ 1 1 1 1], L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50;
LS_000001bb92e6a470_0_8 .concat [ 1 1 1 1], L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50;
LS_000001bb92e6a470_0_12 .concat [ 1 1 1 1], L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50;
LS_000001bb92e6a470_0_16 .concat [ 1 1 1 1], L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50;
LS_000001bb92e6a470_0_20 .concat [ 1 1 1 1], L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50;
LS_000001bb92e6a470_0_24 .concat [ 1 1 1 1], L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50;
LS_000001bb92e6a470_0_28 .concat [ 1 1 1 1], L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50, L_000001bb92e8bd50;
LS_000001bb92e6a470_1_0 .concat [ 4 4 4 4], LS_000001bb92e6a470_0_0, LS_000001bb92e6a470_0_4, LS_000001bb92e6a470_0_8, LS_000001bb92e6a470_0_12;
LS_000001bb92e6a470_1_4 .concat [ 4 4 4 4], LS_000001bb92e6a470_0_16, LS_000001bb92e6a470_0_20, LS_000001bb92e6a470_0_24, LS_000001bb92e6a470_0_28;
L_000001bb92e6a470 .concat [ 16 16 0 0], LS_000001bb92e6a470_1_0, LS_000001bb92e6a470_1_4;
L_000001bb92e6add0 .part L_000001bb92e6e7f0, 1, 1;
LS_000001bb92e6a830_0_0 .concat [ 1 1 1 1], L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40;
LS_000001bb92e6a830_0_4 .concat [ 1 1 1 1], L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40;
LS_000001bb92e6a830_0_8 .concat [ 1 1 1 1], L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40;
LS_000001bb92e6a830_0_12 .concat [ 1 1 1 1], L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40;
LS_000001bb92e6a830_0_16 .concat [ 1 1 1 1], L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40;
LS_000001bb92e6a830_0_20 .concat [ 1 1 1 1], L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40;
LS_000001bb92e6a830_0_24 .concat [ 1 1 1 1], L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40;
LS_000001bb92e6a830_0_28 .concat [ 1 1 1 1], L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40, L_000001bb92e8ba40;
LS_000001bb92e6a830_1_0 .concat [ 4 4 4 4], LS_000001bb92e6a830_0_0, LS_000001bb92e6a830_0_4, LS_000001bb92e6a830_0_8, LS_000001bb92e6a830_0_12;
LS_000001bb92e6a830_1_4 .concat [ 4 4 4 4], LS_000001bb92e6a830_0_16, LS_000001bb92e6a830_0_20, LS_000001bb92e6a830_0_24, LS_000001bb92e6a830_0_28;
L_000001bb92e6a830 .concat [ 16 16 0 0], LS_000001bb92e6a830_1_0, LS_000001bb92e6a830_1_4;
L_000001bb92e6a8d0 .part L_000001bb92e6e7f0, 0, 1;
LS_000001bb92e697f0_0_0 .concat [ 1 1 1 1], L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0;
LS_000001bb92e697f0_0_4 .concat [ 1 1 1 1], L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0;
LS_000001bb92e697f0_0_8 .concat [ 1 1 1 1], L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0;
LS_000001bb92e697f0_0_12 .concat [ 1 1 1 1], L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0;
LS_000001bb92e697f0_0_16 .concat [ 1 1 1 1], L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0;
LS_000001bb92e697f0_0_20 .concat [ 1 1 1 1], L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0;
LS_000001bb92e697f0_0_24 .concat [ 1 1 1 1], L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0;
LS_000001bb92e697f0_0_28 .concat [ 1 1 1 1], L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0, L_000001bb92e6a8d0;
LS_000001bb92e697f0_1_0 .concat [ 4 4 4 4], LS_000001bb92e697f0_0_0, LS_000001bb92e697f0_0_4, LS_000001bb92e697f0_0_8, LS_000001bb92e697f0_0_12;
LS_000001bb92e697f0_1_4 .concat [ 4 4 4 4], LS_000001bb92e697f0_0_16, LS_000001bb92e697f0_0_20, LS_000001bb92e697f0_0_24, LS_000001bb92e697f0_0_28;
L_000001bb92e697f0 .concat [ 16 16 0 0], LS_000001bb92e697f0_1_0, LS_000001bb92e697f0_1_4;
L_000001bb92e691b0 .part L_000001bb92e6e7f0, 1, 1;
LS_000001bb92e6a970_0_0 .concat [ 1 1 1 1], L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0;
LS_000001bb92e6a970_0_4 .concat [ 1 1 1 1], L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0;
LS_000001bb92e6a970_0_8 .concat [ 1 1 1 1], L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0;
LS_000001bb92e6a970_0_12 .concat [ 1 1 1 1], L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0;
LS_000001bb92e6a970_0_16 .concat [ 1 1 1 1], L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0;
LS_000001bb92e6a970_0_20 .concat [ 1 1 1 1], L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0;
LS_000001bb92e6a970_0_24 .concat [ 1 1 1 1], L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0;
LS_000001bb92e6a970_0_28 .concat [ 1 1 1 1], L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0, L_000001bb92e691b0;
LS_000001bb92e6a970_1_0 .concat [ 4 4 4 4], LS_000001bb92e6a970_0_0, LS_000001bb92e6a970_0_4, LS_000001bb92e6a970_0_8, LS_000001bb92e6a970_0_12;
LS_000001bb92e6a970_1_4 .concat [ 4 4 4 4], LS_000001bb92e6a970_0_16, LS_000001bb92e6a970_0_20, LS_000001bb92e6a970_0_24, LS_000001bb92e6a970_0_28;
L_000001bb92e6a970 .concat [ 16 16 0 0], LS_000001bb92e6a970_1_0, LS_000001bb92e6a970_1_4;
L_000001bb92e69d90 .part L_000001bb92e6e7f0, 0, 1;
LS_000001bb92e6ab50_0_0 .concat [ 1 1 1 1], L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30;
LS_000001bb92e6ab50_0_4 .concat [ 1 1 1 1], L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30;
LS_000001bb92e6ab50_0_8 .concat [ 1 1 1 1], L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30;
LS_000001bb92e6ab50_0_12 .concat [ 1 1 1 1], L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30;
LS_000001bb92e6ab50_0_16 .concat [ 1 1 1 1], L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30;
LS_000001bb92e6ab50_0_20 .concat [ 1 1 1 1], L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30;
LS_000001bb92e6ab50_0_24 .concat [ 1 1 1 1], L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30;
LS_000001bb92e6ab50_0_28 .concat [ 1 1 1 1], L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30, L_000001bb92e8cc30;
LS_000001bb92e6ab50_1_0 .concat [ 4 4 4 4], LS_000001bb92e6ab50_0_0, LS_000001bb92e6ab50_0_4, LS_000001bb92e6ab50_0_8, LS_000001bb92e6ab50_0_12;
LS_000001bb92e6ab50_1_4 .concat [ 4 4 4 4], LS_000001bb92e6ab50_0_16, LS_000001bb92e6ab50_0_20, LS_000001bb92e6ab50_0_24, LS_000001bb92e6ab50_0_28;
L_000001bb92e6ab50 .concat [ 16 16 0 0], LS_000001bb92e6ab50_1_0, LS_000001bb92e6ab50_1_4;
L_000001bb92e69bb0 .part L_000001bb92e6e7f0, 1, 1;
LS_000001bb92e6abf0_0_0 .concat [ 1 1 1 1], L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0;
LS_000001bb92e6abf0_0_4 .concat [ 1 1 1 1], L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0;
LS_000001bb92e6abf0_0_8 .concat [ 1 1 1 1], L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0;
LS_000001bb92e6abf0_0_12 .concat [ 1 1 1 1], L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0;
LS_000001bb92e6abf0_0_16 .concat [ 1 1 1 1], L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0;
LS_000001bb92e6abf0_0_20 .concat [ 1 1 1 1], L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0;
LS_000001bb92e6abf0_0_24 .concat [ 1 1 1 1], L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0;
LS_000001bb92e6abf0_0_28 .concat [ 1 1 1 1], L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0, L_000001bb92e69bb0;
LS_000001bb92e6abf0_1_0 .concat [ 4 4 4 4], LS_000001bb92e6abf0_0_0, LS_000001bb92e6abf0_0_4, LS_000001bb92e6abf0_0_8, LS_000001bb92e6abf0_0_12;
LS_000001bb92e6abf0_1_4 .concat [ 4 4 4 4], LS_000001bb92e6abf0_0_16, LS_000001bb92e6abf0_0_20, LS_000001bb92e6abf0_0_24, LS_000001bb92e6abf0_0_28;
L_000001bb92e6abf0 .concat [ 16 16 0 0], LS_000001bb92e6abf0_1_0, LS_000001bb92e6abf0_1_4;
L_000001bb92e6ac90 .part L_000001bb92e6e7f0, 0, 1;
LS_000001bb92e6b550_0_0 .concat [ 1 1 1 1], L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90;
LS_000001bb92e6b550_0_4 .concat [ 1 1 1 1], L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90;
LS_000001bb92e6b550_0_8 .concat [ 1 1 1 1], L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90;
LS_000001bb92e6b550_0_12 .concat [ 1 1 1 1], L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90;
LS_000001bb92e6b550_0_16 .concat [ 1 1 1 1], L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90;
LS_000001bb92e6b550_0_20 .concat [ 1 1 1 1], L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90;
LS_000001bb92e6b550_0_24 .concat [ 1 1 1 1], L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90;
LS_000001bb92e6b550_0_28 .concat [ 1 1 1 1], L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90, L_000001bb92e6ac90;
LS_000001bb92e6b550_1_0 .concat [ 4 4 4 4], LS_000001bb92e6b550_0_0, LS_000001bb92e6b550_0_4, LS_000001bb92e6b550_0_8, LS_000001bb92e6b550_0_12;
LS_000001bb92e6b550_1_4 .concat [ 4 4 4 4], LS_000001bb92e6b550_0_16, LS_000001bb92e6b550_0_20, LS_000001bb92e6b550_0_24, LS_000001bb92e6b550_0_28;
L_000001bb92e6b550 .concat [ 16 16 0 0], LS_000001bb92e6b550_1_0, LS_000001bb92e6b550_1_4;
S_000001bb92e36be0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bb92e36a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e8b340 .functor AND 32, L_000001bb92e6a330, L_000001bb92e6a470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e390a0_0 .net "in1", 31 0, L_000001bb92e6a330;  1 drivers
v000001bb92e3b580_0 .net "in2", 31 0, L_000001bb92e6a470;  1 drivers
v000001bb92e3a400_0 .net "out", 31 0, L_000001bb92e8b340;  alias, 1 drivers
S_000001bb92e36d70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bb92e36a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e8b3b0 .functor AND 32, L_000001bb92e6a830, L_000001bb92e697f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e3b3a0_0 .net "in1", 31 0, L_000001bb92e6a830;  1 drivers
v000001bb92e3b620_0 .net "in2", 31 0, L_000001bb92e697f0;  1 drivers
v000001bb92e3b1c0_0 .net "out", 31 0, L_000001bb92e8b3b0;  alias, 1 drivers
S_000001bb92e36f00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bb92e36a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e8b8f0 .functor AND 32, L_000001bb92e6a970, L_000001bb92e6ab50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e3ac20_0 .net "in1", 31 0, L_000001bb92e6a970;  1 drivers
v000001bb92e3b260_0 .net "in2", 31 0, L_000001bb92e6ab50;  1 drivers
v000001bb92e3a4a0_0 .net "out", 31 0, L_000001bb92e8b8f0;  alias, 1 drivers
S_000001bb92e3cec0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bb92e36a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bb92e8bb90 .functor AND 32, L_000001bb92e6abf0, L_000001bb92e6b550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bb92e3a680_0 .net "in1", 31 0, L_000001bb92e6abf0;  1 drivers
v000001bb92e3acc0_0 .net "in2", 31 0, L_000001bb92e6b550;  1 drivers
v000001bb92e3a900_0 .net "out", 31 0, L_000001bb92e8bb90;  alias, 1 drivers
S_000001bb92e3ca10 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001bb92e418b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e418e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e41920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e41958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e41990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e419c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e41a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e41a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e41a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e41aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e41ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e41b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e41b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e41b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e41bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e41bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e41c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e41c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e41ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e41cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e41d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e41d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e41d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e41db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e41df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb92e40240_0 .var "EX1_PC", 31 0;
v000001bb92e41280_0 .var "EX1_PFC", 31 0;
v000001bb92e41460_0 .var "EX1_forward_to_B", 31 0;
v000001bb92e41640_0 .var "EX1_is_beq", 0 0;
v000001bb92e41500_0 .var "EX1_is_bne", 0 0;
v000001bb92e416e0_0 .var "EX1_is_jal", 0 0;
v000001bb92e41000_0 .var "EX1_is_jr", 0 0;
v000001bb92e402e0_0 .var "EX1_is_oper2_immed", 0 0;
v000001bb92e41320_0 .var "EX1_memread", 0 0;
v000001bb92e415a0_0 .var "EX1_memwrite", 0 0;
v000001bb92e40380_0 .var "EX1_opcode", 11 0;
v000001bb92e40420_0 .var "EX1_predicted", 0 0;
v000001bb92e40a60_0 .var "EX1_rd_ind", 4 0;
v000001bb92e404c0_0 .var "EX1_rd_indzero", 0 0;
v000001bb92e40560_0 .var "EX1_regwrite", 0 0;
v000001bb92e406a0_0 .var "EX1_rs1", 31 0;
v000001bb92e40740_0 .var "EX1_rs1_ind", 4 0;
v000001bb92e40880_0 .var "EX1_rs2", 31 0;
v000001bb92e40b00_0 .var "EX1_rs2_ind", 4 0;
v000001bb92e3e080_0 .net "FLUSH", 0 0, v000001bb92e489f0_0;  alias, 1 drivers
v000001bb92e3dea0_0 .net "ID_PC", 31 0, v000001bb92e45d90_0;  alias, 1 drivers
v000001bb92e3ebc0_0 .net "ID_PFC_to_EX", 31 0, L_000001bb92e6fe70;  alias, 1 drivers
v000001bb92e3fe80_0 .net "ID_forward_to_B", 31 0, L_000001bb92e6ea70;  alias, 1 drivers
v000001bb92e3e580_0 .net "ID_is_beq", 0 0, L_000001bb92e6e9d0;  alias, 1 drivers
v000001bb92e3e300_0 .net "ID_is_bne", 0 0, L_000001bb92e6ecf0;  alias, 1 drivers
v000001bb92e3fb60_0 .net "ID_is_jal", 0 0, L_000001bb92e70f50;  alias, 1 drivers
v000001bb92e3f2a0_0 .net "ID_is_jr", 0 0, L_000001bb92e6ed90;  alias, 1 drivers
v000001bb92e3ed00_0 .net "ID_is_oper2_immed", 0 0, L_000001bb92e763c0;  alias, 1 drivers
v000001bb92e3e6c0_0 .net "ID_memread", 0 0, L_000001bb92e70eb0;  alias, 1 drivers
v000001bb92e3e1c0_0 .net "ID_memwrite", 0 0, L_000001bb92e709b0;  alias, 1 drivers
v000001bb92e3f020_0 .net "ID_opcode", 11 0, v000001bb92e5cba0_0;  alias, 1 drivers
v000001bb92e40060_0 .net "ID_predicted", 0 0, v000001bb92e492b0_0;  alias, 1 drivers
v000001bb92e3e800_0 .net "ID_rd_ind", 4 0, v000001bb92e5d0a0_0;  alias, 1 drivers
v000001bb92e3e9e0_0 .net "ID_rd_indzero", 0 0, L_000001bb92e70d70;  1 drivers
v000001bb92e3da40_0 .net "ID_regwrite", 0 0, L_000001bb92e70e10;  alias, 1 drivers
v000001bb92e3d900_0 .net "ID_rs1", 31 0, v000001bb92e43db0_0;  alias, 1 drivers
v000001bb92e3ffc0_0 .net "ID_rs1_ind", 4 0, v000001bb92e5d640_0;  alias, 1 drivers
v000001bb92e3fac0_0 .net "ID_rs2", 31 0, v000001bb92e42ff0_0;  alias, 1 drivers
v000001bb92e3e120_0 .net "ID_rs2_ind", 4 0, v000001bb92e5e180_0;  alias, 1 drivers
v000001bb92e3e260_0 .net "clk", 0 0, L_000001bb92e76890;  1 drivers
v000001bb92e3ee40_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
E_000001bb92dc9ff0 .event posedge, v000001bb92e2f9c0_0, v000001bb92e3e260_0;
S_000001bb92e3ba70 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001bb92e41e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e41e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e41ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e41ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e41f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e41f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e41f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e41fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e41ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e42028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e42060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e42098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e420d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e42108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e42140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e42178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e421b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e421e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e42220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e42258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e42290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e422c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e42300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e42338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e42370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb92e3eda0_0 .net "EX1_ALU_OPER1", 31 0, L_000001bb92e76d60;  alias, 1 drivers
v000001bb92e3e620_0 .net "EX1_ALU_OPER2", 31 0, L_000001bb92e8c140;  alias, 1 drivers
v000001bb92e3ec60_0 .net "EX1_PC", 31 0, v000001bb92e40240_0;  alias, 1 drivers
v000001bb92e3df40_0 .net "EX1_PFC_to_IF", 31 0, L_000001bb92e6ad30;  alias, 1 drivers
v000001bb92e3e760_0 .net "EX1_forward_to_B", 31 0, v000001bb92e41460_0;  alias, 1 drivers
v000001bb92e3eee0_0 .net "EX1_is_beq", 0 0, v000001bb92e41640_0;  alias, 1 drivers
v000001bb92e3fde0_0 .net "EX1_is_bne", 0 0, v000001bb92e41500_0;  alias, 1 drivers
v000001bb92e3dae0_0 .net "EX1_is_jal", 0 0, v000001bb92e416e0_0;  alias, 1 drivers
v000001bb92e3f980_0 .net "EX1_is_jr", 0 0, v000001bb92e41000_0;  alias, 1 drivers
v000001bb92e3fc00_0 .net "EX1_is_oper2_immed", 0 0, v000001bb92e402e0_0;  alias, 1 drivers
v000001bb92e3f660_0 .net "EX1_memread", 0 0, v000001bb92e41320_0;  alias, 1 drivers
v000001bb92e3e8a0_0 .net "EX1_memwrite", 0 0, v000001bb92e415a0_0;  alias, 1 drivers
v000001bb92e3f8e0_0 .net "EX1_opcode", 11 0, v000001bb92e40380_0;  alias, 1 drivers
v000001bb92e3d9a0_0 .net "EX1_predicted", 0 0, v000001bb92e40420_0;  alias, 1 drivers
v000001bb92e3db80_0 .net "EX1_rd_ind", 4 0, v000001bb92e40a60_0;  alias, 1 drivers
v000001bb92e3dc20_0 .net "EX1_rd_indzero", 0 0, v000001bb92e404c0_0;  alias, 1 drivers
v000001bb92e3fa20_0 .net "EX1_regwrite", 0 0, v000001bb92e40560_0;  alias, 1 drivers
v000001bb92e3e940_0 .net "EX1_rs1", 31 0, v000001bb92e406a0_0;  alias, 1 drivers
v000001bb92e3fca0_0 .net "EX1_rs1_ind", 4 0, v000001bb92e40740_0;  alias, 1 drivers
v000001bb92e3fd40_0 .net "EX1_rs2_ind", 4 0, v000001bb92e40b00_0;  alias, 1 drivers
v000001bb92e3f160_0 .net "EX1_rs2_out", 31 0, L_000001bb92e8c1b0;  alias, 1 drivers
v000001bb92e3f3e0_0 .var "EX2_ALU_OPER1", 31 0;
v000001bb92e3f480_0 .var "EX2_ALU_OPER2", 31 0;
v000001bb92e3f0c0_0 .var "EX2_PC", 31 0;
v000001bb92e3dfe0_0 .var "EX2_PFC_to_IF", 31 0;
v000001bb92e3ff20_0 .var "EX2_forward_to_B", 31 0;
v000001bb92e3ea80_0 .var "EX2_is_beq", 0 0;
v000001bb92e3dcc0_0 .var "EX2_is_bne", 0 0;
v000001bb92e3e440_0 .var "EX2_is_jal", 0 0;
v000001bb92e3dd60_0 .var "EX2_is_jr", 0 0;
v000001bb92e3f840_0 .var "EX2_is_oper2_immed", 0 0;
v000001bb92e3eb20_0 .var "EX2_memread", 0 0;
v000001bb92e3de00_0 .var "EX2_memwrite", 0 0;
v000001bb92e3e3a0_0 .var "EX2_opcode", 11 0;
v000001bb92e3f200_0 .var "EX2_predicted", 0 0;
v000001bb92e3e4e0_0 .var "EX2_rd_ind", 4 0;
v000001bb92e3ef80_0 .var "EX2_rd_indzero", 0 0;
v000001bb92e3f340_0 .var "EX2_regwrite", 0 0;
v000001bb92e3f520_0 .var "EX2_rs1", 31 0;
v000001bb92e3f5c0_0 .var "EX2_rs1_ind", 4 0;
v000001bb92e3f700_0 .var "EX2_rs2_ind", 4 0;
v000001bb92e3f7a0_0 .var "EX2_rs2_out", 31 0;
v000001bb92e48f90_0 .net "FLUSH", 0 0, v000001bb92e48d10_0;  alias, 1 drivers
v000001bb92e47d70_0 .net "clk", 0 0, L_000001bb92e8cca0;  1 drivers
v000001bb92e48c70_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
E_000001bb92dca070 .event posedge, v000001bb92e2f9c0_0, v000001bb92e47d70_0;
S_000001bb92e3c0b0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001bb92e4a3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e4a3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e4a430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e4a468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e4a4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e4a4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e4a510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e4a548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e4a580 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e4a5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e4a5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e4a628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e4a660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e4a698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e4a6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e4a708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e4a740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e4a778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e4a7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e4a7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e4a820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e4a858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e4a890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e4a8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e4a900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb92e765f0 .functor OR 1, L_000001bb92e6e9d0, L_000001bb92e6ecf0, C4<0>, C4<0>;
L_000001bb92e75a90 .functor AND 1, L_000001bb92e765f0, L_000001bb92e762e0, C4<1>, C4<1>;
L_000001bb92e75160 .functor OR 1, L_000001bb92e6e9d0, L_000001bb92e6ecf0, C4<0>, C4<0>;
L_000001bb92e750f0 .functor AND 1, L_000001bb92e75160, L_000001bb92e762e0, C4<1>, C4<1>;
L_000001bb92e76040 .functor OR 1, L_000001bb92e6e9d0, L_000001bb92e6ecf0, C4<0>, C4<0>;
L_000001bb92e75240 .functor AND 1, L_000001bb92e76040, v000001bb92e492b0_0, C4<1>, C4<1>;
v000001bb92e45a70_0 .net "EX1_memread", 0 0, v000001bb92e41320_0;  alias, 1 drivers
v000001bb92e45570_0 .net "EX1_opcode", 11 0, v000001bb92e40380_0;  alias, 1 drivers
v000001bb92e460b0_0 .net "EX1_rd_ind", 4 0, v000001bb92e40a60_0;  alias, 1 drivers
v000001bb92e45e30_0 .net "EX1_rd_indzero", 0 0, v000001bb92e404c0_0;  alias, 1 drivers
v000001bb92e45890_0 .net "EX2_memread", 0 0, v000001bb92e3eb20_0;  alias, 1 drivers
v000001bb92e46330_0 .net "EX2_opcode", 11 0, v000001bb92e3e3a0_0;  alias, 1 drivers
v000001bb92e45ed0_0 .net "EX2_rd_ind", 4 0, v000001bb92e3e4e0_0;  alias, 1 drivers
v000001bb92e461f0_0 .net "EX2_rd_indzero", 0 0, v000001bb92e3ef80_0;  alias, 1 drivers
v000001bb92e45250_0 .net "ID_EX1_flush", 0 0, v000001bb92e489f0_0;  alias, 1 drivers
v000001bb92e45930_0 .net "ID_EX2_flush", 0 0, v000001bb92e48d10_0;  alias, 1 drivers
v000001bb92e45f70_0 .net "ID_is_beq", 0 0, L_000001bb92e6e9d0;  alias, 1 drivers
v000001bb92e46010_0 .net "ID_is_bne", 0 0, L_000001bb92e6ecf0;  alias, 1 drivers
v000001bb92e44c10_0 .net "ID_is_j", 0 0, L_000001bb92e70910;  alias, 1 drivers
v000001bb92e47050_0 .net "ID_is_jal", 0 0, L_000001bb92e70f50;  alias, 1 drivers
v000001bb92e44cb0_0 .net "ID_is_jr", 0 0, L_000001bb92e6ed90;  alias, 1 drivers
v000001bb92e46dd0_0 .net "ID_opcode", 11 0, v000001bb92e5cba0_0;  alias, 1 drivers
v000001bb92e46970_0 .net "ID_rs1_ind", 4 0, v000001bb92e5d640_0;  alias, 1 drivers
v000001bb92e46e70_0 .net "ID_rs2_ind", 4 0, v000001bb92e5e180_0;  alias, 1 drivers
v000001bb92e46bf0_0 .net "IF_ID_flush", 0 0, v000001bb92e49df0_0;  alias, 1 drivers
v000001bb92e44d50_0 .net "IF_ID_write", 0 0, v000001bb92e49e90_0;  alias, 1 drivers
v000001bb92e44df0_0 .net "PC_src", 2 0, L_000001bb92e6eed0;  alias, 1 drivers
v000001bb92e44e90_0 .net "PFC_to_EX", 31 0, L_000001bb92e6fe70;  alias, 1 drivers
v000001bb92e45750_0 .net "PFC_to_IF", 31 0, L_000001bb92e6e1b0;  alias, 1 drivers
v000001bb92e46c90_0 .net "WB_rd_ind", 4 0, v000001bb92e58b40_0;  alias, 1 drivers
v000001bb92e46150_0 .net "Wrong_prediction", 0 0, L_000001bb92e8d090;  alias, 1 drivers
v000001bb92e45110_0 .net *"_ivl_11", 0 0, L_000001bb92e750f0;  1 drivers
v000001bb92e46470_0 .net *"_ivl_13", 9 0, L_000001bb92e6ef70;  1 drivers
v000001bb92e466f0_0 .net *"_ivl_15", 9 0, L_000001bb92e6e890;  1 drivers
v000001bb92e46790_0 .net *"_ivl_16", 9 0, L_000001bb92e6f6f0;  1 drivers
v000001bb92e463d0_0 .net *"_ivl_19", 9 0, L_000001bb92e6fab0;  1 drivers
v000001bb92e452f0_0 .net *"_ivl_20", 9 0, L_000001bb92e6eb10;  1 drivers
v000001bb92e47190_0 .net *"_ivl_25", 0 0, L_000001bb92e76040;  1 drivers
v000001bb92e46290_0 .net *"_ivl_27", 0 0, L_000001bb92e75240;  1 drivers
v000001bb92e46a10_0 .net *"_ivl_29", 9 0, L_000001bb92e6fb50;  1 drivers
v000001bb92e457f0_0 .net *"_ivl_3", 0 0, L_000001bb92e765f0;  1 drivers
L_000001bb92e901f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001bb92e44f30_0 .net/2u *"_ivl_30", 9 0, L_000001bb92e901f0;  1 drivers
v000001bb92e44fd0_0 .net *"_ivl_32", 9 0, L_000001bb92e70730;  1 drivers
v000001bb92e472d0_0 .net *"_ivl_35", 9 0, L_000001bb92e6e570;  1 drivers
v000001bb92e46ab0_0 .net *"_ivl_37", 9 0, L_000001bb92e6fbf0;  1 drivers
v000001bb92e45610_0 .net *"_ivl_38", 9 0, L_000001bb92e6fc90;  1 drivers
v000001bb92e45070_0 .net *"_ivl_40", 9 0, L_000001bb92e70410;  1 drivers
L_000001bb92e90238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e46f10_0 .net/2s *"_ivl_45", 21 0, L_000001bb92e90238;  1 drivers
L_000001bb92e90280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e456b0_0 .net/2s *"_ivl_50", 21 0, L_000001bb92e90280;  1 drivers
v000001bb92e46830_0 .net *"_ivl_9", 0 0, L_000001bb92e75160;  1 drivers
v000001bb92e45390_0 .net "clk", 0 0, L_000001bb92da8f00;  alias, 1 drivers
v000001bb92e46b50_0 .net "forward_to_B", 31 0, L_000001bb92e6ea70;  alias, 1 drivers
v000001bb92e46d30_0 .net "imm", 31 0, v000001bb92e42910_0;  1 drivers
v000001bb92e46510_0 .net "inst", 31 0, v000001bb92e454d0_0;  alias, 1 drivers
v000001bb92e465b0_0 .net "is_branch_and_taken", 0 0, L_000001bb92e75a90;  alias, 1 drivers
v000001bb92e46650_0 .net "is_oper2_immed", 0 0, L_000001bb92e763c0;  alias, 1 drivers
v000001bb92e46fb0_0 .net "mem_read", 0 0, L_000001bb92e70eb0;  alias, 1 drivers
v000001bb92e470f0_0 .net "mem_write", 0 0, L_000001bb92e709b0;  alias, 1 drivers
v000001bb92e459d0_0 .net "pc", 31 0, v000001bb92e45d90_0;  alias, 1 drivers
v000001bb92e468d0_0 .net "pc_write", 0 0, v000001bb92e4a250_0;  alias, 1 drivers
v000001bb92e47230_0 .net "predicted", 0 0, L_000001bb92e762e0;  1 drivers
v000001bb92e45b10_0 .net "predicted_to_EX", 0 0, v000001bb92e492b0_0;  alias, 1 drivers
v000001bb92e47370_0 .net "reg_write", 0 0, L_000001bb92e70e10;  alias, 1 drivers
v000001bb92e45bb0_0 .net "reg_write_from_wb", 0 0, v000001bb92e57060_0;  alias, 1 drivers
v000001bb92e451b0_0 .net "rs1", 31 0, v000001bb92e43db0_0;  alias, 1 drivers
v000001bb92e45430_0 .net "rs2", 31 0, v000001bb92e42ff0_0;  alias, 1 drivers
v000001bb92e45c50_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
v000001bb92e45cf0_0 .net "wr_reg_data", 31 0, L_000001bb92e8d170;  alias, 1 drivers
L_000001bb92e6ea70 .functor MUXZ 32, v000001bb92e42ff0_0, v000001bb92e42910_0, L_000001bb92e763c0, C4<>;
L_000001bb92e6ef70 .part v000001bb92e45d90_0, 0, 10;
L_000001bb92e6e890 .part v000001bb92e454d0_0, 0, 10;
L_000001bb92e6f6f0 .arith/sum 10, L_000001bb92e6ef70, L_000001bb92e6e890;
L_000001bb92e6fab0 .part v000001bb92e454d0_0, 0, 10;
L_000001bb92e6eb10 .functor MUXZ 10, L_000001bb92e6fab0, L_000001bb92e6f6f0, L_000001bb92e750f0, C4<>;
L_000001bb92e6fb50 .part v000001bb92e45d90_0, 0, 10;
L_000001bb92e70730 .arith/sum 10, L_000001bb92e6fb50, L_000001bb92e901f0;
L_000001bb92e6e570 .part v000001bb92e45d90_0, 0, 10;
L_000001bb92e6fbf0 .part v000001bb92e454d0_0, 0, 10;
L_000001bb92e6fc90 .arith/sum 10, L_000001bb92e6e570, L_000001bb92e6fbf0;
L_000001bb92e70410 .functor MUXZ 10, L_000001bb92e6fc90, L_000001bb92e70730, L_000001bb92e75240, C4<>;
L_000001bb92e6e1b0 .concat8 [ 10 22 0 0], L_000001bb92e6eb10, L_000001bb92e90238;
L_000001bb92e6fe70 .concat8 [ 10 22 0 0], L_000001bb92e70410, L_000001bb92e90280;
S_000001bb92e3c3d0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001bb92e3c0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001bb92e4a940 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e4a978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e4a9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e4a9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e4aa20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e4aa58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e4aa90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e4aac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e4ab00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e4ab38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e4ab70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e4aba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e4abe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e4ac18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e4ac50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e4ac88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e4acc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e4acf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e4ad30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e4ad68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e4ada0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e4add8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e4ae10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e4ae48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e4ae80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb92e75c50 .functor OR 1, L_000001bb92e762e0, L_000001bb92e70550, C4<0>, C4<0>;
L_000001bb92e751d0 .functor OR 1, L_000001bb92e75c50, L_000001bb92e705f0, C4<0>, C4<0>;
v000001bb92e47a50_0 .net "EX1_opcode", 11 0, v000001bb92e40380_0;  alias, 1 drivers
v000001bb92e475f0_0 .net "EX2_opcode", 11 0, v000001bb92e3e3a0_0;  alias, 1 drivers
v000001bb92e49850_0 .net "ID_opcode", 11 0, v000001bb92e5cba0_0;  alias, 1 drivers
v000001bb92e495d0_0 .net "PC_src", 2 0, L_000001bb92e6eed0;  alias, 1 drivers
v000001bb92e49350_0 .net "Wrong_prediction", 0 0, L_000001bb92e8d090;  alias, 1 drivers
L_000001bb92e903e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bb92e493f0_0 .net/2u *"_ivl_0", 2 0, L_000001bb92e903e8;  1 drivers
v000001bb92e474b0_0 .net *"_ivl_10", 0 0, L_000001bb92e6f330;  1 drivers
L_000001bb92e90508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001bb92e47690_0 .net/2u *"_ivl_12", 2 0, L_000001bb92e90508;  1 drivers
L_000001bb92e90550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e47730_0 .net/2u *"_ivl_14", 11 0, L_000001bb92e90550;  1 drivers
v000001bb92e48a90_0 .net *"_ivl_16", 0 0, L_000001bb92e70550;  1 drivers
v000001bb92e49490_0 .net *"_ivl_19", 0 0, L_000001bb92e75c50;  1 drivers
L_000001bb92e90430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e47870_0 .net/2u *"_ivl_2", 11 0, L_000001bb92e90430;  1 drivers
L_000001bb92e90598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e47910_0 .net/2u *"_ivl_20", 11 0, L_000001bb92e90598;  1 drivers
v000001bb92e497b0_0 .net *"_ivl_22", 0 0, L_000001bb92e705f0;  1 drivers
v000001bb92e48ef0_0 .net *"_ivl_25", 0 0, L_000001bb92e751d0;  1 drivers
L_000001bb92e905e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001bb92e49a30_0 .net/2u *"_ivl_26", 2 0, L_000001bb92e905e0;  1 drivers
L_000001bb92e90628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001bb92e49990_0 .net/2u *"_ivl_28", 2 0, L_000001bb92e90628;  1 drivers
v000001bb92e47af0_0 .net *"_ivl_30", 2 0, L_000001bb92e6f0b0;  1 drivers
v000001bb92e49ad0_0 .net *"_ivl_32", 2 0, L_000001bb92e6f010;  1 drivers
v000001bb92e48450_0 .net *"_ivl_34", 2 0, L_000001bb92e6e070;  1 drivers
v000001bb92e49b70_0 .net *"_ivl_4", 0 0, L_000001bb92e70230;  1 drivers
L_000001bb92e90478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001bb92e479b0_0 .net/2u *"_ivl_6", 2 0, L_000001bb92e90478;  1 drivers
L_000001bb92e904c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bb92e47b90_0 .net/2u *"_ivl_8", 11 0, L_000001bb92e904c0;  1 drivers
v000001bb92e47cd0_0 .net "clk", 0 0, L_000001bb92da8f00;  alias, 1 drivers
v000001bb92e47eb0_0 .net "predicted", 0 0, L_000001bb92e762e0;  alias, 1 drivers
v000001bb92e483b0_0 .net "predicted_to_EX", 0 0, v000001bb92e492b0_0;  alias, 1 drivers
v000001bb92e48590_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
v000001bb92e48630_0 .net "state", 1 0, v000001bb92e47550_0;  1 drivers
L_000001bb92e70230 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90430;
L_000001bb92e6f330 .cmp/eq 12, v000001bb92e40380_0, L_000001bb92e904c0;
L_000001bb92e70550 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90550;
L_000001bb92e705f0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90598;
L_000001bb92e6f0b0 .functor MUXZ 3, L_000001bb92e90628, L_000001bb92e905e0, L_000001bb92e751d0, C4<>;
L_000001bb92e6f010 .functor MUXZ 3, L_000001bb92e6f0b0, L_000001bb92e90508, L_000001bb92e6f330, C4<>;
L_000001bb92e6e070 .functor MUXZ 3, L_000001bb92e6f010, L_000001bb92e90478, L_000001bb92e70230, C4<>;
L_000001bb92e6eed0 .functor MUXZ 3, L_000001bb92e6e070, L_000001bb92e903e8, L_000001bb92e8d090, C4<>;
S_000001bb92e3b8e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001bb92e3c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001bb92e4aec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e4aef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e4af30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e4af68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e4afa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e4afd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e4b010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e4b048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e4b080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e4b0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e4b0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e4b128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e4b160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e4b198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e4b1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e4b208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e4b240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e4b278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e4b2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e4b2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e4b320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e4b358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e4b390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e4b3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e4b400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb92e75b00 .functor OR 1, L_000001bb92e6ffb0, L_000001bb92e6ebb0, C4<0>, C4<0>;
L_000001bb92e76660 .functor OR 1, L_000001bb92e70050, L_000001bb92e700f0, C4<0>, C4<0>;
L_000001bb92e75be0 .functor AND 1, L_000001bb92e75b00, L_000001bb92e76660, C4<1>, C4<1>;
L_000001bb92e75b70 .functor NOT 1, L_000001bb92e75be0, C4<0>, C4<0>, C4<0>;
L_000001bb92e760b0 .functor OR 1, v000001bb92e6c130_0, L_000001bb92e75b70, C4<0>, C4<0>;
L_000001bb92e762e0 .functor NOT 1, L_000001bb92e760b0, C4<0>, C4<0>, C4<0>;
v000001bb92e48130_0 .net "EX_opcode", 11 0, v000001bb92e3e3a0_0;  alias, 1 drivers
v000001bb92e477d0_0 .net "ID_opcode", 11 0, v000001bb92e5cba0_0;  alias, 1 drivers
v000001bb92e48090_0 .net "Wrong_prediction", 0 0, L_000001bb92e8d090;  alias, 1 drivers
L_000001bb92e902c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e481d0_0 .net/2u *"_ivl_0", 11 0, L_000001bb92e902c8;  1 drivers
L_000001bb92e90358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bb92e49170_0 .net/2u *"_ivl_10", 1 0, L_000001bb92e90358;  1 drivers
v000001bb92e47410_0 .net *"_ivl_12", 0 0, L_000001bb92e70050;  1 drivers
L_000001bb92e903a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001bb92e47f50_0 .net/2u *"_ivl_14", 1 0, L_000001bb92e903a0;  1 drivers
v000001bb92e49030_0 .net *"_ivl_16", 0 0, L_000001bb92e700f0;  1 drivers
v000001bb92e49670_0 .net *"_ivl_19", 0 0, L_000001bb92e76660;  1 drivers
v000001bb92e47ff0_0 .net *"_ivl_2", 0 0, L_000001bb92e6ffb0;  1 drivers
v000001bb92e48310_0 .net *"_ivl_21", 0 0, L_000001bb92e75be0;  1 drivers
v000001bb92e490d0_0 .net *"_ivl_22", 0 0, L_000001bb92e75b70;  1 drivers
v000001bb92e49710_0 .net *"_ivl_25", 0 0, L_000001bb92e760b0;  1 drivers
L_000001bb92e90310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e484f0_0 .net/2u *"_ivl_4", 11 0, L_000001bb92e90310;  1 drivers
v000001bb92e47e10_0 .net *"_ivl_6", 0 0, L_000001bb92e6ebb0;  1 drivers
v000001bb92e48270_0 .net *"_ivl_9", 0 0, L_000001bb92e75b00;  1 drivers
v000001bb92e49210_0 .net "clk", 0 0, L_000001bb92da8f00;  alias, 1 drivers
v000001bb92e498f0_0 .net "predicted", 0 0, L_000001bb92e762e0;  alias, 1 drivers
v000001bb92e492b0_0 .var "predicted_to_EX", 0 0;
v000001bb92e47c30_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
v000001bb92e47550_0 .var "state", 1 0;
E_000001bb92dca0b0 .event posedge, v000001bb92e49210_0, v000001bb92e2f9c0_0;
L_000001bb92e6ffb0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e902c8;
L_000001bb92e6ebb0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90310;
L_000001bb92e70050 .cmp/eq 2, v000001bb92e47550_0, L_000001bb92e90358;
L_000001bb92e700f0 .cmp/eq 2, v000001bb92e47550_0, L_000001bb92e903a0;
S_000001bb92e3cd30 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001bb92e3c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001bb92e4d450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e4d488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e4d4c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e4d4f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e4d530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e4d568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e4d5a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e4d5d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e4d610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e4d648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e4d680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e4d6b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e4d6f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e4d728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e4d760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e4d798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e4d7d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e4d808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e4d840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e4d878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e4d8b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e4d8e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e4d920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e4d958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e4d990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb92e48db0_0 .net "EX1_memread", 0 0, v000001bb92e41320_0;  alias, 1 drivers
v000001bb92e486d0_0 .net "EX1_rd_ind", 4 0, v000001bb92e40a60_0;  alias, 1 drivers
v000001bb92e48770_0 .net "EX1_rd_indzero", 0 0, v000001bb92e404c0_0;  alias, 1 drivers
v000001bb92e48810_0 .net "EX2_memread", 0 0, v000001bb92e3eb20_0;  alias, 1 drivers
v000001bb92e488b0_0 .net "EX2_rd_ind", 4 0, v000001bb92e3e4e0_0;  alias, 1 drivers
v000001bb92e48950_0 .net "EX2_rd_indzero", 0 0, v000001bb92e3ef80_0;  alias, 1 drivers
v000001bb92e489f0_0 .var "ID_EX1_flush", 0 0;
v000001bb92e48d10_0 .var "ID_EX2_flush", 0 0;
v000001bb92e48b30_0 .net "ID_opcode", 11 0, v000001bb92e5cba0_0;  alias, 1 drivers
v000001bb92e48e50_0 .net "ID_rs1_ind", 4 0, v000001bb92e5d640_0;  alias, 1 drivers
v000001bb92e48bd0_0 .net "ID_rs2_ind", 4 0, v000001bb92e5e180_0;  alias, 1 drivers
v000001bb92e49e90_0 .var "IF_ID_Write", 0 0;
v000001bb92e49df0_0 .var "IF_ID_flush", 0 0;
v000001bb92e4a250_0 .var "PC_Write", 0 0;
v000001bb92e49f30_0 .net "Wrong_prediction", 0 0, L_000001bb92e8d090;  alias, 1 drivers
E_000001bb92dca0f0/0 .event anyedge, v000001bb92e35690_0, v000001bb92e41320_0, v000001bb92e404c0_0, v000001bb92e3ffc0_0;
E_000001bb92dca0f0/1 .event anyedge, v000001bb92e40a60_0, v000001bb92e3e120_0, v000001bb92d53c50_0, v000001bb92e3ef80_0;
E_000001bb92dca0f0/2 .event anyedge, v000001bb92e2db20_0, v000001bb92e3f020_0;
E_000001bb92dca0f0 .event/or E_000001bb92dca0f0/0, E_000001bb92dca0f0/1, E_000001bb92dca0f0/2;
S_000001bb92e3bc00 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001bb92e3c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001bb92e4d9d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e4da08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e4da40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e4da78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e4dab0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e4dae8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e4db20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e4db58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e4db90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e4dbc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e4dc00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e4dc38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e4dc70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e4dca8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e4dce0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e4dd18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e4dd50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e4dd88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e4ddc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e4ddf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e4de30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e4de68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e4dea0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e4ded8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e4df10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bb92e75cc0 .functor OR 1, L_000001bb92e6e110, L_000001bb92e6e250, C4<0>, C4<0>;
L_000001bb92e75390 .functor OR 1, L_000001bb92e75cc0, L_000001bb92e6e2f0, C4<0>, C4<0>;
L_000001bb92e75940 .functor OR 1, L_000001bb92e75390, L_000001bb92e6e390, C4<0>, C4<0>;
L_000001bb92e756a0 .functor OR 1, L_000001bb92e75940, L_000001bb92e6e430, C4<0>, C4<0>;
L_000001bb92e76190 .functor OR 1, L_000001bb92e756a0, L_000001bb92e6f290, C4<0>, C4<0>;
L_000001bb92e755c0 .functor OR 1, L_000001bb92e76190, L_000001bb92e6e610, C4<0>, C4<0>;
L_000001bb92e758d0 .functor OR 1, L_000001bb92e755c0, L_000001bb92e6e6b0, C4<0>, C4<0>;
L_000001bb92e763c0 .functor OR 1, L_000001bb92e758d0, L_000001bb92e6e930, C4<0>, C4<0>;
L_000001bb92e76510 .functor OR 1, L_000001bb92e70870, L_000001bb92e70b90, C4<0>, C4<0>;
L_000001bb92e75d30 .functor OR 1, L_000001bb92e76510, L_000001bb92e70a50, C4<0>, C4<0>;
L_000001bb92e752b0 .functor OR 1, L_000001bb92e75d30, L_000001bb92e70c30, C4<0>, C4<0>;
L_000001bb92e76580 .functor OR 1, L_000001bb92e752b0, L_000001bb92e70cd0, C4<0>, C4<0>;
v000001bb92e4a2f0_0 .net "ID_opcode", 11 0, v000001bb92e5cba0_0;  alias, 1 drivers
L_000001bb92e90670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e4a1b0_0 .net/2u *"_ivl_0", 11 0, L_000001bb92e90670;  1 drivers
L_000001bb92e90700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e49c10_0 .net/2u *"_ivl_10", 11 0, L_000001bb92e90700;  1 drivers
L_000001bb92e90bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e49cb0_0 .net/2u *"_ivl_102", 11 0, L_000001bb92e90bc8;  1 drivers
L_000001bb92e90c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e49d50_0 .net/2u *"_ivl_106", 11 0, L_000001bb92e90c10;  1 drivers
v000001bb92e49fd0_0 .net *"_ivl_12", 0 0, L_000001bb92e6e2f0;  1 drivers
v000001bb92e4a070_0 .net *"_ivl_15", 0 0, L_000001bb92e75390;  1 drivers
L_000001bb92e90748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e4a110_0 .net/2u *"_ivl_16", 11 0, L_000001bb92e90748;  1 drivers
v000001bb92e42b90_0 .net *"_ivl_18", 0 0, L_000001bb92e6e390;  1 drivers
v000001bb92e42eb0_0 .net *"_ivl_2", 0 0, L_000001bb92e6e110;  1 drivers
v000001bb92e436d0_0 .net *"_ivl_21", 0 0, L_000001bb92e75940;  1 drivers
L_000001bb92e90790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e42e10_0 .net/2u *"_ivl_22", 11 0, L_000001bb92e90790;  1 drivers
v000001bb92e43b30_0 .net *"_ivl_24", 0 0, L_000001bb92e6e430;  1 drivers
v000001bb92e42f50_0 .net *"_ivl_27", 0 0, L_000001bb92e756a0;  1 drivers
L_000001bb92e907d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e44670_0 .net/2u *"_ivl_28", 11 0, L_000001bb92e907d8;  1 drivers
v000001bb92e43130_0 .net *"_ivl_30", 0 0, L_000001bb92e6f290;  1 drivers
v000001bb92e43a90_0 .net *"_ivl_33", 0 0, L_000001bb92e76190;  1 drivers
L_000001bb92e90820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e42cd0_0 .net/2u *"_ivl_34", 11 0, L_000001bb92e90820;  1 drivers
v000001bb92e43c70_0 .net *"_ivl_36", 0 0, L_000001bb92e6e610;  1 drivers
v000001bb92e44b70_0 .net *"_ivl_39", 0 0, L_000001bb92e755c0;  1 drivers
L_000001bb92e906b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e43310_0 .net/2u *"_ivl_4", 11 0, L_000001bb92e906b8;  1 drivers
L_000001bb92e90868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001bb92e434f0_0 .net/2u *"_ivl_40", 11 0, L_000001bb92e90868;  1 drivers
v000001bb92e43950_0 .net *"_ivl_42", 0 0, L_000001bb92e6e6b0;  1 drivers
v000001bb92e43ef0_0 .net *"_ivl_45", 0 0, L_000001bb92e758d0;  1 drivers
L_000001bb92e908b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e44ad0_0 .net/2u *"_ivl_46", 11 0, L_000001bb92e908b0;  1 drivers
v000001bb92e445d0_0 .net *"_ivl_48", 0 0, L_000001bb92e6e930;  1 drivers
L_000001bb92e908f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e43f90_0 .net/2u *"_ivl_52", 11 0, L_000001bb92e908f8;  1 drivers
L_000001bb92e90940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e44210_0 .net/2u *"_ivl_56", 11 0, L_000001bb92e90940;  1 drivers
v000001bb92e439f0_0 .net *"_ivl_6", 0 0, L_000001bb92e6e250;  1 drivers
L_000001bb92e90988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bb92e44850_0 .net/2u *"_ivl_60", 11 0, L_000001bb92e90988;  1 drivers
L_000001bb92e909d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e43090_0 .net/2u *"_ivl_64", 11 0, L_000001bb92e909d0;  1 drivers
L_000001bb92e90a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e42410_0 .net/2u *"_ivl_68", 11 0, L_000001bb92e90a18;  1 drivers
L_000001bb92e90a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bb92e43bd0_0 .net/2u *"_ivl_72", 11 0, L_000001bb92e90a60;  1 drivers
v000001bb92e43810_0 .net *"_ivl_74", 0 0, L_000001bb92e70870;  1 drivers
L_000001bb92e90aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e431d0_0 .net/2u *"_ivl_76", 11 0, L_000001bb92e90aa8;  1 drivers
v000001bb92e438b0_0 .net *"_ivl_78", 0 0, L_000001bb92e70b90;  1 drivers
v000001bb92e448f0_0 .net *"_ivl_81", 0 0, L_000001bb92e76510;  1 drivers
L_000001bb92e90af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e42550_0 .net/2u *"_ivl_82", 11 0, L_000001bb92e90af0;  1 drivers
v000001bb92e424b0_0 .net *"_ivl_84", 0 0, L_000001bb92e70a50;  1 drivers
v000001bb92e44710_0 .net *"_ivl_87", 0 0, L_000001bb92e75d30;  1 drivers
L_000001bb92e90b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e44170_0 .net/2u *"_ivl_88", 11 0, L_000001bb92e90b38;  1 drivers
v000001bb92e447b0_0 .net *"_ivl_9", 0 0, L_000001bb92e75cc0;  1 drivers
v000001bb92e443f0_0 .net *"_ivl_90", 0 0, L_000001bb92e70c30;  1 drivers
v000001bb92e425f0_0 .net *"_ivl_93", 0 0, L_000001bb92e752b0;  1 drivers
L_000001bb92e90b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e42690_0 .net/2u *"_ivl_94", 11 0, L_000001bb92e90b80;  1 drivers
v000001bb92e42730_0 .net *"_ivl_96", 0 0, L_000001bb92e70cd0;  1 drivers
v000001bb92e44490_0 .net *"_ivl_99", 0 0, L_000001bb92e76580;  1 drivers
v000001bb92e43d10_0 .net "is_beq", 0 0, L_000001bb92e6e9d0;  alias, 1 drivers
v000001bb92e44530_0 .net "is_bne", 0 0, L_000001bb92e6ecf0;  alias, 1 drivers
v000001bb92e427d0_0 .net "is_j", 0 0, L_000001bb92e70910;  alias, 1 drivers
v000001bb92e44990_0 .net "is_jal", 0 0, L_000001bb92e70f50;  alias, 1 drivers
v000001bb92e44a30_0 .net "is_jr", 0 0, L_000001bb92e6ed90;  alias, 1 drivers
v000001bb92e44030_0 .net "is_oper2_immed", 0 0, L_000001bb92e763c0;  alias, 1 drivers
v000001bb92e440d0_0 .net "memread", 0 0, L_000001bb92e70eb0;  alias, 1 drivers
v000001bb92e42870_0 .net "memwrite", 0 0, L_000001bb92e709b0;  alias, 1 drivers
v000001bb92e442b0_0 .net "regwrite", 0 0, L_000001bb92e70e10;  alias, 1 drivers
L_000001bb92e6e110 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90670;
L_000001bb92e6e250 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e906b8;
L_000001bb92e6e2f0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90700;
L_000001bb92e6e390 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90748;
L_000001bb92e6e430 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90790;
L_000001bb92e6f290 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e907d8;
L_000001bb92e6e610 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90820;
L_000001bb92e6e6b0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90868;
L_000001bb92e6e930 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e908b0;
L_000001bb92e6e9d0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e908f8;
L_000001bb92e6ecf0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90940;
L_000001bb92e6ed90 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90988;
L_000001bb92e70f50 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e909d0;
L_000001bb92e70910 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90a18;
L_000001bb92e70870 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90a60;
L_000001bb92e70b90 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90aa8;
L_000001bb92e70a50 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90af0;
L_000001bb92e70c30 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90b38;
L_000001bb92e70cd0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90b80;
L_000001bb92e70e10 .reduce/nor L_000001bb92e76580;
L_000001bb92e70eb0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90bc8;
L_000001bb92e709b0 .cmp/eq 12, v000001bb92e5cba0_0, L_000001bb92e90c10;
S_000001bb92e3bf20 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001bb92e3c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001bb92e55f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e55f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e55fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e56008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e56040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e56078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e560b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e560e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e56120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e56158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e56190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e561c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e56200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e56238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e56270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e562a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e562e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e56318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e56350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e56388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e563c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e563f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e56430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e56468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e564a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb92e42910_0 .var "Immed", 31 0;
v000001bb92e44350_0 .net "Inst", 31 0, v000001bb92e454d0_0;  alias, 1 drivers
v000001bb92e429b0_0 .net "opcode", 11 0, v000001bb92e5cba0_0;  alias, 1 drivers
E_000001bb92dcaef0 .event anyedge, v000001bb92e3f020_0, v000001bb92e44350_0;
S_000001bb92e3bd90 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001bb92e3c0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001bb92e43db0_0 .var "Read_data1", 31 0;
v000001bb92e42ff0_0 .var "Read_data2", 31 0;
v000001bb92e43270_0 .net "Read_reg1", 4 0, v000001bb92e5d640_0;  alias, 1 drivers
v000001bb92e42a50_0 .net "Read_reg2", 4 0, v000001bb92e5e180_0;  alias, 1 drivers
v000001bb92e43e50_0 .net "Write_data", 31 0, L_000001bb92e8d170;  alias, 1 drivers
v000001bb92e42d70_0 .net "Write_en", 0 0, v000001bb92e57060_0;  alias, 1 drivers
v000001bb92e42af0_0 .net "Write_reg", 4 0, v000001bb92e58b40_0;  alias, 1 drivers
v000001bb92e433b0_0 .net "clk", 0 0, L_000001bb92da8f00;  alias, 1 drivers
v000001bb92e43590_0 .var/i "i", 31 0;
v000001bb92e43630 .array "reg_file", 0 31, 31 0;
v000001bb92e43770_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
E_000001bb92dcac70 .event posedge, v000001bb92e49210_0;
S_000001bb92e3d050 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001bb92e3bd90;
 .timescale 0 0;
v000001bb92e42c30_0 .var/i "i", 31 0;
S_000001bb92e3c6f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001bb92e564e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e56518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e56550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e56588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e565c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e565f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e56630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e56668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e566a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e566d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e56710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e56748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e56780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e567b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e567f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e56828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e56860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e56898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e568d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e56908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e56940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e56978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e569b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e569e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e56a20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb92e454d0_0 .var "ID_INST", 31 0;
v000001bb92e45d90_0 .var "ID_PC", 31 0;
v000001bb92e5cba0_0 .var "ID_opcode", 11 0;
v000001bb92e5d0a0_0 .var "ID_rd_ind", 4 0;
v000001bb92e5d640_0 .var "ID_rs1_ind", 4 0;
v000001bb92e5e180_0 .var "ID_rs2_ind", 4 0;
v000001bb92e5cec0_0 .net "IF_FLUSH", 0 0, v000001bb92e49df0_0;  alias, 1 drivers
v000001bb92e5dd20_0 .net "IF_INST", 31 0, L_000001bb92e76ba0;  alias, 1 drivers
v000001bb92e5c920_0 .net "IF_PC", 31 0, v000001bb92e5c420_0;  alias, 1 drivers
v000001bb92e5e220_0 .net "clk", 0 0, L_000001bb92e75ef0;  1 drivers
v000001bb92e5dfa0_0 .net "if_id_Write", 0 0, v000001bb92e49e90_0;  alias, 1 drivers
v000001bb92e5d960_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
E_000001bb92dcb530 .event posedge, v000001bb92e2f9c0_0, v000001bb92e5e220_0;
S_000001bb92e3d1e0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001bb92e58f00_0 .net "EX1_PFC", 31 0, L_000001bb92e6ad30;  alias, 1 drivers
v000001bb92e57740_0 .net "EX2_PFC", 31 0, v000001bb92e3dfe0_0;  alias, 1 drivers
v000001bb92e57d80_0 .net "ID_PFC", 31 0, L_000001bb92e6e1b0;  alias, 1 drivers
v000001bb92e57100_0 .net "PC_src", 2 0, L_000001bb92e6eed0;  alias, 1 drivers
v000001bb92e588c0_0 .net "PC_write", 0 0, v000001bb92e4a250_0;  alias, 1 drivers
L_000001bb92e90088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bb92e57920_0 .net/2u *"_ivl_0", 31 0, L_000001bb92e90088;  1 drivers
v000001bb92e57e20_0 .net "clk", 0 0, L_000001bb92da8f00;  alias, 1 drivers
v000001bb92e58fa0_0 .net "inst", 31 0, L_000001bb92e76ba0;  alias, 1 drivers
v000001bb92e59040_0 .net "inst_mem_in", 31 0, v000001bb92e5c420_0;  alias, 1 drivers
v000001bb92e58c80_0 .net "pc_reg_in", 31 0, L_000001bb92e75f60;  1 drivers
v000001bb92e58960_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
L_000001bb92e70690 .arith/sum 32, v000001bb92e5c420_0, L_000001bb92e90088;
S_000001bb92e3d370 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001bb92e3d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001bb92e76ba0 .functor BUFZ 32, L_000001bb92e6ec50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb92e5c060_0 .net "Data_Out", 31 0, L_000001bb92e76ba0;  alias, 1 drivers
v000001bb92e5d820 .array "InstMem", 0 1023, 31 0;
v000001bb92e5ce20_0 .net *"_ivl_0", 31 0, L_000001bb92e6ec50;  1 drivers
v000001bb92e5c4c0_0 .net *"_ivl_3", 9 0, L_000001bb92e70370;  1 drivers
v000001bb92e5ddc0_0 .net *"_ivl_4", 11 0, L_000001bb92e6f1f0;  1 drivers
L_000001bb92e901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bb92e5d140_0 .net *"_ivl_7", 1 0, L_000001bb92e901a8;  1 drivers
v000001bb92e5c380_0 .net "addr", 31 0, v000001bb92e5c420_0;  alias, 1 drivers
v000001bb92e5d320_0 .net "clk", 0 0, L_000001bb92da8f00;  alias, 1 drivers
v000001bb92e5bac0_0 .var/i "i", 31 0;
L_000001bb92e6ec50 .array/port v000001bb92e5d820, L_000001bb92e6f1f0;
L_000001bb92e70370 .part v000001bb92e5c420_0, 0, 10;
L_000001bb92e6f1f0 .concat [ 10 2 0 0], L_000001bb92e70370, L_000001bb92e901a8;
S_000001bb92e3d500 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001bb92e3d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001bb92dcabf0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001bb92e5d6e0_0 .net "DataIn", 31 0, L_000001bb92e75f60;  alias, 1 drivers
v000001bb92e5c420_0 .var "DataOut", 31 0;
v000001bb92e5df00_0 .net "PC_Write", 0 0, v000001bb92e4a250_0;  alias, 1 drivers
v000001bb92e5c740_0 .net "clk", 0 0, L_000001bb92da8f00;  alias, 1 drivers
v000001bb92e5d500_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
S_000001bb92e3d690 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001bb92e3d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001bb92dcaf70 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001bb92daa240 .functor NOT 1, L_000001bb92e6f3d0, C4<0>, C4<0>, C4<0>;
L_000001bb92daa400 .functor NOT 1, L_000001bb92e6fa10, C4<0>, C4<0>, C4<0>;
L_000001bb92daa2b0 .functor AND 1, L_000001bb92daa240, L_000001bb92daa400, C4<1>, C4<1>;
L_000001bb92daa550 .functor NOT 1, L_000001bb92e6f470, C4<0>, C4<0>, C4<0>;
L_000001bb92d3cc90 .functor AND 1, L_000001bb92daa2b0, L_000001bb92daa550, C4<1>, C4<1>;
L_000001bb92d3ca60 .functor AND 32, L_000001bb92e6e4d0, L_000001bb92e70690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92d3cd70 .functor NOT 1, L_000001bb92e6f8d0, C4<0>, C4<0>, C4<0>;
L_000001bb92d3c1a0 .functor NOT 1, L_000001bb92e6f970, C4<0>, C4<0>, C4<0>;
L_000001bb92e76200 .functor AND 1, L_000001bb92d3cd70, L_000001bb92d3c1a0, C4<1>, C4<1>;
L_000001bb92e75e80 .functor AND 1, L_000001bb92e76200, L_000001bb92e702d0, C4<1>, C4<1>;
L_000001bb92e769e0 .functor AND 32, L_000001bb92e6f790, L_000001bb92e6e1b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e76350 .functor OR 32, L_000001bb92d3ca60, L_000001bb92e769e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb92e76430 .functor NOT 1, L_000001bb92e6f5b0, C4<0>, C4<0>, C4<0>;
L_000001bb92e75fd0 .functor AND 1, L_000001bb92e76430, L_000001bb92e707d0, C4<1>, C4<1>;
L_000001bb92e75da0 .functor NOT 1, L_000001bb92e6ee30, C4<0>, C4<0>, C4<0>;
L_000001bb92e76740 .functor AND 1, L_000001bb92e75fd0, L_000001bb92e75da0, C4<1>, C4<1>;
L_000001bb92e764a0 .functor AND 32, L_000001bb92e6ff10, v000001bb92e5c420_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e75320 .functor OR 32, L_000001bb92e76350, L_000001bb92e764a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb92e76270 .functor NOT 1, L_000001bb92e6e750, C4<0>, C4<0>, C4<0>;
L_000001bb92e76b30 .functor AND 1, L_000001bb92e76270, L_000001bb92e6f510, C4<1>, C4<1>;
L_000001bb92e76820 .functor AND 1, L_000001bb92e76b30, L_000001bb92e6f650, C4<1>, C4<1>;
L_000001bb92e759b0 .functor AND 32, L_000001bb92e6fd30, L_000001bb92e6ad30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e75080 .functor OR 32, L_000001bb92e75320, L_000001bb92e759b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bb92e75630 .functor NOT 1, L_000001bb92e6f150, C4<0>, C4<0>, C4<0>;
L_000001bb92e76c10 .functor AND 1, L_000001bb92e70190, L_000001bb92e75630, C4<1>, C4<1>;
L_000001bb92e767b0 .functor NOT 1, L_000001bb92e704b0, C4<0>, C4<0>, C4<0>;
L_000001bb92e75a20 .functor AND 1, L_000001bb92e76c10, L_000001bb92e767b0, C4<1>, C4<1>;
L_000001bb92e76120 .functor AND 32, L_000001bb92e6fdd0, v000001bb92e3dfe0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e75f60 .functor OR 32, L_000001bb92e75080, L_000001bb92e76120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb92e5bc00_0 .net *"_ivl_1", 0 0, L_000001bb92e6f3d0;  1 drivers
v000001bb92e5d5a0_0 .net *"_ivl_11", 0 0, L_000001bb92e6f470;  1 drivers
v000001bb92e5da00_0 .net *"_ivl_12", 0 0, L_000001bb92daa550;  1 drivers
v000001bb92e5daa0_0 .net *"_ivl_14", 0 0, L_000001bb92d3cc90;  1 drivers
v000001bb92e5d780_0 .net *"_ivl_16", 31 0, L_000001bb92e6e4d0;  1 drivers
v000001bb92e5dbe0_0 .net *"_ivl_18", 31 0, L_000001bb92d3ca60;  1 drivers
v000001bb92e5d3c0_0 .net *"_ivl_2", 0 0, L_000001bb92daa240;  1 drivers
v000001bb92e5dc80_0 .net *"_ivl_21", 0 0, L_000001bb92e6f8d0;  1 drivers
v000001bb92e5cc40_0 .net *"_ivl_22", 0 0, L_000001bb92d3cd70;  1 drivers
v000001bb92e5cb00_0 .net *"_ivl_25", 0 0, L_000001bb92e6f970;  1 drivers
v000001bb92e5bb60_0 .net *"_ivl_26", 0 0, L_000001bb92d3c1a0;  1 drivers
v000001bb92e5c1a0_0 .net *"_ivl_28", 0 0, L_000001bb92e76200;  1 drivers
v000001bb92e5c240_0 .net *"_ivl_31", 0 0, L_000001bb92e702d0;  1 drivers
v000001bb92e5d8c0_0 .net *"_ivl_32", 0 0, L_000001bb92e75e80;  1 drivers
v000001bb92e5c7e0_0 .net *"_ivl_34", 31 0, L_000001bb92e6f790;  1 drivers
v000001bb92e5db40_0 .net *"_ivl_36", 31 0, L_000001bb92e769e0;  1 drivers
v000001bb92e5ca60_0 .net *"_ivl_38", 31 0, L_000001bb92e76350;  1 drivers
v000001bb92e5bf20_0 .net *"_ivl_41", 0 0, L_000001bb92e6f5b0;  1 drivers
v000001bb92e5de60_0 .net *"_ivl_42", 0 0, L_000001bb92e76430;  1 drivers
v000001bb92e5cce0_0 .net *"_ivl_45", 0 0, L_000001bb92e707d0;  1 drivers
v000001bb92e5e040_0 .net *"_ivl_46", 0 0, L_000001bb92e75fd0;  1 drivers
v000001bb92e5be80_0 .net *"_ivl_49", 0 0, L_000001bb92e6ee30;  1 drivers
v000001bb92e5cd80_0 .net *"_ivl_5", 0 0, L_000001bb92e6fa10;  1 drivers
v000001bb92e5bfc0_0 .net *"_ivl_50", 0 0, L_000001bb92e75da0;  1 drivers
v000001bb92e5c100_0 .net *"_ivl_52", 0 0, L_000001bb92e76740;  1 drivers
v000001bb92e5c6a0_0 .net *"_ivl_54", 31 0, L_000001bb92e6ff10;  1 drivers
v000001bb92e5e0e0_0 .net *"_ivl_56", 31 0, L_000001bb92e764a0;  1 drivers
v000001bb92e5c880_0 .net *"_ivl_58", 31 0, L_000001bb92e75320;  1 drivers
v000001bb92e5bca0_0 .net *"_ivl_6", 0 0, L_000001bb92daa400;  1 drivers
v000001bb92e5c2e0_0 .net *"_ivl_61", 0 0, L_000001bb92e6e750;  1 drivers
v000001bb92e5bd40_0 .net *"_ivl_62", 0 0, L_000001bb92e76270;  1 drivers
v000001bb92e5bde0_0 .net *"_ivl_65", 0 0, L_000001bb92e6f510;  1 drivers
v000001bb92e5cf60_0 .net *"_ivl_66", 0 0, L_000001bb92e76b30;  1 drivers
v000001bb92e5c560_0 .net *"_ivl_69", 0 0, L_000001bb92e6f650;  1 drivers
v000001bb92e5d000_0 .net *"_ivl_70", 0 0, L_000001bb92e76820;  1 drivers
v000001bb92e5c600_0 .net *"_ivl_72", 31 0, L_000001bb92e6fd30;  1 drivers
v000001bb92e5d460_0 .net *"_ivl_74", 31 0, L_000001bb92e759b0;  1 drivers
v000001bb92e5d1e0_0 .net *"_ivl_76", 31 0, L_000001bb92e75080;  1 drivers
v000001bb92e5d280_0 .net *"_ivl_79", 0 0, L_000001bb92e70190;  1 drivers
v000001bb92e5e900_0 .net *"_ivl_8", 0 0, L_000001bb92daa2b0;  1 drivers
v000001bb92e5e9a0_0 .net *"_ivl_81", 0 0, L_000001bb92e6f150;  1 drivers
v000001bb92e5e720_0 .net *"_ivl_82", 0 0, L_000001bb92e75630;  1 drivers
v000001bb92e5e2c0_0 .net *"_ivl_84", 0 0, L_000001bb92e76c10;  1 drivers
v000001bb92e5e360_0 .net *"_ivl_87", 0 0, L_000001bb92e704b0;  1 drivers
v000001bb92e5e860_0 .net *"_ivl_88", 0 0, L_000001bb92e767b0;  1 drivers
v000001bb92e5e400_0 .net *"_ivl_90", 0 0, L_000001bb92e75a20;  1 drivers
v000001bb92e5e540_0 .net *"_ivl_92", 31 0, L_000001bb92e6fdd0;  1 drivers
v000001bb92e5e7c0_0 .net *"_ivl_94", 31 0, L_000001bb92e76120;  1 drivers
v000001bb92e5e680_0 .net "ina", 31 0, L_000001bb92e70690;  1 drivers
v000001bb92e5e4a0_0 .net "inb", 31 0, L_000001bb92e6e1b0;  alias, 1 drivers
v000001bb92e5e5e0_0 .net "inc", 31 0, v000001bb92e5c420_0;  alias, 1 drivers
v000001bb92e57880_0 .net "ind", 31 0, L_000001bb92e6ad30;  alias, 1 drivers
v000001bb92e56d40_0 .net "ine", 31 0, v000001bb92e3dfe0_0;  alias, 1 drivers
L_000001bb92e900d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e59180_0 .net "inf", 31 0, L_000001bb92e900d0;  1 drivers
L_000001bb92e90118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e579c0_0 .net "ing", 31 0, L_000001bb92e90118;  1 drivers
L_000001bb92e90160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb92e57ba0_0 .net "inh", 31 0, L_000001bb92e90160;  1 drivers
v000001bb92e58000_0 .net "out", 31 0, L_000001bb92e75f60;  alias, 1 drivers
v000001bb92e56fc0_0 .net "sel", 2 0, L_000001bb92e6eed0;  alias, 1 drivers
L_000001bb92e6f3d0 .part L_000001bb92e6eed0, 2, 1;
L_000001bb92e6fa10 .part L_000001bb92e6eed0, 1, 1;
L_000001bb92e6f470 .part L_000001bb92e6eed0, 0, 1;
LS_000001bb92e6e4d0_0_0 .concat [ 1 1 1 1], L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90;
LS_000001bb92e6e4d0_0_4 .concat [ 1 1 1 1], L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90;
LS_000001bb92e6e4d0_0_8 .concat [ 1 1 1 1], L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90;
LS_000001bb92e6e4d0_0_12 .concat [ 1 1 1 1], L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90;
LS_000001bb92e6e4d0_0_16 .concat [ 1 1 1 1], L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90;
LS_000001bb92e6e4d0_0_20 .concat [ 1 1 1 1], L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90;
LS_000001bb92e6e4d0_0_24 .concat [ 1 1 1 1], L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90;
LS_000001bb92e6e4d0_0_28 .concat [ 1 1 1 1], L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90, L_000001bb92d3cc90;
LS_000001bb92e6e4d0_1_0 .concat [ 4 4 4 4], LS_000001bb92e6e4d0_0_0, LS_000001bb92e6e4d0_0_4, LS_000001bb92e6e4d0_0_8, LS_000001bb92e6e4d0_0_12;
LS_000001bb92e6e4d0_1_4 .concat [ 4 4 4 4], LS_000001bb92e6e4d0_0_16, LS_000001bb92e6e4d0_0_20, LS_000001bb92e6e4d0_0_24, LS_000001bb92e6e4d0_0_28;
L_000001bb92e6e4d0 .concat [ 16 16 0 0], LS_000001bb92e6e4d0_1_0, LS_000001bb92e6e4d0_1_4;
L_000001bb92e6f8d0 .part L_000001bb92e6eed0, 2, 1;
L_000001bb92e6f970 .part L_000001bb92e6eed0, 1, 1;
L_000001bb92e702d0 .part L_000001bb92e6eed0, 0, 1;
LS_000001bb92e6f790_0_0 .concat [ 1 1 1 1], L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80;
LS_000001bb92e6f790_0_4 .concat [ 1 1 1 1], L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80;
LS_000001bb92e6f790_0_8 .concat [ 1 1 1 1], L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80;
LS_000001bb92e6f790_0_12 .concat [ 1 1 1 1], L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80;
LS_000001bb92e6f790_0_16 .concat [ 1 1 1 1], L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80;
LS_000001bb92e6f790_0_20 .concat [ 1 1 1 1], L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80;
LS_000001bb92e6f790_0_24 .concat [ 1 1 1 1], L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80;
LS_000001bb92e6f790_0_28 .concat [ 1 1 1 1], L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80, L_000001bb92e75e80;
LS_000001bb92e6f790_1_0 .concat [ 4 4 4 4], LS_000001bb92e6f790_0_0, LS_000001bb92e6f790_0_4, LS_000001bb92e6f790_0_8, LS_000001bb92e6f790_0_12;
LS_000001bb92e6f790_1_4 .concat [ 4 4 4 4], LS_000001bb92e6f790_0_16, LS_000001bb92e6f790_0_20, LS_000001bb92e6f790_0_24, LS_000001bb92e6f790_0_28;
L_000001bb92e6f790 .concat [ 16 16 0 0], LS_000001bb92e6f790_1_0, LS_000001bb92e6f790_1_4;
L_000001bb92e6f5b0 .part L_000001bb92e6eed0, 2, 1;
L_000001bb92e707d0 .part L_000001bb92e6eed0, 1, 1;
L_000001bb92e6ee30 .part L_000001bb92e6eed0, 0, 1;
LS_000001bb92e6ff10_0_0 .concat [ 1 1 1 1], L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740;
LS_000001bb92e6ff10_0_4 .concat [ 1 1 1 1], L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740;
LS_000001bb92e6ff10_0_8 .concat [ 1 1 1 1], L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740;
LS_000001bb92e6ff10_0_12 .concat [ 1 1 1 1], L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740;
LS_000001bb92e6ff10_0_16 .concat [ 1 1 1 1], L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740;
LS_000001bb92e6ff10_0_20 .concat [ 1 1 1 1], L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740;
LS_000001bb92e6ff10_0_24 .concat [ 1 1 1 1], L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740;
LS_000001bb92e6ff10_0_28 .concat [ 1 1 1 1], L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740, L_000001bb92e76740;
LS_000001bb92e6ff10_1_0 .concat [ 4 4 4 4], LS_000001bb92e6ff10_0_0, LS_000001bb92e6ff10_0_4, LS_000001bb92e6ff10_0_8, LS_000001bb92e6ff10_0_12;
LS_000001bb92e6ff10_1_4 .concat [ 4 4 4 4], LS_000001bb92e6ff10_0_16, LS_000001bb92e6ff10_0_20, LS_000001bb92e6ff10_0_24, LS_000001bb92e6ff10_0_28;
L_000001bb92e6ff10 .concat [ 16 16 0 0], LS_000001bb92e6ff10_1_0, LS_000001bb92e6ff10_1_4;
L_000001bb92e6e750 .part L_000001bb92e6eed0, 2, 1;
L_000001bb92e6f510 .part L_000001bb92e6eed0, 1, 1;
L_000001bb92e6f650 .part L_000001bb92e6eed0, 0, 1;
LS_000001bb92e6fd30_0_0 .concat [ 1 1 1 1], L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820;
LS_000001bb92e6fd30_0_4 .concat [ 1 1 1 1], L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820;
LS_000001bb92e6fd30_0_8 .concat [ 1 1 1 1], L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820;
LS_000001bb92e6fd30_0_12 .concat [ 1 1 1 1], L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820;
LS_000001bb92e6fd30_0_16 .concat [ 1 1 1 1], L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820;
LS_000001bb92e6fd30_0_20 .concat [ 1 1 1 1], L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820;
LS_000001bb92e6fd30_0_24 .concat [ 1 1 1 1], L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820;
LS_000001bb92e6fd30_0_28 .concat [ 1 1 1 1], L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820, L_000001bb92e76820;
LS_000001bb92e6fd30_1_0 .concat [ 4 4 4 4], LS_000001bb92e6fd30_0_0, LS_000001bb92e6fd30_0_4, LS_000001bb92e6fd30_0_8, LS_000001bb92e6fd30_0_12;
LS_000001bb92e6fd30_1_4 .concat [ 4 4 4 4], LS_000001bb92e6fd30_0_16, LS_000001bb92e6fd30_0_20, LS_000001bb92e6fd30_0_24, LS_000001bb92e6fd30_0_28;
L_000001bb92e6fd30 .concat [ 16 16 0 0], LS_000001bb92e6fd30_1_0, LS_000001bb92e6fd30_1_4;
L_000001bb92e70190 .part L_000001bb92e6eed0, 2, 1;
L_000001bb92e6f150 .part L_000001bb92e6eed0, 1, 1;
L_000001bb92e704b0 .part L_000001bb92e6eed0, 0, 1;
LS_000001bb92e6fdd0_0_0 .concat [ 1 1 1 1], L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20;
LS_000001bb92e6fdd0_0_4 .concat [ 1 1 1 1], L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20;
LS_000001bb92e6fdd0_0_8 .concat [ 1 1 1 1], L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20;
LS_000001bb92e6fdd0_0_12 .concat [ 1 1 1 1], L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20;
LS_000001bb92e6fdd0_0_16 .concat [ 1 1 1 1], L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20;
LS_000001bb92e6fdd0_0_20 .concat [ 1 1 1 1], L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20;
LS_000001bb92e6fdd0_0_24 .concat [ 1 1 1 1], L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20;
LS_000001bb92e6fdd0_0_28 .concat [ 1 1 1 1], L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20, L_000001bb92e75a20;
LS_000001bb92e6fdd0_1_0 .concat [ 4 4 4 4], LS_000001bb92e6fdd0_0_0, LS_000001bb92e6fdd0_0_4, LS_000001bb92e6fdd0_0_8, LS_000001bb92e6fdd0_0_12;
LS_000001bb92e6fdd0_1_4 .concat [ 4 4 4 4], LS_000001bb92e6fdd0_0_16, LS_000001bb92e6fdd0_0_20, LS_000001bb92e6fdd0_0_24, LS_000001bb92e6fdd0_0_28;
L_000001bb92e6fdd0 .concat [ 16 16 0 0], LS_000001bb92e6fdd0_1_0, LS_000001bb92e6fdd0_1_4;
S_000001bb92e3c240 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001bb92e57600_0 .net "Write_Data", 31 0, v000001bb92e2fa60_0;  alias, 1 drivers
v000001bb92e58a00_0 .net "addr", 31 0, v000001bb92e2e200_0;  alias, 1 drivers
v000001bb92e590e0_0 .net "clk", 0 0, L_000001bb92da8f00;  alias, 1 drivers
v000001bb92e57c40_0 .net "mem_out", 31 0, v000001bb92e585a0_0;  alias, 1 drivers
v000001bb92e577e0_0 .net "mem_read", 0 0, v000001bb92e2ef20_0;  alias, 1 drivers
v000001bb92e58500_0 .net "mem_write", 0 0, v000001bb92e2efc0_0;  alias, 1 drivers
S_000001bb92e3c560 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001bb92e3c240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001bb92e57f60 .array "DataMem", 1023 0, 31 0;
v000001bb92e58be0_0 .net "Data_In", 31 0, v000001bb92e2fa60_0;  alias, 1 drivers
v000001bb92e585a0_0 .var "Data_Out", 31 0;
v000001bb92e58780_0 .net "Write_en", 0 0, v000001bb92e2efc0_0;  alias, 1 drivers
v000001bb92e581e0_0 .net "addr", 31 0, v000001bb92e2e200_0;  alias, 1 drivers
v000001bb92e571a0_0 .net "clk", 0 0, L_000001bb92da8f00;  alias, 1 drivers
v000001bb92e56b60_0 .var/i "i", 31 0;
S_000001bb92e3c880 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001bb92e60a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bb92e60ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bb92e60af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bb92e60b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bb92e60b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bb92e60b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bb92e60bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bb92e60c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bb92e60c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bb92e60c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bb92e60cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bb92e60ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bb92e60d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bb92e60d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bb92e60d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bb92e60dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bb92e60e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bb92e60e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bb92e60e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bb92e60ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bb92e60ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bb92e60f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bb92e60f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bb92e60f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bb92e60fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bb92e58280_0 .net "MEM_ALU_OUT", 31 0, v000001bb92e2e200_0;  alias, 1 drivers
v000001bb92e57240_0 .net "MEM_Data_mem_out", 31 0, v000001bb92e585a0_0;  alias, 1 drivers
v000001bb92e58320_0 .net "MEM_memread", 0 0, v000001bb92e2ef20_0;  alias, 1 drivers
v000001bb92e576a0_0 .net "MEM_opcode", 11 0, v000001bb92e2f600_0;  alias, 1 drivers
v000001bb92e58460_0 .net "MEM_rd_ind", 4 0, v000001bb92e2f240_0;  alias, 1 drivers
v000001bb92e57a60_0 .net "MEM_rd_indzero", 0 0, v000001bb92e2e160_0;  alias, 1 drivers
v000001bb92e57380_0 .net "MEM_regwrite", 0 0, v000001bb92e2dda0_0;  alias, 1 drivers
v000001bb92e583c0_0 .var "WB_ALU_OUT", 31 0;
v000001bb92e59220_0 .var "WB_Data_mem_out", 31 0;
v000001bb92e58640_0 .var "WB_memread", 0 0;
v000001bb92e58b40_0 .var "WB_rd_ind", 4 0;
v000001bb92e56ac0_0 .var "WB_rd_indzero", 0 0;
v000001bb92e57060_0 .var "WB_regwrite", 0 0;
v000001bb92e57b00_0 .net "clk", 0 0, L_000001bb92e8d250;  1 drivers
v000001bb92e58d20_0 .var "hlt", 0 0;
v000001bb92e586e0_0 .net "rst", 0 0, v000001bb92e6c130_0;  alias, 1 drivers
E_000001bb92dcb430 .event posedge, v000001bb92e2f9c0_0, v000001bb92e57b00_0;
S_000001bb92e3cba0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001bb92c09f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001bb92e8d020 .functor AND 32, v000001bb92e59220_0, L_000001bb92ee2290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8d100 .functor NOT 1, v000001bb92e58640_0, C4<0>, C4<0>, C4<0>;
L_000001bb92e8d1e0 .functor AND 32, v000001bb92e583c0_0, L_000001bb92ee0210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bb92e8d170 .functor OR 32, L_000001bb92e8d020, L_000001bb92e8d1e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb92e57ce0_0 .net "Write_Data_RegFile", 31 0, L_000001bb92e8d170;  alias, 1 drivers
v000001bb92e580a0_0 .net *"_ivl_0", 31 0, L_000001bb92ee2290;  1 drivers
v000001bb92e56c00_0 .net *"_ivl_2", 31 0, L_000001bb92e8d020;  1 drivers
v000001bb92e58820_0 .net *"_ivl_4", 0 0, L_000001bb92e8d100;  1 drivers
v000001bb92e58aa0_0 .net *"_ivl_6", 31 0, L_000001bb92ee0210;  1 drivers
v000001bb92e58dc0_0 .net *"_ivl_8", 31 0, L_000001bb92e8d1e0;  1 drivers
v000001bb92e56ca0_0 .net "alu_out", 31 0, v000001bb92e583c0_0;  alias, 1 drivers
v000001bb92e58e60_0 .net "mem_out", 31 0, v000001bb92e59220_0;  alias, 1 drivers
v000001bb92e56e80_0 .net "mem_read", 0 0, v000001bb92e58640_0;  alias, 1 drivers
LS_000001bb92ee2290_0_0 .concat [ 1 1 1 1], v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0;
LS_000001bb92ee2290_0_4 .concat [ 1 1 1 1], v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0;
LS_000001bb92ee2290_0_8 .concat [ 1 1 1 1], v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0;
LS_000001bb92ee2290_0_12 .concat [ 1 1 1 1], v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0;
LS_000001bb92ee2290_0_16 .concat [ 1 1 1 1], v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0;
LS_000001bb92ee2290_0_20 .concat [ 1 1 1 1], v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0;
LS_000001bb92ee2290_0_24 .concat [ 1 1 1 1], v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0;
LS_000001bb92ee2290_0_28 .concat [ 1 1 1 1], v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0, v000001bb92e58640_0;
LS_000001bb92ee2290_1_0 .concat [ 4 4 4 4], LS_000001bb92ee2290_0_0, LS_000001bb92ee2290_0_4, LS_000001bb92ee2290_0_8, LS_000001bb92ee2290_0_12;
LS_000001bb92ee2290_1_4 .concat [ 4 4 4 4], LS_000001bb92ee2290_0_16, LS_000001bb92ee2290_0_20, LS_000001bb92ee2290_0_24, LS_000001bb92ee2290_0_28;
L_000001bb92ee2290 .concat [ 16 16 0 0], LS_000001bb92ee2290_1_0, LS_000001bb92ee2290_1_4;
LS_000001bb92ee0210_0_0 .concat [ 1 1 1 1], L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100;
LS_000001bb92ee0210_0_4 .concat [ 1 1 1 1], L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100;
LS_000001bb92ee0210_0_8 .concat [ 1 1 1 1], L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100;
LS_000001bb92ee0210_0_12 .concat [ 1 1 1 1], L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100;
LS_000001bb92ee0210_0_16 .concat [ 1 1 1 1], L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100;
LS_000001bb92ee0210_0_20 .concat [ 1 1 1 1], L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100;
LS_000001bb92ee0210_0_24 .concat [ 1 1 1 1], L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100;
LS_000001bb92ee0210_0_28 .concat [ 1 1 1 1], L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100, L_000001bb92e8d100;
LS_000001bb92ee0210_1_0 .concat [ 4 4 4 4], LS_000001bb92ee0210_0_0, LS_000001bb92ee0210_0_4, LS_000001bb92ee0210_0_8, LS_000001bb92ee0210_0_12;
LS_000001bb92ee0210_1_4 .concat [ 4 4 4 4], LS_000001bb92ee0210_0_16, LS_000001bb92ee0210_0_20, LS_000001bb92ee0210_0_24, LS_000001bb92ee0210_0_28;
L_000001bb92ee0210 .concat [ 16 16 0 0], LS_000001bb92ee0210_1_0, LS_000001bb92ee0210_1_4;
    .scope S_000001bb92e3d500;
T_0 ;
    %wait E_000001bb92dca0b0;
    %load/vec4 v000001bb92e5d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bb92e5c420_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bb92e5df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bb92e5d6e0_0;
    %assign/vec4 v000001bb92e5c420_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bb92e3d370;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb92e5bac0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bb92e5bac0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bb92e5bac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %load/vec4 v000001bb92e5bac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb92e5bac0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e5d820, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001bb92e3c6f0;
T_2 ;
    %wait E_000001bb92dcb530;
    %load/vec4 v000001bb92e5d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bb92e45d90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e454d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e5d0a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e5e180_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e5d640_0, 0;
    %assign/vec4 v000001bb92e5cba0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bb92e5dfa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001bb92e5cec0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bb92e45d90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e454d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e5d0a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e5e180_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e5d640_0, 0;
    %assign/vec4 v000001bb92e5cba0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001bb92e5dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001bb92e5dd20_0;
    %assign/vec4 v000001bb92e454d0_0, 0;
    %load/vec4 v000001bb92e5c920_0;
    %assign/vec4 v000001bb92e45d90_0, 0;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bb92e5e180_0, 0;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bb92e5cba0_0, 4, 5;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bb92e5cba0_0, 4, 5;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001bb92e5d640_0, 0;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001bb92e5d0a0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001bb92e5d0a0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001bb92e5dd20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bb92e5d0a0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bb92e3bd90;
T_3 ;
    %wait E_000001bb92dca0b0;
    %load/vec4 v000001bb92e43770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb92e43590_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001bb92e43590_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bb92e43590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e43630, 0, 4;
    %load/vec4 v000001bb92e43590_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb92e43590_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bb92e42af0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001bb92e42d70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001bb92e43e50_0;
    %load/vec4 v000001bb92e42af0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e43630, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e43630, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bb92e3bd90;
T_4 ;
    %wait E_000001bb92dcac70;
    %load/vec4 v000001bb92e42af0_0;
    %load/vec4 v000001bb92e43270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001bb92e42af0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001bb92e42d70_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bb92e43e50_0;
    %assign/vec4 v000001bb92e43db0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bb92e43270_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bb92e43630, 4;
    %assign/vec4 v000001bb92e43db0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bb92e3bd90;
T_5 ;
    %wait E_000001bb92dcac70;
    %load/vec4 v000001bb92e42af0_0;
    %load/vec4 v000001bb92e42a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001bb92e42af0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001bb92e42d70_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001bb92e43e50_0;
    %assign/vec4 v000001bb92e42ff0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bb92e42a50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bb92e43630, 4;
    %assign/vec4 v000001bb92e42ff0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bb92e3bd90;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001bb92e3d050;
    %jmp t_0;
    .scope S_000001bb92e3d050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb92e42c30_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001bb92e42c30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001bb92e42c30_0;
    %ix/getv/s 4, v000001bb92e42c30_0;
    %load/vec4a v000001bb92e43630, 4;
    %ix/getv/s 4, v000001bb92e42c30_0;
    %load/vec4a v000001bb92e43630, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bb92e42c30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb92e42c30_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001bb92e3bd90;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001bb92e3bf20;
T_7 ;
    %wait E_000001bb92dcaef0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb92e42910_0, 0, 32;
    %load/vec4 v000001bb92e429b0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb92e429b0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bb92e44350_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bb92e42910_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bb92e429b0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb92e429b0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb92e429b0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bb92e44350_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bb92e42910_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001bb92e44350_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001bb92e44350_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bb92e42910_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001bb92e3b8e0;
T_8 ;
    %wait E_000001bb92dca0b0;
    %load/vec4 v000001bb92e47c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bb92e47550_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bb92e48130_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bb92e48130_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001bb92e47550_0;
    %load/vec4 v000001bb92e48090_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bb92e47550_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bb92e47550_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bb92e47550_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bb92e47550_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bb92e47550_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bb92e47550_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bb92e3b8e0;
T_9 ;
    %wait E_000001bb92dca0b0;
    %load/vec4 v000001bb92e47c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e492b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bb92e498f0_0;
    %assign/vec4 v000001bb92e492b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bb92e3cd30;
T_10 ;
    %wait E_000001bb92dca0f0;
    %load/vec4 v000001bb92e49f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb92e4a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb92e49e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e49df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb92e489f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb92e48d10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bb92e48db0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001bb92e48770_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001bb92e48e50_0;
    %load/vec4 v000001bb92e486d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001bb92e48bd0_0;
    %load/vec4 v000001bb92e486d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001bb92e48810_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001bb92e48950_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001bb92e48e50_0;
    %load/vec4 v000001bb92e488b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001bb92e48bd0_0;
    %load/vec4 v000001bb92e488b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e4a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e49e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e49df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb92e489f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e48d10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001bb92e48b30_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e4a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb92e49e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb92e49df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e489f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e48d10_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb92e4a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bb92e49e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e49df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e489f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e48d10_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001bb92e3ca10;
T_11 ;
    %wait E_000001bb92dc9ff0;
    %load/vec4 v000001bb92e3ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bb92e404c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e41460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e416e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e41000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e41500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e41640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e402e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e40420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e41280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e415a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e41320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e40560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e40880_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e406a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e40240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e40a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e40b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e40740_0, 0;
    %assign/vec4 v000001bb92e40380_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001bb92e3e080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001bb92e3f020_0;
    %assign/vec4 v000001bb92e40380_0, 0;
    %load/vec4 v000001bb92e3ffc0_0;
    %assign/vec4 v000001bb92e40740_0, 0;
    %load/vec4 v000001bb92e3e120_0;
    %assign/vec4 v000001bb92e40b00_0, 0;
    %load/vec4 v000001bb92e3e800_0;
    %assign/vec4 v000001bb92e40a60_0, 0;
    %load/vec4 v000001bb92e3dea0_0;
    %assign/vec4 v000001bb92e40240_0, 0;
    %load/vec4 v000001bb92e3d900_0;
    %assign/vec4 v000001bb92e406a0_0, 0;
    %load/vec4 v000001bb92e3fac0_0;
    %assign/vec4 v000001bb92e40880_0, 0;
    %load/vec4 v000001bb92e3da40_0;
    %assign/vec4 v000001bb92e40560_0, 0;
    %load/vec4 v000001bb92e3e6c0_0;
    %assign/vec4 v000001bb92e41320_0, 0;
    %load/vec4 v000001bb92e3e1c0_0;
    %assign/vec4 v000001bb92e415a0_0, 0;
    %load/vec4 v000001bb92e3ebc0_0;
    %assign/vec4 v000001bb92e41280_0, 0;
    %load/vec4 v000001bb92e40060_0;
    %assign/vec4 v000001bb92e40420_0, 0;
    %load/vec4 v000001bb92e3ed00_0;
    %assign/vec4 v000001bb92e402e0_0, 0;
    %load/vec4 v000001bb92e3e580_0;
    %assign/vec4 v000001bb92e41640_0, 0;
    %load/vec4 v000001bb92e3e300_0;
    %assign/vec4 v000001bb92e41500_0, 0;
    %load/vec4 v000001bb92e3f2a0_0;
    %assign/vec4 v000001bb92e41000_0, 0;
    %load/vec4 v000001bb92e3fb60_0;
    %assign/vec4 v000001bb92e416e0_0, 0;
    %load/vec4 v000001bb92e3fe80_0;
    %assign/vec4 v000001bb92e41460_0, 0;
    %load/vec4 v000001bb92e3e9e0_0;
    %assign/vec4 v000001bb92e404c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bb92e404c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e41460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e416e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e41000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e41500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e41640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e402e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e40420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e41280_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e415a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e41320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e40560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e40880_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e406a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e40240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e40a60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e40b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e40740_0, 0;
    %assign/vec4 v000001bb92e40380_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bb92e3ba70;
T_12 ;
    %wait E_000001bb92dca070;
    %load/vec4 v000001bb92e48c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3ef80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3dfe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3ff20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3e440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3dd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3dcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3ea80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3f840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3f200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3de00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3eb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3f340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3f7a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3f520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3f0c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e3e4e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e3f700_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e3f5c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bb92e3e3a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3f480_0, 0;
    %assign/vec4 v000001bb92e3f3e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bb92e48f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001bb92e3eda0_0;
    %assign/vec4 v000001bb92e3f3e0_0, 0;
    %load/vec4 v000001bb92e3e620_0;
    %assign/vec4 v000001bb92e3f480_0, 0;
    %load/vec4 v000001bb92e3f8e0_0;
    %assign/vec4 v000001bb92e3e3a0_0, 0;
    %load/vec4 v000001bb92e3fca0_0;
    %assign/vec4 v000001bb92e3f5c0_0, 0;
    %load/vec4 v000001bb92e3fd40_0;
    %assign/vec4 v000001bb92e3f700_0, 0;
    %load/vec4 v000001bb92e3db80_0;
    %assign/vec4 v000001bb92e3e4e0_0, 0;
    %load/vec4 v000001bb92e3ec60_0;
    %assign/vec4 v000001bb92e3f0c0_0, 0;
    %load/vec4 v000001bb92e3e940_0;
    %assign/vec4 v000001bb92e3f520_0, 0;
    %load/vec4 v000001bb92e3f160_0;
    %assign/vec4 v000001bb92e3f7a0_0, 0;
    %load/vec4 v000001bb92e3fa20_0;
    %assign/vec4 v000001bb92e3f340_0, 0;
    %load/vec4 v000001bb92e3f660_0;
    %assign/vec4 v000001bb92e3eb20_0, 0;
    %load/vec4 v000001bb92e3e8a0_0;
    %assign/vec4 v000001bb92e3de00_0, 0;
    %load/vec4 v000001bb92e3d9a0_0;
    %assign/vec4 v000001bb92e3f200_0, 0;
    %load/vec4 v000001bb92e3fc00_0;
    %assign/vec4 v000001bb92e3f840_0, 0;
    %load/vec4 v000001bb92e3eee0_0;
    %assign/vec4 v000001bb92e3ea80_0, 0;
    %load/vec4 v000001bb92e3fde0_0;
    %assign/vec4 v000001bb92e3dcc0_0, 0;
    %load/vec4 v000001bb92e3f980_0;
    %assign/vec4 v000001bb92e3dd60_0, 0;
    %load/vec4 v000001bb92e3dae0_0;
    %assign/vec4 v000001bb92e3e440_0, 0;
    %load/vec4 v000001bb92e3e760_0;
    %assign/vec4 v000001bb92e3ff20_0, 0;
    %load/vec4 v000001bb92e3df40_0;
    %assign/vec4 v000001bb92e3dfe0_0, 0;
    %load/vec4 v000001bb92e3dc20_0;
    %assign/vec4 v000001bb92e3ef80_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3ef80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3dfe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3ff20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3e440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3dd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3dcc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3ea80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3f840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3f200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3de00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3eb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e3f340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3f7a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3f520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3f0c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e3e4e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e3f700_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e3f5c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bb92e3e3a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e3f480_0, 0;
    %assign/vec4 v000001bb92e3f3e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bb92c3d8a0;
T_13 ;
    %wait E_000001bb92dc9bf0;
    %load/vec4 v000001bb92e332f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bb92e331b0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001bb92c402d0;
T_14 ;
    %wait E_000001bb92dca9b0;
    %load/vec4 v000001bb92e32710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001bb92e32d50_0;
    %pad/u 33;
    %load/vec4 v000001bb92e32f30_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001bb92e33570_0, 0;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001bb92e32d50_0;
    %pad/u 33;
    %load/vec4 v000001bb92e32f30_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001bb92e33570_0, 0;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001bb92e32d50_0;
    %pad/u 33;
    %load/vec4 v000001bb92e32f30_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001bb92e33570_0, 0;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001bb92e32d50_0;
    %pad/u 33;
    %load/vec4 v000001bb92e32f30_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001bb92e33570_0, 0;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001bb92e32d50_0;
    %pad/u 33;
    %load/vec4 v000001bb92e32f30_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001bb92e33570_0, 0;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001bb92e32d50_0;
    %pad/u 33;
    %load/vec4 v000001bb92e32f30_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001bb92e33570_0, 0;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001bb92e32f30_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001bb92e32fd0_0;
    %load/vec4 v000001bb92e32f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bb92e32d50_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001bb92e32f30_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001bb92e32f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %load/vec4 v000001bb92e32d50_0;
    %ix/getv 4, v000001bb92e32f30_0;
    %shiftl 4;
    %assign/vec4 v000001bb92e33570_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001bb92e32f30_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001bb92e32fd0_0;
    %load/vec4 v000001bb92e32f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bb92e32d50_0;
    %load/vec4 v000001bb92e32f30_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001bb92e32f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %load/vec4 v000001bb92e32d50_0;
    %ix/getv 4, v000001bb92e32f30_0;
    %shiftr 4;
    %assign/vec4 v000001bb92e33570_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %load/vec4 v000001bb92e32d50_0;
    %load/vec4 v000001bb92e32f30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001bb92e33570_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bb92e32fd0_0, 0;
    %load/vec4 v000001bb92e32f30_0;
    %load/vec4 v000001bb92e32d50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001bb92e33570_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001bb92b86b50;
T_15 ;
    %wait E_000001bb92dca6f0;
    %load/vec4 v000001bb92e2f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001bb92e2e160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e2dda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e2efc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e2ef20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bb92e2f600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e2f240_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e2fa60_0, 0;
    %assign/vec4 v000001bb92e2e200_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001bb92d536b0_0;
    %assign/vec4 v000001bb92e2e200_0, 0;
    %load/vec4 v000001bb92e30140_0;
    %assign/vec4 v000001bb92e2fa60_0, 0;
    %load/vec4 v000001bb92e2db20_0;
    %assign/vec4 v000001bb92e2f240_0, 0;
    %load/vec4 v000001bb92d2d470_0;
    %assign/vec4 v000001bb92e2f600_0, 0;
    %load/vec4 v000001bb92d53c50_0;
    %assign/vec4 v000001bb92e2ef20_0, 0;
    %load/vec4 v000001bb92d2e730_0;
    %assign/vec4 v000001bb92e2efc0_0, 0;
    %load/vec4 v000001bb92e2fb00_0;
    %assign/vec4 v000001bb92e2dda0_0, 0;
    %load/vec4 v000001bb92e2f1a0_0;
    %assign/vec4 v000001bb92e2e160_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001bb92e3c560;
T_16 ;
    %wait E_000001bb92dcac70;
    %load/vec4 v000001bb92e58780_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001bb92e58be0_0;
    %load/vec4 v000001bb92e581e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e57f60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001bb92e3c560;
T_17 ;
    %wait E_000001bb92dcac70;
    %load/vec4 v000001bb92e581e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bb92e57f60, 4;
    %assign/vec4 v000001bb92e585a0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001bb92e3c560;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb92e56b60_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001bb92e56b60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bb92e56b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb92e57f60, 0, 4;
    %load/vec4 v000001bb92e56b60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb92e56b60_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001bb92e3c560;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb92e56b60_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001bb92e56b60_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001bb92e56b60_0;
    %load/vec4a v000001bb92e57f60, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001bb92e56b60_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bb92e56b60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb92e56b60_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001bb92e3c880;
T_20 ;
    %wait E_000001bb92dcb430;
    %load/vec4 v000001bb92e586e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001bb92e56ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e58d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e57060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bb92e58640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bb92e58b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bb92e59220_0, 0;
    %assign/vec4 v000001bb92e583c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001bb92e58280_0;
    %assign/vec4 v000001bb92e583c0_0, 0;
    %load/vec4 v000001bb92e57240_0;
    %assign/vec4 v000001bb92e59220_0, 0;
    %load/vec4 v000001bb92e58320_0;
    %assign/vec4 v000001bb92e58640_0, 0;
    %load/vec4 v000001bb92e58460_0;
    %assign/vec4 v000001bb92e58b40_0, 0;
    %load/vec4 v000001bb92e57380_0;
    %assign/vec4 v000001bb92e57060_0, 0;
    %load/vec4 v000001bb92e57a60_0;
    %assign/vec4 v000001bb92e56ac0_0, 0;
    %load/vec4 v000001bb92e576a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001bb92e58d20_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001bb92c09f50;
T_21 ;
    %wait E_000001bb92dc9ef0;
    %load/vec4 v000001bb92e6be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bb92e6de90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001bb92e6de90_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bb92e6de90_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001bb92dd8930;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb92e6c590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb92e6c130_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001bb92dd8930;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001bb92e6c590_0;
    %inv;
    %assign/vec4 v000001bb92e6c590_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001bb92dd8930;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb92e6c130_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb92e6c130_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001bb92e6d2b0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
