[    8.140116] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF
[    8.140148] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF
[    8.140181] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02
[    8.140213] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01
[    8.140245] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF
[    8.140276] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00
[    8.140308] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D
[    8.140340] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140373] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140405] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140438] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140471] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140503] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140536] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140569] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140601] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140634] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140667] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140699] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140732] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140765] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140807] RTW: hal_com_config_channel_plan chplan:0x20
[    8.224713] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.224727] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.224734] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.224741] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.224748] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.224754] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.224761] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.224767] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.224773] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.226038] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.246127] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.259243] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.274632] RTW: module init ret=0
[    8.901860] RTW: txpath=0x1, rxpath=0x1
[    8.901872] RTW: txpath_1ss:0x1, num:1
[    8.988022] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.673108] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.927664] RTW: start auth
[   10.932335] RTW: auth success, start assoc
[   10.937644] RTW: assoc success
[   10.937735] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.939309] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.939320] RTW: mac_id : 0
[   10.939326] RTW: wireless_mode : 0x0b
[   10.939331] RTW: mimo_type : 0
[   10.939337] RTW: static smps : N
[   10.939343] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.939348] RTW: rate_id : 3
[   10.939354] RTW: rssi : -1 (%), rssi_level : 0
[   10.939360] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.939366] RTW: disable_ra : N, disable_pt : N
[   10.939372] RTW: is_noisy : N
[   10.939377] RTW: txrx_state : 0
[   10.939384] RTW: curr_tx_rate : CCK_1M (L)
[   10.939389] RTW: curr_tx_bw : 20MHz
[   10.939394] RTW: curr_retry_ratio : 0
[   10.939400] RTW: ra_mask : 0x00000000000fffff
[   10.939400]
[   10.943848] RTW: recv eapol packet 1/4
[   10.945012] RTW: send eapol packet 2/4
[   10.951477] RTW: recv eapol packet 3/4
[   10.951858] RTW: send eapol packet 4/4
[   10.953042] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.953336] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.884146] codec_codec_ctl: set repaly channel...
[   13.884184] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.884191] codec_codec_ctl: set sample rate...
[   13.884275] codec_codec_ctl: set device...
[   14.119160] codec_set_device: set device: speaker...
[   25.823830] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   25.824174] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   25.824193] *** PROBE: ISP device allocated successfully: 84774000 ***
[   25.824209] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   25.824215] *** PROBE: ISP device mutex and spinlock initialized ***
[   25.824223] *** PROBE: Event callback structure initialized at 0x84637100 (offset 0xc from isp_dev) ***
[   25.824233] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   25.824240] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   25.824246] *** PROBE: Platform data: c06b7680 ***
[   25.824251] *** PROBE: Platform data validation passed ***
[   25.824257] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   25.824263] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   25.824268] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   25.824273] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   25.824279] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   25.846528] All ISP subdev platform drivers registered successfully
[   25.849371] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   25.849385] *** Registering platform device 0 from platform data ***
[   25.854311] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   25.854325] *** tx_isp_subdev_init: pdev=c06b7368, sd=85634000, ops=c06b7980 ***
[   25.854332] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.854339] *** tx_isp_subdev_init: ops=c06b7980, ops->core=c06b79b4 ***
[   25.854345] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   25.854351] *** tx_isp_subdev_init: Set sd->dev=c06b7378, sd->pdev=c06b7368 ***
[   25.854357] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   25.854363] tx_isp_module_init: Module initialized for isp-w01
[   25.854369] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.854375] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   25.854383] tx_isp_subdev_init: platform_get_resource returned c06b7458 for device isp-w01
[   25.854391] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   25.854399] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.854405] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   25.854413] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7368, sd=85634000, ourISPdev=84774000 ***
[   25.854420] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=84774000 ***
[   25.854425] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   25.854431] *** DEBUG: About to check device name matches ***
[   25.854437] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   25.854443] *** LINKED CSI device: 85634000, regs: b0022000 ***
[   25.854450] *** CSI PROBE: Set dev_priv to csi_dev 85634000 AFTER subdev_init ***
[   25.854456] *** CSI PROBE: Set host_priv to csi_dev 85634000 AFTER subdev_init ***
[   25.854462] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   25.854469] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.854488] *** Platform device 0 (isp-w01) registered successfully ***
[   25.854495] *** Registering platform device 1 from platform data ***
[   25.856974] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   25.856989] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   25.856995] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   25.857001] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   25.857008] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   25.857013] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   25.857019] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   25.857025] *** VIC will operate in FULL mode with complete buffer operations ***
[   25.857030] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   25.857037] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   25.857043] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   25.857049] *** VIC PROBE: Stored vic_dev pointer 85634400 in subdev dev_priv ***
[   25.857055] *** VIC PROBE: Set host_priv to vic_dev 85634400 for Binary Ninja compatibility ***
[   25.857061] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   25.857069] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   25.857076] *** tx_isp_subdev_init: pdev=c06b7478, sd=85634400, ops=c06b7900 ***
[   25.857082] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.857089] *** tx_isp_subdev_init: ops=c06b7900, ops->core=c06b791c ***
[   25.857095] *** tx_isp_subdev_init: ops->core->init=c0682b94 ***
[   25.857101] *** tx_isp_subdev_init: Set sd->dev=c06b7488, sd->pdev=c06b7478 ***
[   25.857108] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   25.857114] tx_isp_module_init: Module initialized for isp-w02
[   25.857120] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.857128] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   25.857135] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   25.857145] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675700, thread=c0668584, flags=0x80, name=isp-w02, dev_id=84774000) ***
[   25.857153] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675700, thread=c0668584 ***
[   25.861436] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.861447] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   25.861454] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   25.861463] tx_isp_subdev_init: platform_get_resource returned c06b7570 for device isp-w02
[   25.861471] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   25.861480] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.861486] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   25.861494] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7478, sd=85634400, ourISPdev=84774000 ***
[   25.861501] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=84774000 ***
[   25.861507] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   25.861512] *** DEBUG: About to check device name matches ***
[   25.861517] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   25.861523] *** DEBUG: Retrieved vic_dev from subdev data: 85634400 ***
[   25.861529] *** DEBUG: About to set ourISPdev->vic_dev = 85634400 ***
[   25.861535] *** DEBUG: ourISPdev before linking: 84774000 ***
[   25.861541] *** DEBUG: ourISPdev->vic_dev set to: 85634400 ***
[   25.861547] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   25.861553] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   25.861559] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   25.861566] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.861571] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   25.861577] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   25.861583] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   25.861605] *** Platform device 1 (isp-w02) registered successfully ***
[   25.861611] *** Registering platform device 2 from platform data ***
[   25.864401] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   25.864416] *** tx_isp_subdev_init: pdev=c06b7290, sd=81126000, ops=c06b87e4 ***
[   25.864423] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.864429] *** tx_isp_subdev_init: ops=c06b87e4, ops->core=c06b8804 ***
[   25.864435] *** tx_isp_subdev_init: ops->core->init=c068f158 ***
[   25.864442] *** tx_isp_subdev_init: Set sd->dev=c06b72a0, sd->pdev=c06b7290 ***
[   25.864449] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b87e4 ***
[   25.864455] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7980 ***
[   25.864461] tx_isp_module_init: Module initialized for isp-w00
[   25.864467] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.864475] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7290, sd=81126000, ourISPdev=84774000 ***
[   25.864482] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=84774000 ***
[   25.864488] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   25.864493] *** DEBUG: About to check device name matches ***
[   25.864501] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   25.864507] *** VIN PROBE: Set dev_priv to vin_dev 81126000 AFTER subdev_init ***
[   25.864513] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.864533] *** Platform device 2 (isp-w00) registered successfully ***
[   25.864539] *** Registering platform device 3 from platform data ***
[   25.867026] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   25.867041] *** tx_isp_subdev_init: pdev=c06b7150, sd=81126400, ops=c06b7a34 ***
[   25.867072] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.867079] *** tx_isp_subdev_init: ops=c06b7a34, ops->core=c06be8bc ***
[   25.867085] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.867092] *** tx_isp_subdev_init: Set sd->dev=c06b7160, sd->pdev=c06b7150 ***
[   25.867098] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7a34 ***
[   25.867105] *** tx_isp_subdev_init: ops->sensor=c06be8b0, csi_subdev_ops=c06b7980 ***
[   25.867111] tx_isp_module_init: Module initialized for isp-fs
[   25.867117] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.867123] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   25.867130] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   25.867136] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   25.867143] *** FS PROBE: Set dev_priv to fs_dev 81126400 AFTER subdev_init ***
[   25.867149] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   25.867168] *** Platform device 3 (isp-fs) registered successfully ***
[   25.867175] *** Registering platform device 4 from platform data ***
[   25.874507] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   25.874521] *** tx_isp_create_core_device: Creating ISP core device ***
[   25.874531] *** tx_isp_create_core_device: Core device created successfully: 85634800 ***
[   25.874537] *** CORE PROBE: Set dev_priv to core_dev 85634800 ***
[   25.874543] *** CORE PROBE: Set host_priv to core_dev 85634800 - PREVENTS BadVA CRASH ***
[   25.874550] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   25.874557] *** tx_isp_subdev_init: pdev=c06b7030, sd=85634800, ops=c06b7738 ***
[   25.874563] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.874571] *** tx_isp_subdev_init: ops=c06b7738, ops->core=c06b7764 ***
[   25.874576] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.874583] *** tx_isp_subdev_init: Set sd->dev=c06b7040, sd->pdev=c06b7030 ***
[   25.874589] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   25.874595] tx_isp_module_init: Module initialized for isp-m0
[   25.874601] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.874609] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   25.874615] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   25.874625] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675700, thread=c0668584, flags=0x80, name=isp-m0, dev_id=84774000) ***
[   25.874634] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675700, thread=c0668584 ***
[   25.877380] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.877391] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   25.877398] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   25.877407] tx_isp_subdev_init: platform_get_resource returned c06b7118 for device isp-m0
[   25.877415] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   25.877425] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.877431] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   25.877439] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7030, sd=85634800, ourISPdev=84774000 ***
[   25.877445] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=84774000 ***
[   25.877451] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   25.877457] *** DEBUG: About to check device name matches ***
[   25.877463] *** DEBUG: CORE device name matched! Setting up Core device ***
[   25.877469] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   25.877476] *** tx_isp_link_core_device: Linking core device 85634800 to ISP device 84774000 ***
[   25.877482] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.877489] *** Core subdev already registered at slot 2: 85634800 ***
[   25.877495] *** LINKED CORE device: 85634800 ***
[   25.877499] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   25.877505] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   25.877511] *** tx_isp_core_device_init: Initializing core device: 85634800 ***
[   25.877523] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   25.877529] *** tx_isp_core_device_init: Core device initialized successfully ***
[   25.877534] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   25.877541] *** tx_isp_link_core_device: Linking core device 85634800 to ISP device 84774000 ***
[   25.877547] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.877553] *** Core subdev already registered at slot 2: 85634800 ***
[   25.877567] *** tx_isp_core_probe: Assigned frame_channels=85634c00 to core_dev ***
[   25.877572] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   25.877578] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   25.877583] *** tx_isp_core_probe: Calling sensor_early_init ***
[   25.877589] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   25.877595] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   25.877600] *** tx_isp_core_probe: Core device setup complete ***
[   25.877605] ***   - Core device: 85634800 ***
[   25.877611] ***   - Channel count: 6 ***
[   25.877616] ***   - Linked to ISP device: 84774000 ***
[   25.877621] *** tx_isp_core_probe: Initializing core tuning system ***
[   25.877627] isp_core_tuning_init: Initializing tuning data structure
[   25.877639] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   25.877645] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   25.877651] *** SAFE: mode_flag properly initialized using struct member access ***
[   25.877655] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   25.877661] *** tx_isp_core_probe: Set platform driver data ***
[   25.877666] *** tx_isp_core_probe: Set global core device reference ***
[   25.877671] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   25.877677] ***   - Core device: 85634800 ***
[   25.877682] ***   - Tuning device: 84bf6000 ***
[   25.877687] *** tx_isp_core_probe: Creating frame channel devices ***
[   25.877693] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   25.878046] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   25.884610] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   25.887179] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   25.894728] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   25.894739] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   25.894744] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   25.894749] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   25.894755] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   25.894763] tisp_code_create_tuning_node: Allocated dynamic major 251
[   25.900369] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   25.900380] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   25.900385] *** tx_isp_core_probe: Core probe completed successfully ***
[   25.900405] *** Platform device 4 (isp-m0) registered successfully ***
[   25.900411] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   25.900434] *** Created /proc/jz/isp directory ***
[   25.900442] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   25.900451] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   25.900457] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   25.900464] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684be4 ***
[   25.900472] *** PROC ENTRY FIX: Using ISP device 84774000 instead of VIC device 85634400 for isp-w02 ***
[   25.900480] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   25.900487] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   25.900495] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   25.900505] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   25.900514] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   25.900519] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   25.900525] *** Misc device registration handled via main tx-isp device ***
[   25.900531] *** Misc device registration handled via main tx-isp device ***
[   25.900536] *** Misc device registration handled via main tx-isp device ***
[   25.900541] *** Misc device registration handled via main tx-isp device ***
[   25.900546] *** Misc device registration handled via main tx-isp device ***
[   25.900551] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   25.900561] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   25.900568] *** Frame channel 1 initialized: 640x360, state=2 ***
[   25.900574] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   25.900581] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85634400 ***
[   25.900586] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   25.900591] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   25.900598] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.900605] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.900610] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   25.900616] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   25.900621] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   25.900627] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   25.900632] *** PROBE: Binary Ninja reference implementation complete ***
[   25.903120] *** tx_isp_init: Platform device and driver registered successfully ***
[   28.976367] === gc2053 SENSOR MODULE INIT ===
[   28.978943] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# d[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg
[    0.000000] Initializing cgroup subsys cpu
[    0.000000] Initializing cgroup subsys cpuacct
[    0.000000] Linux version 3.10.14__isvp_swan_1.0__ (buildroot@buildroot) (buildroot-gcc-14.3.0) #1 PREEMPT Thu Aug 28 05:46:40 UTC 2025
[    0.000000] CPU0 RESET ERROR PC:801ADC80
[    0.000000] [<801adc80>] 0x801adc80
[    0.000000] CPU0 revision is: 00d00100 (Ingenic Xburst)
[    0.000000] FPU revision is: 00b70000
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] cgu_get_rate, parent = 1392000000, rate = 0, m = 129, n = 255, reg val = 0x081000ff
[    0.000000] CCLK:1392MHz L2CLK:696Mhz H0CLK:200MHz H2CLK:200Mhz PCLK:100Mhz
[    0.000000] Determined physical RAM map:
[    0.000000]  memory: 0046a000 @ 00010000 (usable)
[    0.000000]  memory: 00036000 @ 0047a000 (usable after init)
[    0.000000] User-defined physical RAM map:
[    0.000000]  memory: 06300000 @ 00000000 (usable)
[    0.000000] Zone ranges:
[    0.000000]   Normal   [mem 0x00000000-0x062fffff]
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x00000000-0x062fffff]
[    0.000000] On node 0 totalpages: 25344
[    0.000000] free_area_init_node: node 0, pgdat 80472c40, node_mem_map 81000000
[    0.000000]   Normal zone: 198 pages used for memmap
[    0.000000]   Normal zone: 0 pages reserved
[    0.000000]   Normal zone: 25344 pages, LIFO batch:7
[    0.000000] Primary instruction cache 32kB, 8-way, VIPT, linesize 32 bytes.
[    0.000000] Primary data cache 32kB, 8-way, VIPT, no aliases, linesize 32 bytes
[    0.000000] pls check processor_id[0x00d00100],sc_jz not support!
[    0.000000] MIPS secondary cache 128kB, 8-way, linesize 32 bytes.
[    0.000000] pcpu-alloc: s0 r0 d32768 u32768 alloc=1*32768
[    0.000000] pcpu-alloc: [0] 0
[    0.000000] Built 1 zonelists in Zone order, mobility grouping off.  Total pages: 25146
[    0.000000] Kernel command line: mem=99M@0x0 rmem=29M@0x6300000 console=ttyS1,115200n8 panic=10 root=/dev/mtdblock4 rootfstype=squashfs init=/init mtdparts=jz_sfc:256k(boot),32k(env),224k(config),1504k(kernel),6304k(rootfs),-(rootfs_data),15872k@0x80000(upgrade),16384k@0(all)
[    0.000000] PID hash table entries: 512 (order: -1, 2048 bytes)
[    0.000000] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
[    0.000000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[    0.000000] Memory: 95008k/101376k available (3766k kernel code, 6368k reserved, 752k data, 216k init, 0k highmem)
[    0.000000] SLUB: HWalign=32, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] NR_IRQS:358
[    0.000000] clockevents_config_and_register success.
[    0.000012] Calibrating delay loop... 1391.00 BogoMIPS (lpj=6955008)
[    0.090038] pid_max: default: 32768 minimum: 301
[    0.090196] Mount-cache hash table entries: 512
[    0.090583] Initializing cgroup subsys debug
[    0.090600] Initializing cgroup subsys freezer
[    0.092106] devtmpfs: initialized
[    0.093568] regulator-dummy: no parameters
[    0.093831] NET: Registered protocol family 16
[    0.097226] set gpio strength: 32-2
[    0.097237] set gpio strength: 33-2
[    0.097243] set gpio strength: 34-2
[    0.097248] set gpio strength: 35-2
[    0.097254] set gpio strength: 36-2
[    0.097260] set gpio strength: 37-2
[    0.108126] bio: create slab <bio-0> at 0
[    0.113680] jz-dma jz-dma: JZ SoC DMA initialized
[    0.114821] usbcore: registered new interface driver usbfs
[    0.114983] usbcore: registered new interface driver hub
[    0.115181] usbcore: registered new device driver usb
[    0.115516]  (null): set:249  hold:250 dev=100000000 h=500 l=500
[    0.115844] media: Linux media interface: v0.10
[    0.115992] Linux video capture interface: v2.00
[    0.118003] cfg80211: Calling CRDA to update world regulatory domain
[    0.119084] Switching to clocksource jz_clocksource
[    0.121552] dwc2 otg probe start
[    0.121581] jz-dwc2 jz-dwc2: cgu clk gate get error
[    0.121604] DWC IN OTG MODE
[    0.122368] dwc2 dwc2: Keep PHY ON
[    0.122379] dwc2 dwc2: Using Buffer DMA mode
[    0.122388] dwc2 dwc2: Core Release: 3.00a
[    0.122430] dwc2 dwc2: DesignWare USB2.0 High-Speed Host Controller
[    0.122460] dwc2 dwc2: new USB bus registered, assigned bus number 1
[    0.123458] hub 1-0:1.0: USB hub found
[    0.123491] hub 1-0:1.0: 1 port detected
[    0.123594] dwc2 dwc2: DWC2 Host Initialized
[    0.123936] dwc2 dwc2: enter dwc2_gadget_plug_change:2588: plugin = 1 pullup_on = 0 suspend = 0
[    0.123954] dwc2 otg probe success
[    0.124206] NET: Registered protocol family 2
[    0.124555] TCP established hash table entries: 1024 (order: 1, 8192 bytes)
[    0.124584] TCP bind hash table entries: 1024 (order: 0, 4096 bytes)
[    0.124604] TCP: Hash tables configured (established 1024 bind 1024)
[    0.124650] TCP: reno registered
[    0.124661] UDP hash table entries: 256 (order: 0, 4096 bytes)
[    0.124678] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
[    0.124854] NET: Registered protocol family 1
[    0.125138] RPC: Registered named UNIX socket transport module.
[    0.125150] RPC: Registered udp transport module.
[    0.125155] RPC: Registered tcp transport module.
[    0.125160] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    0.125710] freq_udelay_jiffys[0].max_num = 10
[    0.125718] cpufreq 	udelay 	loops_per_jiffy
[    0.125724] 12000	 59956	 59956
[    0.125730] 24000	 119913	 119913
[    0.125736] 60000	 299784	 299784
[    0.125741] 120000	 599569	 599569
[    0.125746] 200000	 999282	 999282
[    0.125752] 300000	 1498924	 1498924
[    0.125757] 600000	 2997848	 2997848
[    0.125763] 792000	 3957159	 3957159
[    0.125768] 1008000	 5036385	 5036385
[    0.125774] 1200000	 5995696	 5995696
[    0.136504] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    0.137708] jffs2: version 2.2. Â© 2001-2006 Red Hat, Inc.
[    0.138280] msgmni has been set to 185
[    0.139670] io scheduler noop registered
[    0.139704] io scheduler cfq registered (default)
[    0.146334] jz-uart.1: ttyS1 at MMIO 0x10031000 (irq = 58) is a uart1
[    0.224859] dwc2 dwc2: ID PIN CHANGED!
[    0.641754] console [ttyS1] enabled
[    0.646036] logger: created 256K log 'log_main'
[    0.652569] jz TCU driver register completed
[    0.657871] the id code = b4018, the flash name is XT25F128B
[    0.663791] JZ SFC Controller for SFC channel 0 driver register
[    0.669940] 8 cmdlinepart partitions found on MTD device jz_sfc
[    0.676040] Creating 8 MTD partitions on "jz_sfc":
[    0.681134] 0x000000000000-0x000000040000 : "boot"
[    0.687089] 0x000000040000-0x000000048000 : "env"
[    0.693042] 0x000000048000-0x000000080000 : "config"
[    0.699241] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705406] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711734] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718307] 0x000000080000-0x000001000000 : "upgrade"
[    0.724661] 0x000000000000-0x000001000000 : "all"
[    0.730660] SPI NOR MTD LOAD OK
[    0.734237] usbcore: registered new interface driver asix
[    0.740095] usbcore: registered new interface driver cdc_ether
[    0.746316] usbcore: registered new interface driver cdc_ncm
[    0.752269] i2c /dev entries driver
[    0.756726] jz-wdt: watchdog initialized
[    0.761457] TCP: cubic registered
[    0.765876] NET: Registered protocol family 10
[    0.771268] NET: Registered protocol family 17
[    0.777045] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787924] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798291] devtmpfs: mounted
[    0.801747] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.206185] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    2.058031] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    6.514495] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    6.517019] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    6.517077] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    6.519782] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.636653] exFAT: Version 1.2.9
[    6.677637] usbcore: registered new interface driver usbserial
[    6.697511] usbcore: registered new interface driver ch341
[    6.700081] usbserial: USB Serial support registered for ch341-uart
[    6.714540] usbcore: registered new interface driver cp210x
[    6.716943] usbserial: USB Serial support registered for cp210x
[    6.742489] request spk en gpio 63 ok!
[    6.742499] jz_codec_register: probe() successful!
[    6.742575] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.742583] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.742601] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.742608] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    7.149332] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48db000)
[    7.149622] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a484c000)
[    7.149938] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48c5000)
[    7.179671] @@@@ avpu driver ok(version H20220825a) @@@@@
[    7.216906] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    7.219346] Additional GPIO keys device registered with 1 buttons
[    7.229378] The version of PWM driver is H20210412a
[    7.240194] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.719502] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.841566] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.899895] mmc1: new SDIO card at address 0001
[    8.110017] RTW: module init start
[    8.110032] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    8.110038] RTW: build time: Aug 28 2025 05:46:40
[    8.110261] RTW: == SDIO Card Info ==
[    8.110270] RTW:   card: 84299c00
[    8.110277] RTW:   clock: 24000000 Hz
[    8.110281] RTW:   timing spec: legacy
[    8.110289] RTW:   sd3_bus_mode: FALSE
[    8.110295] RTW:   func num: 1
[    8.110301] RTW:   func1: 84a12300 (*)
[    8.110306] RTW: ================
[    8.139743] RTW: HW EFUSE
[    8.139757] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00
[    8.139789] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF
[    8.139822] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.139855] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.139887] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.139920] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.139953] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.139985] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140018] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140051] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140083] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140116] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF
[    8.140148] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF
[    8.140181] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02
[    8.140213] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01
[    8.140245] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF
[    8.140276] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00
[    8.140308] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D
[    8.140340] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140373] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140405] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140438] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140471] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140503] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140536] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140569] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140601] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140634] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140667] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140699] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140732] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140765] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF
[    8.140807] RTW: hal_com_config_channel_plan chplan:0x20
[    8.224713] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.224727] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.224734] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.224741] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.224748] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.224754] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.224761] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.224767] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.224773] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.226038] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.246127] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.259243] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.274632] RTW: module init ret=0
[    8.901860] RTW: txpath=0x1, rxpath=0x1
[    8.901872] RTW: txpath_1ss:0x1, num:1
[    8.988022] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.673108] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.927664] RTW: start auth
[   10.932335] RTW: auth success, start assoc
[   10.937644] RTW: assoc success
[   10.937735] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.939309] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.939320] RTW: mac_id : 0
[   10.939326] RTW: wireless_mode : 0x0b
[   10.939331] RTW: mimo_type : 0
[   10.939337] RTW: static smps : N
[   10.939343] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.939348] RTW: rate_id : 3
[   10.939354] RTW: rssi : -1 (%), rssi_level : 0
[   10.939360] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.939366] RTW: disable_ra : N, disable_pt : N
[   10.939372] RTW: is_noisy : N
[   10.939377] RTW: txrx_state : 0
[   10.939384] RTW: curr_tx_rate : CCK_1M (L)
[   10.939389] RTW: curr_tx_bw : 20MHz
[   10.939394] RTW: curr_retry_ratio : 0
[   10.939400] RTW: ra_mask : 0x00000000000fffff
[   10.939400]
[   10.943848] RTW: recv eapol packet 1/4
[   10.945012] RTW: send eapol packet 2/4
[   10.951477] RTW: recv eapol packet 3/4
[   10.951858] RTW: send eapol packet 4/4
[   10.953042] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.953336] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.884146] codec_codec_ctl: set repaly channel...
[   13.884184] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.884191] codec_codec_ctl: set sample rate...
[   13.884275] codec_codec_ctl: set device...
[   14.119160] codec_set_device: set device: speaker...
[   25.823830] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   25.824174] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   25.824193] *** PROBE: ISP device allocated successfully: 84774000 ***
[   25.824209] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   25.824215] *** PROBE: ISP device mutex and spinlock initialized ***
[   25.824223] *** PROBE: Event callback structure initialized at 0x84637100 (offset 0xc from isp_dev) ***
[   25.824233] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   25.824240] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   25.824246] *** PROBE: Platform data: c06b7680 ***
[   25.824251] *** PROBE: Platform data validation passed ***
[   25.824257] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   25.824263] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   25.824268] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   25.824273] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   25.824279] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   25.846528] All ISP subdev platform drivers registered successfully
[   25.849371] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   25.849385] *** Registering platform device 0 from platform data ***
[   25.854311] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   25.854325] *** tx_isp_subdev_init: pdev=c06b7368, sd=85634000, ops=c06b7980 ***
[   25.854332] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.854339] *** tx_isp_subdev_init: ops=c06b7980, ops->core=c06b79b4 ***
[   25.854345] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   25.854351] *** tx_isp_subdev_init: Set sd->dev=c06b7378, sd->pdev=c06b7368 ***
[   25.854357] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   25.854363] tx_isp_module_init: Module initialized for isp-w01
[   25.854369] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.854375] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   25.854383] tx_isp_subdev_init: platform_get_resource returned c06b7458 for device isp-w01
[   25.854391] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   25.854399] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.854405] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   25.854413] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7368, sd=85634000, ourISPdev=84774000 ***
[   25.854420] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=84774000 ***
[   25.854425] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   25.854431] *** DEBUG: About to check device name matches ***
[   25.854437] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   25.854443] *** LINKED CSI device: 85634000, regs: b0022000 ***
[   25.854450] *** CSI PROBE: Set dev_priv to csi_dev 85634000 AFTER subdev_init ***
[   25.854456] *** CSI PROBE: Set host_priv to csi_dev 85634000 AFTER subdev_init ***
[   25.854462] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   25.854469] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.854488] *** Platform device 0 (isp-w01) registered successfully ***
[   25.854495] *** Registering platform device 1 from platform data ***
[   25.856974] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   25.856989] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   25.856995] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   25.857001] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   25.857008] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   25.857013] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   25.857019] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   25.857025] *** VIC will operate in FULL mode with complete buffer operations ***
[   25.857030] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   25.857037] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   25.857043] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   25.857049] *** VIC PROBE: Stored vic_dev pointer 85634400 in subdev dev_priv ***
[   25.857055] *** VIC PROBE: Set host_priv to vic_dev 85634400 for Binary Ninja compatibility ***
[   25.857061] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   25.857069] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   25.857076] *** tx_isp_subdev_init: pdev=c06b7478, sd=85634400, ops=c06b7900 ***
[   25.857082] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.857089] *** tx_isp_subdev_init: ops=c06b7900, ops->core=c06b791c ***
[   25.857095] *** tx_isp_subdev_init: ops->core->init=c0682b94 ***
[   25.857101] *** tx_isp_subdev_init: Set sd->dev=c06b7488, sd->pdev=c06b7478 ***
[   25.857108] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   25.857114] tx_isp_module_init: Module initialized for isp-w02
[   25.857120] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.857128] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   25.857135] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   25.857145] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675700, thread=c0668584, flags=0x80, name=isp-w02, dev_id=84774000) ***
[   25.857153] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675700, thread=c0668584 ***
[   25.861436] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.861447] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   25.861454] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   25.861463] tx_isp_subdev_init: platform_get_resource returned c06b7570 for device isp-w02
[   25.861471] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   25.861480] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.861486] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   25.861494] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7478, sd=85634400, ourISPdev=84774000 ***
[   25.861501] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=84774000 ***
[   25.861507] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   25.861512] *** DEBUG: About to check device name matches ***
[   25.861517] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   25.861523] *** DEBUG: Retrieved vic_dev from subdev data: 85634400 ***
[   25.861529] *** DEBUG: About to set ourISPdev->vic_dev = 85634400 ***
[   25.861535] *** DEBUG: ourISPdev before linking: 84774000 ***
[   25.861541] *** DEBUG: ourISPdev->vic_dev set to: 85634400 ***
[   25.861547] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   25.861553] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   25.861559] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   25.861566] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.861571] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   25.861577] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   25.861583] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   25.861605] *** Platform device 1 (isp-w02) registered successfully ***
[   25.861611] *** Registering platform device 2 from platform data ***
[   25.864401] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   25.864416] *** tx_isp_subdev_init: pdev=c06b7290, sd=81126000, ops=c06b87e4 ***
[   25.864423] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.864429] *** tx_isp_subdev_init: ops=c06b87e4, ops->core=c06b8804 ***
[   25.864435] *** tx_isp_subdev_init: ops->core->init=c068f158 ***
[   25.864442] *** tx_isp_subdev_init: Set sd->dev=c06b72a0, sd->pdev=c06b7290 ***
[   25.864449] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b87e4 ***
[   25.864455] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7980 ***
[   25.864461] tx_isp_module_init: Module initialized for isp-w00
[   25.864467] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.864475] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7290, sd=81126000, ourISPdev=84774000 ***
[   25.864482] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=84774000 ***
[   25.864488] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   25.864493] *** DEBUG: About to check device name matches ***
[   25.864501] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   25.864507] *** VIN PROBE: Set dev_priv to vin_dev 81126000 AFTER subdev_init ***
[   25.864513] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.864533] *** Platform device 2 (isp-w00) registered successfully ***
[   25.864539] *** Registering platform device 3 from platform data ***
[   25.867026] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   25.867041] *** tx_isp_subdev_init: pdev=c06b7150, sd=81126400, ops=c06b7a34 ***
[   25.867072] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.867079] *** tx_isp_subdev_init: ops=c06b7a34, ops->core=c06be8bc ***
[   25.867085] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.867092] *** tx_isp_subdev_init: Set sd->dev=c06b7160, sd->pdev=c06b7150 ***
[   25.867098] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7a34 ***
[   25.867105] *** tx_isp_subdev_init: ops->sensor=c06be8b0, csi_subdev_ops=c06b7980 ***
[   25.867111] tx_isp_module_init: Module initialized for isp-fs
[   25.867117] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.867123] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   25.867130] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   25.867136] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   25.867143] *** FS PROBE: Set dev_priv to fs_dev 81126400 AFTER subdev_init ***
[   25.867149] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   25.867168] *** Platform device 3 (isp-fs) registered successfully ***
[   25.867175] *** Registering platform device 4 from platform data ***
[   25.874507] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   25.874521] *** tx_isp_create_core_device: Creating ISP core device ***
[   25.874531] *** tx_isp_create_core_device: Core device created successfully: 85634800 ***
[   25.874537] *** CORE PROBE: Set dev_priv to core_dev 85634800 ***
[   25.874543] *** CORE PROBE: Set host_priv to core_dev 85634800 - PREVENTS BadVA CRASH ***
[   25.874550] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   25.874557] *** tx_isp_subdev_init: pdev=c06b7030, sd=85634800, ops=c06b7738 ***
[   25.874563] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.874571] *** tx_isp_subdev_init: ops=c06b7738, ops->core=c06b7764 ***
[   25.874576] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.874583] *** tx_isp_subdev_init: Set sd->dev=c06b7040, sd->pdev=c06b7030 ***
[   25.874589] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   25.874595] tx_isp_module_init: Module initialized for isp-m0
[   25.874601] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.874609] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   25.874615] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   25.874625] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675700, thread=c0668584, flags=0x80, name=isp-m0, dev_id=84774000) ***
[   25.874634] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675700, thread=c0668584 ***
[   25.877380] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.877391] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   25.877398] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   25.877407] tx_isp_subdev_init: platform_get_resource returned c06b7118 for device isp-m0
[   25.877415] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   25.877425] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.877431] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   25.877439] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7030, sd=85634800, ourISPdev=84774000 ***
[   25.877445] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=84774000 ***
[   25.877451] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   25.877457] *** DEBUG: About to check device name matches ***
[   25.877463] *** DEBUG: CORE device name matched! Setting up Core device ***
[   25.877469] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   25.877476] *** tx_isp_link_core_device: Linking core device 85634800 to ISP device 84774000 ***
[   25.877482] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.877489] *** Core subdev already registered at slot 2: 85634800 ***
[   25.877495] *** LINKED CORE device: 85634800 ***
[   25.877499] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   25.877505] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   25.877511] *** tx_isp_core_device_init: Initializing core device: 85634800 ***
[   25.877523] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   25.877529] *** tx_isp_core_device_init: Core device initialized successfully ***
[   25.877534] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   25.877541] *** tx_isp_link_core_device: Linking core device 85634800 to ISP device 84774000 ***
[   25.877547] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.877553] *** Core subdev already registered at slot 2: 85634800 ***
[   25.877567] *** tx_isp_core_probe: Assigned frame_channels=85634c00 to core_dev ***
[   25.877572] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   25.877578] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   25.877583] *** tx_isp_core_probe: Calling sensor_early_init ***
[   25.877589] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   25.877595] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   25.877600] *** tx_isp_core_probe: Core device setup complete ***
[   25.877605] ***   - Core device: 85634800 ***
[   25.877611] ***   - Channel count: 6 ***
[   25.877616] ***   - Linked to ISP device: 84774000 ***
[   25.877621] *** tx_isp_core_probe: Initializing core tuning system ***
[   25.877627] isp_core_tuning_init: Initializing tuning data structure
[   25.877639] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   25.877645] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   25.877651] *** SAFE: mode_flag properly initialized using struct member access ***
[   25.877655] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   25.877661] *** tx_isp_core_probe: Set platform driver data ***
[   25.877666] *** tx_isp_core_probe: Set global core device reference ***
[   25.877671] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   25.877677] ***   - Core device: 85634800 ***
[   25.877682] ***   - Tuning device: 84bf6000 ***
[   25.877687] *** tx_isp_core_probe: Creating frame channel devices ***
[   25.877693] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   25.878046] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   25.884610] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   25.887179] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   25.894728] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   25.894739] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   25.894744] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   25.894749] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   25.894755] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   25.894763] tisp_code_create_tuning_node: Allocated dynamic major 251
[   25.900369] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   25.900380] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   25.900385] *** tx_isp_core_probe: Core probe completed successfully ***
[   25.900405] *** Platform device 4 (isp-m0) registered successfully ***
[   25.900411] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   25.900434] *** Created /proc/jz/isp directory ***
[   25.900442] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   25.900451] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   25.900457] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   25.900464] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684be4 ***
[   25.900472] *** PROC ENTRY FIX: Using ISP device 84774000 instead of VIC device 85634400 for isp-w02 ***
[   25.900480] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   25.900487] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   25.900495] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   25.900505] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   25.900514] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   25.900519] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   25.900525] *** Misc device registration handled via main tx-isp device ***
[   25.900531] *** Misc device registration handled via main tx-isp device ***
[   25.900536] *** Misc device registration handled via main tx-isp device ***
[   25.900541] *** Misc device registration handled via main tx-isp device ***
[   25.900546] *** Misc device registration handled via main tx-isp device ***
[   25.900551] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   25.900561] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   25.900568] *** Frame channel 1 initialized: 640x360, state=2 ***
[   25.900574] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   25.900581] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85634400 ***
[   25.900586] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   25.900591] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   25.900598] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.900605] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.900610] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   25.900616] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   25.900621] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   25.900627] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   25.900632] *** PROBE: Binary Ninja reference implementation complete ***
[   25.903120] *** tx_isp_init: Platform device and driver registered successfully ***
[   28.976367] === gc2053 SENSOR MODULE INIT ===
[   28.978943] gc2053 I2C driver registered, waiting for device creation by ISP
[   31.517479] ISP opened successfully
[   31.517816] ISP IOCTL: cmd=0x805056c1 arg=0x77814d60
[   31.517830] subdev_sensor_ops_ioctl: cmd=0x2000000
[   31.517836] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   31.517842] *** Creating I2C sensor device on adapter 0 ***
[   31.517850] *** Creating I2C device: gc2053 at 0x37 ***
[   31.517856] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   31.517863] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   31.517869] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   31.527809] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   31.529393] === GC2053 SENSOR PROBE START ===
[   31.529410] sensor_probe: client=85446b00, addr=0x37, adapter=84074c10 (i2c0)
[   31.529415] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   31.529421] Requesting reset GPIO 18
[   31.529429] GPIO reset sequence: HIGH -> LOW -> HIGH
[   31.759132] GPIO reset sequence completed successfully
[   31.759144] === GPIO INITIALIZATION COMPLETE ===
[   31.759154] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   31.759170] sensor_probe: data_interface=1, sensor_max_fps=30
[   31.759175] sensor_probe: MIPI 30fps
[   31.759182] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   31.759190] *** tx_isp_subdev_init: pdev=c06e1168, sd=846b7400, ops=c06e1248 ***
[   31.759196] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   31.759203] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   31.759209] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   31.759216] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   31.759223] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   31.759228] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   31.759235] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=846b7400 ***
[   31.759242] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   31.759248] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   31.759254] tx_isp_module_init: Module initialized for (null)
[   31.759260] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   31.759268] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=846b7400, ourISPdev=84774000 ***
[   31.759276] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=84774000 ***
[   31.759281] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   31.759286] *** DEBUG: About to check device name matches ***
[   31.759293] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   31.759300] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   31.759306] *** SENSOR subdev: 846b7400, ops: c06e1248 ***
[   31.759312] *** SENSOR ops->sensor: c06e125c ***
[   31.759317] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   31.759323] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   31.759396] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.759404] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   31.759410] sensor_probe: I2C client association complete
[   31.759418]   sd=846b7400, client=85446b00, addr=0x37, adapter=i2c0
[   31.759424] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   31.759432] sensor_read: reg=0xf0, client=85446b00, adapter=i2c0, addr=0x37
[   31.759842] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   31.759849] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   31.759854] *** SUCCESS: I2C communication working after GPIO reset! ***
[   31.759863] sensor_read: reg=0xf1, client=85446b00, adapter=i2c0, addr=0x37
[   31.760352] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   31.760359] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   31.760364] === I2C COMMUNICATION TEST COMPLETE ===
[   31.760372] Registering gc2053 with ISP framework (sd=846b7400, sensor=846b7400)
[   31.760377] gc2053 registered with ISP framework successfully
[   31.760398] *** MIPS-SAFE: I2C device created successfully at 0x85446b00 ***
[   31.760406] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   31.760412] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   31.760418] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   31.760425] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   31.760461] ISP IOCTL: cmd=0xc050561a arg=0x7fbc0068
[   31.760468] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   31.760475] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   31.760483] ISP IOCTL: cmd=0xc050561a arg=0x7fbc0068
[   31.760488] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   31.760494] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   31.760502] ISP IOCTL: cmd=0xc0045627 arg=0x7fbc00c0
[   31.760512] ISP IOCTL: cmd=0x800856d5 arg=0x7fbc00b8
[   31.760518] TX_ISP_GET_BUF: IOCTL handler called
[   31.760525] TX_ISP_GET_BUF: core_dev=85634800, isp_dev=84774000
[   31.760531] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   31.760538] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
root@ing-wyze-cam3-a000 ~# dmesg
[   25.857055] *** VIC PROBE: Set host_priv to vic_dev 85634400 for Binary Ninja compatibility ***
[   25.857061] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   25.857069] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   25.857076] *** tx_isp_subdev_init: pdev=c06b7478, sd=85634400, ops=c06b7900 ***
[   25.857082] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.857089] *** tx_isp_subdev_init: ops=c06b7900, ops->core=c06b791c ***
[   25.857095] *** tx_isp_subdev_init: ops->core->init=c0682b94 ***
[   25.857101] *** tx_isp_subdev_init: Set sd->dev=c06b7488, sd->pdev=c06b7478 ***
[   25.857108] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   25.857114] tx_isp_module_init: Module initialized for isp-w02
[   25.857120] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.857128] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   25.857135] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   25.857145] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675700, thread=c0668584, flags=0x80, name=isp-w02, dev_id=84774000) ***
[   25.857153] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675700, thread=c0668584 ***
[   25.861436] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.861447] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   25.861454] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   25.861463] tx_isp_subdev_init: platform_get_resource returned c06b7570 for device isp-w02
[   25.861471] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   25.861480] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.861486] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   25.861494] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7478, sd=85634400, ourISPdev=84774000 ***
[   25.861501] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=84774000 ***
[   25.861507] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   25.861512] *** DEBUG: About to check device name matches ***
[   25.861517] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   25.861523] *** DEBUG: Retrieved vic_dev from subdev data: 85634400 ***
[   25.861529] *** DEBUG: About to set ourISPdev->vic_dev = 85634400 ***
[   25.861535] *** DEBUG: ourISPdev before linking: 84774000 ***
[   25.861541] *** DEBUG: ourISPdev->vic_dev set to: 85634400 ***
[   25.861547] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   25.861553] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   25.861559] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   25.861566] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.861571] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   25.861577] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   25.861583] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   25.861605] *** Platform device 1 (isp-w02) registered successfully ***
[   25.861611] *** Registering platform device 2 from platform data ***
[   25.864401] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   25.864416] *** tx_isp_subdev_init: pdev=c06b7290, sd=81126000, ops=c06b87e4 ***
[   25.864423] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.864429] *** tx_isp_subdev_init: ops=c06b87e4, ops->core=c06b8804 ***
[   25.864435] *** tx_isp_subdev_init: ops->core->init=c068f158 ***
[   25.864442] *** tx_isp_subdev_init: Set sd->dev=c06b72a0, sd->pdev=c06b7290 ***
[   25.864449] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b87e4 ***
[   25.864455] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7980 ***
[   25.864461] tx_isp_module_init: Module initialized for isp-w00
[   25.864467] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.864475] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7290, sd=81126000, ourISPdev=84774000 ***
[   25.864482] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=84774000 ***
[   25.864488] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   25.864493] *** DEBUG: About to check device name matches ***
[   25.864501] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   25.864507] *** VIN PROBE: Set dev_priv to vin_dev 81126000 AFTER subdev_init ***
[   25.864513] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.864533] *** Platform device 2 (isp-w00) registered successfully ***
[   25.864539] *** Registering platform device 3 from platform data ***
[   25.867026] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   25.867041] *** tx_isp_subdev_init: pdev=c06b7150, sd=81126400, ops=c06b7a34 ***
[   25.867072] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.867079] *** tx_isp_subdev_init: ops=c06b7a34, ops->core=c06be8bc ***
[   25.867085] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.867092] *** tx_isp_subdev_init: Set sd->dev=c06b7160, sd->pdev=c06b7150 ***
[   25.867098] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7a34 ***
[   25.867105] *** tx_isp_subdev_init: ops->sensor=c06be8b0, csi_subdev_ops=c06b7980 ***
[   25.867111] tx_isp_module_init: Module initialized for isp-fs
[   25.867117] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.867123] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   25.867130] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   25.867136] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   25.867143] *** FS PROBE: Set dev_priv to fs_dev 81126400 AFTER subdev_init ***
[   25.867149] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   25.867168] *** Platform device 3 (isp-fs) registered successfully ***
[   25.867175] *** Registering platform device 4 from platform data ***
[   25.874507] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   25.874521] *** tx_isp_create_core_device: Creating ISP core device ***
[   25.874531] *** tx_isp_create_core_device: Core device created successfully: 85634800 ***
[   25.874537] *** CORE PROBE: Set dev_priv to core_dev 85634800 ***
[   25.874543] *** CORE PROBE: Set host_priv to core_dev 85634800 - PREVENTS BadVA CRASH ***
[   25.874550] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   25.874557] *** tx_isp_subdev_init: pdev=c06b7030, sd=85634800, ops=c06b7738 ***
[   25.874563] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   25.874571] *** tx_isp_subdev_init: ops=c06b7738, ops->core=c06b7764 ***
[   25.874576] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.874583] *** tx_isp_subdev_init: Set sd->dev=c06b7040, sd->pdev=c06b7030 ***
[   25.874589] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   25.874595] tx_isp_module_init: Module initialized for isp-m0
[   25.874601] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.874609] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   25.874615] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   25.874625] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675700, thread=c0668584, flags=0x80, name=isp-m0, dev_id=84774000) ***
[   25.874634] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675700, thread=c0668584 ***
[   25.877380] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.877391] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   25.877398] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   25.877407] tx_isp_subdev_init: platform_get_resource returned c06b7118 for device isp-m0
[   25.877415] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   25.877425] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.877431] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   25.877439] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7030, sd=85634800, ourISPdev=84774000 ***
[   25.877445] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=84774000 ***
[   25.877451] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   25.877457] *** DEBUG: About to check device name matches ***
[   25.877463] *** DEBUG: CORE device name matched! Setting up Core device ***
[   25.877469] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   25.877476] *** tx_isp_link_core_device: Linking core device 85634800 to ISP device 84774000 ***
[   25.877482] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.877489] *** Core subdev already registered at slot 2: 85634800 ***
[   25.877495] *** LINKED CORE device: 85634800 ***
[   25.877499] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   25.877505] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   25.877511] *** tx_isp_core_device_init: Initializing core device: 85634800 ***
[   25.877523] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   25.877529] *** tx_isp_core_device_init: Core device initialized successfully ***
[   25.877534] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   25.877541] *** tx_isp_link_core_device: Linking core device 85634800 to ISP device 84774000 ***
[   25.877547] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.877553] *** Core subdev already registered at slot 2: 85634800 ***
[   25.877567] *** tx_isp_core_probe: Assigned frame_channels=85634c00 to core_dev ***
[   25.877572] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   25.877578] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   25.877583] *** tx_isp_core_probe: Calling sensor_early_init ***
[   25.877589] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   25.877595] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   25.877600] *** tx_isp_core_probe: Core device setup complete ***
[   25.877605] ***   - Core device: 85634800 ***
[   25.877611] ***   - Channel count: 6 ***
[   25.877616] ***   - Linked to ISP device: 84774000 ***
[   25.877621] *** tx_isp_core_probe: Initializing core tuning system ***
[   25.877627] isp_core_tuning_init: Initializing tuning data structure
[   25.877639] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   25.877645] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   25.877651] *** SAFE: mode_flag properly initialized using struct member access ***
[   25.877655] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   25.877661] *** tx_isp_core_probe: Set platform driver data ***
[   25.877666] *** tx_isp_core_probe: Set global core device reference ***
[   25.877671] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   25.877677] ***   - Core device: 85634800 ***
[   25.877682] ***   - Tuning device: 84bf6000 ***
[   25.877687] *** tx_isp_core_probe: Creating frame channel devices ***
[   25.877693] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   25.878046] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   25.884610] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   25.887179] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   25.894728] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   25.894739] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   25.894744] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   25.894749] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   25.894755] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   25.894763] tisp_code_create_tuning_node: Allocated dynamic major 251
[   25.900369] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   25.900380] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   25.900385] *** tx_isp_core_probe: Core probe completed successfully ***
[   25.900405] *** Platform device 4 (isp-m0) registered successfully ***
[   25.900411] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   25.900434] *** Created /proc/jz/isp directory ***
[   25.900442] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   25.900451] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   25.900457] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   25.900464] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684be4 ***
[   25.900472] *** PROC ENTRY FIX: Using ISP device 84774000 instead of VIC device 85634400 for isp-w02 ***
[   25.900480] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   25.900487] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   25.900495] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   25.900505] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   25.900514] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   25.900519] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   25.900525] *** Misc device registration handled via main tx-isp device ***
[   25.900531] *** Misc device registration handled via main tx-isp device ***
[   25.900536] *** Misc device registration handled via main tx-isp device ***
[   25.900541] *** Misc device registration handled via main tx-isp device ***
[   25.900546] *** Misc device registration handled via main tx-isp device ***
[   25.900551] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   25.900561] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   25.900568] *** Frame channel 1 initialized: 640x360, state=2 ***
[   25.900574] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   25.900581] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85634400 ***
[   25.900586] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   25.900591] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   25.900598] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.900605] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.900610] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   25.900616] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   25.900621] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   25.900627] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   25.900632] *** PROBE: Binary Ninja reference implementation complete ***
[   25.903120] *** tx_isp_init: Platform device and driver registered successfully ***
[   28.976367] === gc2053 SENSOR MODULE INIT ===
[   28.978943] gc2053 I2C driver registered, waiting for device creation by ISP
[   31.517479] ISP opened successfully
[   31.517816] ISP IOCTL: cmd=0x805056c1 arg=0x77814d60
[   31.517830] subdev_sensor_ops_ioctl: cmd=0x2000000
[   31.517836] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   31.517842] *** Creating I2C sensor device on adapter 0 ***
[   31.517850] *** Creating I2C device: gc2053 at 0x37 ***
[   31.517856] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   31.517863] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   31.517869] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   31.527809] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   31.529393] === GC2053 SENSOR PROBE START ===
[   31.529410] sensor_probe: client=85446b00, addr=0x37, adapter=84074c10 (i2c0)
[   31.529415] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   31.529421] Requesting reset GPIO 18
[   31.529429] GPIO reset sequence: HIGH -> LOW -> HIGH
[   31.759132] GPIO reset sequence completed successfully
[   31.759144] === GPIO INITIALIZATION COMPLETE ===
[   31.759154] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   31.759170] sensor_probe: data_interface=1, sensor_max_fps=30
[   31.759175] sensor_probe: MIPI 30fps
[   31.759182] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   31.759190] *** tx_isp_subdev_init: pdev=c06e1168, sd=846b7400, ops=c06e1248 ***
[   31.759196] *** tx_isp_subdev_init: ourISPdev=84774000 ***
[   31.759203] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   31.759209] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   31.759216] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   31.759223] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   31.759228] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   31.759235] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=846b7400 ***
[   31.759242] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   31.759248] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   31.759254] tx_isp_module_init: Module initialized for (null)
[   31.759260] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   31.759268] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=846b7400, ourISPdev=84774000 ***
[   31.759276] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=84774000 ***
[   31.759281] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   31.759286] *** DEBUG: About to check device name matches ***
[   31.759293] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   31.759300] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   31.759306] *** SENSOR subdev: 846b7400, ops: c06e1248 ***
[   31.759312] *** SENSOR ops->sensor: c06e125c ***
[   31.759317] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   31.759323] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   31.759396] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.759404] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   31.759410] sensor_probe: I2C client association complete
[   31.759418]   sd=846b7400, client=85446b00, addr=0x37, adapter=i2c0
[   31.759424] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   31.759432] sensor_read: reg=0xf0, client=85446b00, adapter=i2c0, addr=0x37
[   31.759842] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   31.759849] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   31.759854] *** SUCCESS: I2C communication working after GPIO reset! ***
[   31.759863] sensor_read: reg=0xf1, client=85446b00, adapter=i2c0, addr=0x37
[   31.760352] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   31.760359] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   31.760364] === I2C COMMUNICATION TEST COMPLETE ===
[   31.760372] Registering gc2053 with ISP framework (sd=846b7400, sensor=846b7400)
[   31.760377] gc2053 registered with ISP framework successfully
[   31.760398] *** MIPS-SAFE: I2C device created successfully at 0x85446b00 ***
[   31.760406] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   31.760412] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   31.760418] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   31.760425] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   31.760461] ISP IOCTL: cmd=0xc050561a arg=0x7fbc0068
[   31.760468] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   31.760475] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   31.760483] ISP IOCTL: cmd=0xc050561a arg=0x7fbc0068
[   31.760488] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   31.760494] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   31.760502] ISP IOCTL: cmd=0xc0045627 arg=0x7fbc00c0
[   31.760512] ISP IOCTL: cmd=0x800856d5 arg=0x7fbc00b8
[   31.760518] TX_ISP_GET_BUF: IOCTL handler called
[   31.760525] TX_ISP_GET_BUF: core_dev=85634800, isp_dev=84774000
[   31.760531] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   31.760538] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   31.849710] ISP IOCTL: cmd=0x800856d4 arg=0x7fbc00b8
[   31.849724] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   31.849955] ISP IOCTL: cmd=0x40045626 arg=0x7fbc00d0
[   31.849967] subdev_sensor_ops_ioctl: cmd=0x2000003
[   31.849972] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   31.849979] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   31.849985] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   31.849994] ISP IOCTL: cmd=0x80045612 arg=0x0
[   31.850001] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   31.850006] === ISP Subdevice Array Status ===
[   31.850014]   [0]: isp-w01 (sd=85634000)
[   31.850021]   [1]: isp-w02 (sd=85634400)
[   31.850028]   [2]: isp-m0 (sd=85634800)
[   31.850034]   [3]: gc2053 (sd=846b7400)
[   31.850040]   [4]: (empty)
[   31.850046]   [5]: gc2053 (sd=846b7400)
[   31.850051]   [6]: (empty)
[   31.850056]   [7]: (empty)
[   31.850061]   [8]: (empty)
[   31.850066]   [9]: (empty)
[   31.850071]   [10]: (empty)
[   31.850076]   [11]: (empty)
[   31.850081]   [12]: (empty)
[   31.850086]   [13]: (empty)
[   31.850091]   [14]: (empty)
[   31.850096]   [15]: (empty)
[   31.850100] === End Subdevice Array ===
[   31.850106] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   31.850111] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   31.850117] *** ispcore_activate_module: Fixed for our struct layouts ***
[   31.850122] *** VIC device in state 1, proceeding with activation ***
[   31.850128] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   31.850134] *** SUBDEVICE VALIDATION SECTION ***
[   31.850139] VIC device state set to 2 (activated)
[   31.850144] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   31.850149] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   31.850154] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   31.850159] *** SUBDEVICE INITIALIZATION LOOP ***
[   31.850164] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   31.850171] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   31.850178] *** SENSOR_INIT: gc2053 enable=1 ***
[   31.850187] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   31.850194] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   31.850203] sensor_write: reg=0xfe val=0x80, client=85446b00, adapter=i2c0, addr=0x37
[   31.850532] sensor_write: reg=0xfe val=0x80 SUCCESS
[   31.850541] sensor_write_array: reg[1] 0xfe=0x80 OK
[   31.850550] sensor_write: reg=0xfe val=0x80, client=85446b00, adapter=i2c0, addr=0x37
[   31.850870] sensor_write: reg=0xfe val=0x80 SUCCESS
[   31.850877] sensor_write_array: reg[2] 0xfe=0x80 OK
[   31.850886] sensor_write: reg=0xfe val=0x80, client=85446b00, adapter=i2c0, addr=0x37
[   31.851199] sensor_write: reg=0xfe val=0x80 SUCCESS
[   31.851206] sensor_write_array: reg[3] 0xfe=0x80 OK
[   31.851214] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.851528] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.851535] sensor_write_array: reg[4] 0xfe=0x00 OK
[   31.851543] sensor_write: reg=0xf2 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.851856] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   31.851863] sensor_write_array: reg[5] 0xf2=0x00 OK
[   31.851871] sensor_write: reg=0xf3 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.852184] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   31.852191] sensor_write_array: reg[6] 0xf3=0x00 OK
[   31.852199] sensor_write: reg=0xf4 val=0x36, client=85446b00, adapter=i2c0, addr=0x37
[   31.852512] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   31.852519] sensor_write_array: reg[7] 0xf4=0x36 OK
[   31.852528] sensor_write: reg=0xf5 val=0xc0, client=85446b00, adapter=i2c0, addr=0x37
[   31.852840] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   31.852848] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   31.852856] sensor_write: reg=0xf6 val=0x44, client=85446b00, adapter=i2c0, addr=0x37
[   31.853169] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   31.853176] sensor_write_array: reg[9] 0xf6=0x44 OK
[   31.853184] sensor_write: reg=0xf7 val=0x01, client=85446b00, adapter=i2c0, addr=0x37
[   31.853497] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   31.853504] sensor_write_array: reg[10] 0xf7=0x01 OK
[   31.853512] sensor_write: reg=0xf8 val=0x68, client=85446b00, adapter=i2c0, addr=0x37
[   31.853825] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   31.853834] sensor_write: reg=0xf9 val=0x40, client=85446b00, adapter=i2c0, addr=0x37
[   31.854146] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   31.854155] sensor_write: reg=0xfc val=0x8e, client=85446b00, adapter=i2c0, addr=0x37
[   31.854468] sensor_write: reg=0xfc val=0x8e SUCCESS
[   31.854476] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.854789] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.854798] sensor_write: reg=0x87 val=0x18, client=85446b00, adapter=i2c0, addr=0x37
[   31.855110] sensor_write: reg=0x87 val=0x18 SUCCESS
[   31.855119] sensor_write: reg=0xee val=0x30, client=85446b00, adapter=i2c0, addr=0x37
[   31.855432] sensor_write: reg=0xee val=0x30 SUCCESS
[   31.855440] sensor_write: reg=0xd0 val=0xb7, client=85446b00, adapter=i2c0, addr=0x37
[   31.855753] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   31.855761] sensor_write: reg=0x03 val=0x04, client=85446b00, adapter=i2c0, addr=0x37
[   31.856074] sensor_write: reg=0x03 val=0x04 SUCCESS
[   31.856082] sensor_write: reg=0x04 val=0x60, client=85446b00, adapter=i2c0, addr=0x37
[   31.856395] sensor_write: reg=0x04 val=0x60 SUCCESS
[   31.856403] sensor_write: reg=0x05 val=0x04, client=85446b00, adapter=i2c0, addr=0x37
[   31.856716] sensor_write: reg=0x05 val=0x04 SUCCESS
[   31.856724] sensor_write: reg=0x06 val=0x4c, client=85446b00, adapter=i2c0, addr=0x37
[   31.857037] sensor_write: reg=0x06 val=0x4c SUCCESS
[   31.857046] sensor_write: reg=0x07 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.858966] sensor_write: reg=0x07 val=0x00 SUCCESS
[   31.858980] sensor_write: reg=0x08 val=0x11, client=85446b00, adapter=i2c0, addr=0x37
[   31.859332] sensor_write: reg=0x08 val=0x11 SUCCESS
[   31.859343] sensor_write: reg=0x09 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.859662] sensor_write: reg=0x09 val=0x00 SUCCESS
[   31.859672] sensor_write: reg=0x0a val=0x02, client=85446b00, adapter=i2c0, addr=0x37
[   31.859983] sensor_write: reg=0x0a val=0x02 SUCCESS
[   31.859992] sensor_write: reg=0x0b val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.861847] sensor_write: reg=0x0b val=0x00 SUCCESS
[   31.861859] sensor_write: reg=0x0c val=0x02, client=85446b00, adapter=i2c0, addr=0x37
[   31.862182] sensor_write: reg=0x0c val=0x02 SUCCESS
[   31.862192] sensor_write: reg=0x0d val=0x04, client=85446b00, adapter=i2c0, addr=0x37
[   31.862504] sensor_write: reg=0x0d val=0x04 SUCCESS
[   31.862512] sensor_write: reg=0x0e val=0x40, client=85446b00, adapter=i2c0, addr=0x37
[   31.862826] sensor_write: reg=0x0e val=0x40 SUCCESS
[   31.862835] sensor_write: reg=0x12 val=0xe2, client=85446b00, adapter=i2c0, addr=0x37
[   31.863148] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   31.863156] sensor_write: reg=0x13 val=0x16, client=85446b00, adapter=i2c0, addr=0x37
[   31.865154] sensor_write: reg=0x13 val=0x16 SUCCESS
[   31.865170] sensor_write: reg=0x19 val=0x0a, client=85446b00, adapter=i2c0, addr=0x37
[   31.865486] sensor_write: reg=0x19 val=0x0a SUCCESS
[   31.865495] sensor_write: reg=0x21 val=0x1c, client=85446b00, adapter=i2c0, addr=0x37
[   31.869092] sensor_write: reg=0x21 val=0x1c SUCCESS
[   31.869155] sensor_write: reg=0x28 val=0x0a, client=85446b00, adapter=i2c0, addr=0x37
[   31.869473] sensor_write: reg=0x28 val=0x0a SUCCESS
[   31.869482] sensor_write: reg=0x29 val=0x24, client=85446b00, adapter=i2c0, addr=0x37
[   31.869796] sensor_write: reg=0x29 val=0x24 SUCCESS
[   31.869805] sensor_write: reg=0x2b val=0x04, client=85446b00, adapter=i2c0, addr=0x37
[   31.870118] sensor_write: reg=0x2b val=0x04 SUCCESS
[   31.870127] sensor_write: reg=0x32 val=0xf8, client=85446b00, adapter=i2c0, addr=0x37
[   31.870440] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   31.870448] sensor_write: reg=0x37 val=0x03, client=85446b00, adapter=i2c0, addr=0x37
[   31.870762] sensor_write: reg=0x37 val=0x03 SUCCESS
[   31.870770] sensor_write: reg=0x39 val=0x15, client=85446b00, adapter=i2c0, addr=0x37
[   31.871109] sensor_write: reg=0x39 val=0x15 SUCCESS
[   31.871120] sensor_write: reg=0x43 val=0x07, client=85446b00, adapter=i2c0, addr=0x37
[   31.871434] sensor_write: reg=0x43 val=0x07 SUCCESS
[   31.871442] sensor_write: reg=0x44 val=0x40, client=85446b00, adapter=i2c0, addr=0x37
[   31.871758] sensor_write: reg=0x44 val=0x40 SUCCESS
[   31.871767] sensor_write: reg=0x46 val=0x0b, client=85446b00, adapter=i2c0, addr=0x37
[   31.879216] sensor_write: reg=0x46 val=0x0b SUCCESS
[   31.879232] sensor_write: reg=0x4b val=0x20, client=85446b00, adapter=i2c0, addr=0x37
[   31.879550] sensor_write: reg=0x4b val=0x20 SUCCESS
[   31.879558] sensor_write: reg=0x4e val=0x08, client=85446b00, adapter=i2c0, addr=0x37
[   31.879875] sensor_write: reg=0x4e val=0x08 SUCCESS
[   31.879884] sensor_write: reg=0x55 val=0x20, client=85446b00, adapter=i2c0, addr=0x37
[   31.880197] sensor_write: reg=0x55 val=0x20 SUCCESS
[   31.880206] sensor_write: reg=0x66 val=0x05, client=85446b00, adapter=i2c0, addr=0x37
[   31.880519] sensor_write: reg=0x66 val=0x05 SUCCESS
[   31.880527] sensor_write: reg=0x67 val=0x05, client=85446b00, adapter=i2c0, addr=0x37
[   31.880840] sensor_write: reg=0x67 val=0x05 SUCCESS
[   31.880848] sensor_write: reg=0x77 val=0x01, client=85446b00, adapter=i2c0, addr=0x37
[   31.881162] sensor_write: reg=0x77 val=0x01 SUCCESS
[   31.881170] sensor_write: reg=0x78 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.881482] sensor_write: reg=0x78 val=0x00 SUCCESS
[   31.881491] sensor_write: reg=0x7c val=0x93, client=85446b00, adapter=i2c0, addr=0x37
[   31.881804] sensor_write: reg=0x7c val=0x93 SUCCESS
[   31.881811] sensor_write_array: reg[50] 0x7c=0x93 OK
[   31.881820] sensor_write: reg=0x8c val=0x12, client=85446b00, adapter=i2c0, addr=0x37
[   31.882132] sensor_write: reg=0x8c val=0x12 SUCCESS
[   31.882141] sensor_write: reg=0x8d val=0x92, client=85446b00, adapter=i2c0, addr=0x37
[   31.882454] sensor_write: reg=0x8d val=0x92 SUCCESS
[   31.882462] sensor_write: reg=0x90 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.882775] sensor_write: reg=0x90 val=0x00 SUCCESS
[   31.882783] sensor_write: reg=0x41 val=0x04, client=85446b00, adapter=i2c0, addr=0x37
[   31.883096] sensor_write: reg=0x41 val=0x04 SUCCESS
[   31.883104] sensor_write: reg=0x42 val=0x9d, client=85446b00, adapter=i2c0, addr=0x37
[   31.883422] sensor_write: reg=0x42 val=0x9d SUCCESS
[   31.883430] sensor_write: reg=0x9d val=0x10, client=85446b00, adapter=i2c0, addr=0x37
[   31.883743] sensor_write: reg=0x9d val=0x10 SUCCESS
[   31.883752] sensor_write: reg=0xce val=0x7c, client=85446b00, adapter=i2c0, addr=0x37
[   31.884064] sensor_write: reg=0xce val=0x7c SUCCESS
[   31.884073] sensor_write: reg=0xd2 val=0x41, client=85446b00, adapter=i2c0, addr=0x37
[   31.884386] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   31.884394] sensor_write: reg=0xd3 val=0xdc, client=85446b00, adapter=i2c0, addr=0x37
[   31.884707] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   31.884716] sensor_write: reg=0xe6 val=0x50, client=85446b00, adapter=i2c0, addr=0x37
[   31.885028] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   31.885037] sensor_write: reg=0xb6 val=0xc0, client=85446b00, adapter=i2c0, addr=0x37
[   31.885350] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   31.885358] sensor_write: reg=0xb0 val=0x70, client=85446b00, adapter=i2c0, addr=0x37
[   31.885671] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   31.885680] sensor_write: reg=0xb1 val=0x01, client=85446b00, adapter=i2c0, addr=0x37
[   31.885992] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   31.886000] sensor_write: reg=0xb2 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.889318] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   31.889334] sensor_write: reg=0xb3 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.889651] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   31.889660] sensor_write: reg=0xb4 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.889977] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   31.889986] sensor_write: reg=0xb8 val=0x01, client=85446b00, adapter=i2c0, addr=0x37
[   31.890299] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   31.890308] sensor_write: reg=0xb9 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.890621] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   31.890629] sensor_write: reg=0x26 val=0x30, client=85446b00, adapter=i2c0, addr=0x37
[   31.890942] sensor_write: reg=0x26 val=0x30 SUCCESS
[   31.890950] sensor_write: reg=0xfe val=0x01, client=85446b00, adapter=i2c0, addr=0x37
[   31.891264] sensor_write: reg=0xfe val=0x01 SUCCESS
[   31.891272] sensor_write: reg=0x40 val=0x23, client=85446b00, adapter=i2c0, addr=0x37
[   31.891585] sensor_write: reg=0x40 val=0x23 SUCCESS
[   31.891593] sensor_write: reg=0x55 val=0x07, client=85446b00, adapter=i2c0, addr=0x37
[   31.891906] sensor_write: reg=0x55 val=0x07 SUCCESS
[   31.891914] sensor_write: reg=0x60 val=0x40, client=85446b00, adapter=i2c0, addr=0x37
[   31.899147] sensor_write: reg=0x60 val=0x40 SUCCESS
[   31.899162] sensor_write: reg=0xfe val=0x04, client=85446b00, adapter=i2c0, addr=0x37
[   31.899538] sensor_write: reg=0xfe val=0x04 SUCCESS
[   31.899550] sensor_write: reg=0x14 val=0x78, client=85446b00, adapter=i2c0, addr=0x37
[   31.899866] sensor_write: reg=0x14 val=0x78 SUCCESS
[   31.899875] sensor_write: reg=0x15 val=0x78, client=85446b00, adapter=i2c0, addr=0x37
[   31.900186] sensor_write: reg=0x15 val=0x78 SUCCESS
[   31.900195] sensor_write: reg=0x16 val=0x78, client=85446b00, adapter=i2c0, addr=0x37
[   31.900508] sensor_write: reg=0x16 val=0x78 SUCCESS
[   31.900517] sensor_write: reg=0x17 val=0x78, client=85446b00, adapter=i2c0, addr=0x37
[   31.900830] sensor_write: reg=0x17 val=0x78 SUCCESS
[   31.900838] sensor_write: reg=0xfe val=0x01, client=85446b00, adapter=i2c0, addr=0x37
[   31.901151] sensor_write: reg=0xfe val=0x01 SUCCESS
[   31.901160] sensor_write: reg=0x92 val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.901472] sensor_write: reg=0x92 val=0x00 SUCCESS
[   31.901481] sensor_write: reg=0x94 val=0x03, client=85446b00, adapter=i2c0, addr=0x37
[   31.901794] sensor_write: reg=0x94 val=0x03 SUCCESS
[   31.901802] sensor_write: reg=0x95 val=0x04, client=85446b00, adapter=i2c0, addr=0x37
[   31.902114] sensor_write: reg=0x95 val=0x04 SUCCESS
[   31.902123] sensor_write: reg=0x96 val=0x38, client=85446b00, adapter=i2c0, addr=0x37
[   31.902436] sensor_write: reg=0x96 val=0x38 SUCCESS
[   31.902444] sensor_write: reg=0x97 val=0x07, client=85446b00, adapter=i2c0, addr=0x37
[   31.902757] sensor_write: reg=0x97 val=0x07 SUCCESS
[   31.902766] sensor_write: reg=0x98 val=0x80, client=85446b00, adapter=i2c0, addr=0x37
[   31.903078] sensor_write: reg=0x98 val=0x80 SUCCESS
[   31.903086] sensor_write: reg=0xfe val=0x01, client=85446b00, adapter=i2c0, addr=0x37
[   31.903400] sensor_write: reg=0xfe val=0x01 SUCCESS
[   31.903408] sensor_write: reg=0x01 val=0x05, client=85446b00, adapter=i2c0, addr=0x37
[   31.903720] sensor_write: reg=0x01 val=0x05 SUCCESS
[   31.903728] sensor_write: reg=0x02 val=0x89, client=85446b00, adapter=i2c0, addr=0x37
[   31.904042] sensor_write: reg=0x02 val=0x89 SUCCESS
[   31.904050] sensor_write: reg=0x04 val=0x01, client=85446b00, adapter=i2c0, addr=0x37
[   31.904362] sensor_write: reg=0x04 val=0x01 SUCCESS
[   31.904370] sensor_write: reg=0x07 val=0xa6, client=85446b00, adapter=i2c0, addr=0x37
[   31.904684] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   31.904692] sensor_write: reg=0x08 val=0xa9, client=85446b00, adapter=i2c0, addr=0x37
[   31.905004] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   31.905013] sensor_write: reg=0x09 val=0xa8, client=85446b00, adapter=i2c0, addr=0x37
[   31.905326] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   31.905334] sensor_write: reg=0x0a val=0xa7, client=85446b00, adapter=i2c0, addr=0x37
[   31.905647] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   31.905655] sensor_write: reg=0x0b val=0xff, client=85446b00, adapter=i2c0, addr=0x37
[   31.908378] sensor_write: reg=0x0b val=0xff SUCCESS
[   31.908394] sensor_write: reg=0x0c val=0xff, client=85446b00, adapter=i2c0, addr=0x37
[   31.908710] sensor_write: reg=0x0c val=0xff SUCCESS
[   31.908718] sensor_write: reg=0x0f val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.909066] sensor_write: reg=0x0f val=0x00 SUCCESS
[   31.909076] sensor_write: reg=0x50 val=0x1c, client=85446b00, adapter=i2c0, addr=0x37
[   31.909412] sensor_write: reg=0x50 val=0x1c SUCCESS
[   31.909422] sensor_write: reg=0x89 val=0x03, client=85446b00, adapter=i2c0, addr=0x37
[   31.912448] sensor_write: reg=0x89 val=0x03 SUCCESS
[   31.912464] sensor_write: reg=0xfe val=0x04, client=85446b00, adapter=i2c0, addr=0x37
[   31.912804] sensor_write: reg=0xfe val=0x04 SUCCESS
[   31.912814] sensor_write: reg=0x28 val=0x86, client=85446b00, adapter=i2c0, addr=0x37
[   31.913128] sensor_write: reg=0x28 val=0x86 SUCCESS
[   31.913135] sensor_write_array: reg[100] 0x28=0x86 OK
[   31.913144] sensor_write: reg=0x29 val=0x86, client=85446b00, adapter=i2c0, addr=0x37
[   31.913455] sensor_write: reg=0x29 val=0x86 SUCCESS
[   31.913464] sensor_write: reg=0x2a val=0x86, client=85446b00, adapter=i2c0, addr=0x37
[   31.913777] sensor_write: reg=0x2a val=0x86 SUCCESS
[   31.913786] sensor_write: reg=0x2b val=0x68, client=85446b00, adapter=i2c0, addr=0x37
[   31.914578] sensor_write: reg=0x2b val=0x68 SUCCESS
[   31.914710] sensor_write: reg=0x2c val=0x68, client=85446b00, adapter=i2c0, addr=0x37
[   31.915036] sensor_write: reg=0x2c val=0x68 SUCCESS
[   31.915046] sensor_write: reg=0x2d val=0x68, client=85446b00, adapter=i2c0, addr=0x37
[   31.919158] sensor_write: reg=0x2d val=0x68 SUCCESS
[   31.919173] sensor_write: reg=0x2e val=0x68, client=85446b00, adapter=i2c0, addr=0x37
[   31.919491] sensor_write: reg=0x2e val=0x68 SUCCESS
[   31.919500] sensor_write: reg=0x2f val=0x68, client=85446b00, adapter=i2c0, addr=0x37
[   31.919813] sensor_write: reg=0x2f val=0x68 SUCCESS
[   31.919824] sensor_write: reg=0x30 val=0x4f, client=85446b00, adapter=i2c0, addr=0x37
[   31.920219] sensor_write: reg=0x30 val=0x4f SUCCESS
[   31.920232] sensor_write: reg=0x31 val=0x68, client=85446b00, adapter=i2c0, addr=0x37
[   31.920540] sensor_write: reg=0x31 val=0x68 SUCCESS
[   31.920551] sensor_write: reg=0x32 val=0x67, client=85446b00, adapter=i2c0, addr=0x37
[   31.920864] sensor_write: reg=0x32 val=0x67 SUCCESS
[   31.920872] sensor_write: reg=0x33 val=0x66, client=85446b00, adapter=i2c0, addr=0x37
[   31.921186] sensor_write: reg=0x33 val=0x66 SUCCESS
[   31.921195] sensor_write: reg=0x34 val=0x66, client=85446b00, adapter=i2c0, addr=0x37
[   31.921506] sensor_write: reg=0x34 val=0x66 SUCCESS
[   31.921515] sensor_write: reg=0x35 val=0x66, client=85446b00, adapter=i2c0, addr=0x37
[   31.921828] sensor_write: reg=0x35 val=0x66 SUCCESS
[   31.921836] sensor_write: reg=0x36 val=0x66, client=85446b00, adapter=i2c0, addr=0x37
[   31.922150] sensor_write: reg=0x36 val=0x66 SUCCESS
[   31.922158] sensor_write: reg=0x37 val=0x66, client=85446b00, adapter=i2c0, addr=0x37
[   31.922471] sensor_write: reg=0x37 val=0x66 SUCCESS
[   31.922479] sensor_write: reg=0x38 val=0x62, client=85446b00, adapter=i2c0, addr=0x37
[   31.922792] sensor_write: reg=0x38 val=0x62 SUCCESS
[   31.922800] sensor_write: reg=0x39 val=0x62, client=85446b00, adapter=i2c0, addr=0x37
[   31.929139] sensor_write: reg=0x39 val=0x62 SUCCESS
[   31.929154] sensor_write: reg=0x3a val=0x62, client=85446b00, adapter=i2c0, addr=0x37
[   31.929472] sensor_write: reg=0x3a val=0x62 SUCCESS
[   31.929481] sensor_write: reg=0x3b val=0x62, client=85446b00, adapter=i2c0, addr=0x37
[   31.929851] sensor_write: reg=0x3b val=0x62 SUCCESS
[   31.929861] sensor_write: reg=0x3c val=0x62, client=85446b00, adapter=i2c0, addr=0x37
[   31.930173] sensor_write: reg=0x3c val=0x62 SUCCESS
[   31.930182] sensor_write: reg=0x3d val=0x62, client=85446b00, adapter=i2c0, addr=0x37
[   31.930499] sensor_write: reg=0x3d val=0x62 SUCCESS
[   31.930508] sensor_write: reg=0x3e val=0x62, client=85446b00, adapter=i2c0, addr=0x37
[   31.930821] sensor_write: reg=0x3e val=0x62 SUCCESS
[   31.930830] sensor_write: reg=0x3f val=0x62, client=85446b00, adapter=i2c0, addr=0x37
[   31.931143] sensor_write: reg=0x3f val=0x62 SUCCESS
[   31.931152] sensor_write: reg=0xfe val=0x01, client=85446b00, adapter=i2c0, addr=0x37
[   31.931464] sensor_write: reg=0xfe val=0x01 SUCCESS
[   31.931473] sensor_write: reg=0x9a val=0x06, client=85446b00, adapter=i2c0, addr=0x37
[   31.931786] sensor_write: reg=0x9a val=0x06 SUCCESS
[   31.931794] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.932107] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.932116] sensor_write: reg=0x7b val=0x2a, client=85446b00, adapter=i2c0, addr=0x37
[   31.932429] sensor_write: reg=0x7b val=0x2a SUCCESS
[   31.932437] sensor_write: reg=0x23 val=0x2d, client=85446b00, adapter=i2c0, addr=0x37
[   31.932750] sensor_write: reg=0x23 val=0x2d SUCCESS
[   31.932758] sensor_write: reg=0xfe val=0x03, client=85446b00, adapter=i2c0, addr=0x37
[   31.933072] sensor_write: reg=0xfe val=0x03 SUCCESS
[   31.933080] sensor_write: reg=0x01 val=0x27, client=85446b00, adapter=i2c0, addr=0x37
[   31.933393] sensor_write: reg=0x01 val=0x27 SUCCESS
[   31.933401] sensor_write: reg=0x02 val=0x56, client=85446b00, adapter=i2c0, addr=0x37
[   31.933714] sensor_write: reg=0x02 val=0x56 SUCCESS
[   31.933722] sensor_write: reg=0x03 val=0x8e, client=85446b00, adapter=i2c0, addr=0x37
[   31.934035] sensor_write: reg=0x03 val=0x8e SUCCESS
[   31.934044] sensor_write: reg=0x12 val=0x80, client=85446b00, adapter=i2c0, addr=0x37
[   31.934356] sensor_write: reg=0x12 val=0x80 SUCCESS
[   31.934365] sensor_write: reg=0x13 val=0x07, client=85446b00, adapter=i2c0, addr=0x37
[   31.934678] sensor_write: reg=0x13 val=0x07 SUCCESS
[   31.934686] sensor_write: reg=0x15 val=0x12, client=85446b00, adapter=i2c0, addr=0x37
[   31.934999] sensor_write: reg=0x15 val=0x12 SUCCESS
[   31.935008] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   31.939148] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.939162] sensor_write: reg=0x3e val=0x91, client=85446b00, adapter=i2c0, addr=0x37
[   31.939480] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.939488] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   31.939494] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   31.939501] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   31.939508] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   31.939515] *** SENSOR_INIT: gc2053 enable=1 ***
[   31.939521] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   31.939527] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   31.939534] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   31.939541] *** vic_core_ops_init: ENTRY - sd=85634400, enable=1 ***
[   31.939548] *** vic_core_ops_init: vic_dev=85634400, current state check ***
[   31.939554] *** vic_core_ops_init: current_state=2, enable=1 ***
[   31.939559] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   31.939565] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   31.939571] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   31.939577] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   31.939582] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   31.939590] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   31.939595] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   31.939601] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   31.939607] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   31.939613] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.939618] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.939624] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.939632] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.939638] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.939644] *** tx_vic_enable_irq: completed successfully ***
[   31.939650] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   31.939658] csi_core_ops_init: sd=85634000, csi_dev=85634000, enable=1
[   31.939663] *** VIC device final state set to 2 (fully activated) ***
[   31.939669] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   31.939675] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   31.939680] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   31.939687] *** vic_core_ops_init: ENTRY - sd=85634400, enable=1 ***
[   31.939693] *** vic_core_ops_init: vic_dev=85634400, current state check ***
[   31.939699] *** vic_core_ops_init: current_state=2, enable=1 ***
[   31.939704] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   31.939710] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   31.939716] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   31.939722] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   31.939728] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   31.939734] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   31.939740] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   31.939746] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   31.939809] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   31.939816] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.939822] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.939828] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.939835] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.939840] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.939846] *** tx_vic_enable_irq: completed successfully ***
[   31.939851] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   31.939857] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   31.939863] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   31.939872] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   31.939880] tx_isp_csi_activate_subdev: Initializing 1 clocks for CSI before enabling
[   31.939886] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   31.939892] isp_subdev_init_clks: Using platform data clock arrays: c06b7450
[   31.939900] isp_subdev_init_clks: Using platform data clock configs
[   31.939906] Platform data clock[0]: name=csi, rate=65535
[   31.939916] Clock csi enabled successfully
[   31.969136] CPM clock gates configured
[   31.969150] isp_subdev_init_clks: Successfully initialized 1 clocks
[   31.969158] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   31.969165] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   31.969174] csi_core_ops_init: sd=85634000, csi_dev=85634000, enable=1
[   31.969180] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.969189] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846b7400 (name=gc2053) ***
[   31.969196] *** tx_isp_get_sensor: Found real sensor: 846b7400 ***
[   31.969202] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   31.969208] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   32.049142] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   32.049156] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   32.049165] *** vic_core_ops_init: ENTRY - sd=85634400, enable=1 ***
[   32.049172] *** vic_core_ops_init: vic_dev=85634400, current state check ***
[   32.049178] *** vic_core_ops_init: current_state=3, enable=1 ***
[   32.049183] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   32.049189] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   32.049198] *** SENSOR_INIT: gc2053 enable=1 ***
[   32.049204] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   32.049210] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   32.049216] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   32.049221] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   32.049228] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   32.049234] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.049240] csi_video_s_stream: sd=85634000, enable=1
[   32.049247] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   32.049252] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   32.049259] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   32.049266] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634400, enable=1 ***
[   32.049272] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   32.049277] *** vic_core_s_stream: STREAM ON ***
[   32.049282] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   32.049288] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   32.049294] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.049302] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846b7400 (name=gc2053) ***
[   32.049309] *** tx_isp_get_sensor: Found real sensor: 846b7400 ***
[   32.049316] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   32.049321] *** STREAMING: Configuring CPM registers for VIC access ***
[   32.079149] STREAMING: CPM clocks configured for VIC access
[   32.079164] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   32.079170] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   32.079176] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   32.079182] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   32.079188] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   32.079194] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   32.079201] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   32.079208] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   32.079214] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   32.079220] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   32.079226] *** VIC unlock: Commands written, checking VIC status register ***
[   32.079232] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   32.079238] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   32.079243] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   32.079248] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   32.079254] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   32.079260] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   32.079334] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   32.079342] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   32.079349] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   32.079357] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   32.079364] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   32.079370] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   32.079377] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   32.079383] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   32.079389] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   32.079394] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   32.079400] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   32.079406] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   32.079412] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   32.079418] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   32.079424] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   32.079430] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   32.079436] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   32.079442] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   32.079448] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   32.079454] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   32.079460] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   32.079466] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   32.079472] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   32.079480] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   32.079487] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   32.079493] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   32.079500] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   32.079506] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   32.079512] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   32.079518] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   32.079523] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   32.079530] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   32.079536] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.079544] ispvic_frame_channel_qbuf: arg1=85634400, arg2=  (null)
[   32.079550] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   32.079556] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   32.079562] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   32.079568] ispvic_frame_channel_s_stream: arg1=85634400, arg2=1
[   32.079574] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85634400
[   32.079581] ispvic_frame_channel_s_stream[2441]: streamon
[   32.079588] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   32.079593] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   32.079599] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   32.079604] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   32.079610] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   32.079618] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   32.079623] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   32.079630] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   32.079636] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   32.079642] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   32.079647] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   32.079653] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   32.079660] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   32.079667] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   32.079674] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   32.079682] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   32.079689] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   32.079696] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   32.079702] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   32.079708] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   32.079714] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   32.079721] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   32.079727] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   32.079732] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   32.079738] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   32.079744] ispvic_frame_channel_qbuf: arg1=85634400, arg2=  (null)
[   32.079750] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   32.079761] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   32.079769] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   32.079833] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   32.079843] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.079850] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   32.079858] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   32.079864] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   32.079870] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   32.079876] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   32.079883] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   32.080890] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   32.080895] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   32.080900] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   32.081008] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.081115] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   32.081122] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   32.081128] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   32.081133] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   32.081139] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   32.081145] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   32.081152] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   32.081158] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   32.081163] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmm
-sh: dmm: not found
root@ing-wyze-cam3-a000 ~# ---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg
[   32.774715] tiziano_clm_init: Initializing CLM processing
[   32.774720] tiziano_dpc_init: Initializing DPC processing
[   32.774726] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   32.774732] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   32.774738] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   32.774744] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   32.774752] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   32.774759] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   32.774764] tiziano_hldc_init: Initializing HLDC processing
[   32.774771] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   32.774778] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   32.774784] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   32.774790] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   32.774798] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   32.774804] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   32.774811] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   32.774818] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   32.774825] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   32.774832] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   32.774838] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   32.774845] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   32.774852] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   32.774858] tiziano_adr_params_refresh: Refreshing ADR parameters
[   32.774863] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   32.774868] tiziano_adr_params_init: Initializing ADR parameter arrays
[   32.774875] tisp_adr_set_params: Writing ADR parameters to registers
[   32.774890] tisp_adr_set_params: ADR parameters written to hardware
[   32.774896] tisp_event_set_cb: Setting callback for event 18
[   32.774903] tisp_event_set_cb: Event 18 callback set to c0686cdc
[   32.774908] tisp_event_set_cb: Setting callback for event 2
[   32.774915] tisp_event_set_cb: Event 2 callback set to c06857e0
[   32.774920] tiziano_adr_init: ADR processing initialized successfully
[   32.774926] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   32.774931] tiziano_bcsh_init: Initializing BCSH processing
[   32.774936] tiziano_ydns_init: Initializing YDNS processing
[   32.774942] tiziano_rdns_init: Initializing RDNS processing
[   32.774947] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   32.774960] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x568000 (Binary Ninja EXACT) ***
[   32.774967] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x569000 (Binary Ninja EXACT) ***
[   32.774974] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x56a000 (Binary Ninja EXACT) ***
[   32.774981] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x56b000 (Binary Ninja EXACT) ***
[   32.774988] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x56c000 (Binary Ninja EXACT) ***
[   32.774994] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x56c800 (Binary Ninja EXACT) ***
[   32.775001] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x56d000 (Binary Ninja EXACT) ***
[   32.775008] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x56d800 (Binary Ninja EXACT) ***
[   32.775015] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   32.775021] *** tisp_init: AE0 buffer allocated at 0x00568000 ***
[   32.775027] *** CRITICAL FIX: data_b2f3c initialized to 0x80568000 (prevents stack corruption) ***
[   32.775036] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x570000 (Binary Ninja EXACT) ***
[   32.775042] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x571000 (Binary Ninja EXACT) ***
[   32.775049] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x572000 (Binary Ninja EXACT) ***
[   32.775056] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x573000 (Binary Ninja EXACT) ***
[   32.775063] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x574000 (Binary Ninja EXACT) ***
[   32.775070] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x574800 (Binary Ninja EXACT) ***
[   32.775076] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x575000 (Binary Ninja EXACT) ***
[   32.775083] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x575800 (Binary Ninja EXACT) ***
[   32.775090] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   32.775096] *** tisp_init: AE1 buffer allocated at 0x00570000 ***
[   32.775101] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   32.775108] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   32.775113] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   32.775120] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   32.775125] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   32.775132] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   32.775140] tiziano_ae_params_refresh: Refreshing AE parameters
[   32.775151] tiziano_ae_params_refresh: AE parameters refreshed
[   32.775156] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   32.775162] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   32.775168] tiziano_ae_para_addr: Setting up AE parameter addresses
[   32.775173] tiziano_ae_para_addr: AE parameter addresses configured
[   32.775180] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   32.775186] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   32.775193] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   32.775200] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   32.775207] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   32.775214] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   32.775220] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   32.775228] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b874814 (Binary Ninja EXACT) ***
[   32.775234] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   32.775241] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   32.775248] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   32.775254] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   32.775260] tiziano_ae_set_hardware_param: Parameters written to AE0
[   32.775266] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   32.775273] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   32.775280] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   32.775286] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   32.775292] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   32.775299] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   32.775306] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   32.775312] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   32.775319] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   32.775325] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   32.775332] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   32.775338] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   32.775344] tiziano_ae_set_hardware_param: Parameters written to AE1
[   32.775350] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   32.775357] *** system_irq_func_set: Registered handler c06869e4 at index 10 ***
[   32.791772] *** system_irq_func_set: Registered handler c0686ad8 at index 27 ***
[   32.809148] *** system_irq_func_set: Registered handler c06869e4 at index 26 ***
[   32.826957] *** system_irq_func_set: Registered handler c0686bc0 at index 29 ***
[   32.838481] *** system_irq_func_set: Registered handler c0686b4c at index 28 ***
[   32.856748] *** system_irq_func_set: Registered handler c0686c34 at index 30 ***
[   32.874598] *** system_irq_func_set: Registered handler c0686c88 at index 20 ***
[   32.888026] *** system_irq_func_set: Registered handler c0686cdc at index 18 ***
[   32.904652] *** system_irq_func_set: Registered handler c0686d30 at index 31 ***
[   32.922510] *** system_irq_func_set: Registered handler c0686d84 at index 11 ***
[   32.936831] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   32.936853] tiziano_deflicker_expt: Generated 119 LUT entries
[   32.936860] tisp_event_set_cb: Setting callback for event 1
[   32.936867] tisp_event_set_cb: Event 1 callback set to c06865e4
[   32.936873] tisp_event_set_cb: Setting callback for event 6
[   32.936879] tisp_event_set_cb: Event 6 callback set to c0685b44
[   32.936885] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   32.936890] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   32.936898] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   32.936906] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   32.936912] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   32.936917] tiziano_awb_init: AWB hardware blocks enabled
[   32.936923] tiziano_gamma_init: Initializing Gamma processing
[   32.936928] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   32.936953] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   32.936958] tiziano_gib_init: Initializing GIB processing
[   32.936964] tiziano_lsc_init: Initializing LSC processing
[   32.936969] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   32.936975] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   32.936982] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   32.936988] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   32.936994] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   32.937030] tiziano_ccm_init: Initializing Color Correction Matrix
[   32.937035] tiziano_ccm_init: Using linear CCM parameters
[   32.937040] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   32.937047] jz_isp_ccm: EV=64, CT=9984
[   32.937054] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   32.937059] cm_control: saturation=128
[   32.937064] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   32.937070] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   32.937076] tiziano_ccm_init: CCM initialized successfully
[   32.937080] tiziano_dmsc_init: Initializing DMSC processing
[   32.937086] tiziano_sharpen_init: Initializing Sharpening
[   32.937091] tiziano_sharpen_init: Using linear sharpening parameters
[   32.937097] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   32.937104] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   32.937109] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   32.937123] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   32.937130] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   32.937135] tiziano_sharpen_init: Sharpening initialized successfully
[   32.937140] tiziano_sdns_init: Initializing SDNS processing
[   32.937148] tiziano_sdns_init: Using linear SDNS parameters
[   32.937153] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   32.937160] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   32.937166] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   32.937182] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   32.937188] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   32.937194] tiziano_sdns_init: SDNS processing initialized successfully
[   32.937200] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   32.937206] tiziano_mdns_init: Using linear MDNS parameters
[   32.937213] tiziano_mdns_init: MDNS processing initialized successfully
[   32.937218] tiziano_clm_init: Initializing CLM processing
[   32.937223] tiziano_dpc_init: Initializing DPC processing
[   32.937228] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   32.937234] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   32.937241] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   32.937247] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   32.937256] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   32.937262] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   32.937268] tiziano_hldc_init: Initializing HLDC processing
[   32.937274] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   32.937280] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   32.937287] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   32.937294] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   32.937300] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   32.937308] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   32.937314] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   32.937321] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   32.937328] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   32.937335] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   32.937342] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   32.937348] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   32.937355] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   32.937360] tiziano_adr_params_refresh: Refreshing ADR parameters
[   32.937366] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   32.937372] tiziano_adr_params_init: Initializing ADR parameter arrays
[   32.937378] tisp_adr_set_params: Writing ADR parameters to registers
[   32.937394] tisp_adr_set_params: ADR parameters written to hardware
[   32.937399] tisp_event_set_cb: Setting callback for event 18
[   32.937406] tisp_event_set_cb: Event 18 callback set to c0686cdc
[   32.937412] tisp_event_set_cb: Setting callback for event 2
[   32.937418] tisp_event_set_cb: Event 2 callback set to c06857e0
[   32.937423] tiziano_adr_init: ADR processing initialized successfully
[   32.937429] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   32.937434] tiziano_bcsh_init: Initializing BCSH processing
[   32.937439] tiziano_ydns_init: Initializing YDNS processing
[   32.937444] tiziano_rdns_init: Initializing RDNS processing
[   32.937450] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   32.937454] tisp_event_init: Initializing ISP event system
[   32.937462] tisp_event_init: SAFE event system initialized with 20 nodes
[   32.937468] tisp_event_set_cb: Setting callback for event 4
[   32.937474] tisp_event_set_cb: Event 4 callback set to c068580c
[   32.937480] tisp_event_set_cb: Setting callback for event 5
[   32.937486] tisp_event_set_cb: Event 5 callback set to c0685cd4
[   32.937491] tisp_event_set_cb: Setting callback for event 7
[   32.937498] tisp_event_set_cb: Event 7 callback set to c06858a0
[   32.937503] tisp_event_set_cb: Setting callback for event 9
[   32.937509] tisp_event_set_cb: Event 9 callback set to c0685928
[   32.937515] tisp_event_set_cb: Setting callback for event 8
[   32.937521] tisp_event_set_cb: Event 8 callback set to c06859ec
[   32.937527] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   32.937532] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   32.937538] tisp_param_operate_init: Initializing parameter operations
[   32.937546] tisp_netlink_init: Initializing netlink communication
[   32.937551] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   32.937582] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   32.937592] tisp_netlink_init: Netlink socket created successfully
[   32.937598] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   32.937604] tisp_code_create_tuning_node: Device already created, skipping
[   32.937610] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   32.937616] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   32.937622] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   32.937628] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   32.937637] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   32.937645] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   32.937653] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   32.937661] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   32.937668] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   32.937676] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=84774000, isp_dev->subdevs=84777274 ***
[   32.937689] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   32.937696] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   32.937701] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   32.937706] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   32.937713] csi_video_s_stream: sd=85634000, enable=0
[   32.937720] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   32.937725] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   32.937732] csi_core_ops_init: sd=85634000, csi_dev=85634000, enable=0
[   32.937740] tx_isp_csi_slake_subdev: CSI state 2->1, though skipping disabling clocks
[   32.937746] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   32.937751] ispcore_slake_module: CSI slake success
[   32.937755] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   32.937762] *** tx_isp_vic_slake_subdev: ENTRY - sd=85634400 ***
[   32.937768] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85634400, current state=1 ***
[   32.937775] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   32.937780] ispcore_slake_module: VIC slake success
[   32.937785] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   32.937790] ispcore_slake_module: Skipping Disabling ISP clocks
[   32.937795] ispcore_slake_module: Complete, result=0<6>[   32.937801] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   32.937807] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   32.937813] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   32.937820] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   32.937828] gc2053: s_stream called with enable=1
[   32.937835] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.937841] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.937847] gc2053: About to write streaming registers for interface 1
[   32.937853] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.937863] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   32.938188] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.938195] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.938204] sensor_write: reg=0x3e val=0x91, client=85446b00, adapter=i2c0, addr=0x37
[   32.938527] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.938534] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.938541] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.938548] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.938554] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.938560] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.938566] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   32.938572] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   32.938578] gc2053: s_stream called with enable=1
[   32.938585] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.938591] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.938597] gc2053: About to write streaming registers for interface 1
[   32.938603] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.938612] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   32.942734] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.942746] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.942757] sensor_write: reg=0x3e val=0x91, client=85446b00, adapter=i2c0, addr=0x37
[   32.943075] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.943082] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.943088] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.943095] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.943101] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.943107] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.943114] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   32.943121] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   32.959166] csi_core_ops_init: sd=85634000, csi_dev=85634000, enable=1
[   32.959178] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   33.002794] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   33.002841] ISP IOCTL: cmd=0x800456d0 arg=0x7fbc00d0
[   33.002849] TX_ISP_VIDEO_LINK_SETUP: config=0
[   33.002855] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   33.002862] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   33.002869] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   33.002874] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   33.002882] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   33.002888] VIC activated: state 1 -> 2 (READY)
[   33.002894] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   33.002900] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   33.002906] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   33.002911] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   33.002918] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   33.002924] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   33.002930] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.002937] csi_video_s_stream: sd=85634000, enable=1
[   33.002944] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   33.002951] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634400, enable=1 ***
[   33.002957] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   33.002962] *** vic_core_s_stream: STREAM ON ***
[   33.002968] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   33.002973] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   33.002980] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.002989] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846b7400 (name=gc2053) ***
[   33.002996] *** tx_isp_get_sensor: Found real sensor: 846b7400 ***
[   33.003002] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   33.003008] *** STREAMING: Configuring CPM registers for VIC access ***
[   33.029155] STREAMING: CPM clocks configured for VIC access
[   33.029169] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   33.029175] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   33.029182] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   33.029188] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   33.029194] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   33.029200] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   33.029207] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   33.029214] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   33.029220] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   33.029226] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   33.029231] *** VIC unlock: Commands written, checking VIC status register ***
[   33.029238] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   33.029243] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   33.029249] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   33.029254] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   33.029260] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   33.029266] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   33.029341] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.029348] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   33.029355] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   33.029363] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   33.029368] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   33.029376] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   33.029382] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   33.029388] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   33.029393] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   33.029399] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   33.029405] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   33.029411] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   33.029416] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   33.029423] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   33.029429] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   33.029435] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   33.029441] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   33.029447] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   33.029453] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   33.029458] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   33.029465] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   33.029471] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   33.029480] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   33.029486] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   33.029492] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   33.029499] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   33.029504] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   33.029510] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   33.029516] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   33.029522] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   33.029528] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   33.029534] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.029542] ispvic_frame_channel_qbuf: arg1=85634400, arg2=  (null)
[   33.029548] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   33.029554] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   33.029560] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   33.029567] ispvic_frame_channel_s_stream: arg1=85634400, arg2=1
[   33.029573] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85634400
[   33.029580] ispvic_frame_channel_s_stream[2441]: streamon
[   33.029586] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   33.029592] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   33.029598] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   33.029603] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   33.029609] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   33.029616] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   33.029622] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   33.029629] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   33.029634] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   33.029640] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   33.029646] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   33.029652] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   33.029658] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   33.029666] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   33.029673] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   33.029680] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   33.029688] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   33.029696] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   33.029702] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   33.029708] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   33.029713] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   33.029720] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   33.029726] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   33.029732] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   33.029737] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.029744] ispvic_frame_channel_qbuf: arg1=85634400, arg2=  (null)
[   33.029749] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   33.029760] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   33.029768] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   33.029833] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   33.029843] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.029849] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   33.029858] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.029864] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   33.029870] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   33.029876] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   33.029882] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   33.030890] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   33.030895] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   33.030900] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   33.031008] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.031115] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.031122] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   33.031127] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   33.031133] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   33.031138] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   33.031145] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   33.031152] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   33.031158] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   33.031163] *** tx_vic_enable_irq: completed successfully ***
[   33.434107] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   33.434122] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â 3 transition ***
[   33.434128] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   33.434139] gc2053: s_stream called with enable=1
[   33.434146] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.434152] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.434158] gc2053: About to write streaming registers for interface 1
[   33.434164] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.434174] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   33.434494] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.434501] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.434510] sensor_write: reg=0x3e val=0x91, client=85446b00, adapter=i2c0, addr=0x37
[   33.434829] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.434836] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.434842] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.434849] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.434855] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.434861] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.434867] gc2053: s_stream called with enable=1
[   33.434874] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.434880] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.434886] gc2053: About to write streaming registers for interface 1
[   33.434892] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.434900] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   33.435212] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.435219] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.435227] sensor_write: reg=0x3e val=0x91, client=85446b00, adapter=i2c0, addr=0x37
[   33.435541] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.435548] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.435554] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.435561] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.435566] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.435572] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.559447] ISP M0 device open called from pid 2261
[   33.559479] *** REFERENCE DRIVER IMPLEMENTATION ***
[   33.559487] ISP M0 tuning buffer allocated: 81158000 (size=0x500c, aligned)
[   33.559493] tisp_par_ioctl global variable set: 81158000
[   33.559548] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   33.559556] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   33.559561] isp_core_tuning_init: Initializing tuning data structure
[   33.559581] isp_core_tuning_init: Tuning data structure initialized at 81160000
[   33.559587] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   33.559593] *** SAFE: mode_flag properly initialized using struct member access ***
[   33.559599] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 81160000
[   33.559605] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   33.559611] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   33.559617] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.559625] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.559631] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.559636] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.559641] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.559665] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   33.559672] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   33.559677] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   33.559686] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   33.559692] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   33.559699] CRITICAL: Cannot access saturation field at 81160024 - PREVENTING BadVA CRASH
[   33.560153] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.560166] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   33.560173] Set control: cmd=0x980901 value=128
[   33.560313] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.560321] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   33.560328] Set control: cmd=0x98091b value=128
[   33.560453] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.560462] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   33.560469] Set control: cmd=0x980902 value=128
[   33.560475] tisp_bcsh_saturation: saturation=128
[   33.560480] tiziano_bcsh_update: Updating BCSH parameters
[   33.560488]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   33.560493] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   33.560619] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.560628] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   33.560635] Set control: cmd=0x980900 value=128
[   33.560783] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.560792] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   33.560799] Set control: cmd=0x980901 value=128
[   33.560924] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.560933] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   33.560940] Set control: cmd=0x98091b value=128
[   33.561063] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.561072] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   33.561079] Set control: cmd=0x980902 value=128
[   33.561085] tisp_bcsh_saturation: saturation=128
[   33.561090] tiziano_bcsh_update: Updating BCSH parameters
[   33.561097]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   33.561103] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   33.561225] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.561233] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   33.561240] Set control: cmd=0x980900 value=128
[   33.561370] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.561379] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.561386] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.561525] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.561534] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.561540] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.561667] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.561677] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   33.561683] Set control: cmd=0x980914 value=0
[   33.561804] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.561813] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   33.561820] Set control: cmd=0x980915 value=0
[   33.562019] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.562029] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.562035] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.562041] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.562047] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.562184] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.562194] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.562200] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.562408] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   33.562421] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   33.562427] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.562435] csi_video_s_stream: sd=85634000, enable=0
[   33.562441] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   33.562449] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634400, enable=0 ***
[   33.562455] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   33.562460] *** vic_core_s_stream: STREAM OFF ***
[   33.562469] gc2053: s_stream called with enable=0
[   33.562477] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.562483] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   33.562489] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   33.562499] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   33.562823] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.562830] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.562839] sensor_write: reg=0x3e val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   33.563172] sensor_write: reg=0x3e val=0x00 SUCCESS
[   33.563180] sensor_write_array: reg[2] 0x3e=0x00 OK
[   33.563187] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.563193] gc2053: Sensor hardware streaming stopped
[   33.563199] gc2053: s_stream called with enable=0
[   33.563205] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.563211] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   33.563217] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   33.563225] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   33.563537] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.563544] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.563553] sensor_write: reg=0x3e val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   33.563867] sensor_write: reg=0x3e val=0x00 SUCCESS
[   33.563874] sensor_write_array: reg[2] 0x3e=0x00 OK
[   33.563880] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.563886] gc2053: Sensor hardware streaming stopped
[   33.563894] ISP IOCTL: cmd=0x800456d1 arg=0x7fbc00d0
[   33.563900] tx_isp_video_link_destroy: Destroying links for config 0
[   33.563908] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   33.563917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.563924] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   33.563931] Set control: cmd=0x8000164 value=1
[   33.563939] ISP IOCTL: cmd=0x800456d0 arg=0x7fbc00d0
[   33.563945] TX_ISP_VIDEO_LINK_SETUP: config=0
[   33.563951] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   33.563957] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   33.563963] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   33.563969] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   33.563975] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   33.563982] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   33.563989] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   33.563995] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   33.564000] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   33.564007] csi_video_s_stream: sd=85634000, enable=1
[   33.564013] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   33.564019] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85634400, enable=1 ***
[   33.564025] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   33.564031] *** vic_core_s_stream: STREAM ON ***
[   33.564036] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   33.564042] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   33.564048] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.564057] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846b7400 (name=gc2053) ***
[INFO:WS.cpp]: Server started on port 8089
[   33.564063] *** tx_isp_get_sensor: Found real sensor: 846b7400 ***
[   33.564069] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   33.564075] *** STREAMING: Configuring CPM registers for VIC access ***
[   33.589166] STREAMING: CPM clocks configured for VIC access
[   33.589180] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   33.589186] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   33.589193] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   33.589199] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   33.589205] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   33.589211] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   33.589218] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   33.589225] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   33.589231] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   33.589237] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   33.589242] *** VIC unlock: Commands written, checking VIC status register ***
[   33.589249] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   33.589254] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   33.589260] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   33.589265] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   33.589271] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   33.589277] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   33.589363] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   33.589371] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   33.589377] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   33.589385] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   33.589391] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   33.589398] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   33.589404] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   33.589410] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   33.589415] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   33.589421] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   33.589428] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   33.589433] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   33.589439] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   33.589445] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   33.589451] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   33.589457] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   33.589463] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   33.589469] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   33.589475] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   33.589481] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   33.589487] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   33.589493] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   33.589502] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   33.589508] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   33.589514] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   33.589521] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   33.589527] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   33.589533] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   33.589539] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   33.589544] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   33.589551] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   33.589557] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.589565] ispvic_frame_channel_qbuf: arg1=85634400, arg2=  (null)
[   33.589571] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   33.589577] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   33.589583] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   33.589589] ispvic_frame_channel_s_stream: arg1=85634400, arg2=1
[   33.589596] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85634400
[   33.589602] ispvic_frame_channel_s_stream[2441]: streamon
[   33.589609] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   33.589615] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   33.589621] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   33.589626] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   33.589631] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   33.589639] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   33.589645] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   33.589651] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   33.589657] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   33.589663] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   33.589669] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   33.589675] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   33.589681] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   33.589689] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   33.589696] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   33.589703] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   33.589711] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   33.589719] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   33.589725] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   33.589730] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   33.589736] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   33.589743] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   33.589749] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   33.589755] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   33.589760] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   33.589767] ispvic_frame_channel_qbuf: arg1=85634400, arg2=  (null)
[   33.589772] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   33.589783] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   33.589791] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   33.589855] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   33.589865] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.589872] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   33.589881] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   33.589887] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   33.589893] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   33.589899] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   33.589905] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   33.590912] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   33.590918] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   33.590923] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   33.591030] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.591138] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   33.591145] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   33.591150] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   33.591156] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   33.591161] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   33.591168] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   33.591175] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   33.591181] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   33.591186] *** tx_vic_enable_irq: completed successfully ***
[   33.985405] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   33.985419] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 â 3 transition ***
[   33.985426] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   33.985437] gc2053: s_stream called with enable=1
[   33.985444] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.985450] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.985456] gc2053: About to write streaming registers for interface 1
[   33.985462] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.985473] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   33.985793] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.985800] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.985808] sensor_write: reg=0x3e val=0x91, client=85446b00, adapter=i2c0, addr=0x37
[   33.986120] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.986127] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.986133] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.986139] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.986145] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.986151] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.986158] gc2053: s_stream called with enable=1
[   33.986165] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   33.986171] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   33.986177] gc2053: About to write streaming registers for interface 1
[   33.986183] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   33.986191] sensor_write: reg=0xfe val=0x00, client=85446b00, adapter=i2c0, addr=0x37
[   33.992523] sensor_write: reg=0xfe val=0x00 SUCCESS
[   33.992535] sensor_write_array: reg[1] 0xfe=0x00 OK
[   33.992546] sensor_write: reg=0x3e val=0x91, client=85446b00, adapter=i2c0, addr=0x37
[   33.992874] sensor_write: reg=0x3e val=0x91 SUCCESS
[   33.992881] sensor_write_array: reg[2] 0x3e=0x91 OK
[   33.992888] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   33.992895] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   33.992901] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   33.992907] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   33.993146] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   33.993157] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   33.993164] Set control: cmd=0x980918 value=2
[   33.993315] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.993325] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.993331] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.993467] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.993476] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.993482] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.993606] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.993615] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.993620] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.993736] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.993744] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.993750] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.993901] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.993911] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.993916] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.994039] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.994047] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.994053] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.994184] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.994193] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.994199] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.994325] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.994335] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.994340] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.994559] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.994568] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.994574] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   33.994709] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.994718] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   33.994724] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   6 ext1
 7 vpll       1200.000MHz  enable   1 ext1
 8 sclka      1392.000MHz  enable   9 apll
--------------------------------------------------------
10 cclk       1392.000MHz  enable   0 sclka
11 l2clk       696.000MHz  enable   0 sclka
12 h0clk       200.000MHz  enable   3 mpll
13 h2clk       200.000MHz  enable   7 mpll
14 pclk        100.000MHz  enable   6 mpll
15 msc          24.000MHz  enable   0 ext1
--------------------------------------------------------
17 cgu_isp      75.000MHz disable   0 mpll
18 cgu_cim      24.000MHz  enable   1 vpll
19 cgu_ssi      50.000MHz  enable   2 mpll
20 cgu_msc_mux 1392.000MHz  enable   0 sclka
21 cgu_i2s_spk    4.096MHz  enable   2 sclka
22 cgu_i2s_mic    2.048MHz  enable   1 sclka
23 cgu_msc1     24.000MHz  enable   1 sclka
24 cgu_msc0     24.000MHz  enable   0 sclka
25 cgu_lpc       4.687MHz disable   0 vpll
26 cgu_macphy    4.687MHz disable   0 mpll
27 cgu_vpu     600.000MHz  enable   2 mpll
28 cgu_ddr     600.000MHz  enable   0 mpll
29 cgu_rsa      75.000MHz disable   0 mpll
--------------------------------------------------------
31 ddr         200.000MHz  enable   0 h0clk
32 tcu         100.000MHz  enable   0 pclk
33 rtc         100.000MHz  enable   0 pclk
34 des         100.000MHz  enable   0 pclk
35 csi         100.000MHz  enable   2 pclk
36 lcd         200.000MHz disable   0 h0clk
37 isp         200.000MHz disable   0 h0clk
38 pdma        200.000MHz  enable   1 h2clk
39 sfc         200.000MHz  enable   1 h2clk
40 uart2        24.000MHz disable   0 ext1
41 uart1        24.000MHz  enable   1 ext1
42 uart0        24.000MHz disable   0 ext1
43 sadc        100.000MHz  enable   0 pclk
44 dmic        100.000MHz disable   0 pclk
45 aic         100.000MHz  enable   1 pclk
46 hash        200.000MHz disable   0 h2clk
47 i2c1        100.000MHz disable   0 pclk
48 i2c0        100.000MHz disable   0 pclk
49 ssi0         50.000MHz  enable   0 cgu_ssi
50 ssi1         50.000MHz disable   0 cgu_ssi
51 ssi_slv     100.000MHz disable   0 pclk
52 msc1        200.000MHz  enable   0 h2clk
53 msc0        200.000MHz  enable   0 h2clk
54 otg1        200.000MHz  enable   1 h2clk
--------------------------------------------------------
56 cpu          24.000MHz  enable   0 ext1
57 apb0         24.000MHz  enable   0 ext1
58 sys_ost      24.000MHz  enable   2 ext1
59 ahb0         24.000MHz  enable   0 ext1
--------------------------------------------------------
61 riscv       200.000MHz  enable   0 h2clk
62 aes         200.000MHz disable   0 h2clk
63 rsa         100.000MHz disable   0 pclk
64 ahb1         24.000MHz  enable   2 ext1
65 gmac        200.000MHz  enable   0 h2clk
66 ipu         200.000MHz  enable   60 h0clk
67 dtrng       100.000MHz disable   0 pclk
68 avpu        200.000MHz  enable   2 h0clk
