// Seed: 3246796746
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  inout wire id_1;
  assign module_1.id_6 = 0;
  assign id_2[-1'b0]   = id_1;
endmodule
module module_1 #(
    parameter id_2  = 32'd96,
    parameter id_20 = 32'd24,
    parameter id_7  = 32'd6,
    parameter id_8  = 32'd98
) (
    input wire id_0,
    input wand id_1,
    input supply0 _id_2,
    output wand id_3,
    output logic id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply0 _id_7,
    input supply1 _id_8,
    output tri0 id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri id_12,
    input tri id_13,
    input wire id_14,
    input tri id_15
);
  logic [-1 : id_7] id_17;
  logic [7:0] id_18;
  assign id_10 = id_0;
  wire [1 'b0 *  -1 : 1  +  id_2] id_19, _id_20;
  assign id_18[id_8-:id_20] = id_14;
  module_0 modCall_1 (
      id_17,
      id_18
  );
  always_latch @(posedge -1 == -1) id_4 = -1;
  wire id_21;
endmodule
