XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.BYPASS.RX_Q5.V0 origin:031-iob-spec !02_12
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.BYPASS.RX_Q5.V1 origin:031-iob-spec 02_12
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_57
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_57
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_53
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 00_32
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 01_387
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_193
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 00_331
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 01_12
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 01_402
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 00_507
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 01_547
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_07
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_07
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_12
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_12
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !01_16
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 01_16
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 01_706
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 01_411
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 01_702
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 00_405
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 01_110
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 00_200
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 00_10
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_285
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 01_633
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_79 00_79
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_79 01_79
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_79 !01_79
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.USED.V0 origin:031-iob-spec !02_42
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IDELAY.USED.V1 origin:031-iob-spec 02_42
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IN_FF.INIT.V0 origin:031-iob-spec !02_06
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IN_FF.INIT.V1 origin:031-iob-spec 02_06
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IN_FF.SR.RESET origin:031-iob-spec !02_02
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IN_FF.SR.SET origin:031-iob-spec 02_02
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IN_FF.SYNC.ASYNC origin:031-iob-spec !03_02
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.IN_FF.SYNC.SYNC origin:031-iob-spec 03_02
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 03_33
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !03_33
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 02_21
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !02_21
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_11
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_11
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_10
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_10
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 02_07
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !02_07
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_50
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_50
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 00_83
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 01_149
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 00_204
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 01_178
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 01_634
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_350
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 00_375
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 01_522
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 00_622
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_05
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_05
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_09
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_09
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 00_635
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 01_364
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 00_649
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 01_392
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 00_243
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 00_588
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 00_106
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 00_167
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 01_105
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_41 01_58
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_58 01_41
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !01_41 !01_58
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.USED.V0 origin:031-iob-spec !00_06 !00_151
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.ODELAY.USED.V1 origin:031-iob-spec 00_06 00_151
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.USED.V0 origin:031-iob-spec !01_42 !01_67 !01_68
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.USED.V1 origin:031-iob-spec 01_42 01_67 01_68
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_16
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_16
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_13
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_13
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_06
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_06
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_35 !00_39
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_35 00_39
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !01_29
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 01_29
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OUT_FF.SR.RESET origin:031-iob-spec !01_51
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OUT_FF.SR.SET origin:031-iob-spec 01_51
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OUT_FF.SYNC.ASYNC origin:031-iob-spec !01_38
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OUT_FF.SYNC.SYNC origin:031-iob-spec 01_38
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OUT_FF.USED.V0 origin:031-iob-spec !00_39 !01_42 !01_67 !01_68
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.OUT_FF.USED.V1 origin:031-iob-spec 00_39 01_42 01_67 01_68
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.TX_Q.USED.V0 origin:031-iob-spec !03_26
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.TX_Q.USED.V1 origin:031-iob-spec 03_26
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.USED.V0 origin:031-iob-spec !00_06
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.USED.V1 origin:031-iob-spec 00_06
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !02_01
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 02_01
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !02_04
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 02_04
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !02_05
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 02_05
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !03_01
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y0.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 03_01
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.BYPASS.RX_Q5.V0 origin:031-iob-spec !03_32
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.BYPASS.RX_Q5.V1 origin:031-iob-spec 03_32
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_155
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_155
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 01_187
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 00_473
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 00_282
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 01_186
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 01_516
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 01_365
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 01_713
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 00_388
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 01_125
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_26
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_26
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_45
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_45
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !01_80
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 01_80
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 01_129
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 01_185
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 00_309
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 01_333
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 01_468
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 01_298
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 00_529
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 00_556
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 00_715
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_98 00_121
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_121 01_98
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_121 !01_98
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.USED.V0 origin:031-iob-spec !03_86
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IDELAY.USED.V1 origin:031-iob-spec 03_86
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IN_FF.INIT.V0 origin:031-iob-spec !02_46
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IN_FF.INIT.V1 origin:031-iob-spec 02_46
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IN_FF.SR.RESET origin:031-iob-spec !02_49
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IN_FF.SR.SET origin:031-iob-spec 02_49
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IN_FF.SYNC.ASYNC origin:031-iob-spec !03_46
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.IN_FF.SYNC.SYNC origin:031-iob-spec 03_46
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 02_116
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !02_116
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 03_44
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !03_44
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_38
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_38
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_41
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_41
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 02_43
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !02_43
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_201
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_201
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 00_265
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 01_102
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 00_124
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 00_412
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 01_686
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_269
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 01_608
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 00_469
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 01_688
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_31
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_31
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_45
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_45
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 01_465
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 01_09
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 01_557
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 00_141
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 00_153
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 01_676
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 00_13
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 00_474
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 01_232
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_78 00_107
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_107 01_78
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_107 !01_78
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.USED.V0 origin:031-iob-spec !00_109 !01_34
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.ODELAY.USED.V1 origin:031-iob-spec 00_109 01_34
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.USED.V0 origin:031-iob-spec !01_173 !01_70 !01_95
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.USED.V1 origin:031-iob-spec 01_173 01_70 01_95
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_42
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_42
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 03_19
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !03_19
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 02_25
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !02_25
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !01_100 !01_115
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 01_100 01_115
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !01_76
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 01_76
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OUT_FF.SR.RESET origin:031-iob-spec !00_51
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OUT_FF.SR.SET origin:031-iob-spec 00_51
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OUT_FF.SYNC.ASYNC origin:031-iob-spec !01_114
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OUT_FF.SYNC.SYNC origin:031-iob-spec 01_114
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OUT_FF.USED.V0 origin:031-iob-spec !01_100 !01_173 !01_70 !01_95
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.OUT_FF.USED.V1 origin:031-iob-spec 01_100 01_173 01_70 01_95
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.TX_Q.USED.V0 origin:031-iob-spec !03_30
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.TX_Q.USED.V1 origin:031-iob-spec 03_30
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.USED.V0 origin:031-iob-spec !01_34
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.USED.V1 origin:031-iob-spec 01_34
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !02_50
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 02_50
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !02_55
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 02_55
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !03_50
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 03_50
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !02_54
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y1.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 02_54
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.BYPASS.RX_Q5.V0 origin:031-iob-spec !02_52
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.BYPASS.RX_Q5.V1 origin:031-iob-spec 02_52
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_207
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_207
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_299
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 00_639
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 00_399
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_50
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 01_14
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 00_224
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 00_215
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 00_12
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 00_356
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_66
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_66
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_60
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_60
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !00_137
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 00_137
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 01_463
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 01_529
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 01_548
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 00_433
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 00_349
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 00_679
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 00_383
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_123
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 01_682
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_147 00_203
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_203 01_147
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_203 !01_147
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.USED.V0 origin:031-iob-spec !02_124
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IDELAY.USED.V1 origin:031-iob-spec 02_124
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IN_FF.INIT.V0 origin:031-iob-spec !03_97
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IN_FF.INIT.V1 origin:031-iob-spec 03_97
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IN_FF.SR.RESET origin:031-iob-spec !02_101
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IN_FF.SR.SET origin:031-iob-spec 02_101
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IN_FF.SYNC.ASYNC origin:031-iob-spec !02_93
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.IN_FF.SYNC.SYNC origin:031-iob-spec 02_93
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 02_121
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !02_121
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 02_78
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !02_78
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_69
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_69
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 03_61
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !03_61
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_84
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_84
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_189
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_189
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 01_474
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 00_531
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 00_488
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 01_550
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 01_680
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_444
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 00_428
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 01_339
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 01_319
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_70
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_70
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_67
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_67
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 00_47
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 00_146
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 01_241
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 00_101
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 01_140
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 00_333
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 00_497
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 00_213
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 00_185
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_240 00_201
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_201 01_240
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_201 !01_240
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.USED.V0 origin:031-iob-spec !00_60 !01_193
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.ODELAY.USED.V1 origin:031-iob-spec 00_60 01_193
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.USED.V0 origin:031-iob-spec !00_161 !01_136 !01_93
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.USED.V1 origin:031-iob-spec 00_161 01_136 01_93
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_69
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_69
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_76
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_76
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_64
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_64
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_165 !00_176
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_165 00_176
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !00_143
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 00_143
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OUT_FF.SR.RESET origin:031-iob-spec !01_166
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OUT_FF.SR.SET origin:031-iob-spec 01_166
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OUT_FF.SYNC.ASYNC origin:031-iob-spec !00_152
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OUT_FF.SYNC.SYNC origin:031-iob-spec 00_152
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OUT_FF.USED.V0 origin:031-iob-spec !00_161 !00_176 !01_136 !01_93
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.OUT_FF.USED.V1 origin:031-iob-spec 00_161 00_176 01_136 01_93
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.TX_Q.USED.V0 origin:031-iob-spec !02_123
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.TX_Q.USED.V1 origin:031-iob-spec 02_123
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.USED.V0 origin:031-iob-spec !00_60
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.USED.V1 origin:031-iob-spec 00_60
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !03_101
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 03_101
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !02_108
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 02_108
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !03_95
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 03_95
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !02_103
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y2.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 02_103
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.BYPASS.RX_Q5.V0 origin:031-iob-spec !03_117
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.BYPASS.RX_Q5.V1 origin:031-iob-spec 03_117
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_236
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_236
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_55
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 01_315
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 00_11
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_327
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 01_435
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 00_522
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 01_586
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 00_404
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 01_271
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_172
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_172
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_170
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_170
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !01_242
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 01_242
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 00_692
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 01_428
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 00_676
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 01_13
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 00_21
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 01_287
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 00_231
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_163
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 01_175
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_242 00_263
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_263 00_242
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_242 !00_263
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.USED.V0 origin:031-iob-spec !03_187
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IDELAY.USED.V1 origin:031-iob-spec 03_187
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IN_FF.INIT.V0 origin:031-iob-spec !02_161
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IN_FF.INIT.V1 origin:031-iob-spec 02_161
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IN_FF.SR.RESET origin:031-iob-spec !03_162
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IN_FF.SR.SET origin:031-iob-spec 03_162
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IN_FF.SYNC.ASYNC origin:031-iob-spec !02_155
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.IN_FF.SYNC.SYNC origin:031-iob-spec 02_155
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 03_346
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !03_346
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 03_164
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !03_164
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_163
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_163
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 03_153
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !03_153
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_134
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_134
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_262
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_262
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 01_396
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 00_279
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 00_277
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 01_398
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 00_545
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_585
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 00_85
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 01_86
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 01_214
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_137
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_137
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_172
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_172
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 01_678
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 00_714
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 01_346
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 01_597
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 00_477
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 01_527
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 01_273
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 00_286
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 00_680
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_267 01_284
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_284 01_267
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !01_267 !01_284
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.USED.V0 origin:031-iob-spec !00_142 !01_194
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.ODELAY.USED.V1 origin:031-iob-spec 00_142 01_194
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.USED.V0 origin:031-iob-spec !00_257 !01_254 !01_260
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.USED.V1 origin:031-iob-spec 00_257 01_254 01_260
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_157
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_157
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_167
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_167
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_171
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_171
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_253 !01_223
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_253 01_223
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !01_256
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 01_256
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OUT_FF.SR.RESET origin:031-iob-spec !01_246
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OUT_FF.SR.SET origin:031-iob-spec 01_246
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OUT_FF.SYNC.ASYNC origin:031-iob-spec !01_245
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OUT_FF.SYNC.SYNC origin:031-iob-spec 01_245
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OUT_FF.USED.V0 origin:031-iob-spec !00_257 !01_223 !01_254 !01_260
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.OUT_FF.USED.V1 origin:031-iob-spec 00_257 01_223 01_254 01_260
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.TX_Q.USED.V0 origin:031-iob-spec !02_145
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.TX_Q.USED.V1 origin:031-iob-spec 02_145
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.USED.V0 origin:031-iob-spec !00_142
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.USED.V1 origin:031-iob-spec 00_142
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !02_151
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 02_151
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !03_150
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 03_150
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !02_146
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 02_146
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !03_152
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y3.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 03_152
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.BYPASS.RX_Q5.V0 origin:031-iob-spec !03_206
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.BYPASS.RX_Q5.V1 origin:031-iob-spec 03_206
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_199
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_199
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_521
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 01_128
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 00_467
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_604
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 00_689
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 01_429
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 01_668
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 01_213
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 00_351
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_223
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_223
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_227
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_227
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !01_247
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 01_247
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 01_46
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 01_308
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 01_112
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 00_266
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 01_270
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 01_569
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 00_621
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_546
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 01_452
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_281 01_219
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_219 00_281
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_281 !01_219
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.USED.V0 origin:031-iob-spec !03_254
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IDELAY.USED.V1 origin:031-iob-spec 03_254
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IN_FF.INIT.V0 origin:031-iob-spec !03_262
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IN_FF.INIT.V1 origin:031-iob-spec 03_262
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IN_FF.SR.RESET origin:031-iob-spec !02_249
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IN_FF.SR.SET origin:031-iob-spec 02_249
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IN_FF.SYNC.ASYNC origin:031-iob-spec !03_260
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.IN_FF.SYNC.SYNC origin:031-iob-spec 03_260
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 02_389
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !02_389
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 03_177
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !03_177
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_220
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_220
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_223
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_223
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_173
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_173
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_296
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_296
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 00_159
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 01_84
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 00_509
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 00_52
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 00_187
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_153
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 00_145
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 01_210
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 00_347
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_220
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_220
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_176
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_176
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 01_376
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 00_290
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 01_542
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 00_191
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 00_685
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 01_673
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 01_665
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 01_248
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 00_651
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_303 01_302
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_302 00_303
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_303 !01_302
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.USED.V0 origin:031-iob-spec !00_195 !01_306
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.ODELAY.USED.V1 origin:031-iob-spec 00_195 01_306
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.USED.V0 origin:031-iob-spec !01_184 !01_295 !01_31
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.USED.V1 origin:031-iob-spec 01_184 01_295 01_31
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_155
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_155
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_164
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_164
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 02_179
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !02_179
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_267 !01_309
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_267 01_309
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !00_293
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 00_293
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OUT_FF.SR.RESET origin:031-iob-spec !01_280
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OUT_FF.SR.SET origin:031-iob-spec 01_280
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OUT_FF.SYNC.ASYNC origin:031-iob-spec !01_288
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OUT_FF.SYNC.SYNC origin:031-iob-spec 01_288
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OUT_FF.USED.V0 origin:031-iob-spec !01_184 !01_295 !01_309 !01_31
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.OUT_FF.USED.V1 origin:031-iob-spec 01_184 01_295 01_309 01_31
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.TX_Q.USED.V0 origin:031-iob-spec !03_224
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.TX_Q.USED.V1 origin:031-iob-spec 03_224
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.USED.V0 origin:031-iob-spec !00_195
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.USED.V1 origin:031-iob-spec 00_195
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !03_214
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 03_214
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !03_213
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 03_213
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !02_185
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 02_185
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !02_238
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y4.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 02_238
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.BYPASS.RX_Q5.V0 origin:031-iob-spec !02_252
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.BYPASS.RX_Q5.V1 origin:031-iob-spec 02_252
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_103
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_103
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_423
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 00_513
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 01_145
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 01_126
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 00_218
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 01_693
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 00_127
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 01_478
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 01_532
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_239
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_239
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_237
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_237
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !01_348
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 01_348
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 01_441
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 01_621
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 01_655
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 00_298
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 00_147
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 01_52
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 00_92
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 00_91
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 00_338
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_314 01_329
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_329 00_314
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_314 !01_329
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.USED.V0 origin:031-iob-spec !02_260
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IDELAY.USED.V1 origin:031-iob-spec 02_260
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IN_FF.INIT.V0 origin:031-iob-spec !03_267
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IN_FF.INIT.V1 origin:031-iob-spec 03_267
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IN_FF.SR.RESET origin:031-iob-spec !02_261
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IN_FF.SR.SET origin:031-iob-spec 02_261
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IN_FF.SYNC.ASYNC origin:031-iob-spec !02_255
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.IN_FF.SYNC.SYNC origin:031-iob-spec 02_255
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 03_389
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !03_389
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 02_298
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !02_298
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_311
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_311
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 03_233
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !03_233
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_182
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_182
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_329
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_329
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 01_75
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 00_157
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 01_238
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 01_117
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 00_252
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 00_297
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 01_450
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 01_307
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 00_551
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_329
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_329
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_224
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_224
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 01_182
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 00_641
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 01_610
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 00_447
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 00_271
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 00_572
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 01_82
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 01_151
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 01_18
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_342 00_337
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_337 01_342
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_337 !01_342
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.USED.V0 origin:031-iob-spec !00_233 !00_315
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.ODELAY.USED.V1 origin:031-iob-spec 00_233 00_315
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.USED.V0 origin:031-iob-spec !00_209 !00_344 !00_346
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.USED.V1 origin:031-iob-spec 00_209 00_344 00_346
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_299
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_299
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 03_306
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !03_306
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_235
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_235
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_341 !01_331
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_341 01_331
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !01_332
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 01_332
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OUT_FF.SR.RESET origin:031-iob-spec !01_343
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OUT_FF.SR.SET origin:031-iob-spec 01_343
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OUT_FF.SYNC.ASYNC origin:031-iob-spec !00_343
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OUT_FF.SYNC.SYNC origin:031-iob-spec 00_343
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OUT_FF.USED.V0 origin:031-iob-spec !00_209 !00_341 !00_344 !00_346
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.OUT_FF.USED.V1 origin:031-iob-spec 00_209 00_341 00_344 00_346
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.TX_Q.USED.V0 origin:031-iob-spec !03_309
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.TX_Q.USED.V1 origin:031-iob-spec 03_309
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.USED.V0 origin:031-iob-spec !00_233
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.USED.V1 origin:031-iob-spec 00_233
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !02_297
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 02_297
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !03_296
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 03_296
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !03_310
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 03_310
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !03_295
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y5.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 03_295
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.BYPASS.RX_Q5.V0 origin:031-iob-spec !02_433
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.BYPASS.RX_Q5.V1 origin:031-iob-spec 02_433
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_687
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_687
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_68
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 01_370
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 01_97
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 01_617
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 01_96
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 01_622
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 01_574
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 00_703
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 01_127
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_461
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_461
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_460
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_460
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !00_421
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 00_421
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 00_26
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 00_528
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 00_268
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 01_335
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 00_117
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 01_162
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 01_573
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_636
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 00_251
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_316 01_439
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_439 01_316
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !01_316 !01_439
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.USED.V0 origin:031-iob-spec !03_492
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IDELAY.USED.V1 origin:031-iob-spec 03_492
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IN_FF.INIT.V0 origin:031-iob-spec !02_500
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IN_FF.INIT.V1 origin:031-iob-spec 02_500
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IN_FF.SR.RESET origin:031-iob-spec !02_497
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IN_FF.SR.SET origin:031-iob-spec 02_497
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IN_FF.SYNC.ASYNC origin:031-iob-spec !02_536
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.IN_FF.SYNC.SYNC origin:031-iob-spec 02_536
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 03_225
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !03_225
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 02_467
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !02_467
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_464
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_464
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_452
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_452
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_453
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_453
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_453
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_453
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 01_354
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 01_235
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 00_362
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 00_505
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 00_128
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_282
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 01_640
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 01_656
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 01_684
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_418
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_418
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_427
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_427
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 01_412
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 00_89
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 00_283
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 01_47
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 01_150
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 00_95
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 01_300
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 00_248
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 01_508
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_453 01_442
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_442 00_453
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_453 !01_442
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.USED.V0 origin:031-iob-spec !00_410 !01_418
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.ODELAY.USED.V1 origin:031-iob-spec 00_410 01_418
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.USED.V0 origin:031-iob-spec !00_378 !00_463 !01_438
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.USED.V1 origin:031-iob-spec 00_378 00_463 01_438
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_428
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_428
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_428
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_428
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_420
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_420
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_429 !00_431
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_429 00_431
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !00_427
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 00_427
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OUT_FF.SR.RESET origin:031-iob-spec !01_422
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OUT_FF.SR.SET origin:031-iob-spec 01_422
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OUT_FF.SYNC.ASYNC origin:031-iob-spec !00_430
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OUT_FF.SYNC.SYNC origin:031-iob-spec 00_430
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OUT_FF.USED.V0 origin:031-iob-spec !00_378 !00_429 !00_463 !01_438
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.OUT_FF.USED.V1 origin:031-iob-spec 00_378 00_429 00_463 01_438
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.TX_Q.USED.V0 origin:031-iob-spec !03_476
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.TX_Q.USED.V1 origin:031-iob-spec 03_476
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.USED.V0 origin:031-iob-spec !00_410
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.USED.V1 origin:031-iob-spec 00_410
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_FEEDTHRU_MUX.D0 origin:031-iob-spec !00_411
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_FEEDTHRU_MUX.D1 origin:031-iob-spec 00_411
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !02_435
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 02_435
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !03_460
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 03_460
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !02_441
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 02_441
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !02_439
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y6.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 02_439
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.BYPASS.RX_Q5.V0 origin:031-iob-spec !03_531
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.BYPASS.RX_Q5.V1 origin:031-iob-spec 03_531
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_667
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_667
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_586
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 01_404
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 01_691
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_434
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 00_98
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 00_23
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 00_239
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 00_71
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 00_593
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_526
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_526
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_546
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_546
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !00_487
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 00_487
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 00_99
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 01_92
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 01_488
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 00_632
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 00_535
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 00_682
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 00_683
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_645
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 01_138
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_459 01_502
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_502 00_459
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_459 !01_502
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.USED.V0 origin:031-iob-spec !02_530
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IDELAY.USED.V1 origin:031-iob-spec 02_530
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IN_FF.INIT.V0 origin:031-iob-spec !02_517
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IN_FF.INIT.V1 origin:031-iob-spec 02_517
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IN_FF.SR.RESET origin:031-iob-spec !02_519
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IN_FF.SR.SET origin:031-iob-spec 02_519
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IN_FF.SYNC.ASYNC origin:031-iob-spec !02_515
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.IN_FF.SYNC.SYNC origin:031-iob-spec 02_515
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 02_115
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !02_115
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 02_527
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !02_527
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_551
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_551
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_548
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_548
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_523
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_523
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_575
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_575
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 01_451
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 01_540
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 01_582
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 00_275
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 00_401
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_424
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 00_444
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 01_200
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 00_458
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_523
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_523
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_520
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_520
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 01_192
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 00_164
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 01_206
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 00_291
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 01_352
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 01_220
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 01_259
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 01_681
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 00_580
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_493 00_500
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_500 00_493
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_493 !00_500
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.USED.V0 origin:031-iob-spec !00_637 !01_440
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.ODELAY.USED.V1 origin:031-iob-spec 00_637 01_440
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.USED.V0 origin:031-iob-spec !00_495 !01_487 !01_490
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.USED.V1 origin:031-iob-spec 00_495 01_487 01_490
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_555
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_555
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_549
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_549
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_516
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_516
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !01_485 !01_572
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 01_485 01_572
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !01_484
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 01_484
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OUT_FF.SR.RESET origin:031-iob-spec !01_477
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OUT_FF.SR.SET origin:031-iob-spec 01_477
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OUT_FF.SYNC.ASYNC origin:031-iob-spec !00_443
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OUT_FF.SYNC.SYNC origin:031-iob-spec 00_443
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OUT_FF.USED.V0 origin:031-iob-spec !00_495 !01_487 !01_490 !01_572
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.OUT_FF.USED.V1 origin:031-iob-spec 00_495 01_487 01_490 01_572
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.TX_Q.USED.V0 origin:031-iob-spec !02_525
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.TX_Q.USED.V1 origin:031-iob-spec 02_525
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.USED.V0 origin:031-iob-spec !01_440
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.USED.V1 origin:031-iob-spec 01_440
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !02_522
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 02_522
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !02_556
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 02_556
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !03_534
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 03_534
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !03_547
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y7.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 03_547
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.BYPASS.RX_Q5.V0 origin:031-iob-spec !03_566
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.BYPASS.RX_Q5.V1 origin:031-iob-spec 03_566
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_576
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_576
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_140
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 01_261
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 00_175
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_44
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 00_93
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 00_674
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 01_434
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 00_284
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 01_501
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_592
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_592
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_578
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_578
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !00_523
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 00_523
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 01_278
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 01_674
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 01_426
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 01_188
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 01_22
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 01_88
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 00_364
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_355
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 01_514
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_519 00_511
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_511 00_519
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_511 !00_519
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.USED.V0 origin:031-iob-spec !03_623
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IDELAY.USED.V1 origin:031-iob-spec 03_623
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IN_FF.INIT.V0 origin:031-iob-spec !03_548
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IN_FF.INIT.V1 origin:031-iob-spec 03_548
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IN_FF.SR.RESET origin:031-iob-spec !02_565
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IN_FF.SR.SET origin:031-iob-spec 02_565
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IN_FF.SYNC.ASYNC origin:031-iob-spec !02_596
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.IN_FF.SYNC.SYNC origin:031-iob-spec 02_596
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 03_379
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !03_379
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 02_625
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !02_625
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_588
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_588
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_587
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_587
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_571
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_571
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_539
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_539
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 00_673
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 01_480
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 00_667
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 01_482
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 01_249
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_481
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 01_141
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 01_466
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 01_628
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_556
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_556
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_573
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_573
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 00_305
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 00_316
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 00_100
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 00_229
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 01_101
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 00_359
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 01_536
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 01_464
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 00_677
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_538 01_534
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_534 01_538
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !01_534 !01_538
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.USED.V0 origin:031-iob-spec !01_483 !01_537
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.ODELAY.USED.V1 origin:031-iob-spec 01_483 01_537
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.USED.V0 origin:031-iob-spec !00_517 !00_527 !00_532
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.USED.V1 origin:031-iob-spec 00_517 00_527 00_532
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_584
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_584
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 03_609
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !03_609
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 02_572
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !02_572
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_536 !01_530
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_536 01_530
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !00_524
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 00_524
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OUT_FF.SR.RESET origin:031-iob-spec !00_526
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OUT_FF.SR.SET origin:031-iob-spec 00_526
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OUT_FF.SYNC.ASYNC origin:031-iob-spec !00_525
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OUT_FF.SYNC.SYNC origin:031-iob-spec 00_525
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OUT_FF.USED.V0 origin:031-iob-spec !00_517 !00_527 !00_532 !00_536
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.OUT_FF.USED.V1 origin:031-iob-spec 00_517 00_527 00_532 00_536
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.TX_Q.USED.V0 origin:031-iob-spec !02_570
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.TX_Q.USED.V1 origin:031-iob-spec 02_570
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.USED.V0 origin:031-iob-spec !01_483
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.USED.V1 origin:031-iob-spec 01_483
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !03_577
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 03_577
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !03_604
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 03_604
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !03_619
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 03_619
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !02_586
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y8.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 02_586
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.BYPASS.RX_Q5.V0 origin:031-iob-spec !03_630
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.BYPASS.RX_Q5.V1 origin:031-iob-spec 03_630
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_632
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_632
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_475
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 00_533
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 00_65
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_578
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 01_69
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 00_589
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 00_611
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 00_123
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 01_174
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_670
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_670
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_665
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_665
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !01_160
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 01_160
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 01_225
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 00_238
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 00_119
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 01_500
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 01_470
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 01_283
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 01_171
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_499
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 01_116
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_591 01_594
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_594 00_591
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_591 !01_594
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.USED.V0 origin:031-iob-spec !03_642
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IDELAY.USED.V1 origin:031-iob-spec 03_642
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IN_FF.INIT.V0 origin:031-iob-spec !02_641
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IN_FF.INIT.V1 origin:031-iob-spec 02_641
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IN_FF.SR.RESET origin:031-iob-spec !02_637
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IN_FF.SR.SET origin:031-iob-spec 02_637
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IN_FF.SYNC.ASYNC origin:031-iob-spec !03_638
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.IN_FF.SYNC.SYNC origin:031-iob-spec 03_638
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 02_580
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !02_580
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 03_657
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !03_657
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_666
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_666
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_669
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_669
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 02_656
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !02_656
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_620
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_620
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 01_400
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 00_194
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 01_583
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 01_56
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 00_217
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 00_227
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 00_63
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 00_138
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 01_446
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_668
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_668
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_663
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_663
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 01_630
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 01_479
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 01_281
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 00_479
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 01_712
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 01_690
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 00_435
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 00_90
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 00_319
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_618 01_614
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_614 01_618
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !01_614 !01_618
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.USED.V0 origin:031-iob-spec !00_619 !01_558
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.ODELAY.USED.V1 origin:031-iob-spec 00_619 01_558
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.USED.V0 origin:031-iob-spec !00_605 !01_590 !01_694
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.USED.V1 origin:031-iob-spec 00_605 01_590 01_694
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_650
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_650
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 03_652
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !03_652
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_655
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_655
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_247 !00_601
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_247 00_601
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !01_604
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 01_604
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OUT_FF.SR.RESET origin:031-iob-spec !00_602
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OUT_FF.SR.SET origin:031-iob-spec 00_602
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OUT_FF.SYNC.ASYNC origin:031-iob-spec !01_598
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OUT_FF.SYNC.SYNC origin:031-iob-spec 01_598
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OUT_FF.USED.V0 origin:031-iob-spec !00_247 !00_605 !01_590 !01_694
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.OUT_FF.USED.V1 origin:031-iob-spec 00_247 00_605 01_590 01_694
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.TX_Q.USED.V0 origin:031-iob-spec !02_649
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.TX_Q.USED.V1 origin:031-iob-spec 02_649
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.USED.V0 origin:031-iob-spec !01_558
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.USED.V1 origin:031-iob-spec 01_558
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !03_636
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 03_636
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !03_643
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 03_643
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !02_644
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 02_644
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !02_645
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y9.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 02_645
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.BYPASS.RX_Q5.V0 origin:031-iob-spec !02_675
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.BYPASS.RX_Q5.V1 origin:031-iob-spec 02_675
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_643
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_643
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 01_588
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 01_672
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 00_75
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_17
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 01_146
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 01_212
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 00_250
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 01_224
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 00_471
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_680
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_680
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_681
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_681
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !00_633
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 00_633
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 01_544
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 00_549
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 01_337
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 01_48
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 00_681
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 01_432
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 01_139
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_32
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 00_219
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_646 00_647
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_647 01_646
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_647 !01_646
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.USED.V0 origin:031-iob-spec !03_713
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IDELAY.USED.V1 origin:031-iob-spec 03_713
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IN_FF.INIT.V0 origin:031-iob-spec !03_680
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IN_FF.INIT.V1 origin:031-iob-spec 03_680
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IN_FF.SR.RESET origin:031-iob-spec !02_685
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IN_FF.SR.SET origin:031-iob-spec 02_685
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IN_FF.SYNC.ASYNC origin:031-iob-spec !03_681
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.IN_FF.SYNC.SYNC origin:031-iob-spec 03_681
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 02_655
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !02_655
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 03_674
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !03_674
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_678
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_678
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_698
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_698
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 02_673
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !02_673
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_670
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_670
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 01_49
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 00_148
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 01_134
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 00_105
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 00_320
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_228
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 01_448
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 00_650
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 00_548
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_699
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_699
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_677
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_677
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 00_613
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 00_409
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 01_657
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 01_406
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 00_202
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 01_652
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 00_56
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 00_154
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 00_97
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_669 01_670
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_670 01_669
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !01_669 !01_670
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.USED.V0 origin:031-iob-spec !01_584 !01_675
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.ODELAY.USED.V1 origin:031-iob-spec 01_584 01_675
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.USED.V0 origin:031-iob-spec !00_634 !00_663 !01_338
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.USED.V1 origin:031-iob-spec 00_634 00_663 01_338
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_676
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_676
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_700
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_700
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_671
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_671
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_666 !01_654
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_666 01_654
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !01_662
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 01_662
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OUT_FF.SR.RESET origin:031-iob-spec !00_644
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OUT_FF.SR.SET origin:031-iob-spec 00_644
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OUT_FF.SYNC.ASYNC origin:031-iob-spec !00_652
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OUT_FF.SYNC.SYNC origin:031-iob-spec 00_652
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OUT_FF.USED.V0 origin:031-iob-spec !00_634 !00_663 !01_338 !01_654
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.OUT_FF.USED.V1 origin:031-iob-spec 00_634 00_663 01_338 01_654
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.TX_Q.USED.V0 origin:031-iob-spec !03_645
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.TX_Q.USED.V1 origin:031-iob-spec 03_645
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.USED.V0 origin:031-iob-spec !01_584
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.USED.V1 origin:031-iob-spec 01_584
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !02_689
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 02_689
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !02_709
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 02_709
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !03_688
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 03_688
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !02_697
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y10.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 02_697
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.BYPASS.RX_Q5.V0 origin:031-iob-spec !02_703
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.BYPASS.RX_Q5.V1 origin:031-iob-spec 02_703
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_651
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_651
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 01_293
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 01_326
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 00_103
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_461
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 00_501
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 01_570
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 01_638
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 01_703
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 00_704
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_671
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_671
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_692
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_692
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !00_698
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 00_698
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 00_407
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 01_89
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 00_15
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 00_335
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 00_31
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 00_353
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 01_378
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 00_483
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 00_339
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_700 00_684
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_684 01_700
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_684 !01_700
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.USED.V0 origin:031-iob-spec !03_717
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IDELAY.USED.V1 origin:031-iob-spec 03_717
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IN_FF.INIT.V0 origin:031-iob-spec !03_684
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IN_FF.INIT.V1 origin:031-iob-spec 03_684
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IN_FF.SR.RESET origin:031-iob-spec !02_692
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IN_FF.SR.SET origin:031-iob-spec 02_692
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IN_FF.SYNC.ASYNC origin:031-iob-spec !02_684
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.IN_FF.SYNC.SYNC origin:031-iob-spec 02_684
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 03_700
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !03_700
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 03_683
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !03_683
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_667
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_667
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 03_668
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !03_668
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_691
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_691
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_713
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_713
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 00_73
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 00_340
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 00_87
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 01_377
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 00_585
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 00_541
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 01_172
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 01_177
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 00_348
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_662
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_662
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_679
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_679
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 00_385
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 00_287
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 00_76
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 01_132
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 01_148
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 00_196
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 01_66
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 01_363
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 00_656
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !00_716 01_715
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !01_715 00_716
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_716 !01_715
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.USED.V0 origin:031-iob-spec !00_615 !00_719
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.ODELAY.USED.V1 origin:031-iob-spec 00_615 00_719
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.USED.V0 origin:031-iob-spec !00_711 !01_556 !01_562
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.USED.V1 origin:031-iob-spec 00_711 01_556 01_562
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_651
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_651
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_652
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_652
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 02_679
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !02_679
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_697 !01_716
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_697 01_716
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !01_708
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 01_708
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OUT_FF.SR.RESET origin:031-iob-spec !00_669
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OUT_FF.SR.SET origin:031-iob-spec 00_669
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OUT_FF.SYNC.ASYNC origin:031-iob-spec !01_666
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OUT_FF.SYNC.SYNC origin:031-iob-spec 01_666
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OUT_FF.USED.V0 origin:031-iob-spec !00_711 !01_556 !01_562 !01_716
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.OUT_FF.USED.V1 origin:031-iob-spec 00_711 01_556 01_562 01_716
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.TX_Q.USED.V0 origin:031-iob-spec !03_705
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.TX_Q.USED.V1 origin:031-iob-spec 03_705
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.USED.V0 origin:031-iob-spec !00_615
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.USED.V1 origin:031-iob-spec 00_615
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !02_711
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 02_711
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !02_718
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 02_718
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !02_716
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 02_716
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !02_719
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y11.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 02_719
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.BYPASS.RX_Q5.V0 origin:031-iob-spec !02_377
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.BYPASS.RX_Q5.V1 origin:031-iob-spec 02_377
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !01_714
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_FORMAT.TIME origin:031-iob-spec 01_714
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_VALUE[0] origin:031-iob-spec 00_623
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_VALUE[1] origin:031-iob-spec 01_382
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_VALUE[2] origin:031-iob-spec 00_49
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_VALUE[3] origin:031-iob-spec 00_693
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_VALUE[4] origin:031-iob-spec 01_462
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_VALUE[5] origin:031-iob-spec 00_133
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_VALUE[6] origin:031-iob-spec 00_188
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_VALUE[7] origin:031-iob-spec 00_179
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.DELAY_VALUE[8] origin:031-iob-spec 01_230
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_405
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_405
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 02_403
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !02_403
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.LOOPBACK.FALSE origin:031-iob-spec !00_334
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.LOOPBACK.TRUE origin:031-iob-spec 00_334
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.REFCLK_MULT[0] origin:031-iob-spec 01_180
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.REFCLK_MULT[1] origin:031-iob-spec 00_425
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.REFCLK_MULT[2] origin:031-iob-spec 00_464
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.REFCLK_MULT[3] origin:031-iob-spec 01_07
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.REFCLK_MULT[4] origin:031-iob-spec 01_296
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.REFCLK_MULT[5] origin:031-iob-spec 00_631
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.REFCLK_MULT[6] origin:031-iob-spec 01_644
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.REFCLK_MULT[7] origin:031-iob-spec 01_679
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.REFCLK_MULT[8] origin:031-iob-spec 01_425
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_433 00_389
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_389 01_433
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_389 !01_433
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.USED.V0 origin:031-iob-spec !02_608
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IDELAY.USED.V1 origin:031-iob-spec 02_608
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IN_FF.INIT.V0 origin:031-iob-spec !03_490
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IN_FF.INIT.V1 origin:031-iob-spec 03_490
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IN_FF.SR.RESET origin:031-iob-spec !02_289
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IN_FF.SR.SET origin:031-iob-spec 02_289
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IN_FF.SYNC.ASYNC origin:031-iob-spec !03_489
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.IN_FF.SYNC.SYNC origin:031-iob-spec 03_489
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.DATA_WIDTH.4 origin:031-iob-spec 02_379
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.DATA_WIDTH.8 origin:031-iob-spec !02_379
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V0 origin:031-iob-spec 02_415
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.IS_CLK_B_INVERTED.V1 origin:031-iob-spec !02_415
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 03_406
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !03_406
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 03_417
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !03_417
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 03_398
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ISERDES.ISERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !03_398
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_FORMAT.COUNT origin:031-iob-spec !00_436
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_FORMAT.TIME origin:031-iob-spec 00_436
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_VALUE[0] origin:031-iob-spec 01_627
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_VALUE[1] origin:031-iob-spec 01_368
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_VALUE[2] origin:031-iob-spec 00_543
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_VALUE[3] origin:031-iob-spec 01_525
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_VALUE[4] origin:031-iob-spec 01_559
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_VALUE[5] origin:031-iob-spec 01_677
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_VALUE[6] origin:031-iob-spec 01_104
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_VALUE[7] origin:031-iob-spec 00_413
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.DELAY_VALUE[8] origin:031-iob-spec 01_250
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_381
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_381
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.IS_RST_INVERTED.V0 origin:031-iob-spec 03_395
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.IS_RST_INVERTED.V1 origin:031-iob-spec !03_395
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.REFCLK_MULT[0] origin:031-iob-spec 01_53
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.REFCLK_MULT[1] origin:031-iob-spec 01_276
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.REFCLK_MULT[2] origin:031-iob-spec 00_675
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.REFCLK_MULT[3] origin:031-iob-spec 01_671
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.REFCLK_MULT[4] origin:031-iob-spec 00_181
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.REFCLK_MULT[5] origin:031-iob-spec 00_503
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.REFCLK_MULT[6] origin:031-iob-spec 01_631
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.REFCLK_MULT[7] origin:031-iob-spec 01_158
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.REFCLK_MULT[8] origin:031-iob-spec 01_334
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.UPDATE_MODE.ASYNC origin:031-iob-spec !01_414 00_394
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.UPDATE_MODE.MANUAL origin:031-iob-spec !00_394 01_414
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.UPDATE_MODE.SYNC origin:031-iob-spec !00_394 !01_414
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.USED.V0 origin:031-iob-spec !00_373 !01_388
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.ODELAY.USED.V1 origin:031-iob-spec 00_373 01_388
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.USED.V0 origin:031-iob-spec !00_391 !00_445 !01_385
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.USED.V1 origin:031-iob-spec 00_391 00_445 01_385
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.IS_CLK_INVERTED.V0 origin:031-iob-spec 02_410
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.IS_CLK_INVERTED.V1 origin:031-iob-spec !02_410
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V0 origin:031-iob-spec 02_385
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.IS_CLKDIV_INVERTED.V1 origin:031-iob-spec !02_385
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.IS_RST_INVERTED.V0 origin:031-iob-spec 02_393
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.IS_RST_INVERTED.V1 origin:031-iob-spec !02_393
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.ODDR_MODE.FALSE origin:031-iob-spec !00_386 !01_372
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.ODDR_MODE.TRUE origin:031-iob-spec 00_386 01_372
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.OSERDES_T_BYPASS.FALSE origin:031-iob-spec !00_380
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OSERDES.OSERDESE3.OSERDES_T_BYPASS.TRUE origin:031-iob-spec 00_380
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OUT_FF.SR.RESET origin:031-iob-spec !01_390
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OUT_FF.SR.SET origin:031-iob-spec 01_390
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OUT_FF.SYNC.ASYNC origin:031-iob-spec !01_389
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OUT_FF.SYNC.SYNC origin:031-iob-spec 01_389
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OUT_FF.USED.V0 origin:031-iob-spec !00_391 !00_445 !01_372 !01_385
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.OUT_FF.USED.V1 origin:031-iob-spec 00_391 00_445 01_372 01_385
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.TX_Q.USED.V0 origin:031-iob-spec !02_344
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.TX_Q.USED.V1 origin:031-iob-spec 02_344
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.USED.V0 origin:031-iob-spec !00_373
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.USED.V1 origin:031-iob-spec 00_373
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.XIPHY_ROUTE_MUX2TO1_1.D0 origin:031-iob-spec !02_383
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.XIPHY_ROUTE_MUX2TO1_1.D1 origin:031-iob-spec 02_383
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.XIPHY_ROUTE_MUX2TO1_2.D0 origin:031-iob-spec !03_415
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.XIPHY_ROUTE_MUX2TO1_2.D1 origin:031-iob-spec 03_415
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.XIPHY_ROUTE_MUX2TO1_3.D0 origin:031-iob-spec !03_385
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.XIPHY_ROUTE_MUX2TO1_3.D1 origin:031-iob-spec 03_385
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.XIPHY_ROUTE_MUX2TO1_4.D0 origin:031-iob-spec !02_416
XIPHY_BYTE_RIGHT.BITSLICE_RX_TX_X0Y12.XIPHY_ROUTE_MUX2TO1_4.D1 origin:031-iob-spec 02_416
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE0.CLB2PHY_ODT_LOW0 origin:031-iob-spec 03_10
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE0.XIPHY_CONTROL_19_DYN_DCI_OUT0 origin:031-iob-spec !03_10
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE1.CLB2PHY_ODT_LOW1 origin:031-iob-spec 02_56
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE1.XIPHY_CONTROL_19_DYN_DCI_OUT1 origin:031-iob-spec !02_56
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE2.CLB2PHY_ODT_LOW2 origin:031-iob-spec 03_99
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE2.XIPHY_CONTROL_19_DYN_DCI_OUT2 origin:031-iob-spec !03_99
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE3.CLB2PHY_ODT_LOW3 origin:031-iob-spec 02_158
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE3.XIPHY_CONTROL_19_DYN_DCI_OUT3 origin:031-iob-spec !02_158
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE4.CLB2PHY_ODT_LOW4 origin:031-iob-spec 02_244
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE4.XIPHY_CONTROL_19_DYN_DCI_OUT4 origin:031-iob-spec !02_244
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE5.CLB2PHY_ODT_LOW5 origin:031-iob-spec 02_319
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE5.XIPHY_CONTROL_19_DYN_DCI_OUT5 origin:031-iob-spec !02_319
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE6.CLB2PHY_ODT_UPP0 origin:031-iob-spec 02_442
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE6.XIPHY_CONTROL_18_DYN_DCI_OUT0 origin:031-iob-spec !02_442
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE7.CLB2PHY_ODT_UPP1 origin:031-iob-spec 02_541
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE7.XIPHY_CONTROL_18_DYN_DCI_OUT1 origin:031-iob-spec !02_541
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE8.CLB2PHY_ODT_UPP2 origin:031-iob-spec 02_585
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE8.XIPHY_CONTROL_18_DYN_DCI_OUT2 origin:031-iob-spec !02_585
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE9.CLB2PHY_ODT_UPP3 origin:031-iob-spec 03_656
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE9.XIPHY_CONTROL_18_DYN_DCI_OUT3 origin:031-iob-spec !03_656
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE10.CLB2PHY_ODT_UPP4 origin:031-iob-spec 03_710
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE10.XIPHY_CONTROL_18_DYN_DCI_OUT4 origin:031-iob-spec !03_710
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE11.CLB2PHY_ODT_UPP5 origin:031-iob-spec 03_715
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE11.XIPHY_CONTROL_18_DYN_DCI_OUT5 origin:031-iob-spec !03_715
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE12.CLB2PHY_ODT_UPP6 origin:031-iob-spec 02_412
XIPHY_BYTE_RIGHT.PIP.PHY2IOB_ODT_OUT_BYTE12.XIPHY_CONTROL_18_DYN_DCI_OUT6 origin:031-iob-spec !02_412
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !03_370 !03_446 !03_473
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !03_446 !03_473 03_370
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !03_370 !03_473 03_446
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !03_473 03_370 03_446
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !03_370 !03_446 03_473
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !03_446 03_370 03_473
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_364 !02_447 !03_468
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_447 !03_468 02_364
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_364 !03_468 02_447
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !03_468 02_364 02_447
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_364 !02_447 03_468
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !02_447 02_364 03_468
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !03_366 !03_369 !03_378
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !03_366 !03_369 03_378
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !03_366 !03_378 03_369
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !03_366 03_369 03_378
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !03_369 !03_378 03_366
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !03_369 03_366 03_378
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_382 !03_340 !03_372
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_382 !03_340 03_372
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_382 !03_372 03_340
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !02_382 03_340 03_372
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !03_340 !03_372 02_382
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !03_340 02_382 03_372
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_22_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX6 origin:031-iob-spec 02_599
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_569 !02_584 !03_560
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !02_569 !02_584 03_560
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_569 !03_560 02_584
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !02_569 02_584 03_560
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !02_584 !03_560 02_569
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !02_584 02_569 03_560
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_559 !02_576 !02_581
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_576 !02_581 02_559
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_559 !02_576 02_581
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !02_576 02_559 02_581
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_559 !02_581 02_576
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !02_581 02_559 02_576
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_419 !02_513 !03_533
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !02_513 !03_533 02_419
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_419 !03_533 02_513
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !03_533 02_419 02_513
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_419 !02_513 03_533
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !02_513 02_419 03_533
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_426 !02_512 !02_538
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_512 !02_538 02_426
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_426 !02_538 02_512
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !02_538 02_426 02_512
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_426 !02_512 02_538
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !02_512 02_426 02_538
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_27_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX7 origin:031-iob-spec 02_543
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_177 !02_453 !02_672
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !02_177 !02_453 02_672
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_177 !02_672 02_453
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !02_177 02_453 02_672
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !02_453 !02_672 02_177
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !02_453 02_177 02_672
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_363 !03_400 !03_665
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_363 !03_400 03_665
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_363 !03_665 03_400
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !02_363 03_400 03_665
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !03_400 !03_665 02_363
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !03_400 02_363 03_665
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_617 !02_619 !03_618
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !02_619 !03_618 02_617
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_617 !02_619 03_618
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !02_619 02_617 03_618
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_617 !03_618 02_619
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !03_618 02_617 02_619
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_620 !02_621 !03_620
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_621 !03_620 02_620
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_620 !03_620 02_621
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !03_620 02_620 02_621
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_620 !02_621 03_620
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !02_621 02_620 03_620
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_32_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX8 origin:031-iob-spec 02_624
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_380 !03_350 !03_365
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !03_350 !03_365 02_380
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_380 !03_350 03_365
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !03_350 02_380 03_365
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !02_380 !03_365 03_350
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !03_365 02_380 03_350
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_349 !02_356 !03_358
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_356 !03_358 02_349
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_349 !02_356 03_358
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !02_356 02_349 03_358
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_349 !03_358 02_356
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !03_358 02_349 02_356
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_409 !03_404 !03_597
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !03_404 !03_597 02_409
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_409 !03_597 03_404
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !03_597 02_409 03_404
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_409 !03_404 03_597
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !03_404 02_409 03_597
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_413 !02_604 !03_403
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_413 !02_604 03_403
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_604 !03_403 02_413
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !02_604 02_413 03_403
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_413 !03_403 02_604
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !02_413 02_604 03_403
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_37_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX9 origin:031-iob-spec 02_661
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_347 !02_563 !03_412
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !02_563 !03_412 02_347
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_347 !02_563 03_412
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !02_563 02_347 03_412
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !02_347 !03_412 02_563
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !03_412 02_347 02_563
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_335 !02_357 !02_545
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_335 !02_545 02_357
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_357 !02_545 02_335
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !02_545 02_335 02_357
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_335 !02_357 02_545
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !02_335 02_357 02_545
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_140 !02_171 !03_356
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !02_140 !03_356 02_171
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_171 !03_356 02_140
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !03_356 02_140 02_171
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_140 !02_171 03_356
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !02_140 02_171 03_356
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_359 !03_368 !03_414
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !03_368 !03_414 02_359
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_359 !03_414 03_368
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !03_414 02_359 03_368
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_359 !03_368 03_414
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !03_368 02_359 03_414
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_42_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX10 origin:031-iob-spec 02_714
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !03_562 !03_669 !03_712
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !03_669 !03_712 03_562
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !03_562 !03_712 03_669
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !03_712 03_562 03_669
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !03_562 !03_669 03_712
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !03_669 03_562 03_712
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_674 !02_707 !03_557
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_674 !02_707 03_557
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_707 !03_557 02_674
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !02_707 02_674 03_557
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_674 !03_557 02_707
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !02_674 02_707 03_557
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_353 !02_361 !03_339
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !02_361 !03_339 02_353
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_353 !02_361 03_339
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !02_361 02_353 03_339
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_353 !03_339 02_361
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !03_339 02_353 02_361
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_341 !02_404 !03_343
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_341 !03_343 02_404
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_341 !02_404 03_343
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !02_341 02_404 03_343
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_404 !03_343 02_341
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !03_343 02_341 02_404
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_47_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX11 origin:031-iob-spec 03_719
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_490 !03_348 !03_526
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !03_348 !03_526 02_490
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_490 !03_348 03_526
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !03_348 02_490 03_526
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !02_490 !03_526 03_348
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !03_526 02_490 03_348
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_343 !02_505 !03_510
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_343 !02_505 03_510
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_343 !03_510 02_505
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !02_343 02_505 03_510
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_505 !03_510 02_343
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !02_505 02_343 03_510
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_436 !03_392 !03_394
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !03_392 !03_394 02_436
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_436 !03_392 03_394
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !03_392 02_436 03_394
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_436 !03_394 03_392
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !03_394 02_436 03_392
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_384 !02_390 !02_401
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_390 !02_401 02_384
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_384 !02_401 02_390
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !02_401 02_384 02_390
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_384 !02_390 02_401
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !02_390 02_384 02_401
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_52_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX12 origin:031-iob-spec 02_602
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_14 !02_27 !03_34
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !02_14 !03_34 02_27
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_27 !03_34 02_14
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !03_34 02_14 02_27
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !02_14 !02_27 03_34
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !02_14 02_27 03_34
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !03_18 !03_22 !03_28
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !03_22 !03_28 03_18
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !03_18 !03_28 03_22
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !03_28 03_18 03_22
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !03_18 !03_22 03_28
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !03_22 03_18 03_28
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !03_04 !03_08 !03_13
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !03_08 !03_13 03_04
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !03_04 !03_13 03_08
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !03_13 03_04 03_08
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !03_04 !03_08 03_13
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !03_08 03_04 03_13
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_09 !03_15 !03_21
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !03_15 !03_21 02_09
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_09 !03_15 03_21
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !03_15 02_09 03_21
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_09 !03_21 03_15
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !03_21 02_09 03_15
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_57_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX0 origin:031-iob-spec 03_31
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_147 !03_68 !03_76
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !02_147 !03_76 03_68
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_147 !03_68 03_76
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !02_147 03_68 03_76
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !03_68 !03_76 02_147
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !03_76 02_147 03_68
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_150 !02_65 !02_75
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_150 !02_65 02_75
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_150 !02_75 02_65
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !02_150 02_65 02_75
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_65 !02_75 02_150
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !02_65 02_150 02_75
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_61 !02_63 !02_74
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !02_63 !02_74 02_61
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_61 !02_63 02_74
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !02_63 02_61 02_74
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_61 !02_74 02_63
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !02_74 02_61 02_63
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_71 !02_73 !03_81
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_73 !03_81 02_71
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_71 !03_81 02_73
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !03_81 02_71 02_73
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_71 !02_73 03_81
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !02_73 02_71 03_81
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_62_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX1 origin:031-iob-spec 02_85
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_368 !02_445 !03_345
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !02_445 !03_345 02_368
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_368 !02_445 03_345
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !02_445 02_368 03_345
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !02_368 !03_345 02_445
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !03_345 02_368 02_445
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_339 !03_331 !03_381
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_339 !03_331 03_381
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !03_331 !03_381 02_339
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !03_331 02_339 03_381
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_339 !03_381 03_331
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !02_339 03_331 03_381
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_378 !03_363 !03_426
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !03_363 !03_426 02_378
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_378 !03_426 03_363
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !03_426 02_378 03_363
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_378 !03_363 03_426
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !03_363 02_378 03_426
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !03_382 !03_396 !03_411
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !03_396 !03_411 03_382
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !03_382 !03_396 03_411
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !03_396 03_382 03_411
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !03_382 !03_411 03_396
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !03_411 03_382 03_396
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_67_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX2 origin:031-iob-spec 03_118
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_345 !02_392 !03_388
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !02_345 !03_388 02_392
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_345 !02_392 03_388
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !02_345 02_392 03_388
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !02_392 !03_388 02_345
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !03_388 02_345 02_392
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_399 !03_344 !03_352
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !03_344 !03_352 02_399
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_399 !03_344 03_352
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !03_344 02_399 03_352
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_399 !03_352 03_344
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !03_352 02_399 03_344
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_348 !02_351 !02_375
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !02_348 !02_351 02_375
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_351 !02_375 02_348
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !02_351 02_348 02_375
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_348 !02_375 02_351
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !02_348 02_351 02_375
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_346 !02_396 !02_427
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_396 !02_427 02_346
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_346 !02_427 02_396
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !02_427 02_346 02_396
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_346 !02_396 02_427
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_72_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX3 origin:031-iob-spec 03_148
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_68 !03_374 !03_58
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !02_68 !03_58 03_374
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !03_374 !03_58 02_68
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !03_58 02_68 03_374
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !02_68 !03_374 03_58
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !02_68 03_374 03_58
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !02_113 !02_23 !02_367
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !02_113 !02_23 02_367
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !02_113 !02_367 02_23
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !02_113 02_23 02_367
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !02_23 !02_367 02_113
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !02_23 02_113 02_367
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_340 !03_232 !03_342
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !03_232 !03_342 02_340
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_340 !03_342 03_232
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !03_342 02_340 03_232
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_340 !03_232 03_342
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !03_232 02_340 03_342
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_234 !03_338 !03_397
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_234 !03_397 03_338
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !03_338 !03_397 02_234
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !03_397 02_234 03_338
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !02_234 !03_338 03_397
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !02_234 03_338 03_397
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_77_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX4 origin:031-iob-spec 02_189
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C_B.GCLK_FT0_0 origin:031-iob-spec !02_290 !03_221 !03_298
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C_B.GCLK_FT0_1 origin:031-iob-spec !02_290 !03_298 03_221
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C_B.GCLK_FT0_2 origin:031-iob-spec !02_290 !03_221 03_298
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C_B.GCLK_FT0_3 origin:031-iob-spec !02_290 03_221 03_298
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C_B.GCLK_FT0_4 origin:031-iob-spec !03_221 !03_298 02_290
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C_B.GCLK_FT0_5 origin:031-iob-spec !03_298 02_290 03_221
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C.GCLK_FT0_0 origin:031-iob-spec !03_230 !03_234 !03_291
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C.GCLK_FT0_1 origin:031-iob-spec !03_234 !03_291 03_230
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C.GCLK_FT0_2 origin:031-iob-spec !03_230 !03_291 03_234
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C.GCLK_FT0_3 origin:031-iob-spec !03_291 03_230 03_234
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C.GCLK_FT0_4 origin:031-iob-spec !03_230 !03_234 03_291
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK_C.GCLK_FT0_5 origin:031-iob-spec !03_234 03_230 03_291
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK.GCLK_FT0_0 origin:031-iob-spec !02_105 !02_233 !03_108
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK.GCLK_FT0_1 origin:031-iob-spec !02_233 !03_108 02_105
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK.GCLK_FT0_2 origin:031-iob-spec !02_105 !02_233 03_108
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK.GCLK_FT0_3 origin:031-iob-spec !02_233 02_105 03_108
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK.GCLK_FT0_4 origin:031-iob-spec !02_105 !03_108 02_233
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_RX_CLK.GCLK_FT0_5 origin:031-iob-spec !03_108 02_105 02_233
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_TX_OCLK.GCLK_FT0_0 origin:031-iob-spec !02_242 !03_141 !03_62
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_TX_OCLK.GCLK_FT0_1 origin:031-iob-spec !02_242 !03_141 03_62
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_TX_OCLK.GCLK_FT0_2 origin:031-iob-spec !02_242 !03_62 03_141
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_TX_OCLK.GCLK_FT0_3 origin:031-iob-spec !02_242 03_141 03_62
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_TX_OCLK.GCLK_FT0_4 origin:031-iob-spec !03_141 !03_62 02_242
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_TX_OCLK.GCLK_FT0_5 origin:031-iob-spec !03_141 02_242 03_62
XIPHY_BYTE_RIGHT.PIP.XIPHY_BITSLICE_TILE_82_TX_REGRST_PIN.XIPHY_BYTE_TEST_20_CLB2PHY_ODELAY_RST_SMX5 origin:031-iob-spec 02_205
