<stg><name>conv3_Pipeline_IN_ROW_COL</name>


<trans_list>

<trans id="1270" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="19" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="20" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="21" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="22" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="25" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="26" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="27" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="28" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="29" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="31" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten25"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten81 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten81"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i14 0, i14 %indvar_flatten81

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i10 0, i10 %indvar_flatten25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i3 0, i3 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 0, i8 %col

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body84

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body84:0 %r_2 = load i3 %r

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body84:1 %indvar_flatten25_load = load i10 %indvar_flatten25

]]></Node>
<StgValue><ssdm name="indvar_flatten25_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body84:2 %indvar_flatten81_load = load i14 %indvar_flatten81

]]></Node>
<StgValue><ssdm name="indvar_flatten81_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body84:8 %icmp_ln39 = icmp_eq  i14 %indvar_flatten81_load, i14 13600

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body84:9 %add_ln39_25 = add i14 %indvar_flatten81_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln39_25"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body84:10 %br_ln39 = br i1 %icmp_ln39, void %for.inc118, void %RELU.0.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc118:0 %col_load = load i8 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc118:1 %i_load = load i6 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc118:2 %add_ln39 = add i6 %i_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:5 %icmp_ln41 = icmp_eq  i10 %indvar_flatten25_load, i10 425

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc118:6 %select_ln39 = select i1 %icmp_ln41, i3 0, i3 %r_2

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc118:7 %select_ln39_1 = select i1 %icmp_ln41, i6 %add_ln39, i6 %i_load

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="6">
<![CDATA[
for.inc118:8 %zext_ln56 = zext i6 %select_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc118:9 %tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln39_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="9">
<![CDATA[
for.inc118:10 %zext_ln56_1 = zext i9 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:11 %add_ln56_65 = add i10 %zext_ln56_1, i10 %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln56_65"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="6">
<![CDATA[
for.inc118:12 %zext_ln39 = zext i6 %select_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc118:13 %mul_ln39 = mul i11 %zext_ln39, i11 25

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="11">
<![CDATA[
for.inc118:14 %select_ln39_2_cast1 = zext i11 %mul_ln39

]]></Node>
<StgValue><ssdm name="select_ln39_2_cast1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="11">
<![CDATA[
for.inc118:15 %empty_244 = trunc i11 %mul_ln39

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:16 %weight_buffer_0_addr = getelementptr i16 %weight_buffer_0, i64 0, i64 %select_ln39_2_cast1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:17 %weight_buffer_0_load = load i10 %weight_buffer_0_addr

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:19 %add_ln39_1 = add i10 %empty_244, i10 1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:20 %add_ln39_1_cast = zext i10 %add_ln39_1

]]></Node>
<StgValue><ssdm name="add_ln39_1_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:21 %weight_buffer_0_addr_1 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_1_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:22 %weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:143 %xor_ln39 = xor i1 %icmp_ln41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:144 %icmp_ln43 = icmp_eq  i8 %col_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:145 %and_ln39 = and i1 %icmp_ln43, i1 %xor_ln39

]]></Node>
<StgValue><ssdm name="and_ln39"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc118:146 %indvars_iv_next600_dup = add i3 %select_ln39, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next600_dup"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc118:148 %or_ln41 = or i1 %and_ln39, i1 %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc118:149 %select_ln41 = select i1 %or_ln41, i8 0, i8 %col_load

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc118:150 %select_ln41_1 = select i1 %and_ln39, i3 %indvars_iv_next600_dup, i3 %select_ln39

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="3">
<![CDATA[
for.inc118:151 %zext_ln56_2 = zext i3 %select_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln56_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:152 %add_ln56_66 = add i10 %add_ln56_65, i10 %zext_ln56_2

]]></Node>
<StgValue><ssdm name="add_ln56_66"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="10">
<![CDATA[
for.inc118:153 %trunc_ln56 = trunc i10 %add_ln56_66

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc118:154 %p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56, i7 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc118:155 %p_shl2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_66, i1 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="11">
<![CDATA[
for.inc118:156 %zext_ln56_3 = zext i11 %p_shl2

]]></Node>
<StgValue><ssdm name="zext_ln56_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:157 %add_ln56_67 = add i16 %p_shl1, i16 %zext_ln56_3

]]></Node>
<StgValue><ssdm name="add_ln56_67"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8">
<![CDATA[
for.inc118:195 %zext_ln43 = zext i8 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="8">
<![CDATA[
for.inc118:196 %trunc_ln43 = trunc i8 %select_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:199 %icmp_ln43_2 = icmp_ult  i8 %select_ln41, i8 130

]]></Node>
<StgValue><ssdm name="icmp_ln43_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:200 %add_ln43 = add i8 %select_ln41, i8 126

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc118:201 %select_ln43 = select i1 %icmp_ln43_2, i8 %select_ln41, i8 %add_ln43

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8">
<![CDATA[
for.inc118:202 %zext_ln56_12 = zext i8 %select_ln43

]]></Node>
<StgValue><ssdm name="zext_ln56_12"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:203 %add_ln56_76 = add i16 %add_ln56_67, i16 %zext_ln56_12

]]></Node>
<StgValue><ssdm name="add_ln56_76"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:204 %zext_ln56_13 = zext i16 %add_ln56_76

]]></Node>
<StgValue><ssdm name="zext_ln56_13"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:205 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_13

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:218 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_13

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:223 %icmp_ln43_1 = icmp_ugt  i8 %select_ln41, i8 129

]]></Node>
<StgValue><ssdm name="icmp_ln43_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc118:224 %tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:225 %tmp_59_cast = zext i10 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:226 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:227 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366 = getelementptr i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_59_cast

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc118:228 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln41, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:229 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:230 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:234 %add_ln54 = add i8 %select_ln41, i8 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:235 %add_ln56_60 = add i7 %trunc_ln43, i7 1

]]></Node>
<StgValue><ssdm name="add_ln56_60"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc118:236 %tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %add_ln56_60

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:237 %tmp_61_cast = zext i10 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:238 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:239 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370 = getelementptr i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc118:240 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:241 %icmp_ln56_1 = icmp_ult  i8 %add_ln54, i8 130

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:242 %add_ln56_81 = add i8 %select_ln41, i8 127

]]></Node>
<StgValue><ssdm name="add_ln56_81"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc118:243 %select_ln56 = select i1 %icmp_ln56_1, i8 %add_ln54, i8 %add_ln56_81

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
for.inc118:244 %zext_ln56_18 = zext i8 %select_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_18"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:245 %add_ln56_82 = add i16 %add_ln56_67, i16 %zext_ln56_18

]]></Node>
<StgValue><ssdm name="add_ln56_82"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:246 %zext_ln56_19 = zext i16 %add_ln56_82

]]></Node>
<StgValue><ssdm name="zext_ln56_19"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:247 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_19

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:260 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_19

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:265 %icmp_ln56 = icmp_ugt  i8 %add_ln54, i8 129

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:266 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:267 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:274 %add_ln54_1 = add i9 %zext_ln43, i9 2

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:275 %add_ln56_61 = add i8 %select_ln41, i8 2

]]></Node>
<StgValue><ssdm name="add_ln56_61"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc118:281 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln56_61, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:282 %icmp_ln56_2 = icmp_ult  i9 %add_ln54_1, i9 130

]]></Node>
<StgValue><ssdm name="icmp_ln56_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:283 %xor_ln56 = xor i8 %select_ln41, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln56"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8">
<![CDATA[
for.inc118:284 %sext_ln56_35 = sext i8 %xor_ln56

]]></Node>
<StgValue><ssdm name="sext_ln56_35"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc118:285 %select_ln56_1 = select i1 %icmp_ln56_2, i9 %add_ln54_1, i9 %sext_ln56_35

]]></Node>
<StgValue><ssdm name="select_ln56_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="19" op_0_bw="9">
<![CDATA[
for.inc118:307 %zext_ln56_30 = zext i9 %add_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln56_30"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc118:308 %mul_ln56_75 = mul i19 %zext_ln56_30, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln56_75"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc118:309 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_75, i32 17

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:318 %add_ln56_63 = add i9 %zext_ln43, i9 3

]]></Node>
<StgValue><ssdm name="add_ln56_63"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc118:319 %add_ln56_64 = add i8 %select_ln41, i8 3

]]></Node>
<StgValue><ssdm name="add_ln56_64"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="19" op_0_bw="9">
<![CDATA[
for.inc118:344 %zext_ln56_37 = zext i9 %add_ln56_63

]]></Node>
<StgValue><ssdm name="zext_ln56_37"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc118:345 %mul_ln56_76 = mul i19 %zext_ln56_37, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln56_76"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc118:346 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_76, i32 17

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:355 %add_ln54_2 = add i9 %zext_ln43, i9 4

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="19" op_0_bw="9">
<![CDATA[
for.inc118:380 %zext_ln56_44 = zext i9 %add_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln56_44"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc118:381 %mul_ln56_77 = mul i19 %zext_ln56_44, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln56_77"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc118:382 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_77, i32 17

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="10">
<![CDATA[
for.inc118:392 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="10">
<![CDATA[
for.inc118:393 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:14 %add_ln54_3 = add i9 %zext_ln43, i9 5

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="19" op_0_bw="9">
<![CDATA[
if.end.i.i.4:37 %zext_ln56_51 = zext i9 %add_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln56_51"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.end.i.i.4:38 %mul_ln56_78 = mul i19 %zext_ln56_51, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln56_78"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
if.end.i.i.4:39 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_78, i32 17

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="10">
<![CDATA[
if.end.i.i.4:49 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="10">
<![CDATA[
if.end.i.i.4:50 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.4:52 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.071, void %V32.i.i24.i.i102.case.172

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V32.i.i24.i.i102.2.exit114:0 %add_ln41 = add i10 %indvar_flatten25_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
V32.i.i24.i.i102.2.exit114:1 %select_ln41_6 = select i1 %icmp_ln41, i10 1, i10 %add_ln41

]]></Node>
<StgValue><ssdm name="select_ln41_6"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit114:2 %store_ln43 = store i14 %add_ln39_25, i14 %indvar_flatten81

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit114:3 %store_ln43 = store i6 %select_ln39_1, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit114:4 %store_ln43 = store i10 %select_ln41_6, i10 %indvar_flatten25

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit114:5 %store_ln43 = store i3 %select_ln41_1, i3 %r

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit114:6 %store_ln43 = store i8 %add_ln56_64, i8 %col

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit114:7 %br_ln43 = br void %for.body84

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:17 %weight_buffer_0_load = load i10 %weight_buffer_0_addr

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:18 %sext_ln39 = sext i16 %weight_buffer_0_load

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:22 %weight_buffer_0_load_1 = load i10 %weight_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:23 %sext_ln39_1 = sext i16 %weight_buffer_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln39_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:24 %add_ln39_2 = add i10 %empty_244, i10 2

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:25 %add_ln39_2_cast = zext i10 %add_ln39_2

]]></Node>
<StgValue><ssdm name="add_ln39_2_cast"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:26 %weight_buffer_0_addr_2 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_2_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:27 %weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:29 %add_ln39_3 = add i10 %empty_244, i10 3

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:30 %add_ln39_3_cast = zext i10 %add_ln39_3

]]></Node>
<StgValue><ssdm name="add_ln39_3_cast"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:31 %weight_buffer_0_addr_3 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_3_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_3"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:32 %weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_3"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:229 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_355

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:230 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_360

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc118:231 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_367, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_368, i1 %icmp_ln43_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="47" op_0_bw="32">
<![CDATA[
for.inc118:232 %sext_ln56 = sext i32 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc118:233 %mul_ln56 = mul i47 %sext_ln56, i47 %sext_ln39

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:266 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_371

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:267 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_376

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc118:268 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_381, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_382, i1 %icmp_ln56

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="47" op_0_bw="32">
<![CDATA[
for.inc118:269 %sext_ln56_1 = sext i32 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln56_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:270 %tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
for.inc118:271 %shl_ln1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_12, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc118:272 %mul_ln56_1 = mul i47 %sext_ln56_1, i47 %sext_ln39_1

]]></Node>
<StgValue><ssdm name="mul_ln56_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc118:273 %add_ln56 = add i47 %shl_ln1, i47 %mul_ln56_1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc118:276 %add_ln56_62 = add i7 %trunc_ln43, i7 2

]]></Node>
<StgValue><ssdm name="add_ln56_62"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc118:277 %tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %add_ln56_62

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:278 %tmp_63_cast = zext i10 %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:279 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:280 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384 = getelementptr i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 0, i64 %tmp_63_cast

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="9">
<![CDATA[
for.inc118:286 %zext_ln56_24 = zext i9 %select_ln56_1

]]></Node>
<StgValue><ssdm name="zext_ln56_24"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:287 %add_ln56_87 = add i16 %add_ln56_67, i16 %zext_ln56_24

]]></Node>
<StgValue><ssdm name="add_ln56_87"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:288 %zext_ln56_25 = zext i16 %add_ln56_87

]]></Node>
<StgValue><ssdm name="zext_ln56_25"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:289 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_25

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:302 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_25

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:310 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:311 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:314 %tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:320 %icmp_ln56_3 = icmp_ult  i9 %add_ln56_63, i9 130

]]></Node>
<StgValue><ssdm name="icmp_ln56_3"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:321 %add_ln56_92 = add i9 %zext_ln43, i9 385

]]></Node>
<StgValue><ssdm name="add_ln56_92"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc118:322 %select_ln56_2 = select i1 %icmp_ln56_3, i9 %add_ln56_63, i9 %add_ln56_92

]]></Node>
<StgValue><ssdm name="select_ln56_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="9">
<![CDATA[
for.inc118:323 %zext_ln56_31 = zext i9 %select_ln56_2

]]></Node>
<StgValue><ssdm name="zext_ln56_31"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:324 %add_ln56_93 = add i16 %add_ln56_67, i16 %zext_ln56_31

]]></Node>
<StgValue><ssdm name="add_ln56_93"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:325 %zext_ln56_32 = zext i16 %add_ln56_93

]]></Node>
<StgValue><ssdm name="zext_ln56_32"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:326 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_32

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:339 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_32

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:347 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:348 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:356 %icmp_ln56_4 = icmp_ult  i9 %add_ln54_2, i9 130

]]></Node>
<StgValue><ssdm name="icmp_ln56_4"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc118:357 %add_ln56_98 = add i9 %zext_ln43, i9 386

]]></Node>
<StgValue><ssdm name="add_ln56_98"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc118:358 %select_ln56_3 = select i1 %icmp_ln56_4, i9 %add_ln54_2, i9 %add_ln56_98

]]></Node>
<StgValue><ssdm name="select_ln56_3"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="10">
<![CDATA[
for.inc118:392 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="10">
<![CDATA[
for.inc118:393 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc118:394 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_421, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_422, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.4:1 %mul_ln56_25 = mul i47 %sext_ln56_1, i47 %sext_ln39

]]></Node>
<StgValue><ssdm name="mul_ln56_25"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.4:2 %tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_25, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="10">
<![CDATA[
if.end.i.i.4:49 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="10">
<![CDATA[
if.end.i.i.4:50 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.end.i.i.4:51 %tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_313, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_314, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:14 %add_ln54_4 = add i9 %zext_ln43, i9 6

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="19" op_0_bw="9">
<![CDATA[
if.end.i.i.1.4:37 %zext_ln56_58 = zext i9 %add_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln56_58"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.end.i.i.1.4:38 %mul_ln56_79 = mul i19 %zext_ln56_58, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln56_79"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
if.end.i.i.1.4:39 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln56_79, i32 17

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="10">
<![CDATA[
if.end.i.i.1.4:49 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="10">
<![CDATA[
if.end.i.i.1.4:50 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.4:52 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.095, void %V32.i.i24.i.i102.1.case.196

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="226" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body84:4 %indvars_iv_next600 = add i3 %r_2, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next600"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:27 %weight_buffer_0_load_2 = load i10 %weight_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_2"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:28 %sext_ln39_2 = sext i16 %weight_buffer_0_load_2

]]></Node>
<StgValue><ssdm name="sext_ln39_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:32 %weight_buffer_0_load_3 = load i10 %weight_buffer_0_addr_3

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_3"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:33 %sext_ln39_3 = sext i16 %weight_buffer_0_load_3

]]></Node>
<StgValue><ssdm name="sext_ln39_3"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:34 %add_ln39_4 = add i10 %empty_244, i10 4

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:35 %add_ln39_4_cast = zext i10 %add_ln39_4

]]></Node>
<StgValue><ssdm name="add_ln39_4_cast"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:36 %weight_buffer_0_addr_4 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_4_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_4"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:37 %weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_4"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:39 %add_ln39_5 = add i10 %empty_244, i10 5

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:40 %add_ln39_5_cast = zext i10 %add_ln39_5

]]></Node>
<StgValue><ssdm name="add_ln39_5_cast"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:41 %weight_buffer_0_addr_5 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_5_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_5"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:42 %weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_5"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc118:139 %select_ln39_2 = select i1 %icmp_ln41, i3 1, i3 %indvars_iv_next600

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc118:159 %indvars_iv_next600_mid1 = add i3 %select_ln39, i3 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next600_mid1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc118:160 %select_ln41_2 = select i1 %and_ln39, i3 %indvars_iv_next600_mid1, i3 %select_ln39_2

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="3">
<![CDATA[
for.inc118:161 %zext_ln56_4 = zext i3 %select_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln56_4"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:162 %add_ln56_68 = add i10 %add_ln56_65, i10 %zext_ln56_4

]]></Node>
<StgValue><ssdm name="add_ln56_68"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="10">
<![CDATA[
for.inc118:163 %trunc_ln56_1 = trunc i10 %add_ln56_68

]]></Node>
<StgValue><ssdm name="trunc_ln56_1"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc118:164 %p_shl3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_1, i7 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc118:165 %p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_68, i1 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="11">
<![CDATA[
for.inc118:166 %zext_ln56_5 = zext i11 %p_shl4

]]></Node>
<StgValue><ssdm name="zext_ln56_5"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:167 %add_ln56_69 = add i16 %p_shl3, i16 %zext_ln56_5

]]></Node>
<StgValue><ssdm name="add_ln56_69"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:206 %add_ln56_77 = add i16 %add_ln56_69, i16 %zext_ln56_12

]]></Node>
<StgValue><ssdm name="add_ln56_77"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:207 %zext_ln56_14 = zext i16 %add_ln56_77

]]></Node>
<StgValue><ssdm name="zext_ln56_14"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:208 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_14

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:219 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_14

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:310 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_385

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:311 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_390

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc118:312 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_395, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_396, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="47" op_0_bw="32">
<![CDATA[
for.inc118:313 %sext_ln56_2 = sext i32 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln56_2"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
for.inc118:315 %shl_ln56_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_16, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_1"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc118:316 %mul_ln56_2 = mul i47 %sext_ln56_2, i47 %sext_ln39_2

]]></Node>
<StgValue><ssdm name="mul_ln56_2"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc118:317 %add_ln56_1 = add i47 %shl_ln56_1, i47 %mul_ln56_2

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:347 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_397

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:348 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_402

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc118:349 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_407, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_408, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="47" op_0_bw="32">
<![CDATA[
for.inc118:350 %sext_ln56_3 = sext i32 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln56_3"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:351 %tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_1, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
for.inc118:352 %shl_ln56_2 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_51, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_2"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc118:353 %mul_ln56_3 = mul i47 %sext_ln56_3, i47 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="mul_ln56_3"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc118:354 %add_ln56_2 = add i47 %shl_ln56_2, i47 %mul_ln56_3

]]></Node>
<StgValue><ssdm name="add_ln56_2"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="9">
<![CDATA[
for.inc118:359 %zext_ln56_38 = zext i9 %select_ln56_3

]]></Node>
<StgValue><ssdm name="zext_ln56_38"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:360 %add_ln56_99 = add i16 %add_ln56_67, i16 %zext_ln56_38

]]></Node>
<StgValue><ssdm name="add_ln56_99"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:361 %zext_ln56_39 = zext i16 %add_ln56_99

]]></Node>
<StgValue><ssdm name="zext_ln56_39"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:362 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_39

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:375 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_39

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:383 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:384 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:387 %tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_2, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:0 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:1 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
if.end.i.i.4:3 %shl_ln56_19 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_74, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_19"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.4:4 %mul_ln56_26 = mul i47 %sext_ln56_2, i47 %sext_ln39_1

]]></Node>
<StgValue><ssdm name="mul_ln56_26"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.4:5 %add_ln56_20 = add i47 %shl_ln56_19, i47 %mul_ln56_26

]]></Node>
<StgValue><ssdm name="add_ln56_20"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.4:6 %tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_20, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
if.end.i.i.4:7 %shl_ln56_20 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_76, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_20"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.4:8 %mul_ln56_27 = mul i47 %sext_ln56_3, i47 %sext_ln39_2

]]></Node>
<StgValue><ssdm name="mul_ln56_27"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.4:9 %add_ln56_21 = add i47 %shl_ln56_20, i47 %mul_ln56_27

]]></Node>
<StgValue><ssdm name="add_ln56_21"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.4:10 %tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_21, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.1.4:1 %mul_ln56_50 = mul i47 %sext_ln56_2, i47 %sext_ln39

]]></Node>
<StgValue><ssdm name="mul_ln56_50"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.4:2 %tmp_101 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_50, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="10">
<![CDATA[
if.end.i.i.1.4:49 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="10">
<![CDATA[
if.end.i.i.1.4:50 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292 = load i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.end.i.i.1.4:51 %tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_291, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_292, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="293" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:37 %weight_buffer_0_load_4 = load i10 %weight_buffer_0_addr_4

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_4"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:38 %sext_ln39_4 = sext i16 %weight_buffer_0_load_4

]]></Node>
<StgValue><ssdm name="sext_ln39_4"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:42 %weight_buffer_0_load_5 = load i10 %weight_buffer_0_addr_5

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_5"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:43 %sext_ln39_5 = sext i16 %weight_buffer_0_load_5

]]></Node>
<StgValue><ssdm name="sext_ln39_5"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:44 %add_ln39_6 = add i10 %empty_244, i10 6

]]></Node>
<StgValue><ssdm name="add_ln39_6"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:45 %add_ln39_6_cast = zext i10 %add_ln39_6

]]></Node>
<StgValue><ssdm name="add_ln39_6_cast"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:46 %weight_buffer_0_addr_6 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_6_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_6"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:47 %weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_6"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:49 %add_ln39_7 = add i10 %empty_244, i10 7

]]></Node>
<StgValue><ssdm name="add_ln39_7"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:50 %add_ln39_7_cast = zext i10 %add_ln39_7

]]></Node>
<StgValue><ssdm name="add_ln39_7_cast"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:51 %weight_buffer_0_addr_7 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_7_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_7"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:52 %weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_7"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:248 %add_ln56_83 = add i16 %add_ln56_69, i16 %zext_ln56_18

]]></Node>
<StgValue><ssdm name="add_ln56_83"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:249 %zext_ln56_20 = zext i16 %add_ln56_83

]]></Node>
<StgValue><ssdm name="zext_ln56_20"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:250 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_20

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:261 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_20

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:290 %add_ln56_88 = add i16 %add_ln56_69, i16 %zext_ln56_24

]]></Node>
<StgValue><ssdm name="add_ln56_88"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:291 %zext_ln56_26 = zext i16 %add_ln56_88

]]></Node>
<StgValue><ssdm name="zext_ln56_26"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:292 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_26

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:303 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_26

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:383 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_409

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="16">
<![CDATA[
for.inc118:384 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_414

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc118:385 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_419, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_420, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="47" op_0_bw="32">
<![CDATA[
for.inc118:386 %sext_ln56_4 = sext i32 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln56_4"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
for.inc118:388 %shl_ln56_3 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_53, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_3"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc118:389 %mul_ln56_4 = mul i47 %sext_ln56_4, i47 %sext_ln39_4

]]></Node>
<StgValue><ssdm name="mul_ln56_4"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
for.inc118:390 %add_ln56_3 = add i47 %shl_ln56_3, i47 %mul_ln56_4

]]></Node>
<StgValue><ssdm name="add_ln56_3"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc118:391 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_3, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="33" op_0_bw="32">
<![CDATA[
for.inc118:395 %sext_ln59 = sext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="33" op_0_bw="32">
<![CDATA[
for.inc118:396 %sext_ln59_1 = sext i32 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln59_1"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc118:397 %sub_ln59 = sub i33 0, i33 %sext_ln59

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc118:398 %icmp_ln59 = icmp_eq  i33 %sext_ln59_1, i33 %sub_ln59

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc118:399 %br_ln59 = br i1 %icmp_ln59, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i:0 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0140, void %V32.i.i24.i.i102.case.1141

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit139:0 %br_ln59 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i:0 %add_ln59 = add i32 %tmp_2, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i:1 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0, void %V32.i.i24.i.i102.case.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:0 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_356

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:1 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_361

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit:2 %tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_345, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_346, i1 %icmp_ln43_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:3 %sext_ln56_5 = sext i32 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln56_5"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit:4 %mul_ln56_5 = mul i47 %sext_ln56_5, i47 %sext_ln39_5

]]></Node>
<StgValue><ssdm name="mul_ln56_5"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:5 %tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_5, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:7 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:8 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:15 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
if.end.i.i.4:11 %shl_ln56_21 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_77, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_21"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.4:12 %mul_ln56_28 = mul i47 %sext_ln56_4, i47 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="mul_ln56_28"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.4:13 %add_ln56_22 = add i47 %shl_ln56_21, i47 %mul_ln56_28

]]></Node>
<StgValue><ssdm name="add_ln56_22"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.4:44 %tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_22, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
if.end.i.i.1.4:3 %shl_ln56_39 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_101, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_39"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.1.4:4 %mul_ln56_51 = mul i47 %sext_ln56_3, i47 %sext_ln39_1

]]></Node>
<StgValue><ssdm name="mul_ln56_51"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.1.4:5 %add_ln56_40 = add i47 %shl_ln56_39, i47 %mul_ln56_51

]]></Node>
<StgValue><ssdm name="add_ln56_40"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.4:6 %tmp_102 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_40, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
if.end.i.i.1.4:7 %shl_ln56_40 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_102, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_40"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.1.4:8 %mul_ln56_52 = mul i47 %sext_ln56_4, i47 %sext_ln39_2

]]></Node>
<StgValue><ssdm name="mul_ln56_52"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.1.4:9 %add_ln56_41 = add i47 %shl_ln56_40, i47 %mul_ln56_52

]]></Node>
<StgValue><ssdm name="add_ln56_41"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.4:10 %tmp_103 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_41, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="354" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:47 %weight_buffer_0_load_6 = load i10 %weight_buffer_0_addr_6

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_6"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:48 %sext_ln39_6 = sext i16 %weight_buffer_0_load_6

]]></Node>
<StgValue><ssdm name="sext_ln39_6"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:52 %weight_buffer_0_load_7 = load i10 %weight_buffer_0_addr_7

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_7"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:53 %sext_ln39_7 = sext i16 %weight_buffer_0_load_7

]]></Node>
<StgValue><ssdm name="sext_ln39_7"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:54 %add_ln39_8 = add i10 %empty_244, i10 8

]]></Node>
<StgValue><ssdm name="add_ln39_8"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:55 %add_ln39_8_cast = zext i10 %add_ln39_8

]]></Node>
<StgValue><ssdm name="add_ln39_8_cast"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:56 %weight_buffer_0_addr_8 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_8_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_8"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:57 %weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_8"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:59 %add_ln39_9 = add i10 %empty_244, i10 9

]]></Node>
<StgValue><ssdm name="add_ln39_9"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:60 %add_ln39_9_cast = zext i10 %add_ln39_9

]]></Node>
<StgValue><ssdm name="add_ln39_9_cast"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:61 %weight_buffer_0_addr_9 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_9_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_9"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:62 %weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_9"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:327 %add_ln56_94 = add i16 %add_ln56_69, i16 %zext_ln56_31

]]></Node>
<StgValue><ssdm name="add_ln56_94"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:328 %zext_ln56_33 = zext i16 %add_ln56_94

]]></Node>
<StgValue><ssdm name="zext_ln56_33"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:329 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_33

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:340 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_33

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:363 %add_ln56_100 = add i16 %add_ln56_69, i16 %zext_ln56_38

]]></Node>
<StgValue><ssdm name="add_ln56_100"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:364 %zext_ln56_40 = zext i16 %add_ln56_100

]]></Node>
<StgValue><ssdm name="zext_ln56_40"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:365 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_40

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:376 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_40

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0140:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0140:1 %br_ln59 = br void %V32.i.i24.i.i102.exit139

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1141:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1141:1 %br_ln59 = br void %V32.i.i24.i.i102.exit139

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit:6 %shl_ln56_4 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_54, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_4"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:7 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_372

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:8 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_377

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit:9 %tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_347, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_348, i1 %icmp_ln56

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:10 %sext_ln56_6 = sext i32 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln56_6"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit:11 %mul_ln56_6 = mul i47 %sext_ln56_6, i47 %sext_ln39_6

]]></Node>
<StgValue><ssdm name="mul_ln56_6"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit:12 %add_ln56_4 = add i47 %shl_ln56_4, i47 %mul_ln56_6

]]></Node>
<StgValue><ssdm name="add_ln56_4"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:13 %tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_4, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit:14 %shl_ln56_5 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_56, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_5"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:15 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_386

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_391

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit:17 %tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_349, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_350, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:18 %sext_ln56_7 = sext i32 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln56_7"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit:19 %mul_ln56_7 = mul i47 %sext_ln56_7, i47 %sext_ln39_7

]]></Node>
<StgValue><ssdm name="mul_ln56_7"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit:20 %add_ln56_5 = add i47 %shl_ln56_5, i47 %mul_ln56_7

]]></Node>
<StgValue><ssdm name="add_ln56_5"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:21 %tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_5, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:23 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:29 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:30 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit:0 %mul_ln56_30 = mul i47 %sext_ln56_6, i47 %sext_ln39_5

]]></Node>
<StgValue><ssdm name="mul_ln56_30"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit:1 %tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_30, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit:2 %shl_ln56_23 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_81, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_23"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit:3 %mul_ln56_31 = mul i47 %sext_ln56_7, i47 %sext_ln39_6

]]></Node>
<StgValue><ssdm name="mul_ln56_31"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit:4 %add_ln56_24 = add i47 %shl_ln56_23, i47 %mul_ln56_31

]]></Node>
<StgValue><ssdm name="add_ln56_24"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit:5 %tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_24, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit:0 %mul_ln56_55 = mul i47 %sext_ln56_7, i47 %sext_ln39_5

]]></Node>
<StgValue><ssdm name="mul_ln56_55"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit:1 %tmp_107 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_55, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="408" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body84:5 %empty = add i3 %r_2, i3 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:57 %weight_buffer_0_load_8 = load i10 %weight_buffer_0_addr_8

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_8"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:58 %sext_ln39_8 = sext i16 %weight_buffer_0_load_8

]]></Node>
<StgValue><ssdm name="sext_ln39_8"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:62 %weight_buffer_0_load_9 = load i10 %weight_buffer_0_addr_9

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_9"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:63 %sext_ln39_9 = sext i16 %weight_buffer_0_load_9

]]></Node>
<StgValue><ssdm name="sext_ln39_9"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:64 %add_ln39_10 = add i10 %empty_244, i10 10

]]></Node>
<StgValue><ssdm name="add_ln39_10"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:65 %add_ln39_10_cast = zext i10 %add_ln39_10

]]></Node>
<StgValue><ssdm name="add_ln39_10_cast"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:66 %weight_buffer_0_addr_10 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_10_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_10"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:67 %weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_10"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:69 %add_ln39_11 = add i10 %empty_244, i10 11

]]></Node>
<StgValue><ssdm name="add_ln39_11"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:70 %add_ln39_11_cast = zext i10 %add_ln39_11

]]></Node>
<StgValue><ssdm name="add_ln39_11_cast"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:71 %weight_buffer_0_addr_11 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_11_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_11"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:72 %weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_11"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc118:140 %select_ln39_3 = select i1 %icmp_ln41, i3 2, i3 %empty

]]></Node>
<StgValue><ssdm name="select_ln39_3"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc118:168 %p_mid1 = add i3 %select_ln39, i3 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc118:169 %select_ln41_3 = select i1 %and_ln39, i3 %p_mid1, i3 %select_ln39_3

]]></Node>
<StgValue><ssdm name="select_ln41_3"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="3">
<![CDATA[
for.inc118:170 %zext_ln56_6 = zext i3 %select_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln56_6"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:171 %add_ln56_70 = add i10 %add_ln56_65, i10 %zext_ln56_6

]]></Node>
<StgValue><ssdm name="add_ln56_70"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="10">
<![CDATA[
for.inc118:172 %trunc_ln56_2 = trunc i10 %add_ln56_70

]]></Node>
<StgValue><ssdm name="trunc_ln56_2"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc118:173 %p_shl5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_2, i7 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc118:174 %p_shl6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_70, i1 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="11">
<![CDATA[
for.inc118:175 %zext_ln56_7 = zext i11 %p_shl6

]]></Node>
<StgValue><ssdm name="zext_ln56_7"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:176 %add_ln56_71 = add i16 %p_shl5, i16 %zext_ln56_7

]]></Node>
<StgValue><ssdm name="add_ln56_71"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:209 %add_ln56_78 = add i16 %add_ln56_71, i16 %zext_ln56_12

]]></Node>
<StgValue><ssdm name="add_ln56_78"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:210 %zext_ln56_15 = zext i16 %add_ln56_78

]]></Node>
<StgValue><ssdm name="zext_ln56_15"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:211 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_15

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:220 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_15

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:251 %add_ln56_84 = add i16 %add_ln56_71, i16 %zext_ln56_18

]]></Node>
<StgValue><ssdm name="add_ln56_84"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:252 %zext_ln56_21 = zext i16 %add_ln56_84

]]></Node>
<StgValue><ssdm name="zext_ln56_21"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:253 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_21

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:262 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_21

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0:0 %store_ln59 = store i32 %add_ln59, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0:1 %br_ln59 = br void %V32.i.i24.i.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1:0 %store_ln59 = store i32 %add_ln59, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1:1 %br_ln59 = br void %V32.i.i24.i.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit:22 %shl_ln56_6 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_57, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_6"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:23 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_398

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_403

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit:25 %tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_351, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_352, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:26 %sext_ln56_8 = sext i32 %tmp_19

]]></Node>
<StgValue><ssdm name="sext_ln56_8"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit:27 %mul_ln56_8 = mul i47 %sext_ln56_8, i47 %sext_ln39_8

]]></Node>
<StgValue><ssdm name="mul_ln56_8"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit:28 %add_ln56_6 = add i47 %shl_ln56_6, i47 %mul_ln56_8

]]></Node>
<StgValue><ssdm name="add_ln56_6"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:29 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_410

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit:30 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_415

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit:31 %tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_353, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_354, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:32 %sext_ln56_9 = sext i32 %tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln56_9"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:33 %tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_6, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit:34 %shl_ln56_7 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_58, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_7"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit:35 %mul_ln56_9 = mul i47 %sext_ln56_9, i47 %sext_ln39_9

]]></Node>
<StgValue><ssdm name="mul_ln56_9"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit:36 %add_ln56_7 = add i47 %shl_ln56_7, i47 %mul_ln56_9

]]></Node>
<StgValue><ssdm name="add_ln56_7"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:37 %tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_7, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:0 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:1 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:7 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:8 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit:6 %shl_ln56_24 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_82, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_24"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit:7 %mul_ln56_32 = mul i47 %sext_ln56_8, i47 %sext_ln39_7

]]></Node>
<StgValue><ssdm name="mul_ln56_32"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit:8 %add_ln56_25 = add i47 %shl_ln56_24, i47 %mul_ln56_32

]]></Node>
<StgValue><ssdm name="add_ln56_25"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit:9 %tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_25, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit:10 %shl_ln56_25 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_83, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_25"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit:11 %mul_ln56_33 = mul i47 %sext_ln56_9, i47 %sext_ln39_8

]]></Node>
<StgValue><ssdm name="mul_ln56_33"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit:12 %add_ln56_26 = add i47 %shl_ln56_25, i47 %mul_ln56_33

]]></Node>
<StgValue><ssdm name="add_ln56_26"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit:17 %tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_26, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit:2 %shl_ln56_43 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_107, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_43"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit:3 %mul_ln56_56 = mul i47 %sext_ln56_8, i47 %sext_ln39_6

]]></Node>
<StgValue><ssdm name="mul_ln56_56"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit:4 %add_ln56_44 = add i47 %shl_ln56_43, i47 %mul_ln56_56

]]></Node>
<StgValue><ssdm name="add_ln56_44"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit:5 %tmp_108 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_44, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="477" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:67 %weight_buffer_0_load_10 = load i10 %weight_buffer_0_addr_10

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_10"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:68 %sext_ln39_10 = sext i16 %weight_buffer_0_load_10

]]></Node>
<StgValue><ssdm name="sext_ln39_10"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:72 %weight_buffer_0_load_11 = load i10 %weight_buffer_0_addr_11

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_11"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:73 %sext_ln39_11 = sext i16 %weight_buffer_0_load_11

]]></Node>
<StgValue><ssdm name="sext_ln39_11"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:74 %add_ln39_12 = add i10 %empty_244, i10 12

]]></Node>
<StgValue><ssdm name="add_ln39_12"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:75 %add_ln39_12_cast = zext i10 %add_ln39_12

]]></Node>
<StgValue><ssdm name="add_ln39_12_cast"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:76 %weight_buffer_0_addr_12 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_12_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_12"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:77 %weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_12"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:79 %add_ln39_13 = add i10 %empty_244, i10 13

]]></Node>
<StgValue><ssdm name="add_ln39_13"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:80 %add_ln39_13_cast = zext i10 %add_ln39_13

]]></Node>
<StgValue><ssdm name="add_ln39_13_cast"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:81 %weight_buffer_0_addr_13 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_13_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_13"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:82 %weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_13"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:293 %add_ln56_89 = add i16 %add_ln56_71, i16 %zext_ln56_24

]]></Node>
<StgValue><ssdm name="add_ln56_89"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:294 %zext_ln56_27 = zext i16 %add_ln56_89

]]></Node>
<StgValue><ssdm name="zext_ln56_27"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:295 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_27

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:304 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_27

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:330 %add_ln56_95 = add i16 %add_ln56_71, i16 %zext_ln56_31

]]></Node>
<StgValue><ssdm name="add_ln56_95"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:331 %zext_ln56_34 = zext i16 %add_ln56_95

]]></Node>
<StgValue><ssdm name="zext_ln56_34"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:332 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_34

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:341 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_34

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:38 %sext_ln59_2 = sext i32 %add_ln59

]]></Node>
<StgValue><ssdm name="sext_ln59_2"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit:39 %sext_ln59_3 = sext i32 %tmp_21

]]></Node>
<StgValue><ssdm name="sext_ln59_3"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit:40 %sub_ln59_1 = sub i33 0, i33 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="sub_ln59_1"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit:41 %icmp_ln59_1 = icmp_eq  i33 %sext_ln59_3, i33 %sub_ln59_1

]]></Node>
<StgValue><ssdm name="icmp_ln59_1"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit:42 %br_ln59 = br i1 %icmp_ln59_1, void %if.end.i.i.183, void %if.then.i.i.181

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.181:0 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0137, void %V32.i.i24.i.i102.case.1138

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0137:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0137:1 %br_ln59 = br void %V32.i.i24.i.i102.exit136

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1138:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1138:1 %br_ln59 = br void %V32.i.i24.i.i102.exit136

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit136:0 %br_ln59 = br void %if.end.i.i.183

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.183:0 %add_ln59_1 = add i32 %tmp_21, i32 %add_ln59

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.183:1 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.028, void %V32.i.i24.i.i102.case.129

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:0 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_357

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:1 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_362

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit27:2 %tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_335, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_336, i1 %icmp_ln43_1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:3 %sext_ln56_10 = sext i32 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln56_10"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit27:4 %mul_ln56_10 = mul i47 %sext_ln56_10, i47 %sext_ln39_10

]]></Node>
<StgValue><ssdm name="mul_ln56_10"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:5 %tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_10, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit27:6 %shl_ln56_8 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_59, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_8"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:7 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_373

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:8 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_378

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit27:9 %tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_337, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_338, i1 %icmp_ln56

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:10 %sext_ln56_11 = sext i32 %tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln56_11"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit27:11 %mul_ln56_11 = mul i47 %sext_ln56_11, i47 %sext_ln39_11

]]></Node>
<StgValue><ssdm name="mul_ln56_11"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit27:12 %add_ln56_8 = add i47 %shl_ln56_8, i47 %mul_ln56_11

]]></Node>
<StgValue><ssdm name="add_ln56_8"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:13 %tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_8, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:15 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:23 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit75:0 %mul_ln56_35 = mul i47 %sext_ln56_11, i47 %sext_ln39_10

]]></Node>
<StgValue><ssdm name="mul_ln56_35"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit75:1 %tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_35, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit:6 %shl_ln56_44 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_108, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_44"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit:7 %mul_ln56_57 = mul i47 %sext_ln56_9, i47 %sext_ln39_7

]]></Node>
<StgValue><ssdm name="mul_ln56_57"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit:8 %add_ln56_45 = add i47 %shl_ln56_44, i47 %mul_ln56_57

]]></Node>
<StgValue><ssdm name="add_ln56_45"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit:9 %tmp_109 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_45, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="536" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="3">
<![CDATA[
for.body84:3 %zext_ln41 = zext i3 %r_2

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body84:6 %empty_242 = add i3 %r_2, i3 3

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body84:7 %empty_243 = add i4 %zext_ln41, i4 4

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:77 %weight_buffer_0_load_12 = load i10 %weight_buffer_0_addr_12

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_12"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:78 %sext_ln39_12 = sext i16 %weight_buffer_0_load_12

]]></Node>
<StgValue><ssdm name="sext_ln39_12"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:82 %weight_buffer_0_load_13 = load i10 %weight_buffer_0_addr_13

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_13"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:83 %sext_ln39_13 = sext i16 %weight_buffer_0_load_13

]]></Node>
<StgValue><ssdm name="sext_ln39_13"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:84 %add_ln39_14 = add i10 %empty_244, i10 14

]]></Node>
<StgValue><ssdm name="add_ln39_14"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:85 %add_ln39_14_cast = zext i10 %add_ln39_14

]]></Node>
<StgValue><ssdm name="add_ln39_14_cast"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:86 %weight_buffer_0_addr_14 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_14_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_14"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:87 %weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_14"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:89 %add_ln39_15 = add i10 %empty_244, i10 15

]]></Node>
<StgValue><ssdm name="add_ln39_15"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:90 %add_ln39_15_cast = zext i10 %add_ln39_15

]]></Node>
<StgValue><ssdm name="add_ln39_15_cast"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:91 %weight_buffer_0_addr_15 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_15_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_15"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:92 %weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_15"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc118:141 %select_ln39_4 = select i1 %icmp_ln41, i3 3, i3 %empty_242

]]></Node>
<StgValue><ssdm name="select_ln39_4"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc118:142 %select_ln39_5 = select i1 %icmp_ln41, i4 4, i4 %empty_243

]]></Node>
<StgValue><ssdm name="select_ln39_5"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="3">
<![CDATA[
for.inc118:158 %zext_ln41_1 = zext i3 %indvars_iv_next600_dup

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc118:177 %p_mid121 = xor i3 %select_ln39, i3 4

]]></Node>
<StgValue><ssdm name="p_mid121"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc118:178 %select_ln41_4 = select i1 %and_ln39, i3 %p_mid121, i3 %select_ln39_4

]]></Node>
<StgValue><ssdm name="select_ln41_4"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="3">
<![CDATA[
for.inc118:179 %zext_ln56_8 = zext i3 %select_ln41_4

]]></Node>
<StgValue><ssdm name="zext_ln56_8"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:180 %add_ln56_72 = add i10 %add_ln56_65, i10 %zext_ln56_8

]]></Node>
<StgValue><ssdm name="add_ln56_72"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="10">
<![CDATA[
for.inc118:181 %trunc_ln56_3 = trunc i10 %add_ln56_72

]]></Node>
<StgValue><ssdm name="trunc_ln56_3"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc118:182 %p_shl7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_3, i7 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc118:183 %p_shl8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_72, i1 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="11">
<![CDATA[
for.inc118:184 %zext_ln56_9 = zext i11 %p_shl8

]]></Node>
<StgValue><ssdm name="zext_ln56_9"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:185 %add_ln56_73 = add i16 %p_shl7, i16 %zext_ln56_9

]]></Node>
<StgValue><ssdm name="add_ln56_73"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc118:186 %p_mid123 = add i4 %zext_ln41_1, i4 4

]]></Node>
<StgValue><ssdm name="p_mid123"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc118:187 %select_ln41_5 = select i1 %and_ln39, i4 %p_mid123, i4 %select_ln39_5

]]></Node>
<StgValue><ssdm name="select_ln41_5"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="4">
<![CDATA[
for.inc118:188 %zext_ln56_10 = zext i4 %select_ln41_5

]]></Node>
<StgValue><ssdm name="zext_ln56_10"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:189 %add_ln56_74 = add i10 %add_ln56_65, i10 %zext_ln56_10

]]></Node>
<StgValue><ssdm name="add_ln56_74"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="10">
<![CDATA[
for.inc118:190 %trunc_ln56_4 = trunc i10 %add_ln56_74

]]></Node>
<StgValue><ssdm name="trunc_ln56_4"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc118:191 %p_shl9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln56_4, i7 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc118:192 %p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln56_74, i1 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="11">
<![CDATA[
for.inc118:193 %zext_ln56_11 = zext i11 %p_shl

]]></Node>
<StgValue><ssdm name="zext_ln56_11"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:194 %add_ln56_75 = add i16 %p_shl9, i16 %zext_ln56_11

]]></Node>
<StgValue><ssdm name="add_ln56_75"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:212 %add_ln56_79 = add i16 %add_ln56_73, i16 %zext_ln56_12

]]></Node>
<StgValue><ssdm name="add_ln56_79"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:213 %zext_ln56_16 = zext i16 %add_ln56_79

]]></Node>
<StgValue><ssdm name="zext_ln56_16"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:214 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_16

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:221 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_16

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:366 %add_ln56_101 = add i16 %add_ln56_71, i16 %zext_ln56_38

]]></Node>
<StgValue><ssdm name="add_ln56_101"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:367 %zext_ln56_41 = zext i16 %add_ln56_101

]]></Node>
<StgValue><ssdm name="zext_ln56_41"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:368 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_41

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:377 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_41

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.028:0 %store_ln59 = store i32 %add_ln59_1, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.028:1 %br_ln59 = br void %V32.i.i24.i.i102.exit27

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.129:0 %store_ln59 = store i32 %add_ln59_1, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.129:1 %br_ln59 = br void %V32.i.i24.i.i102.exit27

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit27:14 %shl_ln56_9 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_61, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_9"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:15 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_387

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_392

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit27:17 %tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_339, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_340, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:18 %sext_ln56_12 = sext i32 %tmp_24

]]></Node>
<StgValue><ssdm name="sext_ln56_12"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit27:19 %mul_ln56_12 = mul i47 %sext_ln56_12, i47 %sext_ln39_12

]]></Node>
<StgValue><ssdm name="mul_ln56_12"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit27:20 %add_ln56_9 = add i47 %shl_ln56_9, i47 %mul_ln56_12

]]></Node>
<StgValue><ssdm name="add_ln56_9"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:21 %tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_9, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit27:22 %shl_ln56_s = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_62, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_s"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:23 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_399

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_404

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit27:25 %tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_341, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_342, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:26 %sext_ln56_13 = sext i32 %tmp_25

]]></Node>
<StgValue><ssdm name="sext_ln56_13"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit27:27 %mul_ln56_13 = mul i47 %sext_ln56_13, i47 %sext_ln39_13

]]></Node>
<StgValue><ssdm name="mul_ln56_13"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit27:28 %add_ln56_10 = add i47 %shl_ln56_s, i47 %mul_ln56_13

]]></Node>
<StgValue><ssdm name="add_ln56_10"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:29 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:30 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:33 %tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_10, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:0 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:1 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit75:2 %shl_ln56_27 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_86, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_27"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit75:3 %mul_ln56_36 = mul i47 %sext_ln56_12, i47 %sext_ln39_11

]]></Node>
<StgValue><ssdm name="mul_ln56_36"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit75:4 %add_ln56_28 = add i47 %shl_ln56_27, i47 %mul_ln56_36

]]></Node>
<StgValue><ssdm name="add_ln56_28"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit75:5 %tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_28, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit75:6 %shl_ln56_28 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_87, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_28"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit75:7 %mul_ln56_37 = mul i47 %sext_ln56_13, i47 %sext_ln39_12

]]></Node>
<StgValue><ssdm name="mul_ln56_37"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit75:8 %add_ln56_29 = add i47 %shl_ln56_28, i47 %mul_ln56_37

]]></Node>
<StgValue><ssdm name="add_ln56_29"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit75:9 %tmp_88 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_29, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit99:0 %mul_ln56_60 = mul i47 %sext_ln56_12, i47 %sext_ln39_10

]]></Node>
<StgValue><ssdm name="mul_ln56_60"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit99:1 %tmp_112 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_60, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="616" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:87 %weight_buffer_0_load_14 = load i10 %weight_buffer_0_addr_14

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_14"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:88 %sext_ln39_14 = sext i16 %weight_buffer_0_load_14

]]></Node>
<StgValue><ssdm name="sext_ln39_14"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:92 %weight_buffer_0_load_15 = load i10 %weight_buffer_0_addr_15

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_15"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:93 %sext_ln39_15 = sext i16 %weight_buffer_0_load_15

]]></Node>
<StgValue><ssdm name="sext_ln39_15"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:94 %add_ln39_16 = add i10 %empty_244, i10 16

]]></Node>
<StgValue><ssdm name="add_ln39_16"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:95 %add_ln39_16_cast = zext i10 %add_ln39_16

]]></Node>
<StgValue><ssdm name="add_ln39_16_cast"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:96 %weight_buffer_0_addr_16 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_16_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_16"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:97 %weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_16"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:99 %add_ln39_17 = add i10 %empty_244, i10 17

]]></Node>
<StgValue><ssdm name="add_ln39_17"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:100 %add_ln39_17_cast = zext i10 %add_ln39_17

]]></Node>
<StgValue><ssdm name="add_ln39_17_cast"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:101 %weight_buffer_0_addr_17 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_17_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_17"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:102 %weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_17"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:254 %add_ln56_85 = add i16 %add_ln56_73, i16 %zext_ln56_18

]]></Node>
<StgValue><ssdm name="add_ln56_85"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:255 %zext_ln56_22 = zext i16 %add_ln56_85

]]></Node>
<StgValue><ssdm name="zext_ln56_22"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:256 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_22

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:263 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_22

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:296 %add_ln56_90 = add i16 %add_ln56_73, i16 %zext_ln56_24

]]></Node>
<StgValue><ssdm name="add_ln56_90"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:297 %zext_ln56_28 = zext i16 %add_ln56_90

]]></Node>
<StgValue><ssdm name="zext_ln56_28"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:298 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_28

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:305 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_28

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:29 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_411

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit27:30 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_416

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit27:31 %tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_343, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_344, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:32 %sext_ln56_14 = sext i32 %tmp_26

]]></Node>
<StgValue><ssdm name="sext_ln56_14"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit27:34 %shl_ln56_10 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_63, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_10"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit27:35 %mul_ln56_14 = mul i47 %sext_ln56_14, i47 %sext_ln39_14

]]></Node>
<StgValue><ssdm name="mul_ln56_14"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit27:36 %add_ln56_11 = add i47 %shl_ln56_10, i47 %mul_ln56_14

]]></Node>
<StgValue><ssdm name="add_ln56_11"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:37 %tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_11, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:38 %sext_ln59_4 = sext i32 %add_ln59_1

]]></Node>
<StgValue><ssdm name="sext_ln59_4"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit27:39 %sext_ln59_5 = sext i32 %tmp_50

]]></Node>
<StgValue><ssdm name="sext_ln59_5"/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit27:40 %sub_ln59_2 = sub i33 0, i33 %sext_ln59_4

]]></Node>
<StgValue><ssdm name="sub_ln59_2"/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit27:41 %icmp_ln59_2 = icmp_eq  i33 %sext_ln59_5, i33 %sub_ln59_2

]]></Node>
<StgValue><ssdm name="icmp_ln59_2"/></StgValue>
</operation>

<operation id="648" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit27:42 %br_ln59 = br i1 %icmp_ln59_2, void %if.end.i.i.2161, void %if.then.i.i.2159

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2159:0 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0134, void %V32.i.i24.i.i102.case.1135

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="650" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit133:0 %br_ln59 = br void %if.end.i.i.2161

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="651" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.2161:0 %add_ln59_2 = add i32 %tmp_50, i32 %add_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln59_2"/></StgValue>
</operation>

<operation id="652" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2161:1 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.041, void %V32.i.i24.i.i102.case.142

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="653" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:0 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_358

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325"/></StgValue>
</operation>

<operation id="654" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:1 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_363

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326"/></StgValue>
</operation>

<operation id="655" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit40:2 %tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_325, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_326, i1 %icmp_ln43_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="656" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:3 %sext_ln56_15 = sext i32 %tmp_27

]]></Node>
<StgValue><ssdm name="sext_ln56_15"/></StgValue>
</operation>

<operation id="657" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit40:4 %mul_ln56_15 = mul i47 %sext_ln56_15, i47 %sext_ln39_15

]]></Node>
<StgValue><ssdm name="mul_ln56_15"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:5 %tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_15, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="659" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:7 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327"/></StgValue>
</operation>

<operation id="660" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:8 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328"/></StgValue>
</operation>

<operation id="661" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:15 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329"/></StgValue>
</operation>

<operation id="662" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="664" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit75:10 %shl_ln56_29 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_88, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_29"/></StgValue>
</operation>

<operation id="665" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit75:11 %mul_ln56_38 = mul i47 %sext_ln56_14, i47 %sext_ln39_13

]]></Node>
<StgValue><ssdm name="mul_ln56_38"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit75:12 %add_ln56_30 = add i47 %shl_ln56_29, i47 %mul_ln56_38

]]></Node>
<StgValue><ssdm name="add_ln56_30"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit75:17 %tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_30, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit99:2 %shl_ln56_47 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_112, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_47"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit99:3 %mul_ln56_61 = mul i47 %sext_ln56_13, i47 %sext_ln39_11

]]></Node>
<StgValue><ssdm name="mul_ln56_61"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit99:4 %add_ln56_48 = add i47 %shl_ln56_47, i47 %mul_ln56_61

]]></Node>
<StgValue><ssdm name="add_ln56_48"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit99:5 %tmp_113 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_48, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit99:6 %shl_ln56_48 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_113, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_48"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit99:7 %mul_ln56_62 = mul i47 %sext_ln56_14, i47 %sext_ln39_12

]]></Node>
<StgValue><ssdm name="mul_ln56_62"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit99:8 %add_ln56_49 = add i47 %shl_ln56_48, i47 %mul_ln56_62

]]></Node>
<StgValue><ssdm name="add_ln56_49"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit99:9 %tmp_114 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_49, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="677" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:97 %weight_buffer_0_load_16 = load i10 %weight_buffer_0_addr_16

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_16"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:98 %sext_ln39_16 = sext i16 %weight_buffer_0_load_16

]]></Node>
<StgValue><ssdm name="sext_ln39_16"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:102 %weight_buffer_0_load_17 = load i10 %weight_buffer_0_addr_17

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_17"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:103 %sext_ln39_17 = sext i16 %weight_buffer_0_load_17

]]></Node>
<StgValue><ssdm name="sext_ln39_17"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:104 %add_ln39_18 = add i10 %empty_244, i10 18

]]></Node>
<StgValue><ssdm name="add_ln39_18"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:105 %add_ln39_18_cast = zext i10 %add_ln39_18

]]></Node>
<StgValue><ssdm name="add_ln39_18_cast"/></StgValue>
</operation>

<operation id="683" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:106 %weight_buffer_0_addr_18 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_18_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_18"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:107 %weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_18"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:109 %add_ln39_19 = add i10 %empty_244, i10 19

]]></Node>
<StgValue><ssdm name="add_ln39_19"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:110 %add_ln39_19_cast = zext i10 %add_ln39_19

]]></Node>
<StgValue><ssdm name="add_ln39_19_cast"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:111 %weight_buffer_0_addr_19 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_19_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_19"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:112 %weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_19"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:333 %add_ln56_96 = add i16 %add_ln56_73, i16 %zext_ln56_31

]]></Node>
<StgValue><ssdm name="add_ln56_96"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:334 %zext_ln56_35 = zext i16 %add_ln56_96

]]></Node>
<StgValue><ssdm name="zext_ln56_35"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:335 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_35

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:342 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_35

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405"/></StgValue>
</operation>

<operation id="693" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:369 %add_ln56_102 = add i16 %add_ln56_73, i16 %zext_ln56_38

]]></Node>
<StgValue><ssdm name="add_ln56_102"/></StgValue>
</operation>

<operation id="694" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:370 %zext_ln56_42 = zext i16 %add_ln56_102

]]></Node>
<StgValue><ssdm name="zext_ln56_42"/></StgValue>
</operation>

<operation id="695" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:371 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_42

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412"/></StgValue>
</operation>

<operation id="696" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:378 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_42

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417"/></StgValue>
</operation>

<operation id="697" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0134:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="698" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0134:1 %br_ln59 = br void %V32.i.i24.i.i102.exit133

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="699" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1135:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="700" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln59_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1135:1 %br_ln59 = br void %V32.i.i24.i.i102.exit133

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="701" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit40:6 %shl_ln56_11 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_64, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_11"/></StgValue>
</operation>

<operation id="702" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:7 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_374

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327"/></StgValue>
</operation>

<operation id="703" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:8 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_379

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328"/></StgValue>
</operation>

<operation id="704" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit40:9 %tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_327, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_328, i1 %icmp_ln56

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="705" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:10 %sext_ln56_16 = sext i32 %tmp_28

]]></Node>
<StgValue><ssdm name="sext_ln56_16"/></StgValue>
</operation>

<operation id="706" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit40:11 %mul_ln56_16 = mul i47 %sext_ln56_16, i47 %sext_ln39_16

]]></Node>
<StgValue><ssdm name="mul_ln56_16"/></StgValue>
</operation>

<operation id="707" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit40:12 %add_ln56_12 = add i47 %shl_ln56_11, i47 %mul_ln56_16

]]></Node>
<StgValue><ssdm name="add_ln56_12"/></StgValue>
</operation>

<operation id="708" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:13 %tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_12, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="709" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit40:14 %shl_ln56_12 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_66, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_12"/></StgValue>
</operation>

<operation id="710" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:15 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_388

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329"/></StgValue>
</operation>

<operation id="711" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_393

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330"/></StgValue>
</operation>

<operation id="712" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit40:17 %tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_329, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_330, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="713" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:18 %sext_ln56_17 = sext i32 %tmp_29

]]></Node>
<StgValue><ssdm name="sext_ln56_17"/></StgValue>
</operation>

<operation id="714" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit40:19 %mul_ln56_17 = mul i47 %sext_ln56_17, i47 %sext_ln39_17

]]></Node>
<StgValue><ssdm name="mul_ln56_17"/></StgValue>
</operation>

<operation id="715" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit40:20 %add_ln56_13 = add i47 %shl_ln56_12, i47 %mul_ln56_17

]]></Node>
<StgValue><ssdm name="add_ln56_13"/></StgValue>
</operation>

<operation id="716" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:21 %tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_13, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="717" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:23 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331"/></StgValue>
</operation>

<operation id="718" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332"/></StgValue>
</operation>

<operation id="719" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:29 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333"/></StgValue>
</operation>

<operation id="720" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:30 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334"/></StgValue>
</operation>

<operation id="721" st_id="11" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit80:0 %mul_ln56_40 = mul i47 %sext_ln56_16, i47 %sext_ln39_15

]]></Node>
<StgValue><ssdm name="mul_ln56_40"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit80:1 %tmp_91 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_40, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit80:2 %shl_ln56_31 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_91, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_31"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit80:3 %mul_ln56_41 = mul i47 %sext_ln56_17, i47 %sext_ln39_16

]]></Node>
<StgValue><ssdm name="mul_ln56_41"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit80:4 %add_ln56_32 = add i47 %shl_ln56_31, i47 %mul_ln56_41

]]></Node>
<StgValue><ssdm name="add_ln56_32"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit80:5 %tmp_92 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_32, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit104:0 %mul_ln56_65 = mul i47 %sext_ln56_17, i47 %sext_ln39_15

]]></Node>
<StgValue><ssdm name="mul_ln56_65"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit104:1 %tmp_116 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_65, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="731" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:107 %weight_buffer_0_load_18 = load i10 %weight_buffer_0_addr_18

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_18"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:108 %sext_ln39_18 = sext i16 %weight_buffer_0_load_18

]]></Node>
<StgValue><ssdm name="sext_ln39_18"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:112 %weight_buffer_0_load_19 = load i10 %weight_buffer_0_addr_19

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_19"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:113 %sext_ln39_19 = sext i16 %weight_buffer_0_load_19

]]></Node>
<StgValue><ssdm name="sext_ln39_19"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:114 %add_ln39_20 = add i10 %empty_244, i10 20

]]></Node>
<StgValue><ssdm name="add_ln39_20"/></StgValue>
</operation>

<operation id="736" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:115 %add_ln39_20_cast = zext i10 %add_ln39_20

]]></Node>
<StgValue><ssdm name="add_ln39_20_cast"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:116 %weight_buffer_0_addr_20 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_20_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_20"/></StgValue>
</operation>

<operation id="738" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:117 %weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_20"/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:119 %add_ln39_21 = add i10 %empty_244, i10 21

]]></Node>
<StgValue><ssdm name="add_ln39_21"/></StgValue>
</operation>

<operation id="740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:120 %add_ln39_21_cast = zext i10 %add_ln39_21

]]></Node>
<StgValue><ssdm name="add_ln39_21_cast"/></StgValue>
</operation>

<operation id="741" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:121 %weight_buffer_0_addr_21 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_21_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_21"/></StgValue>
</operation>

<operation id="742" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:122 %weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_21"/></StgValue>
</operation>

<operation id="743" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:215 %add_ln56_80 = add i16 %add_ln56_75, i16 %zext_ln56_12

]]></Node>
<StgValue><ssdm name="add_ln56_80"/></StgValue>
</operation>

<operation id="744" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:216 %zext_ln56_17 = zext i16 %add_ln56_80

]]></Node>
<StgValue><ssdm name="zext_ln56_17"/></StgValue>
</operation>

<operation id="745" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:217 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_17

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359"/></StgValue>
</operation>

<operation id="746" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:222 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_17

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364"/></StgValue>
</operation>

<operation id="747" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:257 %add_ln56_86 = add i16 %add_ln56_75, i16 %zext_ln56_18

]]></Node>
<StgValue><ssdm name="add_ln56_86"/></StgValue>
</operation>

<operation id="748" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:258 %zext_ln56_23 = zext i16 %add_ln56_86

]]></Node>
<StgValue><ssdm name="zext_ln56_23"/></StgValue>
</operation>

<operation id="749" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:259 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_23

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375"/></StgValue>
</operation>

<operation id="750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:264 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_23

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380"/></StgValue>
</operation>

<operation id="751" st_id="12" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.041:0 %store_ln59 = store i32 %add_ln59_2, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.041:1 %br_ln59 = br void %V32.i.i24.i.i102.exit40

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="753" st_id="12" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.142:0 %store_ln59 = store i32 %add_ln59_2, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.142:1 %br_ln59 = br void %V32.i.i24.i.i102.exit40

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit40:22 %shl_ln56_13 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_67, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_13"/></StgValue>
</operation>

<operation id="756" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:23 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_400

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331"/></StgValue>
</operation>

<operation id="757" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_405

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332"/></StgValue>
</operation>

<operation id="758" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit40:25 %tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_331, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_332, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="759" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:26 %sext_ln56_18 = sext i32 %tmp_30

]]></Node>
<StgValue><ssdm name="sext_ln56_18"/></StgValue>
</operation>

<operation id="760" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit40:27 %mul_ln56_18 = mul i47 %sext_ln56_18, i47 %sext_ln39_18

]]></Node>
<StgValue><ssdm name="mul_ln56_18"/></StgValue>
</operation>

<operation id="761" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit40:28 %add_ln56_14 = add i47 %shl_ln56_13, i47 %mul_ln56_18

]]></Node>
<StgValue><ssdm name="add_ln56_14"/></StgValue>
</operation>

<operation id="762" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:29 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_412

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333"/></StgValue>
</operation>

<operation id="763" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit40:30 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_417

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334"/></StgValue>
</operation>

<operation id="764" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit40:31 %tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_333, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_334, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="765" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:32 %sext_ln56_19 = sext i32 %tmp_31

]]></Node>
<StgValue><ssdm name="sext_ln56_19"/></StgValue>
</operation>

<operation id="766" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:33 %tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_14, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="767" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit40:34 %shl_ln56_14 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_68, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_14"/></StgValue>
</operation>

<operation id="768" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit40:35 %mul_ln56_19 = mul i47 %sext_ln56_19, i47 %sext_ln39_19

]]></Node>
<StgValue><ssdm name="mul_ln56_19"/></StgValue>
</operation>

<operation id="769" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit40:36 %add_ln56_15 = add i47 %shl_ln56_14, i47 %mul_ln56_19

]]></Node>
<StgValue><ssdm name="add_ln56_15"/></StgValue>
</operation>

<operation id="770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:37 %tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_15, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:0 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:1 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:7 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:8 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit80:6 %shl_ln56_32 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_92, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_32"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit80:7 %mul_ln56_42 = mul i47 %sext_ln56_18, i47 %sext_ln39_17

]]></Node>
<StgValue><ssdm name="mul_ln56_42"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit80:8 %add_ln56_33 = add i47 %shl_ln56_32, i47 %mul_ln56_42

]]></Node>
<StgValue><ssdm name="add_ln56_33"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit80:9 %tmp_93 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_33, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit80:10 %shl_ln56_33 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_93, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_33"/></StgValue>
</operation>

<operation id="781" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit80:11 %mul_ln56_43 = mul i47 %sext_ln56_19, i47 %sext_ln39_18

]]></Node>
<StgValue><ssdm name="mul_ln56_43"/></StgValue>
</operation>

<operation id="782" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit80:12 %add_ln56_34 = add i47 %shl_ln56_33, i47 %mul_ln56_43

]]></Node>
<StgValue><ssdm name="add_ln56_34"/></StgValue>
</operation>

<operation id="783" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit80:17 %tmp_94 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_34, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="784" st_id="12" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="785" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit104:2 %shl_ln56_51 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_116, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_51"/></StgValue>
</operation>

<operation id="786" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit104:3 %mul_ln56_66 = mul i47 %sext_ln56_18, i47 %sext_ln39_16

]]></Node>
<StgValue><ssdm name="mul_ln56_66"/></StgValue>
</operation>

<operation id="787" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit104:4 %add_ln56_52 = add i47 %shl_ln56_51, i47 %mul_ln56_66

]]></Node>
<StgValue><ssdm name="add_ln56_52"/></StgValue>
</operation>

<operation id="788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit104:5 %tmp_117 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_52, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0">
<![CDATA[
RELU.0.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="789" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:117 %weight_buffer_0_load_20 = load i10 %weight_buffer_0_addr_20

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_20"/></StgValue>
</operation>

<operation id="790" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:118 %sext_ln39_20 = sext i16 %weight_buffer_0_load_20

]]></Node>
<StgValue><ssdm name="sext_ln39_20"/></StgValue>
</operation>

<operation id="791" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:122 %weight_buffer_0_load_21 = load i10 %weight_buffer_0_addr_21

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_21"/></StgValue>
</operation>

<operation id="792" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:123 %sext_ln39_21 = sext i16 %weight_buffer_0_load_21

]]></Node>
<StgValue><ssdm name="sext_ln39_21"/></StgValue>
</operation>

<operation id="793" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:124 %add_ln39_22 = add i10 %empty_244, i10 22

]]></Node>
<StgValue><ssdm name="add_ln39_22"/></StgValue>
</operation>

<operation id="794" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:125 %add_ln39_22_cast = zext i10 %add_ln39_22

]]></Node>
<StgValue><ssdm name="add_ln39_22_cast"/></StgValue>
</operation>

<operation id="795" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:126 %weight_buffer_0_addr_22 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_22_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_22"/></StgValue>
</operation>

<operation id="796" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:127 %weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_22"/></StgValue>
</operation>

<operation id="797" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:129 %add_ln39_23 = add i10 %empty_244, i10 23

]]></Node>
<StgValue><ssdm name="add_ln39_23"/></StgValue>
</operation>

<operation id="798" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:130 %add_ln39_23_cast = zext i10 %add_ln39_23

]]></Node>
<StgValue><ssdm name="add_ln39_23_cast"/></StgValue>
</operation>

<operation id="799" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:131 %weight_buffer_0_addr_23 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_23_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_23"/></StgValue>
</operation>

<operation id="800" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:132 %weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_23"/></StgValue>
</operation>

<operation id="801" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc118:134 %add_ln39_24 = add i10 %empty_244, i10 24

]]></Node>
<StgValue><ssdm name="add_ln39_24"/></StgValue>
</operation>

<operation id="802" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:299 %add_ln56_91 = add i16 %add_ln56_75, i16 %zext_ln56_24

]]></Node>
<StgValue><ssdm name="add_ln56_91"/></StgValue>
</operation>

<operation id="803" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:300 %zext_ln56_29 = zext i16 %add_ln56_91

]]></Node>
<StgValue><ssdm name="zext_ln56_29"/></StgValue>
</operation>

<operation id="804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:301 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_29

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389"/></StgValue>
</operation>

<operation id="805" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:306 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_29

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394"/></StgValue>
</operation>

<operation id="806" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:336 %add_ln56_97 = add i16 %add_ln56_75, i16 %zext_ln56_31

]]></Node>
<StgValue><ssdm name="add_ln56_97"/></StgValue>
</operation>

<operation id="807" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:337 %zext_ln56_36 = zext i16 %add_ln56_97

]]></Node>
<StgValue><ssdm name="zext_ln56_36"/></StgValue>
</operation>

<operation id="808" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:338 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_36

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401"/></StgValue>
</operation>

<operation id="809" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:343 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_36

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406"/></StgValue>
</operation>

<operation id="810" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:38 %sext_ln59_6 = sext i32 %add_ln59_2

]]></Node>
<StgValue><ssdm name="sext_ln59_6"/></StgValue>
</operation>

<operation id="811" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit40:39 %sext_ln59_7 = sext i32 %tmp_55

]]></Node>
<StgValue><ssdm name="sext_ln59_7"/></StgValue>
</operation>

<operation id="812" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit40:40 %sub_ln59_3 = sub i33 0, i33 %sext_ln59_6

]]></Node>
<StgValue><ssdm name="sub_ln59_3"/></StgValue>
</operation>

<operation id="813" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit40:41 %icmp_ln59_3 = icmp_eq  i33 %sext_ln59_7, i33 %sub_ln59_3

]]></Node>
<StgValue><ssdm name="icmp_ln59_3"/></StgValue>
</operation>

<operation id="814" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit40:42 %br_ln59 = br i1 %icmp_ln59_3, void %if.end.i.i.3, void %if.then.i.i.3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="815" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.3:0 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0131, void %V32.i.i24.i.i102.case.1132

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="816" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0131:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="817" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0131:1 %br_ln59 = br void %V32.i.i24.i.i102.exit130

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="818" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1132:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="819" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1132:1 %br_ln59 = br void %V32.i.i24.i.i102.exit130

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="820" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit130:0 %br_ln59 = br void %if.end.i.i.3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="821" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.3:0 %add_ln59_3 = add i32 %tmp_55, i32 %add_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln59_3"/></StgValue>
</operation>

<operation id="822" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.3:1 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.054, void %V32.i.i24.i.i102.case.155

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="823" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:0 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_359

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315"/></StgValue>
</operation>

<operation id="824" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:1 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_364

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316"/></StgValue>
</operation>

<operation id="825" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit53:2 %tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_315, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_316, i1 %icmp_ln43_1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="826" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:3 %sext_ln56_20 = sext i32 %tmp_32

]]></Node>
<StgValue><ssdm name="sext_ln56_20"/></StgValue>
</operation>

<operation id="827" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit53:4 %mul_ln56_20 = mul i47 %sext_ln56_20, i47 %sext_ln39_20

]]></Node>
<StgValue><ssdm name="mul_ln56_20"/></StgValue>
</operation>

<operation id="828" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:5 %tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_20, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="829" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit53:6 %shl_ln56_15 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_69, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_15"/></StgValue>
</operation>

<operation id="830" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:7 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_375

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317"/></StgValue>
</operation>

<operation id="831" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:8 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_380

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318"/></StgValue>
</operation>

<operation id="832" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit53:9 %tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_317, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_318, i1 %icmp_ln56

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="833" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:10 %sext_ln56_21 = sext i32 %tmp_33

]]></Node>
<StgValue><ssdm name="sext_ln56_21"/></StgValue>
</operation>

<operation id="834" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit53:11 %mul_ln56_21 = mul i47 %sext_ln56_21, i47 %sext_ln39_21

]]></Node>
<StgValue><ssdm name="mul_ln56_21"/></StgValue>
</operation>

<operation id="835" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit53:12 %add_ln56_16 = add i47 %shl_ln56_15, i47 %mul_ln56_21

]]></Node>
<StgValue><ssdm name="add_ln56_16"/></StgValue>
</operation>

<operation id="836" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:13 %tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_16, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="837" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:15 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319"/></StgValue>
</operation>

<operation id="838" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320"/></StgValue>
</operation>

<operation id="839" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:23 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321"/></StgValue>
</operation>

<operation id="840" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322"/></StgValue>
</operation>

<operation id="841" st_id="13" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="842" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit85:0 %mul_ln56_45 = mul i47 %sext_ln56_21, i47 %sext_ln39_20

]]></Node>
<StgValue><ssdm name="mul_ln56_45"/></StgValue>
</operation>

<operation id="843" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit85:1 %tmp_96 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_45, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="844" st_id="13" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="845" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit104:6 %shl_ln56_52 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_117, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_52"/></StgValue>
</operation>

<operation id="846" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit104:7 %mul_ln56_67 = mul i47 %sext_ln56_19, i47 %sext_ln39_17

]]></Node>
<StgValue><ssdm name="mul_ln56_67"/></StgValue>
</operation>

<operation id="847" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit104:8 %add_ln56_53 = add i47 %shl_ln56_52, i47 %mul_ln56_67

]]></Node>
<StgValue><ssdm name="add_ln56_53"/></StgValue>
</operation>

<operation id="848" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit104:9 %tmp_118 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_53, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="849" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:127 %weight_buffer_0_load_22 = load i10 %weight_buffer_0_addr_22

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_22"/></StgValue>
</operation>

<operation id="850" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:128 %sext_ln39_22 = sext i16 %weight_buffer_0_load_22

]]></Node>
<StgValue><ssdm name="sext_ln39_22"/></StgValue>
</operation>

<operation id="851" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:132 %weight_buffer_0_load_23 = load i10 %weight_buffer_0_addr_23

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_23"/></StgValue>
</operation>

<operation id="852" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:133 %sext_ln39_23 = sext i16 %weight_buffer_0_load_23

]]></Node>
<StgValue><ssdm name="sext_ln39_23"/></StgValue>
</operation>

<operation id="853" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
for.inc118:135 %add_ln39_24_cast = zext i10 %add_ln39_24

]]></Node>
<StgValue><ssdm name="add_ln39_24_cast"/></StgValue>
</operation>

<operation id="854" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:136 %weight_buffer_0_addr_24 = getelementptr i16 %weight_buffer_0, i64 0, i64 %add_ln39_24_cast

]]></Node>
<StgValue><ssdm name="weight_buffer_0_addr_24"/></StgValue>
</operation>

<operation id="855" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:137 %weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_24"/></StgValue>
</operation>

<operation id="856" st_id="14" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.054:0 %store_ln59 = store i32 %add_ln59_3, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="857" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.054:1 %br_ln59 = br void %V32.i.i24.i.i102.exit53

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="858" st_id="14" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.155:0 %store_ln59 = store i32 %add_ln59_3, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="859" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.155:1 %br_ln59 = br void %V32.i.i24.i.i102.exit53

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="860" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit53:14 %shl_ln56_16 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_71, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_16"/></StgValue>
</operation>

<operation id="861" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:15 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_389

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319"/></StgValue>
</operation>

<operation id="862" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_394

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320"/></StgValue>
</operation>

<operation id="863" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit53:17 %tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_319, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_320, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="864" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:18 %sext_ln56_22 = sext i32 %tmp_34

]]></Node>
<StgValue><ssdm name="sext_ln56_22"/></StgValue>
</operation>

<operation id="865" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit53:19 %mul_ln56_22 = mul i47 %sext_ln56_22, i47 %sext_ln39_22

]]></Node>
<StgValue><ssdm name="mul_ln56_22"/></StgValue>
</operation>

<operation id="866" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit53:20 %add_ln56_17 = add i47 %shl_ln56_16, i47 %mul_ln56_22

]]></Node>
<StgValue><ssdm name="add_ln56_17"/></StgValue>
</operation>

<operation id="867" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:21 %tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_17, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="868" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit53:22 %shl_ln56_17 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_72, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_17"/></StgValue>
</operation>

<operation id="869" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:23 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_401

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321"/></StgValue>
</operation>

<operation id="870" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_406

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322"/></StgValue>
</operation>

<operation id="871" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit53:25 %tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_321, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_322, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="872" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:26 %sext_ln56_23 = sext i32 %tmp_35

]]></Node>
<StgValue><ssdm name="sext_ln56_23"/></StgValue>
</operation>

<operation id="873" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit53:27 %mul_ln56_23 = mul i47 %sext_ln56_23, i47 %sext_ln39_23

]]></Node>
<StgValue><ssdm name="mul_ln56_23"/></StgValue>
</operation>

<operation id="874" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit53:28 %add_ln56_18 = add i47 %shl_ln56_17, i47 %mul_ln56_23

]]></Node>
<StgValue><ssdm name="add_ln56_18"/></StgValue>
</operation>

<operation id="875" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:33 %tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_18, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="876" st_id="14" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.4:15 %urem_ln56 = urem i9 %add_ln54_3, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56"/></StgValue>
</operation>

<operation id="877" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="9">
<![CDATA[
if.end.i.i.4:16 %zext_ln56_45 = zext i9 %urem_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_45"/></StgValue>
</operation>

<operation id="878" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.4:17 %add_ln56_104 = add i16 %add_ln56_69, i16 %zext_ln56_45

]]></Node>
<StgValue><ssdm name="add_ln56_104"/></StgValue>
</operation>

<operation id="879" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.4:18 %zext_ln56_46 = zext i16 %add_ln56_104

]]></Node>
<StgValue><ssdm name="zext_ln56_46"/></StgValue>
</operation>

<operation id="880" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:19 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_46

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301"/></StgValue>
</operation>

<operation id="881" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.4:20 %add_ln56_105 = add i16 %add_ln56_67, i16 %zext_ln56_45

]]></Node>
<StgValue><ssdm name="add_ln56_105"/></StgValue>
</operation>

<operation id="882" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.4:21 %zext_ln56_47 = zext i16 %add_ln56_105

]]></Node>
<StgValue><ssdm name="zext_ln56_47"/></StgValue>
</operation>

<operation id="883" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:22 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_47

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302"/></StgValue>
</operation>

<operation id="884" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_46

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306"/></StgValue>
</operation>

<operation id="885" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:33 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_47

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307"/></StgValue>
</operation>

<operation id="886" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.4:40 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311"/></StgValue>
</operation>

<operation id="887" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.4:41 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312"/></StgValue>
</operation>

<operation id="888" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299"/></StgValue>
</operation>

<operation id="889" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300"/></StgValue>
</operation>

<operation id="890" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit85:2 %shl_ln56_35 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_96, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_35"/></StgValue>
</operation>

<operation id="891" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit85:3 %mul_ln56_46 = mul i47 %sext_ln56_22, i47 %sext_ln39_21

]]></Node>
<StgValue><ssdm name="mul_ln56_46"/></StgValue>
</operation>

<operation id="892" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit85:4 %add_ln56_36 = add i47 %shl_ln56_35, i47 %mul_ln56_46

]]></Node>
<StgValue><ssdm name="add_ln56_36"/></StgValue>
</operation>

<operation id="893" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit85:5 %tmp_97 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_36, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="894" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit85:6 %shl_ln56_36 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_97, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_36"/></StgValue>
</operation>

<operation id="895" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit85:7 %mul_ln56_47 = mul i47 %sext_ln56_23, i47 %sext_ln39_22

]]></Node>
<StgValue><ssdm name="mul_ln56_47"/></StgValue>
</operation>

<operation id="896" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit85:8 %add_ln56_37 = add i47 %shl_ln56_36, i47 %mul_ln56_47

]]></Node>
<StgValue><ssdm name="add_ln56_37"/></StgValue>
</operation>

<operation id="897" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit85:9 %tmp_98 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_37, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="898" st_id="14" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="899" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit109:0 %mul_ln56_70 = mul i47 %sext_ln56_22, i47 %sext_ln39_20

]]></Node>
<StgValue><ssdm name="mul_ln56_70"/></StgValue>
</operation>

<operation id="900" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit109:1 %tmp_120 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %mul_ln56_70, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="901" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="10">
<![CDATA[
for.inc118:137 %weight_buffer_0_load_24 = load i10 %weight_buffer_0_addr_24

]]></Node>
<StgValue><ssdm name="weight_buffer_0_load_24"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.4:40 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_302

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.4:41 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_307

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.end.i.i.4:42 %tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_311, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_312, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="905" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="47" op_0_bw="32">
<![CDATA[
if.end.i.i.4:43 %sext_ln56_25 = sext i32 %tmp_37

]]></Node>
<StgValue><ssdm name="sext_ln56_25"/></StgValue>
</operation>

<operation id="906" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
if.end.i.i.4:45 %shl_ln56_22 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_79, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_22"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.4:46 %mul_ln56_29 = mul i47 %sext_ln56_25, i47 %sext_ln39_4

]]></Node>
<StgValue><ssdm name="mul_ln56_29"/></StgValue>
</operation>

<operation id="908" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.4:47 %add_ln56_23 = add i47 %shl_ln56_22, i47 %mul_ln56_29

]]></Node>
<StgValue><ssdm name="add_ln56_23"/></StgValue>
</operation>

<operation id="909" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.4:48 %tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_23, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="910" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit70:0 %sext_ln59_10 = sext i32 %tmp_38

]]></Node>
<StgValue><ssdm name="sext_ln59_10"/></StgValue>
</operation>

<operation id="911" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit70:1 %sext_ln59_11 = sext i32 %tmp_65

]]></Node>
<StgValue><ssdm name="sext_ln59_11"/></StgValue>
</operation>

<operation id="912" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit70:2 %sub_ln59_5 = sub i33 0, i33 %sext_ln59_10

]]></Node>
<StgValue><ssdm name="sub_ln59_5"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit70:3 %icmp_ln59_5 = icmp_eq  i33 %sext_ln59_11, i33 %sub_ln59_5

]]></Node>
<StgValue><ssdm name="icmp_ln59_5"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit70:4 %br_ln59 = br i1 %icmp_ln59_5, void %if.end.i.i.1, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1:0 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0155, void %V32.i.i24.i.i102.1.case.1156

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="916" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit154:0 %br_ln59 = br void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="917" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.1:0 %add_ln59_5 = add i32 %tmp_65, i32 %tmp_38

]]></Node>
<StgValue><ssdm name="add_ln59_5"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1:1 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0, void %V32.i.i24.i.i102.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_301

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_306

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.1.exit:15 %tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_299, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_300, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="922" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit:16 %sext_ln56_26 = sext i32 %tmp_39

]]></Node>
<StgValue><ssdm name="sext_ln56_26"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit:18 %shl_ln56_26 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_84, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_26"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit:19 %mul_ln56_34 = mul i47 %sext_ln56_26, i47 %sext_ln39_9

]]></Node>
<StgValue><ssdm name="mul_ln56_34"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit:20 %add_ln56_27 = add i47 %shl_ln56_26, i47 %mul_ln56_34

]]></Node>
<StgValue><ssdm name="add_ln56_27"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit:21 %tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_27, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
if.end.i.i.1.4:11 %shl_ln56_41 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_103, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_41"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.1.4:12 %mul_ln56_53 = mul i47 %sext_ln56_25, i47 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="mul_ln56_53"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.1.4:13 %add_ln56_42 = add i47 %shl_ln56_41, i47 %mul_ln56_53

]]></Node>
<StgValue><ssdm name="add_ln56_42"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1.4:15 %urem_ln56_1 = urem i9 %add_ln54_4, i9 130

]]></Node>
<StgValue><ssdm name="urem_ln56_1"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="9">
<![CDATA[
if.end.i.i.1.4:16 %zext_ln56_52 = zext i9 %urem_ln56_1

]]></Node>
<StgValue><ssdm name="zext_ln56_52"/></StgValue>
</operation>

<operation id="932" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.4:17 %add_ln56_109 = add i16 %add_ln56_69, i16 %zext_ln56_52

]]></Node>
<StgValue><ssdm name="add_ln56_109"/></StgValue>
</operation>

<operation id="933" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.1.4:18 %zext_ln56_53 = zext i16 %add_ln56_109

]]></Node>
<StgValue><ssdm name="zext_ln56_53"/></StgValue>
</operation>

<operation id="934" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:19 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_53

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279"/></StgValue>
</operation>

<operation id="935" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.4:20 %add_ln56_110 = add i16 %add_ln56_67, i16 %zext_ln56_52

]]></Node>
<StgValue><ssdm name="add_ln56_110"/></StgValue>
</operation>

<operation id="936" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.1.4:21 %zext_ln56_54 = zext i16 %add_ln56_110

]]></Node>
<StgValue><ssdm name="zext_ln56_54"/></StgValue>
</operation>

<operation id="937" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:22 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_54

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280"/></StgValue>
</operation>

<operation id="938" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_53

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284"/></StgValue>
</operation>

<operation id="939" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:33 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_54

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285"/></StgValue>
</operation>

<operation id="940" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.1.4:40 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289"/></StgValue>
</operation>

<operation id="941" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.1.4:41 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290"/></StgValue>
</operation>

<operation id="942" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.4:44 %tmp_106 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_42, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="943" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit:10 %shl_ln56_45 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_109, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_45"/></StgValue>
</operation>

<operation id="944" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit:11 %mul_ln56_58 = mul i47 %sext_ln56_26, i47 %sext_ln39_8

]]></Node>
<StgValue><ssdm name="mul_ln56_58"/></StgValue>
</operation>

<operation id="945" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit:12 %add_ln56_46 = add i47 %shl_ln56_45, i47 %mul_ln56_58

]]></Node>
<StgValue><ssdm name="add_ln56_46"/></StgValue>
</operation>

<operation id="946" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277"/></StgValue>
</operation>

<operation id="947" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278"/></StgValue>
</operation>

<operation id="948" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit:17 %tmp_111 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_46, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="949" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit109:2 %shl_ln56_55 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_120, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_55"/></StgValue>
</operation>

<operation id="950" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit109:3 %mul_ln56_71 = mul i47 %sext_ln56_23, i47 %sext_ln39_21

]]></Node>
<StgValue><ssdm name="mul_ln56_71"/></StgValue>
</operation>

<operation id="951" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit109:4 %add_ln56_56 = add i47 %shl_ln56_55, i47 %mul_ln56_71

]]></Node>
<StgValue><ssdm name="add_ln56_56"/></StgValue>
</operation>

<operation id="952" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit109:5 %tmp_121 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_56, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="953" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc118:372 %add_ln56_103 = add i16 %add_ln56_75, i16 %zext_ln56_38

]]></Node>
<StgValue><ssdm name="add_ln56_103"/></StgValue>
</operation>

<operation id="954" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.4:23 %add_ln56_106 = add i16 %add_ln56_71, i16 %zext_ln56_45

]]></Node>
<StgValue><ssdm name="add_ln56_106"/></StgValue>
</operation>

<operation id="955" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.4:24 %zext_ln56_48 = zext i16 %add_ln56_106

]]></Node>
<StgValue><ssdm name="zext_ln56_48"/></StgValue>
</operation>

<operation id="956" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:25 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_48

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303"/></StgValue>
</operation>

<operation id="957" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.4:26 %add_ln56_107 = add i16 %add_ln56_73, i16 %zext_ln56_45

]]></Node>
<StgValue><ssdm name="add_ln56_107"/></StgValue>
</operation>

<operation id="958" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.4:29 %add_ln56_108 = add i16 %add_ln56_75, i16 %zext_ln56_45

]]></Node>
<StgValue><ssdm name="add_ln56_108"/></StgValue>
</operation>

<operation id="959" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:34 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_48

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308"/></StgValue>
</operation>

<operation id="960" st_id="16" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0155:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="961" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_5" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0155:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit154

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="962" st_id="16" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_5" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1156:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="963" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_5" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1156:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit154

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="964" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit:22 %sext_ln59_12 = sext i32 %add_ln59_5

]]></Node>
<StgValue><ssdm name="sext_ln59_12"/></StgValue>
</operation>

<operation id="965" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit:23 %sext_ln59_13 = sext i32 %tmp_70

]]></Node>
<StgValue><ssdm name="sext_ln59_13"/></StgValue>
</operation>

<operation id="966" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit:24 %sub_ln59_6 = sub i33 0, i33 %sext_ln59_12

]]></Node>
<StgValue><ssdm name="sub_ln59_6"/></StgValue>
</operation>

<operation id="967" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit:25 %icmp_ln59_6 = icmp_eq  i33 %sext_ln59_13, i33 %sub_ln59_6

]]></Node>
<StgValue><ssdm name="icmp_ln59_6"/></StgValue>
</operation>

<operation id="968" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit:26 %br_ln59 = br i1 %icmp_ln59_6, void %if.end.i.i.1.1, void %if.then.i.i.1.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.1:0 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0152, void %V32.i.i24.i.i102.1.case.1153

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit151:0 %br_ln59 = br void %if.end.i.i.1.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.1.1:0 %add_ln59_6 = add i32 %tmp_70, i32 %add_ln59_5

]]></Node>
<StgValue><ssdm name="add_ln59_6"/></StgValue>
</operation>

<operation id="972" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.1:1 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.076, void %V32.i.i24.i.i102.1.case.177

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="973" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit75:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297"/></StgValue>
</operation>

<operation id="974" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit75:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298"/></StgValue>
</operation>

<operation id="975" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.4:23 %add_ln56_111 = add i16 %add_ln56_71, i16 %zext_ln56_52

]]></Node>
<StgValue><ssdm name="add_ln56_111"/></StgValue>
</operation>

<operation id="976" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.1.4:24 %zext_ln56_55 = zext i16 %add_ln56_111

]]></Node>
<StgValue><ssdm name="zext_ln56_55"/></StgValue>
</operation>

<operation id="977" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:25 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_55

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281"/></StgValue>
</operation>

<operation id="978" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.4:26 %add_ln56_112 = add i16 %add_ln56_73, i16 %zext_ln56_52

]]></Node>
<StgValue><ssdm name="add_ln56_112"/></StgValue>
</operation>

<operation id="979" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1.4:29 %add_ln56_113 = add i16 %add_ln56_75, i16 %zext_ln56_52

]]></Node>
<StgValue><ssdm name="add_ln56_113"/></StgValue>
</operation>

<operation id="980" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:34 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_55

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286"/></StgValue>
</operation>

<operation id="981" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.1.4:40 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_280

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289"/></StgValue>
</operation>

<operation id="982" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="16">
<![CDATA[
if.end.i.i.1.4:41 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_285

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290"/></StgValue>
</operation>

<operation id="983" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.end.i.i.1.4:42 %tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_289, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_290, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="984" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="47" op_0_bw="32">
<![CDATA[
if.end.i.i.1.4:43 %sext_ln56_30 = sext i32 %tmp_43

]]></Node>
<StgValue><ssdm name="sext_ln56_30"/></StgValue>
</operation>

<operation id="985" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
if.end.i.i.1.4:45 %shl_ln56_42 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_106, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_42"/></StgValue>
</operation>

<operation id="986" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.1.4:46 %mul_ln56_54 = mul i47 %sext_ln56_30, i47 %sext_ln39_4

]]></Node>
<StgValue><ssdm name="mul_ln56_54"/></StgValue>
</operation>

<operation id="987" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
if.end.i.i.1.4:47 %add_ln56_43 = add i47 %shl_ln56_42, i47 %mul_ln56_54

]]></Node>
<StgValue><ssdm name="add_ln56_43"/></StgValue>
</operation>

<operation id="988" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1.4:48 %tmp_90 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_43, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="989" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit94:0 %sext_ln59_20 = sext i32 %tmp_44

]]></Node>
<StgValue><ssdm name="sext_ln59_20"/></StgValue>
</operation>

<operation id="990" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit94:1 %sext_ln59_21 = sext i32 %tmp_90

]]></Node>
<StgValue><ssdm name="sext_ln59_21"/></StgValue>
</operation>

<operation id="991" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit94:2 %sub_ln59_10 = sub i33 0, i33 %sext_ln59_20

]]></Node>
<StgValue><ssdm name="sub_ln59_10"/></StgValue>
</operation>

<operation id="992" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit94:3 %icmp_ln59_10 = icmp_eq  i33 %sext_ln59_21, i33 %sub_ln59_10

]]></Node>
<StgValue><ssdm name="icmp_ln59_10"/></StgValue>
</operation>

<operation id="993" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit94:4 %br_ln59 = br i1 %icmp_ln59_10, void %if.end.i.i.2, void %if.then.i.i.2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="994" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2:0 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0170, void %V32.i.i24.i.i102.2.case.1171

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="995" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit169:0 %br_ln59 = br void %if.end.i.i.2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="996" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.2:0 %add_ln59_10 = add i32 %tmp_90, i32 %tmp_44

]]></Node>
<StgValue><ssdm name="add_ln59_10"/></StgValue>
</operation>

<operation id="997" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2:1 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0, void %V32.i.i24.i.i102.2.case.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="998" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_279

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277"/></StgValue>
</operation>

<operation id="999" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_284

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278"/></StgValue>
</operation>

<operation id="1000" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.2.exit:15 %tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_277, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_278, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1001" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit:16 %sext_ln56_31 = sext i32 %tmp_45

]]></Node>
<StgValue><ssdm name="sext_ln56_31"/></StgValue>
</operation>

<operation id="1002" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit:18 %shl_ln56_46 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_111, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_46"/></StgValue>
</operation>

<operation id="1003" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit:19 %mul_ln56_59 = mul i47 %sext_ln56_31, i47 %sext_ln39_9

]]></Node>
<StgValue><ssdm name="mul_ln56_59"/></StgValue>
</operation>

<operation id="1004" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit:20 %add_ln56_47 = add i47 %shl_ln56_46, i47 %mul_ln56_59

]]></Node>
<StgValue><ssdm name="add_ln56_47"/></StgValue>
</operation>

<operation id="1005" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit:21 %tmp_95 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_47, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1006" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit99:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275"/></StgValue>
</operation>

<operation id="1007" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit99:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1008" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.4:27 %zext_ln56_49 = zext i16 %add_ln56_107

]]></Node>
<StgValue><ssdm name="zext_ln56_49"/></StgValue>
</operation>

<operation id="1009" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:28 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_49

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304"/></StgValue>
</operation>

<operation id="1010" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:35 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_49

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309"/></StgValue>
</operation>

<operation id="1011" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0:0 %store_ln59 = store i32 %add_ln59_5, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1012" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1013" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1:0 %store_ln59 = store i32 %add_ln59_5, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1014" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1015" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit75:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_303

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit75:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_308

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.1.exit75:15 %tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_297, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_298, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit75:16 %sext_ln56_27 = sext i32 %tmp_40

]]></Node>
<StgValue><ssdm name="sext_ln56_27"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit75:18 %shl_ln56_30 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_89, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_30"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit75:19 %mul_ln56_39 = mul i47 %sext_ln56_27, i47 %sext_ln39_14

]]></Node>
<StgValue><ssdm name="mul_ln56_39"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit75:20 %add_ln56_31 = add i47 %shl_ln56_30, i47 %mul_ln56_39

]]></Node>
<StgValue><ssdm name="add_ln56_31"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit75:21 %tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_31, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit75:22 %sext_ln59_14 = sext i32 %add_ln59_6

]]></Node>
<StgValue><ssdm name="sext_ln59_14"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit75:23 %sext_ln59_15 = sext i32 %tmp_75

]]></Node>
<StgValue><ssdm name="sext_ln59_15"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit75:24 %sub_ln59_7 = sub i33 0, i33 %sext_ln59_14

]]></Node>
<StgValue><ssdm name="sub_ln59_7"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit75:25 %icmp_ln59_7 = icmp_eq  i33 %sext_ln59_15, i33 %sub_ln59_7

]]></Node>
<StgValue><ssdm name="icmp_ln59_7"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit75:26 %br_ln59 = br i1 %icmp_ln59_7, void %if.end.i.i.1.2, void %if.then.i.i.1.2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.2:0 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0149, void %V32.i.i24.i.i102.1.case.1150

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit148:0 %br_ln59 = br void %if.end.i.i.1.2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.1.2:0 %add_ln59_7 = add i32 %tmp_75, i32 %add_ln59_6

]]></Node>
<StgValue><ssdm name="add_ln59_7"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.2:1 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.081, void %V32.i.i24.i.i102.1.case.182

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit80:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit80:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.1.4:27 %zext_ln56_56 = zext i16 %add_ln56_112

]]></Node>
<StgValue><ssdm name="zext_ln56_56"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:28 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_56

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:35 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_56

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_10" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0170:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1038" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_10" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0170:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit169

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1039" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_10" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1171:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1040" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_10" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1171:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit169

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1041" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit:22 %sext_ln59_22 = sext i32 %add_ln59_10

]]></Node>
<StgValue><ssdm name="sext_ln59_22"/></StgValue>
</operation>

<operation id="1042" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit:23 %sext_ln59_23 = sext i32 %tmp_95

]]></Node>
<StgValue><ssdm name="sext_ln59_23"/></StgValue>
</operation>

<operation id="1043" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.2.exit:24 %sub_ln59_11 = sub i33 0, i33 %sext_ln59_22

]]></Node>
<StgValue><ssdm name="sub_ln59_11"/></StgValue>
</operation>

<operation id="1044" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.2.exit:25 %icmp_ln59_11 = icmp_eq  i33 %sext_ln59_23, i33 %sub_ln59_11

]]></Node>
<StgValue><ssdm name="icmp_ln59_11"/></StgValue>
</operation>

<operation id="1045" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit:26 %br_ln59 = br i1 %icmp_ln59_11, void %if.end.i.i.2.1, void %if.then.i.i.2.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1046" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.1:0 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0167, void %V32.i.i24.i.i102.2.case.1168

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1047" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit166:0 %br_ln59 = br void %if.end.i.i.2.1

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1048" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.2.1:0 %add_ln59_11 = add i32 %tmp_95, i32 %add_ln59_10

]]></Node>
<StgValue><ssdm name="add_ln59_11"/></StgValue>
</operation>

<operation id="1049" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.1:1 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0100, void %V32.i.i24.i.i102.2.case.1101

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1050" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit99:10 %shl_ln56_49 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_114, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_49"/></StgValue>
</operation>

<operation id="1051" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit99:11 %mul_ln56_63 = mul i47 %sext_ln56_27, i47 %sext_ln39_13

]]></Node>
<StgValue><ssdm name="mul_ln56_63"/></StgValue>
</operation>

<operation id="1052" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit99:12 %add_ln56_50 = add i47 %shl_ln56_49, i47 %mul_ln56_63

]]></Node>
<StgValue><ssdm name="add_ln56_50"/></StgValue>
</operation>

<operation id="1053" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit99:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_281

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275"/></StgValue>
</operation>

<operation id="1054" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit99:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_286

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276"/></StgValue>
</operation>

<operation id="1055" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.2.exit99:15 %tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_275, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_276, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1056" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit99:16 %sext_ln56_32 = sext i32 %tmp_46

]]></Node>
<StgValue><ssdm name="sext_ln56_32"/></StgValue>
</operation>

<operation id="1057" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit99:17 %tmp_115 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_50, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1058" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit99:18 %shl_ln56_50 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_115, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_50"/></StgValue>
</operation>

<operation id="1059" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit99:19 %mul_ln56_64 = mul i47 %sext_ln56_32, i47 %sext_ln39_14

]]></Node>
<StgValue><ssdm name="mul_ln56_64"/></StgValue>
</operation>

<operation id="1060" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit99:20 %add_ln56_51 = add i47 %shl_ln56_50, i47 %mul_ln56_64

]]></Node>
<StgValue><ssdm name="add_ln56_51"/></StgValue>
</operation>

<operation id="1061" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit99:21 %tmp_100 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_51, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1062" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit104:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273"/></StgValue>
</operation>

<operation id="1063" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit104:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="16">
<![CDATA[
for.inc118:373 %zext_ln56_43 = zext i16 %add_ln56_103

]]></Node>
<StgValue><ssdm name="zext_ln56_43"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:374 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_43

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc118:379 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_43

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:29 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:30 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.4:30 %zext_ln56_50 = zext i16 %add_ln56_108

]]></Node>
<StgValue><ssdm name="zext_ln56_50"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:31 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_50

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.4:36 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_50

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0152:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0152:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit151

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1153:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1075" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="1"/>
<literal name="icmp_ln59_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1153:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit151

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1076" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit80:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_304

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295"/></StgValue>
</operation>

<operation id="1077" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit80:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_309

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296"/></StgValue>
</operation>

<operation id="1078" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.1.exit80:15 %tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_295, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_296, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1079" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit80:16 %sext_ln56_28 = sext i32 %tmp_41

]]></Node>
<StgValue><ssdm name="sext_ln56_28"/></StgValue>
</operation>

<operation id="1080" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit80:18 %shl_ln56_34 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_94, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_34"/></StgValue>
</operation>

<operation id="1081" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit80:19 %mul_ln56_44 = mul i47 %sext_ln56_28, i47 %sext_ln39_19

]]></Node>
<StgValue><ssdm name="mul_ln56_44"/></StgValue>
</operation>

<operation id="1082" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit80:20 %add_ln56_35 = add i47 %shl_ln56_34, i47 %mul_ln56_44

]]></Node>
<StgValue><ssdm name="add_ln56_35"/></StgValue>
</operation>

<operation id="1083" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit80:21 %tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_35, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit80:22 %sext_ln59_16 = sext i32 %add_ln59_7

]]></Node>
<StgValue><ssdm name="sext_ln59_16"/></StgValue>
</operation>

<operation id="1085" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit80:23 %sext_ln59_17 = sext i32 %tmp_80

]]></Node>
<StgValue><ssdm name="sext_ln59_17"/></StgValue>
</operation>

<operation id="1086" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit80:24 %sub_ln59_8 = sub i33 0, i33 %sext_ln59_16

]]></Node>
<StgValue><ssdm name="sub_ln59_8"/></StgValue>
</operation>

<operation id="1087" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit80:25 %icmp_ln59_8 = icmp_eq  i33 %sext_ln59_17, i33 %sub_ln59_8

]]></Node>
<StgValue><ssdm name="icmp_ln59_8"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit80:26 %br_ln59 = br i1 %icmp_ln59_8, void %if.end.i.i.1.3, void %if.then.i.i.1.3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.3:0 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0146, void %V32.i.i24.i.i102.1.case.1147

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit145:0 %br_ln59 = br void %if.end.i.i.1.3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.1.3:0 %add_ln59_8 = add i32 %tmp_80, i32 %add_ln59_7

]]></Node>
<StgValue><ssdm name="add_ln59_8"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.1.3:1 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.086, void %V32.i.i24.i.i102.1.case.187

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit85:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit85:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0:0 %store_ln59 = store i32 %add_ln59_10, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1:0 %store_ln59 = store i32 %add_ln59_10, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit99:22 %sext_ln59_24 = sext i32 %add_ln59_11

]]></Node>
<StgValue><ssdm name="sext_ln59_24"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit99:23 %sext_ln59_25 = sext i32 %tmp_100

]]></Node>
<StgValue><ssdm name="sext_ln59_25"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.2.exit99:24 %sub_ln59_12 = sub i33 0, i33 %sext_ln59_24

]]></Node>
<StgValue><ssdm name="sub_ln59_12"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.2.exit99:25 %icmp_ln59_12 = icmp_eq  i33 %sext_ln59_25, i33 %sub_ln59_12

]]></Node>
<StgValue><ssdm name="icmp_ln59_12"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit99:26 %br_ln59 = br i1 %icmp_ln59_12, void %if.end.i.i.2.2, void %if.then.i.i.2.2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.2:0 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0164, void %V32.i.i24.i.i102.2.case.1165

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit163:0 %br_ln59 = br void %if.end.i.i.2.2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.2.2:0 %add_ln59_12 = add i32 %tmp_100, i32 %add_ln59_11

]]></Node>
<StgValue><ssdm name="add_ln59_12"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.2:1 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0105, void %V32.i.i24.i.i102.2.case.1106

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit104:10 %shl_ln56_53 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_118, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_53"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit104:11 %mul_ln56_68 = mul i47 %sext_ln56_28, i47 %sext_ln39_18

]]></Node>
<StgValue><ssdm name="mul_ln56_68"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit104:12 %add_ln56_54 = add i47 %shl_ln56_53, i47 %mul_ln56_68

]]></Node>
<StgValue><ssdm name="add_ln56_54"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit104:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_282

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit104:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_287

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.2.exit104:15 %tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_273, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_274, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit104:16 %sext_ln56_33 = sext i32 %tmp_47

]]></Node>
<StgValue><ssdm name="sext_ln56_33"/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit104:17 %tmp_119 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_54, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit104:18 %shl_ln56_54 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_119, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_54"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit104:19 %mul_ln56_69 = mul i47 %sext_ln56_33, i47 %sext_ln39_19

]]></Node>
<StgValue><ssdm name="mul_ln56_69"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit104:20 %add_ln56_55 = add i47 %shl_ln56_54, i47 %mul_ln56_69

]]></Node>
<StgValue><ssdm name="add_ln56_55"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit104:21 %tmp_105 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_55, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1121" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc118:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13600, i64 13600, i64 13600

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="47" op_0_bw="16">
<![CDATA[
for.inc118:138 %sext_ln39_24 = sext i16 %weight_buffer_0_load_24

]]></Node>
<StgValue><ssdm name="sext_ln39_24"/></StgValue>
</operation>

<operation id="1123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:147 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc118:197 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_21

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="1125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc118:198 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="1126" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:29 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_413

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323"/></StgValue>
</operation>

<operation id="1127" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.exit53:30 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_418

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324"/></StgValue>
</operation>

<operation id="1128" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.exit53:31 %tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_323, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_324, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:32 %sext_ln56_24 = sext i32 %tmp_36

]]></Node>
<StgValue><ssdm name="sext_ln56_24"/></StgValue>
</operation>

<operation id="1130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.exit53:34 %shl_ln56_18 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_73, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_18"/></StgValue>
</operation>

<operation id="1131" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit53:35 %mul_ln56_24 = mul i47 %sext_ln56_24, i47 %sext_ln39_24

]]></Node>
<StgValue><ssdm name="mul_ln56_24"/></StgValue>
</operation>

<operation id="1132" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.exit53:36 %add_ln56_19 = add i47 %shl_ln56_18, i47 %mul_ln56_24

]]></Node>
<StgValue><ssdm name="add_ln56_19"/></StgValue>
</operation>

<operation id="1133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:37 %tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_19, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:38 %sext_ln59_8 = sext i32 %add_ln59_3

]]></Node>
<StgValue><ssdm name="sext_ln59_8"/></StgValue>
</operation>

<operation id="1135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.exit53:39 %sext_ln59_9 = sext i32 %tmp_60

]]></Node>
<StgValue><ssdm name="sext_ln59_9"/></StgValue>
</operation>

<operation id="1136" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit53:40 %sub_ln59_4 = sub i33 0, i33 %sext_ln59_8

]]></Node>
<StgValue><ssdm name="sub_ln59_4"/></StgValue>
</operation>

<operation id="1137" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.exit53:41 %icmp_ln59_4 = icmp_eq  i33 %sext_ln59_9, i33 %sub_ln59_4

]]></Node>
<StgValue><ssdm name="icmp_ln59_4"/></StgValue>
</operation>

<operation id="1138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit53:42 %br_ln59 = br i1 %icmp_ln59_4, void %if.end.i.i.4, void %if.then.i.i.4

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.4:0 %br_ln59 = br i1 %tmp, void %V32.i.i24.i.i102.case.0128, void %V32.i.i24.i.i102.case.1129

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.exit127:0 %br_ln59 = br void %if.end.i.i.4

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1141" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.4:0 %add_ln59_4 = add i32 %tmp_60, i32 %add_ln59_3

]]></Node>
<StgValue><ssdm name="add_ln59_4"/></StgValue>
</operation>

<operation id="1142" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.076:0 %store_ln59 = store i32 %add_ln59_6, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.076:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit75

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1144" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.177:0 %store_ln59 = store i32 %add_ln59_6, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.177:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit75

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit85:10 %shl_ln56_37 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_98, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_37"/></StgValue>
</operation>

<operation id="1147" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit85:11 %mul_ln56_48 = mul i47 %sext_ln56_24, i47 %sext_ln39_23

]]></Node>
<StgValue><ssdm name="mul_ln56_48"/></StgValue>
</operation>

<operation id="1148" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit85:12 %add_ln56_38 = add i47 %shl_ln56_37, i47 %mul_ln56_48

]]></Node>
<StgValue><ssdm name="add_ln56_38"/></StgValue>
</operation>

<operation id="1149" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit85:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_305

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293"/></StgValue>
</operation>

<operation id="1150" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.1.exit85:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_310

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294"/></StgValue>
</operation>

<operation id="1151" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.1.exit85:15 %tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_293, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_294, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit85:16 %sext_ln56_29 = sext i32 %tmp_42

]]></Node>
<StgValue><ssdm name="sext_ln56_29"/></StgValue>
</operation>

<operation id="1153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit85:17 %tmp_99 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_38, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.1.exit85:18 %shl_ln56_38 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_99, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_38"/></StgValue>
</operation>

<operation id="1155" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit85:19 %mul_ln56_49 = mul i47 %sext_ln56_29, i47 %sext_ln39_24

]]></Node>
<StgValue><ssdm name="mul_ln56_49"/></StgValue>
</operation>

<operation id="1156" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.1.exit85:20 %add_ln56_39 = add i47 %shl_ln56_38, i47 %mul_ln56_49

]]></Node>
<StgValue><ssdm name="add_ln56_39"/></StgValue>
</operation>

<operation id="1157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit85:21 %tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_39, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="16">
<![CDATA[
if.end.i.i.1.4:30 %zext_ln56_57 = zext i16 %add_ln56_113

]]></Node>
<StgValue><ssdm name="zext_ln56_57"/></StgValue>
</operation>

<operation id="1159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:31 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln56_57

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283"/></StgValue>
</operation>

<operation id="1160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.1.4:36 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288 = getelementptr i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln56_57

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288"/></StgValue>
</operation>

<operation id="1161" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0167:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0167:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit166

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1163" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_14" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1168:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp_14" val="1"/>
<literal name="icmp_ln59_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1168:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit166

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit104:22 %sext_ln59_26 = sext i32 %add_ln59_12

]]></Node>
<StgValue><ssdm name="sext_ln59_26"/></StgValue>
</operation>

<operation id="1166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit104:23 %sext_ln59_27 = sext i32 %tmp_105

]]></Node>
<StgValue><ssdm name="sext_ln59_27"/></StgValue>
</operation>

<operation id="1167" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.2.exit104:24 %sub_ln59_13 = sub i33 0, i33 %sext_ln59_26

]]></Node>
<StgValue><ssdm name="sub_ln59_13"/></StgValue>
</operation>

<operation id="1168" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.2.exit104:25 %icmp_ln59_13 = icmp_eq  i33 %sext_ln59_27, i33 %sub_ln59_13

]]></Node>
<StgValue><ssdm name="icmp_ln59_13"/></StgValue>
</operation>

<operation id="1169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit104:26 %br_ln59 = br i1 %icmp_ln59_13, void %if.end.i.i.2.3, void %if.then.i.i.2.3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.3:0 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0161, void %V32.i.i24.i.i102.2.case.1162

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="icmp_ln59_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit160:0 %br_ln59 = br void %if.end.i.i.2.3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1172" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.2.3:0 %add_ln59_13 = add i32 %tmp_105, i32 %add_ln59_12

]]></Node>
<StgValue><ssdm name="add_ln59_13"/></StgValue>
</operation>

<operation id="1173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.3:1 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0110, void %V32.i.i24.i.i102.2.case.1111

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit109:6 %shl_ln56_56 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_121, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_56"/></StgValue>
</operation>

<operation id="1175" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit109:7 %mul_ln56_72 = mul i47 %sext_ln56_24, i47 %sext_ln39_22

]]></Node>
<StgValue><ssdm name="mul_ln56_72"/></StgValue>
</operation>

<operation id="1176" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit109:8 %add_ln56_57 = add i47 %shl_ln56_56, i47 %mul_ln56_72

]]></Node>
<StgValue><ssdm name="add_ln56_57"/></StgValue>
</operation>

<operation id="1177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit109:9 %tmp_122 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_57, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit109:10 %shl_ln56_57 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_122, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_57"/></StgValue>
</operation>

<operation id="1179" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit109:11 %mul_ln56_73 = mul i47 %sext_ln56_29, i47 %sext_ln39_23

]]></Node>
<StgValue><ssdm name="mul_ln56_73"/></StgValue>
</operation>

<operation id="1180" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit109:12 %add_ln56_58 = add i47 %shl_ln56_57, i47 %mul_ln56_73

]]></Node>
<StgValue><ssdm name="add_ln56_58"/></StgValue>
</operation>

<operation id="1181" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit109:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271"/></StgValue>
</operation>

<operation id="1182" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit109:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272"/></StgValue>
</operation>

<operation id="1183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit109:17 %tmp_123 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_58, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1184" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0128:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="0"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.0128:1 %br_ln59 = br void %V32.i.i24.i.i102.exit127

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1186" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1129:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln59_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.1129:1 %br_ln59 = br void %V32.i.i24.i.i102.exit127

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1188" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.071:0 %store_ln59 = store i32 %add_ln59_4, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.071:1 %br_ln59 = br void %V32.i.i24.i.i102.exit70

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1190" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.172:0 %store_ln59 = store i32 %add_ln59_4, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.case.172:1 %br_ln59 = br void %V32.i.i24.i.i102.exit70

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1192" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln59_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0158:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln59_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0158:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit157

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1194" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="icmp_ln59_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1159:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="icmp_ln59_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1159:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit157

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1196" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0149:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1197" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0149:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit148

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1198" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1150:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1199" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="icmp_ln59_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1150:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit148

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1200" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit85:22 %sext_ln59_18 = sext i32 %add_ln59_8

]]></Node>
<StgValue><ssdm name="sext_ln59_18"/></StgValue>
</operation>

<operation id="1201" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.1.exit85:23 %sext_ln59_19 = sext i32 %tmp_85

]]></Node>
<StgValue><ssdm name="sext_ln59_19"/></StgValue>
</operation>

<operation id="1202" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit85:24 %sub_ln59_9 = sub i33 0, i33 %sext_ln59_18

]]></Node>
<StgValue><ssdm name="sub_ln59_9"/></StgValue>
</operation>

<operation id="1203" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.1.exit85:25 %icmp_ln59_9 = icmp_eq  i33 %sext_ln59_19, i33 %sub_ln59_9

]]></Node>
<StgValue><ssdm name="icmp_ln59_9"/></StgValue>
</operation>

<operation id="1204" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit85:26 %br_ln59 = br i1 %icmp_ln59_9, void %if.end.i.i.1.4, void %if.then.i.i.1.4

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1205" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.1.4:0 %br_ln59 = br i1 %tmp_10, void %V32.i.i24.i.i102.1.case.0143, void %V32.i.i24.i.i102.1.case.1144

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1206" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.exit142:0 %br_ln59 = br void %if.end.i.i.1.4

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1207" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.1.4:0 %add_ln59_9 = add i32 %tmp_85, i32 %add_ln59_8

]]></Node>
<StgValue><ssdm name="add_ln59_9"/></StgValue>
</operation>

<operation id="1208" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0100:0 %store_ln59 = store i32 %add_ln59_11, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1209" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0100:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit99

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1210" st_id="22" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1101:0 %store_ln59 = store i32 %add_ln59_11, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1101:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit99

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1212" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit109:13 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_283

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271"/></StgValue>
</operation>

<operation id="1213" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="16">
<![CDATA[
V32.i.i24.i.i102.2.exit109:14 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272 = load i16 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_288

]]></Node>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272"/></StgValue>
</operation>

<operation id="1214" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
V32.i.i24.i.i102.2.exit109:15 %tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_271, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_272, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="47" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit109:16 %sext_ln56_34 = sext i32 %tmp_48

]]></Node>
<StgValue><ssdm name="sext_ln56_34"/></StgValue>
</operation>

<operation id="1216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
V32.i.i24.i.i102.2.exit109:18 %shl_ln56_58 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i32.i15, i32 %tmp_123, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln56_58"/></StgValue>
</operation>

<operation id="1217" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit109:19 %mul_ln56_74 = mul i47 %sext_ln56_34, i47 %sext_ln39_24

]]></Node>
<StgValue><ssdm name="mul_ln56_74"/></StgValue>
</operation>

<operation id="1218" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
V32.i.i24.i.i102.2.exit109:20 %add_ln56_59 = add i47 %shl_ln56_58, i47 %mul_ln56_74

]]></Node>
<StgValue><ssdm name="add_ln56_59"/></StgValue>
</operation>

<operation id="1219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit109:21 %tmp_110 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln56_59, i32 15, i32 46

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit109:22 %sext_ln59_28 = sext i32 %add_ln59_13

]]></Node>
<StgValue><ssdm name="sext_ln59_28"/></StgValue>
</operation>

<operation id="1221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="33" op_0_bw="32">
<![CDATA[
V32.i.i24.i.i102.2.exit109:23 %sext_ln59_29 = sext i32 %tmp_110

]]></Node>
<StgValue><ssdm name="sext_ln59_29"/></StgValue>
</operation>

<operation id="1222" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.2.exit109:24 %sub_ln59_14 = sub i33 0, i33 %sext_ln59_28

]]></Node>
<StgValue><ssdm name="sub_ln59_14"/></StgValue>
</operation>

<operation id="1223" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
V32.i.i24.i.i102.2.exit109:25 %icmp_ln59_14 = icmp_eq  i33 %sext_ln59_29, i33 %sub_ln59_14

]]></Node>
<StgValue><ssdm name="icmp_ln59_14"/></StgValue>
</operation>

<operation id="1224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit109:26 %br_ln59 = br i1 %icmp_ln59_14, void %if.end.i.i.2.4, void %if.then.i.i.2.4

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i.2.4:0 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0158, void %V32.i.i24.i.i102.2.case.1159

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.exit157:0 %br_ln59 = br void %if.end.i.i.2.4

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1227" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.2.4:0 %add_ln59_14 = add i32 %tmp_110, i32 %add_ln59_13

]]></Node>
<StgValue><ssdm name="add_ln59_14"/></StgValue>
</operation>

<operation id="1228" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.2.4:1 %br_ln59 = br i1 %tmp_14, void %V32.i.i24.i.i102.2.case.0115, void %V32.i.i24.i.i102.2.case.1116

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1229" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.081:0 %store_ln59 = store i32 %add_ln59_7, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.081:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit80

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1231" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.182:0 %store_ln59 = store i32 %add_ln59_7, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.182:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit80

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1233" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0105:0 %store_ln59 = store i32 %add_ln59_12, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1234" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0105:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit104

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1235" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1106:0 %store_ln59 = store i32 %add_ln59_12, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1236" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1106:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit104

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1237" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0146:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0146:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit145

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1239" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1147:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="icmp_ln59_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1147:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit145

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1241" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln59_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0161:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln59_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0161:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit160

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1243" st_id="24" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="icmp_ln59_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1162:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="icmp_ln59_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1162:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit160

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1245" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.086:0 %store_ln59 = store i32 %add_ln59_8, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1246" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.086:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit85

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1247" st_id="25" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.187:0 %store_ln59 = store i32 %add_ln59_8, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.187:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit85

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1249" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0143:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.0143:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit142

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1251" st_id="26" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1144:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1252" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="icmp_ln59_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.1144:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit142

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1253" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.095:0 %store_ln59 = store i32 %add_ln59_9, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.095:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit94

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1255" st_id="27" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.196:0 %store_ln59 = store i32 %add_ln59_9, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.1.case.196:1 %br_ln59 = br void %V32.i.i24.i.i102.1.exit94

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1257" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln59_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0164:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="icmp_ln59_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0164:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit163

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1259" st_id="28" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="icmp_ln59_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1165:0 %store_ln59 = store i32 0, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1260" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="icmp_ln59_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1165:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit163

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1261" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0110:0 %store_ln59 = store i32 %add_ln59_13, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0110:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit109

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1263" st_id="29" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1111:0 %store_ln59 = store i32 %add_ln59_13, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1111:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit109

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1265" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0115:0 %store_ln59 = store i32 %add_ln59_14, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1266" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.0115:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit114

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1267" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1116:0 %store_ln59 = store i32 %add_ln59_14, i10 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1268" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i24.i.i102.2.case.1116:1 %br_ln59 = br void %V32.i.i24.i.i102.2.exit114

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="31" st_id="1454">
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
