[{"commit":{"message":"Represent Registers as values"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_Defs_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/gc\/z\/zBarrierSetAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/registerMap_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/register_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vmreg_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vmreg_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vmreg_riscv.inline.hpp"}],"sha":"3a126f1e73f7f9b27b944281a579615e262f3381"}]