<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_dsp</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_dsp'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_dsp')">kv_dsp</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.28</td>
<td class="s9 cl rt"><a href="mod2980.html#Line" > 93.93</a></td>
<td class="s5 cl rt"><a href="mod2980.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2980.html#Toggle" >  0.34</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2980.html#Branch" > 56.84</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2980.html#inst_tag_215183"  onclick="showContent('inst_tag_215183')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dsp.kv_dsp</a></td>
<td class="s5 cl rt"> 50.28</td>
<td class="s9 cl rt"><a href="mod2980.html#Line" > 93.93</a></td>
<td class="s5 cl rt"><a href="mod2980.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2980.html#Toggle" >  0.34</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2980.html#Branch" > 56.84</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_dsp'>
<hr>
<a name="inst_tag_215183"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_215183" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dsp.kv_dsp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.28</td>
<td class="s9 cl rt"><a href="mod2980.html#Line" > 93.93</a></td>
<td class="s5 cl rt"><a href="mod2980.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod2980.html#Toggle" >  0.34</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2980.html#Branch" > 56.84</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.24</td>
<td class="s9 cl rt"> 93.93</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.20</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.84</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod371.html#inst_tag_16298" >kv_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1455.html#inst_tag_77862" id="tag_urg_inst_77862">mul32_lv1_W0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1455.html#inst_tag_77863" id="tag_urg_inst_77863">mul32_lv1_W1</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_dsp'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2980.html" >kv_dsp</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>544</td><td>511</td><td>93.93</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93381</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93421</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93499</td><td>22</td><td>22</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93540</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93556</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93595</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93667</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93707</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93809</td><td>22</td><td>22</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93854</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93870</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93924</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>93954</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94014</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94050</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94103</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94131</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94169</td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94229</td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94298</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94307</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>94318</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94341</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>94350</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94432</td><td>37</td><td>37</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94482</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94532</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94560</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94582</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94628</td><td>28</td><td>28</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94678</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94723</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>94732</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94764</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>94773</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94814</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94844</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94868</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94895</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94913</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>94922</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>94962</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>95000</td><td>27</td><td>27</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>95054</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>95080</td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>95125</td><td>21</td><td>21</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>95163</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>95195</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>95220</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95229</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95252</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>95263</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95280</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>95297</td><td>6</td><td>4</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
93380                   begin
93381      1/1              adder_in1 = {17{neg1}} ^ {(se1 &amp; op1[15]),op1};
93382      1/1              adder_in2 = {17{neg2}} ^ {(se2 &amp; op2[15]),op2};
93383      1/1              adder_cin = neg1 | neg2;
93384      1/1              adder_out = adder_in1 + adder_in2 + {16'd0,adder_cin};
93385      1/1              cmpeq_out = (op1 == op2);
93386      1/1              simd16_addcmp_func = {cmpeq_out,adder_out};
93387                   end
93388                   endfunction
93389                   function  [16:0] simd16_addcmp_result;
93390                   input is_func_sub;
93391                   input is_func_cmpeq;
93392                   input is_func_cmplt;
93393                   input is_func_cmple;
93394                   input is_func_min;
93395                   input is_func_max;
93396                   input is_func_clip;
93397                   input is_type_wrap;
93398                   input is_type_halve;
93399                   input is_type_s_sat;
93400                   input is_type_u_sat;
93401                   input [15:0] cmp_op1;
93402                   input [15:0] cmp_op2;
93403                   input [17:0] din;
93404                   reg [15:0] dout;
93405                   reg ovfout;
93406                   reg is_eq;
93407                   reg is_lt;
93408                   reg is_le;
93409                   reg is_gt;
93410                   reg exceed_clip_bound;
93411                   reg wrap_sel;
93412                   reg halve_sel;
93413                   reg s_ovf_sel;
93414                   reg s_udf_sel;
93415                   reg u_ovf_sel;
93416                   reg u_udf_sel;
93417                   reg cmp_op1_sel;
93418                   reg cmp_op2_sel;
93419                   reg cmp_t_sel;
93420                   begin
93421      1/1              is_eq = din[17];
93422      1/1              is_lt = din[16];
93423      1/1              is_le = is_eq | is_lt;
93424      1/1              is_gt = !is_le;
93425      1/1              exceed_clip_bound = is_func_clip &amp; ((!cmp_op1[15] &amp; is_gt) | (cmp_op1[15] &amp; is_lt));
93426      1/1              halve_sel = is_type_halve;
93427      1/1              s_ovf_sel = is_type_s_sat &amp; (din[16:15] == 2'b01);
93428      1/1              s_udf_sel = is_type_s_sat &amp; (din[16:15] == 2'b10);
93429      1/1              u_ovf_sel = is_type_u_sat &amp; din[16] &amp; !is_func_sub;
93430      1/1              u_udf_sel = is_type_u_sat &amp; din[16] &amp; is_func_sub;
93431      1/1              wrap_sel = is_type_wrap | (is_type_s_sat &amp; !(s_ovf_sel | s_udf_sel)) | (is_type_u_sat &amp; !(u_ovf_sel | u_udf_sel));
93432      1/1              cmp_t_sel = (is_func_cmpeq &amp; is_eq) | (is_func_cmplt &amp; is_lt) | (is_func_cmple &amp; is_le);
93433      1/1              cmp_op1_sel = (is_func_min &amp; din[16]) | (is_func_max &amp; !din[16]) | (is_func_clip &amp; !exceed_clip_bound);
93434      1/1              cmp_op2_sel = (is_func_min &amp; !din[16]) | (is_func_max &amp; din[16]) | (is_func_clip &amp; exceed_clip_bound);
93435      1/1              dout = ({16{wrap_sel}} &amp; din[15:0]) | ({16{halve_sel}} &amp; din[16:1]) | ({16{s_ovf_sel}} &amp; 16'h7fff) | ({16{s_udf_sel}} &amp; 16'h8000) | ({16{u_ovf_sel}} &amp; 16'hffff) | ({16{u_udf_sel}} &amp; 16'h0000) | ({16{cmp_t_sel}} &amp; 16'hffff) | ({16{cmp_op1_sel}} &amp; cmp_op1) | ({16{cmp_op2_sel}} &amp; cmp_op2);
93436      1/1              ovfout = s_ovf_sel | s_udf_sel | u_ovf_sel | u_udf_sel | exceed_clip_bound;
93437      1/1              simd16_addcmp_result = {ovfout,dout};
93438                   end
93439                   endfunction
93440                   assign simd16_addcmp_se1_H0 = function_simd_s_add16 | function_simd_s_sub16 | function_simd_s_as16 | function_simd_s_sa16 | function_simd_s_cmplt16 | function_simd_s_cmple16 | function_simd_s_min16 | function_simd_s_max16 | function_simd_s_abs16 | function_simd_s_clip16;
93441                   assign simd16_addcmp_se1_H1 = simd16_addcmp_se1_H0;
93442                   assign simd16_addcmp_se1_H2 = simd16_addcmp_se1_H0;
93443                   assign simd16_addcmp_se1_H3 = simd16_addcmp_se1_H0;
93444                   assign simd16_addcmp_se2_H0 = function_simd_s_add16 | function_simd_s_sub16 | function_simd_s_as16 | function_simd_s_sa16 | function_simd_s_cmplt16 | function_simd_s_cmple16 | function_simd_s_min16 | function_simd_s_max16 | function_simd_s_abs16 | function_simd_s_clip16;
93445                   assign simd16_addcmp_se2_H1 = simd16_addcmp_se2_H0;
93446                   assign simd16_addcmp_se2_H2 = simd16_addcmp_se2_H0;
93447                   assign simd16_addcmp_se2_H3 = simd16_addcmp_se2_H0;
93448                   assign simd16_addcmp_neg1_H0 = (function_simd_s_abs16 &amp; simd16_op1_H0[15]);
93449                   assign simd16_addcmp_neg1_H1 = (function_simd_s_abs16 &amp; simd16_op1_H1[15]);
93450                   assign simd16_addcmp_neg1_H2 = (function_simd_s_abs16 &amp; simd16_op1_H2[15]);
93451                   assign simd16_addcmp_neg1_H3 = (function_simd_s_abs16 &amp; simd16_op1_H3[15]);
93452                   assign simd16_addcmp_neg2_H0 = function_simd_s_sub16 | function_simd_u_sub16 | function_simd_s_as16 | function_simd_u_as16 | function_simd_s_cmplt16 | function_simd_u_cmplt16 | function_simd_s_cmple16 | function_simd_u_cmple16 | function_simd_s_min16 | function_simd_u_min16 | function_simd_s_max16 | function_simd_u_max16 | function_simd_s_clip16;
93453                   assign simd16_addcmp_neg2_H1 = function_simd_s_sub16 | function_simd_u_sub16 | function_simd_s_sa16 | function_simd_u_sa16 | function_simd_s_cmplt16 | function_simd_u_cmplt16 | function_simd_s_cmple16 | function_simd_u_cmple16 | function_simd_s_min16 | function_simd_u_min16 | function_simd_s_max16 | function_simd_u_max16 | function_simd_s_clip16;
93454                   assign simd16_addcmp_neg2_H2 = simd16_addcmp_neg2_H0;
93455                   assign simd16_addcmp_neg2_H3 = simd16_addcmp_neg2_H1;
93456                   assign simd16_addcmp_out_H0 = simd16_addcmp_func(simd16_addcmp_se1_H0, simd16_addcmp_se2_H0, simd16_addcmp_neg1_H0, simd16_addcmp_neg2_H0, simd16_op1_H0, simd16_op2_H0);
93457                   assign simd16_addcmp_out_H1 = simd16_addcmp_func(simd16_addcmp_se1_H1, simd16_addcmp_se2_H1, simd16_addcmp_neg1_H1, simd16_addcmp_neg2_H1, simd16_op1_H1, simd16_op2_H1);
93458                   assign simd16_addcmp_out_H2 = simd16_addcmp_func(simd16_addcmp_se1_H2, simd16_addcmp_se2_H2, simd16_addcmp_neg1_H2, simd16_addcmp_neg2_H2, simd16_op1_H2, simd16_op2_H2);
93459                   assign simd16_addcmp_out_H3 = simd16_addcmp_func(simd16_addcmp_se1_H3, simd16_addcmp_se2_H3, simd16_addcmp_neg1_H3, simd16_addcmp_neg2_H3, simd16_op1_H3, simd16_op2_H3);
93460                   assign simd16_addcmp_wrap = result_simd_s_wrap16;
93461                   assign simd16_addcmp_halve = result_simd_s_halve16 | result_simd_u_halve16;
93462                   assign simd16_addcmp_s_sat = result_simd_s_sat16;
93463                   assign simd16_addcmp_u_sat = result_simd_u_sat16;
93464                   assign simd16_addcmp_result_H0 = simd16_addcmp_result(simd16_addcmp_neg2_H0, function_simd_s_cmpeq16, (function_simd_s_cmplt16 | function_simd_u_cmplt16), (function_simd_s_cmple16 | function_simd_u_cmple16), (function_simd_s_min16 | function_simd_u_min16), (function_simd_s_max16 | function_simd_u_max16), function_simd_s_clip16, simd16_addcmp_wrap, simd16_addcmp_halve, simd16_addcmp_s_sat, simd16_addcmp_u_sat, simd16_op1_H0, simd16_op2_H0, simd16_addcmp_out_H0);
93465                   assign simd16_addcmp_result_H1 = simd16_addcmp_result(simd16_addcmp_neg2_H1, function_simd_s_cmpeq16, (function_simd_s_cmplt16 | function_simd_u_cmplt16), (function_simd_s_cmple16 | function_simd_u_cmple16), (function_simd_s_min16 | function_simd_u_min16), (function_simd_s_max16 | function_simd_u_max16), function_simd_s_clip16, simd16_addcmp_wrap, simd16_addcmp_halve, simd16_addcmp_s_sat, simd16_addcmp_u_sat, simd16_op1_H1, simd16_op2_H1, simd16_addcmp_out_H1);
93466                   assign simd16_addcmp_result_H2 = simd16_addcmp_result(simd16_addcmp_neg2_H2, function_simd_s_cmpeq16, (function_simd_s_cmplt16 | function_simd_u_cmplt16), (function_simd_s_cmple16 | function_simd_u_cmple16), (function_simd_s_min16 | function_simd_u_min16), (function_simd_s_max16 | function_simd_u_max16), function_simd_s_clip16, simd16_addcmp_wrap, simd16_addcmp_halve, simd16_addcmp_s_sat, simd16_addcmp_u_sat, simd16_op1_H2, simd16_op2_H2, simd16_addcmp_out_H2);
93467                   assign simd16_addcmp_result_H3 = simd16_addcmp_result(simd16_addcmp_neg2_H3, function_simd_s_cmpeq16, (function_simd_s_cmplt16 | function_simd_u_cmplt16), (function_simd_s_cmple16 | function_simd_u_cmple16), (function_simd_s_min16 | function_simd_u_min16), (function_simd_s_max16 | function_simd_u_max16), function_simd_s_clip16, simd16_addcmp_wrap, simd16_addcmp_halve, simd16_addcmp_s_sat, simd16_addcmp_u_sat, simd16_op1_H3, simd16_op2_H3, simd16_addcmp_out_H3);
93468                   assign simd16_addcmp_result_64b = {simd16_addcmp_result_H3[15:0],simd16_addcmp_result_H2[15:0],simd16_addcmp_result_H1[15:0],simd16_addcmp_result_H0[15:0]};
93469                   assign simd16_addcmp_ovf_set = simd16_addcmp_result_H0[16] | simd16_addcmp_result_H1[16] | simd16_addcmp_result_H2[16] | simd16_addcmp_result_H3[16];
93470                   function  [16:0] simd16_shift;
93471                   integer i;
93472                   input is_func_slra;
93473                   input is_func_sll;
93474                   input rnd;
93475                   input sat;
93476                   input se;
93477                   input [15:0] op1;
93478                   input [4:0] amt;
93479                   reg is_pos_amt;
93480                   reg is_neg_amt;
93481                   reg is_ovf_amt;
93482                   reg is_shift_l;
93483                   reg [3:0] shift_amt;
93484                   reg [31:0] shift_l_din;
93485                   reg [31:0] shift_r_din;
93486                   reg [31:0] shift_din;
93487                   reg signed [31:0] shift_r_dout;
93488                   reg [31:0] shift_l_dout;
93489                   reg [31:0] shift_dout;
93490                   reg is_type_s_rnd;
93491                   reg is_type_s_sat;
93492                   reg s_rnd_sel;
93493                   reg s_ovf_sel;
93494                   reg s_udf_sel;
93495                   reg [16:0] rnd_dout;
93496                   reg [15:0] result;
93497                   reg ovfout;
93498                   begin
93499      1/1              is_pos_amt = is_func_slra &amp; !amt[4];
93500      1/1              is_neg_amt = is_func_slra &amp; amt[4];
93501      1/1              is_ovf_amt = is_func_slra &amp; (amt[4:0] == 5'd16);
93502      1/1              is_shift_l = is_func_sll | is_pos_amt;
93503      1/1              shift_amt = is_ovf_amt ? 4'd15 : is_neg_amt ? (~amt[3:0] + 4'd1) : amt[3:0];
93504      1/1              shift_r_din = {{15{(se &amp; op1[15])}},op1,1'b0};
93505      1/1              for (i = 0; i &lt; 32; i = i + 1) begin:gen_shift_l_din
93506      1/1                  shift_l_din[i] = shift_r_din[31 - i];
93507                       end
93508      1/1              shift_din = is_shift_l ? shift_l_din : shift_r_din;
93509      1/1              shift_r_dout = $signed(shift_din) &gt;&gt;&gt; shift_amt;
93510      1/1              for (i = 0; i &lt; 32; i = i + 1) begin:gen_shift_l_dout
93511      1/1                  shift_l_dout[i] = shift_r_dout[31 - i];
93512                       end
93513      1/1              shift_dout = is_shift_l ? shift_l_dout : shift_r_dout;
93514      1/1              is_type_s_rnd = is_func_slra ? (rnd &amp; is_neg_amt) : rnd;
93515      1/1              is_type_s_sat = is_func_slra ? (sat &amp; is_pos_amt) : sat;
93516      1/1              s_ovf_sel = is_type_s_sat &amp; !shift_dout[31] &amp; (shift_dout[30:16] != 15'h0000);
93517      1/1              s_udf_sel = is_type_s_sat &amp; shift_dout[31] &amp; (shift_dout[30:16] != 15'h7fff);
93518      1/1              s_rnd_sel = !(s_ovf_sel | s_udf_sel);
93519      1/1              rnd_dout = shift_dout[16:0] + {16'd0,is_type_s_rnd};
93520      1/1              result = ({16{s_rnd_sel}} &amp; rnd_dout[16:1]) | ({16{s_ovf_sel}} &amp; 16'h7fff) | ({16{s_udf_sel}} &amp; 16'h8000);
93521      1/1              ovfout = s_ovf_sel | s_udf_sel;
93522      1/1              simd16_shift = {ovfout,result};
93523                   end
93524                   endfunction
93525                   assign simd16_shift_result_H0 = simd16_shift(function_simd_s_slra16, function_simd_s_sll16, (result_simd_s_rnd16 | result_simd_s_rndsat16), (result_simd_s_sat16 | result_simd_s_rndsat16), !function_simd_u_srl16, simd16_op1_H0, dsp_data_src2[4:0]);
93526                   assign simd16_shift_result_H1 = simd16_shift(function_simd_s_slra16, function_simd_s_sll16, (result_simd_s_rnd16 | result_simd_s_rndsat16), (result_simd_s_sat16 | result_simd_s_rndsat16), !function_simd_u_srl16, simd16_op1_H1, dsp_data_src2[4:0]);
93527                   assign simd16_shift_result_H2 = simd16_shift(function_simd_s_slra16, function_simd_s_sll16, (result_simd_s_rnd16 | result_simd_s_rndsat16), (result_simd_s_sat16 | result_simd_s_rndsat16), !function_simd_u_srl16, simd16_op1_H2, dsp_data_src2[4:0]);
93528                   assign simd16_shift_result_H3 = simd16_shift(function_simd_s_slra16, function_simd_s_sll16, (result_simd_s_rnd16 | result_simd_s_rndsat16), (result_simd_s_sat16 | result_simd_s_rndsat16), !function_simd_u_srl16, simd16_op1_H3, dsp_data_src2[4:0]);
93529                   assign simd16_shift_result_64b = {simd16_shift_result_H3[15:0],simd16_shift_result_H2[15:0],simd16_shift_result_H1[15:0],simd16_shift_result_H0[15:0]};
93530                   assign simd16_shift_ovf_set = simd16_shift_result_H0[16] | simd16_shift_result_H1[16] | simd16_shift_result_H2[16] | simd16_shift_result_H3[16];
93531                   function  [31:0] simd16_mul_func;
93532                   input se1;
93533                   input se2;
93534                   input [15:0] op1;
93535                   input [15:0] op2;
93536                   reg [33:0] mul_in1;
93537                   reg [33:0] mul_in2;
93538                   reg signed [33:0] mul_out;
93539                   begin
93540      1/1              mul_in1 = {{18{(se1 &amp; op1[15])}},op1};
93541      1/1              mul_in2 = {{18{(se2 &amp; op2[15])}},op2};
93542      1/1              mul_out = $signed(mul_in1) * $signed(mul_in2);
93543      1/1              simd16_mul_func = mul_out[31:0];
93544                   end
93545                   endfunction
93546                   function  [16:0] simd16_mul_result;
93547                   input is_type_s_sat;
93548                   input [15:0] op1;
93549                   input [15:0] op2;
93550                   input [31:0] din;
93551                   reg [15:0] dout;
93552                   reg ovfout;
93553                   reg s_ovf_sel;
93554                   reg sra15_sel;
93555                   begin
93556      1/1              s_ovf_sel = is_type_s_sat &amp; (op1 == 16'h8000) &amp; (op2 == 16'h8000);
93557      1/1              sra15_sel = !s_ovf_sel;
93558      1/1              dout = ({16{sra15_sel}} &amp; din[30:15]) | ({16{s_ovf_sel}} &amp; 16'h7fff);
93559      1/1              ovfout = s_ovf_sel;
93560      1/1              simd16_mul_result = {ovfout,dout};
93561                   end
93562                   endfunction
93563                   assign simd16_mul_se1_H0 = function_simd_s_mul16 | function_psimd_s_mul16x16_acc32_func0 | function_psimd_s_mul16x16_acc32_func1 | function_psimd_s_mul16x16_acc32_func2 | function_psimd_s_mul16x16_acc32_func3 | function_psimd_s_mul16x16_acc32_func4 | function_psimd_s_mul16x16_acc32_func5 | function_psimd_s_mul16x16_acc32_func6 | function_psimd_s_mul16x16_acc64_func0 | function_psimd_s_mul16x16_out64 | function_64p_s_mul16x16_acc64_func0 | function_64p_s_mul16x16_acc64_func1 | function_64p_s_mul16x16_acc64_func2 | function_64p_s_mul16x16_acc64_func3 | function_nsimd_s_mul16x16 | function_nsimd_s_mul16x16_double32 | function_nsimd_s_mul16x16_double32_acc32;
93564                   assign simd16_mul_se1_H1 = simd16_mul_se1_H0;
93565                   assign simd16_mul_se1_H2 = simd16_mul_se1_H0;
93566                   assign simd16_mul_se1_H3 = simd16_mul_se1_H0;
93567                   assign simd16_mul_se2_H0 = function_simd_s_mul16 | function_psimd_s_mul16x16_acc32_func0 | function_psimd_s_mul16x16_acc32_func1 | function_psimd_s_mul16x16_acc32_func2 | function_psimd_s_mul16x16_acc32_func3 | function_psimd_s_mul16x16_acc32_func4 | function_psimd_s_mul16x16_acc32_func5 | function_psimd_s_mul16x16_acc32_func6 | function_psimd_s_mul16x16_acc64_func0 | function_psimd_s_mul16x16_out64 | function_64p_s_mul16x16_acc64_func0 | function_64p_s_mul16x16_acc64_func1 | function_64p_s_mul16x16_acc64_func2 | function_64p_s_mul16x16_acc64_func3 | function_nsimd_s_mul16x16 | function_nsimd_s_mul16x16_double32 | function_nsimd_s_mul16x16_double32_acc32;
93568                   assign simd16_mul_se2_H1 = simd16_mul_se2_H0;
93569                   assign simd16_mul_se2_H2 = simd16_mul_se2_H0;
93570                   assign simd16_mul_se2_H3 = simd16_mul_se2_H0;
93571                   assign simd16_mul_out_H0 = simd16_mul_func(simd16_mul_se1_H0, simd16_mul_se2_H0, simd16_op1_H0, simd16_op2_H0);
93572                   assign simd16_mul_out_H1 = simd16_mul_func(simd16_mul_se1_H1, simd16_mul_se2_H1, simd16_op1_H1, simd16_op2_H1);
93573                   assign simd16_mul_out_H2 = simd16_mul_func(simd16_mul_se1_H2, simd16_mul_se2_H2, simd16_op1_H2, simd16_op2_H2);
93574                   assign simd16_mul_out_H3 = simd16_mul_func(simd16_mul_se1_H3, simd16_mul_se2_H3, simd16_op1_H3, simd16_op2_H3);
93575                   assign simd16_mul_s_sat = result_simd_s_sat16;
93576                   assign simd16_mul_result_H0 = simd16_mul_result(simd16_mul_s_sat, simd16_mul_op1_H0, simd16_mul_op2_H0, simd16_mul_out_H0);
93577                   assign simd16_mul_result_H1 = simd16_mul_result(simd16_mul_s_sat, simd16_mul_op1_H1, simd16_mul_op2_H1, simd16_mul_out_H1);
93578                   assign simd16_mul_result_H2 = simd16_mul_result(simd16_mul_s_sat, simd16_mul_op1_H2, simd16_mul_op2_H2, simd16_mul_out_H2);
93579                   assign simd16_mul_result_H3 = simd16_mul_result(simd16_mul_s_sat, simd16_mul_op1_H3, simd16_mul_op2_H3, simd16_mul_out_H3);
93580                   assign simd16_mul_result_64b = {simd16_mul_result_H3[15:0],simd16_mul_result_H2[15:0],simd16_mul_result_H1[15:0],simd16_mul_result_H0[15:0]};
93581                   assign simd16_mul_ovf_set = simd16_mul_result_H0[16] | simd16_mul_result_H1[16] | simd16_mul_result_H2[16] | simd16_mul_result_H3[16];
93582                   assign simd16_swap_result_64b = {simd16_op1_H2[15:0],simd16_op1_H3[15:0],simd16_op1_H0[15:0],simd16_op1_H1[15:0]};
93583                   assign simd16_swap_ovf_set = 1'b0;
93584                   function  [15:0] simd16_clz;
93585                   input is_func_clz;
93586                   input is_func_clo;
93587                   input is_func_clrs;
93588                   input [15:0] op1;
93589                   reg [15:0] clz_in_16b;
93590                   reg [7:0] clz_in_8b;
93591                   reg [3:0] clz_in_4b;
93592                   reg [3:0] clz_out;
93593                   reg clz_in_eqz;
93594                   begin
93595      1/1              clz_in_16b = ({16{is_func_clz}} &amp; op1) | ({16{is_func_clo}} &amp; ~op1) | ({16{is_func_clrs}} &amp; ({op1[14:0],!op1[15]} ^ {16{op1[15]}}));
93596      1/1              clz_out[3] = (clz_in_16b[15:8] == 8'd0);
93597      1/1              clz_in_8b = clz_out[3] ? clz_in_16b[7:0] : clz_in_16b[15:8];
93598      1/1              clz_out[2] = (clz_in_8b[7:4] == 4'd0);
93599      1/1              clz_in_4b = clz_out[2] ? clz_in_8b[3:0] : clz_in_8b[7:4];
93600      1/1              clz_out[1] = (clz_in_4b[3:2] == 2'd0);
93601      1/1              clz_out[0] = clz_out[1] ? !clz_in_4b[1] : !clz_in_4b[3];
93602      1/1              clz_in_eqz = (clz_in_16b == 16'd0);
93603      1/1              simd16_clz = clz_in_eqz ? 16'd16 : {12'd0,clz_out[3:0]};
93604                   end
93605                   endfunction
93606                   assign simd16_clz_result_H0 = simd16_clz(function_simd_s_clz16, function_simd_s_clo16, function_simd_s_clrs16, simd16_op1_H0);
93607                   assign simd16_clz_result_H1 = simd16_clz(function_simd_s_clz16, function_simd_s_clo16, function_simd_s_clrs16, simd16_op1_H1);
93608                   assign simd16_clz_result_H2 = simd16_clz(function_simd_s_clz16, function_simd_s_clo16, function_simd_s_clrs16, simd16_op1_H2);
93609                   assign simd16_clz_result_H3 = simd16_clz(function_simd_s_clz16, function_simd_s_clo16, function_simd_s_clrs16, simd16_op1_H3);
93610                   assign simd16_clz_result_64b = {simd16_clz_result_H3[15:0],simd16_clz_result_H2[15:0],simd16_clz_result_H1[15:0],simd16_clz_result_H0[15:0]};
93611                   assign simd16_clz_ovf_set = 1'b0;
93612                   assign simd16_result_addcmp_sel = function_simd_s_add16 | function_simd_u_add16 | function_simd_s_sub16 | function_simd_u_sub16 | function_simd_s_as16 | function_simd_u_as16 | function_simd_s_sa16 | function_simd_u_sa16 | function_simd_s_cmpeq16 | function_simd_s_cmplt16 | function_simd_u_cmplt16 | function_simd_s_cmple16 | function_simd_u_cmple16 | function_simd_s_min16 | function_simd_u_min16 | function_simd_s_max16 | function_simd_u_max16 | function_simd_s_abs16 | function_simd_s_clip16;
93613                   assign simd16_result_shift_sel = function_simd_s_sra16 | function_simd_u_srl16 | function_simd_s_sll16 | function_simd_s_slra16;
93614                   assign simd16_result_mul_sel = function_simd_s_mul16;
93615                   assign simd16_result_swap_sel = function_simd_s_swap16;
93616                   assign simd16_result_clz_sel = function_simd_s_clz16 | function_simd_s_clo16 | function_simd_s_clrs16;
93617                   assign stage1_simd16_final_result_64b = ({64{simd16_result_addcmp_sel}} &amp; simd16_addcmp_result_64b) | ({64{simd16_result_shift_sel}} &amp; simd16_shift_result_64b) | ({64{simd16_result_swap_sel}} &amp; simd16_swap_result_64b) | ({64{simd16_result_clz_sel}} &amp; simd16_clz_result_64b);
93618                   assign stage1_simd16_final_ovf_set = (simd16_result_addcmp_sel &amp; simd16_addcmp_ovf_set) | (simd16_result_shift_sel &amp; simd16_shift_ovf_set) | (simd16_result_swap_sel &amp; simd16_swap_ovf_set) | (simd16_result_clz_sel &amp; simd16_clz_ovf_set);
93619                   assign simd8_op1_base_sel = operand_simd_op8 | operand_simd_clip_op8 | operand_simd_cross_op8 | operand_psimd_op8 | operand_psimd_cross_op8;
93620                   assign simd8_op2_base_sel = operand_simd_op8 | operand_psimd_op8;
93621                   assign simd8_op2_cross_sel = operand_simd_cross_op8 | operand_psimd_cross_op8;
93622                   assign simd8_op2_clipmin_sel_B0 = operand_simd_clip_op8 &amp; dsp_src1_B0[7];
93623                   assign simd8_op2_clipmax_sel_B0 = operand_simd_clip_op8 &amp; !dsp_src1_B0[7];
93624                   assign simd8_op2_clipmin_sel_B1 = operand_simd_clip_op8 &amp; dsp_src1_B1[7];
93625                   assign simd8_op2_clipmax_sel_B1 = operand_simd_clip_op8 &amp; !dsp_src1_B1[7];
93626                   assign simd8_op2_clipmin_sel_B2 = operand_simd_clip_op8 &amp; dsp_src1_B2[7];
93627                   assign simd8_op2_clipmax_sel_B2 = operand_simd_clip_op8 &amp; !dsp_src1_B2[7];
93628                   assign simd8_op2_clipmin_sel_B3 = operand_simd_clip_op8 &amp; dsp_src1_B3[7];
93629                   assign simd8_op2_clipmax_sel_B3 = operand_simd_clip_op8 &amp; !dsp_src1_B3[7];
93630                   assign simd8_op2_clipmin_sel_B4 = operand_simd_clip_op8 &amp; dsp_src1_B4[7];
93631                   assign simd8_op2_clipmax_sel_B4 = operand_simd_clip_op8 &amp; !dsp_src1_B4[7];
93632                   assign simd8_op2_clipmin_sel_B5 = operand_simd_clip_op8 &amp; dsp_src1_B5[7];
93633                   assign simd8_op2_clipmax_sel_B5 = operand_simd_clip_op8 &amp; !dsp_src1_B5[7];
93634                   assign simd8_op2_clipmin_sel_B6 = operand_simd_clip_op8 &amp; dsp_src1_B6[7];
93635                   assign simd8_op2_clipmax_sel_B6 = operand_simd_clip_op8 &amp; !dsp_src1_B6[7];
93636                   assign simd8_op2_clipmin_sel_B7 = operand_simd_clip_op8 &amp; dsp_src1_B7[7];
93637                   assign simd8_op2_clipmax_sel_B7 = operand_simd_clip_op8 &amp; !dsp_src1_B7[7];
93638                   assign simd8_op1_B0 = ({8{simd8_op1_base_sel}} &amp; dsp_src1_B0);
93639                   assign simd8_op2_B0 = ({8{simd8_op2_base_sel}} &amp; dsp_src2_B0) | ({8{simd8_op2_cross_sel}} &amp; dsp_src2_B1) | ({8{simd8_op2_clipmin_sel_B0}} &amp; dsp_clipmin_B) | ({8{simd8_op2_clipmax_sel_B0}} &amp; dsp_clipmax_B);
93640                   assign simd8_op1_B1 = ({8{simd8_op1_base_sel}} &amp; dsp_src1_B1);
93641                   assign simd8_op2_B1 = ({8{simd8_op2_base_sel}} &amp; dsp_src2_B1) | ({8{simd8_op2_cross_sel}} &amp; dsp_src2_B0) | ({8{simd8_op2_clipmin_sel_B1}} &amp; dsp_clipmin_B) | ({8{simd8_op2_clipmax_sel_B1}} &amp; dsp_clipmax_B);
93642                   assign simd8_op1_B2 = ({8{simd8_op1_base_sel}} &amp; dsp_src1_B2);
93643                   assign simd8_op2_B2 = ({8{simd8_op2_base_sel}} &amp; dsp_src2_B2) | ({8{simd8_op2_cross_sel}} &amp; dsp_src2_B3) | ({8{simd8_op2_clipmin_sel_B2}} &amp; dsp_clipmin_B) | ({8{simd8_op2_clipmax_sel_B2}} &amp; dsp_clipmax_B);
93644                   assign simd8_op1_B3 = ({8{simd8_op1_base_sel}} &amp; dsp_src1_B3);
93645                   assign simd8_op2_B3 = ({8{simd8_op2_base_sel}} &amp; dsp_src2_B3) | ({8{simd8_op2_cross_sel}} &amp; dsp_src2_B2) | ({8{simd8_op2_clipmin_sel_B3}} &amp; dsp_clipmin_B) | ({8{simd8_op2_clipmax_sel_B3}} &amp; dsp_clipmax_B);
93646                   assign simd8_op1_B4 = ({8{simd8_op1_base_sel}} &amp; dsp_src1_B4);
93647                   assign simd8_op2_B4 = ({8{simd8_op2_base_sel}} &amp; dsp_src2_B4) | ({8{simd8_op2_cross_sel}} &amp; dsp_src2_B5) | ({8{simd8_op2_clipmin_sel_B4}} &amp; dsp_clipmin_B) | ({8{simd8_op2_clipmax_sel_B4}} &amp; dsp_clipmax_B);
93648                   assign simd8_op1_B5 = ({8{simd8_op1_base_sel}} &amp; dsp_src1_B5);
93649                   assign simd8_op2_B5 = ({8{simd8_op2_base_sel}} &amp; dsp_src2_B5) | ({8{simd8_op2_cross_sel}} &amp; dsp_src2_B4) | ({8{simd8_op2_clipmin_sel_B5}} &amp; dsp_clipmin_B) | ({8{simd8_op2_clipmax_sel_B5}} &amp; dsp_clipmax_B);
93650                   assign simd8_op1_B6 = ({8{simd8_op1_base_sel}} &amp; dsp_src1_B6);
93651                   assign simd8_op2_B6 = ({8{simd8_op2_base_sel}} &amp; dsp_src2_B6) | ({8{simd8_op2_cross_sel}} &amp; dsp_src2_B7) | ({8{simd8_op2_clipmin_sel_B6}} &amp; dsp_clipmin_B) | ({8{simd8_op2_clipmax_sel_B6}} &amp; dsp_clipmax_B);
93652                   assign simd8_op1_B7 = ({8{simd8_op1_base_sel}} &amp; dsp_src1_B7);
93653                   assign simd8_op2_B7 = ({8{simd8_op2_base_sel}} &amp; dsp_src2_B7) | ({8{simd8_op2_cross_sel}} &amp; dsp_src2_B6) | ({8{simd8_op2_clipmin_sel_B7}} &amp; dsp_clipmin_B) | ({8{simd8_op2_clipmax_sel_B7}} &amp; dsp_clipmax_B);
93654                   function  [9:0] simd8_addcmp_func;
93655                   input se1;
93656                   input se2;
93657                   input neg1;
93658                   input neg2;
93659                   input [7:0] op1;
93660                   input [7:0] op2;
93661                   reg [8:0] adder_in1;
93662                   reg [8:0] adder_in2;
93663                   reg adder_cin;
93664                   reg [8:0] adder_out;
93665                   reg cmpeq_out;
93666                   begin
93667      1/1              adder_in1 = {9{neg1}} ^ {(se1 &amp; op1[7]),op1};
93668      1/1              adder_in2 = {9{neg2}} ^ {(se2 &amp; op2[7]),op2};
93669      1/1              adder_cin = neg1 | neg2;
93670      1/1              adder_out = adder_in1 + adder_in2 + {8'd0,adder_cin};
93671      1/1              cmpeq_out = (op1 == op2);
93672      1/1              simd8_addcmp_func = {cmpeq_out,adder_out};
93673                   end
93674                   endfunction
93675                   function  [8:0] simd8_addcmp_result;
93676                   input is_func_sub;
93677                   input is_func_cmpeq;
93678                   input is_func_cmplt;
93679                   input is_func_cmple;
93680                   input is_func_min;
93681                   input is_func_max;
93682                   input is_func_clip;
93683                   input is_type_wrap;
93684                   input is_type_halve;
93685                   input is_type_s_sat;
93686                   input is_type_u_sat;
93687                   input [7:0] cmp_op1;
93688                   input [7:0] cmp_op2;
93689                   input [9:0] din;
93690                   reg [7:0] dout;
93691                   reg ovfout;
93692                   reg is_eq;
93693                   reg is_lt;
93694                   reg is_le;
93695                   reg is_gt;
93696                   reg exceed_clip_bound;
93697                   reg wrap_sel;
93698                   reg halve_sel;
93699                   reg s_ovf_sel;
93700                   reg s_udf_sel;
93701                   reg u_ovf_sel;
93702                   reg u_udf_sel;
93703                   reg cmp_op1_sel;
93704                   reg cmp_op2_sel;
93705                   reg cmp_t_sel;
93706                   begin
93707      1/1              is_eq = din[9];
93708      1/1              is_lt = din[8];
93709      1/1              is_le = is_eq | is_lt;
93710      1/1              is_gt = !is_le;
93711      1/1              exceed_clip_bound = is_func_clip &amp; ((!cmp_op1[7] &amp; is_gt) | (cmp_op1[7] &amp; is_lt));
93712      1/1              halve_sel = is_type_halve;
93713      1/1              s_ovf_sel = is_type_s_sat &amp; (din[8:7] == 2'b01);
93714      1/1              s_udf_sel = is_type_s_sat &amp; (din[8:7] == 2'b10);
93715      1/1              u_ovf_sel = is_type_u_sat &amp; din[8] &amp; !is_func_sub;
93716      1/1              u_udf_sel = is_type_u_sat &amp; din[8] &amp; is_func_sub;
93717      1/1              wrap_sel = is_type_wrap | (is_type_s_sat &amp; !(s_ovf_sel | s_udf_sel)) | (is_type_u_sat &amp; !(u_ovf_sel | u_udf_sel));
93718      1/1              cmp_t_sel = (is_func_cmpeq &amp; is_eq) | (is_func_cmplt &amp; is_lt) | (is_func_cmple &amp; is_le);
93719      1/1              cmp_op1_sel = (is_func_min &amp; din[8]) | (is_func_max &amp; !din[8]) | (is_func_clip &amp; !exceed_clip_bound);
93720      1/1              cmp_op2_sel = (is_func_min &amp; !din[8]) | (is_func_max &amp; din[8]) | (is_func_clip &amp; exceed_clip_bound);
93721      1/1              dout = ({8{wrap_sel}} &amp; din[7:0]) | ({8{halve_sel}} &amp; din[8:1]) | ({8{s_ovf_sel}} &amp; 8'h7f) | ({8{s_udf_sel}} &amp; 8'h80) | ({8{u_ovf_sel}} &amp; 8'hff) | ({8{u_udf_sel}} &amp; 8'h00) | ({8{cmp_t_sel}} &amp; 8'hff) | ({8{cmp_op1_sel}} &amp; cmp_op1) | ({8{cmp_op2_sel}} &amp; cmp_op2);
93722      1/1              ovfout = s_ovf_sel | s_udf_sel | u_ovf_sel | u_udf_sel | exceed_clip_bound;
93723      1/1              simd8_addcmp_result = {ovfout,dout};
93724                   end
93725                   endfunction
93726                   assign simd8_addcmp_se1_B0 = function_simd_s_add8 | function_simd_s_sub8 | function_simd_s_cmplt8 | function_simd_s_cmple8 | function_simd_s_min8 | function_simd_s_max8 | function_simd_s_abs8 | function_simd_s_clip8;
93727                   assign simd8_addcmp_se1_B1 = simd8_addcmp_se1_B0;
93728                   assign simd8_addcmp_se1_B2 = simd8_addcmp_se1_B0;
93729                   assign simd8_addcmp_se1_B3 = simd8_addcmp_se1_B0;
93730                   assign simd8_addcmp_se1_B4 = simd8_addcmp_se1_B0;
93731                   assign simd8_addcmp_se1_B5 = simd8_addcmp_se1_B0;
93732                   assign simd8_addcmp_se1_B6 = simd8_addcmp_se1_B0;
93733                   assign simd8_addcmp_se1_B7 = simd8_addcmp_se1_B0;
93734                   assign simd8_addcmp_se2_B0 = function_simd_s_add8 | function_simd_s_sub8 | function_simd_s_cmplt8 | function_simd_s_cmple8 | function_simd_s_min8 | function_simd_s_max8 | function_simd_s_abs8 | function_simd_s_clip8;
93735                   assign simd8_addcmp_se2_B1 = simd8_addcmp_se2_B0;
93736                   assign simd8_addcmp_se2_B2 = simd8_addcmp_se2_B0;
93737                   assign simd8_addcmp_se2_B3 = simd8_addcmp_se2_B0;
93738                   assign simd8_addcmp_se2_B4 = simd8_addcmp_se2_B0;
93739                   assign simd8_addcmp_se2_B5 = simd8_addcmp_se2_B0;
93740                   assign simd8_addcmp_se2_B6 = simd8_addcmp_se2_B0;
93741                   assign simd8_addcmp_se2_B7 = simd8_addcmp_se2_B0;
93742                   assign simd8_addcmp_neg1_B0 = (function_simd_s_abs8 &amp; simd8_op1_B0[7]);
93743                   assign simd8_addcmp_neg1_B1 = (function_simd_s_abs8 &amp; simd8_op1_B1[7]);
93744                   assign simd8_addcmp_neg1_B2 = (function_simd_s_abs8 &amp; simd8_op1_B2[7]);
93745                   assign simd8_addcmp_neg1_B3 = (function_simd_s_abs8 &amp; simd8_op1_B3[7]);
93746                   assign simd8_addcmp_neg1_B4 = (function_simd_s_abs8 &amp; simd8_op1_B4[7]);
93747                   assign simd8_addcmp_neg1_B5 = (function_simd_s_abs8 &amp; simd8_op1_B5[7]);
93748                   assign simd8_addcmp_neg1_B6 = (function_simd_s_abs8 &amp; simd8_op1_B6[7]);
93749                   assign simd8_addcmp_neg1_B7 = (function_simd_s_abs8 &amp; simd8_op1_B7[7]);
93750                   assign simd8_addcmp_neg2_B0 = function_simd_s_sub8 | function_simd_u_sub8 | function_simd_s_cmplt8 | function_simd_u_cmplt8 | function_simd_s_cmple8 | function_simd_u_cmple8 | function_simd_s_min8 | function_simd_u_min8 | function_simd_s_max8 | function_simd_u_max8 | function_simd_s_clip8 | function_psimd_u_abs8_accxlen_func0 | function_psimd_u_abs8_accxlen_func1;
93751                   assign simd8_addcmp_neg2_B1 = function_simd_s_sub8 | function_simd_u_sub8 | function_simd_s_cmplt8 | function_simd_u_cmplt8 | function_simd_s_cmple8 | function_simd_u_cmple8 | function_simd_s_min8 | function_simd_u_min8 | function_simd_s_max8 | function_simd_u_max8 | function_simd_s_clip8 | function_psimd_u_abs8_accxlen_func0 | function_psimd_u_abs8_accxlen_func1;
93752                   assign simd8_addcmp_neg2_B2 = simd8_addcmp_neg2_B0;
93753                   assign simd8_addcmp_neg2_B3 = simd8_addcmp_neg2_B1;
93754                   assign simd8_addcmp_neg2_B4 = simd8_addcmp_neg2_B0;
93755                   assign simd8_addcmp_neg2_B5 = simd8_addcmp_neg2_B1;
93756                   assign simd8_addcmp_neg2_B6 = simd8_addcmp_neg2_B0;
93757                   assign simd8_addcmp_neg2_B7 = simd8_addcmp_neg2_B1;
93758                   assign simd8_addcmp_out_B0 = simd8_addcmp_func(simd8_addcmp_se1_B0, simd8_addcmp_se2_B0, simd8_addcmp_neg1_B0, simd8_addcmp_neg2_B0, simd8_op1_B0, simd8_op2_B0);
93759                   assign simd8_addcmp_out_B1 = simd8_addcmp_func(simd8_addcmp_se1_B1, simd8_addcmp_se2_B1, simd8_addcmp_neg1_B1, simd8_addcmp_neg2_B1, simd8_op1_B1, simd8_op2_B1);
93760                   assign simd8_addcmp_out_B2 = simd8_addcmp_func(simd8_addcmp_se1_B2, simd8_addcmp_se2_B2, simd8_addcmp_neg1_B2, simd8_addcmp_neg2_B2, simd8_op1_B2, simd8_op2_B2);
93761                   assign simd8_addcmp_out_B3 = simd8_addcmp_func(simd8_addcmp_se1_B3, simd8_addcmp_se2_B3, simd8_addcmp_neg1_B3, simd8_addcmp_neg2_B3, simd8_op1_B3, simd8_op2_B3);
93762                   assign simd8_addcmp_out_B4 = simd8_addcmp_func(simd8_addcmp_se1_B4, simd8_addcmp_se2_B4, simd8_addcmp_neg1_B4, simd8_addcmp_neg2_B4, simd8_op1_B4, simd8_op2_B4);
93763                   assign simd8_addcmp_out_B5 = simd8_addcmp_func(simd8_addcmp_se1_B5, simd8_addcmp_se2_B5, simd8_addcmp_neg1_B5, simd8_addcmp_neg2_B5, simd8_op1_B5, simd8_op2_B5);
93764                   assign simd8_addcmp_out_B6 = simd8_addcmp_func(simd8_addcmp_se1_B6, simd8_addcmp_se2_B6, simd8_addcmp_neg1_B6, simd8_addcmp_neg2_B6, simd8_op1_B6, simd8_op2_B6);
93765                   assign simd8_addcmp_out_B7 = simd8_addcmp_func(simd8_addcmp_se1_B7, simd8_addcmp_se2_B7, simd8_addcmp_neg1_B7, simd8_addcmp_neg2_B7, simd8_op1_B7, simd8_op2_B7);
93766                   assign simd8_addcmp_wrap = result_simd_s_wrap8;
93767                   assign simd8_addcmp_halve = result_simd_s_halve8 | result_simd_u_halve8;
93768                   assign simd8_addcmp_s_sat = result_simd_s_sat8;
93769                   assign simd8_addcmp_u_sat = result_simd_u_sat8;
93770                   assign simd8_addcmp_result_B0 = simd8_addcmp_result(simd8_addcmp_neg2_B0, function_simd_s_cmpeq8, (function_simd_s_cmplt8 | function_simd_u_cmplt8), (function_simd_s_cmple8 | function_simd_u_cmple8), (function_simd_s_min8 | function_simd_u_min8), (function_simd_s_max8 | function_simd_u_max8), function_simd_s_clip8, simd8_addcmp_wrap, simd8_addcmp_halve, simd8_addcmp_s_sat, simd8_addcmp_u_sat, simd8_op1_B0, simd8_op2_B0, simd8_addcmp_out_B0);
93771                   assign simd8_addcmp_result_B1 = simd8_addcmp_result(simd8_addcmp_neg2_B1, function_simd_s_cmpeq8, (function_simd_s_cmplt8 | function_simd_u_cmplt8), (function_simd_s_cmple8 | function_simd_u_cmple8), (function_simd_s_min8 | function_simd_u_min8), (function_simd_s_max8 | function_simd_u_max8), function_simd_s_clip8, simd8_addcmp_wrap, simd8_addcmp_halve, simd8_addcmp_s_sat, simd8_addcmp_u_sat, simd8_op1_B1, simd8_op2_B1, simd8_addcmp_out_B1);
93772                   assign simd8_addcmp_result_B2 = simd8_addcmp_result(simd8_addcmp_neg2_B2, function_simd_s_cmpeq8, (function_simd_s_cmplt8 | function_simd_u_cmplt8), (function_simd_s_cmple8 | function_simd_u_cmple8), (function_simd_s_min8 | function_simd_u_min8), (function_simd_s_max8 | function_simd_u_max8), function_simd_s_clip8, simd8_addcmp_wrap, simd8_addcmp_halve, simd8_addcmp_s_sat, simd8_addcmp_u_sat, simd8_op1_B2, simd8_op2_B2, simd8_addcmp_out_B2);
93773                   assign simd8_addcmp_result_B3 = simd8_addcmp_result(simd8_addcmp_neg2_B3, function_simd_s_cmpeq8, (function_simd_s_cmplt8 | function_simd_u_cmplt8), (function_simd_s_cmple8 | function_simd_u_cmple8), (function_simd_s_min8 | function_simd_u_min8), (function_simd_s_max8 | function_simd_u_max8), function_simd_s_clip8, simd8_addcmp_wrap, simd8_addcmp_halve, simd8_addcmp_s_sat, simd8_addcmp_u_sat, simd8_op1_B3, simd8_op2_B3, simd8_addcmp_out_B3);
93774                   assign simd8_addcmp_result_B4 = simd8_addcmp_result(simd8_addcmp_neg2_B4, function_simd_s_cmpeq8, (function_simd_s_cmplt8 | function_simd_u_cmplt8), (function_simd_s_cmple8 | function_simd_u_cmple8), (function_simd_s_min8 | function_simd_u_min8), (function_simd_s_max8 | function_simd_u_max8), function_simd_s_clip8, simd8_addcmp_wrap, simd8_addcmp_halve, simd8_addcmp_s_sat, simd8_addcmp_u_sat, simd8_op1_B4, simd8_op2_B4, simd8_addcmp_out_B4);
93775                   assign simd8_addcmp_result_B5 = simd8_addcmp_result(simd8_addcmp_neg2_B5, function_simd_s_cmpeq8, (function_simd_s_cmplt8 | function_simd_u_cmplt8), (function_simd_s_cmple8 | function_simd_u_cmple8), (function_simd_s_min8 | function_simd_u_min8), (function_simd_s_max8 | function_simd_u_max8), function_simd_s_clip8, simd8_addcmp_wrap, simd8_addcmp_halve, simd8_addcmp_s_sat, simd8_addcmp_u_sat, simd8_op1_B5, simd8_op2_B5, simd8_addcmp_out_B5);
93776                   assign simd8_addcmp_result_B6 = simd8_addcmp_result(simd8_addcmp_neg2_B6, function_simd_s_cmpeq8, (function_simd_s_cmplt8 | function_simd_u_cmplt8), (function_simd_s_cmple8 | function_simd_u_cmple8), (function_simd_s_min8 | function_simd_u_min8), (function_simd_s_max8 | function_simd_u_max8), function_simd_s_clip8, simd8_addcmp_wrap, simd8_addcmp_halve, simd8_addcmp_s_sat, simd8_addcmp_u_sat, simd8_op1_B6, simd8_op2_B6, simd8_addcmp_out_B6);
93777                   assign simd8_addcmp_result_B7 = simd8_addcmp_result(simd8_addcmp_neg2_B7, function_simd_s_cmpeq8, (function_simd_s_cmplt8 | function_simd_u_cmplt8), (function_simd_s_cmple8 | function_simd_u_cmple8), (function_simd_s_min8 | function_simd_u_min8), (function_simd_s_max8 | function_simd_u_max8), function_simd_s_clip8, simd8_addcmp_wrap, simd8_addcmp_halve, simd8_addcmp_s_sat, simd8_addcmp_u_sat, simd8_op1_B7, simd8_op2_B7, simd8_addcmp_out_B7);
93778                   assign simd8_addcmp_result_64b = {simd8_addcmp_result_B7[7:0],simd8_addcmp_result_B6[7:0],simd8_addcmp_result_B5[7:0],simd8_addcmp_result_B4[7:0],simd8_addcmp_result_B3[7:0],simd8_addcmp_result_B2[7:0],simd8_addcmp_result_B1[7:0],simd8_addcmp_result_B0[7:0]};
93779                   assign simd8_addcmp_ovf_set = simd8_addcmp_result_B0[8] | simd8_addcmp_result_B1[8] | simd8_addcmp_result_B2[8] | simd8_addcmp_result_B3[8] | simd8_addcmp_result_B4[8] | simd8_addcmp_result_B5[8] | simd8_addcmp_result_B6[8] | simd8_addcmp_result_B7[8];
93780                   function  [8:0] simd8_shift;
93781                   integer i;
93782                   input is_func_slra;
93783                   input is_func_sll;
93784                   input rnd;
93785                   input sat;
93786                   input se;
93787                   input [7:0] op1;
93788                   input [3:0] amt;
93789                   reg is_pos_amt;
93790                   reg is_neg_amt;
93791                   reg is_ovf_amt;
93792                   reg is_shift_l;
93793                   reg [2:0] shift_amt;
93794                   reg [15:0] shift_l_din;
93795                   reg [15:0] shift_r_din;
93796                   reg [15:0] shift_din;
93797                   reg signed [15:0] shift_r_dout;
93798                   reg [15:0] shift_l_dout;
93799                   reg [15:0] shift_dout;
93800                   reg is_type_s_rnd;
93801                   reg is_type_s_sat;
93802                   reg s_rnd_sel;
93803                   reg s_ovf_sel;
93804                   reg s_udf_sel;
93805                   reg [8:0] rnd_dout;
93806                   reg [7:0] result;
93807                   reg ovfout;
93808                   begin
93809      1/1              is_pos_amt = is_func_slra &amp; !amt[3];
93810      1/1              is_neg_amt = is_func_slra &amp; amt[3];
93811      1/1              is_ovf_amt = is_func_slra &amp; (amt[3:0] == 4'd8);
93812      1/1              is_shift_l = is_func_sll | is_pos_amt;
93813      1/1              shift_amt = is_ovf_amt ? 3'd7 : is_neg_amt ? (~amt[2:0] + 3'd1) : amt[2:0];
93814      1/1              shift_r_din = {{7{(se &amp; op1[7])}},op1,1'b0};
93815      1/1              for (i = 0; i &lt; 16; i = i + 1) begin:gen_shift_l_din
93816      1/1                  shift_l_din[i] = shift_r_din[15 - i];
93817                       end
93818      1/1              shift_din = is_shift_l ? shift_l_din : shift_r_din;
93819      1/1              shift_r_dout = $signed(shift_din) &gt;&gt;&gt; shift_amt;
93820      1/1              for (i = 0; i &lt; 16; i = i + 1) begin:gen_shift_l_dout
93821      1/1                  shift_l_dout[i] = shift_r_dout[15 - i];
93822                       end
93823      1/1              shift_dout = is_shift_l ? shift_l_dout : shift_r_dout;
93824      1/1              is_type_s_rnd = is_func_slra ? (rnd &amp; is_neg_amt) : rnd;
93825      1/1              is_type_s_sat = is_func_slra ? (sat &amp; is_pos_amt) : sat;
93826      1/1              s_ovf_sel = is_type_s_sat &amp; !shift_dout[15] &amp; (shift_dout[14:8] != 7'h00);
93827      1/1              s_udf_sel = is_type_s_sat &amp; shift_dout[15] &amp; (shift_dout[14:8] != 7'h7f);
93828      1/1              s_rnd_sel = !(s_ovf_sel | s_udf_sel);
93829      1/1              rnd_dout = shift_dout[8:0] + {8'd0,is_type_s_rnd};
93830      1/1              result = ({8{s_rnd_sel}} &amp; rnd_dout[8:1]) | ({8{s_ovf_sel}} &amp; 8'h7f) | ({8{s_udf_sel}} &amp; 8'h80);
93831      1/1              ovfout = s_ovf_sel | s_udf_sel;
93832      1/1              simd8_shift = {ovfout,result};
93833                   end
93834                   endfunction
93835                   assign simd8_shift_result_B0 = simd8_shift(function_simd_s_slra8, function_simd_s_sll8, (result_simd_s_rnd8 | result_simd_s_rndsat8), (result_simd_s_sat8 | result_simd_s_rndsat8), !function_simd_u_srl8, simd8_op1_B0, dsp_data_src2[3:0]);
93836                   assign simd8_shift_result_B1 = simd8_shift(function_simd_s_slra8, function_simd_s_sll8, (result_simd_s_rnd8 | result_simd_s_rndsat8), (result_simd_s_sat8 | result_simd_s_rndsat8), !function_simd_u_srl8, simd8_op1_B1, dsp_data_src2[3:0]);
93837                   assign simd8_shift_result_B2 = simd8_shift(function_simd_s_slra8, function_simd_s_sll8, (result_simd_s_rnd8 | result_simd_s_rndsat8), (result_simd_s_sat8 | result_simd_s_rndsat8), !function_simd_u_srl8, simd8_op1_B2, dsp_data_src2[3:0]);
93838                   assign simd8_shift_result_B3 = simd8_shift(function_simd_s_slra8, function_simd_s_sll8, (result_simd_s_rnd8 | result_simd_s_rndsat8), (result_simd_s_sat8 | result_simd_s_rndsat8), !function_simd_u_srl8, simd8_op1_B3, dsp_data_src2[3:0]);
93839                   assign simd8_shift_result_B4 = simd8_shift(function_simd_s_slra8, function_simd_s_sll8, (result_simd_s_rnd8 | result_simd_s_rndsat8), (result_simd_s_sat8 | result_simd_s_rndsat8), !function_simd_u_srl8, simd8_op1_B4, dsp_data_src2[3:0]);
93840                   assign simd8_shift_result_B5 = simd8_shift(function_simd_s_slra8, function_simd_s_sll8, (result_simd_s_rnd8 | result_simd_s_rndsat8), (result_simd_s_sat8 | result_simd_s_rndsat8), !function_simd_u_srl8, simd8_op1_B5, dsp_data_src2[3:0]);
93841                   assign simd8_shift_result_B6 = simd8_shift(function_simd_s_slra8, function_simd_s_sll8, (result_simd_s_rnd8 | result_simd_s_rndsat8), (result_simd_s_sat8 | result_simd_s_rndsat8), !function_simd_u_srl8, simd8_op1_B6, dsp_data_src2[3:0]);
93842                   assign simd8_shift_result_B7 = simd8_shift(function_simd_s_slra8, function_simd_s_sll8, (result_simd_s_rnd8 | result_simd_s_rndsat8), (result_simd_s_sat8 | result_simd_s_rndsat8), !function_simd_u_srl8, simd8_op1_B7, dsp_data_src2[3:0]);
93843                   assign simd8_shift_result_64b = {simd8_shift_result_B7[7:0],simd8_shift_result_B6[7:0],simd8_shift_result_B5[7:0],simd8_shift_result_B4[7:0],simd8_shift_result_B3[7:0],simd8_shift_result_B2[7:0],simd8_shift_result_B1[7:0],simd8_shift_result_B0[7:0]};
93844                   assign simd8_shift_ovf_set = simd8_shift_result_B0[8] | simd8_shift_result_B1[8] | simd8_shift_result_B2[8] | simd8_shift_result_B3[8] | simd8_shift_result_B4[8] | simd8_shift_result_B5[8] | simd8_shift_result_B6[8] | simd8_shift_result_B7[8];
93845                   function  [17:0] simd8_mul_func;
93846                   input se1;
93847                   input se2;
93848                   input [7:0] op1;
93849                   input [7:0] op2;
93850                   reg [17:0] mul_in1;
93851                   reg [17:0] mul_in2;
93852                   reg signed [17:0] mul_out;
93853                   begin
93854      1/1              mul_in1 = {{10{(se1 &amp; op1[7])}},op1};
93855      1/1              mul_in2 = {{10{(se2 &amp; op2[7])}},op2};
93856      1/1              mul_out = $signed(mul_in1) * $signed(mul_in2);
93857      1/1              simd8_mul_func = mul_out[17:0];
93858                   end
93859                   endfunction
93860                   function  [8:0] simd8_mul_result;
93861                   input is_type_s_sat;
93862                   input [7:0] op1;
93863                   input [7:0] op2;
93864                   input [15:0] din;
93865                   reg [7:0] dout;
93866                   reg ovfout;
93867                   reg s_ovf_sel;
93868                   reg sra7_sel;
93869                   begin
93870      1/1              s_ovf_sel = is_type_s_sat &amp; (op1 == 8'h80) &amp; (op2 == 8'h80);
93871      1/1              sra7_sel = !s_ovf_sel;
93872      1/1              dout = ({8{sra7_sel}} &amp; din[14:7]) | ({8{s_ovf_sel}} &amp; 8'h7f);
93873      1/1              ovfout = s_ovf_sel;
93874      1/1              simd8_mul_result = {ovfout,dout};
93875                   end
93876                   endfunction
93877                   assign simd8_mul_se1_B0 = function_simd_s_mul8 | function_psimd_s_mul8x8_acc32_func0 | function_psimd_s_mul8x8_acc32_func2 | function_psimd_s_mul8x8_out64;
93878                   assign simd8_mul_se1_B1 = simd8_mul_se1_B0;
93879                   assign simd8_mul_se1_B2 = simd8_mul_se1_B0;
93880                   assign simd8_mul_se1_B3 = simd8_mul_se1_B0;
93881                   assign simd8_mul_se1_B4 = simd8_mul_se1_B0;
93882                   assign simd8_mul_se1_B5 = simd8_mul_se1_B0;
93883                   assign simd8_mul_se1_B6 = simd8_mul_se1_B0;
93884                   assign simd8_mul_se1_B7 = simd8_mul_se1_B0;
93885                   assign simd8_mul_se2_B0 = function_simd_s_mul8 | function_psimd_s_mul8x8_acc32_func0 | function_psimd_s_mul8x8_out64;
93886                   assign simd8_mul_se2_B1 = simd8_mul_se2_B0;
93887                   assign simd8_mul_se2_B2 = simd8_mul_se2_B0;
93888                   assign simd8_mul_se2_B3 = simd8_mul_se2_B0;
93889                   assign simd8_mul_se2_B4 = simd8_mul_se2_B0;
93890                   assign simd8_mul_se2_B5 = simd8_mul_se2_B0;
93891                   assign simd8_mul_se2_B6 = simd8_mul_se2_B0;
93892                   assign simd8_mul_se2_B7 = simd8_mul_se2_B0;
93893                   assign simd8_mul_out_B0 = simd8_mul_func(simd8_mul_se1_B0, simd8_mul_se2_B0, simd8_op1_B0, simd8_op2_B0);
93894                   assign simd8_mul_out_B1 = simd8_mul_func(simd8_mul_se1_B1, simd8_mul_se2_B1, simd8_op1_B1, simd8_op2_B1);
93895                   assign simd8_mul_out_B2 = simd8_mul_func(simd8_mul_se1_B2, simd8_mul_se2_B2, simd8_op1_B2, simd8_op2_B2);
93896                   assign simd8_mul_out_B3 = simd8_mul_func(simd8_mul_se1_B3, simd8_mul_se2_B3, simd8_op1_B3, simd8_op2_B3);
93897                   assign simd8_mul_out_B4 = simd8_mul_func(simd8_mul_se1_B4, simd8_mul_se2_B4, simd8_op1_B4, simd8_op2_B4);
93898                   assign simd8_mul_out_B5 = simd8_mul_func(simd8_mul_se1_B5, simd8_mul_se2_B5, simd8_op1_B5, simd8_op2_B5);
93899                   assign simd8_mul_out_B6 = simd8_mul_func(simd8_mul_se1_B6, simd8_mul_se2_B6, simd8_op1_B6, simd8_op2_B6);
93900                   assign simd8_mul_out_B7 = simd8_mul_func(simd8_mul_se1_B7, simd8_mul_se2_B7, simd8_op1_B7, simd8_op2_B7);
93901                   assign simd8_mul_s_sat = result_simd_s_sat8;
93902                   assign simd8_mul_result_B0 = simd8_mul_result(simd8_mul_s_sat, simd8_op1_B0, simd8_op2_B0, simd8_mul_out_B0[15:0]);
93903                   assign simd8_mul_result_B1 = simd8_mul_result(simd8_mul_s_sat, simd8_op1_B1, simd8_op2_B1, simd8_mul_out_B1[15:0]);
93904                   assign simd8_mul_result_B2 = simd8_mul_result(simd8_mul_s_sat, simd8_op1_B2, simd8_op2_B2, simd8_mul_out_B2[15:0]);
93905                   assign simd8_mul_result_B3 = simd8_mul_result(simd8_mul_s_sat, simd8_op1_B3, simd8_op2_B3, simd8_mul_out_B3[15:0]);
93906                   assign simd8_mul_result_B4 = simd8_mul_result(simd8_mul_s_sat, simd8_op1_B4, simd8_op2_B4, simd8_mul_out_B4[15:0]);
93907                   assign simd8_mul_result_B5 = simd8_mul_result(simd8_mul_s_sat, simd8_op1_B5, simd8_op2_B5, simd8_mul_out_B5[15:0]);
93908                   assign simd8_mul_result_B6 = simd8_mul_result(simd8_mul_s_sat, simd8_op1_B6, simd8_op2_B6, simd8_mul_out_B6[15:0]);
93909                   assign simd8_mul_result_B7 = simd8_mul_result(simd8_mul_s_sat, simd8_op1_B7, simd8_op2_B7, simd8_mul_out_B7[15:0]);
93910                   assign simd8_mul_result_64b = {simd8_mul_result_B7[7:0],simd8_mul_result_B6[7:0],simd8_mul_result_B5[7:0],simd8_mul_result_B4[7:0],simd8_mul_result_B3[7:0],simd8_mul_result_B2[7:0],simd8_mul_result_B1[7:0],simd8_mul_result_B0[7:0]};
93911                   assign simd8_mul_ovf_set = simd8_mul_result_B0[8] | simd8_mul_result_B1[8] | simd8_mul_result_B2[8] | simd8_mul_result_B3[8] | simd8_mul_result_B4[8] | simd8_mul_result_B5[8] | simd8_mul_result_B6[8] | simd8_mul_result_B7[8];
93912                   assign simd8_swap_result_64b = {simd8_op1_B6[7:0],simd8_op1_B7[7:0],simd8_op1_B4[7:0],simd8_op1_B5[7:0],simd8_op1_B2[7:0],simd8_op1_B3[7:0],simd8_op1_B0[7:0],simd8_op1_B1[7:0]};
93913                   assign simd8_swap_ovf_set = 1'b0;
93914                   function  [7:0] simd8_clz;
93915                   input is_func_clz;
93916                   input is_func_clo;
93917                   input is_func_clrs;
93918                   input [7:0] op1;
93919                   reg [7:0] clz_in_8b;
93920                   reg [3:0] clz_in_4b;
93921                   reg [2:0] clz_out;
93922                   reg clz_in_eqz;
93923                   begin
93924      1/1              clz_in_8b = ({8{is_func_clz}} &amp; op1) | ({8{is_func_clo}} &amp; ~op1) | ({8{is_func_clrs}} &amp; ({op1[6:0],!op1[7]} ^ {8{op1[7]}}));
93925      1/1              clz_out[2] = (clz_in_8b[7:4] == 4'd0);
93926      1/1              clz_in_4b = clz_out[2] ? clz_in_8b[3:0] : clz_in_8b[7:4];
93927      1/1              clz_out[1] = (clz_in_4b[3:2] == 2'd0);
93928      1/1              clz_out[0] = clz_out[1] ? !clz_in_4b[1] : !clz_in_4b[3];
93929      1/1              clz_in_eqz = (clz_in_8b == 8'd0);
93930      1/1              simd8_clz = clz_in_eqz ? 8'd8 : {5'd0,clz_out[2:0]};
93931                   end
93932                   endfunction
93933                   assign simd8_clz_result_B0 = simd8_clz(function_simd_s_clz8, function_simd_s_clo8, function_simd_s_clrs8, simd8_op1_B0);
93934                   assign simd8_clz_result_B1 = simd8_clz(function_simd_s_clz8, function_simd_s_clo8, function_simd_s_clrs8, simd8_op1_B1);
93935                   assign simd8_clz_result_B2 = simd8_clz(function_simd_s_clz8, function_simd_s_clo8, function_simd_s_clrs8, simd8_op1_B2);
93936                   assign simd8_clz_result_B3 = simd8_clz(function_simd_s_clz8, function_simd_s_clo8, function_simd_s_clrs8, simd8_op1_B3);
93937                   assign simd8_clz_result_B4 = simd8_clz(function_simd_s_clz8, function_simd_s_clo8, function_simd_s_clrs8, simd8_op1_B4);
93938                   assign simd8_clz_result_B5 = simd8_clz(function_simd_s_clz8, function_simd_s_clo8, function_simd_s_clrs8, simd8_op1_B5);
93939                   assign simd8_clz_result_B6 = simd8_clz(function_simd_s_clz8, function_simd_s_clo8, function_simd_s_clrs8, simd8_op1_B6);
93940                   assign simd8_clz_result_B7 = simd8_clz(function_simd_s_clz8, function_simd_s_clo8, function_simd_s_clrs8, simd8_op1_B7);
93941                   assign simd8_clz_result_64b = {simd8_clz_result_B7[7:0],simd8_clz_result_B6[7:0],simd8_clz_result_B5[7:0],simd8_clz_result_B4[7:0],simd8_clz_result_B3[7:0],simd8_clz_result_B2[7:0],simd8_clz_result_B1[7:0],simd8_clz_result_B0[7:0]};
93942                   assign simd8_clz_ovf_set = 1'b0;
93943                   function  [15:0] simd8_unpack;
93944                   input se;
93945                   input en1;
93946                   input en2;
93947                   input en3;
93948                   input [7:0] op1;
93949                   input [7:0] op2;
93950                   input [7:0] op3;
93951                   reg [7:0] result_8b;
93952                   reg [15:0] result_16b;
93953                   begin
93954      1/1              result_8b = ({8{en1}} &amp; op1) | ({8{en2}} &amp; op2) | ({8{en3}} &amp; op3);
93955      1/1              result_16b = {{8{(se &amp; result_8b[7])}},result_8b};
93956      1/1              simd8_unpack = result_16b;
93957                   end
93958                   endfunction
93959                   assign simd8_unpack_en1_H0 = function_simd_s_unpk8_10 | function_simd_s_unpk8_20 | function_simd_s_unpk8_30;
93960                   assign simd8_unpack_en2_H0 = function_simd_s_unpk8_31;
93961                   assign simd8_unpack_en3_H0 = function_simd_s_unpk8_32;
93962                   assign simd8_unpack_en1_H1 = function_simd_s_unpk8_10;
93963                   assign simd8_unpack_en2_H1 = function_simd_s_unpk8_20;
93964                   assign simd8_unpack_en3_H1 = function_simd_s_unpk8_30 | function_simd_s_unpk8_31 | function_simd_s_unpk8_32;
93965                   assign simd8_unpack_en1_H2 = simd8_unpack_en1_H0;
93966                   assign simd8_unpack_en2_H2 = simd8_unpack_en2_H0;
93967                   assign simd8_unpack_en3_H2 = simd8_unpack_en3_H0;
93968                   assign simd8_unpack_en1_H3 = simd8_unpack_en1_H1;
93969                   assign simd8_unpack_en2_H3 = simd8_unpack_en2_H1;
93970                   assign simd8_unpack_en3_H3 = simd8_unpack_en3_H1;
93971                   assign simd8_unpack_result_H0 = simd8_unpack(result_simd_s_unpk8, simd8_unpack_en1_H0, simd8_unpack_en2_H0, simd8_unpack_en3_H0, simd8_op1_B0, simd8_op1_B1, simd8_op1_B2);
93972                   assign simd8_unpack_result_H1 = simd8_unpack(result_simd_s_unpk8, simd8_unpack_en1_H1, simd8_unpack_en2_H1, simd8_unpack_en3_H1, simd8_op1_B1, simd8_op1_B2, simd8_op1_B3);
93973                   assign simd8_unpack_result_H2 = simd8_unpack(result_simd_s_unpk8, simd8_unpack_en1_H2, simd8_unpack_en2_H2, simd8_unpack_en3_H2, simd8_op1_B4, simd8_op1_B5, simd8_op1_B6);
93974                   assign simd8_unpack_result_H3 = simd8_unpack(result_simd_s_unpk8, simd8_unpack_en1_H3, simd8_unpack_en2_H3, simd8_unpack_en3_H3, simd8_op1_B5, simd8_op1_B6, simd8_op1_B7);
93975                   assign simd8_unpack_result_64b = {simd8_unpack_result_H3[15:0],simd8_unpack_result_H2[15:0],simd8_unpack_result_H1[15:0],simd8_unpack_result_H0[15:0]};
93976                   assign simd8_unpack_ovf_set = 1'b0;
93977                   assign simd8_result_addcmp_sel = function_simd_s_add8 | function_simd_u_add8 | function_simd_s_sub8 | function_simd_u_sub8 | function_simd_s_cmpeq8 | function_simd_s_cmplt8 | function_simd_u_cmplt8 | function_simd_s_cmple8 | function_simd_u_cmple8 | function_simd_s_min8 | function_simd_u_min8 | function_simd_s_max8 | function_simd_u_max8 | function_simd_s_abs8 | function_simd_s_clip8;
93978                   assign simd8_result_shift_sel = function_simd_s_sra8 | function_simd_u_srl8 | function_simd_s_sll8 | function_simd_s_slra8;
93979                   assign simd8_result_mul_sel = function_simd_s_mul8;
93980                   assign simd8_result_swap_sel = function_simd_s_swap8;
93981                   assign simd8_result_clz_sel = function_simd_s_clz8 | function_simd_s_clo8 | function_simd_s_clrs8;
93982                   assign simd8_result_unpack_sel = function_simd_s_unpk8_10 | function_simd_s_unpk8_20 | function_simd_s_unpk8_30 | function_simd_s_unpk8_31 | function_simd_s_unpk8_32;
93983                   assign stage1_simd8_final_result_64b = ({64{simd8_result_addcmp_sel}} &amp; simd8_addcmp_result_64b) | ({64{simd8_result_shift_sel}} &amp; simd8_shift_result_64b) | ({64{simd8_result_mul_sel}} &amp; simd8_mul_result_64b) | ({64{simd8_result_swap_sel}} &amp; simd8_swap_result_64b) | ({64{simd8_result_clz_sel}} &amp; simd8_clz_result_64b) | ({64{simd8_result_unpack_sel}} &amp; simd8_unpack_result_64b);
93984                   assign stage1_simd8_final_ovf_set = (simd8_result_addcmp_sel &amp; simd8_addcmp_ovf_set) | (simd8_result_shift_sel &amp; simd8_shift_ovf_set) | (simd8_result_mul_sel &amp; simd8_mul_ovf_set) | (simd8_result_swap_sel &amp; simd8_swap_ovf_set) | (simd8_result_clz_sel &amp; simd8_clz_ovf_set) | (simd8_result_unpack_sel &amp; simd8_unpack_ovf_set);
93985                   assign psimd32_op1_base_sel = operand_psimd_op32 | operand_psimd_clip_op32 | operand_psimd_op32_op16b | operand_psimd_op32_op16t | operand_64p_opxlen | operand_simd_op32 | operand_simd_cross_op32 | operand_psimd_op32b_op32b | operand_psimd_op32b_op32t | operand_psimd_cross_op32;
93986                   assign psimd32_op1_top32_sel = operand_psimd_op32t_op32t | operand_psimd_op32t_op32b | operand_psimd_reverse_op32;
93987                   assign psimd32_op2_base_sel = operand_psimd_op32 | operand_64p_opxlen | operand_simd_op32 | operand_psimd_op32b_op32b | operand_psimd_op32t_op32b;
93988                   assign psimd32_op2_top32_sel = operand_simd_cross_op32 | operand_psimd_op32b_op32t | operand_psimd_op32t_op32t | operand_psimd_cross_op32 | operand_psimd_reverse_op32;
93989                   assign psimd32_op2_clipmin_sel_W0 = operand_psimd_clip_op32 &amp; dsp_src1_W0[31];
93990                   assign psimd32_op2_clipmax_sel_W0 = operand_psimd_clip_op32 &amp; !dsp_src1_W0[31];
93991                   assign psimd32_op2_clipmin_sel_W1 = operand_psimd_clip_op32 &amp; dsp_src1_W1[31];
93992                   assign psimd32_op2_clipmax_sel_W1 = operand_psimd_clip_op32 &amp; !dsp_src1_W1[31];
93993                   assign psimd32_op2_bottom16_sel = operand_psimd_op32_op16b;
93994                   assign psimd32_op2_top16_sel = operand_psimd_op32_op16t;
93995                   assign psimd32_op1_W0 = ({32{psimd32_op1_base_sel}} &amp; dsp_src1_W0) | ({32{psimd32_op1_top32_sel}} &amp; dsp_src1_W1);
93996                   assign psimd32_op2_W0 = ({32{psimd32_op2_base_sel}} &amp; dsp_src2_W0) | ({32{psimd32_op2_top32_sel}} &amp; dsp_src2_W1) | ({32{psimd32_op2_clipmin_sel_W0}} &amp; dsp_clipmin_W) | ({32{psimd32_op2_clipmax_sel_W0}} &amp; dsp_clipmax_W) | ({32{psimd32_op2_bottom16_sel}} &amp; {{16{dsp_src2_H0[15]}},dsp_src2_H0}) | ({32{psimd32_op2_top16_sel}} &amp; {{16{dsp_src2_H1[15]}},dsp_src2_H1});
93997                   assign psimd32_op1_W1 = ({32{psimd32_op1_base_sel}} &amp; dsp_src1_W1) | ({32{psimd32_op1_top32_sel}} &amp; dsp_src1_W0);
93998                   assign psimd32_op2_W1 = ({32{psimd32_op2_base_sel}} &amp; dsp_src2_W1) | ({32{psimd32_op2_top32_sel}} &amp; dsp_src2_W0) | ({32{psimd32_op2_clipmin_sel_W1}} &amp; dsp_clipmin_W) | ({32{psimd32_op2_clipmax_sel_W1}} &amp; dsp_clipmax_W) | ({32{psimd32_op2_bottom16_sel}} &amp; {{16{dsp_src2_H2[15]}},dsp_src2_H2}) | ({32{psimd32_op2_top16_sel}} &amp; {{16{dsp_src2_H3[15]}},dsp_src2_H3});
93999                   assign psimd32_pack_result_64b = {psimd32_op1_W0[31:0],psimd32_op2_W0[31:0]};
94000                   assign psimd32_pack_ovf_set = 1'b0;
94001                   function  [33:0] psimd32_addcmp_func;
94002                   input se1;
94003                   input se2;
94004                   input neg1;
94005                   input neg2;
94006                   input [31:0] op1;
94007                   input [31:0] op2;
94008                   reg [32:0] adder_in1;
94009                   reg [32:0] adder_in2;
94010                   reg adder_cin;
94011                   reg [32:0] adder_out;
94012                   reg cmpeq_out;
94013                   begin
94014      1/1              adder_in1 = {33{neg1}} ^ {(se1 &amp; op1[31]),op1};
94015      1/1              adder_in2 = {33{neg2}} ^ {(se2 &amp; op2[31]),op2};
94016      1/1              adder_cin = neg1 | neg2;
94017      1/1              adder_out = adder_in1 + adder_in2 + {32'd0,adder_cin};
94018      1/1              cmpeq_out = (op1 == op2);
94019      1/1              psimd32_addcmp_func = {cmpeq_out,adder_out};
94020                   end
94021                   endfunction
94022                   function  [32:0] psimd32_addcmp_result;
94023                   input is_func_sub;
94024                   input is_func_min;
94025                   input is_func_max;
94026                   input is_func_clip;
94027                   input is_type_wrap;
94028                   input is_type_halve;
94029                   input is_type_s_sat;
94030                   input is_type_u_sat;
94031                   input [31:0] cmp_op1;
94032                   input [31:0] cmp_op2;
94033                   input [33:0] din;
94034                   reg [31:0] dout;
94035                   reg ovfout;
94036                   reg is_eq;
94037                   reg is_lt;
94038                   reg is_le;
94039                   reg is_gt;
94040                   reg exceed_clip_bound;
94041                   reg wrap_sel;
94042                   reg halve_sel;
94043                   reg s_ovf_sel;
94044                   reg s_udf_sel;
94045                   reg u_ovf_sel;
94046                   reg u_udf_sel;
94047                   reg cmp_op1_sel;
94048                   reg cmp_op2_sel;
94049                   begin
94050      1/1              is_eq = din[33];
94051      1/1              is_lt = din[32];
94052      1/1              is_le = is_eq | is_lt;
94053      1/1              is_gt = !is_le;
94054      1/1              exceed_clip_bound = is_func_clip &amp; ((!cmp_op1[31] &amp; is_gt) | (cmp_op1[31] &amp; is_lt));
94055      1/1              halve_sel = is_type_halve;
94056      1/1              s_ovf_sel = is_type_s_sat &amp; (din[32:31] == 2'b01);
94057      1/1              s_udf_sel = is_type_s_sat &amp; (din[32:31] == 2'b10);
94058      1/1              u_ovf_sel = is_type_u_sat &amp; din[32] &amp; !is_func_sub;
94059      1/1              u_udf_sel = is_type_u_sat &amp; din[32] &amp; is_func_sub;
94060      1/1              wrap_sel = is_type_wrap | (is_type_s_sat &amp; !(s_ovf_sel | s_udf_sel)) | (is_type_u_sat &amp; !(u_ovf_sel | u_udf_sel));
94061      1/1              cmp_op1_sel = (is_func_min &amp; din[32]) | (is_func_max &amp; !din[32]) | (is_func_clip &amp; !exceed_clip_bound);
94062      1/1              cmp_op2_sel = (is_func_min &amp; !din[32]) | (is_func_max &amp; din[32]) | (is_func_clip &amp; exceed_clip_bound);
94063      1/1              dout = ({32{wrap_sel}} &amp; din[31:0]) | ({32{halve_sel}} &amp; din[32:1]) | ({32{s_ovf_sel}} &amp; 32'h7fffffff) | ({32{s_udf_sel}} &amp; 32'h80000000) | ({32{u_ovf_sel}} &amp; 32'hffffffff) | ({32{u_udf_sel}} &amp; 32'h00000000) | ({32{cmp_op1_sel}} &amp; cmp_op1) | ({32{cmp_op2_sel}} &amp; cmp_op2);
94064      1/1              ovfout = s_ovf_sel | s_udf_sel | u_ovf_sel | u_udf_sel | exceed_clip_bound;
94065      1/1              psimd32_addcmp_result = {ovfout,dout};
94066                   end
94067                   endfunction
94068                   assign psimd32_addcmp_se1_W0 = function_psimd_s_add32 | function_psimd_s_sub32 | function_psimd_s_min32 | function_psimd_s_max32 | function_psimd_s_abs32 | function_psimd_s_clip32 | function_simd_s_add32 | function_simd_s_sub32 | function_simd_s_as32 | function_simd_s_sa32 | function_simd_s_min32 | function_simd_s_max32 | function_simd_s_abs32;
94069                   assign psimd32_addcmp_se1_W1 = psimd32_addcmp_se1_W0;
94070                   assign psimd32_addcmp_se2_W0 = function_psimd_s_add32 | function_psimd_s_sub32 | function_psimd_s_min32 | function_psimd_s_max32 | function_psimd_s_abs32 | function_psimd_s_clip32 | function_simd_s_add32 | function_simd_s_sub32 | function_simd_s_as32 | function_simd_s_sa32 | function_simd_s_min32 | function_simd_s_max32 | function_simd_s_abs32;
94071                   assign psimd32_addcmp_se2_W1 = psimd32_addcmp_se2_W0;
94072                   assign psimd32_addcmp_neg1_W0 = (function_psimd_s_abs32 &amp; psimd32_op1_W0[31]) | (function_simd_s_abs32 &amp; psimd32_op1_W0[31]);
94073                   assign psimd32_addcmp_neg1_W1 = (function_psimd_s_abs32 &amp; psimd32_op1_W1[31]) | (function_simd_s_abs32 &amp; psimd32_op1_W1[31]);
94074                   assign psimd32_addcmp_neg2_W0 = function_psimd_s_sub32 | function_psimd_u_sub32 | function_psimd_s_min32 | function_psimd_s_max32 | function_psimd_s_clip32 | function_simd_s_sub32 | function_simd_u_sub32 | function_simd_s_as32 | function_simd_u_as32 | function_simd_s_min32 | function_simd_u_min32 | function_simd_s_max32 | function_simd_u_max32;
94075                   assign psimd32_addcmp_neg2_W1 = function_psimd_s_sub32 | function_psimd_u_sub32 | function_psimd_s_min32 | function_psimd_s_max32 | function_psimd_s_clip32 | function_simd_s_sub32 | function_simd_u_sub32 | function_simd_s_sa32 | function_simd_u_sa32 | function_simd_s_min32 | function_simd_u_min32 | function_simd_s_max32 | function_simd_u_max32;
94076                   assign psimd32_addcmp_out_W0 = psimd32_addcmp_func(psimd32_addcmp_se1_W0, psimd32_addcmp_se2_W0, psimd32_addcmp_neg1_W0, psimd32_addcmp_neg2_W0, psimd32_op1_W0, psimd32_op2_W0);
94077                   assign psimd32_addcmp_out_W1 = psimd32_addcmp_func(psimd32_addcmp_se1_W1, psimd32_addcmp_se2_W1, psimd32_addcmp_neg1_W1, psimd32_addcmp_neg2_W1, psimd32_op1_W1, psimd32_op2_W1);
94078                   assign psimd32_addcmp_min = function_psimd_s_min32 | function_simd_s_min32 | function_simd_u_min32;
94079                   assign psimd32_addcmp_max = function_psimd_s_max32 | function_simd_s_max32 | function_simd_u_max32;
94080                   assign psimd32_addcmp_clip = function_psimd_s_clip32;
94081                   assign psimd32_addcmp_wrap = result_simd_s_wrap32;
94082                   assign psimd32_addcmp_halve = result_psimd_s_halve32_sexlen | result_psimd_u_halve32_sexlen | result_simd_s_halve32 | result_simd_u_halve32;
94083                   assign psimd32_addcmp_s_sat = result_psimd_s_sat32_sexlen | result_simd_s_sat32;
94084                   assign psimd32_addcmp_u_sat = result_simd_u_sat32;
94085                   assign psimd32_addcmp_result_W0 = psimd32_addcmp_result(psimd32_addcmp_neg2_W0, psimd32_addcmp_min, psimd32_addcmp_max, psimd32_addcmp_clip, psimd32_addcmp_wrap, psimd32_addcmp_halve, psimd32_addcmp_s_sat, psimd32_addcmp_u_sat, psimd32_op1_W0, psimd32_op2_W0, psimd32_addcmp_out_W0);
94086                   assign psimd32_addcmp_result_W1 = psimd32_addcmp_result(psimd32_addcmp_neg2_W1, psimd32_addcmp_min, psimd32_addcmp_max, psimd32_addcmp_clip, psimd32_addcmp_wrap, psimd32_addcmp_halve, psimd32_addcmp_s_sat, psimd32_addcmp_u_sat, psimd32_op1_W1, psimd32_op2_W1, psimd32_addcmp_out_W1);
94087                   assign psimd32_addcmp_result32sexlen = result_psimd_s_halve32_sexlen | result_psimd_u_halve32_sexlen | result_psimd_s_sat32_sexlen | result_psimd_s_cmpsel32_sexlen;
94088                   assign psimd32_addcmp_result_64b[63:32] = psimd32_addcmp_result32sexlen ? {32{psimd32_addcmp_result_W0[31]}} : psimd32_addcmp_result_W1[31:0];
94089                   assign psimd32_addcmp_result_64b[31:0] = psimd32_addcmp_result_W0[31:0];
94090                   assign psimd32_addcmp_ovf_set = psimd32_addcmp_result_W0[32] | (!psimd32_addcmp_result32sexlen &amp; psimd32_addcmp_result_W1[32]);
94091                   function  [31:0] psimd32_clz;
94092                   input is_func_clz;
94093                   input is_func_clo;
94094                   input is_func_clrs;
94095                   input [31:0] op1;
94096                   reg [31:0] clz_in_32b;
94097                   reg [15:0] clz_in_16b;
94098                   reg [7:0] clz_in_8b;
94099                   reg [3:0] clz_in_4b;
94100                   reg [4:0] clz_out;
94101                   reg clz_in_eqz;
94102                   begin
94103      1/1              clz_in_32b = ({32{is_func_clz}} &amp; op1) | ({32{is_func_clo}} &amp; ~op1) | ({32{is_func_clrs}} &amp; ({op1[30:0],!op1[31]} ^ {32{op1[31]}}));
94104      1/1              clz_out[4] = (clz_in_32b[31:16] == 16'd0);
94105      1/1              clz_in_16b = clz_out[4] ? clz_in_32b[15:0] : clz_in_32b[31:16];
94106      1/1              clz_out[3] = (clz_in_16b[15:8] == 8'd0);
94107      1/1              clz_in_8b = clz_out[3] ? clz_in_16b[7:0] : clz_in_16b[15:8];
94108      1/1              clz_out[2] = (clz_in_8b[7:4] == 4'd0);
94109      1/1              clz_in_4b = clz_out[2] ? clz_in_8b[3:0] : clz_in_8b[7:4];
94110      1/1              clz_out[1] = (clz_in_4b[3:2] == 2'd0);
94111      1/1              clz_out[0] = clz_out[1] ? !clz_in_4b[1] : !clz_in_4b[3];
94112      1/1              clz_in_eqz = (clz_in_32b == 32'd0);
94113      1/1              psimd32_clz = clz_in_eqz ? 32'd32 : {27'd0,clz_out[4:0]};
94114                   end
94115                   endfunction
94116                   assign psimd32_clz_result_W0 = psimd32_clz(function_psimd_s_clz32, function_psimd_s_clo32, function_psimd_s_clrs32, psimd32_op1_W0);
94117                   assign psimd32_clz_result_W1 = psimd32_clz(function_psimd_s_clz32, function_psimd_s_clo32, function_psimd_s_clrs32, psimd32_op1_W1);
94118                   assign psimd32_clz_result_64b = {psimd32_clz_result_W1[31:0],psimd32_clz_result_W0[31:0]};
94119                   assign psimd32_clz_ovf_set = 1'b0;
94120                   function  [134:0] psimd32_mul_func;
94121                   input is_func_32x16;
94122                   input no_opovf;
94123                   input se1;
94124                   input se2;
94125                   input [31:0] op1;
94126                   input [31:0] op2;
94127                   input [66:0] wt_sum;
94128                   input [66:0] wt_cout;
94129                   reg opovf;
94130                   begin
94131      1/1              opovf = (!no_opovf &amp; !is_func_32x16 &amp; ((op1 == 32'h80000000) &amp; (op2 == 32'h80000000))) | (!no_opovf &amp; is_func_32x16 &amp; ((op1 == 32'h80000000) &amp; (op2 == 32'hffff8000)));
94132      1/1              psimd32_mul_func[134] = opovf;
94133      1/1              psimd32_mul_func[66:0] = opovf ? 67'h0_000000007fffffff : wt_sum[66:0];
94134      1/1              psimd32_mul_func[133:67] = opovf ? 67'h0_0000000000000000 : wt_cout[66:0];
94135                   end
94136                   endfunction
94137                   function  [175:0] stage1_psimd32_mul_result;
94138                   input bypass;
94139                   input [10:0] fctrl;
94140                   input [1:0] rctrl;
94141                   input opovf;
94142                   input [66:0] mul_sum;
94143                   input [66:0] mul_cout;
94144                   input [31:0] acc_din;
94145                   reg is_func_smmul;
94146                   reg is_func_kmmac;
94147                   reg is_func_kmmsb;
94148                   reg is_func_kwmmul;
94149                   reg is_func_maddr32;
94150                   reg is_func_msubr32;
94151                   reg is_func_smmw;
94152                   reg is_func_kmmaw;
94153                   reg is_func_kmmw2;
94154                   reg is_func_kmmaw2;
94155                   reg is_func_mulr64;
94156                   reg is_double32x32;
94157                   reg is_non_double32x32;
94158                   reg is_double32x16;
94159                   reg is_non_double32x16;
94160                   reg is_r32;
94161                   reg is_acc;
94162                   reg is_sub;
94163                   reg is_double_with_ovf;
94164                   reg is_type_s_rnd;
94165                   reg [33:0] rndacc_din1;
94166                   reg [66:0] rndacc_din2;
94167                   reg [66:0] rndacc_din3;
94168                   begin
94169      1/1              is_func_smmul = fctrl[0];
94170      1/1              is_func_kmmac = fctrl[1];
94171      1/1              is_func_kmmsb = fctrl[2];
94172      1/1              is_func_kwmmul = fctrl[3];
94173      1/1              is_func_maddr32 = fctrl[4];
94174      1/1              is_func_msubr32 = fctrl[5];
94175      1/1              is_func_smmw = fctrl[6];
94176      1/1              is_func_kmmaw = fctrl[7];
94177      1/1              is_func_kmmw2 = fctrl[8];
94178      1/1              is_func_kmmaw2 = fctrl[9];
94179      1/1              is_func_mulr64 = fctrl[10];
94180      1/1              is_double32x32 = is_func_kwmmul;
94181      1/1              is_non_double32x32 = is_func_smmul | is_func_kmmac | is_func_kmmsb | is_func_mulr64;
94182      1/1              is_double32x16 = is_func_kmmw2 | is_func_kmmaw2;
94183      1/1              is_non_double32x16 = is_func_smmw | is_func_kmmaw;
94184      1/1              is_r32 = is_func_maddr32 | is_func_msubr32;
94185      1/1              is_acc = is_func_kmmac | is_func_kmmsb | is_func_maddr32 | is_func_msubr32 | is_func_kmmaw | is_func_kmmaw2;
94186      1/1              is_sub = is_func_kmmsb | is_func_msubr32;
94187      1/1              is_double_with_ovf = (is_double32x32 | is_double32x16) &amp; opovf;
94188      1/1              is_type_s_rnd = rctrl[1] &amp; !is_double_with_ovf;
94189      1/1              rndacc_din1 = ({34{is_acc}} &amp; {acc_din[31],acc_din[31:0],1'b0}) + (({34{(!is_sub &amp; !is_type_s_rnd)}} &amp; {34'd0}) | ({34{(!is_sub &amp; is_type_s_rnd)}} &amp; {34'd1}) | ({34{(is_sub &amp; !is_type_s_rnd)}} &amp; {34'd2}) | ({34{(is_sub &amp; is_type_s_rnd)}} &amp; {34'd1}));
94190      1/1              rndacc_din2 = {67{(is_sub &amp; !bypass)}} ^ mul_sum[66:0];
94191      1/1              rndacc_din3 = {67{(is_sub &amp; !bypass)}} ^ mul_cout[66:0];
94192      1/1              stage1_psimd32_mul_result[0] = is_double32x32;
94193      1/1              stage1_psimd32_mul_result[1] = is_non_double32x32;
94194      1/1              stage1_psimd32_mul_result[2] = is_double32x16;
94195      1/1              stage1_psimd32_mul_result[3] = is_non_double32x16;
94196      1/1              stage1_psimd32_mul_result[4] = is_r32;
94197      1/1              stage1_psimd32_mul_result[5] = is_acc;
94198      1/1              stage1_psimd32_mul_result[6] = is_sub;
94199      1/1              stage1_psimd32_mul_result[7] = is_double_with_ovf;
94200      1/1              stage1_psimd32_mul_result[41:8] = rndacc_din1;
94201      1/1              stage1_psimd32_mul_result[108:42] = rndacc_din2;
94202      1/1              stage1_psimd32_mul_result[175:109] = rndacc_din3;
94203                   end
94204                   endfunction
94205                   function  [64:0] stage2_psimd32_mul_result;
94206                   input [7:0] fctrl;
94207                   input [1:0] rctrl;
94208                   input [33:0] din1;
94209                   input [65:0] din2;
94210                   input [65:0] din3;
94211                   reg is_double32x32;
94212                   reg is_non_double32x32;
94213                   reg is_double32x16;
94214                   reg is_non_double32x16;
94215                   reg is_double_with_ovf;
94216                   reg is_r32;
94217                   reg is_sub;
94218                   reg is_type_s_sat;
94219                   reg [66:0] rndacc_din1;
94220                   reg [66:0] rndacc_din2;
94221                   reg [66:0] rndacc_din3;
94222                   reg [66:0] rndacc_dout;
94223                   reg s_ovf_sel;
94224                   reg s_udf_sel;
94225                   reg s_rndacc_sel;
94226                   reg [63:0] dout;
94227                   reg ovfout;
94228                   begin
94229      1/1              is_double32x32 = fctrl[0];
94230      1/1              is_non_double32x32 = fctrl[1];
94231      1/1              is_double32x16 = fctrl[2];
94232      1/1              is_non_double32x16 = fctrl[3];
94233      1/1              is_r32 = fctrl[4];
94234      1/1              is_sub = fctrl[6];
94235      1/1              is_double_with_ovf = fctrl[7];
94236      1/1              is_type_s_sat = rctrl[0];
94237      1/1              rndacc_din1 = {din1[33],din1[33:0],32'd0};
94238      1/1              rndacc_din2 = (({67{is_double32x32}} &amp; {din2[64:0],is_sub,1'b0}) | ({67{is_non_double32x32}} &amp; {din2[65:0],is_sub}) | ({67{is_double32x16}} &amp; {din2[48:0],is_sub,17'd0}) | ({67{is_non_double32x16}} &amp; {din2[49:0],is_sub,16'd0}) | ({67{(is_r32 | is_double_with_ovf)}} &amp; {din2[33:0],is_sub,32'd0}));
94239      1/1              rndacc_din3 = (({67{is_double32x32}} &amp; {din3[64:0],is_sub,1'b0}) | ({67{is_non_double32x32}} &amp; {din3[65:0],is_sub}) | ({67{is_double32x16}} &amp; {din3[48:0],is_sub,17'd0}) | ({67{is_non_double32x16}} &amp; {din3[49:0],is_sub,16'd0}) | ({67{(is_r32 | is_double_with_ovf)}} &amp; {din3[33:0],is_sub,32'd0}));
94240      1/1              rndacc_dout = csa67_1_level_add67(rndacc_din1, rndacc_din2, rndacc_din3);
94241      1/1              s_ovf_sel = is_type_s_sat &amp; !rndacc_dout[66] &amp; (rndacc_dout[65:64] != 2'b00);
94242      1/1              s_udf_sel = is_type_s_sat &amp; rndacc_dout[66] &amp; (rndacc_dout[65:64] != 2'b11);
94243      1/1              s_rndacc_sel = !(s_ovf_sel | s_udf_sel);
94244      1/1              dout[63:32] = ({32{s_rndacc_sel}} &amp; rndacc_dout[64:33]) | ({32{s_ovf_sel}} &amp; 32'h7fffffff) | ({32{s_udf_sel}} &amp; 32'h80000000);
94245      1/1              dout[31:0] = rndacc_dout[32:1];
94246      1/1              ovfout = s_ovf_sel | s_udf_sel | is_double_with_ovf;
94247      1/1              stage2_psimd32_mul_result = {ovfout,dout};
94248                   end
94249                   endfunction
94250                   assign psimd32_mul_se1_W0 = function_psimd_s_mul32x32_acc32_func0 | function_psimd_s_mul32x32_acc32_func1 | function_psimd_s_mul32x32_acc32_func2 | function_psimd_s_mul32x32_acc32_func3 | function_psimd_s_mul32x32_acc32_func4 | function_psimd_s_mul32x32_acc32_func5 | function_psimd_s_mul32x16_acc32_func0 | function_psimd_s_mul32x16_acc32_func1 | function_psimd_s_mul32x16_acc32_func2 | function_psimd_s_mul32x16_acc32_func3 | function_psimd_s_mul32x32_out64 | function_64p_s_mul32x32_acc64_func0 | function_64p_s_mul32x32_acc64_func1 | function_psimd_s_mul32x32_acc64_func0 | function_psimd_s_mul32x32_acc64_func1 | function_psimd_s_mul32x32_acc64_func2 | function_psimd_s_mul32x32_acc64_func3 | function_psimd_s_mul32x32_acc64_func4 | function_psimd_s_mul32x32_acc64_func5 | function_psimd_s_mul32x32_acc64_func6;
94251                   assign psimd32_mul_se2_W0 = function_psimd_s_mul32x32_acc32_func0 | function_psimd_s_mul32x32_acc32_func1 | function_psimd_s_mul32x32_acc32_func2 | function_psimd_s_mul32x32_acc32_func3 | function_psimd_s_mul32x32_acc32_func4 | function_psimd_s_mul32x32_acc32_func5 | function_psimd_s_mul32x16_acc32_func0 | function_psimd_s_mul32x16_acc32_func1 | function_psimd_s_mul32x16_acc32_func2 | function_psimd_s_mul32x16_acc32_func3 | function_psimd_s_mul32x32_out64 | function_64p_s_mul32x32_acc64_func0 | function_64p_s_mul32x32_acc64_func1 | function_psimd_s_mul32x32_acc64_func0 | function_psimd_s_mul32x32_acc64_func1 | function_psimd_s_mul32x32_acc64_func2 | function_psimd_s_mul32x32_acc64_func3 | function_psimd_s_mul32x32_acc64_func4 | function_psimd_s_mul32x32_acc64_func5 | function_psimd_s_mul32x32_acc64_func6;
94252                   assign psimd32_mul_se1_W1 = psimd32_mul_se1_W0;
94253                   assign psimd32_mul_se2_W1 = psimd32_mul_se2_W0;
94254                   assign psimd32_mul_32x16 = operand_psimd_op32_op16b | operand_psimd_op32_op16t;
94255                   assign psimd32_mul_no_opovf = function_psimd_s_mul32x32_out64 | function_psimd_u_mul32x32_out64 | function_64p_s_mul32x32_acc64_func0 | function_64p_s_mul32x32_acc64_func1 | function_64p_u_mul32x32_acc64_func0 | function_64p_u_mul32x32_acc64_func1 | function_psimd_s_mul32x32_acc64_func0 | function_psimd_s_mul32x32_acc64_func1 | function_psimd_s_mul32x32_acc64_func2 | function_psimd_s_mul32x32_acc64_func3 | function_psimd_s_mul32x32_acc64_func4 | function_psimd_s_mul32x32_acc64_func5 | function_psimd_s_mul32x32_acc64_func6 | function_psimd_s_mul32x16_acc32_func0 | function_psimd_s_mul32x16_acc32_func1 | function_psimd_s_mul32x32_acc32_func0 | function_psimd_s_mul32x32_acc32_func1 | function_psimd_s_mul32x32_acc32_func2 | function_psimd_s_mul32x32_acc32_func4 | function_psimd_s_mul32x32_acc32_func5;
94256                   kv_dsp_mul32 mul32_lv1_W0(
94257                       .mul_op1(psimd32_op1_W0),
94258                       .mul_op2(psimd32_op2_W0),
94259                       .mul_op1_sign(psimd32_mul_se1_W0),
94260                       .mul_op2_sign(psimd32_mul_se2_W0),
94261                       .mul_wt_sum(psimd32_mul_lv1_wt_sum_W0),
94262                       .mul_wt_cout(psimd32_mul_lv1_wt_cout_W0)
94263                   );
94264                   kv_dsp_mul32 mul32_lv1_W1(
94265                       .mul_op1(psimd32_op1_W1),
94266                       .mul_op2(psimd32_op2_W1),
94267                       .mul_op1_sign(psimd32_mul_se1_W1),
94268                       .mul_op2_sign(psimd32_mul_se2_W1),
94269                       .mul_wt_sum(psimd32_mul_lv1_wt_sum_W1),
94270                       .mul_wt_cout(psimd32_mul_lv1_wt_cout_W1)
94271                   );
94272                   assign psimd32_mul_lv1_out_W0 = psimd32_mul_func(psimd32_mul_32x16, psimd32_mul_no_opovf, psimd32_mul_se1_W0, psimd32_mul_se2_W0, psimd32_op1_W0, psimd32_op2_W0, psimd32_mul_lv1_wt_sum_W0, psimd32_mul_lv1_wt_cout_W0);
94273                   assign psimd32_mul_lv1_out_W1 = psimd32_mul_func(psimd32_mul_32x16, psimd32_mul_no_opovf, psimd32_mul_se1_W1, psimd32_mul_se2_W1, psimd32_op1_W1, psimd32_op2_W1, psimd32_mul_lv1_wt_sum_W1, psimd32_mul_lv1_wt_cout_W1);
94274                   assign stage2_psimd32_mul_data_en = stage2_dsp_ctrl_en &amp; stage1_dsp_ivalid &amp; (|stage2_psimd32_mul_fctrl_nx);
94275                   assign stage2_psimd32_mul_fctrl_nx[0] = function_psimd_s_mul32x32_acc32_func0;
94276                   assign stage2_psimd32_mul_fctrl_nx[1] = function_psimd_s_mul32x32_acc32_func1;
94277                   assign stage2_psimd32_mul_fctrl_nx[2] = function_psimd_s_mul32x32_acc32_func2;
94278                   assign stage2_psimd32_mul_fctrl_nx[3] = function_psimd_s_mul32x32_acc32_func3;
94279                   assign stage2_psimd32_mul_fctrl_nx[4] = function_psimd_s_mul32x32_acc32_func4;
94280                   assign stage2_psimd32_mul_fctrl_nx[5] = function_psimd_s_mul32x32_acc32_func5;
94281                   assign stage2_psimd32_mul_fctrl_nx[6] = function_psimd_s_mul32x16_acc32_func0;
94282                   assign stage2_psimd32_mul_fctrl_nx[7] = function_psimd_s_mul32x16_acc32_func1;
94283                   assign stage2_psimd32_mul_fctrl_nx[8] = function_psimd_s_mul32x16_acc32_func2;
94284                   assign stage2_psimd32_mul_fctrl_nx[9] = function_psimd_s_mul32x16_acc32_func3;
94285                   assign stage2_psimd32_mul_fctrl_nx[10] = function_psimd_s_mul32x32_out64 | function_psimd_u_mul32x32_out64 | function_psimd_s_mul32x32_acc64_func0;
94286                   assign stage2_psimd32_mul_fctrl_nx[11] = function_psimd_s_mul32x32_acc64_func1;
94287                   assign stage2_psimd32_mul_fctrl_nx[12] = function_psimd_s_mul32x32_acc64_func2;
94288                   assign stage2_psimd32_mul_fctrl_nx[13] = function_psimd_s_mul32x32_acc64_func3;
94289                   assign stage2_psimd32_mul_fctrl_nx[14] = function_psimd_s_mul32x32_acc64_func4 | function_64p_s_mul32x32_acc64_func0 | function_64p_u_mul32x32_acc64_func0;
94290                   assign stage2_psimd32_mul_fctrl_nx[15] = function_psimd_s_mul32x32_acc64_func5;
94291                   assign stage2_psimd32_mul_fctrl_nx[16] = function_psimd_s_mul32x32_acc64_func6 | function_64p_s_mul32x32_acc64_func1 | function_64p_u_mul32x32_acc64_func1;
94292                   assign stage2_psimd32_mul_rctrl_nx[0] = result_simd_s_sat32 | result_simd_s_rnd32_sat32;
94293                   assign stage2_psimd32_mul_rctrl_nx[1] = result_simd_s_rnd32 | result_simd_s_rnd32_sat32;
94294                   assign stage2_psimd32_mul_rctrl_nx[2] = result_psimd_s_bypass32_sexlen;
94295                   assign stage2_psimd32_mul_rctrl_nx[3] = result_64p_s_sat64 | result_psimd_s_sat64;
94296                   assign stage2_psimd32_mul_rctrl_nx[4] = result_64p_u_sat64;
94297                   always @(posedge core_clk or negedge core_reset_n) begin
94298      1/1              if (!core_reset_n) begin
94299      1/1                  stage2_psimd32_mul_fctrl &lt;= 17'd0;
94300                       end
94301      1/1              else if (stage2_dsp_ctrl_en) begin
94302      <font color = "red">0/1     ==>          stage2_psimd32_mul_fctrl &lt;= stage2_psimd32_mul_fctrl_nx;</font>
94303                       end
                        MISSING_ELSE
94304                   end
94305                   
94306                   always @(posedge core_clk or negedge core_reset_n) begin
94307      1/1              if (!core_reset_n) begin
94308      1/1                  stage2_psimd32_mul_rctrl &lt;= 5'd0;
94309                       end
94310      1/1              else if (stage2_psimd32_mul_data_en) begin
94311      <font color = "red">0/1     ==>          stage2_psimd32_mul_rctrl &lt;= stage2_psimd32_mul_rctrl_nx;</font>
94312                       end
                        MISSING_ELSE
94313                   end
94314                   
94315                   assign stage2_psimd32_mul_lv1_result_W0_nx = stage1_psimd32_mul_result((|stage2_psimd32_mul_fctrl_nx[16:11]), stage2_psimd32_mul_fctrl_nx[10:0], stage2_psimd32_mul_rctrl_nx[1:0], psimd32_mul_lv1_out_W0[134], psimd32_mul_lv1_out_W0[66:0], psimd32_mul_lv1_out_W0[133:67], stage1_acc_din_W0);
94316                   assign stage2_psimd32_mul_lv1_result_W1_nx = stage1_psimd32_mul_result((|stage2_psimd32_mul_fctrl_nx[16:11]), stage2_psimd32_mul_fctrl_nx[10:0], stage2_psimd32_mul_rctrl_nx[1:0], psimd32_mul_lv1_out_W1[134], psimd32_mul_lv1_out_W1[66:0], psimd32_mul_lv1_out_W1[133:67], stage1_acc_din_W1);
94317                   always @(posedge core_clk or negedge core_reset_n) begin
94318      1/1              if (!core_reset_n) begin
94319      1/1                  stage2_psimd32_mul_lv1_result_W0 &lt;= 176'd0;
94320      1/1                  stage2_psimd32_mul_lv1_result_W1 &lt;= 176'd0;
94321                       end
94322      1/1              else if (stage2_dsp_ctrl_en) begin
94323      <font color = "red">0/1     ==>          stage2_psimd32_mul_lv1_result_W0 &lt;= stage2_psimd32_mul_lv1_result_W0_nx;</font>
94324      <font color = "red">0/1     ==>          stage2_psimd32_mul_lv1_result_W1 &lt;= stage2_psimd32_mul_lv1_result_W1_nx;</font>
94325                       end
                        MISSING_ELSE
94326                   end
94327                   
94328                   assign stage2_psimd32_mul_result_W0 = stage2_psimd32_mul_result(stage2_psimd32_mul_lv1_result_W0[7:0], stage2_psimd32_mul_rctrl[1:0], stage2_psimd32_mul_lv1_result_W0[41:8], stage2_psimd32_mul_lv1_result_W0[107:42], stage2_psimd32_mul_lv1_result_W0[174:109]);
94329                   assign stage2_psimd32_mul_result_W1 = stage2_psimd32_mul_result(stage2_psimd32_mul_lv1_result_W1[7:0], stage2_psimd32_mul_rctrl[1:0], stage2_psimd32_mul_lv1_result_W1[41:8], stage2_psimd32_mul_lv1_result_W1[107:42], stage2_psimd32_mul_lv1_result_W1[174:109]);
94330                   assign stage2_psimd32_mul_result32sexlen = stage2_psimd32_mul_rctrl[2];
94331                   assign stage2_psimd32_mul_resultout64 = stage2_psimd32_mul_fctrl[10];
94332                   assign stage2_psimd32_mul_result_64b[63:32] = stage2_psimd32_mul_result32sexlen ? {32{stage2_psimd32_mul_result_W0[63]}} : stage2_psimd32_mul_resultout64 ? stage2_psimd32_mul_result_W0[63:32] : stage2_psimd32_mul_result_W1[63:32];
94333                   assign stage2_psimd32_mul_result_64b[31:0] = stage2_psimd32_mul_resultout64 ? stage2_psimd32_mul_result_W0[31:0] : stage2_psimd32_mul_result_W0[63:32];
94334                   assign stage2_psimd32_mul_ovf_set = stage2_psimd32_mul_result32sexlen ? stage2_psimd32_mul_result_W0[64] : stage2_psimd32_mul_resultout64 ? 1'b0 : (stage2_psimd32_mul_result_W0[64] | stage2_psimd32_mul_result_W1[64]);
94335                   assign stage3_psimd32_mul_data_en = stage3_dsp_ctrl_en &amp; stage2_dsp_ivalid &amp; (|stage3_psimd32_mul_fctrl_nx);
94336                   assign stage3_psimd32_mul_fctrl_nx[5:0] = stage2_psimd32_mul_fctrl[16:11];
94337                   assign stage3_psimd32_mul_rctrl_nx[1:0] = stage2_psimd32_mul_rctrl[4:3];
94338                   assign stage3_psimd32_mul_out1_nx = stage2_profile64_mul_csa_out1;
94339                   assign stage3_psimd32_mul_out2_nx = stage2_profile64_mul_csa_out2;
94340                   always @(posedge core_clk or negedge core_reset_n) begin
94341      1/1              if (!core_reset_n) begin
94342      1/1                  stage3_psimd32_mul_fctrl &lt;= 6'd0;
94343                       end
94344      1/1              else if (stage3_dsp_ctrl_en) begin
94345      <font color = "red">0/1     ==>          stage3_psimd32_mul_fctrl &lt;= stage3_psimd32_mul_fctrl_nx;</font>
94346                       end
                        MISSING_ELSE
94347                   end
94348                   
94349                   always @(posedge core_clk or negedge core_reset_n) begin
94350      1/1              if (!core_reset_n) begin
94351      1/1                  stage3_psimd32_mul_rctrl &lt;= 2'd0;
94352      1/1                  stage3_psimd32_mul_out1 &lt;= 67'd0;
94353      1/1                  stage3_psimd32_mul_out2 &lt;= 67'd0;
94354                       end
94355      1/1              else if (stage3_psimd32_mul_data_en) begin
94356      <font color = "red">0/1     ==>          stage3_psimd32_mul_rctrl &lt;= stage3_psimd32_mul_rctrl_nx;</font>
94357      <font color = "red">0/1     ==>          stage3_psimd32_mul_out1 &lt;= stage3_psimd32_mul_out1_nx;</font>
94358      <font color = "red">0/1     ==>          stage3_psimd32_mul_out2 &lt;= stage3_psimd32_mul_out2_nx;</font>
94359                       end
                        MISSING_ELSE
94360                   end
94361                   
94362                   assign stage3_psimd32_mul_result_64b = stage3_profile64_mul_result_64b;
94363                   assign stage3_psimd32_mul_ovf_set = stage3_profile64_mul_ovf_set;
94364                   assign psimd32_result_addcmp_sel = function_psimd_s_add32 | function_psimd_u_add32 | function_psimd_s_sub32 | function_psimd_u_sub32 | function_psimd_s_min32 | function_psimd_s_max32 | function_psimd_s_abs32 | function_psimd_s_clip32 | function_simd_s_add32 | function_simd_u_add32 | function_simd_s_sub32 | function_simd_u_sub32 | function_simd_s_as32 | function_simd_u_as32 | function_simd_s_sa32 | function_simd_u_sa32 | function_simd_s_min32 | function_simd_u_min32 | function_simd_s_max32 | function_simd_u_max32 | function_simd_s_abs32;
94365                   assign psimd32_result_clz_sel = function_psimd_s_clz32 | function_psimd_s_clo32 | function_psimd_s_clrs32;
94366                   assign psimd32_result_pack_sel = function_psimd_s_pk32;
94367                   assign stage1_psimd32_final_result_64b = ({64{psimd32_result_addcmp_sel}} &amp; psimd32_addcmp_result_64b) | ({64{psimd32_result_clz_sel}} &amp; psimd32_clz_result_64b) | ({64{psimd32_result_pack_sel}} &amp; psimd32_pack_result_64b);
94368                   assign stage1_psimd32_final_ovf_set = (psimd32_result_addcmp_sel &amp; psimd32_addcmp_ovf_set) | (psimd32_result_clz_sel &amp; psimd32_clz_ovf_set) | (psimd32_result_pack_sel &amp; psimd32_pack_ovf_set);
94369                   assign stage2_psimd32_result_mul_sel = (|stage2_psimd32_mul_fctrl[10:0]);
94370                   assign stage2_psimd32_final_result_64b = ({64{stage2_psimd32_result_mul_sel}} &amp; stage2_psimd32_mul_result_64b);
94371                   assign stage2_psimd32_final_ovf_set = (stage2_psimd32_result_mul_sel &amp; stage2_psimd32_mul_ovf_set);
94372                   assign stage3_psimd32_result_mul_sel = (|stage3_psimd32_mul_fctrl);
94373                   assign stage3_psimd32_final_result_64b = ({64{stage3_psimd32_result_mul_sel}} &amp; stage3_psimd32_mul_result_64b);
94374                   assign stage3_psimd32_final_ovf_set = (stage3_psimd32_result_mul_sel &amp; stage3_psimd32_mul_ovf_set);
94375                   assign psimdxlen_op1_base_sel = operand_psimd_opxlen | operand_nsimd_op32 | operand_simd_op32;
94376                   assign psimdxlen_op1_pair_sel = operand_psimd_op64;
94377                   assign psimdxlen_op2_base_sel = operand_psimd_opxlen | operand_nsimd_op32 | operand_simd_op32;
94378                   assign psimdxlen_op2_pair_sel = operand_psimd_op64;
94379                   assign psimdxlen_op3_base_sel = operand_psimd_opxlen;
94380                   assign psimdxlen_op1_64b = ({64{psimdxlen_op1_base_sel}} &amp; dsp_src1_64b_simd) | ({64{psimdxlen_op1_pair_sel}} &amp; dsp_src1_64b_pair);
94381                   assign psimdxlen_op2_64b = ({64{psimdxlen_op2_base_sel}} &amp; dsp_src2_64b_simd) | ({64{psimdxlen_op2_pair_sel}} &amp; dsp_src2_64b_pair);
94382                   assign psimdxlen_op3_64b = ({64{psimdxlen_op3_base_sel}} &amp; dsp_src3_64b_simd);
94383                   function  [64:0] psimdxlen_shift;
94384                   integer i;
94385                   input is_func_sra;
94386                   input is_func_sll;
94387                   input is_func_bitrev;
94388                   input is_func_wext;
94389                   input is_func_slra32;
94390                   input is_func_sra32;
94391                   input is_func_srl32;
94392                   input is_func_sll32;
94393                   input rnd;
94394                   input sat;
94395                   input [63:0] op1;
94396                   input [5:0] amt;
94397                   reg is_slra32_sra;
94398                   reg is_slra32_sll;
94399                   reg is_shift_l;
94400                   reg is_se;
94401                   reg is_shift32;
94402                   reg slra32_sra_amt_sel;
94403                   reg bitrev_amt_sel;
94404                   reg [5:0] slra32_sra_shift_amt;
94405                   reg [SHIFT_AMT_MSB:0] bitrev_shift_amt;
94406                   reg [5:0] base_shift_amt;
94407                   reg [SHIFT_AMT_MSB:0] shift_amt;
94408                   reg bitrev32_din_sel;
94409                   reg shift32_din_sel;
94410                   reg [64:0] bitrev32_din;
94411                   reg [64:0] shift32_din;
94412                   reg [64:0] shift64_din;
94413                   reg [64:0] shift_r_din;
94414                   reg [64:0] shift_l_din;
94415                   reg [64:0] shift_din;
94416                   reg signed [64:0] shift_r_dout;
94417                   reg [64:0] shift_l_dout;
94418                   reg [64:0] shift_dout;
94419                   reg is_type_s_rnd;
94420                   reg is_type_s_sat;
94421                   reg s_rnd_sel;
94422                   reg s_shift32_sel;
94423                   reg u_bitrev_sel;
94424                   reg s_ovf_sel;
94425                   reg s_udf_sel;
94426                   reg [63:0] shift32_dout;
94427                   reg [63:0] bitrev_dout;
94428                   reg [64:0] rnd_dout;
94429                   reg [63:0] result;
94430                   reg ovfout;
94431                   begin
94432      1/1              is_slra32_sra = is_func_slra32 &amp; amt[5];
94433      1/1              is_slra32_sll = is_func_slra32 &amp; !amt[5];
94434      1/1              is_shift_l = is_func_sll | is_slra32_sll | is_func_sll32;
94435      1/1              is_se = is_func_sll | is_func_sra | is_func_wext | is_func_slra32 | is_func_sll32 | is_func_sra32;
94436      1/1              is_shift32 = (is_func_sra32) | is_func_srl32 | is_func_sll32;
94437      1/1              slra32_sra_amt_sel = is_slra32_sra;
94438      1/1              bitrev_amt_sel = is_func_bitrev;
94439      1/1              slra32_sra_shift_amt = (amt[5:0] == 6'd32) ? 6'd31 : (~amt[5:0] + 6'd1);
94440      1/1              bitrev_shift_amt = {(SHIFT_AMT_MSB + 1){1'b1}} + ~amt[SHIFT_AMT_MSB:0] + {{SHIFT_AMT_MSB{1'b0}},1'b1};
94441      1/1              base_shift_amt = {(amt[5] &amp; !is_shift32),amt[4:0]};
94442      1/1              shift_amt = slra32_sra_amt_sel ? slra32_sra_shift_amt[SHIFT_AMT_MSB:0] : bitrev_amt_sel ? bitrev_shift_amt[SHIFT_AMT_MSB:0] : base_shift_amt[SHIFT_AMT_MSB:0];
94443      1/1              bitrev32_din_sel = is_func_bitrev;
94444      1/1              shift32_din_sel = !is_func_wext | (is_shift_l &amp; (|amt[4:0])) | is_func_slra32 | is_func_sra32 | is_func_srl32 | is_func_sll32;
94445      1/1              bitrev32_din = {op1[31:0],32'd0,1'b0};
94446      1/1              shift32_din = {{32{(is_se &amp; op1[31])}},op1[31:0],1'b0};
94447      1/1              shift64_din = {op1[63:0],1'b0};
94448      1/1              shift_r_din = bitrev32_din_sel ? bitrev32_din : shift32_din_sel ? shift32_din : shift64_din;
94449      1/1              for (i = 0; i &lt; 65; i = i + 1) begin:gen_shift_l_din
94450      1/1                  shift_l_din[i] = shift_r_din[64 - i];
94451                       end
94452      1/1              shift_din = (is_shift_l | is_func_bitrev) ? shift_l_din : shift_r_din;
94453      1/1              shift_r_dout = $signed(shift_din) &gt;&gt;&gt; shift_amt;
94454      1/1              for (i = 0; i &lt; 65; i = i + 1) begin:gen_shift_l_dout
94455      1/1                  shift_l_dout[i] = shift_r_dout[64 - i];
94456                       end
94457      1/1              shift_dout = is_shift_l ? shift_l_dout : shift_r_dout;
94458      1/1              is_type_s_rnd = is_func_slra32 ? (rnd &amp; is_slra32_sra) : rnd;
94459      1/1              is_type_s_sat = is_func_slra32 ? (sat &amp; is_slra32_sll) : (sat &amp; (|shift_amt));
94460      1/1              s_ovf_sel = is_type_s_sat &amp; !shift_dout[64] &amp; (shift_dout[63:32] != 32'h00000000);
94461      1/1              s_udf_sel = is_type_s_sat &amp; shift_dout[64] &amp; (shift_dout[63:32] != 32'hffffffff);
94462      1/1              s_shift32_sel = (is_shift_l &amp; (|{shift_amt,is_slra32_sll}) &amp; !(s_ovf_sel | s_udf_sel)) | is_func_wext;
94463      1/1              u_bitrev_sel = is_func_bitrev;
94464      1/1              s_rnd_sel = is_type_s_rnd | !(is_type_s_sat | is_func_bitrev | is_func_wext);
94465      1/1              shift32_dout = {{32{shift_dout[32]}},shift_dout[32:1]};
94466      1/1              bitrev_dout = shift_dout[63:0];
94467      1/1              rnd_dout = shift_dout + {64'd0,is_type_s_rnd};
94468      1/1              result = ({64{s_rnd_sel}} &amp; rnd_dout[64:1]) | ({64{s_shift32_sel}} &amp; shift32_dout[63:0]) | ({64{u_bitrev_sel}} &amp; bitrev_dout[63:0]) | ({64{s_ovf_sel}} &amp; 64'h000000007fffffff) | ({64{s_udf_sel}} &amp; 64'hffffffff80000000);
94469      1/1              ovfout = s_ovf_sel | s_udf_sel;
94470      1/1              psimdxlen_shift = {ovfout,result};
94471                   end
94472                   endfunction
94473                   assign psimdxlen_shift_s_rnd = result_psimd_s_rndxlen | result_nsimd_s_rnd32_se64 | result_nsimd_s_rndsat32_sexlen | result_simd_s_rnd32 | result_simd_s_rndsat32;
94474                   assign psimdxlen_shift_s_sat = result_psimd_s_sat32_sexlen | result_nsimd_s_sat32_sexlen | result_nsimd_s_rndsat32_sexlen | result_simd_s_sat32 | result_simd_s_rndsat32;
94475                   assign psimdxlen_shift_result_W0XLEN = psimdxlen_shift(function_psimd_s_sraxlen, 1'b0, function_psimd_u_bitrevxlen, function_psimd_s_wext32, (function_nsimd_s_slra32 | function_simd_s_slra32), (function_nsimd_s_sra32 | function_simd_s_sra32), function_simd_u_srl32, (function_psimd_s_sll32 | function_simd_s_sll32), psimdxlen_shift_s_rnd, psimdxlen_shift_s_sat, psimdxlen_op1_64b, dsp_data_src2[5:0]);
94476                   assign psimdxlen_shift_result_W1 = psimdxlen_shift(1'b0, 1'b0, 1'b0, 1'b0, function_simd_s_slra32, function_simd_s_sra32, function_simd_u_srl32, function_simd_s_sll32, psimdxlen_shift_s_rnd, psimdxlen_shift_s_sat, {32'd0,dsp_src1_W1}, dsp_data_src2[5:0]);
94477                   assign psimdxlen_shift_result32 = result_simd_s_bypass32 | result_simd_s_rnd32 | result_simd_s_sat32 | result_simd_s_rndsat32;
94478                   assign psimdxlen_shift_result_64b[63:32] = psimdxlen_shift_result32 ? psimdxlen_shift_result_W1[31:0] : psimdxlen_shift_result_W0XLEN[63:32];
94479                   assign psimdxlen_shift_result_64b[31:0] = psimdxlen_shift_result_W0XLEN[31:0];
94480                   assign psimdxlen_shift_ovf_set = psimdxlen_shift_result_W0XLEN[64] | (psimdxlen_shift_result32 &amp; psimdxlen_shift_result_W1[64]);
94481                   always @* begin
94482      1/1              for (i = 0; i &lt; 64; i = i + 1) begin
94483      1/1                  psimdxlen_bpick_result_64b[i] = psimdxlen_op3_64b[i] ? psimdxlen_op1_64b[i] : psimdxlen_op2_64b[i];
94484                       end
94485                   end
94486                   
94487                   assign psimdxlen_bpick_ovf_set = 1'b0;
94488                   assign psimdxlen_insb_byte_sel = 8'd1 &lt;&lt; {1'b0,dsp_data_src2[1:0]};
94489                   assign psimdxlen_insb_result_B0 = psimdxlen_insb_byte_sel[0] ? dsp_src1_B0 : dsp_src3_B0;
94490                   assign psimdxlen_insb_result_B1 = psimdxlen_insb_byte_sel[1] ? dsp_src1_B0 : dsp_src3_B1;
94491                   assign psimdxlen_insb_result_B2 = psimdxlen_insb_byte_sel[2] ? dsp_src1_B0 : dsp_src3_B2;
94492                   assign psimdxlen_insb_result_B3 = psimdxlen_insb_byte_sel[3] ? dsp_src1_B0 : dsp_src3_B3;
94493                   assign psimdxlen_insb_result_B4 = psimdxlen_insb_byte_sel[4] ? dsp_src1_B0 : dsp_src3_B4;
94494                   assign psimdxlen_insb_result_B5 = psimdxlen_insb_byte_sel[5] ? dsp_src1_B0 : dsp_src3_B5;
94495                   assign psimdxlen_insb_result_B6 = psimdxlen_insb_byte_sel[6] ? dsp_src1_B0 : dsp_src3_B6;
94496                   assign psimdxlen_insb_result_B7 = psimdxlen_insb_byte_sel[7] ? dsp_src1_B0 : dsp_src3_B7;
94497                   assign psimdxlen_insb_result_64b = {psimdxlen_insb_result_B7[7:0],psimdxlen_insb_result_B6[7:0],psimdxlen_insb_result_B5[7:0],psimdxlen_insb_result_B4[7:0],psimdxlen_insb_result_B3[7:0],psimdxlen_insb_result_B2[7:0],psimdxlen_insb_result_B1[7:0],psimdxlen_insb_result_B0[7:0]};
94498                   assign psimdxlen_insb_ovf_set = 1'b0;
94499                   assign psimdxlen_result_shift_sel = function_psimd_s_sraxlen | function_psimd_s_sll32 | function_psimd_u_bitrevxlen | function_psimd_s_wext32 | function_nsimd_s_sra32 | function_nsimd_s_slra32 | function_simd_s_slra32 | function_simd_s_sra32 | function_simd_u_srl32 | function_simd_s_sll32;
94500                   assign psimdxlen_result_bpick_sel = function_psimd_s_bpickxlen;
94501                   assign psimdxlen_result_insb_sel = function_psimd_s_insbxlen;
94502                   assign stage1_psimdxlen_final_result_64b = ({64{psimdxlen_result_shift_sel}} &amp; psimdxlen_shift_result_64b) | ({64{psimdxlen_result_bpick_sel}} &amp; psimdxlen_bpick_result_64b) | ({64{psimdxlen_result_insb_sel}} &amp; psimdxlen_insb_result_64b);
94503                   assign stage1_psimdxlen_final_ovf_set = (psimdxlen_result_shift_sel &amp; psimdxlen_shift_ovf_set) | (psimdxlen_result_bpick_sel &amp; psimdxlen_bpick_ovf_set) | (psimdxlen_result_insb_sel &amp; psimdxlen_insb_ovf_set);
94504                   assign psimd16_op1_bottom_sel = operand_psimd_op16 | operand_psimd_op16b_op16b | operand_psimd_op16b_op16t | operand_psimd_cross_op16;
94505                   assign psimd16_op1_top_sel = operand_psimd_op16 | operand_psimd_op16t_op16b | operand_psimd_op16t_op16t;
94506                   assign psimd16_op2_bottom_sel = operand_psimd_op16 | operand_psimd_op16b_op16b | operand_psimd_op16t_op16b;
94507                   assign psimd16_op2_top_sel = operand_psimd_op16 | operand_psimd_op16b_op16t | operand_psimd_op16t_op16t | operand_psimd_cross_op16;
94508                   assign psimd16_op1_H0 = ({16{psimd16_op1_bottom_sel}} &amp; dsp_src1_H0) | ({16{psimd16_op1_top_sel}} &amp; dsp_src1_H1);
94509                   assign psimd16_op2_H0 = ({16{psimd16_op2_bottom_sel}} &amp; dsp_src2_H0) | ({16{psimd16_op2_top_sel}} &amp; dsp_src2_H1);
94510                   assign psimd16_op1_H2 = ({16{psimd16_op1_bottom_sel}} &amp; dsp_src1_H2) | ({16{psimd16_op1_top_sel}} &amp; dsp_src1_H3);
94511                   assign psimd16_op2_H2 = ({16{psimd16_op2_bottom_sel}} &amp; dsp_src2_H2) | ({16{psimd16_op2_top_sel}} &amp; dsp_src2_H3);
94512                   assign psimd16_pack_result_64b = {psimd16_op1_H2[15:0],psimd16_op2_H2[15:0],psimd16_op1_H0[15:0],psimd16_op2_H0[15:0]};
94513                   assign psimd16_pack_ovf_set = 1'b0;
94514                   function  [33:0] csa34_2_level_add34;
94515                   integer i;
94516                   input [33:0] din1;
94517                   input [33:0] din2;
94518                   input [33:0] din3;
94519                   input [33:0] din4;
94520                   reg [33:0] lv1_csa1_din1;
94521                   reg [33:0] lv1_csa1_din2;
94522                   reg [33:0] lv1_csa1_din3;
94523                   reg [33:0] lv1_csa1_dout1;
94524                   reg [33:0] lv1_csa1_dout2;
94525                   reg [33:0] lv2_csa1_din1;
94526                   reg [33:0] lv2_csa1_din2;
94527                   reg [33:0] lv2_csa1_din3;
94528                   reg [33:0] lv2_csa1_dout1;
94529                   reg [33:0] lv2_csa1_dout2;
94530                   reg [33:0] add_dout;
94531                   begin
94532      1/1              lv1_csa1_din1 = din1;
94533      1/1              lv1_csa1_din2 = din2;
94534      1/1              lv1_csa1_din3 = din3;
94535      1/1              for (i = 0; i &lt; 34; i = i + 1) begin
94536      1/1                  {lv1_csa1_dout2[i],lv1_csa1_dout1[i]} = {1'b0,lv1_csa1_din1[i]} + {1'b0,lv1_csa1_din2[i]} + {1'b0,lv1_csa1_din3[i]};
94537                       end
94538      1/1              lv2_csa1_din1 = lv1_csa1_dout1;
94539      1/1              lv2_csa1_din2 = {lv1_csa1_dout2[32:0],1'b0};
94540      1/1              lv2_csa1_din3 = din4;
94541      1/1              for (i = 0; i &lt; 34; i = i + 1) begin
94542      1/1                  {lv2_csa1_dout2[i],lv2_csa1_dout1[i]} = {1'b0,lv2_csa1_din1[i]} + {1'b0,lv2_csa1_din2[i]} + {1'b0,lv2_csa1_din3[i]};
94543                       end
94544      1/1              add_dout = {lv2_csa1_dout2[32:0],1'b0} + lv2_csa1_dout1[33:0];
94545      1/1              csa34_2_level_add34 = add_dout;
94546                   end
94547                   endfunction
94548                   function  [63:0] csa64_1_level_add64;
94549                   integer i;
94550                   input [63:0] din1;
94551                   input [63:0] din2;
94552                   input [63:0] din3;
94553                   reg [63:0] lv1_csa1_din1;
94554                   reg [63:0] lv1_csa1_din2;
94555                   reg [63:0] lv1_csa1_din3;
94556                   reg [63:0] lv1_csa1_dout1;
94557                   reg [63:0] lv1_csa1_dout2;
94558                   reg [63:0] add_dout;
94559                   begin
94560      1/1              lv1_csa1_din1 = din1;
94561      1/1              lv1_csa1_din2 = din2;
94562      1/1              lv1_csa1_din3 = din3;
94563      1/1              for (i = 0; i &lt; 64; i = i + 1) begin
94564      1/1                  {lv1_csa1_dout2[i],lv1_csa1_dout1[i]} = {1'b0,lv1_csa1_din1[i]} + {1'b0,lv1_csa1_din2[i]} + {1'b0,lv1_csa1_din3[i]};
94565                       end
94566      1/1              add_dout = {lv1_csa1_dout2[62:0],1'b0} + lv1_csa1_dout1[63:0];
94567      1/1              csa64_1_level_add64 = add_dout;
94568                   end
94569                   endfunction
94570                   function  [66:0] csa67_1_level_add67;
94571                   integer i;
94572                   input [66:0] din1;
94573                   input [66:0] din2;
94574                   input [66:0] din3;
94575                   reg [66:0] lv1_csa1_din1;
94576                   reg [66:0] lv1_csa1_din2;
94577                   reg [66:0] lv1_csa1_din3;
94578                   reg [66:0] lv1_csa1_dout1;
94579                   reg [66:0] lv1_csa1_dout2;
94580                   reg [66:0] add_dout;
94581                   begin
94582      1/1              lv1_csa1_din1 = din1;
94583      1/1              lv1_csa1_din2 = din2;
94584      1/1              lv1_csa1_din3 = din3;
94585      1/1              for (i = 0; i &lt; 67; i = i + 1) begin
94586      1/1                  {lv1_csa1_dout2[i],lv1_csa1_dout1[i]} = {1'b0,lv1_csa1_din1[i]} + {1'b0,lv1_csa1_din2[i]} + {1'b0,lv1_csa1_din3[i]};
94587                       end
94588      1/1              add_dout = {lv1_csa1_dout2[65:0],1'b0} + lv1_csa1_dout1[66:0];
94589      1/1              csa67_1_level_add67 = add_dout;
94590                   end
94591                   endfunction
94592                   function  [34:0] stage2_psimd16_mul_result;
94593                   input [10:0] fctrl;
94594                   input rctrl;
94595                   input opovf;
94596                   input [31:0] mul_din1;
94597                   input [31:0] mul_din2;
94598                   input [31:0] acc_din;
94599                   input acc_sign;
94600                   reg is_func_kmda;
94601                   reg is_func_smds;
94602                   reg is_func_kma;
94603                   reg is_func_kmada;
94604                   reg is_func_kmads;
94605                   reg is_func_kmsda;
94606                   reg is_func_kdma;
94607                   reg is_func_smal;
94608                   reg is_func_smalda;
94609                   reg is_func_smalds;
94610                   reg is_func_smslda;
94611                   reg is_type_s_sat;
94612                   reg acc_din1_en;
94613                   reg acc_din2_en;
94614                   reg acc_din3_en;
94615                   reg acc_din2_sub;
94616                   reg acc_din3_sub;
94617                   reg [33:0] acc_din1;
94618                   reg [33:0] acc_din2;
94619                   reg [33:0] acc_din3;
94620                   reg [33:0] acc_din4;
94621                   reg [33:0] acc_dout;
94622                   reg s_ovf_sel;
94623                   reg s_udf_sel;
94624                   reg s_acc_sel;
94625                   reg [33:0] dout;
94626                   reg ovfout;
94627                   begin
94628      1/1              is_func_kmda = fctrl[0];
94629      1/1              is_func_smds = fctrl[1];
94630      1/1              is_func_kma = fctrl[2];
94631      1/1              is_func_kmada = fctrl[3];
94632      1/1              is_func_kmads = fctrl[4];
94633      1/1              is_func_kmsda = fctrl[5];
94634      1/1              is_func_kdma = fctrl[6];
94635      1/1              is_func_smal = fctrl[7];
94636      1/1              is_func_smalda = fctrl[8];
94637      1/1              is_func_smalds = fctrl[9];
94638      1/1              is_func_smslda = fctrl[10];
94639      1/1              is_type_s_sat = rctrl;
94640      1/1              acc_din1_en = is_func_kma | is_func_kmada | is_func_kmads | is_func_kmsda | is_func_kdma;
94641      1/1              acc_din2_en = is_func_kmda | is_func_smds | is_func_kmada | is_func_kmads | is_func_kmsda | is_func_smalda | is_func_smalds | is_func_smslda;
94642      1/1              acc_din3_en = is_func_kmda | is_func_smds | is_func_kma | is_func_kmada | is_func_kmads | is_func_kmsda | is_func_smal | is_func_smalda | is_func_smalds | is_func_smslda | is_func_kdma;
94643      1/1              acc_din2_sub = is_func_kmsda | is_func_smslda;
94644      1/1              acc_din3_sub = is_func_smds | is_func_kmads | is_func_kmsda | is_func_smalds | is_func_smslda;
94645      1/1              acc_din1 = {34{acc_din1_en}} &amp; {{2{(acc_sign &amp; acc_din[31])}},acc_din[31:0]};
94646      1/1              acc_din2 = {34{acc_din2_sub}} ^ {34{acc_din2_en}} &amp; {{2{mul_din1[31]}},mul_din1[31:0]};
94647      1/1              acc_din3 = {34{acc_din3_sub}} ^ {34{acc_din3_en}} &amp; {{2{mul_din2[31]}},mul_din2[31:0]};
94648      1/1              acc_din4[33:0] = {32'd0,({1'b0,acc_din2_sub} + {1'b0,acc_din3_sub})};
94649      1/1              acc_dout = csa34_2_level_add34(acc_din1, acc_din2, acc_din3, acc_din4);
94650      1/1              s_ovf_sel = is_type_s_sat &amp; !acc_dout[33] &amp; (acc_dout[32:31] != 2'b00);
94651      1/1              s_udf_sel = is_type_s_sat &amp; acc_dout[33] &amp; (acc_dout[32:31] != 2'b11);
94652      1/1              s_acc_sel = !(s_ovf_sel | s_udf_sel);
94653      1/1              dout = ({34{s_acc_sel}} &amp; acc_dout[33:0]) | ({34{s_ovf_sel}} &amp; 34'h0_7fffffff) | ({34{s_udf_sel}} &amp; 34'h3_80000000);
94654      1/1              ovfout = s_ovf_sel | s_udf_sel | opovf;
94655      1/1              stage2_psimd16_mul_result = {ovfout,dout};
94656                   end
94657                   endfunction
94658                   function  [63:0] stage3_psimd16_mul_result;
94659                   input [3:0] fctrl;
94660                   input rctrl;
94661                   input [33:0] mul_din1;
94662                   input [33:0] mul_din2;
94663                   input [63:0] acc_din;
94664                   reg is_func_smal;
94665                   reg is_func_smalda;
94666                   reg is_func_smalds;
94667                   reg is_func_smslda;
94668                   reg acc_din1_en;
94669                   reg acc_din2_en;
94670                   reg acc_din3_en;
94671                   reg [63:0] acc_din1;
94672                   reg [63:0] acc_din2;
94673                   reg [63:0] acc_din3;
94674                   reg [63:0] acc_dout;
94675                   reg s_acc_sel;
94676                   reg [63:0] dout;
94677                   begin
94678      1/1              is_func_smal = fctrl[0];
94679      1/1              is_func_smalda = fctrl[1];
94680      1/1              is_func_smalds = fctrl[2];
94681      1/1              is_func_smslda = fctrl[3];
94682      1/1              acc_din1_en = is_func_smal | is_func_smalda | is_func_smalds | is_func_smslda;
94683      1/1              acc_din2_en = is_func_smal | is_func_smalda | is_func_smalds | is_func_smslda;
94684      1/1              acc_din3_en = is_func_smal | is_func_smalda | is_func_smalds | is_func_smslda;
94685      1/1              acc_din1 = {64{acc_din1_en}} &amp; {acc_din[63:0]};
94686      1/1              acc_din2 = {64{acc_din2_en}} &amp; {{30{mul_din1[33]}},mul_din1[33:0]};
94687      1/1              acc_din3 = {64{acc_din3_en}} &amp; {{30{mul_din2[33]}},mul_din2[33:0]};
94688      1/1              acc_dout = csa64_1_level_add64(acc_din1, acc_din2, acc_din3);
94689      1/1              s_acc_sel = !rctrl;
94690      1/1              dout = ({64{s_acc_sel}} &amp; acc_dout[63:0]);
94691      1/1              stage3_psimd16_mul_result = dout;
94692                   end
94693                   endfunction
94694                   assign stage1_psimd16_mul_out_H0 = simd16_mul_out_H0;
94695                   assign stage1_psimd16_mul_out_H1 = simd16_mul_out_H1;
94696                   assign stage1_psimd16_mul_out_H2 = simd16_mul_out_H2;
94697                   assign stage1_psimd16_mul_out_H3 = simd16_mul_out_H3;
94698                   assign stage1_is_mul16x16_out64 = function_psimd_s_mul16x16_out64 | function_psimd_u_mul16x16_out64;
94699                   assign stage1_psimd16_mul_result_64b[63:32] = stage1_is_mul16x16_out64 ? stage1_psimd16_mul_out_H1 : stage1_psimd16_mul_out_H2;
94700                   assign stage1_psimd16_mul_result_64b[31:0] = stage1_psimd16_mul_out_H0;
94701                   assign stage1_psimd16_mul_ovf_set = 1'b0;
94702                   assign stage2_psimd16_mul_data_en = stage2_dsp_ctrl_en &amp; stage1_dsp_ivalid &amp; (|stage2_psimd16_mul_fctrl_nx);
94703                   assign stage2_psimd16_mul_fctrl_nx[0] = function_psimd_s_mul16x16_acc32_func1;
94704                   assign stage2_psimd16_mul_fctrl_nx[1] = function_psimd_s_mul16x16_acc32_func2;
94705                   assign stage2_psimd16_mul_fctrl_nx[2] = function_psimd_s_mul16x16_acc32_func3;
94706                   assign stage2_psimd16_mul_fctrl_nx[3] = function_psimd_s_mul16x16_acc32_func4 | function_psimd_s_mul8x8_acc32;
94707                   assign stage2_psimd16_mul_fctrl_nx[4] = function_psimd_s_mul16x16_acc32_func5;
94708                   assign stage2_psimd16_mul_fctrl_nx[5] = function_psimd_s_mul16x16_acc32_func6;
94709                   assign stage2_psimd16_mul_fctrl_nx[6] = function_nsimd_s_mul16x16_double32_acc32;
94710                   assign stage2_psimd16_mul_fctrl_nx[7] = function_psimd_s_mul16x16_acc64_func0 | function_64p_s_mul16x16_acc64_func0;
94711                   assign stage2_psimd16_mul_fctrl_nx[8] = function_64p_s_mul16x16_acc64_func1;
94712                   assign stage2_psimd16_mul_fctrl_nx[9] = function_64p_s_mul16x16_acc64_func2;
94713                   assign stage2_psimd16_mul_fctrl_nx[10] = function_64p_s_mul16x16_acc64_func3;
94714                   assign stage2_psimd16_mul_rctrl_nx[0] = result_psimd_s_sat32 | result_nsimd_s_sat32;
94715                   assign stage2_psimd16_mul_rctrl_nx[1] = result_nsimd_s_sat32_sexlen;
94716                   assign stage2_psimd16_mul_out_H0_nx = function_psimd_s_mul8x8_acc32 ? {{12{stage1_psimd8_mul_out_W0[19]}},stage1_psimd8_mul_out_W0[19:0]} : function_nsimd_s_mul16x16_double32_acc32 ? nsimd16_mul_result_H0[31:0] : stage1_psimd16_mul_out_H0;
94717                   assign stage2_psimd16_mul_out_H1_nx = function_psimd_s_mul8x8_acc32 ? {{12{stage1_psimd8_mul_out_W0[39]}},stage1_psimd8_mul_out_W0[39:20]} : stage1_psimd16_mul_out_H1;
94718                   assign stage2_psimd16_mul_out_H2_nx = function_psimd_s_mul8x8_acc32 ? {{12{stage1_psimd8_mul_out_W1[19]}},stage1_psimd8_mul_out_W1[19:0]} : function_nsimd_s_mul16x16_double32_acc32 ? nsimd16_mul_result_H2[31:0] : stage1_psimd16_mul_out_H2;
94719                   assign stage2_psimd16_mul_out_H3_nx = function_psimd_s_mul8x8_acc32 ? {{12{stage1_psimd8_mul_out_W1[39]}},stage1_psimd8_mul_out_W1[39:20]} : stage1_psimd16_mul_out_H3;
94720                   assign stage2_psimd16_opovf_H0_nx = nsimd16_mul_result_H0[32];
94721                   assign stage2_psimd16_opovf_H2_nx = nsimd16_mul_result_H2[32];
94722                   always @(posedge core_clk or negedge core_reset_n) begin
94723      1/1              if (!core_reset_n) begin
94724      1/1                  stage2_psimd16_mul_fctrl &lt;= 11'd0;
94725                       end
94726      1/1              else if (stage2_dsp_ctrl_en) begin
94727      <font color = "red">0/1     ==>          stage2_psimd16_mul_fctrl &lt;= stage2_psimd16_mul_fctrl_nx;</font>
94728                       end
                        MISSING_ELSE
94729                   end
94730                   
94731                   always @(posedge core_clk or negedge core_reset_n) begin
94732      1/1              if (!core_reset_n) begin
94733      1/1                  stage2_psimd16_mul_rctrl &lt;= 2'd0;
94734      1/1                  stage2_psimd16_mul_out_H0 &lt;= 32'd0;
94735      1/1                  stage2_psimd16_mul_out_H1 &lt;= 32'd0;
94736      1/1                  stage2_psimd16_mul_out_H2 &lt;= 32'd0;
94737      1/1                  stage2_psimd16_mul_out_H3 &lt;= 32'd0;
94738      1/1                  stage2_psimd16_opovf_H0 &lt;= 1'b0;
94739      1/1                  stage2_psimd16_opovf_H2 &lt;= 1'b0;
94740                       end
94741      1/1              else if (stage2_psimd16_mul_data_en) begin
94742      <font color = "red">0/1     ==>          stage2_psimd16_mul_rctrl &lt;= stage2_psimd16_mul_rctrl_nx;</font>
94743      <font color = "red">0/1     ==>          stage2_psimd16_mul_out_H0 &lt;= stage2_psimd16_mul_out_H0_nx;</font>
94744      <font color = "red">0/1     ==>          stage2_psimd16_mul_out_H1 &lt;= stage2_psimd16_mul_out_H1_nx;</font>
94745      <font color = "red">0/1     ==>          stage2_psimd16_mul_out_H2 &lt;= stage2_psimd16_mul_out_H2_nx;</font>
94746      <font color = "red">0/1     ==>          stage2_psimd16_mul_out_H3 &lt;= stage2_psimd16_mul_out_H3_nx;</font>
94747      <font color = "red">0/1     ==>          stage2_psimd16_opovf_H0 &lt;= stage2_psimd16_opovf_H0_nx;</font>
94748      <font color = "red">0/1     ==>          stage2_psimd16_opovf_H2 &lt;= stage2_psimd16_opovf_H2_nx;</font>
94749                       end
                        MISSING_ELSE
94750                   end
94751                   
94752                   assign stage2_psimd16_mul_result_W0 = stage2_psimd16_mul_result(stage2_psimd16_mul_fctrl, (|stage2_psimd16_mul_rctrl), stage2_psimd16_opovf_H0, stage2_psimd16_mul_out_H1, stage2_psimd16_mul_out_H0, stage2_acc_din_W0, stage2_acc_din_sign);
94753                   assign stage2_psimd16_mul_result_W1 = stage2_psimd16_mul_result(stage2_psimd16_mul_fctrl, (|stage2_psimd16_mul_rctrl), stage2_psimd16_opovf_H2, stage2_psimd16_mul_out_H3, stage2_psimd16_mul_out_H2, stage2_acc_din_W1, stage2_acc_din_sign);
94754                   assign stage2_psimd16_mul_result32sexlen = stage2_psimd16_mul_rctrl[1];
94755                   assign stage2_psimd16_mul_result_64b[63:32] = stage2_psimd16_mul_result32sexlen ? {32{stage2_psimd16_mul_result_W0[31]}} : stage2_psimd16_mul_result_W1[31:0];
94756                   assign stage2_psimd16_mul_result_64b[31:0] = stage2_psimd16_mul_result_W0[31:0];
94757                   assign stage2_psimd16_mul_ovf_set = stage2_psimd16_mul_result_W0[34] | (!stage2_psimd16_mul_result32sexlen &amp; stage2_psimd16_mul_result_W1[34]);
94758                   assign stage3_psimd16_mul_data_en = stage3_dsp_ctrl_en &amp; stage2_dsp_ivalid &amp; (|stage3_psimd16_mul_fctrl_nx);
94759                   assign stage3_psimd16_mul_fctrl_nx = stage2_psimd16_mul_fctrl[10:7];
94760                   assign stage3_psimd16_mul_rctrl_nx = stage2_psimd16_mul_rctrl[0];
94761                   assign stage3_psimd16_mul_out_W0_nx = stage2_psimd16_mul_result_W0[33:0];
94762                   assign stage3_psimd16_mul_out_W1_nx = stage2_psimd16_mul_result_W1[33:0];
94763                   always @(posedge core_clk or negedge core_reset_n) begin
94764      1/1              if (!core_reset_n) begin
94765      1/1                  stage3_psimd16_mul_fctrl &lt;= 4'd0;
94766                       end
94767      1/1              else if (stage3_dsp_ctrl_en) begin
94768      <font color = "red">0/1     ==>          stage3_psimd16_mul_fctrl &lt;= stage3_psimd16_mul_fctrl_nx;</font>
94769                       end
                        MISSING_ELSE
94770                   end
94771                   
94772                   always @(posedge core_clk or negedge core_reset_n) begin
94773      1/1              if (!core_reset_n) begin
94774      1/1                  stage3_psimd16_mul_rctrl &lt;= 1'b0;
94775      1/1                  stage3_psimd16_mul_out_W0 &lt;= 34'd0;
94776      1/1                  stage3_psimd16_mul_out_W1 &lt;= 34'd0;
94777                       end
94778      1/1              else if (stage3_psimd16_mul_data_en) begin
94779      <font color = "red">0/1     ==>          stage3_psimd16_mul_rctrl &lt;= stage3_psimd16_mul_rctrl_nx;</font>
94780      <font color = "red">0/1     ==>          stage3_psimd16_mul_out_W0 &lt;= stage3_psimd16_mul_out_W0_nx;</font>
94781      <font color = "red">0/1     ==>          stage3_psimd16_mul_out_W1 &lt;= stage3_psimd16_mul_out_W1_nx;</font>
94782                       end
                        MISSING_ELSE
94783                   end
94784                   
94785                   assign stage3_psimd16_mul_result_64b = stage3_psimd16_mul_result(stage3_psimd16_mul_fctrl, stage3_psimd16_mul_rctrl, stage3_psimd16_mul_out_W0, stage3_psimd16_mul_out_W1, {stage3_acc_din_W1,stage3_acc_din_W0});
94786                   assign stage3_psimd16_mul_ovf_set = 1'b0;
94787                   assign psimd16_result_pack_sel = function_psimd_s_pk16;
94788                   assign stage1_psimd16_result_mul_sel = function_psimd_s_mul16x16_acc32_func0 | function_psimd_s_mul16x16_out64 | function_psimd_u_mul16x16_out64;
94789                   assign stage1_psimd16_final_result_64b = ({64{psimd16_result_pack_sel}} &amp; psimd16_pack_result_64b);
94790                   assign stage1_psimd16_final_ovf_set = (psimd16_result_pack_sel &amp; psimd16_pack_ovf_set);
94791                   assign stage2_psimd16_result_mul_sel = (|stage2_psimd16_mul_fctrl[6:0]);
94792                   assign stage2_psimd16_final_result_64b = ({64{stage2_psimd16_result_mul_sel}} &amp; stage2_psimd16_mul_result_64b);
94793                   assign stage2_psimd16_final_ovf_set = (stage2_psimd16_result_mul_sel &amp; stage2_psimd16_mul_ovf_set);
94794                   assign stage3_psimd16_result_mul_sel = (|stage3_psimd16_mul_fctrl);
94795                   assign stage3_psimd16_final_result_64b = ({64{stage3_psimd16_result_mul_sel}} &amp; stage3_psimd16_mul_result_64b);
94796                   assign stage3_psimd16_final_ovf_set = (stage3_psimd16_result_mul_sel &amp; stage3_psimd16_mul_ovf_set);
94797                   function  [39:0] csa20_2_level;
94798                   integer i;
94799                   input [17:0] din1;
94800                   input [17:0] din2;
94801                   input [17:0] din3;
94802                   input [17:0] din4;
94803                   reg [19:0] lv1_csa1_din1;
94804                   reg [19:0] lv1_csa1_din2;
94805                   reg [19:0] lv1_csa1_din3;
94806                   reg [19:0] lv1_csa1_dout1;
94807                   reg [19:0] lv1_csa1_dout2;
94808                   reg [19:0] lv2_csa1_din1;
94809                   reg [19:0] lv2_csa1_din2;
94810                   reg [19:0] lv2_csa1_din3;
94811                   reg [19:0] lv2_csa1_dout1;
94812                   reg [19:0] lv2_csa1_dout2;
94813                   begin
94814      1/1              lv1_csa1_din1 = {{2{din1[17]}},din1};
94815      1/1              lv1_csa1_din2 = {{2{din2[17]}},din2};
94816      1/1              lv1_csa1_din3 = {{2{din3[17]}},din3};
94817      1/1              for (i = 0; i &lt; 20; i = i + 1) begin
94818      1/1                  {lv1_csa1_dout2[i],lv1_csa1_dout1[i]} = {1'b0,lv1_csa1_din1[i]} + {1'b0,lv1_csa1_din2[i]} + {1'b0,lv1_csa1_din3[i]};
94819                       end
94820      1/1              lv2_csa1_din1 = lv1_csa1_dout1;
94821      1/1              lv2_csa1_din2 = {lv1_csa1_dout2[18:0],1'b0};
94822      1/1              lv2_csa1_din3 = {{2{din4[17]}},din4};
94823      1/1              for (i = 0; i &lt; 20; i = i + 1) begin
94824      1/1                  {lv2_csa1_dout2[i],lv2_csa1_dout1[i]} = {1'b0,lv2_csa1_din1[i]} + {1'b0,lv2_csa1_din2[i]} + {1'b0,lv2_csa1_din3[i]};
94825                       end
94826      1/1              csa20_2_level = {{lv2_csa1_dout2[18:0],1'b0},lv2_csa1_dout1[19:0]};
94827                   end
94828                   endfunction
94829                   assign function_psimd_s_mul8x8_acc32 = function_psimd_s_mul8x8_acc32_func0 | function_psimd_s_mul8x8_acc32_func1 | function_psimd_s_mul8x8_acc32_func2;
94830                   assign stage1_psimd8_mul_out_W0 = csa20_2_level(simd8_mul_out_B0, simd8_mul_out_B1, simd8_mul_out_B2, simd8_mul_out_B3);
94831                   assign stage1_psimd8_mul_out_W1 = csa20_2_level(simd8_mul_out_B4, simd8_mul_out_B5, simd8_mul_out_B6, simd8_mul_out_B7);
94832                   assign stage1_psimd8_mul_result_64b[63:48] = simd8_mul_out_B3[15:0];
94833                   assign stage1_psimd8_mul_result_64b[47:32] = simd8_mul_out_B2[15:0];
94834                   assign stage1_psimd8_mul_result_64b[31:16] = simd8_mul_out_B1[15:0];
94835                   assign stage1_psimd8_mul_result_64b[15:0] = simd8_mul_out_B0[15:0];
94836                   assign stage1_psimd8_mul_ovf_set = 1'b0;
94837                   function  [11:0] psimd8_abs_se12;
94838                   input [8:0] abs_in;
94839                   reg [8:0] adder_in1;
94840                   reg [8:0] adder_in2;
94841                   reg adder_cin;
94842                   reg [8:0] adder_out;
94843                   begin
94844      1/1              adder_in1 = 9'd0;
94845      1/1              adder_in2 = {9{abs_in[8]}} ^ abs_in;
94846      1/1              adder_cin = abs_in[8];
94847      1/1              adder_out = adder_in1 + adder_in2 + {8'd0,adder_cin};
94848      1/1              psimd8_abs_se12 = {{3{adder_out[8]}},adder_out};
94849                   end
94850                   endfunction
94851                   function  [23:0] csa12_2_level;
94852                   integer i;
94853                   input [11:0] din1;
94854                   input [11:0] din2;
94855                   input [11:0] din3;
94856                   input [11:0] din4;
94857                   reg [11:0] lv1_csa1_din1;
94858                   reg [11:0] lv1_csa1_din2;
94859                   reg [11:0] lv1_csa1_din3;
94860                   reg [11:0] lv1_csa1_dout1;
94861                   reg [11:0] lv1_csa1_dout2;
94862                   reg [11:0] lv2_csa1_din1;
94863                   reg [11:0] lv2_csa1_din2;
94864                   reg [11:0] lv2_csa1_din3;
94865                   reg [11:0] lv2_csa1_dout1;
94866                   reg [11:0] lv2_csa1_dout2;
94867                   begin
94868      1/1              lv1_csa1_din1 = din1;
94869      1/1              lv1_csa1_din2 = din2;
94870      1/1              lv1_csa1_din3 = din3;
94871      1/1              for (i = 0; i &lt; 12; i = i + 1) begin
94872      1/1                  {lv1_csa1_dout2[i],lv1_csa1_dout1[i]} = {1'b0,lv1_csa1_din1[i]} + {1'b0,lv1_csa1_din2[i]} + {1'b0,lv1_csa1_din3[i]};
94873                       end
94874      1/1              lv2_csa1_din1 = lv1_csa1_dout1;
94875      1/1              lv2_csa1_din2 = {lv1_csa1_dout2[10:0],1'b0};
94876      1/1              lv2_csa1_din3 = din4;
94877      1/1              for (i = 0; i &lt; 12; i = i + 1) begin
94878      1/1                  {lv2_csa1_dout2[i],lv2_csa1_dout1[i]} = {1'b0,lv2_csa1_din1[i]} + {1'b0,lv2_csa1_din2[i]} + {1'b0,lv2_csa1_din3[i]};
94879                       end
94880      1/1              csa12_2_level = {{lv2_csa1_dout2[10:0],1'b0},lv2_csa1_dout1[11:0]};
94881                   end
94882                   endfunction
94883                   function  [31:0] csaxlen_1_level_addxlen;
94884                   integer i;
94885                   input [31:0] din1;
94886                   input [31:0] din2;
94887                   input [31:0] din3;
94888                   reg [31:0] lv1_csa1_din1;
94889                   reg [31:0] lv1_csa1_din2;
94890                   reg [31:0] lv1_csa1_din3;
94891                   reg [31:0] lv1_csa1_dout1;
94892                   reg [31:0] lv1_csa1_dout2;
94893                   reg [31:0] add_dout;
94894                   begin
94895      1/1              lv1_csa1_din1 = din1;
94896      1/1              lv1_csa1_din2 = din2;
94897      1/1              lv1_csa1_din3 = din3;
94898      1/1              for (i = 0; i &lt; 32; i = i + 1) begin
94899      1/1                  {lv1_csa1_dout2[i],lv1_csa1_dout1[i]} = {1'b0,lv1_csa1_din1[i]} + {1'b0,lv1_csa1_din2[i]} + {1'b0,lv1_csa1_din3[i]};
94900                       end
94901      1/1              add_dout = {lv1_csa1_dout2[30:0],1'b0} + lv1_csa1_dout1[31:0];
94902      1/1              csaxlen_1_level_addxlen = add_dout;
94903                   end
94904                   endfunction
94905                   assign stage1_psimd8_pbsad_out_W0 = csa12_2_level(psimd8_abs_se12(simd8_addcmp_out_B0[8:0]), psimd8_abs_se12(simd8_addcmp_out_B1[8:0]), psimd8_abs_se12(simd8_addcmp_out_B2[8:0]), psimd8_abs_se12(simd8_addcmp_out_B3[8:0]));
94906                   assign stage1_psimd8_pbsad_out_W1 = csa12_2_level(psimd8_abs_se12(simd8_addcmp_out_B4[8:0]), psimd8_abs_se12(simd8_addcmp_out_B5[8:0]), psimd8_abs_se12(simd8_addcmp_out_B6[8:0]), psimd8_abs_se12(simd8_addcmp_out_B7[8:0]));
94907                   assign stage1_psimd8_pbsad_out_64b = csa12_2_level(stage1_psimd8_pbsad_out_W0[11:0], stage1_psimd8_pbsad_out_W0[23:12], stage1_psimd8_pbsad_out_W1[11:0], stage1_psimd8_pbsad_out_W1[23:12]);
94908                   assign stage2_psimd8_pbsad_data_en = stage2_dsp_ctrl_en &amp; stage1_dsp_ivalid &amp; (|stage2_psimd8_pbsad_fctrl_nx);
94909                   assign stage2_psimd8_pbsad_fctrl_nx[0] = function_psimd_u_abs8_accxlen_func0;
94910                   assign stage2_psimd8_pbsad_fctrl_nx[1] = function_psimd_u_abs8_accxlen_func1;
94911                   assign stage2_psimd8_pbsad_out_nx = stage1_psimd8_pbsad_out_64b;
94912                   always @(posedge core_clk or negedge core_reset_n) begin
94913      1/1              if (!core_reset_n) begin
94914      1/1                  stage2_psimd8_pbsad_fctrl &lt;= 2'd0;
94915                       end
94916      1/1              else if (stage2_dsp_ctrl_en) begin
94917      <font color = "red">0/1     ==>          stage2_psimd8_pbsad_fctrl &lt;= stage2_psimd8_pbsad_fctrl_nx;</font>
94918                       end
                        MISSING_ELSE
94919                   end
94920                   
94921                   always @(posedge core_clk or negedge core_reset_n) begin
94922      1/1              if (!core_reset_n) begin
94923      1/1                  stage2_psimd8_pbsad_out &lt;= 24'd0;
94924                       end
94925      1/1              else if (stage2_psimd8_pbsad_data_en) begin
94926      <font color = "red">0/1     ==>          stage2_psimd8_pbsad_out &lt;= stage2_psimd8_pbsad_out_nx;</font>
94927                       end
                        MISSING_ELSE
94928                   end
94929                   
94930                   assign stage2_psimd8_pbsad_out_xlen = csaxlen_1_level_addxlen({{20{stage2_psimd8_pbsad_out[11]}},stage2_psimd8_pbsad_out[11:0]}, {{20{stage2_psimd8_pbsad_out[23]}},stage2_psimd8_pbsad_out[23:12]}, ({32{stage2_psimd8_pbsad_fctrl[1]}} &amp; stage2_acc_din_64b[31:0]));
94931                   assign stage2_psimd8_pbsad_result_64b = {32'd0,stage2_psimd8_pbsad_out_xlen};
94932                   assign stage2_psimd8_pbsad_ovf_set = 1'b0;
94933                   assign stage1_psimd8_result_mul_sel = function_psimd_s_mul8x8_out64 | function_psimd_u_mul8x8_out64;
94934                   assign stage1_psimd8_final_result_64b = ({64{stage1_psimd8_result_mul_sel}} &amp; stage1_psimd8_mul_result_64b);
94935                   assign stage1_psimd8_final_ovf_set = (stage1_psimd8_result_mul_sel &amp; stage1_psimd8_mul_ovf_set);
94936                   assign stage2_psimd8_result_pbsad_sel = (|stage2_psimd8_pbsad_fctrl);
94937                   assign stage2_psimd8_final_result_64b = ({64{stage2_psimd8_result_pbsad_sel}} &amp; stage2_psimd8_pbsad_result_64b);
94938                   assign stage2_psimd8_final_ovf_set = (stage2_psimd8_result_pbsad_sel &amp; stage2_psimd8_pbsad_ovf_set);
94939                   assign profile64_op1_base_sel = operand_64p_opxlen;
94940                   assign profile64_op2_base_sel = operand_64p_opxlen;
94941                   assign profile64_op1_sxlen_sel = operand_nsimd_opxlen;
94942                   assign profile64_op2_sxlen_sel = operand_nsimd_opxlen;
94943                   assign profile64_op1_s32_sel = operand_nsimd_s_op32_sexlen;
94944                   assign profile64_op2_s32_sel = operand_nsimd_s_op32_sexlen;
94945                   assign profile64_op1_u32_sel = operand_nsimd_u_op32_sexlen;
94946                   assign profile64_op2_u32_sel = operand_nsimd_u_op32_sexlen;
94947                   assign profile64_op1_64b = ({64{profile64_op1_base_sel}} &amp; dsp_src1_64b_pair) | ({64{profile64_op1_sxlen_sel}} &amp; dsp_src1_64b_sxlen) | ({64{profile64_op1_s32_sel}} &amp; {{32{dsp_data_src1[31]}},dsp_data_src1[31:0]}) | ({64{profile64_op1_u32_sel}} &amp; {{32{1'b0}},dsp_data_src1[31:0]});
94948                   assign profile64_op2_64b = ({64{profile64_op2_base_sel}} &amp; dsp_src2_64b_pair) | ({64{profile64_op2_sxlen_sel}} &amp; dsp_src2_64b_sxlen) | ({64{profile64_op2_s32_sel}} &amp; {{32{dsp_data_src2[31]}},dsp_data_src2[31:0]}) | ({64{profile64_op2_u32_sel}} &amp; {{32{1'b0}},dsp_data_src2[31:0]});
94949                   function  [64:0] profile64_add_func;
94950                   input is_func_ave;
94951                   input se1;
94952                   input se2;
94953                   input neg1;
94954                   input neg2;
94955                   input [63:0] op1;
94956                   input [63:0] op2;
94957                   reg [64:0] adder_in1;
94958                   reg [64:0] adder_in2;
94959                   reg adder_cin;
94960                   reg [64:0] adder_out;
94961                   begin
94962      1/1              adder_in1 = {65{neg1}} ^ {(se1 &amp; op1[63]),op1};
94963      1/1              adder_in2 = {65{neg2}} ^ {(se2 &amp; op2[63]),op2};
94964      1/1              adder_cin = neg1 | neg2 | is_func_ave;
94965      1/1              adder_out = adder_in1 + adder_in2 + {64'd0,adder_cin};
94966      1/1              profile64_add_func = adder_out;
94967                   end
94968                   endfunction
94969                   function  [64:0] profile64_add_result;
94970                   input is_func_sub;
94971                   input [7:0] rctrl;
94972                   input [64:0] din;
94973                   reg [63:0] dout;
94974                   reg ovfout;
94975                   reg is_type_wrap64;
94976                   reg is_type_halve64;
94977                   reg is_type_s_sat64;
94978                   reg is_type_u_sat64;
94979                   reg is_type_s_sat32;
94980                   reg is_type_u_sat32;
94981                   reg is_type_s_sat16;
94982                   reg is_type_u_sat16;
94983                   reg wrap64_sel;
94984                   reg halve64_sel;
94985                   reg l32se64_sel;
94986                   reg l16se64_sel;
94987                   reg s_ovf64_sel;
94988                   reg s_udf64_sel;
94989                   reg u_ovf64_sel;
94990                   reg u_udf64_sel;
94991                   reg s_ovf32_sel;
94992                   reg s_udf32_sel;
94993                   reg u_ovf32_sel;
94994                   reg u_udf32_sel;
94995                   reg s_ovf16_sel;
94996                   reg s_udf16_sel;
94997                   reg u_ovf16_sel;
94998                   reg u_udf16_sel;
94999                   begin
95000      1/1              is_type_wrap64 = rctrl[0];
95001      1/1              is_type_halve64 = rctrl[1];
95002      1/1              is_type_s_sat64 = rctrl[2];
95003      1/1              is_type_u_sat64 = rctrl[3];
95004      1/1              is_type_s_sat32 = rctrl[4];
95005      1/1              is_type_u_sat32 = rctrl[5];
95006      1/1              is_type_s_sat16 = rctrl[6];
95007      1/1              is_type_u_sat16 = rctrl[7];
95008      1/1              halve64_sel = is_type_halve64;
95009      1/1              s_ovf64_sel = is_type_s_sat64 &amp; (din[64:63] == 2'b01);
95010      1/1              s_udf64_sel = is_type_s_sat64 &amp; (din[64:63] == 2'b10);
95011      1/1              u_ovf64_sel = is_type_u_sat64 &amp; din[64] &amp; !is_func_sub;
95012      1/1              u_udf64_sel = is_type_u_sat64 &amp; din[64] &amp; is_func_sub;
95013      1/1              s_ovf32_sel = is_type_s_sat32 &amp; !din[64] &amp; (din[63:31] != 33'h0_00000000);
95014      1/1              s_udf32_sel = is_type_s_sat32 &amp; din[64] &amp; (din[63:31] != 33'h1_ffffffff);
95015      1/1              u_ovf32_sel = is_type_u_sat32 &amp; (is_func_sub ? (!din[64] &amp; (|din[63:32])) : (|din[64:32]));
95016      1/1              u_udf32_sel = is_type_u_sat32 &amp; din[64] &amp; is_func_sub;
95017      1/1              s_ovf16_sel = is_type_s_sat16 &amp; !din[64] &amp; (din[63:15] != 49'h0_000000000000);
95018      1/1              s_udf16_sel = is_type_s_sat16 &amp; din[64] &amp; (din[63:15] != 49'h1_ffffffffffff);
95019      1/1              u_ovf16_sel = is_type_u_sat16 &amp; (is_func_sub ? (!din[64] &amp; (|din[63:16])) : (|din[64:16]));
95020      1/1              u_udf16_sel = is_type_u_sat16 &amp; din[64] &amp; is_func_sub;
95021      1/1              wrap64_sel = is_type_wrap64 | (is_type_s_sat64 &amp; !(s_ovf64_sel | s_udf64_sel)) | (is_type_u_sat64 &amp; !(u_ovf64_sel | u_udf64_sel));
95022      1/1              l32se64_sel = (is_type_s_sat32 &amp; !(s_ovf32_sel | s_udf32_sel)) | (is_type_u_sat32 &amp; !(u_ovf32_sel | u_udf32_sel));
95023      1/1              l16se64_sel = (is_type_s_sat16 &amp; !(s_ovf16_sel | s_udf16_sel)) | (is_type_u_sat16 &amp; !(u_ovf16_sel | u_udf16_sel));
95024      1/1              dout = ({64{wrap64_sel}} &amp; din[63:0]) | ({64{halve64_sel}} &amp; din[64:1]) | ({64{l32se64_sel}} &amp; {{32{din[31]}},din[31:0]}) | ({64{l16se64_sel}} &amp; {{48{din[15]}},din[15:0]}) | ({64{s_ovf64_sel}} &amp; 64'h7fffffffffffffff) | ({64{s_udf64_sel}} &amp; 64'h8000000000000000) | ({64{u_ovf64_sel}} &amp; 64'hffffffffffffffff) | ({64{u_udf64_sel}} &amp; 64'h0000000000000000) | ({64{s_ovf32_sel}} &amp; 64'h000000007fffffff) | ({64{s_udf32_sel}} &amp; 64'hffffffff80000000) | ({64{u_ovf32_sel}} &amp; 64'hffffffffffffffff) | ({64{u_udf32_sel}} &amp; 64'h0000000000000000) | ({64{s_ovf16_sel}} &amp; 64'h0000000000007fff) | ({64{s_udf16_sel}} &amp; 64'hffffffffffff8000) | ({64{u_ovf16_sel}} &amp; 64'hffffffffffffffff) | ({64{u_udf16_sel}} &amp; 64'h0000000000000000);
95025      1/1              ovfout = s_ovf64_sel | s_udf64_sel | u_ovf64_sel | u_udf64_sel | s_ovf32_sel | s_udf32_sel | u_ovf32_sel | u_udf32_sel | s_ovf16_sel | s_udf16_sel | u_ovf16_sel | u_udf16_sel;
95026      1/1              profile64_add_result = {ovfout,dout};
95027                   end
95028                   endfunction
95029                   assign profile64_add_se1_64b = function_64p_s_add64 | function_64p_s_sub64 | function_nsimd_s_addxlen | function_nsimd_s_subxlen | function_nsimd_s_avexlen;
95030                   assign profile64_add_se2_64b = function_64p_s_add64 | function_64p_s_sub64 | function_nsimd_s_addxlen | function_nsimd_s_subxlen | function_nsimd_s_avexlen;
95031                   assign profile64_add_neg1_64b = 1'b0;
95032                   assign profile64_add_neg2_64b = function_64p_s_sub64 | function_64p_u_sub64 | function_nsimd_s_subxlen | function_nsimd_u_subxlen;
95033                   assign profile64_add_out_64b = profile64_add_func(function_nsimd_s_avexlen, profile64_add_se1_64b, profile64_add_se2_64b, profile64_add_neg1_64b, profile64_add_neg2_64b, profile64_op1_64b, profile64_op2_64b);
95034                   assign profile64_add_rctrl[0] = result_64p_s_wrap64;
95035                   assign profile64_add_rctrl[1] = result_64p_s_halve64 | result_64p_u_halve64 | result_nsimd_s_halvexlen;
95036                   assign profile64_add_rctrl[2] = result_64p_s_sat64;
95037                   assign profile64_add_rctrl[3] = result_64p_u_sat64;
95038                   assign profile64_add_rctrl[4] = result_nsimd_s_sat32_sexlen;
95039                   assign profile64_add_rctrl[5] = result_nsimd_u_sat32_sexlen;
95040                   assign profile64_add_rctrl[6] = result_nsimd_s_sat16_sexlen;
95041                   assign profile64_add_rctrl[7] = result_nsimd_u_sat16_sexlen;
95042                   assign {profile64_add_ovf_set,profile64_add_result_64b} = profile64_add_result(profile64_add_neg2_64b, profile64_add_rctrl, profile64_add_out_64b);
95043                   function  [133:0] csa67_1_level;
95044                   integer i;
95045                   input [66:0] din1;
95046                   input [66:0] din2;
95047                   input [66:0] din3;
95048                   reg [66:0] lv1_csa1_din1;
95049                   reg [66:0] lv1_csa1_din2;
95050                   reg [66:0] lv1_csa1_din3;
95051                   reg [66:0] lv1_csa1_dout1;
95052                   reg [66:0] lv1_csa1_dout2;
95053                   begin
95054      1/1              lv1_csa1_din1 = din1;
95055      1/1              lv1_csa1_din2 = din2;
95056      1/1              lv1_csa1_din3 = din3;
95057      1/1              for (i = 0; i &lt; 67; i = i + 1) begin
95058      1/1                  {lv1_csa1_dout2[i],lv1_csa1_dout1[i]} = {1'b0,lv1_csa1_din1[i]} + {1'b0,lv1_csa1_din2[i]} + {1'b0,lv1_csa1_din3[i]};
95059                       end
95060      1/1              csa67_1_level = {{lv1_csa1_dout2[65:0],1'b0},lv1_csa1_dout1[66:0]};
95061                   end
95062                   endfunction
95063                   function  [133:0] csa67_2_level;
95064                   integer i;
95065                   input [66:0] din1;
95066                   input [66:0] din2;
95067                   input [66:0] din3;
95068                   input [66:0] din4;
95069                   reg [66:0] lv1_csa1_din1;
95070                   reg [66:0] lv1_csa1_din2;
95071                   reg [66:0] lv1_csa1_din3;
95072                   reg [66:0] lv1_csa1_dout1;
95073                   reg [66:0] lv1_csa1_dout2;
95074                   reg [66:0] lv2_csa1_din1;
95075                   reg [66:0] lv2_csa1_din2;
95076                   reg [66:0] lv2_csa1_din3;
95077                   reg [66:0] lv2_csa1_dout1;
95078                   reg [66:0] lv2_csa1_dout2;
95079                   begin
95080      1/1              lv1_csa1_din1 = din1;
95081      1/1              lv1_csa1_din2 = din2;
95082      1/1              lv1_csa1_din3 = din3;
95083      1/1              for (i = 0; i &lt; 67; i = i + 1) begin
95084      1/1                  {lv1_csa1_dout2[i],lv1_csa1_dout1[i]} = {1'b0,lv1_csa1_din1[i]} + {1'b0,lv1_csa1_din2[i]} + {1'b0,lv1_csa1_din3[i]};
95085                       end
95086      1/1              lv2_csa1_din1 = lv1_csa1_dout1;
95087      1/1              lv2_csa1_din2 = {lv1_csa1_dout2[65:0],1'b0};
95088      1/1              lv2_csa1_din3 = din4;
95089      1/1              for (i = 0; i &lt; 67; i = i + 1) begin
95090      1/1                  {lv2_csa1_dout2[i],lv2_csa1_dout1[i]} = {1'b0,lv2_csa1_din1[i]} + {1'b0,lv2_csa1_din2[i]} + {1'b0,lv2_csa1_din3[i]};
95091                       end
95092      1/1              csa67_2_level = {{lv2_csa1_dout2[65:0],1'b0},lv2_csa1_dout1[66:0]};
95093                   end
95094                   endfunction
95095                   function  [133:0] stage2_mul32x32_acc64_out;
95096                   input [5:0] fctrl;
95097                   input [133:0] mul_din1;
95098                   input [133:0] mul_din2;
95099                   input [63:0] acc_din;
95100                   input acc_sign;
95101                   reg is_func_kmda;
95102                   reg is_func_smds;
95103                   reg is_func_kma;
95104                   reg is_func_kmada;
95105                   reg is_func_kmads;
95106                   reg is_func_kmsda;
95107                   reg acc_din1_en;
95108                   reg acc_din2_en;
95109                   reg acc_din3_en;
95110                   reg acc_din2_sub;
95111                   reg acc_din3_sub;
95112                   reg [66:0] acc_din1;
95113                   reg [66:0] acc_din2;
95114                   reg [66:0] acc_din3;
95115                   reg [66:0] acc_din4;
95116                   reg [66:0] acc_din5;
95117                   reg [66:0] acc_din6;
95118                   reg [66:0] acc_pp1;
95119                   reg [66:0] acc_pp2;
95120                   reg [66:0] acc_pp3;
95121                   reg [66:0] acc_pp4;
95122                   reg [66:0] acc_dout1;
95123                   reg [66:0] acc_dout2;
95124                   begin
95125      1/1              is_func_kmda = fctrl[0];
95126      1/1              is_func_smds = fctrl[1];
95127      1/1              is_func_kma = fctrl[2];
95128      1/1              is_func_kmada = fctrl[3];
95129      1/1              is_func_kmads = fctrl[4];
95130      1/1              is_func_kmsda = fctrl[5];
95131      1/1              acc_din1_en = is_func_kma | is_func_kmada | is_func_kmads | is_func_kmsda;
95132      1/1              acc_din2_en = is_func_kmda | is_func_smds | is_func_kmada | is_func_kmads | is_func_kmsda;
95133      1/1              acc_din3_en = is_func_kmda | is_func_smds | is_func_kma | is_func_kmada | is_func_kmads | is_func_kmsda;
95134      1/1              acc_din2_sub = is_func_kmsda;
95135      1/1              acc_din3_sub = is_func_smds | is_func_kmads | is_func_kmsda;
95136      1/1              acc_din1 = {67{acc_din1_en}} &amp; {{3{(acc_sign &amp; acc_din[63])}},acc_din[63:0]};
95137      1/1              acc_din4[66:0] = {64'd0,({1'b0,acc_din2_sub} + {1'b0,acc_din3_sub}),1'b0};
95138      1/1              acc_din2 = {67{acc_din2_sub}} ^ {67{acc_din2_en}} &amp; {mul_din1[66:0]};
95139      1/1              acc_din3 = {67{acc_din3_sub}} ^ {67{acc_din3_en}} &amp; {mul_din2[66:0]};
95140      1/1              acc_din5 = {67{acc_din2_sub}} ^ {67{acc_din2_en}} &amp; {mul_din1[133:67]};
95141      1/1              acc_din6 = {67{acc_din3_sub}} ^ {67{acc_din3_en}} &amp; {mul_din2[133:67]};
95142      1/1              {acc_pp2,acc_pp1} = csa67_1_level(acc_din1, acc_din2, acc_din3);
95143      1/1              {acc_pp4,acc_pp3} = csa67_1_level(acc_din4, acc_din5, acc_din6);
95144      1/1              {acc_dout2,acc_dout1} = csa67_2_level(acc_pp1, acc_pp2, acc_pp3, acc_pp4);
95145      1/1              stage2_mul32x32_acc64_out = {acc_dout2,acc_dout1};
95146                   end
95147                   endfunction
95148                   function  [64:0] stage3_mul32x32_acc64_out;
95149                   input is_func_sub;
95150                   input is_type_s_sat;
95151                   input is_type_u_sat;
95152                   input [66:0] din1;
95153                   input [66:0] din2;
95154                   reg [66:0] adder_out;
95155                   reg [63:0] dout;
95156                   reg ovfout;
95157                   reg wrap_sel;
95158                   reg s_ovf_sel;
95159                   reg s_udf_sel;
95160                   reg u_ovf_sel;
95161                   reg u_udf_sel;
95162                   begin
95163      1/1              adder_out = din1 + din2;
95164      1/1              s_ovf_sel = is_type_s_sat &amp; !adder_out[66] &amp; (adder_out[65:63] != 3'b000);
95165      1/1              s_udf_sel = is_type_s_sat &amp; adder_out[66] &amp; (adder_out[65:63] != 3'b111);
95166      1/1              u_ovf_sel = is_type_u_sat &amp; (is_func_sub ? (!adder_out[66] &amp; (|adder_out[65:64])) : (|adder_out[66:64]));
95167      1/1              u_udf_sel = is_type_u_sat &amp; adder_out[66] &amp; is_func_sub;
95168      1/1              wrap_sel = (!is_type_s_sat &amp; !is_type_u_sat) | (is_type_s_sat &amp; !(s_ovf_sel | s_udf_sel)) | (is_type_u_sat &amp; !(u_ovf_sel | u_udf_sel));
95169      1/1              dout = ({64{wrap_sel}} &amp; adder_out[63:0]) | ({64{s_ovf_sel}} &amp; 64'h7fffffffffffffff) | ({64{s_udf_sel}} &amp; 64'h8000000000000000) | ({64{u_ovf_sel}} &amp; 64'hffffffffffffffff) | ({64{u_udf_sel}} &amp; 64'h0000000000000000);
95170      1/1              ovfout = s_ovf_sel | s_udf_sel | u_ovf_sel | u_udf_sel;
95171      1/1              stage3_mul32x32_acc64_out = {ovfout,dout};
95172                   end
95173                   endfunction
95174                   assign {stage2_profile64_mul_csa_out2,stage2_profile64_mul_csa_out1} = stage2_mul32x32_acc64_out(stage2_psimd32_mul_fctrl[16:11], stage2_psimd32_mul_lv1_result_W1[175:42], stage2_psimd32_mul_lv1_result_W0[175:42], stage2_acc_din_64b, stage2_acc_din_sign);
95175                   assign stage3_profile64_msr64 = stage3_psimd32_mul_fctrl[5];
95176                   assign stage3_profile64_s_sat64 = stage3_psimd32_mul_rctrl[0];
95177                   assign stage3_profile64_u_sat64 = stage3_psimd32_mul_rctrl[1];
95178                   assign {stage3_profile64_mul_ovf_set,stage3_profile64_mul_result_64b} = stage3_mul32x32_acc64_out(stage3_profile64_msr64, stage3_profile64_s_sat64, stage3_profile64_u_sat64, stage3_psimd32_mul_out1, stage3_psimd32_mul_out2);
95179                   assign profile64_result_add_sel = function_64p_s_add64 | function_64p_u_add64 | function_64p_s_sub64 | function_64p_u_sub64 | function_nsimd_s_addxlen | function_nsimd_u_addxlen | function_nsimd_s_subxlen | function_nsimd_u_subxlen | function_nsimd_s_avexlen;
95180                   assign stage1_profile64_final_result_64b = ({64{profile64_result_add_sel}} &amp; profile64_add_result_64b);
95181                   assign stage1_profile64_final_ovf_set = (profile64_result_add_sel &amp; profile64_add_ovf_set);
95182                   function  [32:0] nsimd16_mul_result;
95183                   input is_type_s_sat16;
95184                   input is_type_s_sat32;
95185                   input [15:0] op1;
95186                   input [15:0] op2;
95187                   input [31:0] din;
95188                   reg [31:0] dout;
95189                   reg ovfout;
95190                   reg s_ovf16_sel;
95191                   reg s_ovf32_sel;
95192                   reg sra15_sel;
95193                   reg sll1_sel;
95194                   begin
95195      1/1              s_ovf16_sel = is_type_s_sat16 &amp; (op1 == 16'h8000) &amp; (op2 == 16'h8000);
95196      1/1              sra15_sel = is_type_s_sat16 &amp; !s_ovf16_sel;
95197      1/1              s_ovf32_sel = is_type_s_sat32 &amp; (op1 == 16'h8000) &amp; (op2 == 16'h8000);
95198      1/1              sll1_sel = is_type_s_sat32 &amp; !s_ovf32_sel;
95199      1/1              dout = ({32{sra15_sel}} &amp; {{16{din[30]}},din[30:15]}) | ({32{s_ovf16_sel}} &amp; 32'h00007fff) | ({32{sll1_sel}} &amp; {din[30:0],1'b0}) | ({32{s_ovf32_sel}} &amp; 32'h7fffffff);
95200      1/1              ovfout = s_ovf16_sel | s_ovf32_sel;
95201      1/1              nsimd16_mul_result = {ovfout,dout};
95202                   end
95203                   endfunction
95204                   assign nsimd16_mul_s_sat16 = result_nsimd_s_sat16_sexlen | result_nsimd_s_sat16_se32;
95205                   assign nsimd16_mul_s_sat32 = result_nsimd_s_sat32_sexlen | result_nsimd_s_sat32;
95206                   assign nsimd16_mul_result_H0 = nsimd16_mul_result(nsimd16_mul_s_sat16, nsimd16_mul_s_sat32, simd16_op1_H0, simd16_op2_H0, simd16_mul_out_H0);
95207                   assign nsimd16_mul_result_H2 = nsimd16_mul_result(nsimd16_mul_s_sat16, nsimd16_mul_s_sat32, simd16_op1_H2, simd16_op2_H2, simd16_mul_out_H2);
95208                   assign nsimd16_mul_resultsexlen = result_nsimd_s_sat16_sexlen | result_nsimd_s_sat32_sexlen;
95209                   assign stage1_nsimd16_mul_result_64b[63:32] = nsimd16_mul_resultsexlen ? {32{nsimd16_mul_result_H0[31]}} : nsimd16_mul_result_H2[31:0];
95210                   assign stage1_nsimd16_mul_result_64b[31:0] = nsimd16_mul_result_H0[31:0];
95211                   assign stage1_nsimd16_mul_ovf_set = nsimd16_mul_result_H0[32] | (!nsimd16_mul_resultsexlen &amp; nsimd16_mul_result_H2[32]);
95212                   assign stage1_nsimd16_result_mul_sel = function_nsimd_s_mul16x16 | function_nsimd_s_mul16x16_double32;
95213                   assign stage1_nsimd16_final_result_64b = 64'd0;
95214                   assign stage1_nsimd16_final_ovf_set = 1'b0;
95215                   assign stage1_xsimd16_result_mul_sel = simd16_result_mul_sel | stage1_psimd16_result_mul_sel | stage1_nsimd16_result_mul_sel;
95216                   assign stage1_xsimd16_mul_result_64b = ({64{simd16_result_mul_sel}} &amp; simd16_mul_result_64b) | ({64{stage1_psimd16_result_mul_sel}} &amp; stage1_psimd16_mul_result_64b) | ({64{stage1_nsimd16_result_mul_sel}} &amp; stage1_nsimd16_mul_result_64b);
95217                   assign stage1_xsimd16_mul_ovf_set = (simd16_result_mul_sel &amp; simd16_mul_ovf_set) | (stage1_psimd16_result_mul_sel &amp; stage1_psimd16_mul_ovf_set) | (stage1_nsimd16_result_mul_sel &amp; stage1_nsimd16_mul_ovf_set);
95218                   assign stage2_xsimd16_mul_data_en = stage2_dsp_ctrl_en &amp; stage1_dsp_ivalid &amp; stage1_xsimd16_result_mul_sel;
95219                   always @(posedge core_clk or negedge core_reset_n) begin
95220      1/1              if (!core_reset_n) begin
95221      1/1                  stage2_xsimd16_result_mul_sel &lt;= 1'b0;
95222                       end
95223      1/1              else if (stage2_dsp_ctrl_en) begin
95224      <font color = "red">0/1     ==>          stage2_xsimd16_result_mul_sel &lt;= stage1_xsimd16_result_mul_sel;</font>
95225                       end
                        MISSING_ELSE
95226                   end
95227                   
95228                   always @(posedge core_clk or negedge core_reset_n) begin
95229      1/1              if (!core_reset_n) begin
95230      1/1                  stage2_xsimd16_mul_result_64b &lt;= 64'd0;
95231      1/1                  stage2_xsimd16_mul_ovf_set &lt;= 1'b0;
95232                       end
95233      1/1              else if (stage2_xsimd16_mul_data_en) begin
95234      <font color = "red">0/1     ==>          stage2_xsimd16_mul_result_64b &lt;= stage1_xsimd16_mul_result_64b;</font>
95235      <font color = "red">0/1     ==>          stage2_xsimd16_mul_ovf_set &lt;= stage1_xsimd16_mul_ovf_set;</font>
95236                       end
                        MISSING_ELSE
95237                   end
95238                   
95239                   assign stage2_xsimd16_final_result_64b = ({64{stage2_xsimd16_result_mul_sel}} &amp; stage2_xsimd16_mul_result_64b);
95240                   assign stage2_xsimd16_final_ovf_set = (stage2_xsimd16_result_mul_sel &amp; stage2_xsimd16_mul_ovf_set);
95241                   assign dsp_stage1_result = stage1_simd16_final_result_64b | stage1_simd8_final_result_64b | stage1_psimd32_final_result_64b | stage1_psimdxlen_final_result_64b | stage1_psimd16_final_result_64b | stage1_psimd8_final_result_64b | stage1_profile64_final_result_64b | stage1_nsimd16_final_result_64b;
95242                   assign dsp_stage1_ovf_set = stage1_dsp_ovfset &amp; (stage1_simd16_final_ovf_set | stage1_simd8_final_ovf_set | stage1_psimd32_final_ovf_set | stage1_psimdxlen_final_ovf_set | stage1_psimd16_final_ovf_set | stage1_psimd8_final_ovf_set | stage1_profile64_final_ovf_set | stage1_nsimd16_final_ovf_set);
95243                   assign dsp_stage2_result = stage2_psimd32_final_result_64b | stage2_psimd16_final_result_64b | stage2_xsimd16_final_result_64b | stage2_psimd8_final_result_64b;
95244                   assign dsp_stage2_ovf_set = stage2_dsp_ovfset &amp; (stage2_psimd32_final_ovf_set | stage2_psimd16_final_ovf_set | stage2_xsimd16_final_ovf_set | stage2_psimd8_final_ovf_set);
95245                   assign dsp_stage3_result = stage3_psimd32_final_result_64b | stage3_psimd16_final_result_64b;
95246                   assign dsp_stage3_ovf_set = stage3_dsp_ovfset &amp; (stage3_psimd32_final_ovf_set | stage3_psimd16_final_ovf_set);
95247                   assign stage2_dsp_ctrl_en = dsp_stage2_pipe_en;
95248                   assign stage3_dsp_ctrl_en = dsp_stage3_pipe_en;
95249                   assign stage1_dsp_ivalid = dsp_instr_valid;
95250                   assign stage1_dsp_ovfset = dsp_overflow_ctrl;
95251                   always @(posedge core_clk or negedge core_reset_n) begin
95252      1/1              if (!core_reset_n) begin
95253      1/1                  stage2_dsp_ivalid &lt;= 1'b0;
95254      1/1                  stage2_dsp_ovfset &lt;= 1'b0;
95255                       end
95256      1/1              else if (stage2_dsp_ctrl_en) begin
95257      <font color = "red">0/1     ==>          stage2_dsp_ivalid &lt;= stage1_dsp_ivalid;</font>
95258      <font color = "red">0/1     ==>          stage2_dsp_ovfset &lt;= stage1_dsp_ovfset;</font>
95259                       end
                        MISSING_ELSE
95260                   end
95261                   
95262                   always @(posedge core_clk or negedge core_reset_n) begin
95263      1/1              if (!core_reset_n) begin
95264      1/1                  stage3_dsp_ovfset &lt;= 1'b0;
95265                       end
95266      1/1              else if (stage3_dsp_ctrl_en) begin
95267      <font color = "red">0/1     ==>          stage3_dsp_ovfset &lt;= stage2_dsp_ovfset;</font>
95268                       end
                        MISSING_ELSE
95269                   end
95270                   
95271                   assign acc_din_smal_sel = operand_psimd_smal_op16;
95272                   assign acc_din_base_sel = !acc_din_smal_sel;
95273                   assign stage1_acc_din_W0 = ({32{acc_din_base_sel}} &amp; dsp_src3_64b_pair[31:0]) | ({32{acc_din_smal_sel}} &amp; dsp_src1_64b_pair[31:0]);
95274                   assign stage1_acc_din_W1 = ({32{acc_din_base_sel}} &amp; dsp_src3_64b_pair[63:32]) | ({32{acc_din_smal_sel}} &amp; dsp_src1_64b_pair[63:32]);
95275                   assign stage2_acc_din_en = stage2_dsp_ctrl_en &amp; stage1_dsp_ivalid &amp; (|{stage2_psimd32_mul_fctrl_nx,stage2_psimd16_mul_fctrl_nx,stage2_psimd8_pbsad_fctrl_nx});
95276                   assign stage2_acc_din_W0_nx = stage1_acc_din_W0;
95277                   assign stage2_acc_din_W1_nx = stage1_acc_din_W1;
95278                   assign stage2_acc_din_sign_nx = !(function_64p_u_mul32x32_acc64_func0 | function_64p_u_mul32x32_acc64_func1 | function_psimd_s_mul8x8_acc32_func1);
95279                   always @(posedge core_clk or negedge core_reset_n) begin
95280      1/1              if (!core_reset_n) begin
95281      1/1                  stage2_acc_din_W0 &lt;= 32'd0;
95282      1/1                  stage2_acc_din_W1 &lt;= 32'd0;
95283      1/1                  stage2_acc_din_sign &lt;= 1'b0;
95284                       end
95285      1/1              else if (stage2_acc_din_en) begin
95286      <font color = "red">0/1     ==>          stage2_acc_din_W0 &lt;= stage2_acc_din_W0_nx;</font>
95287      <font color = "red">0/1     ==>          stage2_acc_din_W1 &lt;= stage2_acc_din_W1_nx;</font>
95288      <font color = "red">0/1     ==>          stage2_acc_din_sign &lt;= stage2_acc_din_sign_nx;</font>
95289                       end
                        MISSING_ELSE
95290                   end
95291                   
95292                   assign stage2_acc_din_64b = {stage2_acc_din_W1,stage2_acc_din_W0};
95293                   assign stage3_acc_din_en = stage3_dsp_ctrl_en &amp; stage2_dsp_ivalid &amp; (|stage3_psimd16_mul_fctrl_nx);
95294                   assign stage3_acc_din_W0_nx = stage2_acc_din_W0;
95295                   assign stage3_acc_din_W1_nx = stage2_acc_din_W1;
95296                   always @(posedge core_clk or negedge core_reset_n) begin
95297      1/1              if (!core_reset_n) begin
95298      1/1                  stage3_acc_din_W0 &lt;= 32'd0;
95299      1/1                  stage3_acc_din_W1 &lt;= 32'd0;
95300                       end
95301      1/1              else if (stage3_acc_din_en) begin
95302      <font color = "red">0/1     ==>          stage3_acc_din_W0 &lt;= stage3_acc_din_W0_nx;</font>
95303      <font color = "red">0/1     ==>          stage3_acc_din_W1 &lt;= stage3_acc_din_W1_nx;</font>
95304                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2980.html" >kv_dsp</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>48</td><td>24</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>48</td><td>24</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94088
 EXPRESSION (psimd32_addcmp_result32sexlen ? ({32 {psimd32_addcmp_result_W0[31]}}) : psimd32_addcmp_result_W1[31:0])
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94332
 EXPRESSION 
 Number  Term
      1  stage2_psimd32_mul_result32sexlen ? ({32 {stage2_psimd32_mul_result_W0[63]}}) : (stage2_psimd32_mul_resultout64 ? stage2_psimd32_mul_result_W0[63:32] : stage2_psimd32_mul_result_W1[63:32]))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94332
 SUB-EXPRESSION (stage2_psimd32_mul_resultout64 ? stage2_psimd32_mul_result_W0[63:32] : stage2_psimd32_mul_result_W1[63:32])
                 ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94333
 EXPRESSION (stage2_psimd32_mul_resultout64 ? stage2_psimd32_mul_result_W0[31:0] : stage2_psimd32_mul_result_W0[63:32])
             ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94334
 EXPRESSION 
 Number  Term
      1  stage2_psimd32_mul_result32sexlen ? stage2_psimd32_mul_result_W0[64] : (stage2_psimd32_mul_resultout64 ? 1'b0 : ((stage2_psimd32_mul_result_W0[64] | stage2_psimd32_mul_result_W1[64]))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94334
 SUB-EXPRESSION (stage2_psimd32_mul_resultout64 ? 1'b0 : ((stage2_psimd32_mul_result_W0[64] | stage2_psimd32_mul_result_W1[64])))
                 ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94478
 EXPRESSION (psimdxlen_shift_result32 ? psimdxlen_shift_result_W1[31:0] : psimdxlen_shift_result_W0XLEN[63:32])
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94489
 EXPRESSION (psimdxlen_insb_byte_sel[0] ? dsp_src1_B0 : dsp_src3_B0)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94490
 EXPRESSION (psimdxlen_insb_byte_sel[1] ? dsp_src1_B0 : dsp_src3_B1)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94491
 EXPRESSION (psimdxlen_insb_byte_sel[2] ? dsp_src1_B0 : dsp_src3_B2)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94492
 EXPRESSION (psimdxlen_insb_byte_sel[3] ? dsp_src1_B0 : dsp_src3_B3)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94493
 EXPRESSION (psimdxlen_insb_byte_sel[4] ? dsp_src1_B0 : dsp_src3_B4)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94494
 EXPRESSION (psimdxlen_insb_byte_sel[5] ? dsp_src1_B0 : dsp_src3_B5)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94495
 EXPRESSION (psimdxlen_insb_byte_sel[6] ? dsp_src1_B0 : dsp_src3_B6)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94496
 EXPRESSION (psimdxlen_insb_byte_sel[7] ? dsp_src1_B0 : dsp_src3_B7)
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94699
 EXPRESSION (stage1_is_mul16x16_out64 ? stage1_psimd16_mul_out_H1 : stage1_psimd16_mul_out_H2)
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94716
 EXPRESSION 
 Number  Term
      1  function_psimd_s_mul8x8_acc32 ? ({{12 {stage1_psimd8_mul_out_W0[19]}}, stage1_psimd8_mul_out_W0[19:0]}) : (function_nsimd_s_mul16x16_double32_acc32 ? nsimd16_mul_result_H0[31:0] : stage1_psimd16_mul_out_H0))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94716
 SUB-EXPRESSION (function_nsimd_s_mul16x16_double32_acc32 ? nsimd16_mul_result_H0[31:0] : stage1_psimd16_mul_out_H0)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94717
 EXPRESSION (function_psimd_s_mul8x8_acc32 ? ({{12 {stage1_psimd8_mul_out_W0[39]}}, stage1_psimd8_mul_out_W0[39:20]}) : stage1_psimd16_mul_out_H1)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94718
 EXPRESSION 
 Number  Term
      1  function_psimd_s_mul8x8_acc32 ? ({{12 {stage1_psimd8_mul_out_W1[19]}}, stage1_psimd8_mul_out_W1[19:0]}) : (function_nsimd_s_mul16x16_double32_acc32 ? nsimd16_mul_result_H2[31:0] : stage1_psimd16_mul_out_H2))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94718
 SUB-EXPRESSION (function_nsimd_s_mul16x16_double32_acc32 ? nsimd16_mul_result_H2[31:0] : stage1_psimd16_mul_out_H2)
                 --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94719
 EXPRESSION (function_psimd_s_mul8x8_acc32 ? ({{12 {stage1_psimd8_mul_out_W1[39]}}, stage1_psimd8_mul_out_W1[39:20]}) : stage1_psimd16_mul_out_H3)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       94755
 EXPRESSION (stage2_psimd16_mul_result32sexlen ? ({32 {stage2_psimd16_mul_result_W0[31]}}) : stage2_psimd16_mul_result_W1[31:0])
             ----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95209
 EXPRESSION (nsimd16_mul_resultsexlen ? ({32 {nsimd16_mul_result_H0[31]}}) : nsimd16_mul_result_H2[31:0])
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2980.html" >kv_dsp</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1188</td>
<td class="rt">4</td>
<td class="rt">0.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">594</td>
<td class="rt">2</td>
<td class="rt">0.34  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">594</td>
<td class="rt">2</td>
<td class="rt">0.34  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1188</td>
<td class="rt">4</td>
<td class="rt">0.34  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">594</td>
<td class="rt">2</td>
<td class="rt">0.34  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">594</td>
<td class="rt">2</td>
<td class="rt">0.34  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_instr_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_operand_ctrl[43:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_function_ctrl[150:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_result_ctrl[69:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_overflow_ctrl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_data_src1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_data_src2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_data_src3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_data_src4[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_stage2_pipe_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_stage3_pipe_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dsp_stage1_result[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsp_stage1_ovf_set</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsp_stage2_result[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsp_stage2_ovf_set</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsp_stage3_result[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dsp_stage3_ovf_set</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2980.html" >kv_dsp</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">95</td>
<td class="rt">54</td>
<td class="rt">56.84 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94088</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">94332</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94333</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">94334</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94478</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94489</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94490</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94491</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94492</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94493</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94494</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94495</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94496</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94699</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">94716</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94717</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">94718</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94719</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">94755</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">95209</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94298</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94307</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94318</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94341</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94350</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94723</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94732</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94764</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94773</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94913</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">94922</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">95220</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">95229</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">95252</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">95263</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">95280</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">95297</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94088      assign psimd32_addcmp_result_64b[63:32] = psimd32_addcmp_result32sexlen ? {32{psimd32_addcmp_result_W0[31]}} : psimd32_addcmp_result_W1[31:0];
                                                                                   <font color = "red">-1-</font>  
                                                                                   <font color = "red">==></font>  
                                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94332      assign stage2_psimd32_mul_result_64b[63:32] = stage2_psimd32_mul_result32sexlen ? {32{stage2_psimd32_mul_result_W0[63]}} : stage2_psimd32_mul_resultout64 ? stage2_psimd32_mul_result_W0[63:32] : stage2_psimd32_mul_result_W1[63:32];
                                                                                           <font color = "red">-1-</font>                                                                       <font color = "red">-2-</font>   
                                                                                           <font color = "red">==></font>                                                                       <font color = "red">==></font>   
                                                                                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94333      assign stage2_psimd32_mul_result_64b[31:0] = stage2_psimd32_mul_resultout64 ? stage2_psimd32_mul_result_W0[31:0] : stage2_psimd32_mul_result_W0[63:32];
                                                                                       <font color = "red">-1-</font>  
                                                                                       <font color = "red">==></font>  
                                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94334      assign stage2_psimd32_mul_ovf_set = stage2_psimd32_mul_result32sexlen ? stage2_psimd32_mul_result_W0[64] : stage2_psimd32_mul_resultout64 ? 1'b0 : (stage2_psimd32_mul_result_W0[64] | stage2_psimd32_mul_result_W1[64]);
                                                                                 <font color = "red">-1-</font>                                                                 <font color = "red">-2-</font>   
                                                                                 <font color = "red">==></font>                                                                 <font color = "red">==></font>   
                                                                                                                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94478      assign psimdxlen_shift_result_64b[63:32] = psimdxlen_shift_result32 ? psimdxlen_shift_result_W1[31:0] : psimdxlen_shift_result_W0XLEN[63:32];
                                                                               <font color = "red">-1-</font>  
                                                                               <font color = "red">==></font>  
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94489      assign psimdxlen_insb_result_B0 = psimdxlen_insb_byte_sel[0] ? dsp_src1_B0 : dsp_src3_B0;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "green">==></font>  
                                                                        <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94490      assign psimdxlen_insb_result_B1 = psimdxlen_insb_byte_sel[1] ? dsp_src1_B0 : dsp_src3_B1;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94491      assign psimdxlen_insb_result_B2 = psimdxlen_insb_byte_sel[2] ? dsp_src1_B0 : dsp_src3_B2;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94492      assign psimdxlen_insb_result_B3 = psimdxlen_insb_byte_sel[3] ? dsp_src1_B0 : dsp_src3_B3;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94493      assign psimdxlen_insb_result_B4 = psimdxlen_insb_byte_sel[4] ? dsp_src1_B0 : dsp_src3_B4;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94494      assign psimdxlen_insb_result_B5 = psimdxlen_insb_byte_sel[5] ? dsp_src1_B0 : dsp_src3_B5;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94495      assign psimdxlen_insb_result_B6 = psimdxlen_insb_byte_sel[6] ? dsp_src1_B0 : dsp_src3_B6;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94496      assign psimdxlen_insb_result_B7 = psimdxlen_insb_byte_sel[7] ? dsp_src1_B0 : dsp_src3_B7;
                                                                        <font color = "red">-1-</font>  
                                                                        <font color = "red">==></font>  
                                                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94699      assign stage1_psimd16_mul_result_64b[63:32] = stage1_is_mul16x16_out64 ? stage1_psimd16_mul_out_H1 : stage1_psimd16_mul_out_H2;
                                                                                  <font color = "red">-1-</font>  
                                                                                  <font color = "red">==></font>  
                                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94716      assign stage2_psimd16_mul_out_H0_nx = function_psimd_s_mul8x8_acc32 ? {{12{stage1_psimd8_mul_out_W0[19]}},stage1_psimd8_mul_out_W0[19:0]} : function_nsimd_s_mul16x16_double32_acc32 ? nsimd16_mul_result_H0[31:0] : stage1_psimd16_mul_out_H0;
                                                                               <font color = "red">-1-</font>                                                                                                              <font color = "red">-2-</font>   
                                                                               <font color = "red">==></font>                                                                                                              <font color = "red">==></font>   
                                                                                                                                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94717      assign stage2_psimd16_mul_out_H1_nx = function_psimd_s_mul8x8_acc32 ? {{12{stage1_psimd8_mul_out_W0[39]}},stage1_psimd8_mul_out_W0[39:20]} : stage1_psimd16_mul_out_H1;
                                                                               <font color = "red">-1-</font>  
                                                                               <font color = "red">==></font>  
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94718      assign stage2_psimd16_mul_out_H2_nx = function_psimd_s_mul8x8_acc32 ? {{12{stage1_psimd8_mul_out_W1[19]}},stage1_psimd8_mul_out_W1[19:0]} : function_nsimd_s_mul16x16_double32_acc32 ? nsimd16_mul_result_H2[31:0] : stage1_psimd16_mul_out_H2;
                                                                               <font color = "red">-1-</font>                                                                                                              <font color = "red">-2-</font>   
                                                                               <font color = "red">==></font>                                                                                                              <font color = "red">==></font>   
                                                                                                                                                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94719      assign stage2_psimd16_mul_out_H3_nx = function_psimd_s_mul8x8_acc32 ? {{12{stage1_psimd8_mul_out_W1[39]}},stage1_psimd8_mul_out_W1[39:20]} : stage1_psimd16_mul_out_H3;
                                                                               <font color = "red">-1-</font>  
                                                                               <font color = "red">==></font>  
                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94755      assign stage2_psimd16_mul_result_64b[63:32] = stage2_psimd16_mul_result32sexlen ? {32{stage2_psimd16_mul_result_W0[31]}} : stage2_psimd16_mul_result_W1[31:0];
                                                                                           <font color = "red">-1-</font>  
                                                                                           <font color = "red">==></font>  
                                                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95209      assign stage1_nsimd16_mul_result_64b[63:32] = nsimd16_mul_resultsexlen ? {32{nsimd16_mul_result_H0[31]}} : nsimd16_mul_result_H2[31:0];
                                                                                  <font color = "red">-1-</font>  
                                                                                  <font color = "red">==></font>  
                                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94298          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94299              stage2_psimd32_mul_fctrl <= 17'd0;
           <font color = "green">        ==></font>
94300          end
94301          else if (stage2_dsp_ctrl_en) begin
                    <font color = "red">-2-</font>  
94302              stage2_psimd32_mul_fctrl <= stage2_psimd32_mul_fctrl_nx;
           <font color = "red">        ==></font>
94303          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94307          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94308              stage2_psimd32_mul_rctrl <= 5'd0;
           <font color = "green">        ==></font>
94309          end
94310          else if (stage2_psimd32_mul_data_en) begin
                    <font color = "red">-2-</font>  
94311              stage2_psimd32_mul_rctrl <= stage2_psimd32_mul_rctrl_nx;
           <font color = "red">        ==></font>
94312          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94318          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94319              stage2_psimd32_mul_lv1_result_W0 <= 176'd0;
           <font color = "green">        ==></font>
94320              stage2_psimd32_mul_lv1_result_W1 <= 176'd0;
94321          end
94322          else if (stage2_dsp_ctrl_en) begin
                    <font color = "red">-2-</font>  
94323              stage2_psimd32_mul_lv1_result_W0 <= stage2_psimd32_mul_lv1_result_W0_nx;
           <font color = "red">        ==></font>
94324              stage2_psimd32_mul_lv1_result_W1 <= stage2_psimd32_mul_lv1_result_W1_nx;
94325          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94341          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94342              stage3_psimd32_mul_fctrl <= 6'd0;
           <font color = "green">        ==></font>
94343          end
94344          else if (stage3_dsp_ctrl_en) begin
                    <font color = "red">-2-</font>  
94345              stage3_psimd32_mul_fctrl <= stage3_psimd32_mul_fctrl_nx;
           <font color = "red">        ==></font>
94346          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94350          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94351              stage3_psimd32_mul_rctrl <= 2'd0;
           <font color = "green">        ==></font>
94352              stage3_psimd32_mul_out1 <= 67'd0;
94353              stage3_psimd32_mul_out2 <= 67'd0;
94354          end
94355          else if (stage3_psimd32_mul_data_en) begin
                    <font color = "red">-2-</font>  
94356              stage3_psimd32_mul_rctrl <= stage3_psimd32_mul_rctrl_nx;
           <font color = "red">        ==></font>
94357              stage3_psimd32_mul_out1 <= stage3_psimd32_mul_out1_nx;
94358              stage3_psimd32_mul_out2 <= stage3_psimd32_mul_out2_nx;
94359          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94723          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94724              stage2_psimd16_mul_fctrl <= 11'd0;
           <font color = "green">        ==></font>
94725          end
94726          else if (stage2_dsp_ctrl_en) begin
                    <font color = "red">-2-</font>  
94727              stage2_psimd16_mul_fctrl <= stage2_psimd16_mul_fctrl_nx;
           <font color = "red">        ==></font>
94728          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94732          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94733              stage2_psimd16_mul_rctrl <= 2'd0;
           <font color = "green">        ==></font>
94734              stage2_psimd16_mul_out_H0 <= 32'd0;
94735              stage2_psimd16_mul_out_H1 <= 32'd0;
94736              stage2_psimd16_mul_out_H2 <= 32'd0;
94737              stage2_psimd16_mul_out_H3 <= 32'd0;
94738              stage2_psimd16_opovf_H0 <= 1'b0;
94739              stage2_psimd16_opovf_H2 <= 1'b0;
94740          end
94741          else if (stage2_psimd16_mul_data_en) begin
                    <font color = "red">-2-</font>  
94742              stage2_psimd16_mul_rctrl <= stage2_psimd16_mul_rctrl_nx;
           <font color = "red">        ==></font>
94743              stage2_psimd16_mul_out_H0 <= stage2_psimd16_mul_out_H0_nx;
94744              stage2_psimd16_mul_out_H1 <= stage2_psimd16_mul_out_H1_nx;
94745              stage2_psimd16_mul_out_H2 <= stage2_psimd16_mul_out_H2_nx;
94746              stage2_psimd16_mul_out_H3 <= stage2_psimd16_mul_out_H3_nx;
94747              stage2_psimd16_opovf_H0 <= stage2_psimd16_opovf_H0_nx;
94748              stage2_psimd16_opovf_H2 <= stage2_psimd16_opovf_H2_nx;
94749          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94764          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94765              stage3_psimd16_mul_fctrl <= 4'd0;
           <font color = "green">        ==></font>
94766          end
94767          else if (stage3_dsp_ctrl_en) begin
                    <font color = "red">-2-</font>  
94768              stage3_psimd16_mul_fctrl <= stage3_psimd16_mul_fctrl_nx;
           <font color = "red">        ==></font>
94769          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94773          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94774              stage3_psimd16_mul_rctrl <= 1'b0;
           <font color = "green">        ==></font>
94775              stage3_psimd16_mul_out_W0 <= 34'd0;
94776              stage3_psimd16_mul_out_W1 <= 34'd0;
94777          end
94778          else if (stage3_psimd16_mul_data_en) begin
                    <font color = "red">-2-</font>  
94779              stage3_psimd16_mul_rctrl <= stage3_psimd16_mul_rctrl_nx;
           <font color = "red">        ==></font>
94780              stage3_psimd16_mul_out_W0 <= stage3_psimd16_mul_out_W0_nx;
94781              stage3_psimd16_mul_out_W1 <= stage3_psimd16_mul_out_W1_nx;
94782          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94913          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94914              stage2_psimd8_pbsad_fctrl <= 2'd0;
           <font color = "green">        ==></font>
94915          end
94916          else if (stage2_dsp_ctrl_en) begin
                    <font color = "red">-2-</font>  
94917              stage2_psimd8_pbsad_fctrl <= stage2_psimd8_pbsad_fctrl_nx;
           <font color = "red">        ==></font>
94918          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94922          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
94923              stage2_psimd8_pbsad_out <= 24'd0;
           <font color = "green">        ==></font>
94924          end
94925          else if (stage2_psimd8_pbsad_data_en) begin
                    <font color = "red">-2-</font>  
94926              stage2_psimd8_pbsad_out <= stage2_psimd8_pbsad_out_nx;
           <font color = "red">        ==></font>
94927          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95220          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
95221              stage2_xsimd16_result_mul_sel <= 1'b0;
           <font color = "green">        ==></font>
95222          end
95223          else if (stage2_dsp_ctrl_en) begin
                    <font color = "red">-2-</font>  
95224              stage2_xsimd16_result_mul_sel <= stage1_xsimd16_result_mul_sel;
           <font color = "red">        ==></font>
95225          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95229          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
95230              stage2_xsimd16_mul_result_64b <= 64'd0;
           <font color = "green">        ==></font>
95231              stage2_xsimd16_mul_ovf_set <= 1'b0;
95232          end
95233          else if (stage2_xsimd16_mul_data_en) begin
                    <font color = "red">-2-</font>  
95234              stage2_xsimd16_mul_result_64b <= stage1_xsimd16_mul_result_64b;
           <font color = "red">        ==></font>
95235              stage2_xsimd16_mul_ovf_set <= stage1_xsimd16_mul_ovf_set;
95236          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95252          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
95253              stage2_dsp_ivalid <= 1'b0;
           <font color = "green">        ==></font>
95254              stage2_dsp_ovfset <= 1'b0;
95255          end
95256          else if (stage2_dsp_ctrl_en) begin
                    <font color = "red">-2-</font>  
95257              stage2_dsp_ivalid <= stage1_dsp_ivalid;
           <font color = "red">        ==></font>
95258              stage2_dsp_ovfset <= stage1_dsp_ovfset;
95259          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95263          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
95264              stage3_dsp_ovfset <= 1'b0;
           <font color = "green">        ==></font>
95265          end
95266          else if (stage3_dsp_ctrl_en) begin
                    <font color = "red">-2-</font>  
95267              stage3_dsp_ovfset <= stage2_dsp_ovfset;
           <font color = "red">        ==></font>
95268          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95280          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
95281              stage2_acc_din_W0 <= 32'd0;
           <font color = "green">        ==></font>
95282              stage2_acc_din_W1 <= 32'd0;
95283              stage2_acc_din_sign <= 1'b0;
95284          end
95285          else if (stage2_acc_din_en) begin
                    <font color = "red">-2-</font>  
95286              stage2_acc_din_W0 <= stage2_acc_din_W0_nx;
           <font color = "red">        ==></font>
95287              stage2_acc_din_W1 <= stage2_acc_din_W1_nx;
95288              stage2_acc_din_sign <= stage2_acc_din_sign_nx;
95289          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
95297          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
95298              stage3_acc_din_W0 <= 32'd0;
           <font color = "green">        ==></font>
95299              stage3_acc_din_W1 <= 32'd0;
95300          end
95301          else if (stage3_acc_din_en) begin
                    <font color = "red">-2-</font>  
95302              stage3_acc_din_W0 <= stage3_acc_din_W0_nx;
           <font color = "red">        ==></font>
95303              stage3_acc_din_W1 <= stage3_acc_din_W1_nx;
95304          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_215183">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_dsp">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
