library IEEE;
use IEEE.std_logic_1164.all;

entity clock is
  port (
    master_clock : out std_logic;      
    reset        : out std_logic;      
    start        : out std_logic    
    );
end clock;

architecture rtl of clock is
begin  
  process
  begin  
    master_clock <= '0', '1' after 50 ns;
    wait for 100 ns;
  end process ;

 
  process
  begin  
    reset <= '1', '0' after 300 ns;
    wait;
  end process;

  process
  begin  
    start <= '0', '1' after 400 ns, '0' after 500 ns;
    wait;
  end process ;
end rtl;
