# Pipeline with dynamic prediciton of control hazards

This project demonstrates the inner workings of dynamic prediction of branch instruction results, avoiding control hazards in MIPS pipelined processors. It is done as a proof of concept for the Computer Architecture I class.
