# Up/Down Counter (Verilog)

## Overview
This project implements a **parameterized digital counter** in Verilog with 
