// Seed: 2964027264
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
  ;
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd98,
    parameter id_18 = 32'd24,
    parameter id_26 = 32'd15,
    parameter id_32 = 32'd70,
    parameter id_7  = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21[-1'b0 : id_13/id_18],
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27
);
  input wire id_27;
  inout wire _id_26;
  inout logic [7:0] id_25;
  inout wire id_24;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_12
  );
  output logic [7:0] id_23;
  inout wire id_22;
  inout logic [7:0] id_21;
  input wire id_20;
  output wire id_19;
  output wire _id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire _id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire _id_7;
  inout tri id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_6 = 1;
  wire [1 'b0 : id_7] id_28, id_29;
  integer id_30;
  ;
  wire id_31;
  ;
  wire _id_32[id_26 : 1];
  parameter id_33 = 1;
  assign id_23[1] = id_25.id_1[-1];
  wire [-1 'b0 : id_32] id_34;
  assign id_15 = id_33;
  wire id_35;
  wire id_36, id_37, id_38;
endmodule
