

================================================================
== Vivado HLS Report for 'lec8Ex1'
================================================================
* Date:           Tue May  9 14:20:23 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_unroll
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.756 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.310 us | 0.310 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [60 x i32]* %in_r, i64 0, i64 0" [unroll_lec8Ex1.c:16]   --->   Operation 33 'getelementptr' 'in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.26ns)   --->   "%in_load = load i32* %in_addr, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 34 'load' 'in_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr [60 x i32]* %in_r, i64 0, i64 1" [unroll_lec8Ex1.c:16]   --->   Operation 35 'getelementptr' 'in_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.26ns)   --->   "%in_load_1 = load i32* %in_addr_1, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 36 'load' 'in_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 2 <SV = 1> <Delay = 7.75>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c) nounwind" [unroll_lec8Ex1.c:4]   --->   Operation 37 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a) nounwind" [unroll_lec8Ex1.c:4]   --->   Operation 38 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %a_read to i32" [unroll_lec8Ex1.c:21]   --->   Operation 39 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.26ns)   --->   "%in_load = load i32* %in_addr, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 40 'load' 'in_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 41 [1/1] (5.49ns)   --->   "%mul_ln21 = mul i32 %in_load, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 41 'mul' 'mul_ln21' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (5.49ns)   --->   "%mul_ln31 = mul i32 %c_read, %c_read" [unroll_lec8Ex1.c:31->unroll_lec8Ex1.c:21]   --->   Operation 42 'mul' 'mul_ln31' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/2] (2.26ns)   --->   "%in_load_1 = load i32* %in_addr_1, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 43 'load' 'in_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 44 [1/1] (5.49ns)   --->   "%mul_ln21_1 = mul i32 %in_load_1, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 44 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr [60 x i32]* %in_r, i64 0, i64 2" [unroll_lec8Ex1.c:16]   --->   Operation 45 'getelementptr' 'in_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.26ns)   --->   "%in_load_2 = load i32* %in_addr_2, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 46 'load' 'in_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%in_addr_3 = getelementptr [60 x i32]* %in_r, i64 0, i64 3" [unroll_lec8Ex1.c:16]   --->   Operation 47 'getelementptr' 'in_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.26ns)   --->   "%in_load_3 = load i32* %in_addr_3, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 48 'load' 'in_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 3 <SV = 2> <Delay = 7.75>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b) nounwind" [unroll_lec8Ex1.c:4]   --->   Operation 49 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i16 %b_read to i17" [unroll_lec8Ex1.c:16]   --->   Operation 50 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.34ns)   --->   "%add_ln21 = add i17 %sext_ln16, 39" [unroll_lec8Ex1.c:21]   --->   Operation 51 'add' 'add_ln21' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i17 %add_ln21 to i32" [unroll_lec8Ex1.c:21]   --->   Operation 52 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.51ns)   --->   "%add_ln21_1 = add i32 %sext_ln21_1, %mul_ln31" [unroll_lec8Ex1.c:21]   --->   Operation 53 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.51ns)   --->   "%add_ln21_2 = add i32 %add_ln21_1, %mul_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 54 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [60 x i32]* %out_r, i64 0, i64 0" [unroll_lec8Ex1.c:23]   --->   Operation 55 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.26ns)   --->   "store i32 %add_ln21_2, i32* %out_addr, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 57 [1/1] (1.51ns)   --->   "%add_ln21_3 = add i32 %add_ln21_1, %mul_ln21_1" [unroll_lec8Ex1.c:21]   --->   Operation 57 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [60 x i32]* %out_r, i64 0, i64 1" [unroll_lec8Ex1.c:23]   --->   Operation 58 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.26ns)   --->   "store i32 %add_ln21_3, i32* %out_addr_1, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 60 [1/2] (2.26ns)   --->   "%in_load_2 = load i32* %in_addr_2, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 60 'load' 'in_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 61 [1/1] (5.49ns)   --->   "%mul_ln21_2 = mul i32 %in_load_2, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 61 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (2.26ns)   --->   "%in_load_3 = load i32* %in_addr_3, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 62 'load' 'in_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 63 [1/1] (5.49ns)   --->   "%mul_ln21_3 = mul i32 %in_load_3, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 63 'mul' 'mul_ln21_3' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr [60 x i32]* %in_r, i64 0, i64 4" [unroll_lec8Ex1.c:16]   --->   Operation 64 'getelementptr' 'in_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (2.26ns)   --->   "%in_load_4 = load i32* %in_addr_4, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 65 'load' 'in_load_4' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr [60 x i32]* %in_r, i64 0, i64 5" [unroll_lec8Ex1.c:16]   --->   Operation 66 'getelementptr' 'in_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.26ns)   --->   "%in_load_5 = load i32* %in_addr_5, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 67 'load' 'in_load_5' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 4 <SV = 3> <Delay = 7.75>
ST_4 : Operation 68 [1/1] (1.51ns)   --->   "%add_ln21_4 = add i32 %add_ln21_1, %mul_ln21_2" [unroll_lec8Ex1.c:21]   --->   Operation 68 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [60 x i32]* %out_r, i64 0, i64 2" [unroll_lec8Ex1.c:23]   --->   Operation 69 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.26ns)   --->   "store i32 %add_ln21_4, i32* %out_addr_2, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 71 [1/1] (1.51ns)   --->   "%add_ln21_5 = add i32 %add_ln21_1, %mul_ln21_3" [unroll_lec8Ex1.c:21]   --->   Operation 71 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr [60 x i32]* %out_r, i64 0, i64 3" [unroll_lec8Ex1.c:23]   --->   Operation 72 'getelementptr' 'out_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.26ns)   --->   "store i32 %add_ln21_5, i32* %out_addr_3, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 74 [1/2] (2.26ns)   --->   "%in_load_4 = load i32* %in_addr_4, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 74 'load' 'in_load_4' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 75 [1/1] (5.49ns)   --->   "%mul_ln21_4 = mul i32 %in_load_4, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 75 'mul' 'mul_ln21_4' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (2.26ns)   --->   "%in_load_5 = load i32* %in_addr_5, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 76 'load' 'in_load_5' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 77 [1/1] (5.49ns)   --->   "%mul_ln21_5 = mul i32 %in_load_5, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 77 'mul' 'mul_ln21_5' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr [60 x i32]* %in_r, i64 0, i64 6" [unroll_lec8Ex1.c:16]   --->   Operation 78 'getelementptr' 'in_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (2.26ns)   --->   "%in_load_6 = load i32* %in_addr_6, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 79 'load' 'in_load_6' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%in_addr_7 = getelementptr [60 x i32]* %in_r, i64 0, i64 7" [unroll_lec8Ex1.c:16]   --->   Operation 80 'getelementptr' 'in_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (2.26ns)   --->   "%in_load_7 = load i32* %in_addr_7, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 81 'load' 'in_load_7' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 5 <SV = 4> <Delay = 7.75>
ST_5 : Operation 82 [1/1] (1.51ns)   --->   "%add_ln21_6 = add i32 %add_ln21_1, %mul_ln21_4" [unroll_lec8Ex1.c:21]   --->   Operation 82 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%out_addr_4 = getelementptr [60 x i32]* %out_r, i64 0, i64 4" [unroll_lec8Ex1.c:23]   --->   Operation 83 'getelementptr' 'out_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (2.26ns)   --->   "store i32 %add_ln21_6, i32* %out_addr_4, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_5 : Operation 85 [1/1] (1.51ns)   --->   "%add_ln21_7 = add i32 %add_ln21_1, %mul_ln21_5" [unroll_lec8Ex1.c:21]   --->   Operation 85 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%out_addr_5 = getelementptr [60 x i32]* %out_r, i64 0, i64 5" [unroll_lec8Ex1.c:23]   --->   Operation 86 'getelementptr' 'out_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.26ns)   --->   "store i32 %add_ln21_7, i32* %out_addr_5, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 87 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_5 : Operation 88 [1/2] (2.26ns)   --->   "%in_load_6 = load i32* %in_addr_6, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 88 'load' 'in_load_6' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_5 : Operation 89 [1/1] (5.49ns)   --->   "%mul_ln21_6 = mul i32 %in_load_6, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 89 'mul' 'mul_ln21_6' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (2.26ns)   --->   "%in_load_7 = load i32* %in_addr_7, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 90 'load' 'in_load_7' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_5 : Operation 91 [1/1] (5.49ns)   --->   "%mul_ln21_7 = mul i32 %in_load_7, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 91 'mul' 'mul_ln21_7' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%in_addr_8 = getelementptr [60 x i32]* %in_r, i64 0, i64 8" [unroll_lec8Ex1.c:16]   --->   Operation 92 'getelementptr' 'in_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (2.26ns)   --->   "%in_load_8 = load i32* %in_addr_8, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 93 'load' 'in_load_8' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%in_addr_9 = getelementptr [60 x i32]* %in_r, i64 0, i64 9" [unroll_lec8Ex1.c:16]   --->   Operation 94 'getelementptr' 'in_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [2/2] (2.26ns)   --->   "%in_load_9 = load i32* %in_addr_9, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 95 'load' 'in_load_9' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 6 <SV = 5> <Delay = 7.75>
ST_6 : Operation 96 [1/1] (1.51ns)   --->   "%add_ln21_8 = add i32 %add_ln21_1, %mul_ln21_6" [unroll_lec8Ex1.c:21]   --->   Operation 96 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%out_addr_6 = getelementptr [60 x i32]* %out_r, i64 0, i64 6" [unroll_lec8Ex1.c:23]   --->   Operation 97 'getelementptr' 'out_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (2.26ns)   --->   "store i32 %add_ln21_8, i32* %out_addr_6, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 98 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_6 : Operation 99 [1/1] (1.51ns)   --->   "%add_ln21_9 = add i32 %add_ln21_1, %mul_ln21_7" [unroll_lec8Ex1.c:21]   --->   Operation 99 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%out_addr_7 = getelementptr [60 x i32]* %out_r, i64 0, i64 7" [unroll_lec8Ex1.c:23]   --->   Operation 100 'getelementptr' 'out_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (2.26ns)   --->   "store i32 %add_ln21_9, i32* %out_addr_7, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_6 : Operation 102 [1/2] (2.26ns)   --->   "%in_load_8 = load i32* %in_addr_8, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 102 'load' 'in_load_8' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_6 : Operation 103 [1/1] (5.49ns)   --->   "%mul_ln21_8 = mul i32 %in_load_8, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 103 'mul' 'mul_ln21_8' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/2] (2.26ns)   --->   "%in_load_9 = load i32* %in_addr_9, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 104 'load' 'in_load_9' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_6 : Operation 105 [1/1] (5.49ns)   --->   "%mul_ln21_9 = mul i32 %in_load_9, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 105 'mul' 'mul_ln21_9' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%in_addr_10 = getelementptr [60 x i32]* %in_r, i64 0, i64 10" [unroll_lec8Ex1.c:16]   --->   Operation 106 'getelementptr' 'in_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (2.26ns)   --->   "%in_load_10 = load i32* %in_addr_10, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 107 'load' 'in_load_10' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%in_addr_11 = getelementptr [60 x i32]* %in_r, i64 0, i64 11" [unroll_lec8Ex1.c:16]   --->   Operation 108 'getelementptr' 'in_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (2.26ns)   --->   "%in_load_11 = load i32* %in_addr_11, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 109 'load' 'in_load_11' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 7 <SV = 6> <Delay = 7.75>
ST_7 : Operation 110 [1/1] (1.51ns)   --->   "%add_ln21_10 = add i32 %add_ln21_1, %mul_ln21_8" [unroll_lec8Ex1.c:21]   --->   Operation 110 'add' 'add_ln21_10' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%out_addr_8 = getelementptr [60 x i32]* %out_r, i64 0, i64 8" [unroll_lec8Ex1.c:23]   --->   Operation 111 'getelementptr' 'out_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.26ns)   --->   "store i32 %add_ln21_10, i32* %out_addr_8, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_7 : Operation 113 [1/1] (1.51ns)   --->   "%add_ln21_11 = add i32 %add_ln21_1, %mul_ln21_9" [unroll_lec8Ex1.c:21]   --->   Operation 113 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%out_addr_9 = getelementptr [60 x i32]* %out_r, i64 0, i64 9" [unroll_lec8Ex1.c:23]   --->   Operation 114 'getelementptr' 'out_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (2.26ns)   --->   "store i32 %add_ln21_11, i32* %out_addr_9, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_7 : Operation 116 [1/2] (2.26ns)   --->   "%in_load_10 = load i32* %in_addr_10, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 116 'load' 'in_load_10' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_7 : Operation 117 [1/1] (5.49ns)   --->   "%mul_ln21_10 = mul i32 %in_load_10, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 117 'mul' 'mul_ln21_10' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/2] (2.26ns)   --->   "%in_load_11 = load i32* %in_addr_11, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 118 'load' 'in_load_11' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_7 : Operation 119 [1/1] (5.49ns)   --->   "%mul_ln21_11 = mul i32 %in_load_11, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 119 'mul' 'mul_ln21_11' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%in_addr_12 = getelementptr [60 x i32]* %in_r, i64 0, i64 12" [unroll_lec8Ex1.c:16]   --->   Operation 120 'getelementptr' 'in_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [2/2] (2.26ns)   --->   "%in_load_12 = load i32* %in_addr_12, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 121 'load' 'in_load_12' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%in_addr_13 = getelementptr [60 x i32]* %in_r, i64 0, i64 13" [unroll_lec8Ex1.c:16]   --->   Operation 122 'getelementptr' 'in_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [2/2] (2.26ns)   --->   "%in_load_13 = load i32* %in_addr_13, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 123 'load' 'in_load_13' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 8 <SV = 7> <Delay = 7.75>
ST_8 : Operation 124 [1/1] (1.51ns)   --->   "%add_ln21_12 = add i32 %add_ln21_1, %mul_ln21_10" [unroll_lec8Ex1.c:21]   --->   Operation 124 'add' 'add_ln21_12' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%out_addr_10 = getelementptr [60 x i32]* %out_r, i64 0, i64 10" [unroll_lec8Ex1.c:23]   --->   Operation 125 'getelementptr' 'out_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (2.26ns)   --->   "store i32 %add_ln21_12, i32* %out_addr_10, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 127 [1/1] (1.51ns)   --->   "%add_ln21_13 = add i32 %add_ln21_1, %mul_ln21_11" [unroll_lec8Ex1.c:21]   --->   Operation 127 'add' 'add_ln21_13' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%out_addr_11 = getelementptr [60 x i32]* %out_r, i64 0, i64 11" [unroll_lec8Ex1.c:23]   --->   Operation 128 'getelementptr' 'out_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (2.26ns)   --->   "store i32 %add_ln21_13, i32* %out_addr_11, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 130 [1/2] (2.26ns)   --->   "%in_load_12 = load i32* %in_addr_12, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 130 'load' 'in_load_12' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 131 [1/1] (5.49ns)   --->   "%mul_ln21_12 = mul i32 %in_load_12, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 131 'mul' 'mul_ln21_12' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/2] (2.26ns)   --->   "%in_load_13 = load i32* %in_addr_13, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 132 'load' 'in_load_13' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 133 [1/1] (5.49ns)   --->   "%mul_ln21_13 = mul i32 %in_load_13, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 133 'mul' 'mul_ln21_13' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%in_addr_14 = getelementptr [60 x i32]* %in_r, i64 0, i64 14" [unroll_lec8Ex1.c:16]   --->   Operation 134 'getelementptr' 'in_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [2/2] (2.26ns)   --->   "%in_load_14 = load i32* %in_addr_14, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 135 'load' 'in_load_14' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%in_addr_15 = getelementptr [60 x i32]* %in_r, i64 0, i64 15" [unroll_lec8Ex1.c:16]   --->   Operation 136 'getelementptr' 'in_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [2/2] (2.26ns)   --->   "%in_load_15 = load i32* %in_addr_15, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 137 'load' 'in_load_15' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 9 <SV = 8> <Delay = 7.75>
ST_9 : Operation 138 [1/1] (1.51ns)   --->   "%add_ln21_14 = add i32 %add_ln21_1, %mul_ln21_12" [unroll_lec8Ex1.c:21]   --->   Operation 138 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%out_addr_12 = getelementptr [60 x i32]* %out_r, i64 0, i64 12" [unroll_lec8Ex1.c:23]   --->   Operation 139 'getelementptr' 'out_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (2.26ns)   --->   "store i32 %add_ln21_14, i32* %out_addr_12, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_9 : Operation 141 [1/1] (1.51ns)   --->   "%add_ln21_15 = add i32 %add_ln21_1, %mul_ln21_13" [unroll_lec8Ex1.c:21]   --->   Operation 141 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%out_addr_13 = getelementptr [60 x i32]* %out_r, i64 0, i64 13" [unroll_lec8Ex1.c:23]   --->   Operation 142 'getelementptr' 'out_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (2.26ns)   --->   "store i32 %add_ln21_15, i32* %out_addr_13, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_9 : Operation 144 [1/2] (2.26ns)   --->   "%in_load_14 = load i32* %in_addr_14, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 144 'load' 'in_load_14' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_9 : Operation 145 [1/1] (5.49ns)   --->   "%mul_ln21_14 = mul i32 %in_load_14, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 145 'mul' 'mul_ln21_14' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/2] (2.26ns)   --->   "%in_load_15 = load i32* %in_addr_15, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 146 'load' 'in_load_15' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_9 : Operation 147 [1/1] (5.49ns)   --->   "%mul_ln21_15 = mul i32 %in_load_15, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 147 'mul' 'mul_ln21_15' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%in_addr_16 = getelementptr [60 x i32]* %in_r, i64 0, i64 16" [unroll_lec8Ex1.c:16]   --->   Operation 148 'getelementptr' 'in_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (2.26ns)   --->   "%in_load_16 = load i32* %in_addr_16, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 149 'load' 'in_load_16' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%in_addr_17 = getelementptr [60 x i32]* %in_r, i64 0, i64 17" [unroll_lec8Ex1.c:16]   --->   Operation 150 'getelementptr' 'in_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [2/2] (2.26ns)   --->   "%in_load_17 = load i32* %in_addr_17, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 151 'load' 'in_load_17' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 10 <SV = 9> <Delay = 7.75>
ST_10 : Operation 152 [1/1] (1.51ns)   --->   "%add_ln21_16 = add i32 %add_ln21_1, %mul_ln21_14" [unroll_lec8Ex1.c:21]   --->   Operation 152 'add' 'add_ln21_16' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%out_addr_14 = getelementptr [60 x i32]* %out_r, i64 0, i64 14" [unroll_lec8Ex1.c:23]   --->   Operation 153 'getelementptr' 'out_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (2.26ns)   --->   "store i32 %add_ln21_16, i32* %out_addr_14, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 155 [1/1] (1.51ns)   --->   "%add_ln21_17 = add i32 %add_ln21_1, %mul_ln21_15" [unroll_lec8Ex1.c:21]   --->   Operation 155 'add' 'add_ln21_17' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%out_addr_15 = getelementptr [60 x i32]* %out_r, i64 0, i64 15" [unroll_lec8Ex1.c:23]   --->   Operation 156 'getelementptr' 'out_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (2.26ns)   --->   "store i32 %add_ln21_17, i32* %out_addr_15, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 157 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 158 [1/2] (2.26ns)   --->   "%in_load_16 = load i32* %in_addr_16, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 158 'load' 'in_load_16' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 159 [1/1] (5.49ns)   --->   "%mul_ln21_16 = mul i32 %in_load_16, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 159 'mul' 'mul_ln21_16' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/2] (2.26ns)   --->   "%in_load_17 = load i32* %in_addr_17, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 160 'load' 'in_load_17' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 161 [1/1] (5.49ns)   --->   "%mul_ln21_17 = mul i32 %in_load_17, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 161 'mul' 'mul_ln21_17' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%in_addr_18 = getelementptr [60 x i32]* %in_r, i64 0, i64 18" [unroll_lec8Ex1.c:16]   --->   Operation 162 'getelementptr' 'in_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [2/2] (2.26ns)   --->   "%in_load_18 = load i32* %in_addr_18, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 163 'load' 'in_load_18' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%in_addr_19 = getelementptr [60 x i32]* %in_r, i64 0, i64 19" [unroll_lec8Ex1.c:16]   --->   Operation 164 'getelementptr' 'in_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [2/2] (2.26ns)   --->   "%in_load_19 = load i32* %in_addr_19, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 165 'load' 'in_load_19' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 11 <SV = 10> <Delay = 7.75>
ST_11 : Operation 166 [1/1] (1.51ns)   --->   "%add_ln21_18 = add i32 %add_ln21_1, %mul_ln21_16" [unroll_lec8Ex1.c:21]   --->   Operation 166 'add' 'add_ln21_18' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%out_addr_16 = getelementptr [60 x i32]* %out_r, i64 0, i64 16" [unroll_lec8Ex1.c:23]   --->   Operation 167 'getelementptr' 'out_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (2.26ns)   --->   "store i32 %add_ln21_18, i32* %out_addr_16, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 168 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_11 : Operation 169 [1/1] (1.51ns)   --->   "%add_ln21_19 = add i32 %add_ln21_1, %mul_ln21_17" [unroll_lec8Ex1.c:21]   --->   Operation 169 'add' 'add_ln21_19' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%out_addr_17 = getelementptr [60 x i32]* %out_r, i64 0, i64 17" [unroll_lec8Ex1.c:23]   --->   Operation 170 'getelementptr' 'out_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (2.26ns)   --->   "store i32 %add_ln21_19, i32* %out_addr_17, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 171 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_11 : Operation 172 [1/2] (2.26ns)   --->   "%in_load_18 = load i32* %in_addr_18, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 172 'load' 'in_load_18' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_11 : Operation 173 [1/1] (5.49ns)   --->   "%mul_ln21_18 = mul i32 %in_load_18, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 173 'mul' 'mul_ln21_18' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/2] (2.26ns)   --->   "%in_load_19 = load i32* %in_addr_19, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 174 'load' 'in_load_19' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_11 : Operation 175 [1/1] (5.49ns)   --->   "%mul_ln21_19 = mul i32 %in_load_19, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 175 'mul' 'mul_ln21_19' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%in_addr_20 = getelementptr [60 x i32]* %in_r, i64 0, i64 20" [unroll_lec8Ex1.c:16]   --->   Operation 176 'getelementptr' 'in_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [2/2] (2.26ns)   --->   "%in_load_20 = load i32* %in_addr_20, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 177 'load' 'in_load_20' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%in_addr_21 = getelementptr [60 x i32]* %in_r, i64 0, i64 21" [unroll_lec8Ex1.c:16]   --->   Operation 178 'getelementptr' 'in_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [2/2] (2.26ns)   --->   "%in_load_21 = load i32* %in_addr_21, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 179 'load' 'in_load_21' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 12 <SV = 11> <Delay = 7.75>
ST_12 : Operation 180 [1/1] (1.51ns)   --->   "%add_ln21_20 = add i32 %add_ln21_1, %mul_ln21_18" [unroll_lec8Ex1.c:21]   --->   Operation 180 'add' 'add_ln21_20' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%out_addr_18 = getelementptr [60 x i32]* %out_r, i64 0, i64 18" [unroll_lec8Ex1.c:23]   --->   Operation 181 'getelementptr' 'out_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (2.26ns)   --->   "store i32 %add_ln21_20, i32* %out_addr_18, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_12 : Operation 183 [1/1] (1.51ns)   --->   "%add_ln21_21 = add i32 %add_ln21_1, %mul_ln21_19" [unroll_lec8Ex1.c:21]   --->   Operation 183 'add' 'add_ln21_21' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%out_addr_19 = getelementptr [60 x i32]* %out_r, i64 0, i64 19" [unroll_lec8Ex1.c:23]   --->   Operation 184 'getelementptr' 'out_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (2.26ns)   --->   "store i32 %add_ln21_21, i32* %out_addr_19, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 185 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_12 : Operation 186 [1/2] (2.26ns)   --->   "%in_load_20 = load i32* %in_addr_20, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 186 'load' 'in_load_20' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_12 : Operation 187 [1/1] (5.49ns)   --->   "%mul_ln21_20 = mul i32 %in_load_20, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 187 'mul' 'mul_ln21_20' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/2] (2.26ns)   --->   "%in_load_21 = load i32* %in_addr_21, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 188 'load' 'in_load_21' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_12 : Operation 189 [1/1] (5.49ns)   --->   "%mul_ln21_21 = mul i32 %in_load_21, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 189 'mul' 'mul_ln21_21' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%in_addr_22 = getelementptr [60 x i32]* %in_r, i64 0, i64 22" [unroll_lec8Ex1.c:16]   --->   Operation 190 'getelementptr' 'in_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [2/2] (2.26ns)   --->   "%in_load_22 = load i32* %in_addr_22, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 191 'load' 'in_load_22' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%in_addr_23 = getelementptr [60 x i32]* %in_r, i64 0, i64 23" [unroll_lec8Ex1.c:16]   --->   Operation 192 'getelementptr' 'in_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [2/2] (2.26ns)   --->   "%in_load_23 = load i32* %in_addr_23, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 193 'load' 'in_load_23' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 13 <SV = 12> <Delay = 7.75>
ST_13 : Operation 194 [1/1] (1.51ns)   --->   "%add_ln21_22 = add i32 %add_ln21_1, %mul_ln21_20" [unroll_lec8Ex1.c:21]   --->   Operation 194 'add' 'add_ln21_22' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%out_addr_20 = getelementptr [60 x i32]* %out_r, i64 0, i64 20" [unroll_lec8Ex1.c:23]   --->   Operation 195 'getelementptr' 'out_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (2.26ns)   --->   "store i32 %add_ln21_22, i32* %out_addr_20, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_13 : Operation 197 [1/1] (1.51ns)   --->   "%add_ln21_23 = add i32 %add_ln21_1, %mul_ln21_21" [unroll_lec8Ex1.c:21]   --->   Operation 197 'add' 'add_ln21_23' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%out_addr_21 = getelementptr [60 x i32]* %out_r, i64 0, i64 21" [unroll_lec8Ex1.c:23]   --->   Operation 198 'getelementptr' 'out_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (2.26ns)   --->   "store i32 %add_ln21_23, i32* %out_addr_21, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_13 : Operation 200 [1/2] (2.26ns)   --->   "%in_load_22 = load i32* %in_addr_22, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 200 'load' 'in_load_22' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_13 : Operation 201 [1/1] (5.49ns)   --->   "%mul_ln21_22 = mul i32 %in_load_22, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 201 'mul' 'mul_ln21_22' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/2] (2.26ns)   --->   "%in_load_23 = load i32* %in_addr_23, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 202 'load' 'in_load_23' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_13 : Operation 203 [1/1] (5.49ns)   --->   "%mul_ln21_23 = mul i32 %in_load_23, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 203 'mul' 'mul_ln21_23' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%in_addr_24 = getelementptr [60 x i32]* %in_r, i64 0, i64 24" [unroll_lec8Ex1.c:16]   --->   Operation 204 'getelementptr' 'in_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [2/2] (2.26ns)   --->   "%in_load_24 = load i32* %in_addr_24, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 205 'load' 'in_load_24' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%in_addr_25 = getelementptr [60 x i32]* %in_r, i64 0, i64 25" [unroll_lec8Ex1.c:16]   --->   Operation 206 'getelementptr' 'in_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [2/2] (2.26ns)   --->   "%in_load_25 = load i32* %in_addr_25, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 207 'load' 'in_load_25' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 14 <SV = 13> <Delay = 7.75>
ST_14 : Operation 208 [1/1] (1.51ns)   --->   "%add_ln21_24 = add i32 %add_ln21_1, %mul_ln21_22" [unroll_lec8Ex1.c:21]   --->   Operation 208 'add' 'add_ln21_24' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%out_addr_22 = getelementptr [60 x i32]* %out_r, i64 0, i64 22" [unroll_lec8Ex1.c:23]   --->   Operation 209 'getelementptr' 'out_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (2.26ns)   --->   "store i32 %add_ln21_24, i32* %out_addr_22, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_14 : Operation 211 [1/1] (1.51ns)   --->   "%add_ln21_25 = add i32 %add_ln21_1, %mul_ln21_23" [unroll_lec8Ex1.c:21]   --->   Operation 211 'add' 'add_ln21_25' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%out_addr_23 = getelementptr [60 x i32]* %out_r, i64 0, i64 23" [unroll_lec8Ex1.c:23]   --->   Operation 212 'getelementptr' 'out_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (2.26ns)   --->   "store i32 %add_ln21_25, i32* %out_addr_23, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 213 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_14 : Operation 214 [1/2] (2.26ns)   --->   "%in_load_24 = load i32* %in_addr_24, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 214 'load' 'in_load_24' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_14 : Operation 215 [1/1] (5.49ns)   --->   "%mul_ln21_24 = mul i32 %in_load_24, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 215 'mul' 'mul_ln21_24' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/2] (2.26ns)   --->   "%in_load_25 = load i32* %in_addr_25, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 216 'load' 'in_load_25' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_14 : Operation 217 [1/1] (5.49ns)   --->   "%mul_ln21_25 = mul i32 %in_load_25, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 217 'mul' 'mul_ln21_25' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%in_addr_26 = getelementptr [60 x i32]* %in_r, i64 0, i64 26" [unroll_lec8Ex1.c:16]   --->   Operation 218 'getelementptr' 'in_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [2/2] (2.26ns)   --->   "%in_load_26 = load i32* %in_addr_26, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 219 'load' 'in_load_26' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%in_addr_27 = getelementptr [60 x i32]* %in_r, i64 0, i64 27" [unroll_lec8Ex1.c:16]   --->   Operation 220 'getelementptr' 'in_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [2/2] (2.26ns)   --->   "%in_load_27 = load i32* %in_addr_27, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 221 'load' 'in_load_27' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 15 <SV = 14> <Delay = 7.75>
ST_15 : Operation 222 [1/1] (1.51ns)   --->   "%add_ln21_26 = add i32 %add_ln21_1, %mul_ln21_24" [unroll_lec8Ex1.c:21]   --->   Operation 222 'add' 'add_ln21_26' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%out_addr_24 = getelementptr [60 x i32]* %out_r, i64 0, i64 24" [unroll_lec8Ex1.c:23]   --->   Operation 223 'getelementptr' 'out_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (2.26ns)   --->   "store i32 %add_ln21_26, i32* %out_addr_24, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_15 : Operation 225 [1/1] (1.51ns)   --->   "%add_ln21_27 = add i32 %add_ln21_1, %mul_ln21_25" [unroll_lec8Ex1.c:21]   --->   Operation 225 'add' 'add_ln21_27' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%out_addr_25 = getelementptr [60 x i32]* %out_r, i64 0, i64 25" [unroll_lec8Ex1.c:23]   --->   Operation 226 'getelementptr' 'out_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (2.26ns)   --->   "store i32 %add_ln21_27, i32* %out_addr_25, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 227 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_15 : Operation 228 [1/2] (2.26ns)   --->   "%in_load_26 = load i32* %in_addr_26, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 228 'load' 'in_load_26' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_15 : Operation 229 [1/1] (5.49ns)   --->   "%mul_ln21_26 = mul i32 %in_load_26, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 229 'mul' 'mul_ln21_26' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [1/2] (2.26ns)   --->   "%in_load_27 = load i32* %in_addr_27, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 230 'load' 'in_load_27' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_15 : Operation 231 [1/1] (5.49ns)   --->   "%mul_ln21_27 = mul i32 %in_load_27, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 231 'mul' 'mul_ln21_27' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%in_addr_28 = getelementptr [60 x i32]* %in_r, i64 0, i64 28" [unroll_lec8Ex1.c:16]   --->   Operation 232 'getelementptr' 'in_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [2/2] (2.26ns)   --->   "%in_load_28 = load i32* %in_addr_28, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 233 'load' 'in_load_28' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%in_addr_29 = getelementptr [60 x i32]* %in_r, i64 0, i64 29" [unroll_lec8Ex1.c:16]   --->   Operation 234 'getelementptr' 'in_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [2/2] (2.26ns)   --->   "%in_load_29 = load i32* %in_addr_29, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 235 'load' 'in_load_29' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 16 <SV = 15> <Delay = 7.75>
ST_16 : Operation 236 [1/1] (1.51ns)   --->   "%add_ln21_28 = add i32 %add_ln21_1, %mul_ln21_26" [unroll_lec8Ex1.c:21]   --->   Operation 236 'add' 'add_ln21_28' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%out_addr_26 = getelementptr [60 x i32]* %out_r, i64 0, i64 26" [unroll_lec8Ex1.c:23]   --->   Operation 237 'getelementptr' 'out_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 238 [1/1] (2.26ns)   --->   "store i32 %add_ln21_28, i32* %out_addr_26, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_16 : Operation 239 [1/1] (1.51ns)   --->   "%add_ln21_29 = add i32 %add_ln21_1, %mul_ln21_27" [unroll_lec8Ex1.c:21]   --->   Operation 239 'add' 'add_ln21_29' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%out_addr_27 = getelementptr [60 x i32]* %out_r, i64 0, i64 27" [unroll_lec8Ex1.c:23]   --->   Operation 240 'getelementptr' 'out_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (2.26ns)   --->   "store i32 %add_ln21_29, i32* %out_addr_27, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 241 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_16 : Operation 242 [1/2] (2.26ns)   --->   "%in_load_28 = load i32* %in_addr_28, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 242 'load' 'in_load_28' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_16 : Operation 243 [1/1] (5.49ns)   --->   "%mul_ln21_28 = mul i32 %in_load_28, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 243 'mul' 'mul_ln21_28' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/2] (2.26ns)   --->   "%in_load_29 = load i32* %in_addr_29, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 244 'load' 'in_load_29' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_16 : Operation 245 [1/1] (5.49ns)   --->   "%mul_ln21_29 = mul i32 %in_load_29, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 245 'mul' 'mul_ln21_29' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%in_addr_30 = getelementptr [60 x i32]* %in_r, i64 0, i64 30" [unroll_lec8Ex1.c:16]   --->   Operation 246 'getelementptr' 'in_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [2/2] (2.26ns)   --->   "%in_load_30 = load i32* %in_addr_30, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 247 'load' 'in_load_30' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%in_addr_31 = getelementptr [60 x i32]* %in_r, i64 0, i64 31" [unroll_lec8Ex1.c:16]   --->   Operation 248 'getelementptr' 'in_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [2/2] (2.26ns)   --->   "%in_load_31 = load i32* %in_addr_31, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 249 'load' 'in_load_31' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 17 <SV = 16> <Delay = 7.75>
ST_17 : Operation 250 [1/1] (1.51ns)   --->   "%add_ln21_30 = add i32 %add_ln21_1, %mul_ln21_28" [unroll_lec8Ex1.c:21]   --->   Operation 250 'add' 'add_ln21_30' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%out_addr_28 = getelementptr [60 x i32]* %out_r, i64 0, i64 28" [unroll_lec8Ex1.c:23]   --->   Operation 251 'getelementptr' 'out_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (2.26ns)   --->   "store i32 %add_ln21_30, i32* %out_addr_28, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 252 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_17 : Operation 253 [1/1] (1.51ns)   --->   "%add_ln21_31 = add i32 %add_ln21_1, %mul_ln21_29" [unroll_lec8Ex1.c:21]   --->   Operation 253 'add' 'add_ln21_31' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%out_addr_29 = getelementptr [60 x i32]* %out_r, i64 0, i64 29" [unroll_lec8Ex1.c:23]   --->   Operation 254 'getelementptr' 'out_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (2.26ns)   --->   "store i32 %add_ln21_31, i32* %out_addr_29, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 255 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_17 : Operation 256 [1/2] (2.26ns)   --->   "%in_load_30 = load i32* %in_addr_30, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 256 'load' 'in_load_30' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_17 : Operation 257 [1/1] (5.49ns)   --->   "%mul_ln21_30 = mul i32 %in_load_30, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 257 'mul' 'mul_ln21_30' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/2] (2.26ns)   --->   "%in_load_31 = load i32* %in_addr_31, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 258 'load' 'in_load_31' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_17 : Operation 259 [1/1] (5.49ns)   --->   "%mul_ln21_31 = mul i32 %in_load_31, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 259 'mul' 'mul_ln21_31' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%in_addr_32 = getelementptr [60 x i32]* %in_r, i64 0, i64 32" [unroll_lec8Ex1.c:16]   --->   Operation 260 'getelementptr' 'in_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 261 [2/2] (2.26ns)   --->   "%in_load_32 = load i32* %in_addr_32, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 261 'load' 'in_load_32' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%in_addr_33 = getelementptr [60 x i32]* %in_r, i64 0, i64 33" [unroll_lec8Ex1.c:16]   --->   Operation 262 'getelementptr' 'in_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 263 [2/2] (2.26ns)   --->   "%in_load_33 = load i32* %in_addr_33, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 263 'load' 'in_load_33' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 18 <SV = 17> <Delay = 7.75>
ST_18 : Operation 264 [1/1] (1.51ns)   --->   "%add_ln21_32 = add i32 %add_ln21_1, %mul_ln21_30" [unroll_lec8Ex1.c:21]   --->   Operation 264 'add' 'add_ln21_32' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%out_addr_30 = getelementptr [60 x i32]* %out_r, i64 0, i64 30" [unroll_lec8Ex1.c:23]   --->   Operation 265 'getelementptr' 'out_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (2.26ns)   --->   "store i32 %add_ln21_32, i32* %out_addr_30, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 266 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_18 : Operation 267 [1/1] (1.51ns)   --->   "%add_ln21_33 = add i32 %add_ln21_1, %mul_ln21_31" [unroll_lec8Ex1.c:21]   --->   Operation 267 'add' 'add_ln21_33' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%out_addr_31 = getelementptr [60 x i32]* %out_r, i64 0, i64 31" [unroll_lec8Ex1.c:23]   --->   Operation 268 'getelementptr' 'out_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (2.26ns)   --->   "store i32 %add_ln21_33, i32* %out_addr_31, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 269 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_18 : Operation 270 [1/2] (2.26ns)   --->   "%in_load_32 = load i32* %in_addr_32, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 270 'load' 'in_load_32' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_18 : Operation 271 [1/1] (5.49ns)   --->   "%mul_ln21_32 = mul i32 %in_load_32, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 271 'mul' 'mul_ln21_32' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [1/2] (2.26ns)   --->   "%in_load_33 = load i32* %in_addr_33, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 272 'load' 'in_load_33' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_18 : Operation 273 [1/1] (5.49ns)   --->   "%mul_ln21_33 = mul i32 %in_load_33, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 273 'mul' 'mul_ln21_33' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%in_addr_34 = getelementptr [60 x i32]* %in_r, i64 0, i64 34" [unroll_lec8Ex1.c:16]   --->   Operation 274 'getelementptr' 'in_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 275 [2/2] (2.26ns)   --->   "%in_load_34 = load i32* %in_addr_34, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 275 'load' 'in_load_34' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%in_addr_35 = getelementptr [60 x i32]* %in_r, i64 0, i64 35" [unroll_lec8Ex1.c:16]   --->   Operation 276 'getelementptr' 'in_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [2/2] (2.26ns)   --->   "%in_load_35 = load i32* %in_addr_35, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 277 'load' 'in_load_35' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 19 <SV = 18> <Delay = 7.75>
ST_19 : Operation 278 [1/1] (1.51ns)   --->   "%add_ln21_34 = add i32 %add_ln21_1, %mul_ln21_32" [unroll_lec8Ex1.c:21]   --->   Operation 278 'add' 'add_ln21_34' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%out_addr_32 = getelementptr [60 x i32]* %out_r, i64 0, i64 32" [unroll_lec8Ex1.c:23]   --->   Operation 279 'getelementptr' 'out_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (2.26ns)   --->   "store i32 %add_ln21_34, i32* %out_addr_32, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 280 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_19 : Operation 281 [1/1] (1.51ns)   --->   "%add_ln21_35 = add i32 %add_ln21_1, %mul_ln21_33" [unroll_lec8Ex1.c:21]   --->   Operation 281 'add' 'add_ln21_35' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "%out_addr_33 = getelementptr [60 x i32]* %out_r, i64 0, i64 33" [unroll_lec8Ex1.c:23]   --->   Operation 282 'getelementptr' 'out_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 283 [1/1] (2.26ns)   --->   "store i32 %add_ln21_35, i32* %out_addr_33, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 283 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_19 : Operation 284 [1/2] (2.26ns)   --->   "%in_load_34 = load i32* %in_addr_34, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 284 'load' 'in_load_34' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_19 : Operation 285 [1/1] (5.49ns)   --->   "%mul_ln21_34 = mul i32 %in_load_34, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 285 'mul' 'mul_ln21_34' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [1/2] (2.26ns)   --->   "%in_load_35 = load i32* %in_addr_35, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 286 'load' 'in_load_35' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_19 : Operation 287 [1/1] (5.49ns)   --->   "%mul_ln21_35 = mul i32 %in_load_35, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 287 'mul' 'mul_ln21_35' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%in_addr_36 = getelementptr [60 x i32]* %in_r, i64 0, i64 36" [unroll_lec8Ex1.c:16]   --->   Operation 288 'getelementptr' 'in_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 289 [2/2] (2.26ns)   --->   "%in_load_36 = load i32* %in_addr_36, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 289 'load' 'in_load_36' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%in_addr_37 = getelementptr [60 x i32]* %in_r, i64 0, i64 37" [unroll_lec8Ex1.c:16]   --->   Operation 290 'getelementptr' 'in_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 291 [2/2] (2.26ns)   --->   "%in_load_37 = load i32* %in_addr_37, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 291 'load' 'in_load_37' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 20 <SV = 19> <Delay = 7.75>
ST_20 : Operation 292 [1/1] (1.51ns)   --->   "%add_ln21_36 = add i32 %add_ln21_1, %mul_ln21_34" [unroll_lec8Ex1.c:21]   --->   Operation 292 'add' 'add_ln21_36' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%out_addr_34 = getelementptr [60 x i32]* %out_r, i64 0, i64 34" [unroll_lec8Ex1.c:23]   --->   Operation 293 'getelementptr' 'out_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (2.26ns)   --->   "store i32 %add_ln21_36, i32* %out_addr_34, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 294 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_20 : Operation 295 [1/1] (1.51ns)   --->   "%add_ln21_37 = add i32 %add_ln21_1, %mul_ln21_35" [unroll_lec8Ex1.c:21]   --->   Operation 295 'add' 'add_ln21_37' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%out_addr_35 = getelementptr [60 x i32]* %out_r, i64 0, i64 35" [unroll_lec8Ex1.c:23]   --->   Operation 296 'getelementptr' 'out_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (2.26ns)   --->   "store i32 %add_ln21_37, i32* %out_addr_35, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 297 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_20 : Operation 298 [1/2] (2.26ns)   --->   "%in_load_36 = load i32* %in_addr_36, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 298 'load' 'in_load_36' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_20 : Operation 299 [1/1] (5.49ns)   --->   "%mul_ln21_36 = mul i32 %in_load_36, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 299 'mul' 'mul_ln21_36' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [1/2] (2.26ns)   --->   "%in_load_37 = load i32* %in_addr_37, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 300 'load' 'in_load_37' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_20 : Operation 301 [1/1] (5.49ns)   --->   "%mul_ln21_37 = mul i32 %in_load_37, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 301 'mul' 'mul_ln21_37' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 302 [1/1] (0.00ns)   --->   "%in_addr_38 = getelementptr [60 x i32]* %in_r, i64 0, i64 38" [unroll_lec8Ex1.c:16]   --->   Operation 302 'getelementptr' 'in_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 303 [2/2] (2.26ns)   --->   "%in_load_38 = load i32* %in_addr_38, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 303 'load' 'in_load_38' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%in_addr_39 = getelementptr [60 x i32]* %in_r, i64 0, i64 39" [unroll_lec8Ex1.c:16]   --->   Operation 304 'getelementptr' 'in_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 305 [2/2] (2.26ns)   --->   "%in_load_39 = load i32* %in_addr_39, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 305 'load' 'in_load_39' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 21 <SV = 20> <Delay = 7.75>
ST_21 : Operation 306 [1/1] (1.51ns)   --->   "%add_ln21_38 = add i32 %add_ln21_1, %mul_ln21_36" [unroll_lec8Ex1.c:21]   --->   Operation 306 'add' 'add_ln21_38' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%out_addr_36 = getelementptr [60 x i32]* %out_r, i64 0, i64 36" [unroll_lec8Ex1.c:23]   --->   Operation 307 'getelementptr' 'out_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (2.26ns)   --->   "store i32 %add_ln21_38, i32* %out_addr_36, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 308 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_21 : Operation 309 [1/1] (1.51ns)   --->   "%add_ln21_39 = add i32 %add_ln21_1, %mul_ln21_37" [unroll_lec8Ex1.c:21]   --->   Operation 309 'add' 'add_ln21_39' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%out_addr_37 = getelementptr [60 x i32]* %out_r, i64 0, i64 37" [unroll_lec8Ex1.c:23]   --->   Operation 310 'getelementptr' 'out_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (2.26ns)   --->   "store i32 %add_ln21_39, i32* %out_addr_37, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 311 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_21 : Operation 312 [1/2] (2.26ns)   --->   "%in_load_38 = load i32* %in_addr_38, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 312 'load' 'in_load_38' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_21 : Operation 313 [1/1] (5.49ns)   --->   "%mul_ln21_38 = mul i32 %in_load_38, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 313 'mul' 'mul_ln21_38' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/2] (2.26ns)   --->   "%in_load_39 = load i32* %in_addr_39, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 314 'load' 'in_load_39' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_21 : Operation 315 [1/1] (5.49ns)   --->   "%mul_ln21_39 = mul i32 %in_load_39, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 315 'mul' 'mul_ln21_39' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%in_addr_40 = getelementptr [60 x i32]* %in_r, i64 0, i64 40" [unroll_lec8Ex1.c:16]   --->   Operation 316 'getelementptr' 'in_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [2/2] (2.26ns)   --->   "%in_load_40 = load i32* %in_addr_40, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 317 'load' 'in_load_40' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%in_addr_41 = getelementptr [60 x i32]* %in_r, i64 0, i64 41" [unroll_lec8Ex1.c:16]   --->   Operation 318 'getelementptr' 'in_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 319 [2/2] (2.26ns)   --->   "%in_load_41 = load i32* %in_addr_41, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 319 'load' 'in_load_41' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 22 <SV = 21> <Delay = 7.75>
ST_22 : Operation 320 [1/1] (1.51ns)   --->   "%add_ln21_40 = add i32 %add_ln21_1, %mul_ln21_38" [unroll_lec8Ex1.c:21]   --->   Operation 320 'add' 'add_ln21_40' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%out_addr_38 = getelementptr [60 x i32]* %out_r, i64 0, i64 38" [unroll_lec8Ex1.c:23]   --->   Operation 321 'getelementptr' 'out_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 322 [1/1] (2.26ns)   --->   "store i32 %add_ln21_40, i32* %out_addr_38, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_22 : Operation 323 [1/1] (1.51ns)   --->   "%add_ln21_41 = add i32 %add_ln21_1, %mul_ln21_39" [unroll_lec8Ex1.c:21]   --->   Operation 323 'add' 'add_ln21_41' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%out_addr_39 = getelementptr [60 x i32]* %out_r, i64 0, i64 39" [unroll_lec8Ex1.c:23]   --->   Operation 324 'getelementptr' 'out_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (2.26ns)   --->   "store i32 %add_ln21_41, i32* %out_addr_39, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 325 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_22 : Operation 326 [1/2] (2.26ns)   --->   "%in_load_40 = load i32* %in_addr_40, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 326 'load' 'in_load_40' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_22 : Operation 327 [1/1] (5.49ns)   --->   "%mul_ln21_40 = mul i32 %in_load_40, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 327 'mul' 'mul_ln21_40' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 328 [1/2] (2.26ns)   --->   "%in_load_41 = load i32* %in_addr_41, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 328 'load' 'in_load_41' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_22 : Operation 329 [1/1] (5.49ns)   --->   "%mul_ln21_41 = mul i32 %in_load_41, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 329 'mul' 'mul_ln21_41' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%in_addr_42 = getelementptr [60 x i32]* %in_r, i64 0, i64 42" [unroll_lec8Ex1.c:16]   --->   Operation 330 'getelementptr' 'in_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [2/2] (2.26ns)   --->   "%in_load_42 = load i32* %in_addr_42, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 331 'load' 'in_load_42' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%in_addr_43 = getelementptr [60 x i32]* %in_r, i64 0, i64 43" [unroll_lec8Ex1.c:16]   --->   Operation 332 'getelementptr' 'in_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [2/2] (2.26ns)   --->   "%in_load_43 = load i32* %in_addr_43, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 333 'load' 'in_load_43' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 23 <SV = 22> <Delay = 7.75>
ST_23 : Operation 334 [1/1] (1.51ns)   --->   "%add_ln21_42 = add i32 %add_ln21_1, %mul_ln21_40" [unroll_lec8Ex1.c:21]   --->   Operation 334 'add' 'add_ln21_42' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%out_addr_40 = getelementptr [60 x i32]* %out_r, i64 0, i64 40" [unroll_lec8Ex1.c:23]   --->   Operation 335 'getelementptr' 'out_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (2.26ns)   --->   "store i32 %add_ln21_42, i32* %out_addr_40, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 336 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_23 : Operation 337 [1/1] (1.51ns)   --->   "%add_ln21_43 = add i32 %add_ln21_1, %mul_ln21_41" [unroll_lec8Ex1.c:21]   --->   Operation 337 'add' 'add_ln21_43' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%out_addr_41 = getelementptr [60 x i32]* %out_r, i64 0, i64 41" [unroll_lec8Ex1.c:23]   --->   Operation 338 'getelementptr' 'out_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (2.26ns)   --->   "store i32 %add_ln21_43, i32* %out_addr_41, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 339 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_23 : Operation 340 [1/2] (2.26ns)   --->   "%in_load_42 = load i32* %in_addr_42, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 340 'load' 'in_load_42' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_23 : Operation 341 [1/1] (5.49ns)   --->   "%mul_ln21_42 = mul i32 %in_load_42, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 341 'mul' 'mul_ln21_42' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [1/2] (2.26ns)   --->   "%in_load_43 = load i32* %in_addr_43, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 342 'load' 'in_load_43' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_23 : Operation 343 [1/1] (5.49ns)   --->   "%mul_ln21_43 = mul i32 %in_load_43, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 343 'mul' 'mul_ln21_43' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "%in_addr_44 = getelementptr [60 x i32]* %in_r, i64 0, i64 44" [unroll_lec8Ex1.c:16]   --->   Operation 344 'getelementptr' 'in_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 345 [2/2] (2.26ns)   --->   "%in_load_44 = load i32* %in_addr_44, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 345 'load' 'in_load_44' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%in_addr_45 = getelementptr [60 x i32]* %in_r, i64 0, i64 45" [unroll_lec8Ex1.c:16]   --->   Operation 346 'getelementptr' 'in_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 347 [2/2] (2.26ns)   --->   "%in_load_45 = load i32* %in_addr_45, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 347 'load' 'in_load_45' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 24 <SV = 23> <Delay = 7.75>
ST_24 : Operation 348 [1/1] (1.51ns)   --->   "%add_ln21_44 = add i32 %add_ln21_1, %mul_ln21_42" [unroll_lec8Ex1.c:21]   --->   Operation 348 'add' 'add_ln21_44' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%out_addr_42 = getelementptr [60 x i32]* %out_r, i64 0, i64 42" [unroll_lec8Ex1.c:23]   --->   Operation 349 'getelementptr' 'out_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (2.26ns)   --->   "store i32 %add_ln21_44, i32* %out_addr_42, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 350 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_24 : Operation 351 [1/1] (1.51ns)   --->   "%add_ln21_45 = add i32 %add_ln21_1, %mul_ln21_43" [unroll_lec8Ex1.c:21]   --->   Operation 351 'add' 'add_ln21_45' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%out_addr_43 = getelementptr [60 x i32]* %out_r, i64 0, i64 43" [unroll_lec8Ex1.c:23]   --->   Operation 352 'getelementptr' 'out_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (2.26ns)   --->   "store i32 %add_ln21_45, i32* %out_addr_43, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 353 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_24 : Operation 354 [1/2] (2.26ns)   --->   "%in_load_44 = load i32* %in_addr_44, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 354 'load' 'in_load_44' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_24 : Operation 355 [1/1] (5.49ns)   --->   "%mul_ln21_44 = mul i32 %in_load_44, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 355 'mul' 'mul_ln21_44' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 356 [1/2] (2.26ns)   --->   "%in_load_45 = load i32* %in_addr_45, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 356 'load' 'in_load_45' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_24 : Operation 357 [1/1] (5.49ns)   --->   "%mul_ln21_45 = mul i32 %in_load_45, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 357 'mul' 'mul_ln21_45' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 358 [1/1] (0.00ns)   --->   "%in_addr_46 = getelementptr [60 x i32]* %in_r, i64 0, i64 46" [unroll_lec8Ex1.c:16]   --->   Operation 358 'getelementptr' 'in_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 359 [2/2] (2.26ns)   --->   "%in_load_46 = load i32* %in_addr_46, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 359 'load' 'in_load_46' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%in_addr_47 = getelementptr [60 x i32]* %in_r, i64 0, i64 47" [unroll_lec8Ex1.c:16]   --->   Operation 360 'getelementptr' 'in_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 361 [2/2] (2.26ns)   --->   "%in_load_47 = load i32* %in_addr_47, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 361 'load' 'in_load_47' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 25 <SV = 24> <Delay = 7.75>
ST_25 : Operation 362 [1/1] (1.51ns)   --->   "%add_ln21_46 = add i32 %add_ln21_1, %mul_ln21_44" [unroll_lec8Ex1.c:21]   --->   Operation 362 'add' 'add_ln21_46' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%out_addr_44 = getelementptr [60 x i32]* %out_r, i64 0, i64 44" [unroll_lec8Ex1.c:23]   --->   Operation 363 'getelementptr' 'out_addr_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (2.26ns)   --->   "store i32 %add_ln21_46, i32* %out_addr_44, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 364 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_25 : Operation 365 [1/1] (1.51ns)   --->   "%add_ln21_47 = add i32 %add_ln21_1, %mul_ln21_45" [unroll_lec8Ex1.c:21]   --->   Operation 365 'add' 'add_ln21_47' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 366 [1/1] (0.00ns)   --->   "%out_addr_45 = getelementptr [60 x i32]* %out_r, i64 0, i64 45" [unroll_lec8Ex1.c:23]   --->   Operation 366 'getelementptr' 'out_addr_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 367 [1/1] (2.26ns)   --->   "store i32 %add_ln21_47, i32* %out_addr_45, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 367 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_25 : Operation 368 [1/2] (2.26ns)   --->   "%in_load_46 = load i32* %in_addr_46, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 368 'load' 'in_load_46' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_25 : Operation 369 [1/1] (5.49ns)   --->   "%mul_ln21_46 = mul i32 %in_load_46, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 369 'mul' 'mul_ln21_46' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 370 [1/2] (2.26ns)   --->   "%in_load_47 = load i32* %in_addr_47, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 370 'load' 'in_load_47' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_25 : Operation 371 [1/1] (5.49ns)   --->   "%mul_ln21_47 = mul i32 %in_load_47, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 371 'mul' 'mul_ln21_47' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [1/1] (0.00ns)   --->   "%in_addr_48 = getelementptr [60 x i32]* %in_r, i64 0, i64 48" [unroll_lec8Ex1.c:16]   --->   Operation 372 'getelementptr' 'in_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 373 [2/2] (2.26ns)   --->   "%in_load_48 = load i32* %in_addr_48, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 373 'load' 'in_load_48' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_25 : Operation 374 [1/1] (0.00ns)   --->   "%in_addr_49 = getelementptr [60 x i32]* %in_r, i64 0, i64 49" [unroll_lec8Ex1.c:16]   --->   Operation 374 'getelementptr' 'in_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 375 [2/2] (2.26ns)   --->   "%in_load_49 = load i32* %in_addr_49, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 375 'load' 'in_load_49' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 26 <SV = 25> <Delay = 7.75>
ST_26 : Operation 376 [1/1] (1.51ns)   --->   "%add_ln21_48 = add i32 %add_ln21_1, %mul_ln21_46" [unroll_lec8Ex1.c:21]   --->   Operation 376 'add' 'add_ln21_48' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 377 [1/1] (0.00ns)   --->   "%out_addr_46 = getelementptr [60 x i32]* %out_r, i64 0, i64 46" [unroll_lec8Ex1.c:23]   --->   Operation 377 'getelementptr' 'out_addr_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 378 [1/1] (2.26ns)   --->   "store i32 %add_ln21_48, i32* %out_addr_46, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 378 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_26 : Operation 379 [1/1] (1.51ns)   --->   "%add_ln21_49 = add i32 %add_ln21_1, %mul_ln21_47" [unroll_lec8Ex1.c:21]   --->   Operation 379 'add' 'add_ln21_49' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 380 [1/1] (0.00ns)   --->   "%out_addr_47 = getelementptr [60 x i32]* %out_r, i64 0, i64 47" [unroll_lec8Ex1.c:23]   --->   Operation 380 'getelementptr' 'out_addr_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 381 [1/1] (2.26ns)   --->   "store i32 %add_ln21_49, i32* %out_addr_47, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 381 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_26 : Operation 382 [1/2] (2.26ns)   --->   "%in_load_48 = load i32* %in_addr_48, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 382 'load' 'in_load_48' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_26 : Operation 383 [1/1] (5.49ns)   --->   "%mul_ln21_48 = mul i32 %in_load_48, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 383 'mul' 'mul_ln21_48' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 384 [1/2] (2.26ns)   --->   "%in_load_49 = load i32* %in_addr_49, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 384 'load' 'in_load_49' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_26 : Operation 385 [1/1] (5.49ns)   --->   "%mul_ln21_49 = mul i32 %in_load_49, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 385 'mul' 'mul_ln21_49' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%in_addr_50 = getelementptr [60 x i32]* %in_r, i64 0, i64 50" [unroll_lec8Ex1.c:16]   --->   Operation 386 'getelementptr' 'in_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 387 [2/2] (2.26ns)   --->   "%in_load_50 = load i32* %in_addr_50, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 387 'load' 'in_load_50' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_26 : Operation 388 [1/1] (0.00ns)   --->   "%in_addr_51 = getelementptr [60 x i32]* %in_r, i64 0, i64 51" [unroll_lec8Ex1.c:16]   --->   Operation 388 'getelementptr' 'in_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 389 [2/2] (2.26ns)   --->   "%in_load_51 = load i32* %in_addr_51, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 389 'load' 'in_load_51' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 27 <SV = 26> <Delay = 7.75>
ST_27 : Operation 390 [1/1] (1.51ns)   --->   "%add_ln21_50 = add i32 %add_ln21_1, %mul_ln21_48" [unroll_lec8Ex1.c:21]   --->   Operation 390 'add' 'add_ln21_50' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 391 [1/1] (0.00ns)   --->   "%out_addr_48 = getelementptr [60 x i32]* %out_r, i64 0, i64 48" [unroll_lec8Ex1.c:23]   --->   Operation 391 'getelementptr' 'out_addr_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 392 [1/1] (2.26ns)   --->   "store i32 %add_ln21_50, i32* %out_addr_48, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 392 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_27 : Operation 393 [1/1] (1.51ns)   --->   "%add_ln21_51 = add i32 %add_ln21_1, %mul_ln21_49" [unroll_lec8Ex1.c:21]   --->   Operation 393 'add' 'add_ln21_51' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 394 [1/1] (0.00ns)   --->   "%out_addr_49 = getelementptr [60 x i32]* %out_r, i64 0, i64 49" [unroll_lec8Ex1.c:23]   --->   Operation 394 'getelementptr' 'out_addr_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 395 [1/1] (2.26ns)   --->   "store i32 %add_ln21_51, i32* %out_addr_49, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 395 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_27 : Operation 396 [1/2] (2.26ns)   --->   "%in_load_50 = load i32* %in_addr_50, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 396 'load' 'in_load_50' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_27 : Operation 397 [1/1] (5.49ns)   --->   "%mul_ln21_50 = mul i32 %in_load_50, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 397 'mul' 'mul_ln21_50' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 398 [1/2] (2.26ns)   --->   "%in_load_51 = load i32* %in_addr_51, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 398 'load' 'in_load_51' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_27 : Operation 399 [1/1] (5.49ns)   --->   "%mul_ln21_51 = mul i32 %in_load_51, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 399 'mul' 'mul_ln21_51' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 400 [1/1] (0.00ns)   --->   "%in_addr_52 = getelementptr [60 x i32]* %in_r, i64 0, i64 52" [unroll_lec8Ex1.c:16]   --->   Operation 400 'getelementptr' 'in_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 401 [2/2] (2.26ns)   --->   "%in_load_52 = load i32* %in_addr_52, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 401 'load' 'in_load_52' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_27 : Operation 402 [1/1] (0.00ns)   --->   "%in_addr_53 = getelementptr [60 x i32]* %in_r, i64 0, i64 53" [unroll_lec8Ex1.c:16]   --->   Operation 402 'getelementptr' 'in_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 403 [2/2] (2.26ns)   --->   "%in_load_53 = load i32* %in_addr_53, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 403 'load' 'in_load_53' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 28 <SV = 27> <Delay = 7.75>
ST_28 : Operation 404 [1/1] (1.51ns)   --->   "%add_ln21_52 = add i32 %add_ln21_1, %mul_ln21_50" [unroll_lec8Ex1.c:21]   --->   Operation 404 'add' 'add_ln21_52' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%out_addr_50 = getelementptr [60 x i32]* %out_r, i64 0, i64 50" [unroll_lec8Ex1.c:23]   --->   Operation 405 'getelementptr' 'out_addr_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 406 [1/1] (2.26ns)   --->   "store i32 %add_ln21_52, i32* %out_addr_50, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 406 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_28 : Operation 407 [1/1] (1.51ns)   --->   "%add_ln21_53 = add i32 %add_ln21_1, %mul_ln21_51" [unroll_lec8Ex1.c:21]   --->   Operation 407 'add' 'add_ln21_53' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 408 [1/1] (0.00ns)   --->   "%out_addr_51 = getelementptr [60 x i32]* %out_r, i64 0, i64 51" [unroll_lec8Ex1.c:23]   --->   Operation 408 'getelementptr' 'out_addr_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 409 [1/1] (2.26ns)   --->   "store i32 %add_ln21_53, i32* %out_addr_51, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 409 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_28 : Operation 410 [1/2] (2.26ns)   --->   "%in_load_52 = load i32* %in_addr_52, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 410 'load' 'in_load_52' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_28 : Operation 411 [1/1] (5.49ns)   --->   "%mul_ln21_52 = mul i32 %in_load_52, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 411 'mul' 'mul_ln21_52' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 412 [1/2] (2.26ns)   --->   "%in_load_53 = load i32* %in_addr_53, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 412 'load' 'in_load_53' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_28 : Operation 413 [1/1] (5.49ns)   --->   "%mul_ln21_53 = mul i32 %in_load_53, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 413 'mul' 'mul_ln21_53' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 414 [1/1] (0.00ns)   --->   "%in_addr_54 = getelementptr [60 x i32]* %in_r, i64 0, i64 54" [unroll_lec8Ex1.c:16]   --->   Operation 414 'getelementptr' 'in_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 415 [2/2] (2.26ns)   --->   "%in_load_54 = load i32* %in_addr_54, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 415 'load' 'in_load_54' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_28 : Operation 416 [1/1] (0.00ns)   --->   "%in_addr_55 = getelementptr [60 x i32]* %in_r, i64 0, i64 55" [unroll_lec8Ex1.c:16]   --->   Operation 416 'getelementptr' 'in_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 417 [2/2] (2.26ns)   --->   "%in_load_55 = load i32* %in_addr_55, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 417 'load' 'in_load_55' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 29 <SV = 28> <Delay = 7.75>
ST_29 : Operation 418 [1/1] (1.51ns)   --->   "%add_ln21_54 = add i32 %add_ln21_1, %mul_ln21_52" [unroll_lec8Ex1.c:21]   --->   Operation 418 'add' 'add_ln21_54' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "%out_addr_52 = getelementptr [60 x i32]* %out_r, i64 0, i64 52" [unroll_lec8Ex1.c:23]   --->   Operation 419 'getelementptr' 'out_addr_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 420 [1/1] (2.26ns)   --->   "store i32 %add_ln21_54, i32* %out_addr_52, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 420 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_29 : Operation 421 [1/1] (1.51ns)   --->   "%add_ln21_55 = add i32 %add_ln21_1, %mul_ln21_53" [unroll_lec8Ex1.c:21]   --->   Operation 421 'add' 'add_ln21_55' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 422 [1/1] (0.00ns)   --->   "%out_addr_53 = getelementptr [60 x i32]* %out_r, i64 0, i64 53" [unroll_lec8Ex1.c:23]   --->   Operation 422 'getelementptr' 'out_addr_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 423 [1/1] (2.26ns)   --->   "store i32 %add_ln21_55, i32* %out_addr_53, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 423 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_29 : Operation 424 [1/2] (2.26ns)   --->   "%in_load_54 = load i32* %in_addr_54, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 424 'load' 'in_load_54' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_29 : Operation 425 [1/1] (5.49ns)   --->   "%mul_ln21_54 = mul i32 %in_load_54, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 425 'mul' 'mul_ln21_54' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 426 [1/2] (2.26ns)   --->   "%in_load_55 = load i32* %in_addr_55, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 426 'load' 'in_load_55' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_29 : Operation 427 [1/1] (5.49ns)   --->   "%mul_ln21_55 = mul i32 %in_load_55, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 427 'mul' 'mul_ln21_55' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 428 [1/1] (0.00ns)   --->   "%in_addr_56 = getelementptr [60 x i32]* %in_r, i64 0, i64 56" [unroll_lec8Ex1.c:16]   --->   Operation 428 'getelementptr' 'in_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 429 [2/2] (2.26ns)   --->   "%in_load_56 = load i32* %in_addr_56, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 429 'load' 'in_load_56' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_29 : Operation 430 [1/1] (0.00ns)   --->   "%in_addr_57 = getelementptr [60 x i32]* %in_r, i64 0, i64 57" [unroll_lec8Ex1.c:16]   --->   Operation 430 'getelementptr' 'in_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 431 [2/2] (2.26ns)   --->   "%in_load_57 = load i32* %in_addr_57, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 431 'load' 'in_load_57' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 30 <SV = 29> <Delay = 7.75>
ST_30 : Operation 432 [1/1] (1.51ns)   --->   "%add_ln21_56 = add i32 %add_ln21_1, %mul_ln21_54" [unroll_lec8Ex1.c:21]   --->   Operation 432 'add' 'add_ln21_56' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 433 [1/1] (0.00ns)   --->   "%out_addr_54 = getelementptr [60 x i32]* %out_r, i64 0, i64 54" [unroll_lec8Ex1.c:23]   --->   Operation 433 'getelementptr' 'out_addr_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 434 [1/1] (2.26ns)   --->   "store i32 %add_ln21_56, i32* %out_addr_54, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 434 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_30 : Operation 435 [1/1] (1.51ns)   --->   "%add_ln21_57 = add i32 %add_ln21_1, %mul_ln21_55" [unroll_lec8Ex1.c:21]   --->   Operation 435 'add' 'add_ln21_57' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 436 [1/1] (0.00ns)   --->   "%out_addr_55 = getelementptr [60 x i32]* %out_r, i64 0, i64 55" [unroll_lec8Ex1.c:23]   --->   Operation 436 'getelementptr' 'out_addr_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 437 [1/1] (2.26ns)   --->   "store i32 %add_ln21_57, i32* %out_addr_55, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 437 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_30 : Operation 438 [1/2] (2.26ns)   --->   "%in_load_56 = load i32* %in_addr_56, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 438 'load' 'in_load_56' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_30 : Operation 439 [1/1] (5.49ns)   --->   "%mul_ln21_56 = mul i32 %in_load_56, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 439 'mul' 'mul_ln21_56' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 440 [1/2] (2.26ns)   --->   "%in_load_57 = load i32* %in_addr_57, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 440 'load' 'in_load_57' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_30 : Operation 441 [1/1] (5.49ns)   --->   "%mul_ln21_57 = mul i32 %in_load_57, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 441 'mul' 'mul_ln21_57' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%in_addr_58 = getelementptr [60 x i32]* %in_r, i64 0, i64 58" [unroll_lec8Ex1.c:16]   --->   Operation 442 'getelementptr' 'in_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 443 [2/2] (2.26ns)   --->   "%in_load_58 = load i32* %in_addr_58, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 443 'load' 'in_load_58' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_30 : Operation 444 [1/1] (0.00ns)   --->   "%in_addr_59 = getelementptr [60 x i32]* %in_r, i64 0, i64 59" [unroll_lec8Ex1.c:16]   --->   Operation 444 'getelementptr' 'in_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 445 [2/2] (2.26ns)   --->   "%in_load_59 = load i32* %in_addr_59, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 445 'load' 'in_load_59' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 31 <SV = 30> <Delay = 7.75>
ST_31 : Operation 446 [1/1] (1.51ns)   --->   "%add_ln21_58 = add i32 %add_ln21_1, %mul_ln21_56" [unroll_lec8Ex1.c:21]   --->   Operation 446 'add' 'add_ln21_58' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%out_addr_56 = getelementptr [60 x i32]* %out_r, i64 0, i64 56" [unroll_lec8Ex1.c:23]   --->   Operation 447 'getelementptr' 'out_addr_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 448 [1/1] (2.26ns)   --->   "store i32 %add_ln21_58, i32* %out_addr_56, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 448 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_31 : Operation 449 [1/1] (1.51ns)   --->   "%add_ln21_59 = add i32 %add_ln21_1, %mul_ln21_57" [unroll_lec8Ex1.c:21]   --->   Operation 449 'add' 'add_ln21_59' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 450 [1/1] (0.00ns)   --->   "%out_addr_57 = getelementptr [60 x i32]* %out_r, i64 0, i64 57" [unroll_lec8Ex1.c:23]   --->   Operation 450 'getelementptr' 'out_addr_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 451 [1/1] (2.26ns)   --->   "store i32 %add_ln21_59, i32* %out_addr_57, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 451 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_31 : Operation 452 [1/2] (2.26ns)   --->   "%in_load_58 = load i32* %in_addr_58, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 452 'load' 'in_load_58' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_31 : Operation 453 [1/1] (5.49ns)   --->   "%mul_ln21_58 = mul i32 %in_load_58, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 453 'mul' 'mul_ln21_58' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 454 [1/2] (2.26ns)   --->   "%in_load_59 = load i32* %in_addr_59, align 4" [unroll_lec8Ex1.c:16]   --->   Operation 454 'load' 'in_load_59' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_31 : Operation 455 [1/1] (5.49ns)   --->   "%mul_ln21_59 = mul i32 %in_load_59, %sext_ln21" [unroll_lec8Ex1.c:21]   --->   Operation 455 'mul' 'mul_ln21_59' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.78>
ST_32 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %in_r) nounwind, !map !19"   --->   Operation 456 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %a) nounwind, !map !25"   --->   Operation 457 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %b) nounwind, !map !31"   --->   Operation 458 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %c) nounwind, !map !35"   --->   Operation 459 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %out_r) nounwind, !map !39"   --->   Operation 460 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lec8Ex1_str) nounwind"   --->   Operation 461 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 462 [1/1] (1.51ns)   --->   "%add_ln21_60 = add i32 %add_ln21_1, %mul_ln21_58" [unroll_lec8Ex1.c:21]   --->   Operation 462 'add' 'add_ln21_60' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 463 [1/1] (0.00ns)   --->   "%out_addr_58 = getelementptr [60 x i32]* %out_r, i64 0, i64 58" [unroll_lec8Ex1.c:23]   --->   Operation 463 'getelementptr' 'out_addr_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 464 [1/1] (2.26ns)   --->   "store i32 %add_ln21_60, i32* %out_addr_58, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 464 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_32 : Operation 465 [1/1] (1.51ns)   --->   "%add_ln21_61 = add i32 %add_ln21_1, %mul_ln21_59" [unroll_lec8Ex1.c:21]   --->   Operation 465 'add' 'add_ln21_61' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 466 [1/1] (0.00ns)   --->   "%out_addr_59 = getelementptr [60 x i32]* %out_r, i64 0, i64 59" [unroll_lec8Ex1.c:23]   --->   Operation 466 'getelementptr' 'out_addr_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 467 [1/1] (2.26ns)   --->   "store i32 %add_ln21_61, i32* %out_addr_59, align 4" [unroll_lec8Ex1.c:23]   --->   Operation 467 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_32 : Operation 468 [1/1] (0.00ns)   --->   "ret void" [unroll_lec8Ex1.c:25]   --->   Operation 468 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('in_addr', unroll_lec8Ex1.c:16) [17]  (0 ns)
	'load' operation ('in_load', unroll_lec8Ex1.c:16) on array 'in_r' [18]  (2.27 ns)

 <State 2>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load', unroll_lec8Ex1.c:16) on array 'in_r' [18]  (2.27 ns)
	'mul' operation ('mul_ln21', unroll_lec8Ex1.c:21) [19]  (5.49 ns)

 <State 3>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_2', unroll_lec8Ex1.c:16) on array 'in_r' [34]  (2.27 ns)
	'mul' operation ('mul_ln21_2', unroll_lec8Ex1.c:21) [35]  (5.49 ns)

 <State 4>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_4', unroll_lec8Ex1.c:16) on array 'in_r' [46]  (2.27 ns)
	'mul' operation ('mul_ln21_4', unroll_lec8Ex1.c:21) [47]  (5.49 ns)

 <State 5>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_6', unroll_lec8Ex1.c:16) on array 'in_r' [58]  (2.27 ns)
	'mul' operation ('mul_ln21_6', unroll_lec8Ex1.c:21) [59]  (5.49 ns)

 <State 6>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_8', unroll_lec8Ex1.c:16) on array 'in_r' [70]  (2.27 ns)
	'mul' operation ('mul_ln21_8', unroll_lec8Ex1.c:21) [71]  (5.49 ns)

 <State 7>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_10', unroll_lec8Ex1.c:16) on array 'in_r' [82]  (2.27 ns)
	'mul' operation ('mul_ln21_10', unroll_lec8Ex1.c:21) [83]  (5.49 ns)

 <State 8>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_12', unroll_lec8Ex1.c:16) on array 'in_r' [94]  (2.27 ns)
	'mul' operation ('mul_ln21_12', unroll_lec8Ex1.c:21) [95]  (5.49 ns)

 <State 9>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_14', unroll_lec8Ex1.c:16) on array 'in_r' [106]  (2.27 ns)
	'mul' operation ('mul_ln21_14', unroll_lec8Ex1.c:21) [107]  (5.49 ns)

 <State 10>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_16', unroll_lec8Ex1.c:16) on array 'in_r' [118]  (2.27 ns)
	'mul' operation ('mul_ln21_16', unroll_lec8Ex1.c:21) [119]  (5.49 ns)

 <State 11>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_18', unroll_lec8Ex1.c:16) on array 'in_r' [130]  (2.27 ns)
	'mul' operation ('mul_ln21_18', unroll_lec8Ex1.c:21) [131]  (5.49 ns)

 <State 12>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_20', unroll_lec8Ex1.c:16) on array 'in_r' [142]  (2.27 ns)
	'mul' operation ('mul_ln21_20', unroll_lec8Ex1.c:21) [143]  (5.49 ns)

 <State 13>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_22', unroll_lec8Ex1.c:16) on array 'in_r' [154]  (2.27 ns)
	'mul' operation ('mul_ln21_22', unroll_lec8Ex1.c:21) [155]  (5.49 ns)

 <State 14>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_24', unroll_lec8Ex1.c:16) on array 'in_r' [166]  (2.27 ns)
	'mul' operation ('mul_ln21_24', unroll_lec8Ex1.c:21) [167]  (5.49 ns)

 <State 15>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_26', unroll_lec8Ex1.c:16) on array 'in_r' [178]  (2.27 ns)
	'mul' operation ('mul_ln21_26', unroll_lec8Ex1.c:21) [179]  (5.49 ns)

 <State 16>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_28', unroll_lec8Ex1.c:16) on array 'in_r' [190]  (2.27 ns)
	'mul' operation ('mul_ln21_28', unroll_lec8Ex1.c:21) [191]  (5.49 ns)

 <State 17>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_30', unroll_lec8Ex1.c:16) on array 'in_r' [202]  (2.27 ns)
	'mul' operation ('mul_ln21_30', unroll_lec8Ex1.c:21) [203]  (5.49 ns)

 <State 18>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_32', unroll_lec8Ex1.c:16) on array 'in_r' [214]  (2.27 ns)
	'mul' operation ('mul_ln21_32', unroll_lec8Ex1.c:21) [215]  (5.49 ns)

 <State 19>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_34', unroll_lec8Ex1.c:16) on array 'in_r' [226]  (2.27 ns)
	'mul' operation ('mul_ln21_34', unroll_lec8Ex1.c:21) [227]  (5.49 ns)

 <State 20>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_36', unroll_lec8Ex1.c:16) on array 'in_r' [238]  (2.27 ns)
	'mul' operation ('mul_ln21_36', unroll_lec8Ex1.c:21) [239]  (5.49 ns)

 <State 21>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_38', unroll_lec8Ex1.c:16) on array 'in_r' [250]  (2.27 ns)
	'mul' operation ('mul_ln21_38', unroll_lec8Ex1.c:21) [251]  (5.49 ns)

 <State 22>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_40', unroll_lec8Ex1.c:16) on array 'in_r' [262]  (2.27 ns)
	'mul' operation ('mul_ln21_40', unroll_lec8Ex1.c:21) [263]  (5.49 ns)

 <State 23>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_42', unroll_lec8Ex1.c:16) on array 'in_r' [274]  (2.27 ns)
	'mul' operation ('mul_ln21_42', unroll_lec8Ex1.c:21) [275]  (5.49 ns)

 <State 24>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_44', unroll_lec8Ex1.c:16) on array 'in_r' [286]  (2.27 ns)
	'mul' operation ('mul_ln21_44', unroll_lec8Ex1.c:21) [287]  (5.49 ns)

 <State 25>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_46', unroll_lec8Ex1.c:16) on array 'in_r' [298]  (2.27 ns)
	'mul' operation ('mul_ln21_46', unroll_lec8Ex1.c:21) [299]  (5.49 ns)

 <State 26>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_48', unroll_lec8Ex1.c:16) on array 'in_r' [310]  (2.27 ns)
	'mul' operation ('mul_ln21_48', unroll_lec8Ex1.c:21) [311]  (5.49 ns)

 <State 27>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_50', unroll_lec8Ex1.c:16) on array 'in_r' [322]  (2.27 ns)
	'mul' operation ('mul_ln21_50', unroll_lec8Ex1.c:21) [323]  (5.49 ns)

 <State 28>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_52', unroll_lec8Ex1.c:16) on array 'in_r' [334]  (2.27 ns)
	'mul' operation ('mul_ln21_52', unroll_lec8Ex1.c:21) [335]  (5.49 ns)

 <State 29>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_54', unroll_lec8Ex1.c:16) on array 'in_r' [346]  (2.27 ns)
	'mul' operation ('mul_ln21_54', unroll_lec8Ex1.c:21) [347]  (5.49 ns)

 <State 30>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_56', unroll_lec8Ex1.c:16) on array 'in_r' [358]  (2.27 ns)
	'mul' operation ('mul_ln21_56', unroll_lec8Ex1.c:21) [359]  (5.49 ns)

 <State 31>: 7.76ns
The critical path consists of the following:
	'load' operation ('in_load_58', unroll_lec8Ex1.c:16) on array 'in_r' [370]  (2.27 ns)
	'mul' operation ('mul_ln21_58', unroll_lec8Ex1.c:21) [371]  (5.49 ns)

 <State 32>: 3.78ns
The critical path consists of the following:
	'add' operation ('add_ln21_60', unroll_lec8Ex1.c:21) [372]  (1.51 ns)
	'store' operation ('store_ln23', unroll_lec8Ex1.c:23) of variable 'add_ln21_60', unroll_lec8Ex1.c:21 on array 'out_r' [374]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
