// Seed: 2377534556
module module_0;
  logic [7:0] id_1;
  wire id_2;
  assign id_1[-1] = id_1;
endmodule
module module_0 (
    output wand id_0,
    output uwire id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri id_10,
    output wand id_11,
    input supply1 id_12,
    output wand id_13,
    input wire id_14,
    input uwire id_15,
    input tri1 id_16,
    output supply0 id_17,
    input tri1 id_18,
    output wor id_19,
    input wor id_20,
    input uwire id_21,
    output tri0 id_22,
    input supply0 id_23,
    output tri1 id_24,
    input supply1 id_25,
    output uwire id_26,
    input uwire id_27,
    input uwire id_28,
    output wire id_29,
    input tri0 id_30,
    output supply0 id_31,
    input tri1 id_32,
    input tri id_33,
    input supply0 module_1
);
  wire id_36;
  ;
  module_0 modCall_1 ();
  wire  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ;
endmodule
