# -------------------------------------------------------------------------- #
#
# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# Date created = 22:46:43  December 22, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ALU_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY ALU
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:46:43  DECEMBER 22, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VERILOG_FILE ALU.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AA14 -to clk
set_location_assignment PIN_V16 -to div_by_zero_flag
set_location_assignment PIN_AB12 -to operand[0]
set_location_assignment PIN_AC12 -to operand[1]
set_location_assignment PIN_AF10 -to operator[0]
set_location_assignment PIN_AD11 -to operator[1]
set_location_assignment PIN_W16 -to sign_result
set_location_assignment PIN_V17 -to zero_flag
set_location_assignment PIN_AD27 -to sign
set_location_assignment PIN_Y16 -to reset
set_location_assignment PIN_AE26 -to operand_seg[0]
set_location_assignment PIN_AE27 -to operand_seg[1]
set_location_assignment PIN_AE28 -to operand_seg[2]
set_location_assignment PIN_AG27 -to operand_seg[3]
set_location_assignment PIN_AF28 -to operand_seg[4]
set_location_assignment PIN_AG28 -to operand_seg[5]
set_location_assignment PIN_AH28 -to operand_seg[6]
set_location_assignment PIN_AF9 -to operand_sign
set_location_assignment PIN_W25 -to hundreds_seg[6]
set_location_assignment PIN_V23 -to hundreds_seg[5]
set_location_assignment PIN_W24 -to hundreds_seg[4]
set_location_assignment PIN_W22 -to hundreds_seg[3]
set_location_assignment PIN_Y24 -to hundreds_seg[2]
set_location_assignment PIN_Y23 -to hundreds_seg[1]
set_location_assignment PIN_AA24 -to hundreds_seg[0]
set_location_assignment PIN_AB22 -to tens_seg[6]
set_location_assignment PIN_AB25 -to tens_seg[5]
set_location_assignment PIN_AB28 -to tens_seg[4]
set_location_assignment PIN_AC25 -to tens_seg[3]
set_location_assignment PIN_AD25 -to tens_seg[2]
set_location_assignment PIN_AC27 -to tens_seg[1]
set_location_assignment PIN_AD26 -to tens_seg[0]
set_location_assignment PIN_AC30 -to ones_seg[6]
set_location_assignment PIN_AC29 -to ones_seg[5]
set_location_assignment PIN_AD30 -to ones_seg[4]
set_location_assignment PIN_AC28 -to ones_seg[3]
set_location_assignment PIN_AD29 -to ones_seg[2]
set_location_assignment PIN_AE29 -to ones_seg[1]
set_location_assignment PIN_AB23 -to ones_seg[0]
set_location_assignment PIN_Y21 -to result[3]
set_location_assignment PIN_W21 -to result[2]
set_location_assignment PIN_W20 -to result[1]
set_location_assignment PIN_Y19 -to result[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top