/*                                               
 *                                               
 * Copyright XMOS - (c) 2007 - 2018              
 *                                               
 * AUTOGENERATED - DO NOT EDIT                   
 * by lib_xmosutils/Scripts/CreateXS1.pl         
 *                                               
 */                                              
#ifndef _xs1_l_registers_h_
#define _xs1_l_registers_h_
#define XS1_L_PS_XCORE_CTRL0 0x20b
#define XS1_L_PS_BOOT_CONFIG 0x30b
#define XS1_L_PS_BOOT_STATUS 0x40b
#define XS1_L_PS_SECURITY_CONFIG 0x50b
#define XS1_L_PS_RING_OSC_CTRL 0x60b
#define XS1_L_PS_RING_OSC_DATA0 0x70b
#define XS1_L_PS_RING_OSC_DATA1 0x80b
#define XS1_L_PS_RING_OSC_DATA2 0x90b
#define XS1_L_PS_RING_OSC_DATA3 0xa0b
#define XS1_L_PS_PCU_PRELOAD 0xb0b
#define XS1_L_PS_PCU_CTRL 0xc0b
#define XS1_L_PS_PCU_VDD_COUNT 0xd0b
#define XS1_L_PS_DBG_SSR 0x100b
#define XS1_L_PS_DBG_SPC 0x110b
#define XS1_L_PS_DBG_SSP 0x120b
#define XS1_L_PS_DBG_T_NUM_NUM 0x13
#define XS1_L_PS_DBG_T_NUM 0x130b
#define XS1_L_PS_DBG_T_REG 0x140b
#define XS1_L_PS_DBG_TYPE 0x150b
#define XS1_L_PS_DBG_DATA 0x160b
#define XS1_L_PS_DBG_RUN_CTRL 0x180b
#define XS1_L_PS_DBG_IBREAK_ADDR_0 0x300b
#define XS1_L_NUM_PS_DBG_IBREAK_ADDR 0x4
#define XS1_L_PS_DBG_IBREAK_ADDR_1 0x310b
#define XS1_L_PS_DBG_IBREAK_ADDR_2 0x320b
#define XS1_L_PS_DBG_IBREAK_ADDR_3 0x330b
#define XS1_L_PS_DBG_IBREAK_CTRL_0 0x400b
#define XS1_L_NUM_PS_DBG_IBREAK_CTRL 0x4
#define XS1_L_PS_DBG_IBREAK_CTRL_1 0x410b
#define XS1_L_PS_DBG_IBREAK_CTRL_2 0x420b
#define XS1_L_PS_DBG_IBREAK_CTRL_3 0x430b
#define XS1_L_PS_DBG_DWATCH_ADDR1_0 0x500b
#define XS1_L_NUM_PS_DBG_DWATCH_ADDR1 0x4
#define XS1_L_PS_DBG_DWATCH_ADDR1_1 0x510b
#define XS1_L_PS_DBG_DWATCH_ADDR1_2 0x520b
#define XS1_L_PS_DBG_DWATCH_ADDR1_3 0x530b
#define XS1_L_PS_DBG_DWATCH_ADDR2_0 0x600b
#define XS1_L_NUM_PS_DBG_DWATCH_ADDR2 0x4
#define XS1_L_PS_DBG_DWATCH_ADDR2_1 0x610b
#define XS1_L_PS_DBG_DWATCH_ADDR2_2 0x620b
#define XS1_L_PS_DBG_DWATCH_ADDR2_3 0x630b
#define XS1_L_PS_DBG_DWATCH_CTRL_0 0x700b
#define XS1_L_NUM_PS_DBG_DWATCH_CTRL 0x4
#define XS1_L_PS_DBG_DWATCH_CTRL_1 0x710b
#define XS1_L_PS_DBG_DWATCH_CTRL_2 0x720b
#define XS1_L_PS_DBG_DWATCH_CTRL_3 0x730b
#define XS1_L_PS_DBG_RWATCH_ADDR1_0 0x800b
#define XS1_L_NUM_PS_DBG_RWATCH_ADDR1 0x4
#define XS1_L_PS_DBG_RWATCH_ADDR1_1 0x810b
#define XS1_L_PS_DBG_RWATCH_ADDR1_2 0x820b
#define XS1_L_PS_DBG_RWATCH_ADDR1_3 0x830b
#define XS1_L_PS_DBG_RWATCH_ADDR2_0 0x900b
#define XS1_L_NUM_PS_DBG_RWATCH_ADDR2 0x4
#define XS1_L_PS_DBG_RWATCH_ADDR2_1 0x910b
#define XS1_L_PS_DBG_RWATCH_ADDR2_2 0x920b
#define XS1_L_PS_DBG_RWATCH_ADDR2_3 0x930b
#define XS1_L_PS_DBG_RWATCH_CTRL_0 0x9c0b
#define XS1_L_NUM_PS_DBG_RWATCH_CTRL 0x4
#define XS1_L_PS_DBG_RWATCH_CTRL_1 0x9d0b
#define XS1_L_PS_DBG_RWATCH_CTRL_2 0x9e0b
#define XS1_L_PS_DBG_RWATCH_CTRL_3 0x9f0b
#define XS1_L_PSWITCH_DEVICE_ID0_NUM 0x0
#define XS1_L_PSWITCH_DEVICE_ID1_NUM 0x1
#define XS1_L_PSWITCH_DEVICE_ID2_NUM 0x2
#define XS1_L_PSWITCH_DEVICE_ID3_NUM 0x3
#define XS1_L_PSWITCH_DBG_CTRL_NUM 0x4
#define XS1_L_PSWITCH_DBG_INT_NUM 0x5
#define XS1_L_PSWITCH_PLL_CLK_DIVIDER_NUM 0x6
#define XS1_L_PSWITCH_SECU_CONFIG_NUM 0x7
#define XS1_L_PSWITCH_PLINK_0_NUM 0x10
#define XS1_L_NUM_PSWITCH_PLINK 0x4
#define XS1_L_PSWITCH_PLINK_1_NUM 0x11
#define XS1_L_PSWITCH_PLINK_2_NUM 0x12
#define XS1_L_PSWITCH_PLINK_3_NUM 0x13
#define XS1_L_PSWITCH_DBG_SCRATCH_0_NUM 0x20
#define XS1_L_NUM_PSWITCH_DBG_SCRATCH 0x8
#define XS1_L_PSWITCH_DBG_SCRATCH_1_NUM 0x21
#define XS1_L_PSWITCH_DBG_SCRATCH_2_NUM 0x22
#define XS1_L_PSWITCH_DBG_SCRATCH_3_NUM 0x23
#define XS1_L_PSWITCH_DBG_SCRATCH_4_NUM 0x24
#define XS1_L_PSWITCH_DBG_SCRATCH_5_NUM 0x25
#define XS1_L_PSWITCH_DBG_SCRATCH_6_NUM 0x26
#define XS1_L_PSWITCH_DBG_SCRATCH_7_NUM 0x27
#define XS1_L_PSWITCH_T0_PC_NUM 0x40
#define XS1_L_PSWITCH_T1_PC_NUM 0x41
#define XS1_L_PSWITCH_T2_PC_NUM 0x42
#define XS1_L_PSWITCH_T3_PC_NUM 0x43
#define XS1_L_PSWITCH_T4_PC_NUM 0x44
#define XS1_L_PSWITCH_T5_PC_NUM 0x45
#define XS1_L_PSWITCH_T6_PC_NUM 0x46
#define XS1_L_PSWITCH_T7_PC_NUM 0x47
#define XS1_L_PSWITCH_T0_SR_NUM 0x60
#define XS1_L_PSWITCH_T1_SR_NUM 0x61
#define XS1_L_PSWITCH_T2_SR_NUM 0x62
#define XS1_L_PSWITCH_T3_SR_NUM 0x63
#define XS1_L_PSWITCH_T4_SR_NUM 0x64
#define XS1_L_PSWITCH_T5_SR_NUM 0x65
#define XS1_L_PSWITCH_T6_SR_NUM 0x66
#define XS1_L_PSWITCH_T7_SR_NUM 0x67
#define XS1_L_PSWITCH_LLINK_0_NUM 0x80
#define XS1_L_NUM_PSWITCH_LLINK 0x20
#define XS1_L_PSWITCH_LLINK_1_NUM 0x81
#define XS1_L_PSWITCH_LLINK_2_NUM 0x82
#define XS1_L_PSWITCH_LLINK_3_NUM 0x83
#define XS1_L_PSWITCH_LLINK_4_NUM 0x84
#define XS1_L_PSWITCH_LLINK_5_NUM 0x85
#define XS1_L_PSWITCH_LLINK_6_NUM 0x86
#define XS1_L_PSWITCH_LLINK_7_NUM 0x87
#define XS1_L_PSWITCH_LLINK_8_NUM 0x88
#define XS1_L_PSWITCH_LLINK_9_NUM 0x89
#define XS1_L_PSWITCH_LLINK_10_NUM 0x8a
#define XS1_L_PSWITCH_LLINK_11_NUM 0x8b
#define XS1_L_PSWITCH_LLINK_12_NUM 0x8c
#define XS1_L_PSWITCH_LLINK_13_NUM 0x8d
#define XS1_L_PSWITCH_LLINK_14_NUM 0x8e
#define XS1_L_PSWITCH_LLINK_15_NUM 0x8f
#define XS1_L_PSWITCH_LLINK_16_NUM 0x90
#define XS1_L_PSWITCH_LLINK_17_NUM 0x91
#define XS1_L_PSWITCH_LLINK_18_NUM 0x92
#define XS1_L_PSWITCH_LLINK_19_NUM 0x93
#define XS1_L_PSWITCH_LLINK_20_NUM 0x94
#define XS1_L_PSWITCH_LLINK_21_NUM 0x95
#define XS1_L_PSWITCH_LLINK_22_NUM 0x96
#define XS1_L_PSWITCH_LLINK_23_NUM 0x97
#define XS1_L_PSWITCH_LLINK_24_NUM 0x98
#define XS1_L_PSWITCH_LLINK_25_NUM 0x99
#define XS1_L_PSWITCH_LLINK_26_NUM 0x9a
#define XS1_L_PSWITCH_LLINK_27_NUM 0x9b
#define XS1_L_PSWITCH_LLINK_28_NUM 0x9c
#define XS1_L_PSWITCH_LLINK_29_NUM 0x9d
#define XS1_L_PSWITCH_LLINK_30_NUM 0x9e
#define XS1_L_PSWITCH_LLINK_31_NUM 0x9f
#define XS1_L_SSWITCH_DEVICE_ID0_NUM 0x0
#define XS1_L_SSWITCH_DEVICE_ID1_NUM 0x1
#define XS1_L_SSWITCH_DEVICE_ID2_NUM 0x2
#define XS1_L_SSWITCH_DEVICE_ID3_NUM 0x3
#define XS1_L_SSWITCH_NODE_CONFIG_NUM 0x4
#define XS1_L_SSWITCH_NODE_ID_NUM 0x5
#define XS1_L_SSWITCH_PLL_CTL_NUM 0x6
#define XS1_L_SSWITCH_CLK_DIVIDER_NUM 0x7
#define XS1_L_SSWITCH_REF_CLK_DIVIDER_NUM 0x8
#define XS1_L_SSWITCH_DIMENSION_DIRECTION0_NUM 0xc
#define XS1_L_SSWITCH_DIMENSION_DIRECTION1_NUM 0xd
#define XS1_L_SSWITCH_XCORE0_GLOBAL_DEBUG_CONFIG_NUM 0x10
#define XS1_L_SSWITCH_GLOBAL_DEBUG_SOURCE_NUM 0x1f
#define XS1_L_SSWITCH_SLINK_0_NUM 0x20
#define XS1_L_NUM_SSWITCH_SLINK 0x8
#define XS1_L_SSWITCH_SLINK_1_NUM 0x21
#define XS1_L_SSWITCH_SLINK_2_NUM 0x22
#define XS1_L_SSWITCH_SLINK_3_NUM 0x23
#define XS1_L_SSWITCH_SLINK_4_NUM 0x24
#define XS1_L_SSWITCH_SLINK_5_NUM 0x25
#define XS1_L_SSWITCH_SLINK_6_NUM 0x26
#define XS1_L_SSWITCH_SLINK_7_NUM 0x27
#define XS1_L_SSWITCH_PLINK_0_NUM 0x40
#define XS1_L_NUM_SSWITCH_PLINK 0x4
#define XS1_L_SSWITCH_PLINK_1_NUM 0x41
#define XS1_L_SSWITCH_PLINK_2_NUM 0x42
#define XS1_L_SSWITCH_PLINK_3_NUM 0x43
#define XS1_L_SSWITCH_XLINK_0_NUM 0x80
#define XS1_L_NUM_SSWITCH_XLINK 0x8
#define XS1_L_SSWITCH_XLINK_1_NUM 0x81
#define XS1_L_SSWITCH_XLINK_2_NUM 0x82
#define XS1_L_SSWITCH_XLINK_3_NUM 0x83
#define XS1_L_SSWITCH_XLINK_4_NUM 0x84
#define XS1_L_SSWITCH_XLINK_5_NUM 0x85
#define XS1_L_SSWITCH_XLINK_6_NUM 0x86
#define XS1_L_SSWITCH_XLINK_7_NUM 0x87
#define XS1_L_SSWITCH_XSTATIC_0_NUM 0xa0
#define XS1_L_NUM_SSWITCH_XSTATIC 0x8
#define XS1_L_SSWITCH_XSTATIC_1_NUM 0xa1
#define XS1_L_SSWITCH_XSTATIC_2_NUM 0xa2
#define XS1_L_SSWITCH_XSTATIC_3_NUM 0xa3
#define XS1_L_SSWITCH_XSTATIC_4_NUM 0xa4
#define XS1_L_SSWITCH_XSTATIC_5_NUM 0xa5
#define XS1_L_SSWITCH_XSTATIC_6_NUM 0xa6
#define XS1_L_SSWITCH_XSTATIC_7_NUM 0xa7
#define XS1_L_ID_ID_SHIFT 0x0
#define XS1_L_ID_ID_SIZE 0x6
#define XS1_L_ID_ID_MASK (((1 << XS1_L_ID_ID_SIZE) - 1) << XS1_L_ID_ID_SHIFT)
#define XS1_L_ID_ID(x) (((x) & XS1_L_ID_ID_MASK) >> XS1_L_ID_ID_SHIFT)
#define XS1_L_ID_ID_SET(x, v) (((x) & ~XS1_L_ID_ID_MASK) | (((v) << XS1_L_ID_ID_SHIFT) & XS1_L_ID_ID_MASK))
#define XS1_L_EXCEPTION_TYPE_SHIFT 0x0
#define XS1_L_EXCEPTION_TYPE_SIZE 0x4
#define XS1_L_EXCEPTION_TYPE_MASK (((1 << XS1_L_EXCEPTION_TYPE_SIZE) - 1) << XS1_L_EXCEPTION_TYPE_SHIFT)
#define XS1_L_EXCEPTION_TYPE(x) (((x) & XS1_L_EXCEPTION_TYPE_MASK) >> XS1_L_EXCEPTION_TYPE_SHIFT)
#define XS1_L_EXCEPTION_TYPE_SET(x, v) (((x) & ~XS1_L_EXCEPTION_TYPE_MASK) | (((v) << XS1_L_EXCEPTION_TYPE_SHIFT) & XS1_L_EXCEPTION_TYPE_MASK))
#define XS1_L_DBG_T_NUM_NUM_SHIFT 0x0
#define XS1_L_DBG_T_NUM_NUM_SIZE 0x8
#define XS1_L_DBG_T_NUM_NUM_MASK (((1 << XS1_L_DBG_T_NUM_NUM_SIZE) - 1) << XS1_L_DBG_T_NUM_NUM_SHIFT)
#define XS1_L_DBG_T_NUM_NUM(x) (((x) & XS1_L_DBG_T_NUM_NUM_MASK) >> XS1_L_DBG_T_NUM_NUM_SHIFT)
#define XS1_L_DBG_T_NUM_NUM_SET(x, v) (((x) & ~XS1_L_DBG_T_NUM_NUM_MASK) | (((v) << XS1_L_DBG_T_NUM_NUM_SHIFT) & XS1_L_DBG_T_NUM_NUM_MASK))
#define XS1_L_DBG_T_REG_REG_SHIFT 0x0
#define XS1_L_DBG_T_REG_REG_SIZE 0x5
#define XS1_L_DBG_T_REG_REG_MASK (((1 << XS1_L_DBG_T_REG_REG_SIZE) - 1) << XS1_L_DBG_T_REG_REG_SHIFT)
#define XS1_L_DBG_T_REG_REG(x) (((x) & XS1_L_DBG_T_REG_REG_MASK) >> XS1_L_DBG_T_REG_REG_SHIFT)
#define XS1_L_DBG_T_REG_REG_SET(x, v) (((x) & ~XS1_L_DBG_T_REG_REG_MASK) | (((v) << XS1_L_DBG_T_REG_REG_SHIFT) & XS1_L_DBG_T_REG_REG_MASK))
#define XS1_L_BRK_ENABLE_SHIFT 0x0
#define XS1_L_BRK_ENABLE_SIZE 0x1
#define XS1_L_BRK_ENABLE_MASK (((1 << XS1_L_BRK_ENABLE_SIZE) - 1) << XS1_L_BRK_ENABLE_SHIFT)
#define XS1_L_BRK_ENABLE(x) (((x) & XS1_L_BRK_ENABLE_MASK) >> XS1_L_BRK_ENABLE_SHIFT)
#define XS1_L_BRK_ENABLE_SET(x, v) (((x) & ~XS1_L_BRK_ENABLE_MASK) | (((v) << XS1_L_BRK_ENABLE_SHIFT) & XS1_L_BRK_ENABLE_MASK))
#define XS1_L_ALL_BITS_SHIFT 0x0
#define XS1_L_ALL_BITS_SIZE 0x20
#define XS1_L_ALL_BITS_MASK (((1 << XS1_L_ALL_BITS_SIZE) - 1) << XS1_L_ALL_BITS_SHIFT)
#define XS1_L_ALL_BITS(x) (((x) & XS1_L_ALL_BITS_MASK) >> XS1_L_ALL_BITS_SHIFT)
#define XS1_L_ALL_BITS_SET(x, v) (((x) & ~XS1_L_ALL_BITS_MASK) | (((v) << XS1_L_ALL_BITS_SHIFT) & XS1_L_ALL_BITS_MASK))
#define XS1_L_KEP_ADDRESS_BITS_SHIFT 0x7
#define XS1_L_KEP_ADDRESS_BITS_SIZE 0x19
#define XS1_L_KEP_ADDRESS_BITS_MASK (((1 << XS1_L_KEP_ADDRESS_BITS_SIZE) - 1) << XS1_L_KEP_ADDRESS_BITS_SHIFT)
#define XS1_L_KEP_ADDRESS_BITS(x) (((x) & XS1_L_KEP_ADDRESS_BITS_MASK) >> XS1_L_KEP_ADDRESS_BITS_SHIFT)
#define XS1_L_KEP_ADDRESS_BITS_SET(x, v) (((x) & ~XS1_L_KEP_ADDRESS_BITS_MASK) | (((v) << XS1_L_KEP_ADDRESS_BITS_SHIFT) & XS1_L_KEP_ADDRESS_BITS_MASK))
#define XS1_L_WORD_ADDRESS_BITS_SHIFT 0x2
#define XS1_L_WORD_ADDRESS_BITS_SIZE 0x1e
#define XS1_L_WORD_ADDRESS_BITS_MASK (((1 << XS1_L_WORD_ADDRESS_BITS_SIZE) - 1) << XS1_L_WORD_ADDRESS_BITS_SHIFT)
#define XS1_L_WORD_ADDRESS_BITS(x) (((x) & XS1_L_WORD_ADDRESS_BITS_MASK) >> XS1_L_WORD_ADDRESS_BITS_SHIFT)
#define XS1_L_WORD_ADDRESS_BITS_SET(x, v) (((x) & ~XS1_L_WORD_ADDRESS_BITS_MASK) | (((v) << XS1_L_WORD_ADDRESS_BITS_SHIFT) & XS1_L_WORD_ADDRESS_BITS_MASK))
#define XS1_L_VECTOR_BASE_SHIFT 0x10
#define XS1_L_VECTOR_BASE_SIZE 0x10
#define XS1_L_VECTOR_BASE_MASK (((1 << XS1_L_VECTOR_BASE_SIZE) - 1) << XS1_L_VECTOR_BASE_SHIFT)
#define XS1_L_VECTOR_BASE(x) (((x) & XS1_L_VECTOR_BASE_MASK) >> XS1_L_VECTOR_BASE_SHIFT)
#define XS1_L_VECTOR_BASE_SET(x, v) (((x) & ~XS1_L_VECTOR_BASE_MASK) | (((v) << XS1_L_VECTOR_BASE_SHIFT) & XS1_L_VECTOR_BASE_MASK))
#define XS1_L_IBRK_CONDITION_SHIFT 0x1
#define XS1_L_IBRK_CONDITION_SIZE 0x1
#define XS1_L_IBRK_CONDITION_MASK (((1 << XS1_L_IBRK_CONDITION_SIZE) - 1) << XS1_L_IBRK_CONDITION_SHIFT)
#define XS1_L_IBRK_CONDITION(x) (((x) & XS1_L_IBRK_CONDITION_MASK) >> XS1_L_IBRK_CONDITION_SHIFT)
#define XS1_L_IBRK_CONDITION_SET(x, v) (((x) & ~XS1_L_IBRK_CONDITION_MASK) | (((v) << XS1_L_IBRK_CONDITION_SHIFT) & XS1_L_IBRK_CONDITION_MASK))
#define XS1_L_DBRK_CONDITION_SHIFT 0x1
#define XS1_L_DBRK_CONDITION_SIZE 0x1
#define XS1_L_DBRK_CONDITION_MASK (((1 << XS1_L_DBRK_CONDITION_SIZE) - 1) << XS1_L_DBRK_CONDITION_SHIFT)
#define XS1_L_DBRK_CONDITION(x) (((x) & XS1_L_DBRK_CONDITION_MASK) >> XS1_L_DBRK_CONDITION_SHIFT)
#define XS1_L_DBRK_CONDITION_SET(x, v) (((x) & ~XS1_L_DBRK_CONDITION_MASK) | (((v) << XS1_L_DBRK_CONDITION_SHIFT) & XS1_L_DBRK_CONDITION_MASK))
#define XS1_L_RBRK_CONDITION_SHIFT 0x1
#define XS1_L_RBRK_CONDITION_SIZE 0x1
#define XS1_L_RBRK_CONDITION_MASK (((1 << XS1_L_RBRK_CONDITION_SIZE) - 1) << XS1_L_RBRK_CONDITION_SHIFT)
#define XS1_L_RBRK_CONDITION(x) (((x) & XS1_L_RBRK_CONDITION_MASK) >> XS1_L_RBRK_CONDITION_SHIFT)
#define XS1_L_RBRK_CONDITION_SET(x, v) (((x) & ~XS1_L_RBRK_CONDITION_MASK) | (((v) << XS1_L_RBRK_CONDITION_SHIFT) & XS1_L_RBRK_CONDITION_MASK))
#define XS1_L_BRK_LOAD_SHIFT 0x2
#define XS1_L_BRK_LOAD_SIZE 0x1
#define XS1_L_BRK_LOAD_MASK (((1 << XS1_L_BRK_LOAD_SIZE) - 1) << XS1_L_BRK_LOAD_SHIFT)
#define XS1_L_BRK_LOAD(x) (((x) & XS1_L_BRK_LOAD_MASK) >> XS1_L_BRK_LOAD_SHIFT)
#define XS1_L_BRK_LOAD_SET(x, v) (((x) & ~XS1_L_BRK_LOAD_MASK) | (((v) << XS1_L_BRK_LOAD_SHIFT) & XS1_L_BRK_LOAD_MASK))
#define XS1_L_BRK_THREADS_SHIFT 0x10
#define XS1_L_BRK_THREADS_SIZE 0x8
#define XS1_L_BRK_THREADS_MASK (((1 << XS1_L_BRK_THREADS_SIZE) - 1) << XS1_L_BRK_THREADS_SHIFT)
#define XS1_L_BRK_THREADS(x) (((x) & XS1_L_BRK_THREADS_MASK) >> XS1_L_BRK_THREADS_SHIFT)
#define XS1_L_BRK_THREADS_SET(x, v) (((x) & ~XS1_L_BRK_THREADS_MASK) | (((v) << XS1_L_BRK_THREADS_SHIFT) & XS1_L_BRK_THREADS_MASK))
#define XS1_L_DBG_TYPE_CAUSE_SHIFT 0x0
#define XS1_L_DBG_TYPE_CAUSE_SIZE 0x3
#define XS1_L_DBG_TYPE_CAUSE_MASK (((1 << XS1_L_DBG_TYPE_CAUSE_SIZE) - 1) << XS1_L_DBG_TYPE_CAUSE_SHIFT)
#define XS1_L_DBG_TYPE_CAUSE(x) (((x) & XS1_L_DBG_TYPE_CAUSE_MASK) >> XS1_L_DBG_TYPE_CAUSE_SHIFT)
#define XS1_L_DBG_TYPE_CAUSE_SET(x, v) (((x) & ~XS1_L_DBG_TYPE_CAUSE_MASK) | (((v) << XS1_L_DBG_TYPE_CAUSE_SHIFT) & XS1_L_DBG_TYPE_CAUSE_MASK))
#define XS1_L_DBG_TYPE_T_NUM_SHIFT 0x8
#define XS1_L_DBG_TYPE_T_NUM_SIZE 0x8
#define XS1_L_DBG_TYPE_T_NUM_MASK (((1 << XS1_L_DBG_TYPE_T_NUM_SIZE) - 1) << XS1_L_DBG_TYPE_T_NUM_SHIFT)
#define XS1_L_DBG_TYPE_T_NUM(x) (((x) & XS1_L_DBG_TYPE_T_NUM_MASK) >> XS1_L_DBG_TYPE_T_NUM_SHIFT)
#define XS1_L_DBG_TYPE_T_NUM_SET(x, v) (((x) & ~XS1_L_DBG_TYPE_T_NUM_MASK) | (((v) << XS1_L_DBG_TYPE_T_NUM_SHIFT) & XS1_L_DBG_TYPE_T_NUM_MASK))
#define XS1_L_DBG_TYPE_HW_NUM_SHIFT 0x10
#define XS1_L_DBG_TYPE_HW_NUM_SIZE 0x2
#define XS1_L_DBG_TYPE_HW_NUM_MASK (((1 << XS1_L_DBG_TYPE_HW_NUM_SIZE) - 1) << XS1_L_DBG_TYPE_HW_NUM_SHIFT)
#define XS1_L_DBG_TYPE_HW_NUM(x) (((x) & XS1_L_DBG_TYPE_HW_NUM_MASK) >> XS1_L_DBG_TYPE_HW_NUM_SHIFT)
#define XS1_L_DBG_TYPE_HW_NUM_SET(x, v) (((x) & ~XS1_L_DBG_TYPE_HW_NUM_MASK) | (((v) << XS1_L_DBG_TYPE_HW_NUM_SHIFT) & XS1_L_DBG_TYPE_HW_NUM_MASK))
#define XS1_L_DBG_RUN_CTRL_STOP_SHIFT 0x0
#define XS1_L_DBG_RUN_CTRL_STOP_SIZE 0x8
#define XS1_L_DBG_RUN_CTRL_STOP_MASK (((1 << XS1_L_DBG_RUN_CTRL_STOP_SIZE) - 1) << XS1_L_DBG_RUN_CTRL_STOP_SHIFT)
#define XS1_L_DBG_RUN_CTRL_STOP(x) (((x) & XS1_L_DBG_RUN_CTRL_STOP_MASK) >> XS1_L_DBG_RUN_CTRL_STOP_SHIFT)
#define XS1_L_DBG_RUN_CTRL_STOP_SET(x, v) (((x) & ~XS1_L_DBG_RUN_CTRL_STOP_MASK) | (((v) << XS1_L_DBG_RUN_CTRL_STOP_SHIFT) & XS1_L_DBG_RUN_CTRL_STOP_MASK))
#define XS1_L_XCORE_CTRL0_USB_ENABLE_SHIFT 0x1
#define XS1_L_XCORE_CTRL0_USB_ENABLE_SIZE 0x1
#define XS1_L_XCORE_CTRL0_USB_ENABLE_MASK (((1 << XS1_L_XCORE_CTRL0_USB_ENABLE_SIZE) - 1) << XS1_L_XCORE_CTRL0_USB_ENABLE_SHIFT)
#define XS1_L_XCORE_CTRL0_USB_ENABLE(x) (((x) & XS1_L_XCORE_CTRL0_USB_ENABLE_MASK) >> XS1_L_XCORE_CTRL0_USB_ENABLE_SHIFT)
#define XS1_L_XCORE_CTRL0_USB_ENABLE_SET(x, v) (((x) & ~XS1_L_XCORE_CTRL0_USB_ENABLE_MASK) | (((v) << XS1_L_XCORE_CTRL0_USB_ENABLE_SHIFT) & XS1_L_XCORE_CTRL0_USB_ENABLE_MASK))
#define XS1_L_XCORE_CTRL0_USB_MODE_SHIFT 0x2
#define XS1_L_XCORE_CTRL0_USB_MODE_SIZE 0x1
#define XS1_L_XCORE_CTRL0_USB_MODE_MASK (((1 << XS1_L_XCORE_CTRL0_USB_MODE_SIZE) - 1) << XS1_L_XCORE_CTRL0_USB_MODE_SHIFT)
#define XS1_L_XCORE_CTRL0_USB_MODE(x) (((x) & XS1_L_XCORE_CTRL0_USB_MODE_MASK) >> XS1_L_XCORE_CTRL0_USB_MODE_SHIFT)
#define XS1_L_XCORE_CTRL0_USB_MODE_SET(x, v) (((x) & ~XS1_L_XCORE_CTRL0_USB_MODE_MASK) | (((v) << XS1_L_XCORE_CTRL0_USB_MODE_SHIFT) & XS1_L_XCORE_CTRL0_USB_MODE_MASK))
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT 0x4
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE 0x1
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_MASK (((1 << XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE) - 1) << XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT)
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN(x) (((x) & XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_MASK) >> XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT)
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SET(x, v) (((x) & ~XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_MASK) | (((v) << XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT) & XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_MASK))
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT 0x5
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE 0x1
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK (((1 << XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE) - 1) << XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT)
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN(x) (((x) & XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK) >> XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT)
#define XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SET(x, v) (((x) & ~XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK) | (((v) << XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT) & XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK))
#define XS1_L_BOOT_CONFIG_BOOT_MODE_SHIFT 0x0
#define XS1_L_BOOT_CONFIG_BOOT_MODE_SIZE 0x8
#define XS1_L_BOOT_CONFIG_BOOT_MODE_MASK (((1 << XS1_L_BOOT_CONFIG_BOOT_MODE_SIZE) - 1) << XS1_L_BOOT_CONFIG_BOOT_MODE_SHIFT)
#define XS1_L_BOOT_CONFIG_BOOT_MODE(x) (((x) & XS1_L_BOOT_CONFIG_BOOT_MODE_MASK) >> XS1_L_BOOT_CONFIG_BOOT_MODE_SHIFT)
#define XS1_L_BOOT_CONFIG_BOOT_MODE_SET(x, v) (((x) & ~XS1_L_BOOT_CONFIG_BOOT_MODE_MASK) | (((v) << XS1_L_BOOT_CONFIG_BOOT_MODE_SHIFT) & XS1_L_BOOT_CONFIG_BOOT_MODE_MASK))
#define XS1_L_BOOT_CONFIG_SECURE_BOOT_SHIFT 0x8
#define XS1_L_BOOT_CONFIG_SECURE_BOOT_SIZE 0x1
#define XS1_L_BOOT_CONFIG_SECURE_BOOT_MASK (((1 << XS1_L_BOOT_CONFIG_SECURE_BOOT_SIZE) - 1) << XS1_L_BOOT_CONFIG_SECURE_BOOT_SHIFT)
#define XS1_L_BOOT_CONFIG_SECURE_BOOT(x) (((x) & XS1_L_BOOT_CONFIG_SECURE_BOOT_MASK) >> XS1_L_BOOT_CONFIG_SECURE_BOOT_SHIFT)
#define XS1_L_BOOT_CONFIG_SECURE_BOOT_SET(x, v) (((x) & ~XS1_L_BOOT_CONFIG_SECURE_BOOT_MASK) | (((v) << XS1_L_BOOT_CONFIG_SECURE_BOOT_SHIFT) & XS1_L_BOOT_CONFIG_SECURE_BOOT_MASK))
#define XS1_L_BOOT_CONFIG_PROCESSOR_SHIFT 0x10
#define XS1_L_BOOT_CONFIG_PROCESSOR_SIZE 0x8
#define XS1_L_BOOT_CONFIG_PROCESSOR_MASK (((1 << XS1_L_BOOT_CONFIG_PROCESSOR_SIZE) - 1) << XS1_L_BOOT_CONFIG_PROCESSOR_SHIFT)
#define XS1_L_BOOT_CONFIG_PROCESSOR(x) (((x) & XS1_L_BOOT_CONFIG_PROCESSOR_MASK) >> XS1_L_BOOT_CONFIG_PROCESSOR_SHIFT)
#define XS1_L_BOOT_CONFIG_PROCESSOR_SET(x, v) (((x) & ~XS1_L_BOOT_CONFIG_PROCESSOR_MASK) | (((v) << XS1_L_BOOT_CONFIG_PROCESSOR_SHIFT) & XS1_L_BOOT_CONFIG_PROCESSOR_MASK))
#define XS1_L_BOOT_STATUS_LEDS_SHIFT 0x0
#define XS1_L_BOOT_STATUS_LEDS_SIZE 0x4
#define XS1_L_BOOT_STATUS_LEDS_MASK (((1 << XS1_L_BOOT_STATUS_LEDS_SIZE) - 1) << XS1_L_BOOT_STATUS_LEDS_SHIFT)
#define XS1_L_BOOT_STATUS_LEDS(x) (((x) & XS1_L_BOOT_STATUS_LEDS_MASK) >> XS1_L_BOOT_STATUS_LEDS_SHIFT)
#define XS1_L_BOOT_STATUS_LEDS_SET(x, v) (((x) & ~XS1_L_BOOT_STATUS_LEDS_MASK) | (((v) << XS1_L_BOOT_STATUS_LEDS_SHIFT) & XS1_L_BOOT_STATUS_LEDS_MASK))
#define XS1_L_BOOT_STATUS_BITS_SHIFT 0x4
#define XS1_L_BOOT_STATUS_BITS_SIZE 0x1c
#define XS1_L_BOOT_STATUS_BITS_MASK (((1 << XS1_L_BOOT_STATUS_BITS_SIZE) - 1) << XS1_L_BOOT_STATUS_BITS_SHIFT)
#define XS1_L_BOOT_STATUS_BITS(x) (((x) & XS1_L_BOOT_STATUS_BITS_MASK) >> XS1_L_BOOT_STATUS_BITS_SHIFT)
#define XS1_L_BOOT_STATUS_BITS_SET(x, v) (((x) & ~XS1_L_BOOT_STATUS_BITS_MASK) | (((v) << XS1_L_BOOT_STATUS_BITS_SHIFT) & XS1_L_BOOT_STATUS_BITS_MASK))
#define XS1_L_RING_OSC_PERPH_ENABLE_SHIFT 0x0
#define XS1_L_RING_OSC_PERPH_ENABLE_SIZE 0x1
#define XS1_L_RING_OSC_PERPH_ENABLE_MASK (((1 << XS1_L_RING_OSC_PERPH_ENABLE_SIZE) - 1) << XS1_L_RING_OSC_PERPH_ENABLE_SHIFT)
#define XS1_L_RING_OSC_PERPH_ENABLE(x) (((x) & XS1_L_RING_OSC_PERPH_ENABLE_MASK) >> XS1_L_RING_OSC_PERPH_ENABLE_SHIFT)
#define XS1_L_RING_OSC_PERPH_ENABLE_SET(x, v) (((x) & ~XS1_L_RING_OSC_PERPH_ENABLE_MASK) | (((v) << XS1_L_RING_OSC_PERPH_ENABLE_SHIFT) & XS1_L_RING_OSC_PERPH_ENABLE_MASK))
#define XS1_L_RING_OSC_CORE_ENABLE_SHIFT 0x1
#define XS1_L_RING_OSC_CORE_ENABLE_SIZE 0x1
#define XS1_L_RING_OSC_CORE_ENABLE_MASK (((1 << XS1_L_RING_OSC_CORE_ENABLE_SIZE) - 1) << XS1_L_RING_OSC_CORE_ENABLE_SHIFT)
#define XS1_L_RING_OSC_CORE_ENABLE(x) (((x) & XS1_L_RING_OSC_CORE_ENABLE_MASK) >> XS1_L_RING_OSC_CORE_ENABLE_SHIFT)
#define XS1_L_RING_OSC_CORE_ENABLE_SET(x, v) (((x) & ~XS1_L_RING_OSC_CORE_ENABLE_MASK) | (((v) << XS1_L_RING_OSC_CORE_ENABLE_SHIFT) & XS1_L_RING_OSC_CORE_ENABLE_MASK))
#define XS1_L_RING_OSC_DATA_SHIFT 0x0
#define XS1_L_RING_OSC_DATA_SIZE 0x10
#define XS1_L_RING_OSC_DATA_MASK (((1 << XS1_L_RING_OSC_DATA_SIZE) - 1) << XS1_L_RING_OSC_DATA_SHIFT)
#define XS1_L_RING_OSC_DATA(x) (((x) & XS1_L_RING_OSC_DATA_MASK) >> XS1_L_RING_OSC_DATA_SHIFT)
#define XS1_L_RING_OSC_DATA_SET(x, v) (((x) & ~XS1_L_RING_OSC_DATA_MASK) | (((v) << XS1_L_RING_OSC_DATA_SHIFT) & XS1_L_RING_OSC_DATA_MASK))
#define XS1_L_PCU_DATA32_SHIFT 0x0
#define XS1_L_PCU_DATA32_SIZE 0x20
#define XS1_L_PCU_DATA32_MASK (((1 << XS1_L_PCU_DATA32_SIZE) - 1) << XS1_L_PCU_DATA32_SHIFT)
#define XS1_L_PCU_DATA32(x) (((x) & XS1_L_PCU_DATA32_MASK) >> XS1_L_PCU_DATA32_SHIFT)
#define XS1_L_PCU_DATA32_SET(x, v) (((x) & ~XS1_L_PCU_DATA32_MASK) | (((v) << XS1_L_PCU_DATA32_SHIFT) & XS1_L_PCU_DATA32_MASK))
#define XS1_L_PCU_DATA16_SHIFT 0x0
#define XS1_L_PCU_DATA16_SIZE 0x10
#define XS1_L_PCU_DATA16_MASK (((1 << XS1_L_PCU_DATA16_SIZE) - 1) << XS1_L_PCU_DATA16_SHIFT)
#define XS1_L_PCU_DATA16(x) (((x) & XS1_L_PCU_DATA16_MASK) >> XS1_L_PCU_DATA16_SHIFT)
#define XS1_L_PCU_DATA16_SET(x, v) (((x) & ~XS1_L_PCU_DATA16_MASK) | (((v) << XS1_L_PCU_DATA16_SHIFT) & XS1_L_PCU_DATA16_MASK))
#define XS1_L_PCU_CTRL_SHIFT 0x0
#define XS1_L_PCU_CTRL_SIZE 0x1
#define XS1_L_PCU_CTRL_MASK (((1 << XS1_L_PCU_CTRL_SIZE) - 1) << XS1_L_PCU_CTRL_SHIFT)
#define XS1_L_PCU_CTRL(x) (((x) & XS1_L_PCU_CTRL_MASK) >> XS1_L_PCU_CTRL_SHIFT)
#define XS1_L_PCU_CTRL_SET(x, v) (((x) & ~XS1_L_PCU_CTRL_MASK) | (((v) << XS1_L_PCU_CTRL_SHIFT) & XS1_L_PCU_CTRL_MASK))
#define XS1_L_PLL_CLK_DIVIDER_SHIFT 0x0
#define XS1_L_PLL_CLK_DIVIDER_SIZE 0x8
#define XS1_L_PLL_CLK_DIVIDER_MASK (((1 << XS1_L_PLL_CLK_DIVIDER_SIZE) - 1) << XS1_L_PLL_CLK_DIVIDER_SHIFT)
#define XS1_L_PLL_CLK_DIVIDER(x) (((x) & XS1_L_PLL_CLK_DIVIDER_MASK) >> XS1_L_PLL_CLK_DIVIDER_SHIFT)
#define XS1_L_PLL_CLK_DIVIDER_SET(x, v) (((x) & ~XS1_L_PLL_CLK_DIVIDER_MASK) | (((v) << XS1_L_PLL_CLK_DIVIDER_SHIFT) & XS1_L_PLL_CLK_DIVIDER_MASK))
#define XS1_L_THREAD_CTRL0_INUSE_SHIFT 0x0
#define XS1_L_THREAD_CTRL0_INUSE_SIZE 0x1
#define XS1_L_THREAD_CTRL0_INUSE_MASK (((1 << XS1_L_THREAD_CTRL0_INUSE_SIZE) - 1) << XS1_L_THREAD_CTRL0_INUSE_SHIFT)
#define XS1_L_THREAD_CTRL0_INUSE(x) (((x) & XS1_L_THREAD_CTRL0_INUSE_MASK) >> XS1_L_THREAD_CTRL0_INUSE_SHIFT)
#define XS1_L_THREAD_CTRL0_INUSE_SET(x, v) (((x) & ~XS1_L_THREAD_CTRL0_INUSE_MASK) | (((v) << XS1_L_THREAD_CTRL0_INUSE_SHIFT) & XS1_L_THREAD_CTRL0_INUSE_MASK))
#define XS1_L_THREAD_CTRL0_MSYNC_SHIFT 0x1
#define XS1_L_THREAD_CTRL0_MSYNC_SIZE 0x1
#define XS1_L_THREAD_CTRL0_MSYNC_MASK (((1 << XS1_L_THREAD_CTRL0_MSYNC_SIZE) - 1) << XS1_L_THREAD_CTRL0_MSYNC_SHIFT)
#define XS1_L_THREAD_CTRL0_MSYNC(x) (((x) & XS1_L_THREAD_CTRL0_MSYNC_MASK) >> XS1_L_THREAD_CTRL0_MSYNC_SHIFT)
#define XS1_L_THREAD_CTRL0_MSYNC_SET(x, v) (((x) & ~XS1_L_THREAD_CTRL0_MSYNC_MASK) | (((v) << XS1_L_THREAD_CTRL0_MSYNC_SHIFT) & XS1_L_THREAD_CTRL0_MSYNC_MASK))
#define XS1_L_THREAD_CTRL0_SSYNC_SHIFT 0x2
#define XS1_L_THREAD_CTRL0_SSYNC_SIZE 0x1
#define XS1_L_THREAD_CTRL0_SSYNC_MASK (((1 << XS1_L_THREAD_CTRL0_SSYNC_SIZE) - 1) << XS1_L_THREAD_CTRL0_SSYNC_SHIFT)
#define XS1_L_THREAD_CTRL0_SSYNC(x) (((x) & XS1_L_THREAD_CTRL0_SSYNC_MASK) >> XS1_L_THREAD_CTRL0_SSYNC_SHIFT)
#define XS1_L_THREAD_CTRL0_SSYNC_SET(x, v) (((x) & ~XS1_L_THREAD_CTRL0_SSYNC_MASK) | (((v) << XS1_L_THREAD_CTRL0_SSYNC_SHIFT) & XS1_L_THREAD_CTRL0_SSYNC_MASK))
#define XS1_L_THREAD_CTRL0_MASTER_SHIFT 0x8
#define XS1_L_THREAD_CTRL0_MASTER_SIZE 0x8
#define XS1_L_THREAD_CTRL0_MASTER_MASK (((1 << XS1_L_THREAD_CTRL0_MASTER_SIZE) - 1) << XS1_L_THREAD_CTRL0_MASTER_SHIFT)
#define XS1_L_THREAD_CTRL0_MASTER(x) (((x) & XS1_L_THREAD_CTRL0_MASTER_MASK) >> XS1_L_THREAD_CTRL0_MASTER_SHIFT)
#define XS1_L_THREAD_CTRL0_MASTER_SET(x, v) (((x) & ~XS1_L_THREAD_CTRL0_MASTER_MASK) | (((v) << XS1_L_THREAD_CTRL0_MASTER_SHIFT) & XS1_L_THREAD_CTRL0_MASTER_MASK))
#define XS1_L_PORT_CTRL0_INUSE_SHIFT 0x0
#define XS1_L_PORT_CTRL0_INUSE_SIZE 0x1
#define XS1_L_PORT_CTRL0_INUSE_MASK (((1 << XS1_L_PORT_CTRL0_INUSE_SIZE) - 1) << XS1_L_PORT_CTRL0_INUSE_SHIFT)
#define XS1_L_PORT_CTRL0_INUSE(x) (((x) & XS1_L_PORT_CTRL0_INUSE_MASK) >> XS1_L_PORT_CTRL0_INUSE_SHIFT)
#define XS1_L_PORT_CTRL0_INUSE_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_INUSE_MASK) | (((v) << XS1_L_PORT_CTRL0_INUSE_SHIFT) & XS1_L_PORT_CTRL0_INUSE_MASK))
#define XS1_L_PORT_CTRL0_IE_MODE_SHIFT 0x1
#define XS1_L_PORT_CTRL0_IE_MODE_SIZE 0x1
#define XS1_L_PORT_CTRL0_IE_MODE_MASK (((1 << XS1_L_PORT_CTRL0_IE_MODE_SIZE) - 1) << XS1_L_PORT_CTRL0_IE_MODE_SHIFT)
#define XS1_L_PORT_CTRL0_IE_MODE(x) (((x) & XS1_L_PORT_CTRL0_IE_MODE_MASK) >> XS1_L_PORT_CTRL0_IE_MODE_SHIFT)
#define XS1_L_PORT_CTRL0_IE_MODE_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_IE_MODE_MASK) | (((v) << XS1_L_PORT_CTRL0_IE_MODE_SHIFT) & XS1_L_PORT_CTRL0_IE_MODE_MASK))
#define XS1_L_PORT_CTRL0_IE_ENABLED_SHIFT 0x2
#define XS1_L_PORT_CTRL0_IE_ENABLED_SIZE 0x1
#define XS1_L_PORT_CTRL0_IE_ENABLED_MASK (((1 << XS1_L_PORT_CTRL0_IE_ENABLED_SIZE) - 1) << XS1_L_PORT_CTRL0_IE_ENABLED_SHIFT)
#define XS1_L_PORT_CTRL0_IE_ENABLED(x) (((x) & XS1_L_PORT_CTRL0_IE_ENABLED_MASK) >> XS1_L_PORT_CTRL0_IE_ENABLED_SHIFT)
#define XS1_L_PORT_CTRL0_IE_ENABLED_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_IE_ENABLED_MASK) | (((v) << XS1_L_PORT_CTRL0_IE_ENABLED_SHIFT) & XS1_L_PORT_CTRL0_IE_ENABLED_MASK))
#define XS1_L_PORT_CTRL0_DIRECTION_SHIFT 0x3
#define XS1_L_PORT_CTRL0_DIRECTION_SIZE 0x1
#define XS1_L_PORT_CTRL0_DIRECTION_MASK (((1 << XS1_L_PORT_CTRL0_DIRECTION_SIZE) - 1) << XS1_L_PORT_CTRL0_DIRECTION_SHIFT)
#define XS1_L_PORT_CTRL0_DIRECTION(x) (((x) & XS1_L_PORT_CTRL0_DIRECTION_MASK) >> XS1_L_PORT_CTRL0_DIRECTION_SHIFT)
#define XS1_L_PORT_CTRL0_DIRECTION_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_DIRECTION_MASK) | (((v) << XS1_L_PORT_CTRL0_DIRECTION_SHIFT) & XS1_L_PORT_CTRL0_DIRECTION_MASK))
#define XS1_L_PORT_CTRL0_COND_SHIFT 0x4
#define XS1_L_PORT_CTRL0_COND_SIZE 0x4
#define XS1_L_PORT_CTRL0_COND_MASK (((1 << XS1_L_PORT_CTRL0_COND_SIZE) - 1) << XS1_L_PORT_CTRL0_COND_SHIFT)
#define XS1_L_PORT_CTRL0_COND(x) (((x) & XS1_L_PORT_CTRL0_COND_MASK) >> XS1_L_PORT_CTRL0_COND_SHIFT)
#define XS1_L_PORT_CTRL0_COND_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_COND_MASK) | (((v) << XS1_L_PORT_CTRL0_COND_SHIFT) & XS1_L_PORT_CTRL0_COND_MASK))
#define XS1_L_PORT_CTRL0_MASTER_SLAVE_SHIFT 0x8
#define XS1_L_PORT_CTRL0_MASTER_SLAVE_SIZE 0x1
#define XS1_L_PORT_CTRL0_MASTER_SLAVE_MASK (((1 << XS1_L_PORT_CTRL0_MASTER_SLAVE_SIZE) - 1) << XS1_L_PORT_CTRL0_MASTER_SLAVE_SHIFT)
#define XS1_L_PORT_CTRL0_MASTER_SLAVE(x) (((x) & XS1_L_PORT_CTRL0_MASTER_SLAVE_MASK) >> XS1_L_PORT_CTRL0_MASTER_SLAVE_SHIFT)
#define XS1_L_PORT_CTRL0_MASTER_SLAVE_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_MASTER_SLAVE_MASK) | (((v) << XS1_L_PORT_CTRL0_MASTER_SLAVE_SHIFT) & XS1_L_PORT_CTRL0_MASTER_SLAVE_MASK))
#define XS1_L_PORT_CTRL0_BUFFERS_SHIFT 0x9
#define XS1_L_PORT_CTRL0_BUFFERS_SIZE 0x1
#define XS1_L_PORT_CTRL0_BUFFERS_MASK (((1 << XS1_L_PORT_CTRL0_BUFFERS_SIZE) - 1) << XS1_L_PORT_CTRL0_BUFFERS_SHIFT)
#define XS1_L_PORT_CTRL0_BUFFERS(x) (((x) & XS1_L_PORT_CTRL0_BUFFERS_MASK) >> XS1_L_PORT_CTRL0_BUFFERS_SHIFT)
#define XS1_L_PORT_CTRL0_BUFFERS_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_BUFFERS_MASK) | (((v) << XS1_L_PORT_CTRL0_BUFFERS_SHIFT) & XS1_L_PORT_CTRL0_BUFFERS_MASK))
#define XS1_L_PORT_CTRL0_READY_MODE_SHIFT 0xa
#define XS1_L_PORT_CTRL0_READY_MODE_SIZE 0x2
#define XS1_L_PORT_CTRL0_READY_MODE_MASK (((1 << XS1_L_PORT_CTRL0_READY_MODE_SIZE) - 1) << XS1_L_PORT_CTRL0_READY_MODE_SHIFT)
#define XS1_L_PORT_CTRL0_READY_MODE(x) (((x) & XS1_L_PORT_CTRL0_READY_MODE_MASK) >> XS1_L_PORT_CTRL0_READY_MODE_SHIFT)
#define XS1_L_PORT_CTRL0_READY_MODE_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_READY_MODE_MASK) | (((v) << XS1_L_PORT_CTRL0_READY_MODE_SHIFT) & XS1_L_PORT_CTRL0_READY_MODE_MASK))
#define XS1_L_PORT_CTRL0_PORT_TYPE_SHIFT 0xc
#define XS1_L_PORT_CTRL0_PORT_TYPE_SIZE 0x2
#define XS1_L_PORT_CTRL0_PORT_TYPE_MASK (((1 << XS1_L_PORT_CTRL0_PORT_TYPE_SIZE) - 1) << XS1_L_PORT_CTRL0_PORT_TYPE_SHIFT)
#define XS1_L_PORT_CTRL0_PORT_TYPE(x) (((x) & XS1_L_PORT_CTRL0_PORT_TYPE_MASK) >> XS1_L_PORT_CTRL0_PORT_TYPE_SHIFT)
#define XS1_L_PORT_CTRL0_PORT_TYPE_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_PORT_TYPE_MASK) | (((v) << XS1_L_PORT_CTRL0_PORT_TYPE_SHIFT) & XS1_L_PORT_CTRL0_PORT_TYPE_MASK))
#define XS1_L_PORT_CTRL0_INVERT_SHIFT 0xe
#define XS1_L_PORT_CTRL0_INVERT_SIZE 0x1
#define XS1_L_PORT_CTRL0_INVERT_MASK (((1 << XS1_L_PORT_CTRL0_INVERT_SIZE) - 1) << XS1_L_PORT_CTRL0_INVERT_SHIFT)
#define XS1_L_PORT_CTRL0_INVERT(x) (((x) & XS1_L_PORT_CTRL0_INVERT_MASK) >> XS1_L_PORT_CTRL0_INVERT_SHIFT)
#define XS1_L_PORT_CTRL0_INVERT_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_INVERT_MASK) | (((v) << XS1_L_PORT_CTRL0_INVERT_SHIFT) & XS1_L_PORT_CTRL0_INVERT_MASK))
#define XS1_L_PORT_CTRL0_SDELAY_SHIFT 0xf
#define XS1_L_PORT_CTRL0_SDELAY_SIZE 0x1
#define XS1_L_PORT_CTRL0_SDELAY_MASK (((1 << XS1_L_PORT_CTRL0_SDELAY_SIZE) - 1) << XS1_L_PORT_CTRL0_SDELAY_SHIFT)
#define XS1_L_PORT_CTRL0_SDELAY(x) (((x) & XS1_L_PORT_CTRL0_SDELAY_MASK) >> XS1_L_PORT_CTRL0_SDELAY_SHIFT)
#define XS1_L_PORT_CTRL0_SDELAY_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_SDELAY_MASK) | (((v) << XS1_L_PORT_CTRL0_SDELAY_SHIFT) & XS1_L_PORT_CTRL0_SDELAY_MASK))
#define XS1_L_PORT_CTRL0_EV_VALID_SHIFT 0x16
#define XS1_L_PORT_CTRL0_EV_VALID_SIZE 0x1
#define XS1_L_PORT_CTRL0_EV_VALID_MASK (((1 << XS1_L_PORT_CTRL0_EV_VALID_SIZE) - 1) << XS1_L_PORT_CTRL0_EV_VALID_SHIFT)
#define XS1_L_PORT_CTRL0_EV_VALID(x) (((x) & XS1_L_PORT_CTRL0_EV_VALID_MASK) >> XS1_L_PORT_CTRL0_EV_VALID_SHIFT)
#define XS1_L_PORT_CTRL0_EV_VALID_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_EV_VALID_MASK) | (((v) << XS1_L_PORT_CTRL0_EV_VALID_SHIFT) & XS1_L_PORT_CTRL0_EV_VALID_MASK))
#define XS1_L_PORT_CTRL0_T_WAITING_SHIFT 0x17
#define XS1_L_PORT_CTRL0_T_WAITING_SIZE 0x1
#define XS1_L_PORT_CTRL0_T_WAITING_MASK (((1 << XS1_L_PORT_CTRL0_T_WAITING_SIZE) - 1) << XS1_L_PORT_CTRL0_T_WAITING_SHIFT)
#define XS1_L_PORT_CTRL0_T_WAITING(x) (((x) & XS1_L_PORT_CTRL0_T_WAITING_MASK) >> XS1_L_PORT_CTRL0_T_WAITING_SHIFT)
#define XS1_L_PORT_CTRL0_T_WAITING_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_T_WAITING_MASK) | (((v) << XS1_L_PORT_CTRL0_T_WAITING_SHIFT) & XS1_L_PORT_CTRL0_T_WAITING_MASK))
#define XS1_L_PORT_CTRL0_T_NUM_SHIFT 0x18
#define XS1_L_PORT_CTRL0_T_NUM_SIZE 0x8
#define XS1_L_PORT_CTRL0_T_NUM_MASK (((1 << XS1_L_PORT_CTRL0_T_NUM_SIZE) - 1) << XS1_L_PORT_CTRL0_T_NUM_SHIFT)
#define XS1_L_PORT_CTRL0_T_NUM(x) (((x) & XS1_L_PORT_CTRL0_T_NUM_MASK) >> XS1_L_PORT_CTRL0_T_NUM_SHIFT)
#define XS1_L_PORT_CTRL0_T_NUM_SET(x, v) (((x) & ~XS1_L_PORT_CTRL0_T_NUM_MASK) | (((v) << XS1_L_PORT_CTRL0_T_NUM_SHIFT) & XS1_L_PORT_CTRL0_T_NUM_MASK))
#define XS1_L_PORT_CTRL1_DRIVE_SHIFT 0x0
#define XS1_L_PORT_CTRL1_DRIVE_SIZE 0x8
#define XS1_L_PORT_CTRL1_DRIVE_MASK (((1 << XS1_L_PORT_CTRL1_DRIVE_SIZE) - 1) << XS1_L_PORT_CTRL1_DRIVE_SHIFT)
#define XS1_L_PORT_CTRL1_DRIVE(x) (((x) & XS1_L_PORT_CTRL1_DRIVE_MASK) >> XS1_L_PORT_CTRL1_DRIVE_SHIFT)
#define XS1_L_PORT_CTRL1_DRIVE_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_DRIVE_MASK) | (((v) << XS1_L_PORT_CTRL1_DRIVE_SHIFT) & XS1_L_PORT_CTRL1_DRIVE_MASK))
#define XS1_L_PORT_CTRL1_TWIDTH_SHIFT 0x8
#define XS1_L_PORT_CTRL1_TWIDTH_SIZE 0x8
#define XS1_L_PORT_CTRL1_TWIDTH_MASK (((1 << XS1_L_PORT_CTRL1_TWIDTH_SIZE) - 1) << XS1_L_PORT_CTRL1_TWIDTH_SHIFT)
#define XS1_L_PORT_CTRL1_TWIDTH(x) (((x) & XS1_L_PORT_CTRL1_TWIDTH_MASK) >> XS1_L_PORT_CTRL1_TWIDTH_SHIFT)
#define XS1_L_PORT_CTRL1_TWIDTH_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_TWIDTH_MASK) | (((v) << XS1_L_PORT_CTRL1_TWIDTH_SHIFT) & XS1_L_PORT_CTRL1_TWIDTH_MASK))
#define XS1_L_PORT_CTRL1_SREG_COUNT_SHIFT 0x10
#define XS1_L_PORT_CTRL1_SREG_COUNT_SIZE 0x8
#define XS1_L_PORT_CTRL1_SREG_COUNT_MASK (((1 << XS1_L_PORT_CTRL1_SREG_COUNT_SIZE) - 1) << XS1_L_PORT_CTRL1_SREG_COUNT_SHIFT)
#define XS1_L_PORT_CTRL1_SREG_COUNT(x) (((x) & XS1_L_PORT_CTRL1_SREG_COUNT_MASK) >> XS1_L_PORT_CTRL1_SREG_COUNT_SHIFT)
#define XS1_L_PORT_CTRL1_SREG_COUNT_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_SREG_COUNT_MASK) | (((v) << XS1_L_PORT_CTRL1_SREG_COUNT_SHIFT) & XS1_L_PORT_CTRL1_SREG_COUNT_MASK))
#define XS1_L_PORT_CTRL1_TREG_FULL_SHIFT 0x18
#define XS1_L_PORT_CTRL1_TREG_FULL_SIZE 0x1
#define XS1_L_PORT_CTRL1_TREG_FULL_MASK (((1 << XS1_L_PORT_CTRL1_TREG_FULL_SIZE) - 1) << XS1_L_PORT_CTRL1_TREG_FULL_SHIFT)
#define XS1_L_PORT_CTRL1_TREG_FULL(x) (((x) & XS1_L_PORT_CTRL1_TREG_FULL_MASK) >> XS1_L_PORT_CTRL1_TREG_FULL_SHIFT)
#define XS1_L_PORT_CTRL1_TREG_FULL_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_TREG_FULL_MASK) | (((v) << XS1_L_PORT_CTRL1_TREG_FULL_SHIFT) & XS1_L_PORT_CTRL1_TREG_FULL_MASK))
#define XS1_L_PORT_CTRL1_CHANGE_DIR_SHIFT 0x19
#define XS1_L_PORT_CTRL1_CHANGE_DIR_SIZE 0x1
#define XS1_L_PORT_CTRL1_CHANGE_DIR_MASK (((1 << XS1_L_PORT_CTRL1_CHANGE_DIR_SIZE) - 1) << XS1_L_PORT_CTRL1_CHANGE_DIR_SHIFT)
#define XS1_L_PORT_CTRL1_CHANGE_DIR(x) (((x) & XS1_L_PORT_CTRL1_CHANGE_DIR_MASK) >> XS1_L_PORT_CTRL1_CHANGE_DIR_SHIFT)
#define XS1_L_PORT_CTRL1_CHANGE_DIR_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_CHANGE_DIR_MASK) | (((v) << XS1_L_PORT_CTRL1_CHANGE_DIR_SHIFT) & XS1_L_PORT_CTRL1_CHANGE_DIR_MASK))
#define XS1_L_PORT_CTRL1_SYNCR_SHIFT 0x1a
#define XS1_L_PORT_CTRL1_SYNCR_SIZE 0x1
#define XS1_L_PORT_CTRL1_SYNCR_MASK (((1 << XS1_L_PORT_CTRL1_SYNCR_SIZE) - 1) << XS1_L_PORT_CTRL1_SYNCR_SHIFT)
#define XS1_L_PORT_CTRL1_SYNCR(x) (((x) & XS1_L_PORT_CTRL1_SYNCR_MASK) >> XS1_L_PORT_CTRL1_SYNCR_SHIFT)
#define XS1_L_PORT_CTRL1_SYNCR_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_SYNCR_MASK) | (((v) << XS1_L_PORT_CTRL1_SYNCR_SHIFT) & XS1_L_PORT_CTRL1_SYNCR_MASK))
#define XS1_L_PORT_CTRL1_INST_COMMITTED_SHIFT 0x1b
#define XS1_L_PORT_CTRL1_INST_COMMITTED_SIZE 0x1
#define XS1_L_PORT_CTRL1_INST_COMMITTED_MASK (((1 << XS1_L_PORT_CTRL1_INST_COMMITTED_SIZE) - 1) << XS1_L_PORT_CTRL1_INST_COMMITTED_SHIFT)
#define XS1_L_PORT_CTRL1_INST_COMMITTED(x) (((x) & XS1_L_PORT_CTRL1_INST_COMMITTED_MASK) >> XS1_L_PORT_CTRL1_INST_COMMITTED_SHIFT)
#define XS1_L_PORT_CTRL1_INST_COMMITTED_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_INST_COMMITTED_MASK) | (((v) << XS1_L_PORT_CTRL1_INST_COMMITTED_SHIFT) & XS1_L_PORT_CTRL1_INST_COMMITTED_MASK))
#define XS1_L_PORT_CTRL1_HOLD_DATA_SHIFT 0x1c
#define XS1_L_PORT_CTRL1_HOLD_DATA_SIZE 0x1
#define XS1_L_PORT_CTRL1_HOLD_DATA_MASK (((1 << XS1_L_PORT_CTRL1_HOLD_DATA_SIZE) - 1) << XS1_L_PORT_CTRL1_HOLD_DATA_SHIFT)
#define XS1_L_PORT_CTRL1_HOLD_DATA(x) (((x) & XS1_L_PORT_CTRL1_HOLD_DATA_MASK) >> XS1_L_PORT_CTRL1_HOLD_DATA_SHIFT)
#define XS1_L_PORT_CTRL1_HOLD_DATA_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_HOLD_DATA_MASK) | (((v) << XS1_L_PORT_CTRL1_HOLD_DATA_SHIFT) & XS1_L_PORT_CTRL1_HOLD_DATA_MASK))
#define XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SHIFT 0x1d
#define XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SIZE 0x1
#define XS1_L_PORT_CTRL1_WAIT_FOR_TIME_MASK (((1 << XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SIZE) - 1) << XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SHIFT)
#define XS1_L_PORT_CTRL1_WAIT_FOR_TIME(x) (((x) & XS1_L_PORT_CTRL1_WAIT_FOR_TIME_MASK) >> XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SHIFT)
#define XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_WAIT_FOR_TIME_MASK) | (((v) << XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SHIFT) & XS1_L_PORT_CTRL1_WAIT_FOR_TIME_MASK))
#define XS1_L_PORT_CTRL1_TIMEMET_SHIFT 0x1e
#define XS1_L_PORT_CTRL1_TIMEMET_SIZE 0x1
#define XS1_L_PORT_CTRL1_TIMEMET_MASK (((1 << XS1_L_PORT_CTRL1_TIMEMET_SIZE) - 1) << XS1_L_PORT_CTRL1_TIMEMET_SHIFT)
#define XS1_L_PORT_CTRL1_TIMEMET(x) (((x) & XS1_L_PORT_CTRL1_TIMEMET_MASK) >> XS1_L_PORT_CTRL1_TIMEMET_SHIFT)
#define XS1_L_PORT_CTRL1_TIMEMET_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_TIMEMET_MASK) | (((v) << XS1_L_PORT_CTRL1_TIMEMET_SHIFT) & XS1_L_PORT_CTRL1_TIMEMET_MASK))
#define XS1_L_PORT_CTRL1_ENDIN_SHIFT 0x1f
#define XS1_L_PORT_CTRL1_ENDIN_SIZE 0x1
#define XS1_L_PORT_CTRL1_ENDIN_MASK (((1 << XS1_L_PORT_CTRL1_ENDIN_SIZE) - 1) << XS1_L_PORT_CTRL1_ENDIN_SHIFT)
#define XS1_L_PORT_CTRL1_ENDIN(x) (((x) & XS1_L_PORT_CTRL1_ENDIN_MASK) >> XS1_L_PORT_CTRL1_ENDIN_SHIFT)
#define XS1_L_PORT_CTRL1_ENDIN_SET(x, v) (((x) & ~XS1_L_PORT_CTRL1_ENDIN_MASK) | (((v) << XS1_L_PORT_CTRL1_ENDIN_SHIFT) & XS1_L_PORT_CTRL1_ENDIN_MASK))
#define XS1_L_PORT_CTRL2_TIME_SHIFT 0x0
#define XS1_L_PORT_CTRL2_TIME_SIZE 0x10
#define XS1_L_PORT_CTRL2_TIME_MASK (((1 << XS1_L_PORT_CTRL2_TIME_SIZE) - 1) << XS1_L_PORT_CTRL2_TIME_SHIFT)
#define XS1_L_PORT_CTRL2_TIME(x) (((x) & XS1_L_PORT_CTRL2_TIME_MASK) >> XS1_L_PORT_CTRL2_TIME_SHIFT)
#define XS1_L_PORT_CTRL2_TIME_SET(x, v) (((x) & ~XS1_L_PORT_CTRL2_TIME_MASK) | (((v) << XS1_L_PORT_CTRL2_TIME_SHIFT) & XS1_L_PORT_CTRL2_TIME_MASK))
#define XS1_L_PORT_CTRL2_PIN_DELAY_SHIFT 0x10
#define XS1_L_PORT_CTRL2_PIN_DELAY_SIZE 0x3
#define XS1_L_PORT_CTRL2_PIN_DELAY_MASK (((1 << XS1_L_PORT_CTRL2_PIN_DELAY_SIZE) - 1) << XS1_L_PORT_CTRL2_PIN_DELAY_SHIFT)
#define XS1_L_PORT_CTRL2_PIN_DELAY(x) (((x) & XS1_L_PORT_CTRL2_PIN_DELAY_MASK) >> XS1_L_PORT_CTRL2_PIN_DELAY_SHIFT)
#define XS1_L_PORT_CTRL2_PIN_DELAY_SET(x, v) (((x) & ~XS1_L_PORT_CTRL2_PIN_DELAY_MASK) | (((v) << XS1_L_PORT_CTRL2_PIN_DELAY_SHIFT) & XS1_L_PORT_CTRL2_PIN_DELAY_MASK))
#define XS1_L_TIMER_CTRL0_INUSE_SHIFT 0x0
#define XS1_L_TIMER_CTRL0_INUSE_SIZE 0x1
#define XS1_L_TIMER_CTRL0_INUSE_MASK (((1 << XS1_L_TIMER_CTRL0_INUSE_SIZE) - 1) << XS1_L_TIMER_CTRL0_INUSE_SHIFT)
#define XS1_L_TIMER_CTRL0_INUSE(x) (((x) & XS1_L_TIMER_CTRL0_INUSE_MASK) >> XS1_L_TIMER_CTRL0_INUSE_SHIFT)
#define XS1_L_TIMER_CTRL0_INUSE_SET(x, v) (((x) & ~XS1_L_TIMER_CTRL0_INUSE_MASK) | (((v) << XS1_L_TIMER_CTRL0_INUSE_SHIFT) & XS1_L_TIMER_CTRL0_INUSE_MASK))
#define XS1_L_TIMER_CTRL0_IE_MODE_SHIFT 0x1
#define XS1_L_TIMER_CTRL0_IE_MODE_SIZE 0x1
#define XS1_L_TIMER_CTRL0_IE_MODE_MASK (((1 << XS1_L_TIMER_CTRL0_IE_MODE_SIZE) - 1) << XS1_L_TIMER_CTRL0_IE_MODE_SHIFT)
#define XS1_L_TIMER_CTRL0_IE_MODE(x) (((x) & XS1_L_TIMER_CTRL0_IE_MODE_MASK) >> XS1_L_TIMER_CTRL0_IE_MODE_SHIFT)
#define XS1_L_TIMER_CTRL0_IE_MODE_SET(x, v) (((x) & ~XS1_L_TIMER_CTRL0_IE_MODE_MASK) | (((v) << XS1_L_TIMER_CTRL0_IE_MODE_SHIFT) & XS1_L_TIMER_CTRL0_IE_MODE_MASK))
#define XS1_L_TIMER_CTRL0_IE_ENABLED_SHIFT 0x2
#define XS1_L_TIMER_CTRL0_IE_ENABLED_SIZE 0x1
#define XS1_L_TIMER_CTRL0_IE_ENABLED_MASK (((1 << XS1_L_TIMER_CTRL0_IE_ENABLED_SIZE) - 1) << XS1_L_TIMER_CTRL0_IE_ENABLED_SHIFT)
#define XS1_L_TIMER_CTRL0_IE_ENABLED(x) (((x) & XS1_L_TIMER_CTRL0_IE_ENABLED_MASK) >> XS1_L_TIMER_CTRL0_IE_ENABLED_SHIFT)
#define XS1_L_TIMER_CTRL0_IE_ENABLED_SET(x, v) (((x) & ~XS1_L_TIMER_CTRL0_IE_ENABLED_MASK) | (((v) << XS1_L_TIMER_CTRL0_IE_ENABLED_SHIFT) & XS1_L_TIMER_CTRL0_IE_ENABLED_MASK))
#define XS1_L_TIMER_CTRL0_READY_SHIFT 0x3
#define XS1_L_TIMER_CTRL0_READY_SIZE 0x1
#define XS1_L_TIMER_CTRL0_READY_MASK (((1 << XS1_L_TIMER_CTRL0_READY_SIZE) - 1) << XS1_L_TIMER_CTRL0_READY_SHIFT)
#define XS1_L_TIMER_CTRL0_READY(x) (((x) & XS1_L_TIMER_CTRL0_READY_MASK) >> XS1_L_TIMER_CTRL0_READY_SHIFT)
#define XS1_L_TIMER_CTRL0_READY_SET(x, v) (((x) & ~XS1_L_TIMER_CTRL0_READY_MASK) | (((v) << XS1_L_TIMER_CTRL0_READY_SHIFT) & XS1_L_TIMER_CTRL0_READY_MASK))
#define XS1_L_TIMER_CTRL0_COND_SHIFT 0x4
#define XS1_L_TIMER_CTRL0_COND_SIZE 0x1
#define XS1_L_TIMER_CTRL0_COND_MASK (((1 << XS1_L_TIMER_CTRL0_COND_SIZE) - 1) << XS1_L_TIMER_CTRL0_COND_SHIFT)
#define XS1_L_TIMER_CTRL0_COND(x) (((x) & XS1_L_TIMER_CTRL0_COND_MASK) >> XS1_L_TIMER_CTRL0_COND_SHIFT)
#define XS1_L_TIMER_CTRL0_COND_SET(x, v) (((x) & ~XS1_L_TIMER_CTRL0_COND_MASK) | (((v) << XS1_L_TIMER_CTRL0_COND_SHIFT) & XS1_L_TIMER_CTRL0_COND_MASK))
#define XS1_L_TIMER_CTRL0_EV_VALID_SHIFT 0x8
#define XS1_L_TIMER_CTRL0_EV_VALID_SIZE 0x1
#define XS1_L_TIMER_CTRL0_EV_VALID_MASK (((1 << XS1_L_TIMER_CTRL0_EV_VALID_SIZE) - 1) << XS1_L_TIMER_CTRL0_EV_VALID_SHIFT)
#define XS1_L_TIMER_CTRL0_EV_VALID(x) (((x) & XS1_L_TIMER_CTRL0_EV_VALID_MASK) >> XS1_L_TIMER_CTRL0_EV_VALID_SHIFT)
#define XS1_L_TIMER_CTRL0_EV_VALID_SET(x, v) (((x) & ~XS1_L_TIMER_CTRL0_EV_VALID_MASK) | (((v) << XS1_L_TIMER_CTRL0_EV_VALID_SHIFT) & XS1_L_TIMER_CTRL0_EV_VALID_MASK))
#define XS1_L_TIMER_CTRL0_T_WAITING_SHIFT 0x17
#define XS1_L_TIMER_CTRL0_T_WAITING_SIZE 0x1
#define XS1_L_TIMER_CTRL0_T_WAITING_MASK (((1 << XS1_L_TIMER_CTRL0_T_WAITING_SIZE) - 1) << XS1_L_TIMER_CTRL0_T_WAITING_SHIFT)
#define XS1_L_TIMER_CTRL0_T_WAITING(x) (((x) & XS1_L_TIMER_CTRL0_T_WAITING_MASK) >> XS1_L_TIMER_CTRL0_T_WAITING_SHIFT)
#define XS1_L_TIMER_CTRL0_T_WAITING_SET(x, v) (((x) & ~XS1_L_TIMER_CTRL0_T_WAITING_MASK) | (((v) << XS1_L_TIMER_CTRL0_T_WAITING_SHIFT) & XS1_L_TIMER_CTRL0_T_WAITING_MASK))
#define XS1_L_TIMER_CTRL0_T_NUM_SHIFT 0x18
#define XS1_L_TIMER_CTRL0_T_NUM_SIZE 0x8
#define XS1_L_TIMER_CTRL0_T_NUM_MASK (((1 << XS1_L_TIMER_CTRL0_T_NUM_SIZE) - 1) << XS1_L_TIMER_CTRL0_T_NUM_SHIFT)
#define XS1_L_TIMER_CTRL0_T_NUM(x) (((x) & XS1_L_TIMER_CTRL0_T_NUM_MASK) >> XS1_L_TIMER_CTRL0_T_NUM_SHIFT)
#define XS1_L_TIMER_CTRL0_T_NUM_SET(x, v) (((x) & ~XS1_L_TIMER_CTRL0_T_NUM_MASK) | (((v) << XS1_L_TIMER_CTRL0_T_NUM_SHIFT) & XS1_L_TIMER_CTRL0_T_NUM_MASK))
#define XS1_L_SYNC_CTRL0_INUSE_SHIFT 0x0
#define XS1_L_SYNC_CTRL0_INUSE_SIZE 0x1
#define XS1_L_SYNC_CTRL0_INUSE_MASK (((1 << XS1_L_SYNC_CTRL0_INUSE_SIZE) - 1) << XS1_L_SYNC_CTRL0_INUSE_SHIFT)
#define XS1_L_SYNC_CTRL0_INUSE(x) (((x) & XS1_L_SYNC_CTRL0_INUSE_MASK) >> XS1_L_SYNC_CTRL0_INUSE_SHIFT)
#define XS1_L_SYNC_CTRL0_INUSE_SET(x, v) (((x) & ~XS1_L_SYNC_CTRL0_INUSE_MASK) | (((v) << XS1_L_SYNC_CTRL0_INUSE_SHIFT) & XS1_L_SYNC_CTRL0_INUSE_MASK))
#define XS1_L_SYNC_CTRL0_MSYNCED_SHIFT 0x1
#define XS1_L_SYNC_CTRL0_MSYNCED_SIZE 0x1
#define XS1_L_SYNC_CTRL0_MSYNCED_MASK (((1 << XS1_L_SYNC_CTRL0_MSYNCED_SIZE) - 1) << XS1_L_SYNC_CTRL0_MSYNCED_SHIFT)
#define XS1_L_SYNC_CTRL0_MSYNCED(x) (((x) & XS1_L_SYNC_CTRL0_MSYNCED_MASK) >> XS1_L_SYNC_CTRL0_MSYNCED_SHIFT)
#define XS1_L_SYNC_CTRL0_MSYNCED_SET(x, v) (((x) & ~XS1_L_SYNC_CTRL0_MSYNCED_MASK) | (((v) << XS1_L_SYNC_CTRL0_MSYNCED_SHIFT) & XS1_L_SYNC_CTRL0_MSYNCED_MASK))
#define XS1_L_SYNC_CTRL0_JOIN_SHIFT 0x2
#define XS1_L_SYNC_CTRL0_JOIN_SIZE 0x1
#define XS1_L_SYNC_CTRL0_JOIN_MASK (((1 << XS1_L_SYNC_CTRL0_JOIN_SIZE) - 1) << XS1_L_SYNC_CTRL0_JOIN_SHIFT)
#define XS1_L_SYNC_CTRL0_JOIN(x) (((x) & XS1_L_SYNC_CTRL0_JOIN_MASK) >> XS1_L_SYNC_CTRL0_JOIN_SHIFT)
#define XS1_L_SYNC_CTRL0_JOIN_SET(x, v) (((x) & ~XS1_L_SYNC_CTRL0_JOIN_MASK) | (((v) << XS1_L_SYNC_CTRL0_JOIN_SHIFT) & XS1_L_SYNC_CTRL0_JOIN_MASK))
#define XS1_L_SYNC_CTRL0_MASTER_SHIFT 0x8
#define XS1_L_SYNC_CTRL0_MASTER_SIZE 0x8
#define XS1_L_SYNC_CTRL0_MASTER_MASK (((1 << XS1_L_SYNC_CTRL0_MASTER_SIZE) - 1) << XS1_L_SYNC_CTRL0_MASTER_SHIFT)
#define XS1_L_SYNC_CTRL0_MASTER(x) (((x) & XS1_L_SYNC_CTRL0_MASTER_MASK) >> XS1_L_SYNC_CTRL0_MASTER_SHIFT)
#define XS1_L_SYNC_CTRL0_MASTER_SET(x, v) (((x) & ~XS1_L_SYNC_CTRL0_MASTER_MASK) | (((v) << XS1_L_SYNC_CTRL0_MASTER_SHIFT) & XS1_L_SYNC_CTRL0_MASTER_MASK))
#define XS1_L_SYNC_TBV0_SLAVES_SHIFT 0x0
#define XS1_L_SYNC_TBV0_SLAVES_SIZE 0x8
#define XS1_L_SYNC_TBV0_SLAVES_MASK (((1 << XS1_L_SYNC_TBV0_SLAVES_SIZE) - 1) << XS1_L_SYNC_TBV0_SLAVES_SHIFT)
#define XS1_L_SYNC_TBV0_SLAVES(x) (((x) & XS1_L_SYNC_TBV0_SLAVES_MASK) >> XS1_L_SYNC_TBV0_SLAVES_SHIFT)
#define XS1_L_SYNC_TBV0_SLAVES_SET(x, v) (((x) & ~XS1_L_SYNC_TBV0_SLAVES_MASK) | (((v) << XS1_L_SYNC_TBV0_SLAVES_SHIFT) & XS1_L_SYNC_TBV0_SLAVES_MASK))
#define XS1_L_LOCK_CTRL0_INUSE_SHIFT 0x0
#define XS1_L_LOCK_CTRL0_INUSE_SIZE 0x1
#define XS1_L_LOCK_CTRL0_INUSE_MASK (((1 << XS1_L_LOCK_CTRL0_INUSE_SIZE) - 1) << XS1_L_LOCK_CTRL0_INUSE_SHIFT)
#define XS1_L_LOCK_CTRL0_INUSE(x) (((x) & XS1_L_LOCK_CTRL0_INUSE_MASK) >> XS1_L_LOCK_CTRL0_INUSE_SHIFT)
#define XS1_L_LOCK_CTRL0_INUSE_SET(x, v) (((x) & ~XS1_L_LOCK_CTRL0_INUSE_MASK) | (((v) << XS1_L_LOCK_CTRL0_INUSE_SHIFT) & XS1_L_LOCK_CTRL0_INUSE_MASK))
#define XS1_L_LOCK_CTRL0_OWNT_V_SHIFT 0x1
#define XS1_L_LOCK_CTRL0_OWNT_V_SIZE 0x1
#define XS1_L_LOCK_CTRL0_OWNT_V_MASK (((1 << XS1_L_LOCK_CTRL0_OWNT_V_SIZE) - 1) << XS1_L_LOCK_CTRL0_OWNT_V_SHIFT)
#define XS1_L_LOCK_CTRL0_OWNT_V(x) (((x) & XS1_L_LOCK_CTRL0_OWNT_V_MASK) >> XS1_L_LOCK_CTRL0_OWNT_V_SHIFT)
#define XS1_L_LOCK_CTRL0_OWNT_V_SET(x, v) (((x) & ~XS1_L_LOCK_CTRL0_OWNT_V_MASK) | (((v) << XS1_L_LOCK_CTRL0_OWNT_V_SHIFT) & XS1_L_LOCK_CTRL0_OWNT_V_MASK))
#define XS1_L_LOCK_CTRL0_OWNT_SHIFT 0x8
#define XS1_L_LOCK_CTRL0_OWNT_SIZE 0x8
#define XS1_L_LOCK_CTRL0_OWNT_MASK (((1 << XS1_L_LOCK_CTRL0_OWNT_SIZE) - 1) << XS1_L_LOCK_CTRL0_OWNT_SHIFT)
#define XS1_L_LOCK_CTRL0_OWNT(x) (((x) & XS1_L_LOCK_CTRL0_OWNT_MASK) >> XS1_L_LOCK_CTRL0_OWNT_SHIFT)
#define XS1_L_LOCK_CTRL0_OWNT_SET(x, v) (((x) & ~XS1_L_LOCK_CTRL0_OWNT_MASK) | (((v) << XS1_L_LOCK_CTRL0_OWNT_SHIFT) & XS1_L_LOCK_CTRL0_OWNT_MASK))
#define XS1_L_LOCK_TBV0_WAITING_SHIFT 0x0
#define XS1_L_LOCK_TBV0_WAITING_SIZE 0x8
#define XS1_L_LOCK_TBV0_WAITING_MASK (((1 << XS1_L_LOCK_TBV0_WAITING_SIZE) - 1) << XS1_L_LOCK_TBV0_WAITING_SHIFT)
#define XS1_L_LOCK_TBV0_WAITING(x) (((x) & XS1_L_LOCK_TBV0_WAITING_MASK) >> XS1_L_LOCK_TBV0_WAITING_SHIFT)
#define XS1_L_LOCK_TBV0_WAITING_SET(x, v) (((x) & ~XS1_L_LOCK_TBV0_WAITING_MASK) | (((v) << XS1_L_LOCK_TBV0_WAITING_SHIFT) & XS1_L_LOCK_TBV0_WAITING_MASK))
#define XS1_L_CHANEND_CTRL0_INUSE_SHIFT 0x0
#define XS1_L_CHANEND_CTRL0_INUSE_SIZE 0x1
#define XS1_L_CHANEND_CTRL0_INUSE_MASK (((1 << XS1_L_CHANEND_CTRL0_INUSE_SIZE) - 1) << XS1_L_CHANEND_CTRL0_INUSE_SHIFT)
#define XS1_L_CHANEND_CTRL0_INUSE(x) (((x) & XS1_L_CHANEND_CTRL0_INUSE_MASK) >> XS1_L_CHANEND_CTRL0_INUSE_SHIFT)
#define XS1_L_CHANEND_CTRL0_INUSE_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_INUSE_MASK) | (((v) << XS1_L_CHANEND_CTRL0_INUSE_SHIFT) & XS1_L_CHANEND_CTRL0_INUSE_MASK))
#define XS1_L_CHANEND_CTRL0_IE_MODE_SHIFT 0x1
#define XS1_L_CHANEND_CTRL0_IE_MODE_SIZE 0x1
#define XS1_L_CHANEND_CTRL0_IE_MODE_MASK (((1 << XS1_L_CHANEND_CTRL0_IE_MODE_SIZE) - 1) << XS1_L_CHANEND_CTRL0_IE_MODE_SHIFT)
#define XS1_L_CHANEND_CTRL0_IE_MODE(x) (((x) & XS1_L_CHANEND_CTRL0_IE_MODE_MASK) >> XS1_L_CHANEND_CTRL0_IE_MODE_SHIFT)
#define XS1_L_CHANEND_CTRL0_IE_MODE_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_IE_MODE_MASK) | (((v) << XS1_L_CHANEND_CTRL0_IE_MODE_SHIFT) & XS1_L_CHANEND_CTRL0_IE_MODE_MASK))
#define XS1_L_CHANEND_CTRL0_IE_ENABLED_SHIFT 0x2
#define XS1_L_CHANEND_CTRL0_IE_ENABLED_SIZE 0x1
#define XS1_L_CHANEND_CTRL0_IE_ENABLED_MASK (((1 << XS1_L_CHANEND_CTRL0_IE_ENABLED_SIZE) - 1) << XS1_L_CHANEND_CTRL0_IE_ENABLED_SHIFT)
#define XS1_L_CHANEND_CTRL0_IE_ENABLED(x) (((x) & XS1_L_CHANEND_CTRL0_IE_ENABLED_MASK) >> XS1_L_CHANEND_CTRL0_IE_ENABLED_SHIFT)
#define XS1_L_CHANEND_CTRL0_IE_ENABLED_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_IE_ENABLED_MASK) | (((v) << XS1_L_CHANEND_CTRL0_IE_ENABLED_SHIFT) & XS1_L_CHANEND_CTRL0_IE_ENABLED_MASK))
#define XS1_L_CHANEND_CTRL0_IN_READY_SHIFT 0x4
#define XS1_L_CHANEND_CTRL0_IN_READY_SIZE 0x1
#define XS1_L_CHANEND_CTRL0_IN_READY_MASK (((1 << XS1_L_CHANEND_CTRL0_IN_READY_SIZE) - 1) << XS1_L_CHANEND_CTRL0_IN_READY_SHIFT)
#define XS1_L_CHANEND_CTRL0_IN_READY(x) (((x) & XS1_L_CHANEND_CTRL0_IN_READY_MASK) >> XS1_L_CHANEND_CTRL0_IN_READY_SHIFT)
#define XS1_L_CHANEND_CTRL0_IN_READY_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_IN_READY_MASK) | (((v) << XS1_L_CHANEND_CTRL0_IN_READY_SHIFT) & XS1_L_CHANEND_CTRL0_IN_READY_MASK))
#define XS1_L_CHANEND_CTRL0_IN_WAITING_SHIFT 0x5
#define XS1_L_CHANEND_CTRL0_IN_WAITING_SIZE 0x1
#define XS1_L_CHANEND_CTRL0_IN_WAITING_MASK (((1 << XS1_L_CHANEND_CTRL0_IN_WAITING_SIZE) - 1) << XS1_L_CHANEND_CTRL0_IN_WAITING_SHIFT)
#define XS1_L_CHANEND_CTRL0_IN_WAITING(x) (((x) & XS1_L_CHANEND_CTRL0_IN_WAITING_MASK) >> XS1_L_CHANEND_CTRL0_IN_WAITING_SHIFT)
#define XS1_L_CHANEND_CTRL0_IN_WAITING_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_IN_WAITING_MASK) | (((v) << XS1_L_CHANEND_CTRL0_IN_WAITING_SHIFT) & XS1_L_CHANEND_CTRL0_IN_WAITING_MASK))
#define XS1_L_CHANEND_CTRL0_OUT_READY_SHIFT 0x6
#define XS1_L_CHANEND_CTRL0_OUT_READY_SIZE 0x1
#define XS1_L_CHANEND_CTRL0_OUT_READY_MASK (((1 << XS1_L_CHANEND_CTRL0_OUT_READY_SIZE) - 1) << XS1_L_CHANEND_CTRL0_OUT_READY_SHIFT)
#define XS1_L_CHANEND_CTRL0_OUT_READY(x) (((x) & XS1_L_CHANEND_CTRL0_OUT_READY_MASK) >> XS1_L_CHANEND_CTRL0_OUT_READY_SHIFT)
#define XS1_L_CHANEND_CTRL0_OUT_READY_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_OUT_READY_MASK) | (((v) << XS1_L_CHANEND_CTRL0_OUT_READY_SHIFT) & XS1_L_CHANEND_CTRL0_OUT_READY_MASK))
#define XS1_L_CHANEND_CTRL0_OUT_WAITING_SHIFT 0x7
#define XS1_L_CHANEND_CTRL0_OUT_WAITING_SIZE 0x1
#define XS1_L_CHANEND_CTRL0_OUT_WAITING_MASK (((1 << XS1_L_CHANEND_CTRL0_OUT_WAITING_SIZE) - 1) << XS1_L_CHANEND_CTRL0_OUT_WAITING_SHIFT)
#define XS1_L_CHANEND_CTRL0_OUT_WAITING(x) (((x) & XS1_L_CHANEND_CTRL0_OUT_WAITING_MASK) >> XS1_L_CHANEND_CTRL0_OUT_WAITING_SHIFT)
#define XS1_L_CHANEND_CTRL0_OUT_WAITING_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_OUT_WAITING_MASK) | (((v) << XS1_L_CHANEND_CTRL0_OUT_WAITING_SHIFT) & XS1_L_CHANEND_CTRL0_OUT_WAITING_MASK))
#define XS1_L_CHANEND_CTRL0_EV_VALID_SHIFT 0x8
#define XS1_L_CHANEND_CTRL0_EV_VALID_SIZE 0x1
#define XS1_L_CHANEND_CTRL0_EV_VALID_MASK (((1 << XS1_L_CHANEND_CTRL0_EV_VALID_SIZE) - 1) << XS1_L_CHANEND_CTRL0_EV_VALID_SHIFT)
#define XS1_L_CHANEND_CTRL0_EV_VALID(x) (((x) & XS1_L_CHANEND_CTRL0_EV_VALID_MASK) >> XS1_L_CHANEND_CTRL0_EV_VALID_SHIFT)
#define XS1_L_CHANEND_CTRL0_EV_VALID_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_EV_VALID_MASK) | (((v) << XS1_L_CHANEND_CTRL0_EV_VALID_SHIFT) & XS1_L_CHANEND_CTRL0_EV_VALID_MASK))
#define XS1_L_CHANEND_CTRL0_IN_T_NUM_SHIFT 0x10
#define XS1_L_CHANEND_CTRL0_IN_T_NUM_SIZE 0x8
#define XS1_L_CHANEND_CTRL0_IN_T_NUM_MASK (((1 << XS1_L_CHANEND_CTRL0_IN_T_NUM_SIZE) - 1) << XS1_L_CHANEND_CTRL0_IN_T_NUM_SHIFT)
#define XS1_L_CHANEND_CTRL0_IN_T_NUM(x) (((x) & XS1_L_CHANEND_CTRL0_IN_T_NUM_MASK) >> XS1_L_CHANEND_CTRL0_IN_T_NUM_SHIFT)
#define XS1_L_CHANEND_CTRL0_IN_T_NUM_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_IN_T_NUM_MASK) | (((v) << XS1_L_CHANEND_CTRL0_IN_T_NUM_SHIFT) & XS1_L_CHANEND_CTRL0_IN_T_NUM_MASK))
#define XS1_L_CHANEND_CTRL0_OUT_T_NUM_SHIFT 0x18
#define XS1_L_CHANEND_CTRL0_OUT_T_NUM_SIZE 0x8
#define XS1_L_CHANEND_CTRL0_OUT_T_NUM_MASK (((1 << XS1_L_CHANEND_CTRL0_OUT_T_NUM_SIZE) - 1) << XS1_L_CHANEND_CTRL0_OUT_T_NUM_SHIFT)
#define XS1_L_CHANEND_CTRL0_OUT_T_NUM(x) (((x) & XS1_L_CHANEND_CTRL0_OUT_T_NUM_MASK) >> XS1_L_CHANEND_CTRL0_OUT_T_NUM_SHIFT)
#define XS1_L_CHANEND_CTRL0_OUT_T_NUM_SET(x, v) (((x) & ~XS1_L_CHANEND_CTRL0_OUT_T_NUM_MASK) | (((v) << XS1_L_CHANEND_CTRL0_OUT_T_NUM_SHIFT) & XS1_L_CHANEND_CTRL0_OUT_T_NUM_MASK))
#define XS1_L_CLKBLK_CTRL0_INUSE_SHIFT 0x0
#define XS1_L_CLKBLK_CTRL0_INUSE_SIZE 0x1
#define XS1_L_CLKBLK_CTRL0_INUSE_MASK (((1 << XS1_L_CLKBLK_CTRL0_INUSE_SIZE) - 1) << XS1_L_CLKBLK_CTRL0_INUSE_SHIFT)
#define XS1_L_CLKBLK_CTRL0_INUSE(x) (((x) & XS1_L_CLKBLK_CTRL0_INUSE_MASK) >> XS1_L_CLKBLK_CTRL0_INUSE_SHIFT)
#define XS1_L_CLKBLK_CTRL0_INUSE_SET(x, v) (((x) & ~XS1_L_CLKBLK_CTRL0_INUSE_MASK) | (((v) << XS1_L_CLKBLK_CTRL0_INUSE_SHIFT) & XS1_L_CLKBLK_CTRL0_INUSE_MASK))
#define XS1_L_CLKBLK_CTRL0_STARTED_SHIFT 0x1
#define XS1_L_CLKBLK_CTRL0_STARTED_SIZE 0x1
#define XS1_L_CLKBLK_CTRL0_STARTED_MASK (((1 << XS1_L_CLKBLK_CTRL0_STARTED_SIZE) - 1) << XS1_L_CLKBLK_CTRL0_STARTED_SHIFT)
#define XS1_L_CLKBLK_CTRL0_STARTED(x) (((x) & XS1_L_CLKBLK_CTRL0_STARTED_MASK) >> XS1_L_CLKBLK_CTRL0_STARTED_SHIFT)
#define XS1_L_CLKBLK_CTRL0_STARTED_SET(x, v) (((x) & ~XS1_L_CLKBLK_CTRL0_STARTED_MASK) | (((v) << XS1_L_CLKBLK_CTRL0_STARTED_SHIFT) & XS1_L_CLKBLK_CTRL0_STARTED_MASK))
#define XS1_L_CLKBLK_CTRL0_STOPPING_SHIFT 0x2
#define XS1_L_CLKBLK_CTRL0_STOPPING_SIZE 0x1
#define XS1_L_CLKBLK_CTRL0_STOPPING_MASK (((1 << XS1_L_CLKBLK_CTRL0_STOPPING_SIZE) - 1) << XS1_L_CLKBLK_CTRL0_STOPPING_SHIFT)
#define XS1_L_CLKBLK_CTRL0_STOPPING(x) (((x) & XS1_L_CLKBLK_CTRL0_STOPPING_MASK) >> XS1_L_CLKBLK_CTRL0_STOPPING_SHIFT)
#define XS1_L_CLKBLK_CTRL0_STOPPING_SET(x, v) (((x) & ~XS1_L_CLKBLK_CTRL0_STOPPING_MASK) | (((v) << XS1_L_CLKBLK_CTRL0_STOPPING_SHIFT) & XS1_L_CLKBLK_CTRL0_STOPPING_MASK))
#define XS1_L_CLKBLK_CTRL0_T_WAITING_SHIFT 0x17
#define XS1_L_CLKBLK_CTRL0_T_WAITING_SIZE 0x1
#define XS1_L_CLKBLK_CTRL0_T_WAITING_MASK (((1 << XS1_L_CLKBLK_CTRL0_T_WAITING_SIZE) - 1) << XS1_L_CLKBLK_CTRL0_T_WAITING_SHIFT)
#define XS1_L_CLKBLK_CTRL0_T_WAITING(x) (((x) & XS1_L_CLKBLK_CTRL0_T_WAITING_MASK) >> XS1_L_CLKBLK_CTRL0_T_WAITING_SHIFT)
#define XS1_L_CLKBLK_CTRL0_T_WAITING_SET(x, v) (((x) & ~XS1_L_CLKBLK_CTRL0_T_WAITING_MASK) | (((v) << XS1_L_CLKBLK_CTRL0_T_WAITING_SHIFT) & XS1_L_CLKBLK_CTRL0_T_WAITING_MASK))
#define XS1_L_CLKBLK_CTRL0_T_NUM_SHIFT 0x18
#define XS1_L_CLKBLK_CTRL0_T_NUM_SIZE 0x8
#define XS1_L_CLKBLK_CTRL0_T_NUM_MASK (((1 << XS1_L_CLKBLK_CTRL0_T_NUM_SIZE) - 1) << XS1_L_CLKBLK_CTRL0_T_NUM_SHIFT)
#define XS1_L_CLKBLK_CTRL0_T_NUM(x) (((x) & XS1_L_CLKBLK_CTRL0_T_NUM_MASK) >> XS1_L_CLKBLK_CTRL0_T_NUM_SHIFT)
#define XS1_L_CLKBLK_CTRL0_T_NUM_SET(x, v) (((x) & ~XS1_L_CLKBLK_CTRL0_T_NUM_MASK) | (((v) << XS1_L_CLKBLK_CTRL0_T_NUM_SHIFT) & XS1_L_CLKBLK_CTRL0_T_NUM_MASK))
#define XS1_L_CLKBLK_CTRL1_FALL_DELAY_SHIFT 0x0
#define XS1_L_CLKBLK_CTRL1_FALL_DELAY_SIZE 0x9
#define XS1_L_CLKBLK_CTRL1_FALL_DELAY_MASK (((1 << XS1_L_CLKBLK_CTRL1_FALL_DELAY_SIZE) - 1) << XS1_L_CLKBLK_CTRL1_FALL_DELAY_SHIFT)
#define XS1_L_CLKBLK_CTRL1_FALL_DELAY(x) (((x) & XS1_L_CLKBLK_CTRL1_FALL_DELAY_MASK) >> XS1_L_CLKBLK_CTRL1_FALL_DELAY_SHIFT)
#define XS1_L_CLKBLK_CTRL1_FALL_DELAY_SET(x, v) (((x) & ~XS1_L_CLKBLK_CTRL1_FALL_DELAY_MASK) | (((v) << XS1_L_CLKBLK_CTRL1_FALL_DELAY_SHIFT) & XS1_L_CLKBLK_CTRL1_FALL_DELAY_MASK))
#define XS1_L_CLKBLK_CTRL1_RISE_DELAY_SHIFT 0x10
#define XS1_L_CLKBLK_CTRL1_RISE_DELAY_SIZE 0x9
#define XS1_L_CLKBLK_CTRL1_RISE_DELAY_MASK (((1 << XS1_L_CLKBLK_CTRL1_RISE_DELAY_SIZE) - 1) << XS1_L_CLKBLK_CTRL1_RISE_DELAY_SHIFT)
#define XS1_L_CLKBLK_CTRL1_RISE_DELAY(x) (((x) & XS1_L_CLKBLK_CTRL1_RISE_DELAY_MASK) >> XS1_L_CLKBLK_CTRL1_RISE_DELAY_SHIFT)
#define XS1_L_CLKBLK_CTRL1_RISE_DELAY_SET(x, v) (((x) & ~XS1_L_CLKBLK_CTRL1_RISE_DELAY_MASK) | (((v) << XS1_L_CLKBLK_CTRL1_RISE_DELAY_SHIFT) & XS1_L_CLKBLK_CTRL1_RISE_DELAY_MASK))
#define XS1_L_COPROC_CTRL0_INUSE_SHIFT 0x0
#define XS1_L_COPROC_CTRL0_INUSE_SIZE 0x1
#define XS1_L_COPROC_CTRL0_INUSE_MASK (((1 << XS1_L_COPROC_CTRL0_INUSE_SIZE) - 1) << XS1_L_COPROC_CTRL0_INUSE_SHIFT)
#define XS1_L_COPROC_CTRL0_INUSE(x) (((x) & XS1_L_COPROC_CTRL0_INUSE_MASK) >> XS1_L_COPROC_CTRL0_INUSE_SHIFT)
#define XS1_L_COPROC_CTRL0_INUSE_SET(x, v) (((x) & ~XS1_L_COPROC_CTRL0_INUSE_MASK) | (((v) << XS1_L_COPROC_CTRL0_INUSE_SHIFT) & XS1_L_COPROC_CTRL0_INUSE_MASK))
#define XS1_L_COPROC_CTRL0_OWNT_V_SHIFT 0x1
#define XS1_L_COPROC_CTRL0_OWNT_V_SIZE 0x1
#define XS1_L_COPROC_CTRL0_OWNT_V_MASK (((1 << XS1_L_COPROC_CTRL0_OWNT_V_SIZE) - 1) << XS1_L_COPROC_CTRL0_OWNT_V_SHIFT)
#define XS1_L_COPROC_CTRL0_OWNT_V(x) (((x) & XS1_L_COPROC_CTRL0_OWNT_V_MASK) >> XS1_L_COPROC_CTRL0_OWNT_V_SHIFT)
#define XS1_L_COPROC_CTRL0_OWNT_V_SET(x, v) (((x) & ~XS1_L_COPROC_CTRL0_OWNT_V_MASK) | (((v) << XS1_L_COPROC_CTRL0_OWNT_V_SHIFT) & XS1_L_COPROC_CTRL0_OWNT_V_MASK))
#define XS1_L_COPROC_CTRL0_OWNT_SHIFT 0x8
#define XS1_L_COPROC_CTRL0_OWNT_SIZE 0x8
#define XS1_L_COPROC_CTRL0_OWNT_MASK (((1 << XS1_L_COPROC_CTRL0_OWNT_SIZE) - 1) << XS1_L_COPROC_CTRL0_OWNT_SHIFT)
#define XS1_L_COPROC_CTRL0_OWNT(x) (((x) & XS1_L_COPROC_CTRL0_OWNT_MASK) >> XS1_L_COPROC_CTRL0_OWNT_SHIFT)
#define XS1_L_COPROC_CTRL0_OWNT_SET(x, v) (((x) & ~XS1_L_COPROC_CTRL0_OWNT_MASK) | (((v) << XS1_L_COPROC_CTRL0_OWNT_SHIFT) & XS1_L_COPROC_CTRL0_OWNT_MASK))
#define XS1_L_COPROC_TBV0_WAITING_SHIFT 0x0
#define XS1_L_COPROC_TBV0_WAITING_SIZE 0x8
#define XS1_L_COPROC_TBV0_WAITING_MASK (((1 << XS1_L_COPROC_TBV0_WAITING_SIZE) - 1) << XS1_L_COPROC_TBV0_WAITING_SHIFT)
#define XS1_L_COPROC_TBV0_WAITING(x) (((x) & XS1_L_COPROC_TBV0_WAITING_MASK) >> XS1_L_COPROC_TBV0_WAITING_SHIFT)
#define XS1_L_COPROC_TBV0_WAITING_SET(x, v) (((x) & ~XS1_L_COPROC_TBV0_WAITING_MASK) | (((v) << XS1_L_COPROC_TBV0_WAITING_SHIFT) & XS1_L_COPROC_TBV0_WAITING_MASK))
#define XS1_L_DBG_INT_REQ_DBG_SHIFT 0x0
#define XS1_L_DBG_INT_REQ_DBG_SIZE 0x1
#define XS1_L_DBG_INT_REQ_DBG_MASK (((1 << XS1_L_DBG_INT_REQ_DBG_SIZE) - 1) << XS1_L_DBG_INT_REQ_DBG_SHIFT)
#define XS1_L_DBG_INT_REQ_DBG(x) (((x) & XS1_L_DBG_INT_REQ_DBG_MASK) >> XS1_L_DBG_INT_REQ_DBG_SHIFT)
#define XS1_L_DBG_INT_REQ_DBG_SET(x, v) (((x) & ~XS1_L_DBG_INT_REQ_DBG_MASK) | (((v) << XS1_L_DBG_INT_REQ_DBG_SHIFT) & XS1_L_DBG_INT_REQ_DBG_MASK))
#define XS1_L_DBG_INT_IN_DBG_SHIFT 0x1
#define XS1_L_DBG_INT_IN_DBG_SIZE 0x1
#define XS1_L_DBG_INT_IN_DBG_MASK (((1 << XS1_L_DBG_INT_IN_DBG_SIZE) - 1) << XS1_L_DBG_INT_IN_DBG_SHIFT)
#define XS1_L_DBG_INT_IN_DBG(x) (((x) & XS1_L_DBG_INT_IN_DBG_MASK) >> XS1_L_DBG_INT_IN_DBG_SHIFT)
#define XS1_L_DBG_INT_IN_DBG_SET(x, v) (((x) & ~XS1_L_DBG_INT_IN_DBG_MASK) | (((v) << XS1_L_DBG_INT_IN_DBG_SHIFT) & XS1_L_DBG_INT_IN_DBG_MASK))
#define XS1_L_DBG_CTRL_PSWITCH_RO_SHIFT 0x0
#define XS1_L_DBG_CTRL_PSWITCH_RO_SIZE 0x1
#define XS1_L_DBG_CTRL_PSWITCH_RO_MASK (((1 << XS1_L_DBG_CTRL_PSWITCH_RO_SIZE) - 1) << XS1_L_DBG_CTRL_PSWITCH_RO_SHIFT)
#define XS1_L_DBG_CTRL_PSWITCH_RO(x) (((x) & XS1_L_DBG_CTRL_PSWITCH_RO_MASK) >> XS1_L_DBG_CTRL_PSWITCH_RO_SHIFT)
#define XS1_L_DBG_CTRL_PSWITCH_RO_SET(x, v) (((x) & ~XS1_L_DBG_CTRL_PSWITCH_RO_MASK) | (((v) << XS1_L_DBG_CTRL_PSWITCH_RO_SHIFT) & XS1_L_DBG_CTRL_PSWITCH_RO_MASK))
#define XS1_L_DEVICE_ID0_VERSION_SHIFT 0x0
#define XS1_L_DEVICE_ID0_VERSION_SIZE 0x8
#define XS1_L_DEVICE_ID0_VERSION_MASK (((1 << XS1_L_DEVICE_ID0_VERSION_SIZE) - 1) << XS1_L_DEVICE_ID0_VERSION_SHIFT)
#define XS1_L_DEVICE_ID0_VERSION(x) (((x) & XS1_L_DEVICE_ID0_VERSION_MASK) >> XS1_L_DEVICE_ID0_VERSION_SHIFT)
#define XS1_L_DEVICE_ID0_VERSION_SET(x, v) (((x) & ~XS1_L_DEVICE_ID0_VERSION_MASK) | (((v) << XS1_L_DEVICE_ID0_VERSION_SHIFT) & XS1_L_DEVICE_ID0_VERSION_MASK))
#define XS1_L_DEVICE_ID0_REVISION_SHIFT 0x8
#define XS1_L_DEVICE_ID0_REVISION_SIZE 0x8
#define XS1_L_DEVICE_ID0_REVISION_MASK (((1 << XS1_L_DEVICE_ID0_REVISION_SIZE) - 1) << XS1_L_DEVICE_ID0_REVISION_SHIFT)
#define XS1_L_DEVICE_ID0_REVISION(x) (((x) & XS1_L_DEVICE_ID0_REVISION_MASK) >> XS1_L_DEVICE_ID0_REVISION_SHIFT)
#define XS1_L_DEVICE_ID0_REVISION_SET(x, v) (((x) & ~XS1_L_DEVICE_ID0_REVISION_MASK) | (((v) << XS1_L_DEVICE_ID0_REVISION_SHIFT) & XS1_L_DEVICE_ID0_REVISION_MASK))
#define XS1_L_DEVICE_ID0_NODE_SHIFT 0x10
#define XS1_L_DEVICE_ID0_NODE_SIZE 0x8
#define XS1_L_DEVICE_ID0_NODE_MASK (((1 << XS1_L_DEVICE_ID0_NODE_SIZE) - 1) << XS1_L_DEVICE_ID0_NODE_SHIFT)
#define XS1_L_DEVICE_ID0_NODE(x) (((x) & XS1_L_DEVICE_ID0_NODE_MASK) >> XS1_L_DEVICE_ID0_NODE_SHIFT)
#define XS1_L_DEVICE_ID0_NODE_SET(x, v) (((x) & ~XS1_L_DEVICE_ID0_NODE_MASK) | (((v) << XS1_L_DEVICE_ID0_NODE_SHIFT) & XS1_L_DEVICE_ID0_NODE_MASK))
#define XS1_L_DEVICE_ID0_PID_SHIFT 0x18
#define XS1_L_DEVICE_ID0_PID_SIZE 0x8
#define XS1_L_DEVICE_ID0_PID_MASK (((1 << XS1_L_DEVICE_ID0_PID_SIZE) - 1) << XS1_L_DEVICE_ID0_PID_SHIFT)
#define XS1_L_DEVICE_ID0_PID(x) (((x) & XS1_L_DEVICE_ID0_PID_MASK) >> XS1_L_DEVICE_ID0_PID_SHIFT)
#define XS1_L_DEVICE_ID0_PID_SET(x, v) (((x) & ~XS1_L_DEVICE_ID0_PID_MASK) | (((v) << XS1_L_DEVICE_ID0_PID_SHIFT) & XS1_L_DEVICE_ID0_PID_MASK))
#define XS1_L_DEVICE_ID1_NUM_THREADS_SHIFT 0x0
#define XS1_L_DEVICE_ID1_NUM_THREADS_SIZE 0x8
#define XS1_L_DEVICE_ID1_NUM_THREADS_MASK (((1 << XS1_L_DEVICE_ID1_NUM_THREADS_SIZE) - 1) << XS1_L_DEVICE_ID1_NUM_THREADS_SHIFT)
#define XS1_L_DEVICE_ID1_NUM_THREADS(x) (((x) & XS1_L_DEVICE_ID1_NUM_THREADS_MASK) >> XS1_L_DEVICE_ID1_NUM_THREADS_SHIFT)
#define XS1_L_DEVICE_ID1_NUM_THREADS_SET(x, v) (((x) & ~XS1_L_DEVICE_ID1_NUM_THREADS_MASK) | (((v) << XS1_L_DEVICE_ID1_NUM_THREADS_SHIFT) & XS1_L_DEVICE_ID1_NUM_THREADS_MASK))
#define XS1_L_DEVICE_ID1_NUM_SYNCS_SHIFT 0x8
#define XS1_L_DEVICE_ID1_NUM_SYNCS_SIZE 0x8
#define XS1_L_DEVICE_ID1_NUM_SYNCS_MASK (((1 << XS1_L_DEVICE_ID1_NUM_SYNCS_SIZE) - 1) << XS1_L_DEVICE_ID1_NUM_SYNCS_SHIFT)
#define XS1_L_DEVICE_ID1_NUM_SYNCS(x) (((x) & XS1_L_DEVICE_ID1_NUM_SYNCS_MASK) >> XS1_L_DEVICE_ID1_NUM_SYNCS_SHIFT)
#define XS1_L_DEVICE_ID1_NUM_SYNCS_SET(x, v) (((x) & ~XS1_L_DEVICE_ID1_NUM_SYNCS_MASK) | (((v) << XS1_L_DEVICE_ID1_NUM_SYNCS_SHIFT) & XS1_L_DEVICE_ID1_NUM_SYNCS_MASK))
#define XS1_L_DEVICE_ID1_NUM_LOCKS_SHIFT 0x10
#define XS1_L_DEVICE_ID1_NUM_LOCKS_SIZE 0x8
#define XS1_L_DEVICE_ID1_NUM_LOCKS_MASK (((1 << XS1_L_DEVICE_ID1_NUM_LOCKS_SIZE) - 1) << XS1_L_DEVICE_ID1_NUM_LOCKS_SHIFT)
#define XS1_L_DEVICE_ID1_NUM_LOCKS(x) (((x) & XS1_L_DEVICE_ID1_NUM_LOCKS_MASK) >> XS1_L_DEVICE_ID1_NUM_LOCKS_SHIFT)
#define XS1_L_DEVICE_ID1_NUM_LOCKS_SET(x, v) (((x) & ~XS1_L_DEVICE_ID1_NUM_LOCKS_MASK) | (((v) << XS1_L_DEVICE_ID1_NUM_LOCKS_SHIFT) & XS1_L_DEVICE_ID1_NUM_LOCKS_MASK))
#define XS1_L_DEVICE_ID1_NUM_CHANENDS_SHIFT 0x18
#define XS1_L_DEVICE_ID1_NUM_CHANENDS_SIZE 0x8
#define XS1_L_DEVICE_ID1_NUM_CHANENDS_MASK (((1 << XS1_L_DEVICE_ID1_NUM_CHANENDS_SIZE) - 1) << XS1_L_DEVICE_ID1_NUM_CHANENDS_SHIFT)
#define XS1_L_DEVICE_ID1_NUM_CHANENDS(x) (((x) & XS1_L_DEVICE_ID1_NUM_CHANENDS_MASK) >> XS1_L_DEVICE_ID1_NUM_CHANENDS_SHIFT)
#define XS1_L_DEVICE_ID1_NUM_CHANENDS_SET(x, v) (((x) & ~XS1_L_DEVICE_ID1_NUM_CHANENDS_MASK) | (((v) << XS1_L_DEVICE_ID1_NUM_CHANENDS_SHIFT) & XS1_L_DEVICE_ID1_NUM_CHANENDS_MASK))
#define XS1_L_DEVICE_ID2_NUM_TIMERS_SHIFT 0x0
#define XS1_L_DEVICE_ID2_NUM_TIMERS_SIZE 0x8
#define XS1_L_DEVICE_ID2_NUM_TIMERS_MASK (((1 << XS1_L_DEVICE_ID2_NUM_TIMERS_SIZE) - 1) << XS1_L_DEVICE_ID2_NUM_TIMERS_SHIFT)
#define XS1_L_DEVICE_ID2_NUM_TIMERS(x) (((x) & XS1_L_DEVICE_ID2_NUM_TIMERS_MASK) >> XS1_L_DEVICE_ID2_NUM_TIMERS_SHIFT)
#define XS1_L_DEVICE_ID2_NUM_TIMERS_SET(x, v) (((x) & ~XS1_L_DEVICE_ID2_NUM_TIMERS_MASK) | (((v) << XS1_L_DEVICE_ID2_NUM_TIMERS_SHIFT) & XS1_L_DEVICE_ID2_NUM_TIMERS_MASK))
#define XS1_L_DEVICE_ID2_NUM_CLKBLKS_SHIFT 0x8
#define XS1_L_DEVICE_ID2_NUM_CLKBLKS_SIZE 0x8
#define XS1_L_DEVICE_ID2_NUM_CLKBLKS_MASK (((1 << XS1_L_DEVICE_ID2_NUM_CLKBLKS_SIZE) - 1) << XS1_L_DEVICE_ID2_NUM_CLKBLKS_SHIFT)
#define XS1_L_DEVICE_ID2_NUM_CLKBLKS(x) (((x) & XS1_L_DEVICE_ID2_NUM_CLKBLKS_MASK) >> XS1_L_DEVICE_ID2_NUM_CLKBLKS_SHIFT)
#define XS1_L_DEVICE_ID2_NUM_CLKBLKS_SET(x, v) (((x) & ~XS1_L_DEVICE_ID2_NUM_CLKBLKS_MASK) | (((v) << XS1_L_DEVICE_ID2_NUM_CLKBLKS_SHIFT) & XS1_L_DEVICE_ID2_NUM_CLKBLKS_MASK))
#define XS1_L_JUNK_SHIFT 0x2
#define XS1_L_JUNK_SIZE 0x1
#define XS1_L_JUNK_MASK (((1 << XS1_L_JUNK_SIZE) - 1) << XS1_L_JUNK_SHIFT)
#define XS1_L_JUNK(x) (((x) & XS1_L_JUNK_MASK) >> XS1_L_JUNK_SHIFT)
#define XS1_L_JUNK_SET(x, v) (((x) & ~XS1_L_JUNK_MASK) | (((v) << XS1_L_JUNK_SHIFT) & XS1_L_JUNK_MASK))
#define XS1_L_NETWORK_SHIFT 0x4
#define XS1_L_NETWORK_SIZE 0x2
#define XS1_L_NETWORK_MASK (((1 << XS1_L_NETWORK_SIZE) - 1) << XS1_L_NETWORK_SHIFT)
#define XS1_L_NETWORK(x) (((x) & XS1_L_NETWORK_MASK) >> XS1_L_NETWORK_SHIFT)
#define XS1_L_NETWORK_SET(x, v) (((x) & ~XS1_L_NETWORK_MASK) | (((v) << XS1_L_NETWORK_SHIFT) & XS1_L_NETWORK_MASK))
#define XS1_L_SRC_TARGET_ID_SHIFT 0x10
#define XS1_L_SRC_TARGET_ID_SIZE 0x8
#define XS1_L_SRC_TARGET_ID_MASK (((1 << XS1_L_SRC_TARGET_ID_SIZE) - 1) << XS1_L_SRC_TARGET_ID_SHIFT)
#define XS1_L_SRC_TARGET_ID(x) (((x) & XS1_L_SRC_TARGET_ID_MASK) >> XS1_L_SRC_TARGET_ID_SHIFT)
#define XS1_L_SRC_TARGET_ID_SET(x, v) (((x) & ~XS1_L_SRC_TARGET_ID_MASK) | (((v) << XS1_L_SRC_TARGET_ID_SHIFT) & XS1_L_SRC_TARGET_ID_MASK))
#define XS1_L_SRC_TARGET_TYPE_SHIFT 0x18
#define XS1_L_SRC_TARGET_TYPE_SIZE 0x2
#define XS1_L_SRC_TARGET_TYPE_MASK (((1 << XS1_L_SRC_TARGET_TYPE_SIZE) - 1) << XS1_L_SRC_TARGET_TYPE_SHIFT)
#define XS1_L_SRC_TARGET_TYPE(x) (((x) & XS1_L_SRC_TARGET_TYPE_MASK) >> XS1_L_SRC_TARGET_TYPE_SHIFT)
#define XS1_L_SRC_TARGET_TYPE_SET(x, v) (((x) & ~XS1_L_SRC_TARGET_TYPE_MASK) | (((v) << XS1_L_SRC_TARGET_TYPE_SHIFT) & XS1_L_SRC_TARGET_TYPE_MASK))
#define XS1_L_SS_DEVICE_ID0_VERSION_SHIFT 0x0
#define XS1_L_SS_DEVICE_ID0_VERSION_SIZE 0x8
#define XS1_L_SS_DEVICE_ID0_VERSION_MASK (((1 << XS1_L_SS_DEVICE_ID0_VERSION_SIZE) - 1) << XS1_L_SS_DEVICE_ID0_VERSION_SHIFT)
#define XS1_L_SS_DEVICE_ID0_VERSION(x) (((x) & XS1_L_SS_DEVICE_ID0_VERSION_MASK) >> XS1_L_SS_DEVICE_ID0_VERSION_SHIFT)
#define XS1_L_SS_DEVICE_ID0_VERSION_SET(x, v) (((x) & ~XS1_L_SS_DEVICE_ID0_VERSION_MASK) | (((v) << XS1_L_SS_DEVICE_ID0_VERSION_SHIFT) & XS1_L_SS_DEVICE_ID0_VERSION_MASK))
#define XS1_L_SS_DEVICE_ID0_REVISION_SHIFT 0x8
#define XS1_L_SS_DEVICE_ID0_REVISION_SIZE 0x8
#define XS1_L_SS_DEVICE_ID0_REVISION_MASK (((1 << XS1_L_SS_DEVICE_ID0_REVISION_SIZE) - 1) << XS1_L_SS_DEVICE_ID0_REVISION_SHIFT)
#define XS1_L_SS_DEVICE_ID0_REVISION(x) (((x) & XS1_L_SS_DEVICE_ID0_REVISION_MASK) >> XS1_L_SS_DEVICE_ID0_REVISION_SHIFT)
#define XS1_L_SS_DEVICE_ID0_REVISION_SET(x, v) (((x) & ~XS1_L_SS_DEVICE_ID0_REVISION_MASK) | (((v) << XS1_L_SS_DEVICE_ID0_REVISION_SHIFT) & XS1_L_SS_DEVICE_ID0_REVISION_MASK))
#define XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SHIFT 0x10
#define XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SIZE 0x8
#define XS1_L_SS_DEVICE_ID0_BOOT_CTRL_MASK (((1 << XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SIZE) - 1) << XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SHIFT)
#define XS1_L_SS_DEVICE_ID0_BOOT_CTRL(x) (((x) & XS1_L_SS_DEVICE_ID0_BOOT_CTRL_MASK) >> XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SHIFT)
#define XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SET(x, v) (((x) & ~XS1_L_SS_DEVICE_ID0_BOOT_CTRL_MASK) | (((v) << XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SHIFT) & XS1_L_SS_DEVICE_ID0_BOOT_CTRL_MASK))
#define XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT 0x0
#define XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE 0x8
#define XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK (((1 << XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE) - 1) << XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT)
#define XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC(x) (((x) & XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK) >> XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT)
#define XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SET(x, v) (((x) & ~XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK) | (((v) << XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT) & XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK))
#define XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT 0x8
#define XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE 0x8
#define XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_MASK (((1 << XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE) - 1) << XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT)
#define XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS(x) (((x) & XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_MASK) >> XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT)
#define XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SET(x, v) (((x) & ~XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_MASK) | (((v) << XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT) & XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_MASK))
#define XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SHIFT 0x10
#define XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SIZE 0x8
#define XS1_L_SS_DEVICE_ID1_NUM_SLINKS_MASK (((1 << XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SIZE) - 1) << XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SHIFT)
#define XS1_L_SS_DEVICE_ID1_NUM_SLINKS(x) (((x) & XS1_L_SS_DEVICE_ID1_NUM_SLINKS_MASK) >> XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SHIFT)
#define XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SET(x, v) (((x) & ~XS1_L_SS_DEVICE_ID1_NUM_SLINKS_MASK) | (((v) << XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SHIFT) & XS1_L_SS_DEVICE_ID1_NUM_SLINKS_MASK))
#define XS1_L_SS_NODE_CONFIG_HEADERS_SHIFT 0x0
#define XS1_L_SS_NODE_CONFIG_HEADERS_SIZE 0x1
#define XS1_L_SS_NODE_CONFIG_HEADERS_MASK (((1 << XS1_L_SS_NODE_CONFIG_HEADERS_SIZE) - 1) << XS1_L_SS_NODE_CONFIG_HEADERS_SHIFT)
#define XS1_L_SS_NODE_CONFIG_HEADERS(x) (((x) & XS1_L_SS_NODE_CONFIG_HEADERS_MASK) >> XS1_L_SS_NODE_CONFIG_HEADERS_SHIFT)
#define XS1_L_SS_NODE_CONFIG_HEADERS_SET(x, v) (((x) & ~XS1_L_SS_NODE_CONFIG_HEADERS_MASK) | (((v) << XS1_L_SS_NODE_CONFIG_HEADERS_SHIFT) & XS1_L_SS_NODE_CONFIG_HEADERS_MASK))
#define XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT 0x8
#define XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE 0x1
#define XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK (((1 << XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE) - 1) << XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT)
#define XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG(x) (((x) & XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK) >> XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT)
#define XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SET(x, v) (((x) & ~XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK) | (((v) << XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT) & XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK))
#define XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT 0x1f
#define XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE 0x1
#define XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK (((1 << XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE) - 1) << XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT)
#define XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE(x) (((x) & XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK) >> XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT)
#define XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SET(x, v) (((x) & ~XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK) | (((v) << XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT) & XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK))
#define XS1_L_SS_NODE_ID_ID_SHIFT 0x0
#define XS1_L_SS_NODE_ID_ID_SIZE 0x10
#define XS1_L_SS_NODE_ID_ID_MASK (((1 << XS1_L_SS_NODE_ID_ID_SIZE) - 1) << XS1_L_SS_NODE_ID_ID_SHIFT)
#define XS1_L_SS_NODE_ID_ID(x) (((x) & XS1_L_SS_NODE_ID_ID_MASK) >> XS1_L_SS_NODE_ID_ID_SHIFT)
#define XS1_L_SS_NODE_ID_ID_SET(x, v) (((x) & ~XS1_L_SS_NODE_ID_ID_MASK) | (((v) << XS1_L_SS_NODE_ID_ID_SHIFT) & XS1_L_SS_NODE_ID_ID_MASK))
#define XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SHIFT 0x0
#define XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SIZE 0x7
#define XS1_L_SS_PLL_CTL_INPUT_DIVISOR_MASK (((1 << XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SIZE) - 1) << XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SHIFT)
#define XS1_L_SS_PLL_CTL_INPUT_DIVISOR(x) (((x) & XS1_L_SS_PLL_CTL_INPUT_DIVISOR_MASK) >> XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SHIFT)
#define XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SET(x, v) (((x) & ~XS1_L_SS_PLL_CTL_INPUT_DIVISOR_MASK) | (((v) << XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SHIFT) & XS1_L_SS_PLL_CTL_INPUT_DIVISOR_MASK))
#define XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SHIFT 0x8
#define XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SIZE 0xd
#define XS1_L_SS_PLL_CTL_FEEDBACK_MUL_MASK (((1 << XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SIZE) - 1) << XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SHIFT)
#define XS1_L_SS_PLL_CTL_FEEDBACK_MUL(x) (((x) & XS1_L_SS_PLL_CTL_FEEDBACK_MUL_MASK) >> XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SHIFT)
#define XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SET(x, v) (((x) & ~XS1_L_SS_PLL_CTL_FEEDBACK_MUL_MASK) | (((v) << XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SHIFT) & XS1_L_SS_PLL_CTL_FEEDBACK_MUL_MASK))
#define XS1_L_SS_PLL_CTL_POST_DIVISOR_SHIFT 0x17
#define XS1_L_SS_PLL_CTL_POST_DIVISOR_SIZE 0x3
#define XS1_L_SS_PLL_CTL_POST_DIVISOR_MASK (((1 << XS1_L_SS_PLL_CTL_POST_DIVISOR_SIZE) - 1) << XS1_L_SS_PLL_CTL_POST_DIVISOR_SHIFT)
#define XS1_L_SS_PLL_CTL_POST_DIVISOR(x) (((x) & XS1_L_SS_PLL_CTL_POST_DIVISOR_MASK) >> XS1_L_SS_PLL_CTL_POST_DIVISOR_SHIFT)
#define XS1_L_SS_PLL_CTL_POST_DIVISOR_SET(x, v) (((x) & ~XS1_L_SS_PLL_CTL_POST_DIVISOR_MASK) | (((v) << XS1_L_SS_PLL_CTL_POST_DIVISOR_SHIFT) & XS1_L_SS_PLL_CTL_POST_DIVISOR_MASK))
#define XS1_L_SS_CLK_DIVIDER_CLK_DIV_SHIFT 0x0
#define XS1_L_SS_CLK_DIVIDER_CLK_DIV_SIZE 0x10
#define XS1_L_SS_CLK_DIVIDER_CLK_DIV_MASK (((1 << XS1_L_SS_CLK_DIVIDER_CLK_DIV_SIZE) - 1) << XS1_L_SS_CLK_DIVIDER_CLK_DIV_SHIFT)
#define XS1_L_SS_CLK_DIVIDER_CLK_DIV(x) (((x) & XS1_L_SS_CLK_DIVIDER_CLK_DIV_MASK) >> XS1_L_SS_CLK_DIVIDER_CLK_DIV_SHIFT)
#define XS1_L_SS_CLK_DIVIDER_CLK_DIV_SET(x, v) (((x) & ~XS1_L_SS_CLK_DIVIDER_CLK_DIV_MASK) | (((v) << XS1_L_SS_CLK_DIVIDER_CLK_DIV_SHIFT) & XS1_L_SS_CLK_DIVIDER_CLK_DIV_MASK))
#define XS1_L_SS_SSWITCH_REF_CLK_DIV_SHIFT 0x0
#define XS1_L_SS_SSWITCH_REF_CLK_DIV_SIZE 0x10
#define XS1_L_SS_SSWITCH_REF_CLK_DIV_MASK (((1 << XS1_L_SS_SSWITCH_REF_CLK_DIV_SIZE) - 1) << XS1_L_SS_SSWITCH_REF_CLK_DIV_SHIFT)
#define XS1_L_SS_SSWITCH_REF_CLK_DIV(x) (((x) & XS1_L_SS_SSWITCH_REF_CLK_DIV_MASK) >> XS1_L_SS_SSWITCH_REF_CLK_DIV_SHIFT)
#define XS1_L_SS_SSWITCH_REF_CLK_DIV_SET(x, v) (((x) & ~XS1_L_SS_SSWITCH_REF_CLK_DIV_MASK) | (((v) << XS1_L_SS_SSWITCH_REF_CLK_DIV_SHIFT) & XS1_L_SS_SSWITCH_REF_CLK_DIV_MASK))
#define XS1_L_DIM0_DIR_SHIFT 0x0
#define XS1_L_DIM0_DIR_SIZE 0x4
#define XS1_L_DIM0_DIR_MASK (((1 << XS1_L_DIM0_DIR_SIZE) - 1) << XS1_L_DIM0_DIR_SHIFT)
#define XS1_L_DIM0_DIR(x) (((x) & XS1_L_DIM0_DIR_MASK) >> XS1_L_DIM0_DIR_SHIFT)
#define XS1_L_DIM0_DIR_SET(x, v) (((x) & ~XS1_L_DIM0_DIR_MASK) | (((v) << XS1_L_DIM0_DIR_SHIFT) & XS1_L_DIM0_DIR_MASK))
#define XS1_L_DIM1_DIR_SHIFT 0x4
#define XS1_L_DIM1_DIR_SIZE 0x4
#define XS1_L_DIM1_DIR_MASK (((1 << XS1_L_DIM1_DIR_SIZE) - 1) << XS1_L_DIM1_DIR_SHIFT)
#define XS1_L_DIM1_DIR(x) (((x) & XS1_L_DIM1_DIR_MASK) >> XS1_L_DIM1_DIR_SHIFT)
#define XS1_L_DIM1_DIR_SET(x, v) (((x) & ~XS1_L_DIM1_DIR_MASK) | (((v) << XS1_L_DIM1_DIR_SHIFT) & XS1_L_DIM1_DIR_MASK))
#define XS1_L_DIM2_DIR_SHIFT 0x8
#define XS1_L_DIM2_DIR_SIZE 0x4
#define XS1_L_DIM2_DIR_MASK (((1 << XS1_L_DIM2_DIR_SIZE) - 1) << XS1_L_DIM2_DIR_SHIFT)
#define XS1_L_DIM2_DIR(x) (((x) & XS1_L_DIM2_DIR_MASK) >> XS1_L_DIM2_DIR_SHIFT)
#define XS1_L_DIM2_DIR_SET(x, v) (((x) & ~XS1_L_DIM2_DIR_MASK) | (((v) << XS1_L_DIM2_DIR_SHIFT) & XS1_L_DIM2_DIR_MASK))
#define XS1_L_DIM3_DIR_SHIFT 0xc
#define XS1_L_DIM3_DIR_SIZE 0x4
#define XS1_L_DIM3_DIR_MASK (((1 << XS1_L_DIM3_DIR_SIZE) - 1) << XS1_L_DIM3_DIR_SHIFT)
#define XS1_L_DIM3_DIR(x) (((x) & XS1_L_DIM3_DIR_MASK) >> XS1_L_DIM3_DIR_SHIFT)
#define XS1_L_DIM3_DIR_SET(x, v) (((x) & ~XS1_L_DIM3_DIR_MASK) | (((v) << XS1_L_DIM3_DIR_SHIFT) & XS1_L_DIM3_DIR_MASK))
#define XS1_L_DIM4_DIR_SHIFT 0x10
#define XS1_L_DIM4_DIR_SIZE 0x4
#define XS1_L_DIM4_DIR_MASK (((1 << XS1_L_DIM4_DIR_SIZE) - 1) << XS1_L_DIM4_DIR_SHIFT)
#define XS1_L_DIM4_DIR(x) (((x) & XS1_L_DIM4_DIR_MASK) >> XS1_L_DIM4_DIR_SHIFT)
#define XS1_L_DIM4_DIR_SET(x, v) (((x) & ~XS1_L_DIM4_DIR_MASK) | (((v) << XS1_L_DIM4_DIR_SHIFT) & XS1_L_DIM4_DIR_MASK))
#define XS1_L_DIM5_DIR_SHIFT 0x14
#define XS1_L_DIM5_DIR_SIZE 0x4
#define XS1_L_DIM5_DIR_MASK (((1 << XS1_L_DIM5_DIR_SIZE) - 1) << XS1_L_DIM5_DIR_SHIFT)
#define XS1_L_DIM5_DIR(x) (((x) & XS1_L_DIM5_DIR_MASK) >> XS1_L_DIM5_DIR_SHIFT)
#define XS1_L_DIM5_DIR_SET(x, v) (((x) & ~XS1_L_DIM5_DIR_MASK) | (((v) << XS1_L_DIM5_DIR_SHIFT) & XS1_L_DIM5_DIR_MASK))
#define XS1_L_DIM6_DIR_SHIFT 0x18
#define XS1_L_DIM6_DIR_SIZE 0x4
#define XS1_L_DIM6_DIR_MASK (((1 << XS1_L_DIM6_DIR_SIZE) - 1) << XS1_L_DIM6_DIR_SHIFT)
#define XS1_L_DIM6_DIR(x) (((x) & XS1_L_DIM6_DIR_MASK) >> XS1_L_DIM6_DIR_SHIFT)
#define XS1_L_DIM6_DIR_SET(x, v) (((x) & ~XS1_L_DIM6_DIR_MASK) | (((v) << XS1_L_DIM6_DIR_SHIFT) & XS1_L_DIM6_DIR_MASK))
#define XS1_L_DIM7_DIR_SHIFT 0x1c
#define XS1_L_DIM7_DIR_SIZE 0x4
#define XS1_L_DIM7_DIR_MASK (((1 << XS1_L_DIM7_DIR_SIZE) - 1) << XS1_L_DIM7_DIR_SHIFT)
#define XS1_L_DIM7_DIR(x) (((x) & XS1_L_DIM7_DIR_MASK) >> XS1_L_DIM7_DIR_SHIFT)
#define XS1_L_DIM7_DIR_SET(x, v) (((x) & ~XS1_L_DIM7_DIR_MASK) | (((v) << XS1_L_DIM7_DIR_SHIFT) & XS1_L_DIM7_DIR_MASK))
#define XS1_L_DIM8_DIR_SHIFT 0x0
#define XS1_L_DIM8_DIR_SIZE 0x4
#define XS1_L_DIM8_DIR_MASK (((1 << XS1_L_DIM8_DIR_SIZE) - 1) << XS1_L_DIM8_DIR_SHIFT)
#define XS1_L_DIM8_DIR(x) (((x) & XS1_L_DIM8_DIR_MASK) >> XS1_L_DIM8_DIR_SHIFT)
#define XS1_L_DIM8_DIR_SET(x, v) (((x) & ~XS1_L_DIM8_DIR_MASK) | (((v) << XS1_L_DIM8_DIR_SHIFT) & XS1_L_DIM8_DIR_MASK))
#define XS1_L_DIM9_DIR_SHIFT 0x4
#define XS1_L_DIM9_DIR_SIZE 0x4
#define XS1_L_DIM9_DIR_MASK (((1 << XS1_L_DIM9_DIR_SIZE) - 1) << XS1_L_DIM9_DIR_SHIFT)
#define XS1_L_DIM9_DIR(x) (((x) & XS1_L_DIM9_DIR_MASK) >> XS1_L_DIM9_DIR_SHIFT)
#define XS1_L_DIM9_DIR_SET(x, v) (((x) & ~XS1_L_DIM9_DIR_MASK) | (((v) << XS1_L_DIM9_DIR_SHIFT) & XS1_L_DIM9_DIR_MASK))
#define XS1_L_DIMA_DIR_SHIFT 0x8
#define XS1_L_DIMA_DIR_SIZE 0x4
#define XS1_L_DIMA_DIR_MASK (((1 << XS1_L_DIMA_DIR_SIZE) - 1) << XS1_L_DIMA_DIR_SHIFT)
#define XS1_L_DIMA_DIR(x) (((x) & XS1_L_DIMA_DIR_MASK) >> XS1_L_DIMA_DIR_SHIFT)
#define XS1_L_DIMA_DIR_SET(x, v) (((x) & ~XS1_L_DIMA_DIR_MASK) | (((v) << XS1_L_DIMA_DIR_SHIFT) & XS1_L_DIMA_DIR_MASK))
#define XS1_L_DIMB_DIR_SHIFT 0xc
#define XS1_L_DIMB_DIR_SIZE 0x4
#define XS1_L_DIMB_DIR_MASK (((1 << XS1_L_DIMB_DIR_SIZE) - 1) << XS1_L_DIMB_DIR_SHIFT)
#define XS1_L_DIMB_DIR(x) (((x) & XS1_L_DIMB_DIR_MASK) >> XS1_L_DIMB_DIR_SHIFT)
#define XS1_L_DIMB_DIR_SET(x, v) (((x) & ~XS1_L_DIMB_DIR_MASK) | (((v) << XS1_L_DIMB_DIR_SHIFT) & XS1_L_DIMB_DIR_MASK))
#define XS1_L_DIMC_DIR_SHIFT 0x10
#define XS1_L_DIMC_DIR_SIZE 0x4
#define XS1_L_DIMC_DIR_MASK (((1 << XS1_L_DIMC_DIR_SIZE) - 1) << XS1_L_DIMC_DIR_SHIFT)
#define XS1_L_DIMC_DIR(x) (((x) & XS1_L_DIMC_DIR_MASK) >> XS1_L_DIMC_DIR_SHIFT)
#define XS1_L_DIMC_DIR_SET(x, v) (((x) & ~XS1_L_DIMC_DIR_MASK) | (((v) << XS1_L_DIMC_DIR_SHIFT) & XS1_L_DIMC_DIR_MASK))
#define XS1_L_DIMD_DIR_SHIFT 0x14
#define XS1_L_DIMD_DIR_SIZE 0x4
#define XS1_L_DIMD_DIR_MASK (((1 << XS1_L_DIMD_DIR_SIZE) - 1) << XS1_L_DIMD_DIR_SHIFT)
#define XS1_L_DIMD_DIR(x) (((x) & XS1_L_DIMD_DIR_MASK) >> XS1_L_DIMD_DIR_SHIFT)
#define XS1_L_DIMD_DIR_SET(x, v) (((x) & ~XS1_L_DIMD_DIR_MASK) | (((v) << XS1_L_DIMD_DIR_SHIFT) & XS1_L_DIMD_DIR_MASK))
#define XS1_L_DIME_DIR_SHIFT 0x18
#define XS1_L_DIME_DIR_SIZE 0x4
#define XS1_L_DIME_DIR_MASK (((1 << XS1_L_DIME_DIR_SIZE) - 1) << XS1_L_DIME_DIR_SHIFT)
#define XS1_L_DIME_DIR(x) (((x) & XS1_L_DIME_DIR_MASK) >> XS1_L_DIME_DIR_SHIFT)
#define XS1_L_DIME_DIR_SET(x, v) (((x) & ~XS1_L_DIME_DIR_MASK) | (((v) << XS1_L_DIME_DIR_SHIFT) & XS1_L_DIME_DIR_MASK))
#define XS1_L_DIMF_DIR_SHIFT 0x1c
#define XS1_L_DIMF_DIR_SIZE 0x4
#define XS1_L_DIMF_DIR_MASK (((1 << XS1_L_DIMF_DIR_SIZE) - 1) << XS1_L_DIMF_DIR_SHIFT)
#define XS1_L_DIMF_DIR(x) (((x) & XS1_L_DIMF_DIR_MASK) >> XS1_L_DIMF_DIR_SHIFT)
#define XS1_L_DIMF_DIR_SET(x, v) (((x) & ~XS1_L_DIMF_DIR_MASK) | (((v) << XS1_L_DIMF_DIR_SHIFT) & XS1_L_DIMF_DIR_MASK))
#define XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT 0x0
#define XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE 0x1
#define XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK (((1 << XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE) - 1) << XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT)
#define XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG(x) (((x) & XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK) >> XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT)
#define XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SET(x, v) (((x) & ~XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK) | (((v) << XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT) & XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK))
#define XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT 0x1
#define XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE 0x1
#define XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK (((1 << XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE) - 1) << XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT)
#define XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ(x) (((x) & XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK) >> XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT)
#define XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SET(x, v) (((x) & ~XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK) | (((v) << XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT) & XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK))
#define XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT 0x0
#define XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE 0x1
#define XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK (((1 << XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE) - 1) << XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT)
#define XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG(x) (((x) & XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK) >> XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT)
#define XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SET(x, v) (((x) & ~XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK) | (((v) << XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT) & XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK))
#define XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT 0x4
#define XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE 0x1
#define XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK (((1 << XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE) - 1) << XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT)
#define XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG(x) (((x) & XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK) >> XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT)
#define XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SET(x, v) (((x) & ~XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK) | (((v) << XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT) & XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK))
#define XS1_L_LINK_SRC_INUSE_SHIFT 0x0
#define XS1_L_LINK_SRC_INUSE_SIZE 0x1
#define XS1_L_LINK_SRC_INUSE_MASK (((1 << XS1_L_LINK_SRC_INUSE_SIZE) - 1) << XS1_L_LINK_SRC_INUSE_SHIFT)
#define XS1_L_LINK_SRC_INUSE(x) (((x) & XS1_L_LINK_SRC_INUSE_MASK) >> XS1_L_LINK_SRC_INUSE_SHIFT)
#define XS1_L_LINK_SRC_INUSE_SET(x, v) (((x) & ~XS1_L_LINK_SRC_INUSE_MASK) | (((v) << XS1_L_LINK_SRC_INUSE_SHIFT) & XS1_L_LINK_SRC_INUSE_MASK))
#define XS1_L_LINK_DST_INUSE_SHIFT 0x1
#define XS1_L_LINK_DST_INUSE_SIZE 0x1
#define XS1_L_LINK_DST_INUSE_MASK (((1 << XS1_L_LINK_DST_INUSE_SIZE) - 1) << XS1_L_LINK_DST_INUSE_SHIFT)
#define XS1_L_LINK_DST_INUSE(x) (((x) & XS1_L_LINK_DST_INUSE_MASK) >> XS1_L_LINK_DST_INUSE_SHIFT)
#define XS1_L_LINK_DST_INUSE_SET(x, v) (((x) & ~XS1_L_LINK_DST_INUSE_MASK) | (((v) << XS1_L_LINK_DST_INUSE_SHIFT) & XS1_L_LINK_DST_INUSE_MASK))
#define XS1_L_LINK_JUNK_SHIFT 0x2
#define XS1_L_LINK_JUNK_SIZE 0x1
#define XS1_L_LINK_JUNK_MASK (((1 << XS1_L_LINK_JUNK_SIZE) - 1) << XS1_L_LINK_JUNK_SHIFT)
#define XS1_L_LINK_JUNK(x) (((x) & XS1_L_LINK_JUNK_MASK) >> XS1_L_LINK_JUNK_SHIFT)
#define XS1_L_LINK_JUNK_SET(x, v) (((x) & ~XS1_L_LINK_JUNK_MASK) | (((v) << XS1_L_LINK_JUNK_SHIFT) & XS1_L_LINK_JUNK_MASK))
#define XS1_L_LINK_NETWORK_SHIFT 0x4
#define XS1_L_LINK_NETWORK_SIZE 0x2
#define XS1_L_LINK_NETWORK_MASK (((1 << XS1_L_LINK_NETWORK_SIZE) - 1) << XS1_L_LINK_NETWORK_SHIFT)
#define XS1_L_LINK_NETWORK(x) (((x) & XS1_L_LINK_NETWORK_MASK) >> XS1_L_LINK_NETWORK_SHIFT)
#define XS1_L_LINK_NETWORK_SET(x, v) (((x) & ~XS1_L_LINK_NETWORK_MASK) | (((v) << XS1_L_LINK_NETWORK_SHIFT) & XS1_L_LINK_NETWORK_MASK))
#define XS1_L_LINK_DIRECTION_SHIFT 0x8
#define XS1_L_LINK_DIRECTION_SIZE 0x4
#define XS1_L_LINK_DIRECTION_MASK (((1 << XS1_L_LINK_DIRECTION_SIZE) - 1) << XS1_L_LINK_DIRECTION_SHIFT)
#define XS1_L_LINK_DIRECTION(x) (((x) & XS1_L_LINK_DIRECTION_MASK) >> XS1_L_LINK_DIRECTION_SHIFT)
#define XS1_L_LINK_DIRECTION_SET(x, v) (((x) & ~XS1_L_LINK_DIRECTION_MASK) | (((v) << XS1_L_LINK_DIRECTION_SHIFT) & XS1_L_LINK_DIRECTION_MASK))
#define XS1_L_LINK_SRC_TARGET_ID_SHIFT 0x10
#define XS1_L_LINK_SRC_TARGET_ID_SIZE 0x8
#define XS1_L_LINK_SRC_TARGET_ID_MASK (((1 << XS1_L_LINK_SRC_TARGET_ID_SIZE) - 1) << XS1_L_LINK_SRC_TARGET_ID_SHIFT)
#define XS1_L_LINK_SRC_TARGET_ID(x) (((x) & XS1_L_LINK_SRC_TARGET_ID_MASK) >> XS1_L_LINK_SRC_TARGET_ID_SHIFT)
#define XS1_L_LINK_SRC_TARGET_ID_SET(x, v) (((x) & ~XS1_L_LINK_SRC_TARGET_ID_MASK) | (((v) << XS1_L_LINK_SRC_TARGET_ID_SHIFT) & XS1_L_LINK_SRC_TARGET_ID_MASK))
#define XS1_L_LINK_SRC_TARGET_TYPE_SHIFT 0x18
#define XS1_L_LINK_SRC_TARGET_TYPE_SIZE 0x2
#define XS1_L_LINK_SRC_TARGET_TYPE_MASK (((1 << XS1_L_LINK_SRC_TARGET_TYPE_SIZE) - 1) << XS1_L_LINK_SRC_TARGET_TYPE_SHIFT)
#define XS1_L_LINK_SRC_TARGET_TYPE(x) (((x) & XS1_L_LINK_SRC_TARGET_TYPE_MASK) >> XS1_L_LINK_SRC_TARGET_TYPE_SHIFT)
#define XS1_L_LINK_SRC_TARGET_TYPE_SET(x, v) (((x) & ~XS1_L_LINK_SRC_TARGET_TYPE_MASK) | (((v) << XS1_L_LINK_SRC_TARGET_TYPE_SHIFT) & XS1_L_LINK_SRC_TARGET_TYPE_MASK))
#define XS1_L_XSTATIC_DEST_CHAN_END_SHIFT 0x0
#define XS1_L_XSTATIC_DEST_CHAN_END_SIZE 0x5
#define XS1_L_XSTATIC_DEST_CHAN_END_MASK (((1 << XS1_L_XSTATIC_DEST_CHAN_END_SIZE) - 1) << XS1_L_XSTATIC_DEST_CHAN_END_SHIFT)
#define XS1_L_XSTATIC_DEST_CHAN_END(x) (((x) & XS1_L_XSTATIC_DEST_CHAN_END_MASK) >> XS1_L_XSTATIC_DEST_CHAN_END_SHIFT)
#define XS1_L_XSTATIC_DEST_CHAN_END_SET(x, v) (((x) & ~XS1_L_XSTATIC_DEST_CHAN_END_MASK) | (((v) << XS1_L_XSTATIC_DEST_CHAN_END_SHIFT) & XS1_L_XSTATIC_DEST_CHAN_END_MASK))
#define XS1_L_XSTATIC_ENABLE_SHIFT 0x1f
#define XS1_L_XSTATIC_ENABLE_SIZE 0x1
#define XS1_L_XSTATIC_ENABLE_MASK (((1 << XS1_L_XSTATIC_ENABLE_SIZE) - 1) << XS1_L_XSTATIC_ENABLE_SHIFT)
#define XS1_L_XSTATIC_ENABLE(x) (((x) & XS1_L_XSTATIC_ENABLE_MASK) >> XS1_L_XSTATIC_ENABLE_SHIFT)
#define XS1_L_XSTATIC_ENABLE_SET(x, v) (((x) & ~XS1_L_XSTATIC_ENABLE_MASK) | (((v) << XS1_L_XSTATIC_ENABLE_SHIFT) & XS1_L_XSTATIC_ENABLE_MASK))
#define XS1_L_XLINK_INTER_TOKEN_DELAY_SHIFT 0x0
#define XS1_L_XLINK_INTER_TOKEN_DELAY_SIZE 0xb
#define XS1_L_XLINK_INTER_TOKEN_DELAY_MASK (((1 << XS1_L_XLINK_INTER_TOKEN_DELAY_SIZE) - 1) << XS1_L_XLINK_INTER_TOKEN_DELAY_SHIFT)
#define XS1_L_XLINK_INTER_TOKEN_DELAY(x) (((x) & XS1_L_XLINK_INTER_TOKEN_DELAY_MASK) >> XS1_L_XLINK_INTER_TOKEN_DELAY_SHIFT)
#define XS1_L_XLINK_INTER_TOKEN_DELAY_SET(x, v) (((x) & ~XS1_L_XLINK_INTER_TOKEN_DELAY_MASK) | (((v) << XS1_L_XLINK_INTER_TOKEN_DELAY_SHIFT) & XS1_L_XLINK_INTER_TOKEN_DELAY_MASK))
#define XS1_L_XLINK_INTRA_TOKEN_DELAY_SHIFT 0xb
#define XS1_L_XLINK_INTRA_TOKEN_DELAY_SIZE 0xb
#define XS1_L_XLINK_INTRA_TOKEN_DELAY_MASK (((1 << XS1_L_XLINK_INTRA_TOKEN_DELAY_SIZE) - 1) << XS1_L_XLINK_INTRA_TOKEN_DELAY_SHIFT)
#define XS1_L_XLINK_INTRA_TOKEN_DELAY(x) (((x) & XS1_L_XLINK_INTRA_TOKEN_DELAY_MASK) >> XS1_L_XLINK_INTRA_TOKEN_DELAY_SHIFT)
#define XS1_L_XLINK_INTRA_TOKEN_DELAY_SET(x, v) (((x) & ~XS1_L_XLINK_INTRA_TOKEN_DELAY_MASK) | (((v) << XS1_L_XLINK_INTRA_TOKEN_DELAY_SHIFT) & XS1_L_XLINK_INTRA_TOKEN_DELAY_MASK))
#define XS1_L_XLINK_RX_RESET_SHIFT 0x17
#define XS1_L_XLINK_RX_RESET_SIZE 0x1
#define XS1_L_XLINK_RX_RESET_MASK (((1 << XS1_L_XLINK_RX_RESET_SIZE) - 1) << XS1_L_XLINK_RX_RESET_SHIFT)
#define XS1_L_XLINK_RX_RESET(x) (((x) & XS1_L_XLINK_RX_RESET_MASK) >> XS1_L_XLINK_RX_RESET_SHIFT)
#define XS1_L_XLINK_RX_RESET_SET(x, v) (((x) & ~XS1_L_XLINK_RX_RESET_MASK) | (((v) << XS1_L_XLINK_RX_RESET_SHIFT) & XS1_L_XLINK_RX_RESET_MASK))
#define XS1_L_XLINK_HELLO_SHIFT 0x18
#define XS1_L_XLINK_HELLO_SIZE 0x1
#define XS1_L_XLINK_HELLO_MASK (((1 << XS1_L_XLINK_HELLO_SIZE) - 1) << XS1_L_XLINK_HELLO_SHIFT)
#define XS1_L_XLINK_HELLO(x) (((x) & XS1_L_XLINK_HELLO_MASK) >> XS1_L_XLINK_HELLO_SHIFT)
#define XS1_L_XLINK_HELLO_SET(x, v) (((x) & ~XS1_L_XLINK_HELLO_MASK) | (((v) << XS1_L_XLINK_HELLO_SHIFT) & XS1_L_XLINK_HELLO_MASK))
#define XS1_L_TX_CREDIT_SHIFT 0x19
#define XS1_L_TX_CREDIT_SIZE 0x1
#define XS1_L_TX_CREDIT_MASK (((1 << XS1_L_TX_CREDIT_SIZE) - 1) << XS1_L_TX_CREDIT_SHIFT)
#define XS1_L_TX_CREDIT(x) (((x) & XS1_L_TX_CREDIT_MASK) >> XS1_L_TX_CREDIT_SHIFT)
#define XS1_L_TX_CREDIT_SET(x, v) (((x) & ~XS1_L_TX_CREDIT_MASK) | (((v) << XS1_L_TX_CREDIT_SHIFT) & XS1_L_TX_CREDIT_MASK))
#define XS1_L_RX_CREDIT_SHIFT 0x1a
#define XS1_L_RX_CREDIT_SIZE 0x1
#define XS1_L_RX_CREDIT_MASK (((1 << XS1_L_RX_CREDIT_SIZE) - 1) << XS1_L_RX_CREDIT_SHIFT)
#define XS1_L_RX_CREDIT(x) (((x) & XS1_L_RX_CREDIT_MASK) >> XS1_L_RX_CREDIT_SHIFT)
#define XS1_L_RX_CREDIT_SET(x, v) (((x) & ~XS1_L_RX_CREDIT_MASK) | (((v) << XS1_L_RX_CREDIT_SHIFT) & XS1_L_RX_CREDIT_MASK))
#define XS1_L_XLINK_RX_ERROR_SHIFT 0x1b
#define XS1_L_XLINK_RX_ERROR_SIZE 0x1
#define XS1_L_XLINK_RX_ERROR_MASK (((1 << XS1_L_XLINK_RX_ERROR_SIZE) - 1) << XS1_L_XLINK_RX_ERROR_SHIFT)
#define XS1_L_XLINK_RX_ERROR(x) (((x) & XS1_L_XLINK_RX_ERROR_MASK) >> XS1_L_XLINK_RX_ERROR_SHIFT)
#define XS1_L_XLINK_RX_ERROR_SET(x, v) (((x) & ~XS1_L_XLINK_RX_ERROR_MASK) | (((v) << XS1_L_XLINK_RX_ERROR_SHIFT) & XS1_L_XLINK_RX_ERROR_MASK))
#define XS1_L_XLINK_WIDE_SHIFT 0x1e
#define XS1_L_XLINK_WIDE_SIZE 0x1
#define XS1_L_XLINK_WIDE_MASK (((1 << XS1_L_XLINK_WIDE_SIZE) - 1) << XS1_L_XLINK_WIDE_SHIFT)
#define XS1_L_XLINK_WIDE(x) (((x) & XS1_L_XLINK_WIDE_MASK) >> XS1_L_XLINK_WIDE_SHIFT)
#define XS1_L_XLINK_WIDE_SET(x, v) (((x) & ~XS1_L_XLINK_WIDE_MASK) | (((v) << XS1_L_XLINK_WIDE_SHIFT) & XS1_L_XLINK_WIDE_MASK))
#define XS1_L_XLINK_ENABLE_SHIFT 0x1f
#define XS1_L_XLINK_ENABLE_SIZE 0x1
#define XS1_L_XLINK_ENABLE_MASK (((1 << XS1_L_XLINK_ENABLE_SIZE) - 1) << XS1_L_XLINK_ENABLE_SHIFT)
#define XS1_L_XLINK_ENABLE(x) (((x) & XS1_L_XLINK_ENABLE_MASK) >> XS1_L_XLINK_ENABLE_SHIFT)
#define XS1_L_XLINK_ENABLE_SET(x, v) (((x) & ~XS1_L_XLINK_ENABLE_MASK) | (((v) << XS1_L_XLINK_ENABLE_SHIFT) & XS1_L_XLINK_ENABLE_MASK))
#define XS1_L_DEVICE_ID0_VERSION_VALUE 0x0
#define XS1_L_DEVICE_ID0_REVISION_VALUE 0x3
#define XS1_L_PSWITCH_DBG_HANDLER_NUM XS1_L_PSWITCH_DBG_SCRATCH_0_NUM
#define XS1_L_PSWITCH_DBG_COMMAND_NUM XS1_L_PSWITCH_DBG_SCRATCH_1_NUM
#define XS1_L_PSWITCH_DBG_ARG0_NUM XS1_L_PSWITCH_DBG_SCRATCH_2_NUM
#define XS1_L_PSWITCH_DBG_ARG1_NUM XS1_L_PSWITCH_DBG_SCRATCH_3_NUM
#define XS1_L_PSWITCH_DBG_ARG2_NUM XS1_L_PSWITCH_DBG_SCRATCH_4_NUM
#define XS1_L_PSWITCH_DBG_ARG3_NUM XS1_L_PSWITCH_DBG_SCRATCH_5_NUM
#define XS1_L_PSWITCH_DBG_ARG4_NUM XS1_L_PSWITCH_DBG_SCRATCH_6_NUM
#define XS1_L_PSWITCH_DBG_ARG5_NUM XS1_L_PSWITCH_DBG_SCRATCH_7_NUM

#ifdef __XS1_L__
#define XS1_PS_XCORE_CTRL0 XS1_L_PS_XCORE_CTRL0
#define XS1_PS_BOOT_CONFIG XS1_L_PS_BOOT_CONFIG
#define XS1_PS_BOOT_STATUS XS1_L_PS_BOOT_STATUS
#define XS1_PS_SECURITY_CONFIG XS1_L_PS_SECURITY_CONFIG
#define XS1_PS_RING_OSC_CTRL XS1_L_PS_RING_OSC_CTRL
#define XS1_PS_RING_OSC_DATA0 XS1_L_PS_RING_OSC_DATA0
#define XS1_PS_RING_OSC_DATA1 XS1_L_PS_RING_OSC_DATA1
#define XS1_PS_RING_OSC_DATA2 XS1_L_PS_RING_OSC_DATA2
#define XS1_PS_RING_OSC_DATA3 XS1_L_PS_RING_OSC_DATA3
#define XS1_PS_PCU_PRELOAD XS1_L_PS_PCU_PRELOAD
#define XS1_PS_PCU_CTRL XS1_L_PS_PCU_CTRL
#define XS1_PS_PCU_VDD_COUNT XS1_L_PS_PCU_VDD_COUNT
#define XS1_PS_DBG_SSR XS1_L_PS_DBG_SSR
#define XS1_PS_DBG_SPC XS1_L_PS_DBG_SPC
#define XS1_PS_DBG_SSP XS1_L_PS_DBG_SSP
#define XS1_PS_DBG_T_NUM_NUM XS1_L_PS_DBG_T_NUM_NUM
#define XS1_PS_DBG_T_NUM XS1_L_PS_DBG_T_NUM
#define XS1_PS_DBG_T_REG XS1_L_PS_DBG_T_REG
#define XS1_PS_DBG_TYPE XS1_L_PS_DBG_TYPE
#define XS1_PS_DBG_DATA XS1_L_PS_DBG_DATA
#define XS1_PS_DBG_RUN_CTRL XS1_L_PS_DBG_RUN_CTRL
#define XS1_PS_DBG_IBREAK_ADDR_0 XS1_L_PS_DBG_IBREAK_ADDR_0
#define XS1_NUM_PS_DBG_IBREAK_ADDR XS1_L_NUM_PS_DBG_IBREAK_ADDR
#define XS1_PS_DBG_IBREAK_ADDR_1 XS1_L_PS_DBG_IBREAK_ADDR_1
#define XS1_PS_DBG_IBREAK_ADDR_2 XS1_L_PS_DBG_IBREAK_ADDR_2
#define XS1_PS_DBG_IBREAK_ADDR_3 XS1_L_PS_DBG_IBREAK_ADDR_3
#define XS1_PS_DBG_IBREAK_CTRL_0 XS1_L_PS_DBG_IBREAK_CTRL_0
#define XS1_NUM_PS_DBG_IBREAK_CTRL XS1_L_NUM_PS_DBG_IBREAK_CTRL
#define XS1_PS_DBG_IBREAK_CTRL_1 XS1_L_PS_DBG_IBREAK_CTRL_1
#define XS1_PS_DBG_IBREAK_CTRL_2 XS1_L_PS_DBG_IBREAK_CTRL_2
#define XS1_PS_DBG_IBREAK_CTRL_3 XS1_L_PS_DBG_IBREAK_CTRL_3
#define XS1_PS_DBG_DWATCH_ADDR1_0 XS1_L_PS_DBG_DWATCH_ADDR1_0
#define XS1_NUM_PS_DBG_DWATCH_ADDR1 XS1_L_NUM_PS_DBG_DWATCH_ADDR1
#define XS1_PS_DBG_DWATCH_ADDR1_1 XS1_L_PS_DBG_DWATCH_ADDR1_1
#define XS1_PS_DBG_DWATCH_ADDR1_2 XS1_L_PS_DBG_DWATCH_ADDR1_2
#define XS1_PS_DBG_DWATCH_ADDR1_3 XS1_L_PS_DBG_DWATCH_ADDR1_3
#define XS1_PS_DBG_DWATCH_ADDR2_0 XS1_L_PS_DBG_DWATCH_ADDR2_0
#define XS1_NUM_PS_DBG_DWATCH_ADDR2 XS1_L_NUM_PS_DBG_DWATCH_ADDR2
#define XS1_PS_DBG_DWATCH_ADDR2_1 XS1_L_PS_DBG_DWATCH_ADDR2_1
#define XS1_PS_DBG_DWATCH_ADDR2_2 XS1_L_PS_DBG_DWATCH_ADDR2_2
#define XS1_PS_DBG_DWATCH_ADDR2_3 XS1_L_PS_DBG_DWATCH_ADDR2_3
#define XS1_PS_DBG_DWATCH_CTRL_0 XS1_L_PS_DBG_DWATCH_CTRL_0
#define XS1_NUM_PS_DBG_DWATCH_CTRL XS1_L_NUM_PS_DBG_DWATCH_CTRL
#define XS1_PS_DBG_DWATCH_CTRL_1 XS1_L_PS_DBG_DWATCH_CTRL_1
#define XS1_PS_DBG_DWATCH_CTRL_2 XS1_L_PS_DBG_DWATCH_CTRL_2
#define XS1_PS_DBG_DWATCH_CTRL_3 XS1_L_PS_DBG_DWATCH_CTRL_3
#define XS1_PS_DBG_RWATCH_ADDR1_0 XS1_L_PS_DBG_RWATCH_ADDR1_0
#define XS1_NUM_PS_DBG_RWATCH_ADDR1 XS1_L_NUM_PS_DBG_RWATCH_ADDR1
#define XS1_PS_DBG_RWATCH_ADDR1_1 XS1_L_PS_DBG_RWATCH_ADDR1_1
#define XS1_PS_DBG_RWATCH_ADDR1_2 XS1_L_PS_DBG_RWATCH_ADDR1_2
#define XS1_PS_DBG_RWATCH_ADDR1_3 XS1_L_PS_DBG_RWATCH_ADDR1_3
#define XS1_PS_DBG_RWATCH_ADDR2_0 XS1_L_PS_DBG_RWATCH_ADDR2_0
#define XS1_NUM_PS_DBG_RWATCH_ADDR2 XS1_L_NUM_PS_DBG_RWATCH_ADDR2
#define XS1_PS_DBG_RWATCH_ADDR2_1 XS1_L_PS_DBG_RWATCH_ADDR2_1
#define XS1_PS_DBG_RWATCH_ADDR2_2 XS1_L_PS_DBG_RWATCH_ADDR2_2
#define XS1_PS_DBG_RWATCH_ADDR2_3 XS1_L_PS_DBG_RWATCH_ADDR2_3
#define XS1_PS_DBG_RWATCH_CTRL_0 XS1_L_PS_DBG_RWATCH_CTRL_0
#define XS1_NUM_PS_DBG_RWATCH_CTRL XS1_L_NUM_PS_DBG_RWATCH_CTRL
#define XS1_PS_DBG_RWATCH_CTRL_1 XS1_L_PS_DBG_RWATCH_CTRL_1
#define XS1_PS_DBG_RWATCH_CTRL_2 XS1_L_PS_DBG_RWATCH_CTRL_2
#define XS1_PS_DBG_RWATCH_CTRL_3 XS1_L_PS_DBG_RWATCH_CTRL_3
#define XS1_PSWITCH_DEVICE_ID0_NUM XS1_L_PSWITCH_DEVICE_ID0_NUM
#define XS1_PSWITCH_DEVICE_ID1_NUM XS1_L_PSWITCH_DEVICE_ID1_NUM
#define XS1_PSWITCH_DEVICE_ID2_NUM XS1_L_PSWITCH_DEVICE_ID2_NUM
#define XS1_PSWITCH_DEVICE_ID3_NUM XS1_L_PSWITCH_DEVICE_ID3_NUM
#define XS1_PSWITCH_DBG_CTRL_NUM XS1_L_PSWITCH_DBG_CTRL_NUM
#define XS1_PSWITCH_DBG_INT_NUM XS1_L_PSWITCH_DBG_INT_NUM
#define XS1_PSWITCH_PLL_CLK_DIVIDER_NUM XS1_L_PSWITCH_PLL_CLK_DIVIDER_NUM
#define XS1_PSWITCH_SECU_CONFIG_NUM XS1_L_PSWITCH_SECU_CONFIG_NUM
#define XS1_PSWITCH_PLINK_0_NUM XS1_L_PSWITCH_PLINK_0_NUM
#define XS1_NUM_PSWITCH_PLINK XS1_L_NUM_PSWITCH_PLINK
#define XS1_PSWITCH_PLINK_1_NUM XS1_L_PSWITCH_PLINK_1_NUM
#define XS1_PSWITCH_PLINK_2_NUM XS1_L_PSWITCH_PLINK_2_NUM
#define XS1_PSWITCH_PLINK_3_NUM XS1_L_PSWITCH_PLINK_3_NUM
#define XS1_PSWITCH_DBG_SCRATCH_0_NUM XS1_L_PSWITCH_DBG_SCRATCH_0_NUM
#define XS1_NUM_PSWITCH_DBG_SCRATCH XS1_L_NUM_PSWITCH_DBG_SCRATCH
#define XS1_PSWITCH_DBG_SCRATCH_1_NUM XS1_L_PSWITCH_DBG_SCRATCH_1_NUM
#define XS1_PSWITCH_DBG_SCRATCH_2_NUM XS1_L_PSWITCH_DBG_SCRATCH_2_NUM
#define XS1_PSWITCH_DBG_SCRATCH_3_NUM XS1_L_PSWITCH_DBG_SCRATCH_3_NUM
#define XS1_PSWITCH_DBG_SCRATCH_4_NUM XS1_L_PSWITCH_DBG_SCRATCH_4_NUM
#define XS1_PSWITCH_DBG_SCRATCH_5_NUM XS1_L_PSWITCH_DBG_SCRATCH_5_NUM
#define XS1_PSWITCH_DBG_SCRATCH_6_NUM XS1_L_PSWITCH_DBG_SCRATCH_6_NUM
#define XS1_PSWITCH_DBG_SCRATCH_7_NUM XS1_L_PSWITCH_DBG_SCRATCH_7_NUM
#define XS1_PSWITCH_T0_PC_NUM XS1_L_PSWITCH_T0_PC_NUM
#define XS1_PSWITCH_T1_PC_NUM XS1_L_PSWITCH_T1_PC_NUM
#define XS1_PSWITCH_T2_PC_NUM XS1_L_PSWITCH_T2_PC_NUM
#define XS1_PSWITCH_T3_PC_NUM XS1_L_PSWITCH_T3_PC_NUM
#define XS1_PSWITCH_T4_PC_NUM XS1_L_PSWITCH_T4_PC_NUM
#define XS1_PSWITCH_T5_PC_NUM XS1_L_PSWITCH_T5_PC_NUM
#define XS1_PSWITCH_T6_PC_NUM XS1_L_PSWITCH_T6_PC_NUM
#define XS1_PSWITCH_T7_PC_NUM XS1_L_PSWITCH_T7_PC_NUM
#define XS1_PSWITCH_T0_SR_NUM XS1_L_PSWITCH_T0_SR_NUM
#define XS1_PSWITCH_T1_SR_NUM XS1_L_PSWITCH_T1_SR_NUM
#define XS1_PSWITCH_T2_SR_NUM XS1_L_PSWITCH_T2_SR_NUM
#define XS1_PSWITCH_T3_SR_NUM XS1_L_PSWITCH_T3_SR_NUM
#define XS1_PSWITCH_T4_SR_NUM XS1_L_PSWITCH_T4_SR_NUM
#define XS1_PSWITCH_T5_SR_NUM XS1_L_PSWITCH_T5_SR_NUM
#define XS1_PSWITCH_T6_SR_NUM XS1_L_PSWITCH_T6_SR_NUM
#define XS1_PSWITCH_T7_SR_NUM XS1_L_PSWITCH_T7_SR_NUM
#define XS1_PSWITCH_LLINK_0_NUM XS1_L_PSWITCH_LLINK_0_NUM
#define XS1_NUM_PSWITCH_LLINK XS1_L_NUM_PSWITCH_LLINK
#define XS1_PSWITCH_LLINK_1_NUM XS1_L_PSWITCH_LLINK_1_NUM
#define XS1_PSWITCH_LLINK_2_NUM XS1_L_PSWITCH_LLINK_2_NUM
#define XS1_PSWITCH_LLINK_3_NUM XS1_L_PSWITCH_LLINK_3_NUM
#define XS1_PSWITCH_LLINK_4_NUM XS1_L_PSWITCH_LLINK_4_NUM
#define XS1_PSWITCH_LLINK_5_NUM XS1_L_PSWITCH_LLINK_5_NUM
#define XS1_PSWITCH_LLINK_6_NUM XS1_L_PSWITCH_LLINK_6_NUM
#define XS1_PSWITCH_LLINK_7_NUM XS1_L_PSWITCH_LLINK_7_NUM
#define XS1_PSWITCH_LLINK_8_NUM XS1_L_PSWITCH_LLINK_8_NUM
#define XS1_PSWITCH_LLINK_9_NUM XS1_L_PSWITCH_LLINK_9_NUM
#define XS1_PSWITCH_LLINK_10_NUM XS1_L_PSWITCH_LLINK_10_NUM
#define XS1_PSWITCH_LLINK_11_NUM XS1_L_PSWITCH_LLINK_11_NUM
#define XS1_PSWITCH_LLINK_12_NUM XS1_L_PSWITCH_LLINK_12_NUM
#define XS1_PSWITCH_LLINK_13_NUM XS1_L_PSWITCH_LLINK_13_NUM
#define XS1_PSWITCH_LLINK_14_NUM XS1_L_PSWITCH_LLINK_14_NUM
#define XS1_PSWITCH_LLINK_15_NUM XS1_L_PSWITCH_LLINK_15_NUM
#define XS1_PSWITCH_LLINK_16_NUM XS1_L_PSWITCH_LLINK_16_NUM
#define XS1_PSWITCH_LLINK_17_NUM XS1_L_PSWITCH_LLINK_17_NUM
#define XS1_PSWITCH_LLINK_18_NUM XS1_L_PSWITCH_LLINK_18_NUM
#define XS1_PSWITCH_LLINK_19_NUM XS1_L_PSWITCH_LLINK_19_NUM
#define XS1_PSWITCH_LLINK_20_NUM XS1_L_PSWITCH_LLINK_20_NUM
#define XS1_PSWITCH_LLINK_21_NUM XS1_L_PSWITCH_LLINK_21_NUM
#define XS1_PSWITCH_LLINK_22_NUM XS1_L_PSWITCH_LLINK_22_NUM
#define XS1_PSWITCH_LLINK_23_NUM XS1_L_PSWITCH_LLINK_23_NUM
#define XS1_PSWITCH_LLINK_24_NUM XS1_L_PSWITCH_LLINK_24_NUM
#define XS1_PSWITCH_LLINK_25_NUM XS1_L_PSWITCH_LLINK_25_NUM
#define XS1_PSWITCH_LLINK_26_NUM XS1_L_PSWITCH_LLINK_26_NUM
#define XS1_PSWITCH_LLINK_27_NUM XS1_L_PSWITCH_LLINK_27_NUM
#define XS1_PSWITCH_LLINK_28_NUM XS1_L_PSWITCH_LLINK_28_NUM
#define XS1_PSWITCH_LLINK_29_NUM XS1_L_PSWITCH_LLINK_29_NUM
#define XS1_PSWITCH_LLINK_30_NUM XS1_L_PSWITCH_LLINK_30_NUM
#define XS1_PSWITCH_LLINK_31_NUM XS1_L_PSWITCH_LLINK_31_NUM
#define XS1_SSWITCH_DEVICE_ID0_NUM XS1_L_SSWITCH_DEVICE_ID0_NUM
#define XS1_SSWITCH_DEVICE_ID1_NUM XS1_L_SSWITCH_DEVICE_ID1_NUM
#define XS1_SSWITCH_DEVICE_ID2_NUM XS1_L_SSWITCH_DEVICE_ID2_NUM
#define XS1_SSWITCH_DEVICE_ID3_NUM XS1_L_SSWITCH_DEVICE_ID3_NUM
#define XS1_SSWITCH_NODE_CONFIG_NUM XS1_L_SSWITCH_NODE_CONFIG_NUM
#define XS1_SSWITCH_NODE_ID_NUM XS1_L_SSWITCH_NODE_ID_NUM
#define XS1_SSWITCH_PLL_CTL_NUM XS1_L_SSWITCH_PLL_CTL_NUM
#define XS1_SSWITCH_CLK_DIVIDER_NUM XS1_L_SSWITCH_CLK_DIVIDER_NUM
#define XS1_SSWITCH_REF_CLK_DIVIDER_NUM XS1_L_SSWITCH_REF_CLK_DIVIDER_NUM
#define XS1_SSWITCH_DIMENSION_DIRECTION0_NUM XS1_L_SSWITCH_DIMENSION_DIRECTION0_NUM
#define XS1_SSWITCH_DIMENSION_DIRECTION1_NUM XS1_L_SSWITCH_DIMENSION_DIRECTION1_NUM
#define XS1_SSWITCH_XCORE0_GLOBAL_DEBUG_CONFIG_NUM XS1_L_SSWITCH_XCORE0_GLOBAL_DEBUG_CONFIG_NUM
#define XS1_SSWITCH_GLOBAL_DEBUG_SOURCE_NUM XS1_L_SSWITCH_GLOBAL_DEBUG_SOURCE_NUM
#define XS1_SSWITCH_SLINK_0_NUM XS1_L_SSWITCH_SLINK_0_NUM
#define XS1_NUM_SSWITCH_SLINK XS1_L_NUM_SSWITCH_SLINK
#define XS1_SSWITCH_SLINK_1_NUM XS1_L_SSWITCH_SLINK_1_NUM
#define XS1_SSWITCH_SLINK_2_NUM XS1_L_SSWITCH_SLINK_2_NUM
#define XS1_SSWITCH_SLINK_3_NUM XS1_L_SSWITCH_SLINK_3_NUM
#define XS1_SSWITCH_SLINK_4_NUM XS1_L_SSWITCH_SLINK_4_NUM
#define XS1_SSWITCH_SLINK_5_NUM XS1_L_SSWITCH_SLINK_5_NUM
#define XS1_SSWITCH_SLINK_6_NUM XS1_L_SSWITCH_SLINK_6_NUM
#define XS1_SSWITCH_SLINK_7_NUM XS1_L_SSWITCH_SLINK_7_NUM
#define XS1_SSWITCH_PLINK_0_NUM XS1_L_SSWITCH_PLINK_0_NUM
#define XS1_NUM_SSWITCH_PLINK XS1_L_NUM_SSWITCH_PLINK
#define XS1_SSWITCH_PLINK_1_NUM XS1_L_SSWITCH_PLINK_1_NUM
#define XS1_SSWITCH_PLINK_2_NUM XS1_L_SSWITCH_PLINK_2_NUM
#define XS1_SSWITCH_PLINK_3_NUM XS1_L_SSWITCH_PLINK_3_NUM
#define XS1_SSWITCH_XLINK_0_NUM XS1_L_SSWITCH_XLINK_0_NUM
#define XS1_NUM_SSWITCH_XLINK XS1_L_NUM_SSWITCH_XLINK
#define XS1_SSWITCH_XLINK_1_NUM XS1_L_SSWITCH_XLINK_1_NUM
#define XS1_SSWITCH_XLINK_2_NUM XS1_L_SSWITCH_XLINK_2_NUM
#define XS1_SSWITCH_XLINK_3_NUM XS1_L_SSWITCH_XLINK_3_NUM
#define XS1_SSWITCH_XLINK_4_NUM XS1_L_SSWITCH_XLINK_4_NUM
#define XS1_SSWITCH_XLINK_5_NUM XS1_L_SSWITCH_XLINK_5_NUM
#define XS1_SSWITCH_XLINK_6_NUM XS1_L_SSWITCH_XLINK_6_NUM
#define XS1_SSWITCH_XLINK_7_NUM XS1_L_SSWITCH_XLINK_7_NUM
#define XS1_SSWITCH_XSTATIC_0_NUM XS1_L_SSWITCH_XSTATIC_0_NUM
#define XS1_NUM_SSWITCH_XSTATIC XS1_L_NUM_SSWITCH_XSTATIC
#define XS1_SSWITCH_XSTATIC_1_NUM XS1_L_SSWITCH_XSTATIC_1_NUM
#define XS1_SSWITCH_XSTATIC_2_NUM XS1_L_SSWITCH_XSTATIC_2_NUM
#define XS1_SSWITCH_XSTATIC_3_NUM XS1_L_SSWITCH_XSTATIC_3_NUM
#define XS1_SSWITCH_XSTATIC_4_NUM XS1_L_SSWITCH_XSTATIC_4_NUM
#define XS1_SSWITCH_XSTATIC_5_NUM XS1_L_SSWITCH_XSTATIC_5_NUM
#define XS1_SSWITCH_XSTATIC_6_NUM XS1_L_SSWITCH_XSTATIC_6_NUM
#define XS1_SSWITCH_XSTATIC_7_NUM XS1_L_SSWITCH_XSTATIC_7_NUM
#define XS1_ID_ID_SHIFT XS1_L_ID_ID_SHIFT
#define XS1_ID_ID_SIZE XS1_L_ID_ID_SIZE
#define XS1_ID_ID_MASK XS1_L_ID_ID_MASK
#define XS1_ID_ID(x) XS1_L_ID_ID(x)
#define XS1_ID_ID_SET(x, v) XS1_L_ID_ID_SET(x, v)
#define XS1_EXCEPTION_TYPE_SHIFT XS1_L_EXCEPTION_TYPE_SHIFT
#define XS1_EXCEPTION_TYPE_SIZE XS1_L_EXCEPTION_TYPE_SIZE
#define XS1_EXCEPTION_TYPE_MASK XS1_L_EXCEPTION_TYPE_MASK
#define XS1_EXCEPTION_TYPE(x) XS1_L_EXCEPTION_TYPE(x)
#define XS1_EXCEPTION_TYPE_SET(x, v) XS1_L_EXCEPTION_TYPE_SET(x, v)
#define XS1_DBG_T_NUM_NUM_SHIFT XS1_L_DBG_T_NUM_NUM_SHIFT
#define XS1_DBG_T_NUM_NUM_SIZE XS1_L_DBG_T_NUM_NUM_SIZE
#define XS1_DBG_T_NUM_NUM_MASK XS1_L_DBG_T_NUM_NUM_MASK
#define XS1_DBG_T_NUM_NUM(x) XS1_L_DBG_T_NUM_NUM(x)
#define XS1_DBG_T_NUM_NUM_SET(x, v) XS1_L_DBG_T_NUM_NUM_SET(x, v)
#define XS1_DBG_T_REG_REG_SHIFT XS1_L_DBG_T_REG_REG_SHIFT
#define XS1_DBG_T_REG_REG_SIZE XS1_L_DBG_T_REG_REG_SIZE
#define XS1_DBG_T_REG_REG_MASK XS1_L_DBG_T_REG_REG_MASK
#define XS1_DBG_T_REG_REG(x) XS1_L_DBG_T_REG_REG(x)
#define XS1_DBG_T_REG_REG_SET(x, v) XS1_L_DBG_T_REG_REG_SET(x, v)
#define XS1_BRK_ENABLE_SHIFT XS1_L_BRK_ENABLE_SHIFT
#define XS1_BRK_ENABLE_SIZE XS1_L_BRK_ENABLE_SIZE
#define XS1_BRK_ENABLE_MASK XS1_L_BRK_ENABLE_MASK
#define XS1_BRK_ENABLE(x) XS1_L_BRK_ENABLE(x)
#define XS1_BRK_ENABLE_SET(x, v) XS1_L_BRK_ENABLE_SET(x, v)
#define XS1_ALL_BITS_SHIFT XS1_L_ALL_BITS_SHIFT
#define XS1_ALL_BITS_SIZE XS1_L_ALL_BITS_SIZE
#define XS1_ALL_BITS_MASK XS1_L_ALL_BITS_MASK
#define XS1_ALL_BITS(x) XS1_L_ALL_BITS(x)
#define XS1_ALL_BITS_SET(x, v) XS1_L_ALL_BITS_SET(x, v)
#define XS1_KEP_ADDRESS_BITS_SHIFT XS1_L_KEP_ADDRESS_BITS_SHIFT
#define XS1_KEP_ADDRESS_BITS_SIZE XS1_L_KEP_ADDRESS_BITS_SIZE
#define XS1_KEP_ADDRESS_BITS_MASK XS1_L_KEP_ADDRESS_BITS_MASK
#define XS1_KEP_ADDRESS_BITS(x) XS1_L_KEP_ADDRESS_BITS(x)
#define XS1_KEP_ADDRESS_BITS_SET(x, v) XS1_L_KEP_ADDRESS_BITS_SET(x, v)
#define XS1_WORD_ADDRESS_BITS_SHIFT XS1_L_WORD_ADDRESS_BITS_SHIFT
#define XS1_WORD_ADDRESS_BITS_SIZE XS1_L_WORD_ADDRESS_BITS_SIZE
#define XS1_WORD_ADDRESS_BITS_MASK XS1_L_WORD_ADDRESS_BITS_MASK
#define XS1_WORD_ADDRESS_BITS(x) XS1_L_WORD_ADDRESS_BITS(x)
#define XS1_WORD_ADDRESS_BITS_SET(x, v) XS1_L_WORD_ADDRESS_BITS_SET(x, v)
#define XS1_VECTOR_BASE_SHIFT XS1_L_VECTOR_BASE_SHIFT
#define XS1_VECTOR_BASE_SIZE XS1_L_VECTOR_BASE_SIZE
#define XS1_VECTOR_BASE_MASK XS1_L_VECTOR_BASE_MASK
#define XS1_VECTOR_BASE(x) XS1_L_VECTOR_BASE(x)
#define XS1_VECTOR_BASE_SET(x, v) XS1_L_VECTOR_BASE_SET(x, v)
#define XS1_IBRK_CONDITION_SHIFT XS1_L_IBRK_CONDITION_SHIFT
#define XS1_IBRK_CONDITION_SIZE XS1_L_IBRK_CONDITION_SIZE
#define XS1_IBRK_CONDITION_MASK XS1_L_IBRK_CONDITION_MASK
#define XS1_IBRK_CONDITION(x) XS1_L_IBRK_CONDITION(x)
#define XS1_IBRK_CONDITION_SET(x, v) XS1_L_IBRK_CONDITION_SET(x, v)
#define XS1_DBRK_CONDITION_SHIFT XS1_L_DBRK_CONDITION_SHIFT
#define XS1_DBRK_CONDITION_SIZE XS1_L_DBRK_CONDITION_SIZE
#define XS1_DBRK_CONDITION_MASK XS1_L_DBRK_CONDITION_MASK
#define XS1_DBRK_CONDITION(x) XS1_L_DBRK_CONDITION(x)
#define XS1_DBRK_CONDITION_SET(x, v) XS1_L_DBRK_CONDITION_SET(x, v)
#define XS1_RBRK_CONDITION_SHIFT XS1_L_RBRK_CONDITION_SHIFT
#define XS1_RBRK_CONDITION_SIZE XS1_L_RBRK_CONDITION_SIZE
#define XS1_RBRK_CONDITION_MASK XS1_L_RBRK_CONDITION_MASK
#define XS1_RBRK_CONDITION(x) XS1_L_RBRK_CONDITION(x)
#define XS1_RBRK_CONDITION_SET(x, v) XS1_L_RBRK_CONDITION_SET(x, v)
#define XS1_BRK_LOAD_SHIFT XS1_L_BRK_LOAD_SHIFT
#define XS1_BRK_LOAD_SIZE XS1_L_BRK_LOAD_SIZE
#define XS1_BRK_LOAD_MASK XS1_L_BRK_LOAD_MASK
#define XS1_BRK_LOAD(x) XS1_L_BRK_LOAD(x)
#define XS1_BRK_LOAD_SET(x, v) XS1_L_BRK_LOAD_SET(x, v)
#define XS1_BRK_THREADS_SHIFT XS1_L_BRK_THREADS_SHIFT
#define XS1_BRK_THREADS_SIZE XS1_L_BRK_THREADS_SIZE
#define XS1_BRK_THREADS_MASK XS1_L_BRK_THREADS_MASK
#define XS1_BRK_THREADS(x) XS1_L_BRK_THREADS(x)
#define XS1_BRK_THREADS_SET(x, v) XS1_L_BRK_THREADS_SET(x, v)
#define XS1_DBG_TYPE_CAUSE_SHIFT XS1_L_DBG_TYPE_CAUSE_SHIFT
#define XS1_DBG_TYPE_CAUSE_SIZE XS1_L_DBG_TYPE_CAUSE_SIZE
#define XS1_DBG_TYPE_CAUSE_MASK XS1_L_DBG_TYPE_CAUSE_MASK
#define XS1_DBG_TYPE_CAUSE(x) XS1_L_DBG_TYPE_CAUSE(x)
#define XS1_DBG_TYPE_CAUSE_SET(x, v) XS1_L_DBG_TYPE_CAUSE_SET(x, v)
#define XS1_DBG_TYPE_T_NUM_SHIFT XS1_L_DBG_TYPE_T_NUM_SHIFT
#define XS1_DBG_TYPE_T_NUM_SIZE XS1_L_DBG_TYPE_T_NUM_SIZE
#define XS1_DBG_TYPE_T_NUM_MASK XS1_L_DBG_TYPE_T_NUM_MASK
#define XS1_DBG_TYPE_T_NUM(x) XS1_L_DBG_TYPE_T_NUM(x)
#define XS1_DBG_TYPE_T_NUM_SET(x, v) XS1_L_DBG_TYPE_T_NUM_SET(x, v)
#define XS1_DBG_TYPE_HW_NUM_SHIFT XS1_L_DBG_TYPE_HW_NUM_SHIFT
#define XS1_DBG_TYPE_HW_NUM_SIZE XS1_L_DBG_TYPE_HW_NUM_SIZE
#define XS1_DBG_TYPE_HW_NUM_MASK XS1_L_DBG_TYPE_HW_NUM_MASK
#define XS1_DBG_TYPE_HW_NUM(x) XS1_L_DBG_TYPE_HW_NUM(x)
#define XS1_DBG_TYPE_HW_NUM_SET(x, v) XS1_L_DBG_TYPE_HW_NUM_SET(x, v)
#define XS1_DBG_RUN_CTRL_STOP_SHIFT XS1_L_DBG_RUN_CTRL_STOP_SHIFT
#define XS1_DBG_RUN_CTRL_STOP_SIZE XS1_L_DBG_RUN_CTRL_STOP_SIZE
#define XS1_DBG_RUN_CTRL_STOP_MASK XS1_L_DBG_RUN_CTRL_STOP_MASK
#define XS1_DBG_RUN_CTRL_STOP(x) XS1_L_DBG_RUN_CTRL_STOP(x)
#define XS1_DBG_RUN_CTRL_STOP_SET(x, v) XS1_L_DBG_RUN_CTRL_STOP_SET(x, v)
#define XS1_XCORE_CTRL0_USB_ENABLE_SHIFT XS1_L_XCORE_CTRL0_USB_ENABLE_SHIFT
#define XS1_XCORE_CTRL0_USB_ENABLE_SIZE XS1_L_XCORE_CTRL0_USB_ENABLE_SIZE
#define XS1_XCORE_CTRL0_USB_ENABLE_MASK XS1_L_XCORE_CTRL0_USB_ENABLE_MASK
#define XS1_XCORE_CTRL0_USB_ENABLE(x) XS1_L_XCORE_CTRL0_USB_ENABLE(x)
#define XS1_XCORE_CTRL0_USB_ENABLE_SET(x, v) XS1_L_XCORE_CTRL0_USB_ENABLE_SET(x, v)
#define XS1_XCORE_CTRL0_USB_MODE_SHIFT XS1_L_XCORE_CTRL0_USB_MODE_SHIFT
#define XS1_XCORE_CTRL0_USB_MODE_SIZE XS1_L_XCORE_CTRL0_USB_MODE_SIZE
#define XS1_XCORE_CTRL0_USB_MODE_MASK XS1_L_XCORE_CTRL0_USB_MODE_MASK
#define XS1_XCORE_CTRL0_USB_MODE(x) XS1_L_XCORE_CTRL0_USB_MODE(x)
#define XS1_XCORE_CTRL0_USB_MODE_SET(x, v) XS1_L_XCORE_CTRL0_USB_MODE_SET(x, v)
#define XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SHIFT
#define XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SIZE
#define XS1_XCORE_CTRL0_CLK_DIVIDER_EN_MASK XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_MASK
#define XS1_XCORE_CTRL0_CLK_DIVIDER_EN(x) XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN(x)
#define XS1_XCORE_CTRL0_CLK_DIVIDER_EN_SET(x, v) XS1_L_XCORE_CTRL0_CLK_DIVIDER_EN_SET(x, v)
#define XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SHIFT
#define XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SIZE
#define XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_MASK
#define XS1_XCORE_CTRL0_CLK_DIVIDER_DYN(x) XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN(x)
#define XS1_XCORE_CTRL0_CLK_DIVIDER_DYN_SET(x, v) XS1_L_XCORE_CTRL0_CLK_DIVIDER_DYN_SET(x, v)
#define XS1_BOOT_CONFIG_BOOT_MODE_SHIFT XS1_L_BOOT_CONFIG_BOOT_MODE_SHIFT
#define XS1_BOOT_CONFIG_BOOT_MODE_SIZE XS1_L_BOOT_CONFIG_BOOT_MODE_SIZE
#define XS1_BOOT_CONFIG_BOOT_MODE_MASK XS1_L_BOOT_CONFIG_BOOT_MODE_MASK
#define XS1_BOOT_CONFIG_BOOT_MODE(x) XS1_L_BOOT_CONFIG_BOOT_MODE(x)
#define XS1_BOOT_CONFIG_BOOT_MODE_SET(x, v) XS1_L_BOOT_CONFIG_BOOT_MODE_SET(x, v)
#define XS1_BOOT_CONFIG_SECURE_BOOT_SHIFT XS1_L_BOOT_CONFIG_SECURE_BOOT_SHIFT
#define XS1_BOOT_CONFIG_SECURE_BOOT_SIZE XS1_L_BOOT_CONFIG_SECURE_BOOT_SIZE
#define XS1_BOOT_CONFIG_SECURE_BOOT_MASK XS1_L_BOOT_CONFIG_SECURE_BOOT_MASK
#define XS1_BOOT_CONFIG_SECURE_BOOT(x) XS1_L_BOOT_CONFIG_SECURE_BOOT(x)
#define XS1_BOOT_CONFIG_SECURE_BOOT_SET(x, v) XS1_L_BOOT_CONFIG_SECURE_BOOT_SET(x, v)
#define XS1_BOOT_CONFIG_PROCESSOR_SHIFT XS1_L_BOOT_CONFIG_PROCESSOR_SHIFT
#define XS1_BOOT_CONFIG_PROCESSOR_SIZE XS1_L_BOOT_CONFIG_PROCESSOR_SIZE
#define XS1_BOOT_CONFIG_PROCESSOR_MASK XS1_L_BOOT_CONFIG_PROCESSOR_MASK
#define XS1_BOOT_CONFIG_PROCESSOR(x) XS1_L_BOOT_CONFIG_PROCESSOR(x)
#define XS1_BOOT_CONFIG_PROCESSOR_SET(x, v) XS1_L_BOOT_CONFIG_PROCESSOR_SET(x, v)
#define XS1_BOOT_STATUS_LEDS_SHIFT XS1_L_BOOT_STATUS_LEDS_SHIFT
#define XS1_BOOT_STATUS_LEDS_SIZE XS1_L_BOOT_STATUS_LEDS_SIZE
#define XS1_BOOT_STATUS_LEDS_MASK XS1_L_BOOT_STATUS_LEDS_MASK
#define XS1_BOOT_STATUS_LEDS(x) XS1_L_BOOT_STATUS_LEDS(x)
#define XS1_BOOT_STATUS_LEDS_SET(x, v) XS1_L_BOOT_STATUS_LEDS_SET(x, v)
#define XS1_BOOT_STATUS_BITS_SHIFT XS1_L_BOOT_STATUS_BITS_SHIFT
#define XS1_BOOT_STATUS_BITS_SIZE XS1_L_BOOT_STATUS_BITS_SIZE
#define XS1_BOOT_STATUS_BITS_MASK XS1_L_BOOT_STATUS_BITS_MASK
#define XS1_BOOT_STATUS_BITS(x) XS1_L_BOOT_STATUS_BITS(x)
#define XS1_BOOT_STATUS_BITS_SET(x, v) XS1_L_BOOT_STATUS_BITS_SET(x, v)
#define XS1_RING_OSC_PERPH_ENABLE_SHIFT XS1_L_RING_OSC_PERPH_ENABLE_SHIFT
#define XS1_RING_OSC_PERPH_ENABLE_SIZE XS1_L_RING_OSC_PERPH_ENABLE_SIZE
#define XS1_RING_OSC_PERPH_ENABLE_MASK XS1_L_RING_OSC_PERPH_ENABLE_MASK
#define XS1_RING_OSC_PERPH_ENABLE(x) XS1_L_RING_OSC_PERPH_ENABLE(x)
#define XS1_RING_OSC_PERPH_ENABLE_SET(x, v) XS1_L_RING_OSC_PERPH_ENABLE_SET(x, v)
#define XS1_RING_OSC_CORE_ENABLE_SHIFT XS1_L_RING_OSC_CORE_ENABLE_SHIFT
#define XS1_RING_OSC_CORE_ENABLE_SIZE XS1_L_RING_OSC_CORE_ENABLE_SIZE
#define XS1_RING_OSC_CORE_ENABLE_MASK XS1_L_RING_OSC_CORE_ENABLE_MASK
#define XS1_RING_OSC_CORE_ENABLE(x) XS1_L_RING_OSC_CORE_ENABLE(x)
#define XS1_RING_OSC_CORE_ENABLE_SET(x, v) XS1_L_RING_OSC_CORE_ENABLE_SET(x, v)
#define XS1_RING_OSC_DATA_SHIFT XS1_L_RING_OSC_DATA_SHIFT
#define XS1_RING_OSC_DATA_SIZE XS1_L_RING_OSC_DATA_SIZE
#define XS1_RING_OSC_DATA_MASK XS1_L_RING_OSC_DATA_MASK
#define XS1_RING_OSC_DATA(x) XS1_L_RING_OSC_DATA(x)
#define XS1_RING_OSC_DATA_SET(x, v) XS1_L_RING_OSC_DATA_SET(x, v)
#define XS1_PCU_DATA32_SHIFT XS1_L_PCU_DATA32_SHIFT
#define XS1_PCU_DATA32_SIZE XS1_L_PCU_DATA32_SIZE
#define XS1_PCU_DATA32_MASK XS1_L_PCU_DATA32_MASK
#define XS1_PCU_DATA32(x) XS1_L_PCU_DATA32(x)
#define XS1_PCU_DATA32_SET(x, v) XS1_L_PCU_DATA32_SET(x, v)
#define XS1_PCU_DATA16_SHIFT XS1_L_PCU_DATA16_SHIFT
#define XS1_PCU_DATA16_SIZE XS1_L_PCU_DATA16_SIZE
#define XS1_PCU_DATA16_MASK XS1_L_PCU_DATA16_MASK
#define XS1_PCU_DATA16(x) XS1_L_PCU_DATA16(x)
#define XS1_PCU_DATA16_SET(x, v) XS1_L_PCU_DATA16_SET(x, v)
#define XS1_PCU_CTRL_SHIFT XS1_L_PCU_CTRL_SHIFT
#define XS1_PCU_CTRL_SIZE XS1_L_PCU_CTRL_SIZE
#define XS1_PCU_CTRL_MASK XS1_L_PCU_CTRL_MASK
#define XS1_PCU_CTRL(x) XS1_L_PCU_CTRL(x)
#define XS1_PCU_CTRL_SET(x, v) XS1_L_PCU_CTRL_SET(x, v)
#define XS1_PLL_CLK_DIVIDER_SHIFT XS1_L_PLL_CLK_DIVIDER_SHIFT
#define XS1_PLL_CLK_DIVIDER_SIZE XS1_L_PLL_CLK_DIVIDER_SIZE
#define XS1_PLL_CLK_DIVIDER_MASK XS1_L_PLL_CLK_DIVIDER_MASK
#define XS1_PLL_CLK_DIVIDER(x) XS1_L_PLL_CLK_DIVIDER(x)
#define XS1_PLL_CLK_DIVIDER_SET(x, v) XS1_L_PLL_CLK_DIVIDER_SET(x, v)
#define XS1_THREAD_CTRL0_INUSE_SHIFT XS1_L_THREAD_CTRL0_INUSE_SHIFT
#define XS1_THREAD_CTRL0_INUSE_SIZE XS1_L_THREAD_CTRL0_INUSE_SIZE
#define XS1_THREAD_CTRL0_INUSE_MASK XS1_L_THREAD_CTRL0_INUSE_MASK
#define XS1_THREAD_CTRL0_INUSE(x) XS1_L_THREAD_CTRL0_INUSE(x)
#define XS1_THREAD_CTRL0_INUSE_SET(x, v) XS1_L_THREAD_CTRL0_INUSE_SET(x, v)
#define XS1_THREAD_CTRL0_MSYNC_SHIFT XS1_L_THREAD_CTRL0_MSYNC_SHIFT
#define XS1_THREAD_CTRL0_MSYNC_SIZE XS1_L_THREAD_CTRL0_MSYNC_SIZE
#define XS1_THREAD_CTRL0_MSYNC_MASK XS1_L_THREAD_CTRL0_MSYNC_MASK
#define XS1_THREAD_CTRL0_MSYNC(x) XS1_L_THREAD_CTRL0_MSYNC(x)
#define XS1_THREAD_CTRL0_MSYNC_SET(x, v) XS1_L_THREAD_CTRL0_MSYNC_SET(x, v)
#define XS1_THREAD_CTRL0_SSYNC_SHIFT XS1_L_THREAD_CTRL0_SSYNC_SHIFT
#define XS1_THREAD_CTRL0_SSYNC_SIZE XS1_L_THREAD_CTRL0_SSYNC_SIZE
#define XS1_THREAD_CTRL0_SSYNC_MASK XS1_L_THREAD_CTRL0_SSYNC_MASK
#define XS1_THREAD_CTRL0_SSYNC(x) XS1_L_THREAD_CTRL0_SSYNC(x)
#define XS1_THREAD_CTRL0_SSYNC_SET(x, v) XS1_L_THREAD_CTRL0_SSYNC_SET(x, v)
#define XS1_THREAD_CTRL0_MASTER_SHIFT XS1_L_THREAD_CTRL0_MASTER_SHIFT
#define XS1_THREAD_CTRL0_MASTER_SIZE XS1_L_THREAD_CTRL0_MASTER_SIZE
#define XS1_THREAD_CTRL0_MASTER_MASK XS1_L_THREAD_CTRL0_MASTER_MASK
#define XS1_THREAD_CTRL0_MASTER(x) XS1_L_THREAD_CTRL0_MASTER(x)
#define XS1_THREAD_CTRL0_MASTER_SET(x, v) XS1_L_THREAD_CTRL0_MASTER_SET(x, v)
#define XS1_PORT_CTRL0_INUSE_SHIFT XS1_L_PORT_CTRL0_INUSE_SHIFT
#define XS1_PORT_CTRL0_INUSE_SIZE XS1_L_PORT_CTRL0_INUSE_SIZE
#define XS1_PORT_CTRL0_INUSE_MASK XS1_L_PORT_CTRL0_INUSE_MASK
#define XS1_PORT_CTRL0_INUSE(x) XS1_L_PORT_CTRL0_INUSE(x)
#define XS1_PORT_CTRL0_INUSE_SET(x, v) XS1_L_PORT_CTRL0_INUSE_SET(x, v)
#define XS1_PORT_CTRL0_IE_MODE_SHIFT XS1_L_PORT_CTRL0_IE_MODE_SHIFT
#define XS1_PORT_CTRL0_IE_MODE_SIZE XS1_L_PORT_CTRL0_IE_MODE_SIZE
#define XS1_PORT_CTRL0_IE_MODE_MASK XS1_L_PORT_CTRL0_IE_MODE_MASK
#define XS1_PORT_CTRL0_IE_MODE(x) XS1_L_PORT_CTRL0_IE_MODE(x)
#define XS1_PORT_CTRL0_IE_MODE_SET(x, v) XS1_L_PORT_CTRL0_IE_MODE_SET(x, v)
#define XS1_PORT_CTRL0_IE_ENABLED_SHIFT XS1_L_PORT_CTRL0_IE_ENABLED_SHIFT
#define XS1_PORT_CTRL0_IE_ENABLED_SIZE XS1_L_PORT_CTRL0_IE_ENABLED_SIZE
#define XS1_PORT_CTRL0_IE_ENABLED_MASK XS1_L_PORT_CTRL0_IE_ENABLED_MASK
#define XS1_PORT_CTRL0_IE_ENABLED(x) XS1_L_PORT_CTRL0_IE_ENABLED(x)
#define XS1_PORT_CTRL0_IE_ENABLED_SET(x, v) XS1_L_PORT_CTRL0_IE_ENABLED_SET(x, v)
#define XS1_PORT_CTRL0_DIRECTION_SHIFT XS1_L_PORT_CTRL0_DIRECTION_SHIFT
#define XS1_PORT_CTRL0_DIRECTION_SIZE XS1_L_PORT_CTRL0_DIRECTION_SIZE
#define XS1_PORT_CTRL0_DIRECTION_MASK XS1_L_PORT_CTRL0_DIRECTION_MASK
#define XS1_PORT_CTRL0_DIRECTION(x) XS1_L_PORT_CTRL0_DIRECTION(x)
#define XS1_PORT_CTRL0_DIRECTION_SET(x, v) XS1_L_PORT_CTRL0_DIRECTION_SET(x, v)
#define XS1_PORT_CTRL0_COND_SHIFT XS1_L_PORT_CTRL0_COND_SHIFT
#define XS1_PORT_CTRL0_COND_SIZE XS1_L_PORT_CTRL0_COND_SIZE
#define XS1_PORT_CTRL0_COND_MASK XS1_L_PORT_CTRL0_COND_MASK
#define XS1_PORT_CTRL0_COND(x) XS1_L_PORT_CTRL0_COND(x)
#define XS1_PORT_CTRL0_COND_SET(x, v) XS1_L_PORT_CTRL0_COND_SET(x, v)
#define XS1_PORT_CTRL0_MASTER_SLAVE_SHIFT XS1_L_PORT_CTRL0_MASTER_SLAVE_SHIFT
#define XS1_PORT_CTRL0_MASTER_SLAVE_SIZE XS1_L_PORT_CTRL0_MASTER_SLAVE_SIZE
#define XS1_PORT_CTRL0_MASTER_SLAVE_MASK XS1_L_PORT_CTRL0_MASTER_SLAVE_MASK
#define XS1_PORT_CTRL0_MASTER_SLAVE(x) XS1_L_PORT_CTRL0_MASTER_SLAVE(x)
#define XS1_PORT_CTRL0_MASTER_SLAVE_SET(x, v) XS1_L_PORT_CTRL0_MASTER_SLAVE_SET(x, v)
#define XS1_PORT_CTRL0_BUFFERS_SHIFT XS1_L_PORT_CTRL0_BUFFERS_SHIFT
#define XS1_PORT_CTRL0_BUFFERS_SIZE XS1_L_PORT_CTRL0_BUFFERS_SIZE
#define XS1_PORT_CTRL0_BUFFERS_MASK XS1_L_PORT_CTRL0_BUFFERS_MASK
#define XS1_PORT_CTRL0_BUFFERS(x) XS1_L_PORT_CTRL0_BUFFERS(x)
#define XS1_PORT_CTRL0_BUFFERS_SET(x, v) XS1_L_PORT_CTRL0_BUFFERS_SET(x, v)
#define XS1_PORT_CTRL0_READY_MODE_SHIFT XS1_L_PORT_CTRL0_READY_MODE_SHIFT
#define XS1_PORT_CTRL0_READY_MODE_SIZE XS1_L_PORT_CTRL0_READY_MODE_SIZE
#define XS1_PORT_CTRL0_READY_MODE_MASK XS1_L_PORT_CTRL0_READY_MODE_MASK
#define XS1_PORT_CTRL0_READY_MODE(x) XS1_L_PORT_CTRL0_READY_MODE(x)
#define XS1_PORT_CTRL0_READY_MODE_SET(x, v) XS1_L_PORT_CTRL0_READY_MODE_SET(x, v)
#define XS1_PORT_CTRL0_PORT_TYPE_SHIFT XS1_L_PORT_CTRL0_PORT_TYPE_SHIFT
#define XS1_PORT_CTRL0_PORT_TYPE_SIZE XS1_L_PORT_CTRL0_PORT_TYPE_SIZE
#define XS1_PORT_CTRL0_PORT_TYPE_MASK XS1_L_PORT_CTRL0_PORT_TYPE_MASK
#define XS1_PORT_CTRL0_PORT_TYPE(x) XS1_L_PORT_CTRL0_PORT_TYPE(x)
#define XS1_PORT_CTRL0_PORT_TYPE_SET(x, v) XS1_L_PORT_CTRL0_PORT_TYPE_SET(x, v)
#define XS1_PORT_CTRL0_INVERT_SHIFT XS1_L_PORT_CTRL0_INVERT_SHIFT
#define XS1_PORT_CTRL0_INVERT_SIZE XS1_L_PORT_CTRL0_INVERT_SIZE
#define XS1_PORT_CTRL0_INVERT_MASK XS1_L_PORT_CTRL0_INVERT_MASK
#define XS1_PORT_CTRL0_INVERT(x) XS1_L_PORT_CTRL0_INVERT(x)
#define XS1_PORT_CTRL0_INVERT_SET(x, v) XS1_L_PORT_CTRL0_INVERT_SET(x, v)
#define XS1_PORT_CTRL0_SDELAY_SHIFT XS1_L_PORT_CTRL0_SDELAY_SHIFT
#define XS1_PORT_CTRL0_SDELAY_SIZE XS1_L_PORT_CTRL0_SDELAY_SIZE
#define XS1_PORT_CTRL0_SDELAY_MASK XS1_L_PORT_CTRL0_SDELAY_MASK
#define XS1_PORT_CTRL0_SDELAY(x) XS1_L_PORT_CTRL0_SDELAY(x)
#define XS1_PORT_CTRL0_SDELAY_SET(x, v) XS1_L_PORT_CTRL0_SDELAY_SET(x, v)
#define XS1_PORT_CTRL0_EV_VALID_SHIFT XS1_L_PORT_CTRL0_EV_VALID_SHIFT
#define XS1_PORT_CTRL0_EV_VALID_SIZE XS1_L_PORT_CTRL0_EV_VALID_SIZE
#define XS1_PORT_CTRL0_EV_VALID_MASK XS1_L_PORT_CTRL0_EV_VALID_MASK
#define XS1_PORT_CTRL0_EV_VALID(x) XS1_L_PORT_CTRL0_EV_VALID(x)
#define XS1_PORT_CTRL0_EV_VALID_SET(x, v) XS1_L_PORT_CTRL0_EV_VALID_SET(x, v)
#define XS1_PORT_CTRL0_T_WAITING_SHIFT XS1_L_PORT_CTRL0_T_WAITING_SHIFT
#define XS1_PORT_CTRL0_T_WAITING_SIZE XS1_L_PORT_CTRL0_T_WAITING_SIZE
#define XS1_PORT_CTRL0_T_WAITING_MASK XS1_L_PORT_CTRL0_T_WAITING_MASK
#define XS1_PORT_CTRL0_T_WAITING(x) XS1_L_PORT_CTRL0_T_WAITING(x)
#define XS1_PORT_CTRL0_T_WAITING_SET(x, v) XS1_L_PORT_CTRL0_T_WAITING_SET(x, v)
#define XS1_PORT_CTRL0_T_NUM_SHIFT XS1_L_PORT_CTRL0_T_NUM_SHIFT
#define XS1_PORT_CTRL0_T_NUM_SIZE XS1_L_PORT_CTRL0_T_NUM_SIZE
#define XS1_PORT_CTRL0_T_NUM_MASK XS1_L_PORT_CTRL0_T_NUM_MASK
#define XS1_PORT_CTRL0_T_NUM(x) XS1_L_PORT_CTRL0_T_NUM(x)
#define XS1_PORT_CTRL0_T_NUM_SET(x, v) XS1_L_PORT_CTRL0_T_NUM_SET(x, v)
#define XS1_PORT_CTRL1_DRIVE_SHIFT XS1_L_PORT_CTRL1_DRIVE_SHIFT
#define XS1_PORT_CTRL1_DRIVE_SIZE XS1_L_PORT_CTRL1_DRIVE_SIZE
#define XS1_PORT_CTRL1_DRIVE_MASK XS1_L_PORT_CTRL1_DRIVE_MASK
#define XS1_PORT_CTRL1_DRIVE(x) XS1_L_PORT_CTRL1_DRIVE(x)
#define XS1_PORT_CTRL1_DRIVE_SET(x, v) XS1_L_PORT_CTRL1_DRIVE_SET(x, v)
#define XS1_PORT_CTRL1_TWIDTH_SHIFT XS1_L_PORT_CTRL1_TWIDTH_SHIFT
#define XS1_PORT_CTRL1_TWIDTH_SIZE XS1_L_PORT_CTRL1_TWIDTH_SIZE
#define XS1_PORT_CTRL1_TWIDTH_MASK XS1_L_PORT_CTRL1_TWIDTH_MASK
#define XS1_PORT_CTRL1_TWIDTH(x) XS1_L_PORT_CTRL1_TWIDTH(x)
#define XS1_PORT_CTRL1_TWIDTH_SET(x, v) XS1_L_PORT_CTRL1_TWIDTH_SET(x, v)
#define XS1_PORT_CTRL1_SREG_COUNT_SHIFT XS1_L_PORT_CTRL1_SREG_COUNT_SHIFT
#define XS1_PORT_CTRL1_SREG_COUNT_SIZE XS1_L_PORT_CTRL1_SREG_COUNT_SIZE
#define XS1_PORT_CTRL1_SREG_COUNT_MASK XS1_L_PORT_CTRL1_SREG_COUNT_MASK
#define XS1_PORT_CTRL1_SREG_COUNT(x) XS1_L_PORT_CTRL1_SREG_COUNT(x)
#define XS1_PORT_CTRL1_SREG_COUNT_SET(x, v) XS1_L_PORT_CTRL1_SREG_COUNT_SET(x, v)
#define XS1_PORT_CTRL1_TREG_FULL_SHIFT XS1_L_PORT_CTRL1_TREG_FULL_SHIFT
#define XS1_PORT_CTRL1_TREG_FULL_SIZE XS1_L_PORT_CTRL1_TREG_FULL_SIZE
#define XS1_PORT_CTRL1_TREG_FULL_MASK XS1_L_PORT_CTRL1_TREG_FULL_MASK
#define XS1_PORT_CTRL1_TREG_FULL(x) XS1_L_PORT_CTRL1_TREG_FULL(x)
#define XS1_PORT_CTRL1_TREG_FULL_SET(x, v) XS1_L_PORT_CTRL1_TREG_FULL_SET(x, v)
#define XS1_PORT_CTRL1_CHANGE_DIR_SHIFT XS1_L_PORT_CTRL1_CHANGE_DIR_SHIFT
#define XS1_PORT_CTRL1_CHANGE_DIR_SIZE XS1_L_PORT_CTRL1_CHANGE_DIR_SIZE
#define XS1_PORT_CTRL1_CHANGE_DIR_MASK XS1_L_PORT_CTRL1_CHANGE_DIR_MASK
#define XS1_PORT_CTRL1_CHANGE_DIR(x) XS1_L_PORT_CTRL1_CHANGE_DIR(x)
#define XS1_PORT_CTRL1_CHANGE_DIR_SET(x, v) XS1_L_PORT_CTRL1_CHANGE_DIR_SET(x, v)
#define XS1_PORT_CTRL1_SYNCR_SHIFT XS1_L_PORT_CTRL1_SYNCR_SHIFT
#define XS1_PORT_CTRL1_SYNCR_SIZE XS1_L_PORT_CTRL1_SYNCR_SIZE
#define XS1_PORT_CTRL1_SYNCR_MASK XS1_L_PORT_CTRL1_SYNCR_MASK
#define XS1_PORT_CTRL1_SYNCR(x) XS1_L_PORT_CTRL1_SYNCR(x)
#define XS1_PORT_CTRL1_SYNCR_SET(x, v) XS1_L_PORT_CTRL1_SYNCR_SET(x, v)
#define XS1_PORT_CTRL1_INST_COMMITTED_SHIFT XS1_L_PORT_CTRL1_INST_COMMITTED_SHIFT
#define XS1_PORT_CTRL1_INST_COMMITTED_SIZE XS1_L_PORT_CTRL1_INST_COMMITTED_SIZE
#define XS1_PORT_CTRL1_INST_COMMITTED_MASK XS1_L_PORT_CTRL1_INST_COMMITTED_MASK
#define XS1_PORT_CTRL1_INST_COMMITTED(x) XS1_L_PORT_CTRL1_INST_COMMITTED(x)
#define XS1_PORT_CTRL1_INST_COMMITTED_SET(x, v) XS1_L_PORT_CTRL1_INST_COMMITTED_SET(x, v)
#define XS1_PORT_CTRL1_HOLD_DATA_SHIFT XS1_L_PORT_CTRL1_HOLD_DATA_SHIFT
#define XS1_PORT_CTRL1_HOLD_DATA_SIZE XS1_L_PORT_CTRL1_HOLD_DATA_SIZE
#define XS1_PORT_CTRL1_HOLD_DATA_MASK XS1_L_PORT_CTRL1_HOLD_DATA_MASK
#define XS1_PORT_CTRL1_HOLD_DATA(x) XS1_L_PORT_CTRL1_HOLD_DATA(x)
#define XS1_PORT_CTRL1_HOLD_DATA_SET(x, v) XS1_L_PORT_CTRL1_HOLD_DATA_SET(x, v)
#define XS1_PORT_CTRL1_WAIT_FOR_TIME_SHIFT XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SHIFT
#define XS1_PORT_CTRL1_WAIT_FOR_TIME_SIZE XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SIZE
#define XS1_PORT_CTRL1_WAIT_FOR_TIME_MASK XS1_L_PORT_CTRL1_WAIT_FOR_TIME_MASK
#define XS1_PORT_CTRL1_WAIT_FOR_TIME(x) XS1_L_PORT_CTRL1_WAIT_FOR_TIME(x)
#define XS1_PORT_CTRL1_WAIT_FOR_TIME_SET(x, v) XS1_L_PORT_CTRL1_WAIT_FOR_TIME_SET(x, v)
#define XS1_PORT_CTRL1_TIMEMET_SHIFT XS1_L_PORT_CTRL1_TIMEMET_SHIFT
#define XS1_PORT_CTRL1_TIMEMET_SIZE XS1_L_PORT_CTRL1_TIMEMET_SIZE
#define XS1_PORT_CTRL1_TIMEMET_MASK XS1_L_PORT_CTRL1_TIMEMET_MASK
#define XS1_PORT_CTRL1_TIMEMET(x) XS1_L_PORT_CTRL1_TIMEMET(x)
#define XS1_PORT_CTRL1_TIMEMET_SET(x, v) XS1_L_PORT_CTRL1_TIMEMET_SET(x, v)
#define XS1_PORT_CTRL1_ENDIN_SHIFT XS1_L_PORT_CTRL1_ENDIN_SHIFT
#define XS1_PORT_CTRL1_ENDIN_SIZE XS1_L_PORT_CTRL1_ENDIN_SIZE
#define XS1_PORT_CTRL1_ENDIN_MASK XS1_L_PORT_CTRL1_ENDIN_MASK
#define XS1_PORT_CTRL1_ENDIN(x) XS1_L_PORT_CTRL1_ENDIN(x)
#define XS1_PORT_CTRL1_ENDIN_SET(x, v) XS1_L_PORT_CTRL1_ENDIN_SET(x, v)
#define XS1_PORT_CTRL2_TIME_SHIFT XS1_L_PORT_CTRL2_TIME_SHIFT
#define XS1_PORT_CTRL2_TIME_SIZE XS1_L_PORT_CTRL2_TIME_SIZE
#define XS1_PORT_CTRL2_TIME_MASK XS1_L_PORT_CTRL2_TIME_MASK
#define XS1_PORT_CTRL2_TIME(x) XS1_L_PORT_CTRL2_TIME(x)
#define XS1_PORT_CTRL2_TIME_SET(x, v) XS1_L_PORT_CTRL2_TIME_SET(x, v)
#define XS1_PORT_CTRL2_PIN_DELAY_SHIFT XS1_L_PORT_CTRL2_PIN_DELAY_SHIFT
#define XS1_PORT_CTRL2_PIN_DELAY_SIZE XS1_L_PORT_CTRL2_PIN_DELAY_SIZE
#define XS1_PORT_CTRL2_PIN_DELAY_MASK XS1_L_PORT_CTRL2_PIN_DELAY_MASK
#define XS1_PORT_CTRL2_PIN_DELAY(x) XS1_L_PORT_CTRL2_PIN_DELAY(x)
#define XS1_PORT_CTRL2_PIN_DELAY_SET(x, v) XS1_L_PORT_CTRL2_PIN_DELAY_SET(x, v)
#define XS1_TIMER_CTRL0_INUSE_SHIFT XS1_L_TIMER_CTRL0_INUSE_SHIFT
#define XS1_TIMER_CTRL0_INUSE_SIZE XS1_L_TIMER_CTRL0_INUSE_SIZE
#define XS1_TIMER_CTRL0_INUSE_MASK XS1_L_TIMER_CTRL0_INUSE_MASK
#define XS1_TIMER_CTRL0_INUSE(x) XS1_L_TIMER_CTRL0_INUSE(x)
#define XS1_TIMER_CTRL0_INUSE_SET(x, v) XS1_L_TIMER_CTRL0_INUSE_SET(x, v)
#define XS1_TIMER_CTRL0_IE_MODE_SHIFT XS1_L_TIMER_CTRL0_IE_MODE_SHIFT
#define XS1_TIMER_CTRL0_IE_MODE_SIZE XS1_L_TIMER_CTRL0_IE_MODE_SIZE
#define XS1_TIMER_CTRL0_IE_MODE_MASK XS1_L_TIMER_CTRL0_IE_MODE_MASK
#define XS1_TIMER_CTRL0_IE_MODE(x) XS1_L_TIMER_CTRL0_IE_MODE(x)
#define XS1_TIMER_CTRL0_IE_MODE_SET(x, v) XS1_L_TIMER_CTRL0_IE_MODE_SET(x, v)
#define XS1_TIMER_CTRL0_IE_ENABLED_SHIFT XS1_L_TIMER_CTRL0_IE_ENABLED_SHIFT
#define XS1_TIMER_CTRL0_IE_ENABLED_SIZE XS1_L_TIMER_CTRL0_IE_ENABLED_SIZE
#define XS1_TIMER_CTRL0_IE_ENABLED_MASK XS1_L_TIMER_CTRL0_IE_ENABLED_MASK
#define XS1_TIMER_CTRL0_IE_ENABLED(x) XS1_L_TIMER_CTRL0_IE_ENABLED(x)
#define XS1_TIMER_CTRL0_IE_ENABLED_SET(x, v) XS1_L_TIMER_CTRL0_IE_ENABLED_SET(x, v)
#define XS1_TIMER_CTRL0_READY_SHIFT XS1_L_TIMER_CTRL0_READY_SHIFT
#define XS1_TIMER_CTRL0_READY_SIZE XS1_L_TIMER_CTRL0_READY_SIZE
#define XS1_TIMER_CTRL0_READY_MASK XS1_L_TIMER_CTRL0_READY_MASK
#define XS1_TIMER_CTRL0_READY(x) XS1_L_TIMER_CTRL0_READY(x)
#define XS1_TIMER_CTRL0_READY_SET(x, v) XS1_L_TIMER_CTRL0_READY_SET(x, v)
#define XS1_TIMER_CTRL0_COND_SHIFT XS1_L_TIMER_CTRL0_COND_SHIFT
#define XS1_TIMER_CTRL0_COND_SIZE XS1_L_TIMER_CTRL0_COND_SIZE
#define XS1_TIMER_CTRL0_COND_MASK XS1_L_TIMER_CTRL0_COND_MASK
#define XS1_TIMER_CTRL0_COND(x) XS1_L_TIMER_CTRL0_COND(x)
#define XS1_TIMER_CTRL0_COND_SET(x, v) XS1_L_TIMER_CTRL0_COND_SET(x, v)
#define XS1_TIMER_CTRL0_EV_VALID_SHIFT XS1_L_TIMER_CTRL0_EV_VALID_SHIFT
#define XS1_TIMER_CTRL0_EV_VALID_SIZE XS1_L_TIMER_CTRL0_EV_VALID_SIZE
#define XS1_TIMER_CTRL0_EV_VALID_MASK XS1_L_TIMER_CTRL0_EV_VALID_MASK
#define XS1_TIMER_CTRL0_EV_VALID(x) XS1_L_TIMER_CTRL0_EV_VALID(x)
#define XS1_TIMER_CTRL0_EV_VALID_SET(x, v) XS1_L_TIMER_CTRL0_EV_VALID_SET(x, v)
#define XS1_TIMER_CTRL0_T_WAITING_SHIFT XS1_L_TIMER_CTRL0_T_WAITING_SHIFT
#define XS1_TIMER_CTRL0_T_WAITING_SIZE XS1_L_TIMER_CTRL0_T_WAITING_SIZE
#define XS1_TIMER_CTRL0_T_WAITING_MASK XS1_L_TIMER_CTRL0_T_WAITING_MASK
#define XS1_TIMER_CTRL0_T_WAITING(x) XS1_L_TIMER_CTRL0_T_WAITING(x)
#define XS1_TIMER_CTRL0_T_WAITING_SET(x, v) XS1_L_TIMER_CTRL0_T_WAITING_SET(x, v)
#define XS1_TIMER_CTRL0_T_NUM_SHIFT XS1_L_TIMER_CTRL0_T_NUM_SHIFT
#define XS1_TIMER_CTRL0_T_NUM_SIZE XS1_L_TIMER_CTRL0_T_NUM_SIZE
#define XS1_TIMER_CTRL0_T_NUM_MASK XS1_L_TIMER_CTRL0_T_NUM_MASK
#define XS1_TIMER_CTRL0_T_NUM(x) XS1_L_TIMER_CTRL0_T_NUM(x)
#define XS1_TIMER_CTRL0_T_NUM_SET(x, v) XS1_L_TIMER_CTRL0_T_NUM_SET(x, v)
#define XS1_SYNC_CTRL0_INUSE_SHIFT XS1_L_SYNC_CTRL0_INUSE_SHIFT
#define XS1_SYNC_CTRL0_INUSE_SIZE XS1_L_SYNC_CTRL0_INUSE_SIZE
#define XS1_SYNC_CTRL0_INUSE_MASK XS1_L_SYNC_CTRL0_INUSE_MASK
#define XS1_SYNC_CTRL0_INUSE(x) XS1_L_SYNC_CTRL0_INUSE(x)
#define XS1_SYNC_CTRL0_INUSE_SET(x, v) XS1_L_SYNC_CTRL0_INUSE_SET(x, v)
#define XS1_SYNC_CTRL0_MSYNCED_SHIFT XS1_L_SYNC_CTRL0_MSYNCED_SHIFT
#define XS1_SYNC_CTRL0_MSYNCED_SIZE XS1_L_SYNC_CTRL0_MSYNCED_SIZE
#define XS1_SYNC_CTRL0_MSYNCED_MASK XS1_L_SYNC_CTRL0_MSYNCED_MASK
#define XS1_SYNC_CTRL0_MSYNCED(x) XS1_L_SYNC_CTRL0_MSYNCED(x)
#define XS1_SYNC_CTRL0_MSYNCED_SET(x, v) XS1_L_SYNC_CTRL0_MSYNCED_SET(x, v)
#define XS1_SYNC_CTRL0_JOIN_SHIFT XS1_L_SYNC_CTRL0_JOIN_SHIFT
#define XS1_SYNC_CTRL0_JOIN_SIZE XS1_L_SYNC_CTRL0_JOIN_SIZE
#define XS1_SYNC_CTRL0_JOIN_MASK XS1_L_SYNC_CTRL0_JOIN_MASK
#define XS1_SYNC_CTRL0_JOIN(x) XS1_L_SYNC_CTRL0_JOIN(x)
#define XS1_SYNC_CTRL0_JOIN_SET(x, v) XS1_L_SYNC_CTRL0_JOIN_SET(x, v)
#define XS1_SYNC_CTRL0_MASTER_SHIFT XS1_L_SYNC_CTRL0_MASTER_SHIFT
#define XS1_SYNC_CTRL0_MASTER_SIZE XS1_L_SYNC_CTRL0_MASTER_SIZE
#define XS1_SYNC_CTRL0_MASTER_MASK XS1_L_SYNC_CTRL0_MASTER_MASK
#define XS1_SYNC_CTRL0_MASTER(x) XS1_L_SYNC_CTRL0_MASTER(x)
#define XS1_SYNC_CTRL0_MASTER_SET(x, v) XS1_L_SYNC_CTRL0_MASTER_SET(x, v)
#define XS1_SYNC_TBV0_SLAVES_SHIFT XS1_L_SYNC_TBV0_SLAVES_SHIFT
#define XS1_SYNC_TBV0_SLAVES_SIZE XS1_L_SYNC_TBV0_SLAVES_SIZE
#define XS1_SYNC_TBV0_SLAVES_MASK XS1_L_SYNC_TBV0_SLAVES_MASK
#define XS1_SYNC_TBV0_SLAVES(x) XS1_L_SYNC_TBV0_SLAVES(x)
#define XS1_SYNC_TBV0_SLAVES_SET(x, v) XS1_L_SYNC_TBV0_SLAVES_SET(x, v)
#define XS1_LOCK_CTRL0_INUSE_SHIFT XS1_L_LOCK_CTRL0_INUSE_SHIFT
#define XS1_LOCK_CTRL0_INUSE_SIZE XS1_L_LOCK_CTRL0_INUSE_SIZE
#define XS1_LOCK_CTRL0_INUSE_MASK XS1_L_LOCK_CTRL0_INUSE_MASK
#define XS1_LOCK_CTRL0_INUSE(x) XS1_L_LOCK_CTRL0_INUSE(x)
#define XS1_LOCK_CTRL0_INUSE_SET(x, v) XS1_L_LOCK_CTRL0_INUSE_SET(x, v)
#define XS1_LOCK_CTRL0_OWNT_V_SHIFT XS1_L_LOCK_CTRL0_OWNT_V_SHIFT
#define XS1_LOCK_CTRL0_OWNT_V_SIZE XS1_L_LOCK_CTRL0_OWNT_V_SIZE
#define XS1_LOCK_CTRL0_OWNT_V_MASK XS1_L_LOCK_CTRL0_OWNT_V_MASK
#define XS1_LOCK_CTRL0_OWNT_V(x) XS1_L_LOCK_CTRL0_OWNT_V(x)
#define XS1_LOCK_CTRL0_OWNT_V_SET(x, v) XS1_L_LOCK_CTRL0_OWNT_V_SET(x, v)
#define XS1_LOCK_CTRL0_OWNT_SHIFT XS1_L_LOCK_CTRL0_OWNT_SHIFT
#define XS1_LOCK_CTRL0_OWNT_SIZE XS1_L_LOCK_CTRL0_OWNT_SIZE
#define XS1_LOCK_CTRL0_OWNT_MASK XS1_L_LOCK_CTRL0_OWNT_MASK
#define XS1_LOCK_CTRL0_OWNT(x) XS1_L_LOCK_CTRL0_OWNT(x)
#define XS1_LOCK_CTRL0_OWNT_SET(x, v) XS1_L_LOCK_CTRL0_OWNT_SET(x, v)
#define XS1_LOCK_TBV0_WAITING_SHIFT XS1_L_LOCK_TBV0_WAITING_SHIFT
#define XS1_LOCK_TBV0_WAITING_SIZE XS1_L_LOCK_TBV0_WAITING_SIZE
#define XS1_LOCK_TBV0_WAITING_MASK XS1_L_LOCK_TBV0_WAITING_MASK
#define XS1_LOCK_TBV0_WAITING(x) XS1_L_LOCK_TBV0_WAITING(x)
#define XS1_LOCK_TBV0_WAITING_SET(x, v) XS1_L_LOCK_TBV0_WAITING_SET(x, v)
#define XS1_CHANEND_CTRL0_INUSE_SHIFT XS1_L_CHANEND_CTRL0_INUSE_SHIFT
#define XS1_CHANEND_CTRL0_INUSE_SIZE XS1_L_CHANEND_CTRL0_INUSE_SIZE
#define XS1_CHANEND_CTRL0_INUSE_MASK XS1_L_CHANEND_CTRL0_INUSE_MASK
#define XS1_CHANEND_CTRL0_INUSE(x) XS1_L_CHANEND_CTRL0_INUSE(x)
#define XS1_CHANEND_CTRL0_INUSE_SET(x, v) XS1_L_CHANEND_CTRL0_INUSE_SET(x, v)
#define XS1_CHANEND_CTRL0_IE_MODE_SHIFT XS1_L_CHANEND_CTRL0_IE_MODE_SHIFT
#define XS1_CHANEND_CTRL0_IE_MODE_SIZE XS1_L_CHANEND_CTRL0_IE_MODE_SIZE
#define XS1_CHANEND_CTRL0_IE_MODE_MASK XS1_L_CHANEND_CTRL0_IE_MODE_MASK
#define XS1_CHANEND_CTRL0_IE_MODE(x) XS1_L_CHANEND_CTRL0_IE_MODE(x)
#define XS1_CHANEND_CTRL0_IE_MODE_SET(x, v) XS1_L_CHANEND_CTRL0_IE_MODE_SET(x, v)
#define XS1_CHANEND_CTRL0_IE_ENABLED_SHIFT XS1_L_CHANEND_CTRL0_IE_ENABLED_SHIFT
#define XS1_CHANEND_CTRL0_IE_ENABLED_SIZE XS1_L_CHANEND_CTRL0_IE_ENABLED_SIZE
#define XS1_CHANEND_CTRL0_IE_ENABLED_MASK XS1_L_CHANEND_CTRL0_IE_ENABLED_MASK
#define XS1_CHANEND_CTRL0_IE_ENABLED(x) XS1_L_CHANEND_CTRL0_IE_ENABLED(x)
#define XS1_CHANEND_CTRL0_IE_ENABLED_SET(x, v) XS1_L_CHANEND_CTRL0_IE_ENABLED_SET(x, v)
#define XS1_CHANEND_CTRL0_IN_READY_SHIFT XS1_L_CHANEND_CTRL0_IN_READY_SHIFT
#define XS1_CHANEND_CTRL0_IN_READY_SIZE XS1_L_CHANEND_CTRL0_IN_READY_SIZE
#define XS1_CHANEND_CTRL0_IN_READY_MASK XS1_L_CHANEND_CTRL0_IN_READY_MASK
#define XS1_CHANEND_CTRL0_IN_READY(x) XS1_L_CHANEND_CTRL0_IN_READY(x)
#define XS1_CHANEND_CTRL0_IN_READY_SET(x, v) XS1_L_CHANEND_CTRL0_IN_READY_SET(x, v)
#define XS1_CHANEND_CTRL0_IN_WAITING_SHIFT XS1_L_CHANEND_CTRL0_IN_WAITING_SHIFT
#define XS1_CHANEND_CTRL0_IN_WAITING_SIZE XS1_L_CHANEND_CTRL0_IN_WAITING_SIZE
#define XS1_CHANEND_CTRL0_IN_WAITING_MASK XS1_L_CHANEND_CTRL0_IN_WAITING_MASK
#define XS1_CHANEND_CTRL0_IN_WAITING(x) XS1_L_CHANEND_CTRL0_IN_WAITING(x)
#define XS1_CHANEND_CTRL0_IN_WAITING_SET(x, v) XS1_L_CHANEND_CTRL0_IN_WAITING_SET(x, v)
#define XS1_CHANEND_CTRL0_OUT_READY_SHIFT XS1_L_CHANEND_CTRL0_OUT_READY_SHIFT
#define XS1_CHANEND_CTRL0_OUT_READY_SIZE XS1_L_CHANEND_CTRL0_OUT_READY_SIZE
#define XS1_CHANEND_CTRL0_OUT_READY_MASK XS1_L_CHANEND_CTRL0_OUT_READY_MASK
#define XS1_CHANEND_CTRL0_OUT_READY(x) XS1_L_CHANEND_CTRL0_OUT_READY(x)
#define XS1_CHANEND_CTRL0_OUT_READY_SET(x, v) XS1_L_CHANEND_CTRL0_OUT_READY_SET(x, v)
#define XS1_CHANEND_CTRL0_OUT_WAITING_SHIFT XS1_L_CHANEND_CTRL0_OUT_WAITING_SHIFT
#define XS1_CHANEND_CTRL0_OUT_WAITING_SIZE XS1_L_CHANEND_CTRL0_OUT_WAITING_SIZE
#define XS1_CHANEND_CTRL0_OUT_WAITING_MASK XS1_L_CHANEND_CTRL0_OUT_WAITING_MASK
#define XS1_CHANEND_CTRL0_OUT_WAITING(x) XS1_L_CHANEND_CTRL0_OUT_WAITING(x)
#define XS1_CHANEND_CTRL0_OUT_WAITING_SET(x, v) XS1_L_CHANEND_CTRL0_OUT_WAITING_SET(x, v)
#define XS1_CHANEND_CTRL0_EV_VALID_SHIFT XS1_L_CHANEND_CTRL0_EV_VALID_SHIFT
#define XS1_CHANEND_CTRL0_EV_VALID_SIZE XS1_L_CHANEND_CTRL0_EV_VALID_SIZE
#define XS1_CHANEND_CTRL0_EV_VALID_MASK XS1_L_CHANEND_CTRL0_EV_VALID_MASK
#define XS1_CHANEND_CTRL0_EV_VALID(x) XS1_L_CHANEND_CTRL0_EV_VALID(x)
#define XS1_CHANEND_CTRL0_EV_VALID_SET(x, v) XS1_L_CHANEND_CTRL0_EV_VALID_SET(x, v)
#define XS1_CHANEND_CTRL0_IN_T_NUM_SHIFT XS1_L_CHANEND_CTRL0_IN_T_NUM_SHIFT
#define XS1_CHANEND_CTRL0_IN_T_NUM_SIZE XS1_L_CHANEND_CTRL0_IN_T_NUM_SIZE
#define XS1_CHANEND_CTRL0_IN_T_NUM_MASK XS1_L_CHANEND_CTRL0_IN_T_NUM_MASK
#define XS1_CHANEND_CTRL0_IN_T_NUM(x) XS1_L_CHANEND_CTRL0_IN_T_NUM(x)
#define XS1_CHANEND_CTRL0_IN_T_NUM_SET(x, v) XS1_L_CHANEND_CTRL0_IN_T_NUM_SET(x, v)
#define XS1_CHANEND_CTRL0_OUT_T_NUM_SHIFT XS1_L_CHANEND_CTRL0_OUT_T_NUM_SHIFT
#define XS1_CHANEND_CTRL0_OUT_T_NUM_SIZE XS1_L_CHANEND_CTRL0_OUT_T_NUM_SIZE
#define XS1_CHANEND_CTRL0_OUT_T_NUM_MASK XS1_L_CHANEND_CTRL0_OUT_T_NUM_MASK
#define XS1_CHANEND_CTRL0_OUT_T_NUM(x) XS1_L_CHANEND_CTRL0_OUT_T_NUM(x)
#define XS1_CHANEND_CTRL0_OUT_T_NUM_SET(x, v) XS1_L_CHANEND_CTRL0_OUT_T_NUM_SET(x, v)
#define XS1_CLKBLK_CTRL0_INUSE_SHIFT XS1_L_CLKBLK_CTRL0_INUSE_SHIFT
#define XS1_CLKBLK_CTRL0_INUSE_SIZE XS1_L_CLKBLK_CTRL0_INUSE_SIZE
#define XS1_CLKBLK_CTRL0_INUSE_MASK XS1_L_CLKBLK_CTRL0_INUSE_MASK
#define XS1_CLKBLK_CTRL0_INUSE(x) XS1_L_CLKBLK_CTRL0_INUSE(x)
#define XS1_CLKBLK_CTRL0_INUSE_SET(x, v) XS1_L_CLKBLK_CTRL0_INUSE_SET(x, v)
#define XS1_CLKBLK_CTRL0_STARTED_SHIFT XS1_L_CLKBLK_CTRL0_STARTED_SHIFT
#define XS1_CLKBLK_CTRL0_STARTED_SIZE XS1_L_CLKBLK_CTRL0_STARTED_SIZE
#define XS1_CLKBLK_CTRL0_STARTED_MASK XS1_L_CLKBLK_CTRL0_STARTED_MASK
#define XS1_CLKBLK_CTRL0_STARTED(x) XS1_L_CLKBLK_CTRL0_STARTED(x)
#define XS1_CLKBLK_CTRL0_STARTED_SET(x, v) XS1_L_CLKBLK_CTRL0_STARTED_SET(x, v)
#define XS1_CLKBLK_CTRL0_STOPPING_SHIFT XS1_L_CLKBLK_CTRL0_STOPPING_SHIFT
#define XS1_CLKBLK_CTRL0_STOPPING_SIZE XS1_L_CLKBLK_CTRL0_STOPPING_SIZE
#define XS1_CLKBLK_CTRL0_STOPPING_MASK XS1_L_CLKBLK_CTRL0_STOPPING_MASK
#define XS1_CLKBLK_CTRL0_STOPPING(x) XS1_L_CLKBLK_CTRL0_STOPPING(x)
#define XS1_CLKBLK_CTRL0_STOPPING_SET(x, v) XS1_L_CLKBLK_CTRL0_STOPPING_SET(x, v)
#define XS1_CLKBLK_CTRL0_T_WAITING_SHIFT XS1_L_CLKBLK_CTRL0_T_WAITING_SHIFT
#define XS1_CLKBLK_CTRL0_T_WAITING_SIZE XS1_L_CLKBLK_CTRL0_T_WAITING_SIZE
#define XS1_CLKBLK_CTRL0_T_WAITING_MASK XS1_L_CLKBLK_CTRL0_T_WAITING_MASK
#define XS1_CLKBLK_CTRL0_T_WAITING(x) XS1_L_CLKBLK_CTRL0_T_WAITING(x)
#define XS1_CLKBLK_CTRL0_T_WAITING_SET(x, v) XS1_L_CLKBLK_CTRL0_T_WAITING_SET(x, v)
#define XS1_CLKBLK_CTRL0_T_NUM_SHIFT XS1_L_CLKBLK_CTRL0_T_NUM_SHIFT
#define XS1_CLKBLK_CTRL0_T_NUM_SIZE XS1_L_CLKBLK_CTRL0_T_NUM_SIZE
#define XS1_CLKBLK_CTRL0_T_NUM_MASK XS1_L_CLKBLK_CTRL0_T_NUM_MASK
#define XS1_CLKBLK_CTRL0_T_NUM(x) XS1_L_CLKBLK_CTRL0_T_NUM(x)
#define XS1_CLKBLK_CTRL0_T_NUM_SET(x, v) XS1_L_CLKBLK_CTRL0_T_NUM_SET(x, v)
#define XS1_CLKBLK_CTRL1_FALL_DELAY_SHIFT XS1_L_CLKBLK_CTRL1_FALL_DELAY_SHIFT
#define XS1_CLKBLK_CTRL1_FALL_DELAY_SIZE XS1_L_CLKBLK_CTRL1_FALL_DELAY_SIZE
#define XS1_CLKBLK_CTRL1_FALL_DELAY_MASK XS1_L_CLKBLK_CTRL1_FALL_DELAY_MASK
#define XS1_CLKBLK_CTRL1_FALL_DELAY(x) XS1_L_CLKBLK_CTRL1_FALL_DELAY(x)
#define XS1_CLKBLK_CTRL1_FALL_DELAY_SET(x, v) XS1_L_CLKBLK_CTRL1_FALL_DELAY_SET(x, v)
#define XS1_CLKBLK_CTRL1_RISE_DELAY_SHIFT XS1_L_CLKBLK_CTRL1_RISE_DELAY_SHIFT
#define XS1_CLKBLK_CTRL1_RISE_DELAY_SIZE XS1_L_CLKBLK_CTRL1_RISE_DELAY_SIZE
#define XS1_CLKBLK_CTRL1_RISE_DELAY_MASK XS1_L_CLKBLK_CTRL1_RISE_DELAY_MASK
#define XS1_CLKBLK_CTRL1_RISE_DELAY(x) XS1_L_CLKBLK_CTRL1_RISE_DELAY(x)
#define XS1_CLKBLK_CTRL1_RISE_DELAY_SET(x, v) XS1_L_CLKBLK_CTRL1_RISE_DELAY_SET(x, v)
#define XS1_COPROC_CTRL0_INUSE_SHIFT XS1_L_COPROC_CTRL0_INUSE_SHIFT
#define XS1_COPROC_CTRL0_INUSE_SIZE XS1_L_COPROC_CTRL0_INUSE_SIZE
#define XS1_COPROC_CTRL0_INUSE_MASK XS1_L_COPROC_CTRL0_INUSE_MASK
#define XS1_COPROC_CTRL0_INUSE(x) XS1_L_COPROC_CTRL0_INUSE(x)
#define XS1_COPROC_CTRL0_INUSE_SET(x, v) XS1_L_COPROC_CTRL0_INUSE_SET(x, v)
#define XS1_COPROC_CTRL0_OWNT_V_SHIFT XS1_L_COPROC_CTRL0_OWNT_V_SHIFT
#define XS1_COPROC_CTRL0_OWNT_V_SIZE XS1_L_COPROC_CTRL0_OWNT_V_SIZE
#define XS1_COPROC_CTRL0_OWNT_V_MASK XS1_L_COPROC_CTRL0_OWNT_V_MASK
#define XS1_COPROC_CTRL0_OWNT_V(x) XS1_L_COPROC_CTRL0_OWNT_V(x)
#define XS1_COPROC_CTRL0_OWNT_V_SET(x, v) XS1_L_COPROC_CTRL0_OWNT_V_SET(x, v)
#define XS1_COPROC_CTRL0_OWNT_SHIFT XS1_L_COPROC_CTRL0_OWNT_SHIFT
#define XS1_COPROC_CTRL0_OWNT_SIZE XS1_L_COPROC_CTRL0_OWNT_SIZE
#define XS1_COPROC_CTRL0_OWNT_MASK XS1_L_COPROC_CTRL0_OWNT_MASK
#define XS1_COPROC_CTRL0_OWNT(x) XS1_L_COPROC_CTRL0_OWNT(x)
#define XS1_COPROC_CTRL0_OWNT_SET(x, v) XS1_L_COPROC_CTRL0_OWNT_SET(x, v)
#define XS1_COPROC_TBV0_WAITING_SHIFT XS1_L_COPROC_TBV0_WAITING_SHIFT
#define XS1_COPROC_TBV0_WAITING_SIZE XS1_L_COPROC_TBV0_WAITING_SIZE
#define XS1_COPROC_TBV0_WAITING_MASK XS1_L_COPROC_TBV0_WAITING_MASK
#define XS1_COPROC_TBV0_WAITING(x) XS1_L_COPROC_TBV0_WAITING(x)
#define XS1_COPROC_TBV0_WAITING_SET(x, v) XS1_L_COPROC_TBV0_WAITING_SET(x, v)
#define XS1_DBG_INT_REQ_DBG_SHIFT XS1_L_DBG_INT_REQ_DBG_SHIFT
#define XS1_DBG_INT_REQ_DBG_SIZE XS1_L_DBG_INT_REQ_DBG_SIZE
#define XS1_DBG_INT_REQ_DBG_MASK XS1_L_DBG_INT_REQ_DBG_MASK
#define XS1_DBG_INT_REQ_DBG(x) XS1_L_DBG_INT_REQ_DBG(x)
#define XS1_DBG_INT_REQ_DBG_SET(x, v) XS1_L_DBG_INT_REQ_DBG_SET(x, v)
#define XS1_DBG_INT_IN_DBG_SHIFT XS1_L_DBG_INT_IN_DBG_SHIFT
#define XS1_DBG_INT_IN_DBG_SIZE XS1_L_DBG_INT_IN_DBG_SIZE
#define XS1_DBG_INT_IN_DBG_MASK XS1_L_DBG_INT_IN_DBG_MASK
#define XS1_DBG_INT_IN_DBG(x) XS1_L_DBG_INT_IN_DBG(x)
#define XS1_DBG_INT_IN_DBG_SET(x, v) XS1_L_DBG_INT_IN_DBG_SET(x, v)
#define XS1_DBG_CTRL_PSWITCH_RO_SHIFT XS1_L_DBG_CTRL_PSWITCH_RO_SHIFT
#define XS1_DBG_CTRL_PSWITCH_RO_SIZE XS1_L_DBG_CTRL_PSWITCH_RO_SIZE
#define XS1_DBG_CTRL_PSWITCH_RO_MASK XS1_L_DBG_CTRL_PSWITCH_RO_MASK
#define XS1_DBG_CTRL_PSWITCH_RO(x) XS1_L_DBG_CTRL_PSWITCH_RO(x)
#define XS1_DBG_CTRL_PSWITCH_RO_SET(x, v) XS1_L_DBG_CTRL_PSWITCH_RO_SET(x, v)
#define XS1_DEVICE_ID0_VERSION_SHIFT XS1_L_DEVICE_ID0_VERSION_SHIFT
#define XS1_DEVICE_ID0_VERSION_SIZE XS1_L_DEVICE_ID0_VERSION_SIZE
#define XS1_DEVICE_ID0_VERSION_MASK XS1_L_DEVICE_ID0_VERSION_MASK
#define XS1_DEVICE_ID0_VERSION(x) XS1_L_DEVICE_ID0_VERSION(x)
#define XS1_DEVICE_ID0_VERSION_SET(x, v) XS1_L_DEVICE_ID0_VERSION_SET(x, v)
#define XS1_DEVICE_ID0_REVISION_SHIFT XS1_L_DEVICE_ID0_REVISION_SHIFT
#define XS1_DEVICE_ID0_REVISION_SIZE XS1_L_DEVICE_ID0_REVISION_SIZE
#define XS1_DEVICE_ID0_REVISION_MASK XS1_L_DEVICE_ID0_REVISION_MASK
#define XS1_DEVICE_ID0_REVISION(x) XS1_L_DEVICE_ID0_REVISION(x)
#define XS1_DEVICE_ID0_REVISION_SET(x, v) XS1_L_DEVICE_ID0_REVISION_SET(x, v)
#define XS1_DEVICE_ID0_NODE_SHIFT XS1_L_DEVICE_ID0_NODE_SHIFT
#define XS1_DEVICE_ID0_NODE_SIZE XS1_L_DEVICE_ID0_NODE_SIZE
#define XS1_DEVICE_ID0_NODE_MASK XS1_L_DEVICE_ID0_NODE_MASK
#define XS1_DEVICE_ID0_NODE(x) XS1_L_DEVICE_ID0_NODE(x)
#define XS1_DEVICE_ID0_NODE_SET(x, v) XS1_L_DEVICE_ID0_NODE_SET(x, v)
#define XS1_DEVICE_ID0_PID_SHIFT XS1_L_DEVICE_ID0_PID_SHIFT
#define XS1_DEVICE_ID0_PID_SIZE XS1_L_DEVICE_ID0_PID_SIZE
#define XS1_DEVICE_ID0_PID_MASK XS1_L_DEVICE_ID0_PID_MASK
#define XS1_DEVICE_ID0_PID(x) XS1_L_DEVICE_ID0_PID(x)
#define XS1_DEVICE_ID0_PID_SET(x, v) XS1_L_DEVICE_ID0_PID_SET(x, v)
#define XS1_DEVICE_ID1_NUM_THREADS_SHIFT XS1_L_DEVICE_ID1_NUM_THREADS_SHIFT
#define XS1_DEVICE_ID1_NUM_THREADS_SIZE XS1_L_DEVICE_ID1_NUM_THREADS_SIZE
#define XS1_DEVICE_ID1_NUM_THREADS_MASK XS1_L_DEVICE_ID1_NUM_THREADS_MASK
#define XS1_DEVICE_ID1_NUM_THREADS(x) XS1_L_DEVICE_ID1_NUM_THREADS(x)
#define XS1_DEVICE_ID1_NUM_THREADS_SET(x, v) XS1_L_DEVICE_ID1_NUM_THREADS_SET(x, v)
#define XS1_DEVICE_ID1_NUM_SYNCS_SHIFT XS1_L_DEVICE_ID1_NUM_SYNCS_SHIFT
#define XS1_DEVICE_ID1_NUM_SYNCS_SIZE XS1_L_DEVICE_ID1_NUM_SYNCS_SIZE
#define XS1_DEVICE_ID1_NUM_SYNCS_MASK XS1_L_DEVICE_ID1_NUM_SYNCS_MASK
#define XS1_DEVICE_ID1_NUM_SYNCS(x) XS1_L_DEVICE_ID1_NUM_SYNCS(x)
#define XS1_DEVICE_ID1_NUM_SYNCS_SET(x, v) XS1_L_DEVICE_ID1_NUM_SYNCS_SET(x, v)
#define XS1_DEVICE_ID1_NUM_LOCKS_SHIFT XS1_L_DEVICE_ID1_NUM_LOCKS_SHIFT
#define XS1_DEVICE_ID1_NUM_LOCKS_SIZE XS1_L_DEVICE_ID1_NUM_LOCKS_SIZE
#define XS1_DEVICE_ID1_NUM_LOCKS_MASK XS1_L_DEVICE_ID1_NUM_LOCKS_MASK
#define XS1_DEVICE_ID1_NUM_LOCKS(x) XS1_L_DEVICE_ID1_NUM_LOCKS(x)
#define XS1_DEVICE_ID1_NUM_LOCKS_SET(x, v) XS1_L_DEVICE_ID1_NUM_LOCKS_SET(x, v)
#define XS1_DEVICE_ID1_NUM_CHANENDS_SHIFT XS1_L_DEVICE_ID1_NUM_CHANENDS_SHIFT
#define XS1_DEVICE_ID1_NUM_CHANENDS_SIZE XS1_L_DEVICE_ID1_NUM_CHANENDS_SIZE
#define XS1_DEVICE_ID1_NUM_CHANENDS_MASK XS1_L_DEVICE_ID1_NUM_CHANENDS_MASK
#define XS1_DEVICE_ID1_NUM_CHANENDS(x) XS1_L_DEVICE_ID1_NUM_CHANENDS(x)
#define XS1_DEVICE_ID1_NUM_CHANENDS_SET(x, v) XS1_L_DEVICE_ID1_NUM_CHANENDS_SET(x, v)
#define XS1_DEVICE_ID2_NUM_TIMERS_SHIFT XS1_L_DEVICE_ID2_NUM_TIMERS_SHIFT
#define XS1_DEVICE_ID2_NUM_TIMERS_SIZE XS1_L_DEVICE_ID2_NUM_TIMERS_SIZE
#define XS1_DEVICE_ID2_NUM_TIMERS_MASK XS1_L_DEVICE_ID2_NUM_TIMERS_MASK
#define XS1_DEVICE_ID2_NUM_TIMERS(x) XS1_L_DEVICE_ID2_NUM_TIMERS(x)
#define XS1_DEVICE_ID2_NUM_TIMERS_SET(x, v) XS1_L_DEVICE_ID2_NUM_TIMERS_SET(x, v)
#define XS1_DEVICE_ID2_NUM_CLKBLKS_SHIFT XS1_L_DEVICE_ID2_NUM_CLKBLKS_SHIFT
#define XS1_DEVICE_ID2_NUM_CLKBLKS_SIZE XS1_L_DEVICE_ID2_NUM_CLKBLKS_SIZE
#define XS1_DEVICE_ID2_NUM_CLKBLKS_MASK XS1_L_DEVICE_ID2_NUM_CLKBLKS_MASK
#define XS1_DEVICE_ID2_NUM_CLKBLKS(x) XS1_L_DEVICE_ID2_NUM_CLKBLKS(x)
#define XS1_DEVICE_ID2_NUM_CLKBLKS_SET(x, v) XS1_L_DEVICE_ID2_NUM_CLKBLKS_SET(x, v)
#define XS1_JUNK_SHIFT XS1_L_JUNK_SHIFT
#define XS1_JUNK_SIZE XS1_L_JUNK_SIZE
#define XS1_JUNK_MASK XS1_L_JUNK_MASK
#define XS1_JUNK(x) XS1_L_JUNK(x)
#define XS1_JUNK_SET(x, v) XS1_L_JUNK_SET(x, v)
#define XS1_NETWORK_SHIFT XS1_L_NETWORK_SHIFT
#define XS1_NETWORK_SIZE XS1_L_NETWORK_SIZE
#define XS1_NETWORK_MASK XS1_L_NETWORK_MASK
#define XS1_NETWORK(x) XS1_L_NETWORK(x)
#define XS1_NETWORK_SET(x, v) XS1_L_NETWORK_SET(x, v)
#define XS1_SRC_TARGET_ID_SHIFT XS1_L_SRC_TARGET_ID_SHIFT
#define XS1_SRC_TARGET_ID_SIZE XS1_L_SRC_TARGET_ID_SIZE
#define XS1_SRC_TARGET_ID_MASK XS1_L_SRC_TARGET_ID_MASK
#define XS1_SRC_TARGET_ID(x) XS1_L_SRC_TARGET_ID(x)
#define XS1_SRC_TARGET_ID_SET(x, v) XS1_L_SRC_TARGET_ID_SET(x, v)
#define XS1_SRC_TARGET_TYPE_SHIFT XS1_L_SRC_TARGET_TYPE_SHIFT
#define XS1_SRC_TARGET_TYPE_SIZE XS1_L_SRC_TARGET_TYPE_SIZE
#define XS1_SRC_TARGET_TYPE_MASK XS1_L_SRC_TARGET_TYPE_MASK
#define XS1_SRC_TARGET_TYPE(x) XS1_L_SRC_TARGET_TYPE(x)
#define XS1_SRC_TARGET_TYPE_SET(x, v) XS1_L_SRC_TARGET_TYPE_SET(x, v)
#define XS1_SS_DEVICE_ID0_VERSION_SHIFT XS1_L_SS_DEVICE_ID0_VERSION_SHIFT
#define XS1_SS_DEVICE_ID0_VERSION_SIZE XS1_L_SS_DEVICE_ID0_VERSION_SIZE
#define XS1_SS_DEVICE_ID0_VERSION_MASK XS1_L_SS_DEVICE_ID0_VERSION_MASK
#define XS1_SS_DEVICE_ID0_VERSION(x) XS1_L_SS_DEVICE_ID0_VERSION(x)
#define XS1_SS_DEVICE_ID0_VERSION_SET(x, v) XS1_L_SS_DEVICE_ID0_VERSION_SET(x, v)
#define XS1_SS_DEVICE_ID0_REVISION_SHIFT XS1_L_SS_DEVICE_ID0_REVISION_SHIFT
#define XS1_SS_DEVICE_ID0_REVISION_SIZE XS1_L_SS_DEVICE_ID0_REVISION_SIZE
#define XS1_SS_DEVICE_ID0_REVISION_MASK XS1_L_SS_DEVICE_ID0_REVISION_MASK
#define XS1_SS_DEVICE_ID0_REVISION(x) XS1_L_SS_DEVICE_ID0_REVISION(x)
#define XS1_SS_DEVICE_ID0_REVISION_SET(x, v) XS1_L_SS_DEVICE_ID0_REVISION_SET(x, v)
#define XS1_SS_DEVICE_ID0_BOOT_CTRL_SHIFT XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SHIFT
#define XS1_SS_DEVICE_ID0_BOOT_CTRL_SIZE XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SIZE
#define XS1_SS_DEVICE_ID0_BOOT_CTRL_MASK XS1_L_SS_DEVICE_ID0_BOOT_CTRL_MASK
#define XS1_SS_DEVICE_ID0_BOOT_CTRL(x) XS1_L_SS_DEVICE_ID0_BOOT_CTRL(x)
#define XS1_SS_DEVICE_ID0_BOOT_CTRL_SET(x, v) XS1_L_SS_DEVICE_ID0_BOOT_CTRL_SET(x, v)
#define XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SHIFT
#define XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SIZE
#define XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_MASK
#define XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC(x) XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC(x)
#define XS1_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SET(x, v) XS1_L_SS_DEVICE_ID1_NUM_PLINKS_PER_PROC_SET(x, v)
#define XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SHIFT
#define XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SIZE
#define XS1_SS_DEVICE_ID1_NUM_PROCESSORS_MASK XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_MASK
#define XS1_SS_DEVICE_ID1_NUM_PROCESSORS(x) XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS(x)
#define XS1_SS_DEVICE_ID1_NUM_PROCESSORS_SET(x, v) XS1_L_SS_DEVICE_ID1_NUM_PROCESSORS_SET(x, v)
#define XS1_SS_DEVICE_ID1_NUM_SLINKS_SHIFT XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SHIFT
#define XS1_SS_DEVICE_ID1_NUM_SLINKS_SIZE XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SIZE
#define XS1_SS_DEVICE_ID1_NUM_SLINKS_MASK XS1_L_SS_DEVICE_ID1_NUM_SLINKS_MASK
#define XS1_SS_DEVICE_ID1_NUM_SLINKS(x) XS1_L_SS_DEVICE_ID1_NUM_SLINKS(x)
#define XS1_SS_DEVICE_ID1_NUM_SLINKS_SET(x, v) XS1_L_SS_DEVICE_ID1_NUM_SLINKS_SET(x, v)
#define XS1_SS_NODE_CONFIG_HEADERS_SHIFT XS1_L_SS_NODE_CONFIG_HEADERS_SHIFT
#define XS1_SS_NODE_CONFIG_HEADERS_SIZE XS1_L_SS_NODE_CONFIG_HEADERS_SIZE
#define XS1_SS_NODE_CONFIG_HEADERS_MASK XS1_L_SS_NODE_CONFIG_HEADERS_MASK
#define XS1_SS_NODE_CONFIG_HEADERS(x) XS1_L_SS_NODE_CONFIG_HEADERS(x)
#define XS1_SS_NODE_CONFIG_HEADERS_SET(x, v) XS1_L_SS_NODE_CONFIG_HEADERS_SET(x, v)
#define XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SHIFT
#define XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SIZE
#define XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_MASK
#define XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG(x) XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG(x)
#define XS1_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SET(x, v) XS1_L_SS_NODE_CONFIG_DISABLE_PLL_CTL_REG_SET(x, v)
#define XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SHIFT
#define XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SIZE
#define XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_MASK
#define XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE(x) XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE(x)
#define XS1_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SET(x, v) XS1_L_SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE_SET(x, v)
#define XS1_SS_NODE_ID_ID_SHIFT XS1_L_SS_NODE_ID_ID_SHIFT
#define XS1_SS_NODE_ID_ID_SIZE XS1_L_SS_NODE_ID_ID_SIZE
#define XS1_SS_NODE_ID_ID_MASK XS1_L_SS_NODE_ID_ID_MASK
#define XS1_SS_NODE_ID_ID(x) XS1_L_SS_NODE_ID_ID(x)
#define XS1_SS_NODE_ID_ID_SET(x, v) XS1_L_SS_NODE_ID_ID_SET(x, v)
#define XS1_SS_PLL_CTL_INPUT_DIVISOR_SHIFT XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SHIFT
#define XS1_SS_PLL_CTL_INPUT_DIVISOR_SIZE XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SIZE
#define XS1_SS_PLL_CTL_INPUT_DIVISOR_MASK XS1_L_SS_PLL_CTL_INPUT_DIVISOR_MASK
#define XS1_SS_PLL_CTL_INPUT_DIVISOR(x) XS1_L_SS_PLL_CTL_INPUT_DIVISOR(x)
#define XS1_SS_PLL_CTL_INPUT_DIVISOR_SET(x, v) XS1_L_SS_PLL_CTL_INPUT_DIVISOR_SET(x, v)
#define XS1_SS_PLL_CTL_FEEDBACK_MUL_SHIFT XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SHIFT
#define XS1_SS_PLL_CTL_FEEDBACK_MUL_SIZE XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SIZE
#define XS1_SS_PLL_CTL_FEEDBACK_MUL_MASK XS1_L_SS_PLL_CTL_FEEDBACK_MUL_MASK
#define XS1_SS_PLL_CTL_FEEDBACK_MUL(x) XS1_L_SS_PLL_CTL_FEEDBACK_MUL(x)
#define XS1_SS_PLL_CTL_FEEDBACK_MUL_SET(x, v) XS1_L_SS_PLL_CTL_FEEDBACK_MUL_SET(x, v)
#define XS1_SS_PLL_CTL_POST_DIVISOR_SHIFT XS1_L_SS_PLL_CTL_POST_DIVISOR_SHIFT
#define XS1_SS_PLL_CTL_POST_DIVISOR_SIZE XS1_L_SS_PLL_CTL_POST_DIVISOR_SIZE
#define XS1_SS_PLL_CTL_POST_DIVISOR_MASK XS1_L_SS_PLL_CTL_POST_DIVISOR_MASK
#define XS1_SS_PLL_CTL_POST_DIVISOR(x) XS1_L_SS_PLL_CTL_POST_DIVISOR(x)
#define XS1_SS_PLL_CTL_POST_DIVISOR_SET(x, v) XS1_L_SS_PLL_CTL_POST_DIVISOR_SET(x, v)
#define XS1_SS_CLK_DIVIDER_CLK_DIV_SHIFT XS1_L_SS_CLK_DIVIDER_CLK_DIV_SHIFT
#define XS1_SS_CLK_DIVIDER_CLK_DIV_SIZE XS1_L_SS_CLK_DIVIDER_CLK_DIV_SIZE
#define XS1_SS_CLK_DIVIDER_CLK_DIV_MASK XS1_L_SS_CLK_DIVIDER_CLK_DIV_MASK
#define XS1_SS_CLK_DIVIDER_CLK_DIV(x) XS1_L_SS_CLK_DIVIDER_CLK_DIV(x)
#define XS1_SS_CLK_DIVIDER_CLK_DIV_SET(x, v) XS1_L_SS_CLK_DIVIDER_CLK_DIV_SET(x, v)
#define XS1_SS_SSWITCH_REF_CLK_DIV_SHIFT XS1_L_SS_SSWITCH_REF_CLK_DIV_SHIFT
#define XS1_SS_SSWITCH_REF_CLK_DIV_SIZE XS1_L_SS_SSWITCH_REF_CLK_DIV_SIZE
#define XS1_SS_SSWITCH_REF_CLK_DIV_MASK XS1_L_SS_SSWITCH_REF_CLK_DIV_MASK
#define XS1_SS_SSWITCH_REF_CLK_DIV(x) XS1_L_SS_SSWITCH_REF_CLK_DIV(x)
#define XS1_SS_SSWITCH_REF_CLK_DIV_SET(x, v) XS1_L_SS_SSWITCH_REF_CLK_DIV_SET(x, v)
#define XS1_DIM0_DIR_SHIFT XS1_L_DIM0_DIR_SHIFT
#define XS1_DIM0_DIR_SIZE XS1_L_DIM0_DIR_SIZE
#define XS1_DIM0_DIR_MASK XS1_L_DIM0_DIR_MASK
#define XS1_DIM0_DIR(x) XS1_L_DIM0_DIR(x)
#define XS1_DIM0_DIR_SET(x, v) XS1_L_DIM0_DIR_SET(x, v)
#define XS1_DIM1_DIR_SHIFT XS1_L_DIM1_DIR_SHIFT
#define XS1_DIM1_DIR_SIZE XS1_L_DIM1_DIR_SIZE
#define XS1_DIM1_DIR_MASK XS1_L_DIM1_DIR_MASK
#define XS1_DIM1_DIR(x) XS1_L_DIM1_DIR(x)
#define XS1_DIM1_DIR_SET(x, v) XS1_L_DIM1_DIR_SET(x, v)
#define XS1_DIM2_DIR_SHIFT XS1_L_DIM2_DIR_SHIFT
#define XS1_DIM2_DIR_SIZE XS1_L_DIM2_DIR_SIZE
#define XS1_DIM2_DIR_MASK XS1_L_DIM2_DIR_MASK
#define XS1_DIM2_DIR(x) XS1_L_DIM2_DIR(x)
#define XS1_DIM2_DIR_SET(x, v) XS1_L_DIM2_DIR_SET(x, v)
#define XS1_DIM3_DIR_SHIFT XS1_L_DIM3_DIR_SHIFT
#define XS1_DIM3_DIR_SIZE XS1_L_DIM3_DIR_SIZE
#define XS1_DIM3_DIR_MASK XS1_L_DIM3_DIR_MASK
#define XS1_DIM3_DIR(x) XS1_L_DIM3_DIR(x)
#define XS1_DIM3_DIR_SET(x, v) XS1_L_DIM3_DIR_SET(x, v)
#define XS1_DIM4_DIR_SHIFT XS1_L_DIM4_DIR_SHIFT
#define XS1_DIM4_DIR_SIZE XS1_L_DIM4_DIR_SIZE
#define XS1_DIM4_DIR_MASK XS1_L_DIM4_DIR_MASK
#define XS1_DIM4_DIR(x) XS1_L_DIM4_DIR(x)
#define XS1_DIM4_DIR_SET(x, v) XS1_L_DIM4_DIR_SET(x, v)
#define XS1_DIM5_DIR_SHIFT XS1_L_DIM5_DIR_SHIFT
#define XS1_DIM5_DIR_SIZE XS1_L_DIM5_DIR_SIZE
#define XS1_DIM5_DIR_MASK XS1_L_DIM5_DIR_MASK
#define XS1_DIM5_DIR(x) XS1_L_DIM5_DIR(x)
#define XS1_DIM5_DIR_SET(x, v) XS1_L_DIM5_DIR_SET(x, v)
#define XS1_DIM6_DIR_SHIFT XS1_L_DIM6_DIR_SHIFT
#define XS1_DIM6_DIR_SIZE XS1_L_DIM6_DIR_SIZE
#define XS1_DIM6_DIR_MASK XS1_L_DIM6_DIR_MASK
#define XS1_DIM6_DIR(x) XS1_L_DIM6_DIR(x)
#define XS1_DIM6_DIR_SET(x, v) XS1_L_DIM6_DIR_SET(x, v)
#define XS1_DIM7_DIR_SHIFT XS1_L_DIM7_DIR_SHIFT
#define XS1_DIM7_DIR_SIZE XS1_L_DIM7_DIR_SIZE
#define XS1_DIM7_DIR_MASK XS1_L_DIM7_DIR_MASK
#define XS1_DIM7_DIR(x) XS1_L_DIM7_DIR(x)
#define XS1_DIM7_DIR_SET(x, v) XS1_L_DIM7_DIR_SET(x, v)
#define XS1_DIM8_DIR_SHIFT XS1_L_DIM8_DIR_SHIFT
#define XS1_DIM8_DIR_SIZE XS1_L_DIM8_DIR_SIZE
#define XS1_DIM8_DIR_MASK XS1_L_DIM8_DIR_MASK
#define XS1_DIM8_DIR(x) XS1_L_DIM8_DIR(x)
#define XS1_DIM8_DIR_SET(x, v) XS1_L_DIM8_DIR_SET(x, v)
#define XS1_DIM9_DIR_SHIFT XS1_L_DIM9_DIR_SHIFT
#define XS1_DIM9_DIR_SIZE XS1_L_DIM9_DIR_SIZE
#define XS1_DIM9_DIR_MASK XS1_L_DIM9_DIR_MASK
#define XS1_DIM9_DIR(x) XS1_L_DIM9_DIR(x)
#define XS1_DIM9_DIR_SET(x, v) XS1_L_DIM9_DIR_SET(x, v)
#define XS1_DIMA_DIR_SHIFT XS1_L_DIMA_DIR_SHIFT
#define XS1_DIMA_DIR_SIZE XS1_L_DIMA_DIR_SIZE
#define XS1_DIMA_DIR_MASK XS1_L_DIMA_DIR_MASK
#define XS1_DIMA_DIR(x) XS1_L_DIMA_DIR(x)
#define XS1_DIMA_DIR_SET(x, v) XS1_L_DIMA_DIR_SET(x, v)
#define XS1_DIMB_DIR_SHIFT XS1_L_DIMB_DIR_SHIFT
#define XS1_DIMB_DIR_SIZE XS1_L_DIMB_DIR_SIZE
#define XS1_DIMB_DIR_MASK XS1_L_DIMB_DIR_MASK
#define XS1_DIMB_DIR(x) XS1_L_DIMB_DIR(x)
#define XS1_DIMB_DIR_SET(x, v) XS1_L_DIMB_DIR_SET(x, v)
#define XS1_DIMC_DIR_SHIFT XS1_L_DIMC_DIR_SHIFT
#define XS1_DIMC_DIR_SIZE XS1_L_DIMC_DIR_SIZE
#define XS1_DIMC_DIR_MASK XS1_L_DIMC_DIR_MASK
#define XS1_DIMC_DIR(x) XS1_L_DIMC_DIR(x)
#define XS1_DIMC_DIR_SET(x, v) XS1_L_DIMC_DIR_SET(x, v)
#define XS1_DIMD_DIR_SHIFT XS1_L_DIMD_DIR_SHIFT
#define XS1_DIMD_DIR_SIZE XS1_L_DIMD_DIR_SIZE
#define XS1_DIMD_DIR_MASK XS1_L_DIMD_DIR_MASK
#define XS1_DIMD_DIR(x) XS1_L_DIMD_DIR(x)
#define XS1_DIMD_DIR_SET(x, v) XS1_L_DIMD_DIR_SET(x, v)
#define XS1_DIME_DIR_SHIFT XS1_L_DIME_DIR_SHIFT
#define XS1_DIME_DIR_SIZE XS1_L_DIME_DIR_SIZE
#define XS1_DIME_DIR_MASK XS1_L_DIME_DIR_MASK
#define XS1_DIME_DIR(x) XS1_L_DIME_DIR(x)
#define XS1_DIME_DIR_SET(x, v) XS1_L_DIME_DIR_SET(x, v)
#define XS1_DIMF_DIR_SHIFT XS1_L_DIMF_DIR_SHIFT
#define XS1_DIMF_DIR_SIZE XS1_L_DIMF_DIR_SIZE
#define XS1_DIMF_DIR_MASK XS1_L_DIMF_DIR_MASK
#define XS1_DIMF_DIR(x) XS1_L_DIMF_DIR(x)
#define XS1_DIMF_DIR_SET(x, v) XS1_L_DIMF_DIR_SET(x, v)
#define XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SHIFT
#define XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SIZE
#define XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_MASK
#define XS1_GLOBAL_DEBUG_ENABLE_INDEBUG(x) XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG(x)
#define XS1_GLOBAL_DEBUG_ENABLE_INDEBUG_SET(x, v) XS1_L_GLOBAL_DEBUG_ENABLE_INDEBUG_SET(x, v)
#define XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SHIFT
#define XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SIZE
#define XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_MASK
#define XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ(x) XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ(x)
#define XS1_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SET(x, v) XS1_L_GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ_SET(x, v)
#define XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SHIFT
#define XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SIZE
#define XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_MASK
#define XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG(x) XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG(x)
#define XS1_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SET(x, v) XS1_L_GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG_SET(x, v)
#define XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SHIFT
#define XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SIZE
#define XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_MASK
#define XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG(x) XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG(x)
#define XS1_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SET(x, v) XS1_L_GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG_SET(x, v)
#define XS1_LINK_SRC_INUSE_SHIFT XS1_L_LINK_SRC_INUSE_SHIFT
#define XS1_LINK_SRC_INUSE_SIZE XS1_L_LINK_SRC_INUSE_SIZE
#define XS1_LINK_SRC_INUSE_MASK XS1_L_LINK_SRC_INUSE_MASK
#define XS1_LINK_SRC_INUSE(x) XS1_L_LINK_SRC_INUSE(x)
#define XS1_LINK_SRC_INUSE_SET(x, v) XS1_L_LINK_SRC_INUSE_SET(x, v)
#define XS1_LINK_DST_INUSE_SHIFT XS1_L_LINK_DST_INUSE_SHIFT
#define XS1_LINK_DST_INUSE_SIZE XS1_L_LINK_DST_INUSE_SIZE
#define XS1_LINK_DST_INUSE_MASK XS1_L_LINK_DST_INUSE_MASK
#define XS1_LINK_DST_INUSE(x) XS1_L_LINK_DST_INUSE(x)
#define XS1_LINK_DST_INUSE_SET(x, v) XS1_L_LINK_DST_INUSE_SET(x, v)
#define XS1_LINK_JUNK_SHIFT XS1_L_LINK_JUNK_SHIFT
#define XS1_LINK_JUNK_SIZE XS1_L_LINK_JUNK_SIZE
#define XS1_LINK_JUNK_MASK XS1_L_LINK_JUNK_MASK
#define XS1_LINK_JUNK(x) XS1_L_LINK_JUNK(x)
#define XS1_LINK_JUNK_SET(x, v) XS1_L_LINK_JUNK_SET(x, v)
#define XS1_LINK_NETWORK_SHIFT XS1_L_LINK_NETWORK_SHIFT
#define XS1_LINK_NETWORK_SIZE XS1_L_LINK_NETWORK_SIZE
#define XS1_LINK_NETWORK_MASK XS1_L_LINK_NETWORK_MASK
#define XS1_LINK_NETWORK(x) XS1_L_LINK_NETWORK(x)
#define XS1_LINK_NETWORK_SET(x, v) XS1_L_LINK_NETWORK_SET(x, v)
#define XS1_LINK_DIRECTION_SHIFT XS1_L_LINK_DIRECTION_SHIFT
#define XS1_LINK_DIRECTION_SIZE XS1_L_LINK_DIRECTION_SIZE
#define XS1_LINK_DIRECTION_MASK XS1_L_LINK_DIRECTION_MASK
#define XS1_LINK_DIRECTION(x) XS1_L_LINK_DIRECTION(x)
#define XS1_LINK_DIRECTION_SET(x, v) XS1_L_LINK_DIRECTION_SET(x, v)
#define XS1_LINK_SRC_TARGET_ID_SHIFT XS1_L_LINK_SRC_TARGET_ID_SHIFT
#define XS1_LINK_SRC_TARGET_ID_SIZE XS1_L_LINK_SRC_TARGET_ID_SIZE
#define XS1_LINK_SRC_TARGET_ID_MASK XS1_L_LINK_SRC_TARGET_ID_MASK
#define XS1_LINK_SRC_TARGET_ID(x) XS1_L_LINK_SRC_TARGET_ID(x)
#define XS1_LINK_SRC_TARGET_ID_SET(x, v) XS1_L_LINK_SRC_TARGET_ID_SET(x, v)
#define XS1_LINK_SRC_TARGET_TYPE_SHIFT XS1_L_LINK_SRC_TARGET_TYPE_SHIFT
#define XS1_LINK_SRC_TARGET_TYPE_SIZE XS1_L_LINK_SRC_TARGET_TYPE_SIZE
#define XS1_LINK_SRC_TARGET_TYPE_MASK XS1_L_LINK_SRC_TARGET_TYPE_MASK
#define XS1_LINK_SRC_TARGET_TYPE(x) XS1_L_LINK_SRC_TARGET_TYPE(x)
#define XS1_LINK_SRC_TARGET_TYPE_SET(x, v) XS1_L_LINK_SRC_TARGET_TYPE_SET(x, v)
#define XS1_XSTATIC_DEST_CHAN_END_SHIFT XS1_L_XSTATIC_DEST_CHAN_END_SHIFT
#define XS1_XSTATIC_DEST_CHAN_END_SIZE XS1_L_XSTATIC_DEST_CHAN_END_SIZE
#define XS1_XSTATIC_DEST_CHAN_END_MASK XS1_L_XSTATIC_DEST_CHAN_END_MASK
#define XS1_XSTATIC_DEST_CHAN_END(x) XS1_L_XSTATIC_DEST_CHAN_END(x)
#define XS1_XSTATIC_DEST_CHAN_END_SET(x, v) XS1_L_XSTATIC_DEST_CHAN_END_SET(x, v)
#define XS1_XSTATIC_ENABLE_SHIFT XS1_L_XSTATIC_ENABLE_SHIFT
#define XS1_XSTATIC_ENABLE_SIZE XS1_L_XSTATIC_ENABLE_SIZE
#define XS1_XSTATIC_ENABLE_MASK XS1_L_XSTATIC_ENABLE_MASK
#define XS1_XSTATIC_ENABLE(x) XS1_L_XSTATIC_ENABLE(x)
#define XS1_XSTATIC_ENABLE_SET(x, v) XS1_L_XSTATIC_ENABLE_SET(x, v)
#define XS1_XLINK_INTER_TOKEN_DELAY_SHIFT XS1_L_XLINK_INTER_TOKEN_DELAY_SHIFT
#define XS1_XLINK_INTER_TOKEN_DELAY_SIZE XS1_L_XLINK_INTER_TOKEN_DELAY_SIZE
#define XS1_XLINK_INTER_TOKEN_DELAY_MASK XS1_L_XLINK_INTER_TOKEN_DELAY_MASK
#define XS1_XLINK_INTER_TOKEN_DELAY(x) XS1_L_XLINK_INTER_TOKEN_DELAY(x)
#define XS1_XLINK_INTER_TOKEN_DELAY_SET(x, v) XS1_L_XLINK_INTER_TOKEN_DELAY_SET(x, v)
#define XS1_XLINK_INTRA_TOKEN_DELAY_SHIFT XS1_L_XLINK_INTRA_TOKEN_DELAY_SHIFT
#define XS1_XLINK_INTRA_TOKEN_DELAY_SIZE XS1_L_XLINK_INTRA_TOKEN_DELAY_SIZE
#define XS1_XLINK_INTRA_TOKEN_DELAY_MASK XS1_L_XLINK_INTRA_TOKEN_DELAY_MASK
#define XS1_XLINK_INTRA_TOKEN_DELAY(x) XS1_L_XLINK_INTRA_TOKEN_DELAY(x)
#define XS1_XLINK_INTRA_TOKEN_DELAY_SET(x, v) XS1_L_XLINK_INTRA_TOKEN_DELAY_SET(x, v)
#define XS1_XLINK_RX_RESET_SHIFT XS1_L_XLINK_RX_RESET_SHIFT
#define XS1_XLINK_RX_RESET_SIZE XS1_L_XLINK_RX_RESET_SIZE
#define XS1_XLINK_RX_RESET_MASK XS1_L_XLINK_RX_RESET_MASK
#define XS1_XLINK_RX_RESET(x) XS1_L_XLINK_RX_RESET(x)
#define XS1_XLINK_RX_RESET_SET(x, v) XS1_L_XLINK_RX_RESET_SET(x, v)
#define XS1_XLINK_HELLO_SHIFT XS1_L_XLINK_HELLO_SHIFT
#define XS1_XLINK_HELLO_SIZE XS1_L_XLINK_HELLO_SIZE
#define XS1_XLINK_HELLO_MASK XS1_L_XLINK_HELLO_MASK
#define XS1_XLINK_HELLO(x) XS1_L_XLINK_HELLO(x)
#define XS1_XLINK_HELLO_SET(x, v) XS1_L_XLINK_HELLO_SET(x, v)
#define XS1_TX_CREDIT_SHIFT XS1_L_TX_CREDIT_SHIFT
#define XS1_TX_CREDIT_SIZE XS1_L_TX_CREDIT_SIZE
#define XS1_TX_CREDIT_MASK XS1_L_TX_CREDIT_MASK
#define XS1_TX_CREDIT(x) XS1_L_TX_CREDIT(x)
#define XS1_TX_CREDIT_SET(x, v) XS1_L_TX_CREDIT_SET(x, v)
#define XS1_RX_CREDIT_SHIFT XS1_L_RX_CREDIT_SHIFT
#define XS1_RX_CREDIT_SIZE XS1_L_RX_CREDIT_SIZE
#define XS1_RX_CREDIT_MASK XS1_L_RX_CREDIT_MASK
#define XS1_RX_CREDIT(x) XS1_L_RX_CREDIT(x)
#define XS1_RX_CREDIT_SET(x, v) XS1_L_RX_CREDIT_SET(x, v)
#define XS1_XLINK_RX_ERROR_SHIFT XS1_L_XLINK_RX_ERROR_SHIFT
#define XS1_XLINK_RX_ERROR_SIZE XS1_L_XLINK_RX_ERROR_SIZE
#define XS1_XLINK_RX_ERROR_MASK XS1_L_XLINK_RX_ERROR_MASK
#define XS1_XLINK_RX_ERROR(x) XS1_L_XLINK_RX_ERROR(x)
#define XS1_XLINK_RX_ERROR_SET(x, v) XS1_L_XLINK_RX_ERROR_SET(x, v)
#define XS1_XLINK_WIDE_SHIFT XS1_L_XLINK_WIDE_SHIFT
#define XS1_XLINK_WIDE_SIZE XS1_L_XLINK_WIDE_SIZE
#define XS1_XLINK_WIDE_MASK XS1_L_XLINK_WIDE_MASK
#define XS1_XLINK_WIDE(x) XS1_L_XLINK_WIDE(x)
#define XS1_XLINK_WIDE_SET(x, v) XS1_L_XLINK_WIDE_SET(x, v)
#define XS1_XLINK_ENABLE_SHIFT XS1_L_XLINK_ENABLE_SHIFT
#define XS1_XLINK_ENABLE_SIZE XS1_L_XLINK_ENABLE_SIZE
#define XS1_XLINK_ENABLE_MASK XS1_L_XLINK_ENABLE_MASK
#define XS1_XLINK_ENABLE(x) XS1_L_XLINK_ENABLE(x)
#define XS1_XLINK_ENABLE_SET(x, v) XS1_L_XLINK_ENABLE_SET(x, v)
#define XS1_DEVICE_ID0_VERSION_VALUE XS1_L_DEVICE_ID0_VERSION_VALUE
#define XS1_DEVICE_ID0_REVISION_VALUE XS1_L_DEVICE_ID0_REVISION_VALUE
#define XS1_PSWITCH_DBG_HANDLER_NUM XS1_L_PSWITCH_DBG_HANDLER_NUM
#define XS1_PSWITCH_DBG_COMMAND_NUM XS1_L_PSWITCH_DBG_COMMAND_NUM
#define XS1_PSWITCH_DBG_ARG0_NUM XS1_L_PSWITCH_DBG_ARG0_NUM
#define XS1_PSWITCH_DBG_ARG1_NUM XS1_L_PSWITCH_DBG_ARG1_NUM
#define XS1_PSWITCH_DBG_ARG2_NUM XS1_L_PSWITCH_DBG_ARG2_NUM
#define XS1_PSWITCH_DBG_ARG3_NUM XS1_L_PSWITCH_DBG_ARG3_NUM
#define XS1_PSWITCH_DBG_ARG4_NUM XS1_L_PSWITCH_DBG_ARG4_NUM
#define XS1_PSWITCH_DBG_ARG5_NUM XS1_L_PSWITCH_DBG_ARG5_NUM
#endif /* __XS1_L__ */
#endif /* _xs1_l_registers_h_ */
