;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000043
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 7
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 5
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 6
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 7
ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000043
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x20000
ADC_IRQ__INTC_NUMBER EQU 17
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2S
I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL5
I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL5
I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL5
I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL5
I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK5
I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK5
I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK5
I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK5
I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
I2S_bI2S_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL5
I2S_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
I2S_bI2S_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL5
I2S_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST5
I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
I2S_bI2S_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK5
I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST5
I2S_bI2S_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK5
I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
I2S_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST5
I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST5
I2S_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST5
I2S_bI2S_CtlReg__0__MASK EQU 0x01
I2S_bI2S_CtlReg__0__POS EQU 0
I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL6
I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL6
I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL6
I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL6
I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL6
I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK6
I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK6
I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK6
I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK6
I2S_bI2S_CtlReg__2__MASK EQU 0x04
I2S_bI2S_CtlReg__2__POS EQU 2
I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL6
I2S_bI2S_CtlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL6
I2S_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST6
I2S_bI2S_CtlReg__COUNT_REG EQU CYREG_UDB_W8_CTL6
I2S_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST6
I2S_bI2S_CtlReg__MASK EQU 0x05
I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK6
I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK6
I2S_bI2S_CtlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK6
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A05
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A15
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D05
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D15
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL5
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F05
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F15
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A5
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG EQU CYREG_UDB_W8_A05
I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG EQU CYREG_UDB_W8_A15
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D5
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG EQU CYREG_UDB_W8_D05
I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG EQU CYREG_UDB_W8_D15
I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL5
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F5
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG EQU CYREG_UDB_W8_F05
I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG EQU CYREG_UDB_W8_F15
I2S_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
I2S_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK5
I2S_bI2S_Tx_STS_0__Sts__0__MASK EQU 0x01
I2S_bI2S_Tx_STS_0__Sts__0__POS EQU 0
I2S_bI2S_Tx_STS_0__Sts__1__MASK EQU 0x02
I2S_bI2S_Tx_STS_0__Sts__1__POS EQU 1
I2S_bI2S_Tx_STS_0__Sts__MASK EQU 0x03
I2S_bI2S_Tx_STS_0__Sts__MASK_REG EQU CYREG_UDB_W8_MSK7
I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL7
I2S_bI2S_Tx_STS_0__Sts__STATUS_REG EQU CYREG_UDB_W8_ST7

; LED
LED__0__DR EQU CYREG_GPIO_PRT5_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
LED__0__HSIOM_MASK EQU 0x000F0000
LED__0__HSIOM_SHIFT EQU 16
LED__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT5_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED__0__MASK EQU 0x10
LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__0__PC EQU CYREG_GPIO_PRT5_PC
LED__0__PC2 EQU CYREG_GPIO_PRT5_PC2
LED__0__PORT EQU 5
LED__0__PS EQU CYREG_GPIO_PRT5_PS
LED__0__SHIFT EQU 4
LED__DR EQU CYREG_GPIO_PRT5_DR
LED__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT5_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT5_INTR
LED__MASK EQU 0x10
LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED__PC EQU CYREG_GPIO_PRT5_PC
LED__PC2 EQU CYREG_GPIO_PRT5_PC2
LED__PORT EQU 5
LED__PS EQU CYREG_GPIO_PRT5_PS
LED__SHIFT EQU 4

; SPI
SPI_miso_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_miso_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_miso_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_miso_m__0__HSIOM_GPIO EQU 0
SPI_miso_m__0__HSIOM_I2C EQU 14
SPI_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_miso_m__0__HSIOM_SHIFT EQU 4
SPI_miso_m__0__HSIOM_SPI EQU 15
SPI_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_miso_m__0__HSIOM_UART EQU 9
SPI_miso_m__0__HSIOM_UART_TX EQU 9
SPI_miso_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_miso_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_miso_m__0__MASK EQU 0x02
SPI_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_miso_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_miso_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_miso_m__0__PORT EQU 2
SPI_miso_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_miso_m__0__SHIFT EQU 1
SPI_miso_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_miso_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_miso_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_miso_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_miso_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_miso_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_miso_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_miso_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_miso_m__MASK EQU 0x02
SPI_miso_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_miso_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_miso_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_miso_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_miso_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_miso_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_miso_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_miso_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_miso_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_miso_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_miso_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_miso_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_miso_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_miso_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_miso_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_miso_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_miso_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_miso_m__PORT EQU 2
SPI_miso_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_miso_m__SHIFT EQU 1
SPI_mosi_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_mosi_m__0__HSIOM_GPIO EQU 0
SPI_mosi_m__0__HSIOM_I2C EQU 14
SPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_mosi_m__0__HSIOM_SPI EQU 15
SPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_m__0__HSIOM_UART EQU 9
SPI_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_mosi_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_mosi_m__0__MASK EQU 0x01
SPI_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_mosi_m__0__OUT_SEL_SHIFT EQU 0
SPI_mosi_m__0__OUT_SEL_VAL EQU -1
SPI_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_mosi_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_mosi_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_mosi_m__0__PORT EQU 2
SPI_mosi_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_mosi_m__0__SHIFT EQU 0
SPI_mosi_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_mosi_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_mosi_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_mosi_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_mosi_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_mosi_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_mosi_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_mosi_m__MASK EQU 0x01
SPI_mosi_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_mosi_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_mosi_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_mosi_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_mosi_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_mosi_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_mosi_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_mosi_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_mosi_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_mosi_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_mosi_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_mosi_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_mosi_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_mosi_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_mosi_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_mosi_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_mosi_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_mosi_m__PORT EQU 2
SPI_mosi_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_mosi_m__SHIFT EQU 0
SPI_reset__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_reset__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_reset__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_reset__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_reset__0__HSIOM_MASK EQU 0x000F0000
SPI_reset__0__HSIOM_SHIFT EQU 16
SPI_reset__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_reset__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_reset__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_reset__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_reset__0__MASK EQU 0x10
SPI_reset__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_reset__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_reset__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_reset__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_reset__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_reset__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_reset__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_reset__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_reset__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_reset__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_reset__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_reset__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_reset__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_reset__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_reset__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_reset__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_reset__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_reset__0__PORT EQU 2
SPI_reset__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_reset__0__SHIFT EQU 4
SPI_reset__DR EQU CYREG_GPIO_PRT2_DR
SPI_reset__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_reset__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_reset__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_reset__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_reset__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_reset__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_reset__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_reset__MASK EQU 0x10
SPI_reset__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_reset__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_reset__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_reset__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_reset__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_reset__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_reset__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_reset__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_reset__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_reset__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_reset__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_reset__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_reset__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_reset__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_reset__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_reset__PC EQU CYREG_GPIO_PRT2_PC
SPI_reset__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_reset__PORT EQU 2
SPI_reset__PS EQU CYREG_GPIO_PRT2_PS
SPI_reset__SHIFT EQU 4
SPI_RxDMA__CH_CTL EQU CYREG_DMAC_CH_CTL0
SPI_RxDMA__CHANNEL_NUMBER EQU 0
SPI_RxDMA__DESCR_PING_CTL EQU CYREG_DMAC_DESCR0_PING_CTL
SPI_RxDMA__DESCR_PING_DST EQU CYREG_DMAC_DESCR0_PING_DST
SPI_RxDMA__DESCR_PING_SRC EQU CYREG_DMAC_DESCR0_PING_SRC
SPI_RxDMA__DESCR_PING_STATUS EQU CYREG_DMAC_DESCR0_PING_STATUS
SPI_RxDMA__DESCR_PONG_CTL EQU CYREG_DMAC_DESCR0_PONG_CTL
SPI_RxDMA__DESCR_PONG_DST EQU CYREG_DMAC_DESCR0_PONG_DST
SPI_RxDMA__DESCR_PONG_SRC EQU CYREG_DMAC_DESCR0_PONG_SRC
SPI_RxDMA__DESCR_PONG_STATUS EQU CYREG_DMAC_DESCR0_PONG_STATUS
SPI_RxDMA__PRIORITY EQU 1
SPI_RxDMA__TR_GROUP EQU 0
SPI_RxDMA__TR_OUTPUT EQU 0
SPI_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
SPI_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
SPI_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
SPI_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
SPI_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
SPI_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
SPI_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
SPI_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
SPI_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
SPI_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
SPI_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPI_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPI_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPI_SCB_IRQ__INTC_MASK EQU 0x400
SPI_SCB_IRQ__INTC_NUMBER EQU 10
SPI_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
SPI_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPI_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPI_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPI_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
SPI_SCBCLK__DIV_ID EQU 0x00000040
SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_sclk_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_sclk_m__0__HSIOM_GPIO EQU 0
SPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_sclk_m__0__HSIOM_SPI EQU 15
SPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_m__0__HSIOM_UART EQU 9
SPI_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_sclk_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_sclk_m__0__MASK EQU 0x04
SPI_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_sclk_m__0__OUT_SEL_SHIFT EQU 4
SPI_sclk_m__0__OUT_SEL_VAL EQU -1
SPI_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_sclk_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_sclk_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_sclk_m__0__PORT EQU 2
SPI_sclk_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_sclk_m__0__SHIFT EQU 2
SPI_sclk_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_sclk_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_sclk_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_sclk_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_sclk_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_sclk_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_sclk_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_sclk_m__MASK EQU 0x04
SPI_sclk_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_sclk_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_sclk_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_sclk_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_sclk_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_sclk_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_sclk_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_sclk_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_sclk_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_sclk_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_sclk_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_sclk_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_sclk_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_sclk_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_sclk_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_sclk_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_sclk_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_sclk_m__PORT EQU 2
SPI_sclk_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_sclk_m__SHIFT EQU 2
SPI_ss0_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_ss0_m__0__HSIOM_GPIO EQU 0
SPI_ss0_m__0__HSIOM_MASK EQU 0x0000F000
SPI_ss0_m__0__HSIOM_SHIFT EQU 12
SPI_ss0_m__0__HSIOM_SPI EQU 15
SPI_ss0_m__0__HSIOM_SPI_SELECT0 EQU 15
SPI_ss0_m__0__HSIOM_UART EQU 9
SPI_ss0_m__0__HSIOM_UART_RTS EQU 9
SPI_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__0__MASK EQU 0x08
SPI_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_ss0_m__0__OUT_SEL_SHIFT EQU 6
SPI_ss0_m__0__OUT_SEL_VAL EQU -1
SPI_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_ss0_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_ss0_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_ss0_m__0__PORT EQU 2
SPI_ss0_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_ss0_m__0__SHIFT EQU 3
SPI_ss0_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_ss0_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_ss0_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_ss0_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_ss0_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__MASK EQU 0x08
SPI_ss0_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_ss0_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_ss0_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_ss0_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_ss0_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_ss0_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_ss0_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_ss0_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_ss0_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_ss0_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_ss0_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_ss0_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_ss0_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_ss0_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_ss0_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_ss0_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_ss0_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_ss0_m__PORT EQU 2
SPI_ss0_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_ss0_m__SHIFT EQU 3
SPI_TxDMA__CH_CTL EQU CYREG_DMAC_CH_CTL2
SPI_TxDMA__CHANNEL_NUMBER EQU 2
SPI_TxDMA__DESCR_PING_CTL EQU CYREG_DMAC_DESCR2_PING_CTL
SPI_TxDMA__DESCR_PING_DST EQU CYREG_DMAC_DESCR2_PING_DST
SPI_TxDMA__DESCR_PING_SRC EQU CYREG_DMAC_DESCR2_PING_SRC
SPI_TxDMA__DESCR_PING_STATUS EQU CYREG_DMAC_DESCR2_PING_STATUS
SPI_TxDMA__DESCR_PONG_CTL EQU CYREG_DMAC_DESCR2_PONG_CTL
SPI_TxDMA__DESCR_PONG_DST EQU CYREG_DMAC_DESCR2_PONG_DST
SPI_TxDMA__DESCR_PONG_SRC EQU CYREG_DMAC_DESCR2_PONG_SRC
SPI_TxDMA__DESCR_PONG_STATUS EQU CYREG_DMAC_DESCR2_PONG_STATUS
SPI_TxDMA__PRIORITY EQU 1
SPI_TxDMA__TR_GROUP EQU 0
SPI_TxDMA__TR_OUTPUT EQU 2

; pot1
pot1__0__DR EQU CYREG_GPIO_PRT2_DR
pot1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
pot1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
pot1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
pot1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pot1__0__HSIOM_MASK EQU 0xF0000000
pot1__0__HSIOM_SHIFT EQU 28
pot1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot1__0__INTR EQU CYREG_GPIO_PRT2_INTR
pot1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
pot1__0__MASK EQU 0x80
pot1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot1__0__PC EQU CYREG_GPIO_PRT2_PC
pot1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
pot1__0__PORT EQU 2
pot1__0__PS EQU CYREG_GPIO_PRT2_PS
pot1__0__SHIFT EQU 7
pot1__DR EQU CYREG_GPIO_PRT2_DR
pot1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
pot1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
pot1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
pot1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot1__INTR EQU CYREG_GPIO_PRT2_INTR
pot1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
pot1__MASK EQU 0x80
pot1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot1__PC EQU CYREG_GPIO_PRT2_PC
pot1__PC2 EQU CYREG_GPIO_PRT2_PC2
pot1__PORT EQU 2
pot1__PS EQU CYREG_GPIO_PRT2_PS
pot1__SHIFT EQU 7

; pot2
pot2__0__DR EQU CYREG_GPIO_PRT2_DR
pot2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
pot2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
pot2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
pot2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pot2__0__HSIOM_MASK EQU 0x00F00000
pot2__0__HSIOM_SHIFT EQU 20
pot2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot2__0__INTR EQU CYREG_GPIO_PRT2_INTR
pot2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
pot2__0__MASK EQU 0x20
pot2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot2__0__PC EQU CYREG_GPIO_PRT2_PC
pot2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
pot2__0__PORT EQU 2
pot2__0__PS EQU CYREG_GPIO_PRT2_PS
pot2__0__SHIFT EQU 5
pot2__DR EQU CYREG_GPIO_PRT2_DR
pot2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
pot2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
pot2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
pot2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot2__INTR EQU CYREG_GPIO_PRT2_INTR
pot2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
pot2__MASK EQU 0x20
pot2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot2__PC EQU CYREG_GPIO_PRT2_PC
pot2__PC2 EQU CYREG_GPIO_PRT2_PC2
pot2__PORT EQU 2
pot2__PS EQU CYREG_GPIO_PRT2_PS
pot2__SHIFT EQU 5

; pot3
pot3__0__DR EQU CYREG_GPIO_PRT2_DR
pot3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
pot3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
pot3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
pot3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pot3__0__HSIOM_MASK EQU 0x0F000000
pot3__0__HSIOM_SHIFT EQU 24
pot3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot3__0__INTR EQU CYREG_GPIO_PRT2_INTR
pot3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
pot3__0__MASK EQU 0x40
pot3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot3__0__PC EQU CYREG_GPIO_PRT2_PC
pot3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
pot3__0__PORT EQU 2
pot3__0__PS EQU CYREG_GPIO_PRT2_PS
pot3__0__SHIFT EQU 6
pot3__DR EQU CYREG_GPIO_PRT2_DR
pot3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
pot3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
pot3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
pot3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot3__INTR EQU CYREG_GPIO_PRT2_INTR
pot3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
pot3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
pot3__MASK EQU 0x40
pot3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pot3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pot3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pot3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pot3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pot3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pot3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pot3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pot3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pot3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pot3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pot3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pot3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pot3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pot3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pot3__PC EQU CYREG_GPIO_PRT2_PC
pot3__PC2 EQU CYREG_GPIO_PRT2_PC2
pot3__PORT EQU 2
pot3__PS EQU CYREG_GPIO_PRT2_PS
pot3__SHIFT EQU 6

; pot4
pot4__0__DR EQU CYREG_GPIO_PRT1_DR
pot4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pot4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pot4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pot4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pot4__0__HSIOM_MASK EQU 0x00000F00
pot4__0__HSIOM_SHIFT EQU 8
pot4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pot4__0__INTR EQU CYREG_GPIO_PRT1_INTR
pot4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pot4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pot4__0__MASK EQU 0x04
pot4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
pot4__0__OUT_SEL_SHIFT EQU 4
pot4__0__OUT_SEL_VAL EQU 0
pot4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pot4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pot4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pot4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pot4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pot4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pot4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pot4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pot4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pot4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pot4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pot4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pot4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pot4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pot4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pot4__0__PC EQU CYREG_GPIO_PRT1_PC
pot4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
pot4__0__PORT EQU 1
pot4__0__PS EQU CYREG_GPIO_PRT1_PS
pot4__0__SHIFT EQU 2
pot4__DR EQU CYREG_GPIO_PRT1_DR
pot4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pot4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pot4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pot4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pot4__INTR EQU CYREG_GPIO_PRT1_INTR
pot4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pot4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pot4__MASK EQU 0x04
pot4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pot4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pot4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pot4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pot4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pot4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pot4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pot4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pot4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pot4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pot4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pot4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pot4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pot4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pot4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pot4__PC EQU CYREG_GPIO_PRT1_PC
pot4__PC2 EQU CYREG_GPIO_PRT1_PC2
pot4__PORT EQU 1
pot4__PS EQU CYREG_GPIO_PRT1_PS
pot4__SHIFT EQU 2

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_2__DIV_ID EQU 0x000000C0
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_24_5_CTL
Clock_2__FRAC_MASK EQU 0x000000F8
Clock_2__PA_DIV_ID EQU 0x000000FF

; Clock_3
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_3__DIV_ID EQU 0x00000041
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_3__PA_DIV_ID EQU 0x000000FF

; trigger
trigger__0__DR EQU CYREG_GPIO_PRT0_DR
trigger__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
trigger__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
trigger__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
trigger__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
trigger__0__HSIOM_MASK EQU 0x0000000F
trigger__0__HSIOM_SHIFT EQU 0
trigger__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
trigger__0__INTR EQU CYREG_GPIO_PRT0_INTR
trigger__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
trigger__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
trigger__0__MASK EQU 0x01
trigger__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
trigger__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
trigger__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
trigger__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
trigger__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
trigger__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
trigger__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
trigger__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
trigger__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
trigger__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
trigger__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
trigger__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
trigger__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
trigger__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
trigger__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
trigger__0__PC EQU CYREG_GPIO_PRT0_PC
trigger__0__PC2 EQU CYREG_GPIO_PRT0_PC2
trigger__0__PORT EQU 0
trigger__0__PS EQU CYREG_GPIO_PRT0_PS
trigger__0__SHIFT EQU 0
trigger__DR EQU CYREG_GPIO_PRT0_DR
trigger__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
trigger__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
trigger__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
trigger__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
trigger__INTR EQU CYREG_GPIO_PRT0_INTR
trigger__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
trigger__INTSTAT EQU CYREG_GPIO_PRT0_INTR
trigger__MASK EQU 0x01
trigger__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
trigger__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
trigger__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
trigger__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
trigger__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
trigger__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
trigger__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
trigger__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
trigger__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
trigger__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
trigger__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
trigger__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
trigger__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
trigger__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
trigger__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
trigger__PC EQU CYREG_GPIO_PRT0_PC
trigger__PC2 EQU CYREG_GPIO_PRT0_PC2
trigger__PORT EQU 0
trigger__PS EQU CYREG_GPIO_PRT0_PS
trigger__SHIFT EQU 0

; I2STxDMA
I2STxDMA__CH_CTL EQU CYREG_DMAC_CH_CTL1
I2STxDMA__CHANNEL_NUMBER EQU 1
I2STxDMA__DESCR_PING_CTL EQU CYREG_DMAC_DESCR1_PING_CTL
I2STxDMA__DESCR_PING_DST EQU CYREG_DMAC_DESCR1_PING_DST
I2STxDMA__DESCR_PING_SRC EQU CYREG_DMAC_DESCR1_PING_SRC
I2STxDMA__DESCR_PING_STATUS EQU CYREG_DMAC_DESCR1_PING_STATUS
I2STxDMA__DESCR_PONG_CTL EQU CYREG_DMAC_DESCR1_PONG_CTL
I2STxDMA__DESCR_PONG_DST EQU CYREG_DMAC_DESCR1_PONG_DST
I2STxDMA__DESCR_PONG_SRC EQU CYREG_DMAC_DESCR1_PONG_SRC
I2STxDMA__DESCR_PONG_STATUS EQU CYREG_DMAC_DESCR1_PONG_STATUS
I2STxDMA__PRIORITY EQU 0
I2STxDMA__TR_GROUP EQU 0
I2STxDMA__TR_OUTPUT EQU 1

; CodecI2CM
CodecI2CM_SCB__CTRL EQU CYREG_SCB0_CTRL
CodecI2CM_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
CodecI2CM_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
CodecI2CM_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
CodecI2CM_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
CodecI2CM_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
CodecI2CM_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
CodecI2CM_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
CodecI2CM_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
CodecI2CM_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
CodecI2CM_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
CodecI2CM_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
CodecI2CM_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
CodecI2CM_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
CodecI2CM_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
CodecI2CM_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
CodecI2CM_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
CodecI2CM_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
CodecI2CM_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
CodecI2CM_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
CodecI2CM_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
CodecI2CM_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
CodecI2CM_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
CodecI2CM_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
CodecI2CM_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
CodecI2CM_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
CodecI2CM_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
CodecI2CM_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
CodecI2CM_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
CodecI2CM_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
CodecI2CM_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
CodecI2CM_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
CodecI2CM_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
CodecI2CM_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
CodecI2CM_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
CodecI2CM_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
CodecI2CM_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
CodecI2CM_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
CodecI2CM_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
CodecI2CM_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
CodecI2CM_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
CodecI2CM_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
CodecI2CM_SCB__INTR_M EQU CYREG_SCB0_INTR_M
CodecI2CM_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
CodecI2CM_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
CodecI2CM_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
CodecI2CM_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
CodecI2CM_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
CodecI2CM_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
CodecI2CM_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
CodecI2CM_SCB__INTR_S EQU CYREG_SCB0_INTR_S
CodecI2CM_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
CodecI2CM_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
CodecI2CM_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
CodecI2CM_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
CodecI2CM_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
CodecI2CM_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
CodecI2CM_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
CodecI2CM_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
CodecI2CM_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
CodecI2CM_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
CodecI2CM_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
CodecI2CM_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
CodecI2CM_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
CodecI2CM_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
CodecI2CM_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
CodecI2CM_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
CodecI2CM_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
CodecI2CM_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
CodecI2CM_SCB__SS0_POSISTION EQU 0
CodecI2CM_SCB__SS1_POSISTION EQU 1
CodecI2CM_SCB__SS2_POSISTION EQU 2
CodecI2CM_SCB__SS3_POSISTION EQU 3
CodecI2CM_SCB__STATUS EQU CYREG_SCB0_STATUS
CodecI2CM_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
CodecI2CM_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
CodecI2CM_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
CodecI2CM_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
CodecI2CM_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
CodecI2CM_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
CodecI2CM_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
CodecI2CM_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
CodecI2CM_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
CodecI2CM_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CodecI2CM_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CodecI2CM_SCB_IRQ__INTC_MASK EQU 0x200
CodecI2CM_SCB_IRQ__INTC_NUMBER EQU 9
CodecI2CM_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
CodecI2CM_SCB_IRQ__INTC_PRIOR_NUM EQU 3
CodecI2CM_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
CodecI2CM_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CodecI2CM_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CodecI2CM_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
CodecI2CM_SCBCLK__DIV_ID EQU 0x00000044
CodecI2CM_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
CodecI2CM_SCBCLK__PA_DIV_ID EQU 0x000000FF
CodecI2CM_scl__0__DR EQU CYREG_GPIO_PRT4_DR
CodecI2CM_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CodecI2CM_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CodecI2CM_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CodecI2CM_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CodecI2CM_scl__0__HSIOM_GPIO EQU 0
CodecI2CM_scl__0__HSIOM_I2C EQU 14
CodecI2CM_scl__0__HSIOM_I2C_SCL EQU 14
CodecI2CM_scl__0__HSIOM_MASK EQU 0x0000000F
CodecI2CM_scl__0__HSIOM_SHIFT EQU 0
CodecI2CM_scl__0__HSIOM_SPI EQU 15
CodecI2CM_scl__0__HSIOM_SPI_MOSI EQU 15
CodecI2CM_scl__0__HSIOM_UART EQU 9
CodecI2CM_scl__0__HSIOM_UART_RX EQU 9
CodecI2CM_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_scl__0__MASK EQU 0x01
CodecI2CM_scl__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CodecI2CM_scl__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CodecI2CM_scl__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CodecI2CM_scl__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CodecI2CM_scl__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CodecI2CM_scl__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CodecI2CM_scl__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CodecI2CM_scl__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CodecI2CM_scl__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CodecI2CM_scl__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CodecI2CM_scl__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CodecI2CM_scl__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CodecI2CM_scl__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CodecI2CM_scl__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CodecI2CM_scl__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CodecI2CM_scl__0__PC EQU CYREG_GPIO_PRT4_PC
CodecI2CM_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CodecI2CM_scl__0__PORT EQU 4
CodecI2CM_scl__0__PS EQU CYREG_GPIO_PRT4_PS
CodecI2CM_scl__0__SHIFT EQU 0
CodecI2CM_scl__DR EQU CYREG_GPIO_PRT4_DR
CodecI2CM_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CodecI2CM_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CodecI2CM_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CodecI2CM_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_scl__INTR EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_scl__MASK EQU 0x01
CodecI2CM_scl__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CodecI2CM_scl__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CodecI2CM_scl__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CodecI2CM_scl__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CodecI2CM_scl__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CodecI2CM_scl__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CodecI2CM_scl__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CodecI2CM_scl__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CodecI2CM_scl__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CodecI2CM_scl__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CodecI2CM_scl__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CodecI2CM_scl__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CodecI2CM_scl__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CodecI2CM_scl__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CodecI2CM_scl__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CodecI2CM_scl__PC EQU CYREG_GPIO_PRT4_PC
CodecI2CM_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
CodecI2CM_scl__PORT EQU 4
CodecI2CM_scl__PS EQU CYREG_GPIO_PRT4_PS
CodecI2CM_scl__SHIFT EQU 0
CodecI2CM_sda__0__DR EQU CYREG_GPIO_PRT4_DR
CodecI2CM_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CodecI2CM_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CodecI2CM_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CodecI2CM_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CodecI2CM_sda__0__HSIOM_GPIO EQU 0
CodecI2CM_sda__0__HSIOM_I2C EQU 14
CodecI2CM_sda__0__HSIOM_I2C_SDA EQU 14
CodecI2CM_sda__0__HSIOM_MASK EQU 0x000000F0
CodecI2CM_sda__0__HSIOM_SHIFT EQU 4
CodecI2CM_sda__0__HSIOM_SPI EQU 15
CodecI2CM_sda__0__HSIOM_SPI_MISO EQU 15
CodecI2CM_sda__0__HSIOM_UART EQU 9
CodecI2CM_sda__0__HSIOM_UART_TX EQU 9
CodecI2CM_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_sda__0__MASK EQU 0x02
CodecI2CM_sda__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CodecI2CM_sda__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CodecI2CM_sda__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CodecI2CM_sda__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CodecI2CM_sda__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CodecI2CM_sda__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CodecI2CM_sda__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CodecI2CM_sda__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CodecI2CM_sda__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CodecI2CM_sda__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CodecI2CM_sda__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CodecI2CM_sda__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CodecI2CM_sda__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CodecI2CM_sda__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CodecI2CM_sda__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CodecI2CM_sda__0__PC EQU CYREG_GPIO_PRT4_PC
CodecI2CM_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CodecI2CM_sda__0__PORT EQU 4
CodecI2CM_sda__0__PS EQU CYREG_GPIO_PRT4_PS
CodecI2CM_sda__0__SHIFT EQU 1
CodecI2CM_sda__DR EQU CYREG_GPIO_PRT4_DR
CodecI2CM_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CodecI2CM_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CodecI2CM_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CodecI2CM_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_sda__INTR EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CodecI2CM_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CodecI2CM_sda__MASK EQU 0x02
CodecI2CM_sda__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
CodecI2CM_sda__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
CodecI2CM_sda__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
CodecI2CM_sda__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
CodecI2CM_sda__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
CodecI2CM_sda__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
CodecI2CM_sda__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
CodecI2CM_sda__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
CodecI2CM_sda__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
CodecI2CM_sda__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
CodecI2CM_sda__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
CodecI2CM_sda__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
CodecI2CM_sda__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
CodecI2CM_sda__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
CodecI2CM_sda__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
CodecI2CM_sda__PC EQU CYREG_GPIO_PRT4_PC
CodecI2CM_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
CodecI2CM_sda__PORT EQU 4
CodecI2CM_sda__PS EQU CYREG_GPIO_PRT4_PS
CodecI2CM_sda__SHIFT EQU 1

; Codec_LRC
Codec_LRC__0__DR EQU CYREG_GPIO_PRT3_DR
Codec_LRC__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_LRC__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_LRC__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_LRC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Codec_LRC__0__HSIOM_MASK EQU 0x00F00000
Codec_LRC__0__HSIOM_SHIFT EQU 20
Codec_LRC__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__0__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__0__MASK EQU 0x20
Codec_LRC__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
Codec_LRC__0__OUT_SEL_SHIFT EQU 10
Codec_LRC__0__OUT_SEL_VAL EQU 0
Codec_LRC__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_LRC__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_LRC__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_LRC__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_LRC__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_LRC__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_LRC__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_LRC__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_LRC__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_LRC__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_LRC__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_LRC__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_LRC__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_LRC__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_LRC__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_LRC__0__PC EQU CYREG_GPIO_PRT3_PC
Codec_LRC__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_LRC__0__PORT EQU 3
Codec_LRC__0__PS EQU CYREG_GPIO_PRT3_PS
Codec_LRC__0__SHIFT EQU 5
Codec_LRC__DR EQU CYREG_GPIO_PRT3_DR
Codec_LRC__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_LRC__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_LRC__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_LRC__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__MASK EQU 0x20
Codec_LRC__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_LRC__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_LRC__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_LRC__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_LRC__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_LRC__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_LRC__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_LRC__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_LRC__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_LRC__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_LRC__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_LRC__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_LRC__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_LRC__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_LRC__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_LRC__PC EQU CYREG_GPIO_PRT3_PC
Codec_LRC__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_LRC__PORT EQU 3
Codec_LRC__PS EQU CYREG_GPIO_PRT3_PS
Codec_LRC__PSOC_I2S_LRCLK__DR EQU CYREG_GPIO_PRT3_DR
Codec_LRC__PSOC_I2S_LRCLK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_LRC__PSOC_I2S_LRCLK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_LRC__PSOC_I2S_LRCLK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_LRC__PSOC_I2S_LRCLK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__PSOC_I2S_LRCLK__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__PSOC_I2S_LRCLK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_LRC__PSOC_I2S_LRCLK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_LRC__PSOC_I2S_LRCLK__MASK EQU 0x20
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_LRC__PSOC_I2S_LRCLK__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_LRC__PSOC_I2S_LRCLK__PC EQU CYREG_GPIO_PRT3_PC
Codec_LRC__PSOC_I2S_LRCLK__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_LRC__PSOC_I2S_LRCLK__PORT EQU 3
Codec_LRC__PSOC_I2S_LRCLK__PS EQU CYREG_GPIO_PRT3_PS
Codec_LRC__PSOC_I2S_LRCLK__SHIFT EQU 5
Codec_LRC__SHIFT EQU 5

; Codec_BCLK
Codec_BCLK__0__DR EQU CYREG_GPIO_PRT3_DR
Codec_BCLK__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_BCLK__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_BCLK__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_BCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Codec_BCLK__0__HSIOM_MASK EQU 0x000F0000
Codec_BCLK__0__HSIOM_SHIFT EQU 16
Codec_BCLK__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__0__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__0__MASK EQU 0x10
Codec_BCLK__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
Codec_BCLK__0__OUT_SEL_SHIFT EQU 8
Codec_BCLK__0__OUT_SEL_VAL EQU 1
Codec_BCLK__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_BCLK__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_BCLK__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_BCLK__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_BCLK__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_BCLK__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_BCLK__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_BCLK__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_BCLK__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_BCLK__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_BCLK__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_BCLK__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_BCLK__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_BCLK__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_BCLK__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_BCLK__0__PC EQU CYREG_GPIO_PRT3_PC
Codec_BCLK__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_BCLK__0__PORT EQU 3
Codec_BCLK__0__PS EQU CYREG_GPIO_PRT3_PS
Codec_BCLK__0__SHIFT EQU 4
Codec_BCLK__DR EQU CYREG_GPIO_PRT3_DR
Codec_BCLK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_BCLK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_BCLK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_BCLK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__MASK EQU 0x10
Codec_BCLK__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_BCLK__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_BCLK__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_BCLK__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_BCLK__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_BCLK__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_BCLK__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_BCLK__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_BCLK__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_BCLK__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_BCLK__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_BCLK__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_BCLK__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_BCLK__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_BCLK__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_BCLK__PC EQU CYREG_GPIO_PRT3_PC
Codec_BCLK__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_BCLK__PORT EQU 3
Codec_BCLK__PS EQU CYREG_GPIO_PRT3_PS
Codec_BCLK__PSOC_I2S_BCLK__DR EQU CYREG_GPIO_PRT3_DR
Codec_BCLK__PSOC_I2S_BCLK__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_BCLK__PSOC_I2S_BCLK__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_BCLK__PSOC_I2S_BCLK__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_BCLK__PSOC_I2S_BCLK__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__PSOC_I2S_BCLK__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__PSOC_I2S_BCLK__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_BCLK__PSOC_I2S_BCLK__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_BCLK__PSOC_I2S_BCLK__MASK EQU 0x10
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_BCLK__PSOC_I2S_BCLK__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_BCLK__PSOC_I2S_BCLK__PC EQU CYREG_GPIO_PRT3_PC
Codec_BCLK__PSOC_I2S_BCLK__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_BCLK__PSOC_I2S_BCLK__PORT EQU 3
Codec_BCLK__PSOC_I2S_BCLK__PS EQU CYREG_GPIO_PRT3_PS
Codec_BCLK__PSOC_I2S_BCLK__SHIFT EQU 4
Codec_BCLK__SHIFT EQU 4

; Codec_MCLK
Codec_MCLK__0__DR EQU CYREG_GPIO_PRT5_DR
Codec_MCLK__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Codec_MCLK__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Codec_MCLK__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Codec_MCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Codec_MCLK__0__HSIOM_MASK EQU 0xF0000000
Codec_MCLK__0__HSIOM_SHIFT EQU 28
Codec_MCLK__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__0__INTR EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__0__MASK EQU 0x80
Codec_MCLK__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Codec_MCLK__0__OUT_SEL_SHIFT EQU 14
Codec_MCLK__0__OUT_SEL_VAL EQU 2
Codec_MCLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Codec_MCLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Codec_MCLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Codec_MCLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Codec_MCLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Codec_MCLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Codec_MCLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Codec_MCLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Codec_MCLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Codec_MCLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Codec_MCLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Codec_MCLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Codec_MCLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Codec_MCLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Codec_MCLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Codec_MCLK__0__PC EQU CYREG_GPIO_PRT5_PC
Codec_MCLK__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Codec_MCLK__0__PORT EQU 5
Codec_MCLK__0__PS EQU CYREG_GPIO_PRT5_PS
Codec_MCLK__0__SHIFT EQU 7
Codec_MCLK__DR EQU CYREG_GPIO_PRT5_DR
Codec_MCLK__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Codec_MCLK__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Codec_MCLK__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Codec_MCLK__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__INTR EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__MASK EQU 0x80
Codec_MCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Codec_MCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Codec_MCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Codec_MCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Codec_MCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Codec_MCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Codec_MCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Codec_MCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Codec_MCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Codec_MCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Codec_MCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Codec_MCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Codec_MCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Codec_MCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Codec_MCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Codec_MCLK__PC EQU CYREG_GPIO_PRT5_PC
Codec_MCLK__PC2 EQU CYREG_GPIO_PRT5_PC2
Codec_MCLK__PORT EQU 5
Codec_MCLK__PS EQU CYREG_GPIO_PRT5_PS
Codec_MCLK__PSOC_I2S_MCLK__DR EQU CYREG_GPIO_PRT5_DR
Codec_MCLK__PSOC_I2S_MCLK__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Codec_MCLK__PSOC_I2S_MCLK__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Codec_MCLK__PSOC_I2S_MCLK__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Codec_MCLK__PSOC_I2S_MCLK__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__PSOC_I2S_MCLK__INTR EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__PSOC_I2S_MCLK__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Codec_MCLK__PSOC_I2S_MCLK__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Codec_MCLK__PSOC_I2S_MCLK__MASK EQU 0x80
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Codec_MCLK__PSOC_I2S_MCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Codec_MCLK__PSOC_I2S_MCLK__PC EQU CYREG_GPIO_PRT5_PC
Codec_MCLK__PSOC_I2S_MCLK__PC2 EQU CYREG_GPIO_PRT5_PC2
Codec_MCLK__PSOC_I2S_MCLK__PORT EQU 5
Codec_MCLK__PSOC_I2S_MCLK__PS EQU CYREG_GPIO_PRT5_PS
Codec_MCLK__PSOC_I2S_MCLK__SHIFT EQU 7
Codec_MCLK__SHIFT EQU 7

; AudioClkSel
AudioClkSel_Sync_ctrl_reg__0__MASK EQU 0x01
AudioClkSel_Sync_ctrl_reg__0__POS EQU 0
AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
AudioClkSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
AudioClkSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
AudioClkSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
AudioClkSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
AudioClkSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
AudioClkSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
AudioClkSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
AudioClkSel_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL1
AudioClkSel_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL1
AudioClkSel_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL1
AudioClkSel_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK1
AudioClkSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
AudioClkSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
AudioClkSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
AudioClkSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL1
AudioClkSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
AudioClkSel_Sync_ctrl_reg__MASK EQU 0x01
AudioClkSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
AudioClkSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
AudioClkSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK1

; isr_ADC_EOC
isr_ADC_EOC__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_ADC_EOC__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_ADC_EOC__INTC_MASK EQU 0x01
isr_ADC_EOC__INTC_NUMBER EQU 0
isr_ADC_EOC__INTC_PRIOR_MASK EQU 0xC0
isr_ADC_EOC__INTC_PRIOR_NUM EQU 3
isr_ADC_EOC__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_ADC_EOC__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_ADC_EOC__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_SPIDone
isr_SPIDone__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_SPIDone__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_SPIDone__INTC_MASK EQU 0x08
isr_SPIDone__INTC_NUMBER EQU 3
isr_SPIDone__INTC_PRIOR_MASK EQU 0xC0000000
isr_SPIDone__INTC_PRIOR_NUM EQU 3
isr_SPIDone__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_SPIDone__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_SPIDone__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_trigger
isr_trigger__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_trigger__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_trigger__INTC_MASK EQU 0x10
isr_trigger__INTC_NUMBER EQU 4
isr_trigger__INTC_PRIOR_MASK EQU 0xC0
isr_trigger__INTC_PRIOR_NUM EQU 3
isr_trigger__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_trigger__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_trigger__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Codec_DACDAT
Codec_DACDAT__0__DR EQU CYREG_GPIO_PRT3_DR
Codec_DACDAT__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_DACDAT__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_DACDAT__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_DACDAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Codec_DACDAT__0__HSIOM_MASK EQU 0x0F000000
Codec_DACDAT__0__HSIOM_SHIFT EQU 24
Codec_DACDAT__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__0__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__0__MASK EQU 0x40
Codec_DACDAT__0__OUT_SEL EQU CYREG_UDB_PA7_CFG10
Codec_DACDAT__0__OUT_SEL_SHIFT EQU 12
Codec_DACDAT__0__OUT_SEL_VAL EQU 3
Codec_DACDAT__0__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_DACDAT__0__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_DACDAT__0__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_DACDAT__0__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_DACDAT__0__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_DACDAT__0__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_DACDAT__0__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_DACDAT__0__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_DACDAT__0__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_DACDAT__0__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_DACDAT__0__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_DACDAT__0__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_DACDAT__0__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_DACDAT__0__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_DACDAT__0__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_DACDAT__0__PC EQU CYREG_GPIO_PRT3_PC
Codec_DACDAT__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_DACDAT__0__PORT EQU 3
Codec_DACDAT__0__PS EQU CYREG_GPIO_PRT3_PS
Codec_DACDAT__0__SHIFT EQU 6
Codec_DACDAT__DR EQU CYREG_GPIO_PRT3_DR
Codec_DACDAT__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_DACDAT__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_DACDAT__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_DACDAT__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__MASK EQU 0x40
Codec_DACDAT__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_DACDAT__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_DACDAT__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_DACDAT__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_DACDAT__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_DACDAT__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_DACDAT__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_DACDAT__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_DACDAT__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_DACDAT__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_DACDAT__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_DACDAT__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_DACDAT__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_DACDAT__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_DACDAT__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_DACDAT__PC EQU CYREG_GPIO_PRT3_PC
Codec_DACDAT__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_DACDAT__PORT EQU 3
Codec_DACDAT__PS EQU CYREG_GPIO_PRT3_PS
Codec_DACDAT__PSOC_I2S_SDTO__DR EQU CYREG_GPIO_PRT3_DR
Codec_DACDAT__PSOC_I2S_SDTO__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Codec_DACDAT__PSOC_I2S_SDTO__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Codec_DACDAT__PSOC_I2S_SDTO__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Codec_DACDAT__PSOC_I2S_SDTO__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__PSOC_I2S_SDTO__INTR EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__PSOC_I2S_SDTO__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Codec_DACDAT__PSOC_I2S_SDTO__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Codec_DACDAT__PSOC_I2S_SDTO__MASK EQU 0x40
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG0 EQU CYREG_UDB_PA7_CFG0
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG1 EQU CYREG_UDB_PA7_CFG1
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG10 EQU CYREG_UDB_PA7_CFG10
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG11 EQU CYREG_UDB_PA7_CFG11
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG12 EQU CYREG_UDB_PA7_CFG12
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG13 EQU CYREG_UDB_PA7_CFG13
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG14 EQU CYREG_UDB_PA7_CFG14
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG2 EQU CYREG_UDB_PA7_CFG2
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG3 EQU CYREG_UDB_PA7_CFG3
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG4 EQU CYREG_UDB_PA7_CFG4
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG5 EQU CYREG_UDB_PA7_CFG5
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG6 EQU CYREG_UDB_PA7_CFG6
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG7 EQU CYREG_UDB_PA7_CFG7
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG8 EQU CYREG_UDB_PA7_CFG8
Codec_DACDAT__PSOC_I2S_SDTO__PA__CFG9 EQU CYREG_UDB_PA7_CFG9
Codec_DACDAT__PSOC_I2S_SDTO__PC EQU CYREG_GPIO_PRT3_PC
Codec_DACDAT__PSOC_I2S_SDTO__PC2 EQU CYREG_GPIO_PRT3_PC2
Codec_DACDAT__PSOC_I2S_SDTO__PORT EQU 3
Codec_DACDAT__PSOC_I2S_SDTO__PS EQU CYREG_GPIO_PRT3_PS
Codec_DACDAT__PSOC_I2S_SDTO__SHIFT EQU 6
Codec_DACDAT__SHIFT EQU 6

; TxByteCounter
TxByteCounter_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
TxByteCounter_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
TxByteCounter_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
TxByteCounter_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
TxByteCounter_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
TxByteCounter_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
TxByteCounter_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
TxByteCounter_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
TxByteCounter_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
TxByteCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
TxByteCounter_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
TxByteCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
TxByteCounter_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
TxByteCounter_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
TxByteCounter_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; isr_I2STxDone
isr_I2STxDone__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_I2STxDone__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_I2STxDone__INTC_MASK EQU 0x02
isr_I2STxDone__INTC_NUMBER EQU 1
isr_I2STxDone__INTC_PRIOR_MASK EQU 0xC000
isr_I2STxDone__INTC_PRIOR_NUM EQU 3
isr_I2STxDone__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_I2STxDone__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_I2STxDone__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; SPIByteCounter
SPIByteCounter_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
SPIByteCounter_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
SPIByteCounter_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
SPIByteCounter_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
SPIByteCounter_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
SPIByteCounter_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
SPIByteCounter_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
SPIByteCounter_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
SPIByteCounter_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
SPIByteCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
SPIByteCounter_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
SPIByteCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
SPIByteCounter_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
SPIByteCounter_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
SPIByteCounter_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; isr_I2S_underflow
isr_I2S_underflow__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_I2S_underflow__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_I2S_underflow__INTC_MASK EQU 0x04
isr_I2S_underflow__INTC_NUMBER EQU 2
isr_I2S_underflow__INTC_PRIOR_MASK EQU 0xC00000
isr_I2S_underflow__INTC_PRIOR_NUM EQU 3
isr_I2S_underflow__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_I2S_underflow__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_I2S_underflow__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101311A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 1
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT1_DIV EQU 65536
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 7
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
