INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12554/Desktop/DAQ/DAQ_Z30/DAQ_Z30.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_dma_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12554/Desktop/DAQ/DAQ_Z30/DAQ_Z30.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12554/Desktop/DAQ/DAQ_Z30/DAQ_Z30.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bd_afc3_psr_aclk_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12554/Desktop/DAQ/DAQ_Z30/DAQ_Z30.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_ps7_0_100M_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12554/Desktop/DAQ/DAQ_Z30/DAQ_Z30.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_axi_gpio_0_1
