$version Generated by VerilatedVcd $end
$date Tue Oct  5 02:08:57 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  5 & io_amount [4:0] $end
  $var wire 32 % io_in [31:0] $end
  $var wire  2 ' io_operation [1:0] $end
  $var wire 32 ( io_out [31:0] $end
  $var wire  1 $ reset $end
  $scope module Shifter $end
   $var wire  1 # clock $end
   $var wire 64 ) extended_in [63:0] $end
   $var wire  5 & io_amount [4:0] $end
   $var wire 32 % io_in [31:0] $end
   $var wire  2 ' io_operation [1:0] $end
   $var wire 32 ( io_out [31:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000000 %
b00000 &
b00 '
b00000000000000000000000000000000 (
b0000000000000000000000000000000000000000000000000000000000000000 )
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
b11111111111111111111111111110000 %
b00001 &
b11111111111111111111111111100000 (
b1111111111111111111111111111000000000000000000000000000000000000 )
#11
1#
#12
0#
b01 '
b01111111111111111111111111111000 (
#13
1#
#14
0#
b10 '
b11111111111111111111111111111000 (
#15
1#
