

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_23_2'
================================================================
* Date:           Fri Sep 13 07:20:32 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_2  |        9|        9|         8|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.19>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 11 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 12 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i9"   --->   Operation 13 'read' 'conv_i_i13_i_i9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_2_03_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_2_03_reload"   --->   Operation 14 'read' 'layer2_output_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_1_02_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_1_02_reload"   --->   Operation 15 'read' 'layer2_output_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_0_01_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_0_01_reload"   --->   Operation 16 'read' 'layer2_output_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i9_cast = sext i16 %conv_i_i13_i_i9_read"   --->   Operation 17 'sext' 'conv_i_i13_i_i9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_1, i32 0, i32 0, void @empty_7, i32 1, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i_3"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %sum_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i2 %i_3" [nn.cpp:23->nn.cpp:62]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%icmp_ln23 = icmp_eq  i2 %i, i2 3" [nn.cpp:23->nn.cpp:62]   --->   Operation 25 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%add_ln23 = add i2 %i, i2 1" [nn.cpp:23->nn.cpp:62]   --->   Operation 26 'add' 'add_ln23' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.body8.i.split, void %for.body24.i.preheader.exitStub" [nn.cpp:23->nn.cpp:62]   --->   Operation 27 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln23 = store i2 %add_ln23, i2 %i_3" [nn.cpp:23->nn.cpp:62]   --->   Operation 28 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 29 [1/1] (1.64ns)   --->   "%tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %layer2_output_0_01_reload_read, i16 %layer2_output_1_02_reload_read, i16 %layer2_output_2_03_reload_read, i2 %i" [nn.cpp:24->nn.cpp:62]   --->   Operation 29 'mux' 'tmp_9' <Predicate = true> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %tmp_9" [nn.cpp:24->nn.cpp:62]   --->   Operation 30 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.14ns)   --->   "%x = sub i17 %sext_ln24, i17 %conv_i_i13_i_i9_cast" [nn.cpp:24->nn.cpp:62]   --->   Operation 31 'sub' 'x' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [6/6] (3.10ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 32 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 33 [5/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 33 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 34 [4/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 34 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 35 [3/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 35 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.77>
ST_6 : Operation 36 [2/6] (6.77ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 36 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.45>
ST_7 : Operation 37 [1/6] (6.45ns)   --->   "%trunc_ln = call i16 @exp<17, 9>, i17 %x, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table" [nn.cpp:24->nn.cpp:62]   --->   Operation 37 'call' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i16 %sum_1"   --->   Operation 47 'load' 'sum_1_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_1_out, i16 %sum_1_load_1"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.75>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%sum_1_load = load i16 %sum_1" [nn.cpp:25->nn.cpp:62]   --->   Operation 38 'load' 'sum_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln24_1_cast = zext i2 %i" [nn.cpp:23->nn.cpp:62]   --->   Operation 39 'zext' 'trunc_ln24_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:17->nn.cpp:62]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn.cpp:23->nn.cpp:62]   --->   Operation 41 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %trunc_ln24_1_cast" [nn.cpp:24->nn.cpp:62]   --->   Operation 42 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (2.15ns)   --->   "%store_ln24 = store i16 %trunc_ln, i2 %output_r_addr" [nn.cpp:24->nn.cpp:62]   --->   Operation 43 'store' 'store_ln24' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_8 : Operation 44 [1/1] (2.14ns)   --->   "%sum = add i16 %trunc_ln, i16 %sum_1_load" [nn.cpp:25->nn.cpp:62]   --->   Operation 44 'add' 'sum' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln23 = store i16 %sum, i16 %sum_1" [nn.cpp:23->nn.cpp:62]   --->   Operation 45 'store' 'store_ln23' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body8.i" [nn.cpp:23->nn.cpp:62]   --->   Operation 46 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.194ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0.000 ns)
	'load' operation ('i', nn.cpp:23->nn.cpp:62) on local variable 'i' [23]  (0.000 ns)
	'add' operation ('add_ln23', nn.cpp:23->nn.cpp:62) [26]  (1.584 ns)
	'store' operation ('store_ln23', nn.cpp:23->nn.cpp:62) of variable 'add_ln23', nn.cpp:23->nn.cpp:62 on local variable 'i' [40]  (1.610 ns)

 <State 2>: 6.893ns
The critical path consists of the following:
	'mux' operation ('tmp_9', nn.cpp:24->nn.cpp:62) [33]  (1.642 ns)
	'sub' operation ('x', nn.cpp:24->nn.cpp:62) [35]  (2.146 ns)
	'call' operation ('trunc_ln', nn.cpp:24->nn.cpp:62) to 'exp<17, 9>' [36]  (3.105 ns)

 <State 3>: 6.770ns
The critical path consists of the following:
	'call' operation ('trunc_ln', nn.cpp:24->nn.cpp:62) to 'exp<17, 9>' [36]  (6.770 ns)

 <State 4>: 6.770ns
The critical path consists of the following:
	'call' operation ('trunc_ln', nn.cpp:24->nn.cpp:62) to 'exp<17, 9>' [36]  (6.770 ns)

 <State 5>: 6.770ns
The critical path consists of the following:
	'call' operation ('trunc_ln', nn.cpp:24->nn.cpp:62) to 'exp<17, 9>' [36]  (6.770 ns)

 <State 6>: 6.770ns
The critical path consists of the following:
	'call' operation ('trunc_ln', nn.cpp:24->nn.cpp:62) to 'exp<17, 9>' [36]  (6.770 ns)

 <State 7>: 6.452ns
The critical path consists of the following:
	'call' operation ('trunc_ln', nn.cpp:24->nn.cpp:62) to 'exp<17, 9>' [36]  (6.452 ns)

 <State 8>: 3.756ns
The critical path consists of the following:
	'load' operation ('sum_1_load', nn.cpp:25->nn.cpp:62) on local variable 'sum' [29]  (0.000 ns)
	'add' operation ('sum', nn.cpp:25->nn.cpp:62) [39]  (2.146 ns)
	'store' operation ('store_ln23', nn.cpp:23->nn.cpp:62) of variable 'sum', nn.cpp:25->nn.cpp:62 on local variable 'sum' [41]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
