#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc6735a80 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale 0 0;
v0x7fffc6787b60_0 .var "CLK", 0 0;
v0x7fffc6787c70_0 .net "INSTRUCTION", 31 0, L_0x7fffc6799b80;  1 drivers
v0x7fffc6787d80_0 .net "PC", 31 0, v0x7fffc6787160_0;  1 drivers
v0x7fffc6787e70_0 .var "RESET", 0 0;
v0x7fffc6787f60_0 .net *"_s0", 7 0, L_0x7fffc6788f80;  1 drivers
v0x7fffc6788090_0 .net *"_s10", 32 0, L_0x7fffc67991c0;  1 drivers
v0x7fffc6788170_0 .net *"_s12", 7 0, L_0x7fffc67993a0;  1 drivers
v0x7fffc6788250_0 .net *"_s14", 32 0, L_0x7fffc6799440;  1 drivers
L_0x7f4aafb400a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc6788330_0 .net *"_s17", 0 0, L_0x7f4aafb400a8;  1 drivers
L_0x7f4aafb400f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffc6788410_0 .net/2u *"_s18", 32 0, L_0x7f4aafb400f0;  1 drivers
v0x7fffc67884f0_0 .net *"_s2", 7 0, L_0x7fffc6789040;  1 drivers
v0x7fffc67885d0_0 .net *"_s20", 32 0, L_0x7fffc67995a0;  1 drivers
v0x7fffc67886b0_0 .net *"_s22", 7 0, L_0x7fffc6799730;  1 drivers
v0x7fffc6788790_0 .net *"_s24", 32 0, L_0x7fffc6799820;  1 drivers
L_0x7f4aafb40138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc6788870_0 .net *"_s27", 0 0, L_0x7f4aafb40138;  1 drivers
L_0x7f4aafb40180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffc6788950_0 .net/2u *"_s28", 32 0, L_0x7f4aafb40180;  1 drivers
v0x7fffc6788a30_0 .net *"_s30", 32 0, L_0x7fffc6799990;  1 drivers
v0x7fffc6788c20_0 .net *"_s4", 32 0, L_0x7fffc67890e0;  1 drivers
L_0x7f4aafb40018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffc6788d00_0 .net *"_s7", 0 0, L_0x7f4aafb40018;  1 drivers
L_0x7f4aafb40060 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffc6788de0_0 .net/2u *"_s8", 32 0, L_0x7f4aafb40060;  1 drivers
v0x7fffc6788ec0 .array "instr_mem", 1023 0, 7 0;
L_0x7fffc6788f80 .array/port v0x7fffc6788ec0, v0x7fffc6787160_0;
L_0x7fffc6789040 .array/port v0x7fffc6788ec0, L_0x7fffc67991c0;
L_0x7fffc67890e0 .concat [ 32 1 0 0], v0x7fffc6787160_0, L_0x7f4aafb40018;
L_0x7fffc67991c0 .arith/sum 33, L_0x7fffc67890e0, L_0x7f4aafb40060;
L_0x7fffc67993a0 .array/port v0x7fffc6788ec0, L_0x7fffc67995a0;
L_0x7fffc6799440 .concat [ 32 1 0 0], v0x7fffc6787160_0, L_0x7f4aafb400a8;
L_0x7fffc67995a0 .arith/sum 33, L_0x7fffc6799440, L_0x7f4aafb400f0;
L_0x7fffc6799730 .array/port v0x7fffc6788ec0, L_0x7fffc6799990;
L_0x7fffc6799820 .concat [ 32 1 0 0], v0x7fffc6787160_0, L_0x7f4aafb40138;
L_0x7fffc6799990 .arith/sum 33, L_0x7fffc6799820, L_0x7f4aafb40180;
L_0x7fffc6799b80 .delay 32 (2,2,2) L_0x7fffc6799b80/d;
L_0x7fffc6799b80/d .concat [ 8 8 8 8], L_0x7fffc6799730, L_0x7fffc67993a0, L_0x7fffc6789040, L_0x7fffc6788f80;
S_0x7fffc6736cc0 .scope module, "mycpu" "cpu" 2 49, 3 4 0, S_0x7fffc6735a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
v0x7fffc6786950_0 .net "ALUOP", 2 0, v0x7fffc6784ba0_0;  1 drivers
v0x7fffc6786a30_0 .net "ALU_RESULT", 7 0, v0x7fffc6783ee0_0;  1 drivers
v0x7fffc6786b40_0 .net "CLK", 0 0, v0x7fffc6787b60_0;  1 drivers
v0x7fffc6786be0_0 .net "COMPLEMENTED_OUT", 7 0, L_0x7fffc679b6a0;  1 drivers
v0x7fffc6786cb0_0 .net "COMPLEMENT_FLAG", 0 0, v0x7fffc6784c90_0;  1 drivers
v0x7fffc6786da0_0 .var "COMPLEMENT_MUX_OUT", 7 0;
v0x7fffc6786e40_0 .net "IMMEDIATE", 7 0, L_0x7fffc679a4e0;  1 drivers
v0x7fffc6786f00_0 .net "IMMEDIATE_FALG", 0 0, v0x7fffc6784d30_0;  1 drivers
v0x7fffc6786fd0_0 .var "IMMEDIATE_MUX_OUT", 7 0;
v0x7fffc6787070_0 .net "INSTRUCTION", 31 0, L_0x7fffc6799b80;  alias, 1 drivers
v0x7fffc6787160_0 .var "PC", 31 0;
v0x7fffc6787230_0 .net "PC_NEXT", 31 0, L_0x7fffc679a620;  1 drivers
v0x7fffc6787300_0 .net "READREG1", 2 0, L_0x7fffc679a180;  1 drivers
v0x7fffc67873d0_0 .net "READREG2", 2 0, L_0x7fffc679a360;  1 drivers
v0x7fffc67874a0_0 .net "REGOUT1", 7 0, L_0x7fffc6799260;  1 drivers
v0x7fffc6787540_0 .net "REGOUT2", 7 0, L_0x7fffc679adc0;  1 drivers
v0x7fffc6787600_0 .net "RESET", 0 0, v0x7fffc6787e70_0;  1 drivers
v0x7fffc67876a0_0 .net "WRITEENABLE", 0 0, v0x7fffc6784ee0_0;  1 drivers
v0x7fffc6787790_0 .net "WRITEREG", 2 0, L_0x7fffc6799ff0;  1 drivers
v0x7fffc6787830_0 .net *"_s1", 7 0, L_0x7fffc6799ec0;  1 drivers
v0x7fffc67878f0_0 .net *"_s5", 7 0, L_0x7fffc679a0e0;  1 drivers
v0x7fffc67879d0_0 .net *"_s9", 7 0, L_0x7fffc679a2c0;  1 drivers
E_0x7fffc67469d0 .event edge, v0x7fffc6786e40_0, v0x7fffc6784d30_0, v0x7fffc6786da0_0;
E_0x7fffc6745360 .event edge, v0x7fffc6784c90_0, v0x7fffc67845d0_0, v0x7fffc67846d0_0;
L_0x7fffc6799ec0 .part L_0x7fffc6799b80, 16, 8;
L_0x7fffc6799ff0 .part L_0x7fffc6799ec0, 0, 3;
L_0x7fffc679a0e0 .part L_0x7fffc6799b80, 8, 8;
L_0x7fffc679a180 .part L_0x7fffc679a0e0, 0, 3;
L_0x7fffc679a2c0 .part L_0x7fffc6799b80, 0, 8;
L_0x7fffc679a360 .part L_0x7fffc679a2c0, 0, 3;
L_0x7fffc679a4e0 .part L_0x7fffc6799b80, 0, 8;
S_0x7fffc6736540 .scope module, "ALU" "alu" 3 38, 4 54 0, S_0x7fffc6736cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
v0x7fffc6783d60_0 .net "DATA1", 7 0, L_0x7fffc6799260;  alias, 1 drivers
v0x7fffc6783e20_0 .net "DATA2", 7 0, v0x7fffc6786fd0_0;  1 drivers
v0x7fffc6783ee0_0 .var "RESULT", 7 0;
v0x7fffc6783fa0_0 .net "SELECT", 2 0, v0x7fffc6784ba0_0;  alias, 1 drivers
v0x7fffc6784080_0 .net "add_out", 7 0, L_0x7fffc679b030;  1 drivers
v0x7fffc6784140_0 .net "and_out", 7 0, L_0x7fffc679b0d0;  1 drivers
v0x7fffc67841e0_0 .net "forward_out", 7 0, L_0x7fffc679aed0;  1 drivers
v0x7fffc6784280_0 .net "or_out", 7 0, L_0x7fffc679b540;  1 drivers
E_0x7fffc67455a0/0 .event edge, v0x7fffc6783c20_0, v0x7fffc67832d0_0, v0x7fffc6782df0_0, v0x7fffc67836d0_0;
E_0x7fffc67455a0/1 .event edge, v0x7fffc6783fa0_0;
E_0x7fffc67455a0 .event/or E_0x7fffc67455a0/0, E_0x7fffc67455a0/1;
S_0x7fffc6737440 .scope module, "Add" "ADD" 4 64, 4 93 0, S_0x7fffc6736540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffc6765cd0_0 .net "DATA1", 7 0, L_0x7fffc6799260;  alias, 1 drivers
v0x7fffc6782d10_0 .net "DATA2", 7 0, v0x7fffc6786fd0_0;  alias, 1 drivers
v0x7fffc6782df0_0 .net "RESULT", 7 0, L_0x7fffc679b030;  alias, 1 drivers
L_0x7fffc679b030 .delay 8 (2,2,2) L_0x7fffc679b030/d;
L_0x7fffc679b030/d .arith/sum 8, L_0x7fffc6799260, v0x7fffc6786fd0_0;
S_0x7fffc6782f30 .scope module, "And" "AND" 4 65, 4 103 0, S_0x7fffc6736540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffc679b0d0/d .functor AND 8, L_0x7fffc6799260, v0x7fffc6786fd0_0, C4<11111111>, C4<11111111>;
L_0x7fffc679b0d0 .delay 8 (1,1,1) L_0x7fffc679b0d0/d;
v0x7fffc6783150_0 .net "DATA1", 7 0, L_0x7fffc6799260;  alias, 1 drivers
v0x7fffc6783230_0 .net "DATA2", 7 0, v0x7fffc6786fd0_0;  alias, 1 drivers
v0x7fffc67832d0_0 .net "RESULT", 7 0, L_0x7fffc679b0d0;  alias, 1 drivers
S_0x7fffc67833f0 .scope module, "Forward" "FORWARD" 4 63, 4 84 0, S_0x7fffc6736540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fffc679aed0/d .functor BUFZ 8, v0x7fffc6786fd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc679aed0 .delay 8 (1,1,1) L_0x7fffc679aed0/d;
v0x7fffc67835c0_0 .net "DATA2", 7 0, v0x7fffc6786fd0_0;  alias, 1 drivers
v0x7fffc67836d0_0 .net "RESULT", 7 0, L_0x7fffc679aed0;  alias, 1 drivers
S_0x7fffc6783810 .scope module, "Or" "OR" 4 66, 4 113 0, S_0x7fffc6736540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffc679b540/d .functor OR 8, L_0x7fffc6799260, v0x7fffc6786fd0_0, C4<00000000>, C4<00000000>;
L_0x7fffc679b540 .delay 8 (1,1,1) L_0x7fffc679b540/d;
v0x7fffc6783a30_0 .net "DATA1", 7 0, L_0x7fffc6799260;  alias, 1 drivers
v0x7fffc6783b60_0 .net "DATA2", 7 0, v0x7fffc6786fd0_0;  alias, 1 drivers
v0x7fffc6783c20_0 .net "RESULT", 7 0, L_0x7fffc679b540;  alias, 1 drivers
S_0x7fffc67843e0 .scope module, "complementor" "twosComplement" 3 39, 3 125 0, S_0x7fffc6736cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REGOUT2"
    .port_info 1 /OUTPUT 8 "COMPLEMENTED_OUT"
v0x7fffc67845d0_0 .net/s "COMPLEMENTED_OUT", 7 0, L_0x7fffc679b6a0;  alias, 1 drivers
v0x7fffc67846d0_0 .net/s "REGOUT2", 7 0, L_0x7fffc679adc0;  alias, 1 drivers
L_0x7f4aafb402a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc67847b0_0 .net *"_s0", 7 0, L_0x7f4aafb402a0;  1 drivers
L_0x7fffc679b6a0 .delay 8 (1,1,1) L_0x7fffc679b6a0/d;
L_0x7fffc679b6a0/d .arith/sub 8, L_0x7f4aafb402a0, L_0x7fffc679adc0;
S_0x7fffc67848d0 .scope module, "ctrlUnit" "control_unit" 3 35, 3 65 0, S_0x7fffc6736cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 1 "WRITEENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "COMPLEMENT_FLAG"
    .port_info 4 /OUTPUT 1 "IMMEDIATE_FALG"
v0x7fffc6784ba0_0 .var "ALUOP", 2 0;
v0x7fffc6784c90_0 .var "COMPLEMENT_FLAG", 0 0;
v0x7fffc6784d30_0 .var "IMMEDIATE_FALG", 0 0;
v0x7fffc6784e00_0 .net "INSTRUCTION", 31 0, L_0x7fffc6799b80;  alias, 1 drivers
v0x7fffc6784ee0_0 .var "WRITEENABLE", 0 0;
v0x7fffc6784ff0_0 .net "opcode", 7 0, L_0x7fffc679a580;  1 drivers
E_0x7fffc6766aa0 .event edge, v0x7fffc6784ff0_0;
L_0x7fffc679a580 .part L_0x7fffc6799b80, 24, 8;
S_0x7fffc6785170 .scope module, "pcNext" "pc_adder" 3 36, 3 134 0, S_0x7fffc6736cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC"
    .port_info 1 /OUTPUT 32 "PC_NEXT"
v0x7fffc67853a0_0 .net "PC", 31 0, v0x7fffc6787160_0;  alias, 1 drivers
v0x7fffc67854a0_0 .net "PC_NEXT", 31 0, L_0x7fffc679a620;  alias, 1 drivers
L_0x7f4aafb401c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffc6785580_0 .net/2u *"_s0", 31 0, L_0x7f4aafb401c8;  1 drivers
L_0x7fffc679a620 .delay 32 (2,2,2) L_0x7fffc679a620/d;
L_0x7fffc679a620/d .arith/sum 32, v0x7fffc6787160_0, L_0x7f4aafb401c8;
S_0x7fffc67856a0 .scope module, "regFile" "reg_file" 3 37, 5 95 0, S_0x7fffc6736cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x7fffc6799260/d .functor BUFZ 8, L_0x7fffc679a910, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc6799260 .delay 8 (2,2,2) L_0x7fffc6799260/d;
L_0x7fffc679adc0/d .functor BUFZ 8, L_0x7fffc679abe0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffc679adc0 .delay 8 (2,2,2) L_0x7fffc679adc0/d;
v0x7fffc6785a50_0 .net "CLK", 0 0, v0x7fffc6787b60_0;  alias, 1 drivers
v0x7fffc6785b30_0 .net "IN", 7 0, v0x7fffc6783ee0_0;  alias, 1 drivers
v0x7fffc6785bf0_0 .net "INADDRESS", 2 0, L_0x7fffc6799ff0;  alias, 1 drivers
v0x7fffc6785cc0_0 .net "OUT1", 7 0, L_0x7fffc6799260;  alias, 1 drivers
v0x7fffc6785d80_0 .net "OUT1ADDRESS", 2 0, L_0x7fffc679a180;  alias, 1 drivers
v0x7fffc6785e60_0 .net "OUT2", 7 0, L_0x7fffc679adc0;  alias, 1 drivers
v0x7fffc6785f20_0 .net "OUT2ADDRESS", 2 0, L_0x7fffc679a360;  alias, 1 drivers
v0x7fffc6785fe0 .array "REG_FILE", 0 7, 7 0;
v0x7fffc67860a0_0 .net "RESET", 0 0, v0x7fffc6787e70_0;  alias, 1 drivers
v0x7fffc6786160_0 .net "WRITE", 0 0, v0x7fffc6784ee0_0;  alias, 1 drivers
v0x7fffc6786230_0 .net *"_s0", 7 0, L_0x7fffc679a910;  1 drivers
v0x7fffc67862f0_0 .net *"_s10", 4 0, L_0x7fffc679ac80;  1 drivers
L_0x7f4aafb40258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc67863d0_0 .net *"_s13", 1 0, L_0x7f4aafb40258;  1 drivers
v0x7fffc67864b0_0 .net *"_s2", 4 0, L_0x7fffc679a9b0;  1 drivers
L_0x7f4aafb40210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffc6786590_0 .net *"_s5", 1 0, L_0x7f4aafb40210;  1 drivers
v0x7fffc6786670_0 .net *"_s8", 7 0, L_0x7fffc679abe0;  1 drivers
v0x7fffc6786750_0 .var/i "i", 31 0;
E_0x7fffc67859f0 .event posedge, v0x7fffc6785a50_0;
L_0x7fffc679a910 .array/port v0x7fffc6785fe0, L_0x7fffc679a9b0;
L_0x7fffc679a9b0 .concat [ 3 2 0 0], L_0x7fffc679a180, L_0x7f4aafb40210;
L_0x7fffc679abe0 .array/port v0x7fffc6785fe0, L_0x7fffc679ac80;
L_0x7fffc679ac80 .concat [ 3 2 0 0], L_0x7fffc679a360, L_0x7f4aafb40258;
    .scope S_0x7fffc67848d0;
T_0 ;
    %wait E_0x7fffc6766aa0;
    %load/vec4 v0x7fffc6784ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784ee0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784c90_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784d30_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc6784ba0_0, 1;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6784ee0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784c90_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6784d30_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc6784ba0_0, 1;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6784ee0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784c90_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784d30_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffc6784ba0_0, 1;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6784ee0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784c90_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784d30_0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffc6784ba0_0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6784ee0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6784c90_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784d30_0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffc6784ba0_0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6784ee0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784c90_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784d30_0, 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffc6784ba0_0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc6784ee0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784c90_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc6784d30_0, 1;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffc6784ba0_0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffc67856a0;
T_1 ;
    %wait E_0x7fffc67859f0;
    %load/vec4 v0x7fffc67860a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc6786750_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffc6786750_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fffc6786750_0;
    %ix/load 4, 2, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6785fe0, 0, 4;
    %load/vec4 v0x7fffc6786750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffc6786750_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffc6786160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffc6785b30_0;
    %load/vec4 v0x7fffc6785bf0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc6785fe0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffc6736540;
T_2 ;
    %wait E_0x7fffc67455a0;
    %load/vec4 v0x7fffc6783fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x7fffc67841e0_0;
    %store/vec4 v0x7fffc6783ee0_0, 0, 8;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7fffc67841e0_0;
    %store/vec4 v0x7fffc6783ee0_0, 0, 8;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7fffc6784080_0;
    %store/vec4 v0x7fffc6783ee0_0, 0, 8;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7fffc6784140_0;
    %store/vec4 v0x7fffc6783ee0_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7fffc6784280_0;
    %store/vec4 v0x7fffc6783ee0_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc6736cc0;
T_3 ;
    %wait E_0x7fffc6745360;
    %load/vec4 v0x7fffc6786cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x7fffc6787540_0;
    %assign/vec4 v0x7fffc6786da0_0, 0;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x7fffc6786be0_0;
    %assign/vec4 v0x7fffc6786da0_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffc6736cc0;
T_4 ;
    %wait E_0x7fffc67469d0;
    %load/vec4 v0x7fffc6786f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7fffc6786da0_0;
    %assign/vec4 v0x7fffc6786fd0_0, 0;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x7fffc6786e40_0;
    %assign/vec4 v0x7fffc6786fd0_0, 0;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffc6736cc0;
T_5 ;
    %wait E_0x7fffc67859f0;
    %load/vec4 v0x7fffc6787600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7fffc6787230_0;
    %assign/vec4 v0x7fffc6787160_0, 1;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc6787160_0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffc6735a80;
T_6 ;
    %vpi_call 2 41 "$readmemb", "instr_mem.mem", v0x7fffc6788ec0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffc6735a80;
T_7 ;
    %vpi_call 2 55 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffc6735a80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6787b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc6787e70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc6787e70_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffc6735a80;
T_8 ;
    %delay 4, 0;
    %load/vec4 v0x7fffc6787b60_0;
    %inv;
    %store/vec4 v0x7fffc6787b60_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./REG_FILE.v";
